{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1444366171147 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1444366171148 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 09 00:49:31 2015 " "Processing started: Fri Oct 09 00:49:31 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1444366171148 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1444366171148 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LC3_CPU -c LC3_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off LC3_CPU -c LC3_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1444366171148 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1444366171580 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LC3_CPU.v(114) " "Verilog HDL warning at LC3_CPU.v(114): extended using \"x\" or \"z\"" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 114 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1444366171629 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LC3_CPU.v(133) " "Verilog HDL warning at LC3_CPU.v(133): extended using \"x\" or \"z\"" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 133 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1444366171630 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LC3_CPU.v(134) " "Verilog HDL warning at LC3_CPU.v(134): extended using \"x\" or \"z\"" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 134 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1444366171630 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LC3_CPU.v(135) " "Verilog HDL warning at LC3_CPU.v(135): extended using \"x\" or \"z\"" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 135 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1444366171630 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LC3_CPU.v(136) " "Verilog HDL warning at LC3_CPU.v(136): extended using \"x\" or \"z\"" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 136 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1444366171630 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IR ir LC3_CPU.v(40) " "Verilog HDL Declaration information at LC3_CPU.v(40): object \"IR\" differs only in case from object \"ir\" in the same scope" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1444366171630 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc LC3_CPU.v(46) " "Verilog HDL Declaration information at LC3_CPU.v(46): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1444366171630 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAR mar LC3_CPU.v(83) " "Verilog HDL Declaration information at LC3_CPU.v(83): object \"MAR\" differs only in case from object \"mar\" in the same scope" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 83 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1444366171630 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MDR mdr LC3_CPU.v(89) " "Verilog HDL Declaration information at LC3_CPU.v(89): object \"MDR\" differs only in case from object \"mdr\" in the same scope" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 89 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1444366171630 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CC cc LC3_CPU.v(128) " "Verilog HDL Declaration information at LC3_CPU.v(128): object \"CC\" differs only in case from object \"cc\" in the same scope" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 128 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1444366171630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lc3_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file lc3_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 LC3_CPU " "Found entity 1: LC3_CPU" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444366171632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444366171632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorycontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file memorycontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryController " "Found entity 1: MemoryController" {  } { { "MemoryController.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/MemoryController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444366171638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444366171638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nibbletohex.v 1 1 " "Found 1 design units, including 1 entities, in source file nibbletohex.v" { { "Info" "ISGN_ENTITY_NAME" "1 NibbleToHex " "Found entity 1: NibbleToHex" {  } { { "NibbleToHex.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/NibbleToHex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444366171642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444366171642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444366171647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444366171647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sext.v 1 1 " "Found 1 design units, including 1 entities, in source file sext.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEXT " "Found entity 1: SEXT" {  } { { "SEXT.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/SEXT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444366171652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444366171652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "RegFile.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/RegFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444366171657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444366171657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444366171661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444366171661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditioncode.v 1 1 " "Found 1 design units, including 1 entities, in source file conditioncode.v" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionCode " "Found entity 1: ConditionCode" {  } { { "ConditionCode.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/ConditionCode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444366171665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444366171665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file microcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Microcontroller " "Found entity 1: Microcontroller" {  } { { "Microcontroller.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/Microcontroller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444366171671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444366171671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lc3_cpu_test.v 1 1 " "Found 1 design units, including 1 entities, in source file lc3_cpu_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 LC3_CPU_Test " "Found entity 1: LC3_CPU_Test" {  } { { "LC3_CPU_Test.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU_Test.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444366171675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444366171675 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LC3_CPU " "Elaborating entity \"LC3_CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1444366171786 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 LC3_CPU.v(108) " "Verilog HDL assignment warning at LC3_CPU.v(108): truncated value with size 32 to match size of target (16)" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1444366171788 "|LC3_CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:ir " "Elaborating entity \"Register\" for hierarchy \"Register:ir\"" {  } { { "LC3_CPU.v" "ir" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444366171790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile RegFile:REG " "Elaborating entity \"RegFile\" for hierarchy \"RegFile:REG\"" {  } { { "LC3_CPU.v" "REG" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444366171795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEXT SEXT:s11 " "Elaborating entity \"SEXT\" for hierarchy \"SEXT:s11\"" {  } { { "LC3_CPU.v" "s11" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444366171813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEXT SEXT:s9 " "Elaborating entity \"SEXT\" for hierarchy \"SEXT:s9\"" {  } { { "LC3_CPU.v" "s9" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444366171816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEXT SEXT:s6 " "Elaborating entity \"SEXT\" for hierarchy \"SEXT:s6\"" {  } { { "LC3_CPU.v" "s6" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444366171818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryController MemoryController:mc " "Elaborating entity \"MemoryController\" for hierarchy \"MemoryController:mc\"" {  } { { "LC3_CPU.v" "mc" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444366171824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEXT SEXT:s5 " "Elaborating entity \"SEXT\" for hierarchy \"SEXT:s5\"" {  } { { "LC3_CPU.v" "s5" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444366171828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "LC3_CPU.v" "alu" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444366171831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConditionCode ConditionCode:cc " "Elaborating entity \"ConditionCode\" for hierarchy \"ConditionCode:cc\"" {  } { { "LC3_CPU.v" "cc" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444366171834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register ConditionCode:cc\|Register:ccReg " "Elaborating entity \"Register\" for hierarchy \"ConditionCode:cc\|Register:ccReg\"" {  } { { "ConditionCode.v" "ccReg" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/ConditionCode.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444366171836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Microcontroller Microcontroller:control " "Elaborating entity \"Microcontroller\" for hierarchy \"Microcontroller:control\"" {  } { { "LC3_CPU.v" "control" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444366171839 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opTest Microcontroller.v(44) " "Verilog HDL Always Construct warning at Microcontroller.v(44): variable \"opTest\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Microcontroller.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/Microcontroller.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1444366171840 "|LC3_CPU|Microcontroller:control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "chkCC Microcontroller.v(44) " "Verilog HDL Always Construct warning at Microcontroller.v(44): variable \"chkCC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Microcontroller.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/Microcontroller.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1444366171840 "|LC3_CPU|Microcontroller:control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nextSignalState Microcontroller.v(45) " "Verilog HDL Always Construct warning at Microcontroller.v(45): variable \"nextSignalState\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Microcontroller.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/Microcontroller.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1444366171840 "|LC3_CPU|Microcontroller:control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nextCCState Microcontroller.v(46) " "Verilog HDL Always Construct warning at Microcontroller.v(46): variable \"nextCCState\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Microcontroller.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/Microcontroller.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1444366171840 "|LC3_CPU|Microcontroller:control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nextOPState Microcontroller.v(47) " "Verilog HDL Always Construct warning at Microcontroller.v(47): variable \"nextOPState\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Microcontroller.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/Microcontroller.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1444366171841 "|LC3_CPU|Microcontroller:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Microcontroller:control\|Register:stateReg " "Elaborating entity \"Register\" for hierarchy \"Microcontroller:control\|Register:stateReg\"" {  } { { "Microcontroller.v" "stateReg" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/Microcontroller.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444366171843 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PC_in\[0\] " "Converted tri-state buffer \"PC_in\[0\]\" feeding internal logic into a wire" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1444366172003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PC_in\[1\] " "Converted tri-state buffer \"PC_in\[1\]\" feeding internal logic into a wire" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1444366172003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PC_in\[2\] " "Converted tri-state buffer \"PC_in\[2\]\" feeding internal logic into a wire" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1444366172003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PC_in\[3\] " "Converted tri-state buffer \"PC_in\[3\]\" feeding internal logic into a wire" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1444366172003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PC_in\[4\] " "Converted tri-state buffer \"PC_in\[4\]\" feeding internal logic into a wire" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1444366172003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PC_in\[5\] " "Converted tri-state buffer \"PC_in\[5\]\" feeding internal logic into a wire" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1444366172003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PC_in\[6\] " "Converted tri-state buffer \"PC_in\[6\]\" feeding internal logic into a wire" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1444366172003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PC_in\[7\] " "Converted tri-state buffer \"PC_in\[7\]\" feeding internal logic into a wire" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1444366172003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PC_in\[8\] " "Converted tri-state buffer \"PC_in\[8\]\" feeding internal logic into a wire" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1444366172003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PC_in\[9\] " "Converted tri-state buffer \"PC_in\[9\]\" feeding internal logic into a wire" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1444366172003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PC_in\[10\] " "Converted tri-state buffer \"PC_in\[10\]\" feeding internal logic into a wire" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1444366172003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PC_in\[11\] " "Converted tri-state buffer \"PC_in\[11\]\" feeding internal logic into a wire" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1444366172003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PC_in\[12\] " "Converted tri-state buffer \"PC_in\[12\]\" feeding internal logic into a wire" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1444366172003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PC_in\[13\] " "Converted tri-state buffer \"PC_in\[13\]\" feeding internal logic into a wire" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1444366172003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PC_in\[14\] " "Converted tri-state buffer \"PC_in\[14\]\" feeding internal logic into a wire" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1444366172003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PC_in\[15\] " "Converted tri-state buffer \"PC_in\[15\]\" feeding internal logic into a wire" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1444366172003 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1444366172003 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "MemoryController:mc\|memory_rtl_0 " "Inferred dual-clock RAM node \"MemoryController:mc\|memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1444366172115 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Microcontroller:control\|WideOr23~synth " "Found clock multiplexer Microcontroller:control\|WideOr23~synth" {  } { { "Microcontroller.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/Microcontroller.v" 95 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1444366172246 "|LC3_CPU|Microcontroller:control|WideOr23"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1444366172246 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MemoryController:mc\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MemoryController:mc\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444366172292 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444366172292 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444366172292 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444366172292 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444366172292 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444366172292 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65536 " "Parameter NUMWORDS_B set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444366172292 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444366172292 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444366172292 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444366172292 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444366172292 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444366172292 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444366172292 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444366172292 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE RAM.mif " "Parameter INIT_FILE set to RAM.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1444366172292 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1444366172292 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1444366172292 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoryController:mc\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"MemoryController:mc\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366172355 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoryController:mc\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"MemoryController:mc\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444366172356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444366172356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444366172356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444366172356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444366172356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 16 " "Parameter \"WIDTHAD_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444366172356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 65536 " "Parameter \"NUMWORDS_B\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444366172356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444366172356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444366172356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444366172356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444366172356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444366172356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444366172356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444366172356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE RAM.mif " "Parameter \"INIT_FILE\" = \"RAM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444366172356 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1444366172356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0f1 " "Found entity 1: altsyncram_g0f1" {  } { { "db/altsyncram_g0f1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_g0f1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444366172416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444366172416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jji1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jji1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jji1 " "Found entity 1: altsyncram_jji1" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444366172522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444366172522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ppa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_ppa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ppa " "Found entity 1: decode_ppa" {  } { { "db/decode_ppa.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/decode_ppa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444366172587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444366172587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_olb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_olb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_olb " "Found entity 1: mux_olb" {  } { { "db/mux_olb.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/mux_olb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444366172663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444366172663 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BUS\[0\] ConditionCode:cc\|WideOr0 " "Converted the fan-out from the tri-state buffer \"BUS\[0\]\" to the node \"ConditionCode:cc\|WideOr0\" into an OR gate" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 33 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1444366173025 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BUS\[1\] ConditionCode:cc\|WideOr0 " "Converted the fan-out from the tri-state buffer \"BUS\[1\]\" to the node \"ConditionCode:cc\|WideOr0\" into an OR gate" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 33 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1444366173025 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BUS\[2\] ConditionCode:cc\|WideOr0 " "Converted the fan-out from the tri-state buffer \"BUS\[2\]\" to the node \"ConditionCode:cc\|WideOr0\" into an OR gate" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 33 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1444366173025 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BUS\[3\] ConditionCode:cc\|WideOr0 " "Converted the fan-out from the tri-state buffer \"BUS\[3\]\" to the node \"ConditionCode:cc\|WideOr0\" into an OR gate" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 33 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1444366173025 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BUS\[4\] ConditionCode:cc\|WideOr0 " "Converted the fan-out from the tri-state buffer \"BUS\[4\]\" to the node \"ConditionCode:cc\|WideOr0\" into an OR gate" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 33 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1444366173025 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BUS\[5\] ConditionCode:cc\|WideOr0 " "Converted the fan-out from the tri-state buffer \"BUS\[5\]\" to the node \"ConditionCode:cc\|WideOr0\" into an OR gate" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 33 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1444366173025 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BUS\[6\] ConditionCode:cc\|WideOr0 " "Converted the fan-out from the tri-state buffer \"BUS\[6\]\" to the node \"ConditionCode:cc\|WideOr0\" into an OR gate" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 33 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1444366173025 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BUS\[7\] ConditionCode:cc\|WideOr0 " "Converted the fan-out from the tri-state buffer \"BUS\[7\]\" to the node \"ConditionCode:cc\|WideOr0\" into an OR gate" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 33 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1444366173025 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BUS\[8\] ConditionCode:cc\|WideOr0 " "Converted the fan-out from the tri-state buffer \"BUS\[8\]\" to the node \"ConditionCode:cc\|WideOr0\" into an OR gate" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 33 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1444366173025 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BUS\[9\] ConditionCode:cc\|WideOr0 " "Converted the fan-out from the tri-state buffer \"BUS\[9\]\" to the node \"ConditionCode:cc\|WideOr0\" into an OR gate" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 33 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1444366173025 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BUS\[10\] ConditionCode:cc\|WideOr0 " "Converted the fan-out from the tri-state buffer \"BUS\[10\]\" to the node \"ConditionCode:cc\|WideOr0\" into an OR gate" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 33 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1444366173025 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BUS\[11\] ConditionCode:cc\|WideOr0 " "Converted the fan-out from the tri-state buffer \"BUS\[11\]\" to the node \"ConditionCode:cc\|WideOr0\" into an OR gate" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 33 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1444366173025 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BUS\[12\] ConditionCode:cc\|WideOr0 " "Converted the fan-out from the tri-state buffer \"BUS\[12\]\" to the node \"ConditionCode:cc\|WideOr0\" into an OR gate" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 33 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1444366173025 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BUS\[13\] ConditionCode:cc\|WideOr0 " "Converted the fan-out from the tri-state buffer \"BUS\[13\]\" to the node \"ConditionCode:cc\|WideOr0\" into an OR gate" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 33 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1444366173025 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BUS\[14\] ConditionCode:cc\|WideOr0 " "Converted the fan-out from the tri-state buffer \"BUS\[14\]\" to the node \"ConditionCode:cc\|WideOr0\" into an OR gate" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 33 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1444366173025 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BUS\[15\] ConditionCode:cc\|WideOr0 " "Converted the fan-out from the tri-state buffer \"BUS\[15\]\" to the node \"ConditionCode:cc\|WideOr0\" into an OR gate" {  } { { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 33 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1444366173025 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1444366173025 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/output_files/LC3_CPU.map.smsg " "Generated suppressed messages file E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/output_files/LC3_CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1444366174884 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1444366175220 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366175220 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1432 " "Implemented 1432 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1444366175377 ""} { "Info" "ICUT_CUT_TM_OPINS" "181 " "Implemented 181 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1444366175377 ""} { "Info" "ICUT_CUT_TM_LCELLS" "980 " "Implemented 980 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1444366175377 ""} { "Info" "ICUT_CUT_TM_RAMS" "256 " "Implemented 256 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1444366175377 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1444366175377 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "517 " "Peak virtual memory: 517 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1444366175403 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 09 00:49:35 2015 " "Processing ended: Fri Oct 09 00:49:35 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1444366175403 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1444366175403 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1444366175403 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1444366175403 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1444366176572 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1444366176573 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 09 00:49:36 2015 " "Processing started: Fri Oct 09 00:49:36 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1444366176573 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1444366176573 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LC3_CPU -c LC3_CPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LC3_CPU -c LC3_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1444366176573 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1444366176731 ""}
{ "Info" "0" "" "Project  = LC3_CPU" {  } {  } 0 0 "Project  = LC3_CPU" 0 0 "Fitter" 0 0 1444366176732 ""}
{ "Info" "0" "" "Revision = LC3_CPU" {  } {  } 0 0 "Revision = LC3_CPU" 0 0 "Fitter" 0 0 1444366176732 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1444366176829 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LC3_CPU EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"LC3_CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1444366176873 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1444366176910 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1444366176910 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1444366176985 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1444366176994 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1444366177414 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1444366177414 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1444366177414 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1444366177414 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 10083 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1444366177418 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 10084 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1444366177418 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 10085 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1444366177418 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1444366177418 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1444366177430 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "135 196 " "No exact pin location assignment(s) for 135 pins of 196 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS_out\[0\] " "Pin BUS_out\[0\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_out[0] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 15 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS_out\[1\] " "Pin BUS_out\[1\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_out[1] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 15 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS_out\[2\] " "Pin BUS_out\[2\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_out[2] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 15 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS_out\[3\] " "Pin BUS_out\[3\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_out[3] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 15 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS_out\[4\] " "Pin BUS_out\[4\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_out[4] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 15 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS_out\[5\] " "Pin BUS_out\[5\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_out[5] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 15 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS_out\[6\] " "Pin BUS_out\[6\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_out[6] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 15 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS_out\[7\] " "Pin BUS_out\[7\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_out[7] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 15 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS_out\[8\] " "Pin BUS_out\[8\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_out[8] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 15 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS_out\[9\] " "Pin BUS_out\[9\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_out[9] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 15 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS_out\[10\] " "Pin BUS_out\[10\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_out[10] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 15 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS_out\[11\] " "Pin BUS_out\[11\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_out[11] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 15 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS_out\[12\] " "Pin BUS_out\[12\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_out[12] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 15 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS_out\[13\] " "Pin BUS_out\[13\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_out[13] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 15 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS_out\[14\] " "Pin BUS_out\[14\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_out[14] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 15 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS_out\[15\] " "Pin BUS_out\[15\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_out[15] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 15 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[0\] " "Pin PC_out\[0\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_out[0] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 8 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[1\] " "Pin PC_out\[1\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_out[1] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 8 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[2\] " "Pin PC_out\[2\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_out[2] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 8 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[3\] " "Pin PC_out\[3\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_out[3] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 8 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[4\] " "Pin PC_out\[4\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_out[4] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 8 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[5\] " "Pin PC_out\[5\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_out[5] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 8 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[6\] " "Pin PC_out\[6\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_out[6] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 8 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[7\] " "Pin PC_out\[7\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_out[7] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 8 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[8\] " "Pin PC_out\[8\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_out[8] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 8 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[9\] " "Pin PC_out\[9\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_out[9] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 8 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[10\] " "Pin PC_out\[10\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_out[10] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 8 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[11\] " "Pin PC_out\[11\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_out[11] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 8 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[12\] " "Pin PC_out\[12\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_out[12] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 8 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[13\] " "Pin PC_out\[13\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_out[13] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 8 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[14\] " "Pin PC_out\[14\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_out[14] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 8 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[15\] " "Pin PC_out\[15\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_out[15] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 8 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[0\] " "Pin IR_out\[0\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR_out[0] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 9 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[1\] " "Pin IR_out\[1\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR_out[1] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 9 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[2\] " "Pin IR_out\[2\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR_out[2] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 9 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[3\] " "Pin IR_out\[3\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR_out[3] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 9 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[4\] " "Pin IR_out\[4\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR_out[4] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 9 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[5\] " "Pin IR_out\[5\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR_out[5] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 9 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[6\] " "Pin IR_out\[6\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR_out[6] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 9 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[7\] " "Pin IR_out\[7\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR_out[7] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 9 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[8\] " "Pin IR_out\[8\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR_out[8] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 9 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[9\] " "Pin IR_out\[9\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR_out[9] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 9 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[10\] " "Pin IR_out\[10\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR_out[10] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 9 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[11\] " "Pin IR_out\[11\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR_out[11] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 9 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[12\] " "Pin IR_out\[12\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR_out[12] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 9 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[13\] " "Pin IR_out\[13\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR_out[13] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 9 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[14\] " "Pin IR_out\[14\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR_out[14] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 9 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[15\] " "Pin IR_out\[15\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR_out[15] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 9 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CC_out\[0\] " "Pin CC_out\[0\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CC_out[0] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 10 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CC_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CC_out\[1\] " "Pin CC_out\[1\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CC_out[1] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 10 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CC_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CC_out\[2\] " "Pin CC_out\[2\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CC_out[2] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 10 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CC_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR_out\[0\] " "Pin MAR_out\[0\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MAR_out[0] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 11 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR_out\[1\] " "Pin MAR_out\[1\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MAR_out[1] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 11 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR_out\[2\] " "Pin MAR_out\[2\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MAR_out[2] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 11 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR_out\[3\] " "Pin MAR_out\[3\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MAR_out[3] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 11 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR_out\[4\] " "Pin MAR_out\[4\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MAR_out[4] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 11 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR_out\[5\] " "Pin MAR_out\[5\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MAR_out[5] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 11 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR_out\[6\] " "Pin MAR_out\[6\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MAR_out[6] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 11 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR_out\[7\] " "Pin MAR_out\[7\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MAR_out[7] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 11 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR_out\[8\] " "Pin MAR_out\[8\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MAR_out[8] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 11 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR_out\[9\] " "Pin MAR_out\[9\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MAR_out[9] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 11 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR_out\[10\] " "Pin MAR_out\[10\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MAR_out[10] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 11 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR_out\[11\] " "Pin MAR_out\[11\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MAR_out[11] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 11 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR_out\[12\] " "Pin MAR_out\[12\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MAR_out[12] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 11 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR_out\[13\] " "Pin MAR_out\[13\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MAR_out[13] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 11 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR_out\[14\] " "Pin MAR_out\[14\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MAR_out[14] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 11 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR_out\[15\] " "Pin MAR_out\[15\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MAR_out[15] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 11 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEMORY_out\[0\] " "Pin MEMORY_out\[0\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MEMORY_out[0] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 12 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEMORY_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEMORY_out\[1\] " "Pin MEMORY_out\[1\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MEMORY_out[1] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 12 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEMORY_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEMORY_out\[2\] " "Pin MEMORY_out\[2\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MEMORY_out[2] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 12 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEMORY_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEMORY_out\[3\] " "Pin MEMORY_out\[3\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MEMORY_out[3] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 12 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEMORY_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEMORY_out\[4\] " "Pin MEMORY_out\[4\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MEMORY_out[4] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 12 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEMORY_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEMORY_out\[5\] " "Pin MEMORY_out\[5\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MEMORY_out[5] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 12 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEMORY_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEMORY_out\[6\] " "Pin MEMORY_out\[6\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MEMORY_out[6] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 12 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEMORY_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEMORY_out\[7\] " "Pin MEMORY_out\[7\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MEMORY_out[7] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 12 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEMORY_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEMORY_out\[8\] " "Pin MEMORY_out\[8\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MEMORY_out[8] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 12 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEMORY_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEMORY_out\[9\] " "Pin MEMORY_out\[9\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MEMORY_out[9] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 12 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEMORY_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEMORY_out\[10\] " "Pin MEMORY_out\[10\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MEMORY_out[10] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 12 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEMORY_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEMORY_out\[11\] " "Pin MEMORY_out\[11\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MEMORY_out[11] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 12 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEMORY_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEMORY_out\[12\] " "Pin MEMORY_out\[12\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MEMORY_out[12] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 12 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEMORY_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEMORY_out\[13\] " "Pin MEMORY_out\[13\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MEMORY_out[13] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 12 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEMORY_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEMORY_out\[14\] " "Pin MEMORY_out\[14\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MEMORY_out[14] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 12 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEMORY_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEMORY_out\[15\] " "Pin MEMORY_out\[15\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MEMORY_out[15] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 12 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEMORY_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_out\[0\] " "Pin MDR_out\[0\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MDR_out[0] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 13 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_out\[1\] " "Pin MDR_out\[1\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MDR_out[1] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 13 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_out\[2\] " "Pin MDR_out\[2\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MDR_out[2] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 13 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_out\[3\] " "Pin MDR_out\[3\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MDR_out[3] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 13 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_out\[4\] " "Pin MDR_out\[4\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MDR_out[4] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 13 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_out\[5\] " "Pin MDR_out\[5\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MDR_out[5] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 13 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_out\[6\] " "Pin MDR_out\[6\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MDR_out[6] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 13 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_out\[7\] " "Pin MDR_out\[7\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MDR_out[7] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 13 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_out\[8\] " "Pin MDR_out\[8\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MDR_out[8] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 13 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_out\[9\] " "Pin MDR_out\[9\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MDR_out[9] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 13 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_out\[10\] " "Pin MDR_out\[10\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MDR_out[10] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 13 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_out\[11\] " "Pin MDR_out\[11\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MDR_out[11] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 13 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_out\[12\] " "Pin MDR_out\[12\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MDR_out[12] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 13 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_out\[13\] " "Pin MDR_out\[13\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MDR_out[13] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 13 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_out\[14\] " "Pin MDR_out\[14\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MDR_out[14] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 13 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_out\[15\] " "Pin MDR_out\[15\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MDR_out[15] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 13 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDR_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_EN_out " "Pin MEM_EN_out not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MEM_EN_out } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 14 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_EN_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_W_out " "Pin MEM_W_out not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MEM_W_out } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 14 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_W_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STATE_out\[0\] " "Pin STATE_out\[0\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { STATE_out[0] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 16 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STATE_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STATE_out\[1\] " "Pin STATE_out\[1\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { STATE_out[1] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 16 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STATE_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STATE_out\[2\] " "Pin STATE_out\[2\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { STATE_out[2] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 16 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STATE_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STATE_out\[3\] " "Pin STATE_out\[3\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { STATE_out[3] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 16 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STATE_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STATE_out\[4\] " "Pin STATE_out\[4\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { STATE_out[4] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 16 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STATE_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STATE_out\[5\] " "Pin STATE_out\[5\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { STATE_out[5] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 16 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STATE_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIGNALS_out\[0\] " "Pin SIGNALS_out\[0\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SIGNALS_out[0] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 18 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIGNALS_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIGNALS_out\[1\] " "Pin SIGNALS_out\[1\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SIGNALS_out[1] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 18 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIGNALS_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIGNALS_out\[2\] " "Pin SIGNALS_out\[2\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SIGNALS_out[2] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 18 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIGNALS_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIGNALS_out\[3\] " "Pin SIGNALS_out\[3\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SIGNALS_out[3] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 18 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIGNALS_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIGNALS_out\[4\] " "Pin SIGNALS_out\[4\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SIGNALS_out[4] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 18 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIGNALS_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIGNALS_out\[5\] " "Pin SIGNALS_out\[5\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SIGNALS_out[5] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 18 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIGNALS_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIGNALS_out\[6\] " "Pin SIGNALS_out\[6\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SIGNALS_out[6] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 18 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIGNALS_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIGNALS_out\[7\] " "Pin SIGNALS_out\[7\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SIGNALS_out[7] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 18 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIGNALS_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIGNALS_out\[8\] " "Pin SIGNALS_out\[8\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SIGNALS_out[8] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 18 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIGNALS_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIGNALS_out\[9\] " "Pin SIGNALS_out\[9\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SIGNALS_out[9] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 18 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIGNALS_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIGNALS_out\[10\] " "Pin SIGNALS_out\[10\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SIGNALS_out[10] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 18 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIGNALS_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIGNALS_out\[11\] " "Pin SIGNALS_out\[11\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SIGNALS_out[11] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 18 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIGNALS_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIGNALS_out\[12\] " "Pin SIGNALS_out\[12\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SIGNALS_out[12] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 18 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIGNALS_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIGNALS_out\[13\] " "Pin SIGNALS_out\[13\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SIGNALS_out[13] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 18 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIGNALS_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIGNALS_out\[14\] " "Pin SIGNALS_out\[14\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SIGNALS_out[14] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 18 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIGNALS_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIGNALS_out\[15\] " "Pin SIGNALS_out\[15\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SIGNALS_out[15] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 18 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIGNALS_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 223 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIGNALS_out\[16\] " "Pin SIGNALS_out\[16\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SIGNALS_out[16] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 18 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIGNALS_out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 224 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIGNALS_out\[17\] " "Pin SIGNALS_out\[17\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SIGNALS_out[17] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 18 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIGNALS_out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIGNALS_out\[18\] " "Pin SIGNALS_out\[18\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SIGNALS_out[18] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 18 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIGNALS_out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIGNALS_out\[19\] " "Pin SIGNALS_out\[19\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SIGNALS_out[19] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 18 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIGNALS_out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIGNALS_out\[20\] " "Pin SIGNALS_out\[20\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SIGNALS_out[20] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 18 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIGNALS_out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIGNALS_out\[21\] " "Pin SIGNALS_out\[21\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SIGNALS_out[21] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 18 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIGNALS_out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIGNALS_out\[22\] " "Pin SIGNALS_out\[22\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SIGNALS_out[22] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 18 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIGNALS_out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIGNALS_out\[23\] " "Pin SIGNALS_out\[23\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SIGNALS_out[23] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 18 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIGNALS_out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIGNALS_out\[24\] " "Pin SIGNALS_out\[24\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SIGNALS_out[24] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 18 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIGNALS_out[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIGNALS_out\[25\] " "Pin SIGNALS_out\[25\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SIGNALS_out[25] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 18 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIGNALS_out[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIGNALS_out\[26\] " "Pin SIGNALS_out\[26\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SIGNALS_out[26] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 18 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIGNALS_out[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIGNALS_out\[27\] " "Pin SIGNALS_out\[27\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SIGNALS_out[27] } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 18 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIGNALS_out[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444366177603 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1444366177603 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LC3_CPU.sdc " "Synopsys Design Constraints File file not found: 'LC3_CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1444366177895 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1444366177896 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1444366177997 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1444366178183 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Microcontroller:control\|Register:stateReg\|out\[1\] " "Destination node Microcontroller:control\|Register:stateReg\|out\[1\]" {  } { { "Register.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/Register.v" 10 -1 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Microcontroller:control|Register:stateReg|out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 485 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1444366178183 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Microcontroller:control\|Register:stateReg\|out\[3\] " "Destination node Microcontroller:control\|Register:stateReg\|out\[3\]" {  } { { "Register.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/Register.v" 10 -1 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Microcontroller:control|Register:stateReg|out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 487 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1444366178183 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Microcontroller:control\|Register:stateReg\|out\[4\] " "Destination node Microcontroller:control\|Register:stateReg\|out\[4\]" {  } { { "Register.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/Register.v" 10 -1 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Microcontroller:control|Register:stateReg|out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 488 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1444366178183 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Microcontroller:control\|Register:stateReg\|out\[5\] " "Destination node Microcontroller:control\|Register:stateReg\|out\[5\]" {  } { { "Register.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/Register.v" 10 -1 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Microcontroller:control|Register:stateReg|out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 489 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1444366178183 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Microcontroller:control\|Register:stateReg\|out\[2\] " "Destination node Microcontroller:control\|Register:stateReg\|out\[2\]" {  } { { "Register.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/Register.v" 10 -1 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Microcontroller:control|Register:stateReg|out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 486 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1444366178183 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1444366178183 ""}  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 2 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1444366178183 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Microcontroller:control\|WideOr23  " "Automatically promoted node Microcontroller:control\|WideOr23 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1444366178184 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Register:mdr\|out\[0\]~0 " "Destination node Register:mdr\|out\[0\]~0" {  } { { "Register.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/Register.v" 10 -1 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register:mdr|out[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 977 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1444366178184 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Register:mdr\|out\[1\]~1 " "Destination node Register:mdr\|out\[1\]~1" {  } { { "Register.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/Register.v" 10 -1 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register:mdr|out[1]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 978 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1444366178184 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Register:mdr\|out\[2\]~2 " "Destination node Register:mdr\|out\[2\]~2" {  } { { "Register.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/Register.v" 10 -1 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register:mdr|out[2]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 979 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1444366178184 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Register:mdr\|out\[3\]~3 " "Destination node Register:mdr\|out\[3\]~3" {  } { { "Register.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/Register.v" 10 -1 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register:mdr|out[3]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 980 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1444366178184 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Register:mdr\|out\[4\]~4 " "Destination node Register:mdr\|out\[4\]~4" {  } { { "Register.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/Register.v" 10 -1 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register:mdr|out[4]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 981 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1444366178184 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Register:mdr\|out\[5\]~5 " "Destination node Register:mdr\|out\[5\]~5" {  } { { "Register.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/Register.v" 10 -1 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register:mdr|out[5]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 982 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1444366178184 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Register:mdr\|out\[6\]~6 " "Destination node Register:mdr\|out\[6\]~6" {  } { { "Register.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/Register.v" 10 -1 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register:mdr|out[6]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 983 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1444366178184 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Register:mdr\|out\[7\]~7 " "Destination node Register:mdr\|out\[7\]~7" {  } { { "Register.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/Register.v" 10 -1 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register:mdr|out[7]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 984 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1444366178184 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Register:mdr\|out\[8\]~8 " "Destination node Register:mdr\|out\[8\]~8" {  } { { "Register.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/Register.v" 10 -1 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register:mdr|out[8]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 985 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1444366178184 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Register:mdr\|out\[9\]~9 " "Destination node Register:mdr\|out\[9\]~9" {  } { { "Register.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/Register.v" 10 -1 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register:mdr|out[9]~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 986 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1444366178184 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1444366178184 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1444366178184 ""}  } { { "Microcontroller.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/Microcontroller.v" 95 -1 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Microcontroller:control|WideOr23 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 519 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1444366178184 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1444366178596 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1444366178600 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1444366178600 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1444366178604 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "MemoryController:mc\|data_out\[0\] " "Can't pack node MemoryController:mc\|data_out\[0\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "MemoryController:mc\|data_out\[0\] SW\[0\] " "Can't pack logic cell MemoryController:mc\|data_out\[0\] and I/O node \"SW\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "MemoryController.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/MemoryController.v" 21 -1 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|data_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 605 9224 9983 0} { 0 { 0 ""} 0 43 9224 9983 0}  }  } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 3 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Quartus II" 0 -1 1444366178609 ""}  } { { "MemoryController.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/MemoryController.v" 21 -1 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|data_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 605 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1444366178609 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "MemoryController:mc\|data_out\[1\] " "Can't pack node MemoryController:mc\|data_out\[1\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "MemoryController:mc\|data_out\[1\] SW\[1\] " "Can't pack logic cell MemoryController:mc\|data_out\[1\] and I/O node \"SW\[1\]\" -- logic cell cannot be packed as I/O register" {  } { { "MemoryController.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/MemoryController.v" 21 -1 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|data_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 604 9224 9983 0} { 0 { 0 ""} 0 44 9224 9983 0}  }  } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 3 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Quartus II" 0 -1 1444366178610 ""}  } { { "MemoryController.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/MemoryController.v" 21 -1 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|data_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 604 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1444366178610 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "MemoryController:mc\|data_out\[2\] " "Can't pack node MemoryController:mc\|data_out\[2\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "MemoryController:mc\|data_out\[2\] SW\[2\] " "Can't pack logic cell MemoryController:mc\|data_out\[2\] and I/O node \"SW\[2\]\" -- logic cell cannot be packed as I/O register" {  } { { "MemoryController.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/MemoryController.v" 21 -1 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|data_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 603 9224 9983 0} { 0 { 0 ""} 0 45 9224 9983 0}  }  } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 3 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Quartus II" 0 -1 1444366178610 ""}  } { { "MemoryController.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/MemoryController.v" 21 -1 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|data_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 603 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1444366178610 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "MemoryController:mc\|data_out\[3\] " "Can't pack node MemoryController:mc\|data_out\[3\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "MemoryController:mc\|data_out\[3\] SW\[3\] " "Can't pack logic cell MemoryController:mc\|data_out\[3\] and I/O node \"SW\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "MemoryController.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/MemoryController.v" 21 -1 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|data_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 602 9224 9983 0} { 0 { 0 ""} 0 46 9224 9983 0}  }  } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 3 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Quartus II" 0 -1 1444366178610 ""}  } { { "MemoryController.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/MemoryController.v" 21 -1 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|data_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 602 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1444366178610 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "MemoryController:mc\|data_out\[0\] " "Can't pack node MemoryController:mc\|data_out\[0\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "MemoryController:mc\|data_out\[0\] SW\[0\] " "Can't pack logic cell MemoryController:mc\|data_out\[0\] and I/O node \"SW\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "MemoryController.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/MemoryController.v" 21 -1 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|data_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 605 9224 9983 0} { 0 { 0 ""} 0 43 9224 9983 0}  }  } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 3 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Quartus II" 0 -1 1444366178611 ""}  } { { "MemoryController.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/MemoryController.v" 21 -1 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|data_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 605 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1444366178611 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "MemoryController:mc\|data_out\[1\] " "Can't pack node MemoryController:mc\|data_out\[1\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "MemoryController:mc\|data_out\[1\] SW\[1\] " "Can't pack logic cell MemoryController:mc\|data_out\[1\] and I/O node \"SW\[1\]\" -- logic cell cannot be packed as I/O register" {  } { { "MemoryController.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/MemoryController.v" 21 -1 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|data_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 604 9224 9983 0} { 0 { 0 ""} 0 44 9224 9983 0}  }  } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 3 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Quartus II" 0 -1 1444366178611 ""}  } { { "MemoryController.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/MemoryController.v" 21 -1 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|data_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 604 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1444366178611 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "MemoryController:mc\|data_out\[2\] " "Can't pack node MemoryController:mc\|data_out\[2\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "MemoryController:mc\|data_out\[2\] SW\[2\] " "Can't pack logic cell MemoryController:mc\|data_out\[2\] and I/O node \"SW\[2\]\" -- logic cell cannot be packed as I/O register" {  } { { "MemoryController.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/MemoryController.v" 21 -1 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|data_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 603 9224 9983 0} { 0 { 0 ""} 0 45 9224 9983 0}  }  } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 3 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Quartus II" 0 -1 1444366178611 ""}  } { { "MemoryController.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/MemoryController.v" 21 -1 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|data_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 603 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1444366178611 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "MemoryController:mc\|data_out\[3\] " "Can't pack node MemoryController:mc\|data_out\[3\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "MemoryController:mc\|data_out\[3\] SW\[3\] " "Can't pack logic cell MemoryController:mc\|data_out\[3\] and I/O node \"SW\[3\]\" -- logic cell cannot be packed as I/O register" {  } { { "MemoryController.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/MemoryController.v" 21 -1 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|data_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 602 9224 9983 0} { 0 { 0 ""} 0 46 9224 9983 0}  }  } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "LC3_CPU.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/LC3_CPU.v" 3 0 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Quartus II" 0 -1 1444366178612 ""}  } { { "MemoryController.v" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/MemoryController.v" 21 -1 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|data_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" { { 0 { 0 ""} 0 602 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1444366178612 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON * " "Wildcard assignment \"Fast Output Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1444366178884 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Input Register ON * " "Wildcard assignment \"Fast Input Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1444366178884 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1444366178884 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1444366178884 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1444366178889 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1444366178889 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1444366178893 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1444366178894 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "135 I/O " "Packed 135 registers into blocks of type I/O" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1444366178898 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "89 " "Created 89 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1444366178898 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1444366178898 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "135 unused 3.3V 0 135 0 " "Number of I/O pins in group: 135 (unused VREF, 3.3V VCCIO, 0 input, 135 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1444366178921 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1444366178921 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1444366178921 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1444366178922 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 32 1 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 32 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1444366178922 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1444366178922 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1444366178922 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 37 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1444366178922 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 24 12 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1444366178922 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 2 38 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1444366178922 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 2 41 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1444366178922 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1444366178922 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1444366178922 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_ADCDAT " "Ignored I/O standard assignment to node \"AUD_ADCDAT\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_ADCLRCK " "Ignored I/O standard assignment to node \"AUD_ADCLRCK\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_BCLK " "Ignored I/O standard assignment to node \"AUD_BCLK\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_DACDAT " "Ignored I/O standard assignment to node \"AUD_DACDAT\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_DACLRCK " "Ignored I/O standard assignment to node \"AUD_DACLRCK\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_XCK " "Ignored I/O standard assignment to node \"AUD_XCK\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLOCK_24\[0\] " "Ignored I/O standard assignment to node \"CLOCK_24\[0\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLOCK_24\[1\] " "Ignored I/O standard assignment to node \"CLOCK_24\[1\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLOCK_27\[1\] " "Ignored I/O standard assignment to node \"CLOCK_27\[1\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_27\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EXT_CLOCK " "Ignored I/O standard assignment to node \"EXT_CLOCK\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[0\] " "Ignored I/O standard assignment to node \"GPIO_0\[0\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[10\] " "Ignored I/O standard assignment to node \"GPIO_0\[10\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[11\] " "Ignored I/O standard assignment to node \"GPIO_0\[11\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[12\] " "Ignored I/O standard assignment to node \"GPIO_0\[12\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[13\] " "Ignored I/O standard assignment to node \"GPIO_0\[13\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[14\] " "Ignored I/O standard assignment to node \"GPIO_0\[14\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[15\] " "Ignored I/O standard assignment to node \"GPIO_0\[15\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[16\] " "Ignored I/O standard assignment to node \"GPIO_0\[16\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[17\] " "Ignored I/O standard assignment to node \"GPIO_0\[17\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[18\] " "Ignored I/O standard assignment to node \"GPIO_0\[18\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[19\] " "Ignored I/O standard assignment to node \"GPIO_0\[19\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[1\] " "Ignored I/O standard assignment to node \"GPIO_0\[1\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[20\] " "Ignored I/O standard assignment to node \"GPIO_0\[20\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[21\] " "Ignored I/O standard assignment to node \"GPIO_0\[21\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[22\] " "Ignored I/O standard assignment to node \"GPIO_0\[22\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[23\] " "Ignored I/O standard assignment to node \"GPIO_0\[23\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[24\] " "Ignored I/O standard assignment to node \"GPIO_0\[24\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[25\] " "Ignored I/O standard assignment to node \"GPIO_0\[25\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[26\] " "Ignored I/O standard assignment to node \"GPIO_0\[26\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[27\] " "Ignored I/O standard assignment to node \"GPIO_0\[27\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[28\] " "Ignored I/O standard assignment to node \"GPIO_0\[28\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[29\] " "Ignored I/O standard assignment to node \"GPIO_0\[29\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[2\] " "Ignored I/O standard assignment to node \"GPIO_0\[2\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[30\] " "Ignored I/O standard assignment to node \"GPIO_0\[30\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[31\] " "Ignored I/O standard assignment to node \"GPIO_0\[31\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[32\] " "Ignored I/O standard assignment to node \"GPIO_0\[32\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[33\] " "Ignored I/O standard assignment to node \"GPIO_0\[33\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[34\] " "Ignored I/O standard assignment to node \"GPIO_0\[34\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[35\] " "Ignored I/O standard assignment to node \"GPIO_0\[35\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[3\] " "Ignored I/O standard assignment to node \"GPIO_0\[3\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[4\] " "Ignored I/O standard assignment to node \"GPIO_0\[4\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[5\] " "Ignored I/O standard assignment to node \"GPIO_0\[5\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[6\] " "Ignored I/O standard assignment to node \"GPIO_0\[6\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[7\] " "Ignored I/O standard assignment to node \"GPIO_0\[7\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[8\] " "Ignored I/O standard assignment to node \"GPIO_0\[8\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[9\] " "Ignored I/O standard assignment to node \"GPIO_0\[9\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[0\] " "Ignored I/O standard assignment to node \"GPIO_1\[0\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[10\] " "Ignored I/O standard assignment to node \"GPIO_1\[10\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[11\] " "Ignored I/O standard assignment to node \"GPIO_1\[11\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[12\] " "Ignored I/O standard assignment to node \"GPIO_1\[12\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[13\] " "Ignored I/O standard assignment to node \"GPIO_1\[13\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[14\] " "Ignored I/O standard assignment to node \"GPIO_1\[14\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[15\] " "Ignored I/O standard assignment to node \"GPIO_1\[15\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[16\] " "Ignored I/O standard assignment to node \"GPIO_1\[16\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[17\] " "Ignored I/O standard assignment to node \"GPIO_1\[17\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[18\] " "Ignored I/O standard assignment to node \"GPIO_1\[18\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[19\] " "Ignored I/O standard assignment to node \"GPIO_1\[19\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[1\] " "Ignored I/O standard assignment to node \"GPIO_1\[1\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[20\] " "Ignored I/O standard assignment to node \"GPIO_1\[20\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[21\] " "Ignored I/O standard assignment to node \"GPIO_1\[21\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[22\] " "Ignored I/O standard assignment to node \"GPIO_1\[22\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[23\] " "Ignored I/O standard assignment to node \"GPIO_1\[23\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[24\] " "Ignored I/O standard assignment to node \"GPIO_1\[24\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[25\] " "Ignored I/O standard assignment to node \"GPIO_1\[25\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[26\] " "Ignored I/O standard assignment to node \"GPIO_1\[26\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[27\] " "Ignored I/O standard assignment to node \"GPIO_1\[27\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[28\] " "Ignored I/O standard assignment to node \"GPIO_1\[28\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[29\] " "Ignored I/O standard assignment to node \"GPIO_1\[29\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[2\] " "Ignored I/O standard assignment to node \"GPIO_1\[2\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[30\] " "Ignored I/O standard assignment to node \"GPIO_1\[30\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[31\] " "Ignored I/O standard assignment to node \"GPIO_1\[31\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[32\] " "Ignored I/O standard assignment to node \"GPIO_1\[32\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[33\] " "Ignored I/O standard assignment to node \"GPIO_1\[33\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[34\] " "Ignored I/O standard assignment to node \"GPIO_1\[34\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[35\] " "Ignored I/O standard assignment to node \"GPIO_1\[35\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[3\] " "Ignored I/O standard assignment to node \"GPIO_1\[3\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[4\] " "Ignored I/O standard assignment to node \"GPIO_1\[4\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[5\] " "Ignored I/O standard assignment to node \"GPIO_1\[5\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[6\] " "Ignored I/O standard assignment to node \"GPIO_1\[6\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[7\] " "Ignored I/O standard assignment to node \"GPIO_1\[7\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[8\] " "Ignored I/O standard assignment to node \"GPIO_1\[8\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[9\] " "Ignored I/O standard assignment to node \"GPIO_1\[9\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "I2C_SCLK " "Ignored I/O standard assignment to node \"I2C_SCLK\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "I2C_SDAT " "Ignored I/O standard assignment to node \"I2C_SDAT\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_CLK " "Ignored I/O standard assignment to node \"PS2_CLK\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_DAT " "Ignored I/O standard assignment to node \"PS2_DAT\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TCK " "Ignored I/O standard assignment to node \"TCK\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TCS " "Ignored I/O standard assignment to node \"TCS\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TDI " "Ignored I/O standard assignment to node \"TDI\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TDO " "Ignored I/O standard assignment to node \"TDO\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_RXD " "Ignored I/O standard assignment to node \"UART_RXD\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_TXD " "Ignored I/O standard assignment to node \"UART_TXD\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[0\] " "Ignored I/O standard assignment to node \"VGA_B\[0\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[1\] " "Ignored I/O standard assignment to node \"VGA_B\[1\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[2\] " "Ignored I/O standard assignment to node \"VGA_B\[2\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[3\] " "Ignored I/O standard assignment to node \"VGA_B\[3\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[0\] " "Ignored I/O standard assignment to node \"VGA_G\[0\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[1\] " "Ignored I/O standard assignment to node \"VGA_G\[1\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[2\] " "Ignored I/O standard assignment to node \"VGA_G\[2\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[3\] " "Ignored I/O standard assignment to node \"VGA_G\[3\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_HS " "Ignored I/O standard assignment to node \"VGA_HS\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[0\] " "Ignored I/O standard assignment to node \"VGA_R\[0\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[1\] " "Ignored I/O standard assignment to node \"VGA_R\[1\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[2\] " "Ignored I/O standard assignment to node \"VGA_R\[2\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[3\] " "Ignored I/O standard assignment to node \"VGA_R\[3\]\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_VS " "Ignored I/O standard assignment to node \"VGA_VS\"" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366179059 ""}  } {  } 0 15709 "Ignored I/O standard assignments to the following nodes" 0 0 "Fitter" 0 -1 1444366179059 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_24\[0\] " "Node \"CLOCK_24\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_24\[1\] " "Node \"CLOCK_24\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27\[0\] " "Node \"CLOCK_27\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_27\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27\[1\] " "Node \"CLOCK_27\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_27\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT " "Node \"SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1444366179065 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1444366179065 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1444366179078 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1444366180208 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_MORE_RAMS_OF_TYPE_NEEDED_THAN_ARE_IN_COMPILATION_DEVICE" "52 M4K " "Selected device has 52 RAM location(s) of type M4K.  However, the current design needs more than 52 to successfully fit" { { "Info" "IFITAPI_FITAPI_VPR_RAM_CELLS_CONSTRAINED_TO_ONE_BLOCK_TYPE" "M4K " "List of RAM cells constrained to M4K locations" { { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a112 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a112\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 3526 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a112" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a112 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a113 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a113\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 3557 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a113" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a113 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a114 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a114\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 3588 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a114" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a114 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a115 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a115\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 3619 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a115" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a115 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a116 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a116\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 3650 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a116" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a116 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a117 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a117\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 3681 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a117" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a117 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a118 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a118\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 3712 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a118" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a118 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a119 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a119\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 3743 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a119" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a119 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a120 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a120\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 3774 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a120" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a120 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a121 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a121\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 3805 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a121" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a121 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a122 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a122\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 3836 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a122" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a122 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a123 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a123\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 3867 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a123" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a123 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a124 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a124\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 3898 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a124" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a124 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a125 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a125\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 3929 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a125" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a125 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a126 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a126\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 3960 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a126" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a126 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a127 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a127\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 3991 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a127" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a127 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a80 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a80\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 2534 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a80" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a80 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a81 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a81\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 2565 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a81" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a81 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a82 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a82\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 2596 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a82" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a82 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a83 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a83\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 2627 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a83" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a83 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a84 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a84\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 2658 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a84" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a84 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a85 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a85\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 2689 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a85" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a85 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a86 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a86\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 2720 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a86" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a86 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a87 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a87\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 2751 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a87" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a87 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a88 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a88\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 2782 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a88" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a88 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a89 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a89\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 2813 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a89" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a89 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a90 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a90\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 2844 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a90" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a90 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a91 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a91\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 2875 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a91" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a91 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a92 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a92\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 2906 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a92" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a92 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a93 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a93\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 2937 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a93" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a93 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a94 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a94\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 2968 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a94" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a94 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a95 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a95\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 2999 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a95" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a95 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a96 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a96\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 3030 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a96" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a96 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a97 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a97\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 3061 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a97" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a97 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a98 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a98\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 3092 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a98" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a98 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a99 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a99\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 3123 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a99" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a99 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a100 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a100\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 3154 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a100" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a100 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a101 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a101\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 3185 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a101" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a101 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a102 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a102\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 3216 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a102" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a102 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a103 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a103\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 3247 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a103" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a103 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a104 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a104\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 3278 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a104" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a104 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a105 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a105\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 3309 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a105" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a105 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a106 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a106\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 3340 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a106" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a106 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a107 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a107\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 3371 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a107" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a107 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a108 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a108\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 3402 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a108" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a108 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a109 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a109\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 3433 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a109" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a109 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a110 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a110\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 3464 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a110" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a110 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a111 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a111\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 3495 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a111" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a111 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a64 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a64\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 2038 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a64" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a64 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a65 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a65\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 2069 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a65" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a65 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a66 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a66\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 2100 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a66" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a66 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a67 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a67\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 2131 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a67" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a67 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a68 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a68\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 2162 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a68" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a68 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a69 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a69\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 2193 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a69" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a69 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a70 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a70\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 2224 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a70" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a70 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a71 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a71\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 2255 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a71" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a71 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a72 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a72\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 2286 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a72" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a72 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a73 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a73\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 2317 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a73" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a73 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a74 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a74\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 2348 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a74" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a74 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a75 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a75\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 2379 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a75" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a75 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a76 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a76\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 2410 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a76" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a76 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a77 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a77\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 2441 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a77" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a77 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a78 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a78\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 2472 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a78" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a78 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a79 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a79\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 2503 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a79" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a79 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a224 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a224\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 6998 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a224" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a224 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a225 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a225\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 7029 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a225" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a225 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a226 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a226\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 7060 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a226" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a226 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a227 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a227\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 7091 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a227" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a227 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a228 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a228\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 7122 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a228" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a228 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a229 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a229\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 7153 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a229" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a229 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a230 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a230\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 7184 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a230" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a230 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a231 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a231\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 7215 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a231" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a231 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a232 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a232\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 7246 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a232" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a232 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a233 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a233\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 7277 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a233" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a233 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a234 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a234\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 7308 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a234" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a234 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a235 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a235\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 7339 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a235" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a235 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a236 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a236\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 7370 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a236" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a236 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a237 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a237\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 7401 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a237" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a237 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a238 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a238\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 7432 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a238" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a238 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a239 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a239\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 7463 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a239" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a239 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a192 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a192\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 6006 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a192" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a192 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a193 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a193\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 6037 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a193" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a193 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a194 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a194\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 6068 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a194" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a194 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a195 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a195\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 6099 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a195" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a195 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a196 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a196\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 6130 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a196" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a196 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a197 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a197\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 6161 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a197" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a197 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a198 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a198\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 6192 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a198" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a198 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a199 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a199\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 6223 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a199" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a199 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a200 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a200\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 6254 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a200" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a200 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a201 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a201\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 6285 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a201" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a201 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a202 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a202\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 6316 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a202" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a202 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a203 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a203\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 6347 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a203" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a203 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a204 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a204\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 6378 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a204" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a204 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a205 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a205\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 6409 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a205" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a205 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a206 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a206\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 6440 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a206" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a206 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a207 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a207\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 6471 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a207" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a207 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a240 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a240\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 7494 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a240" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a240 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a241 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a241\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 7525 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a241" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a241 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a242 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a242\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 7556 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a242" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a242 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a243 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a243\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 7587 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a243" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a243 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a244 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a244\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 7618 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a244" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a244 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a245 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a245\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 7649 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a245" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a245 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a246 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a246\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 7680 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a246" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a246 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a247 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a247\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 7711 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a247" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a247 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a248 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a248\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 7742 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a248" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a248 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a249 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a249\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 7773 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a249" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a249 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a250 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a250\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 7804 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a250" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a250 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a251 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a251\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 7835 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a251" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a251 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a252 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a252\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 7866 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a252" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a252 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a253 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a253\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 7897 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a253" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a253 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a254 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a254\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 7928 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a254" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a254 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a255 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a255\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 7959 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a255" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a255 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a208 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a208\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 6502 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a208" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a208 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a209 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a209\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 6533 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a209" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a209 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a210 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a210\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 6564 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a210" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a210 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a211 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a211\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 6595 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a211" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a211 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a212 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a212\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 6626 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a212" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a212 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a213 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a213\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 6657 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a213" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a213 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a214 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a214\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 6688 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a214" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a214 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a215 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a215\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 6719 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a215" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a215 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a216 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a216\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 6750 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a216" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a216 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a217 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a217\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 6781 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a217" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a217 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a218 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a218\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 6812 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a218" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a218 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a219 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a219\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 6843 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a219" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a219 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a220 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a220\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 6874 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a220" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a220 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a221 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a221\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 6905 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a221" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a221 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a222 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a222\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 6936 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a222" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a222 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a223 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a223\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 6967 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a223" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a223 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a32 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a32\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 1046 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a32" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a32 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a33 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a33\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 1077 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a33" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a33 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a34 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a34\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 1108 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a34" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a34 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a35 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a35\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 1139 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a35" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a35 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a36 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a36\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 1170 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a36" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a36 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a37 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a37\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 1201 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a37" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a37 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a38 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a38\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 1232 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a38" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a38 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a39 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a39\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 1263 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a39" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a39 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a40 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a40\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 1294 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a40" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a40 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a41 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a41\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 1325 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a41" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a41 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a42 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a42\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 1356 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a42" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a42 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a43 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a43\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 1387 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a43" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a43 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a44 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a44\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 1418 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a44" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a44 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a45 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a45\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 1449 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a45" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a45 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a46 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a46\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 1480 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a46" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a46 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a47 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a47\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 1511 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a47" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a47 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a0 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a0\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 54 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a0" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a0 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a1 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a1\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 85 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a1" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a1 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a2 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a2\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 116 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a2" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a2 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a3 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a3\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 147 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a3" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a3 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a4 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a4\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 178 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a4" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a4 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a5 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a5\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 209 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a5" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a5 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a6 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a6\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 240 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a6" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a6 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a7 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a7\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 271 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a7" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a7 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a8 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a8\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 302 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a8" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a8 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a9 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a9\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 333 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a9" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a9 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a10 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a10\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 364 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a10" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a10 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a11 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a11\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 395 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a11" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a11 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a12 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a12\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 426 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a12" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a12 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a13 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a13\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 457 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a13" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a13 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a14 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a14\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 488 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a14" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a14 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a15 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a15\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 519 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a15" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a15 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a48 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a48\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 1542 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a48" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a48 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a49 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a49\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 1573 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a49" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a49 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a50 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a50\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 1604 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a50" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a50 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a51 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a51\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 1635 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a51" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a51 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a52 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a52\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 1666 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a52" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a52 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a53 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a53\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 1697 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a53" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a53 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a54 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a54\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 1728 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a54" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a54 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a55 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a55\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 1759 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a55" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a55 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a56 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a56\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 1790 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a56" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a56 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a57 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a57\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 1821 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a57" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a57 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a58 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a58\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 1852 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a58" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a58 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a59 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a59\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 1883 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a59" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a59 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a60 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a60\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 1914 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a60" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a60 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a61 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a61\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 1945 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a61" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a61 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a62 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a62\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 1976 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a62" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a62 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a63 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a63\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 2007 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a63" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a63 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a16 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a16\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 550 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a16" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a16 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a17 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a17\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 581 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a17" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a17 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a18 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a18\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 612 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a18" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a18 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a19 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a19\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 643 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a19" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a19 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a20 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a20\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 674 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a20" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a20 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a21 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a21\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 705 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a21" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a21 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a22 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a22\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 736 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a22" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a22 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a23 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a23\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 767 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a23" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a23 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a24 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a24\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 798 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a24" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a24 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a25 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a25\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 829 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a25" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a25 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a26 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a26\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 860 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a26" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a26 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a27 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a27\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 891 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a27" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a27 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a28 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a28\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 922 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a28" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a28 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a29 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a29\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 953 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a29" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a29 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a30 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a30\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 984 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a30" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a30 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a31 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a31\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 1015 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a31" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a31 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a160 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a160\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 5014 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a160" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a160 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a161 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a161\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 5045 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a161" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a161 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a162 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a162\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 5076 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a162" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a162 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a163 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a163\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 5107 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a163" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a163 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a164 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a164\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 5138 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a164" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a164 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a165 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a165\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 5169 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a165" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a165 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a166 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a166\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 5200 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a166" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a166 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a167 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a167\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 5231 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a167" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a167 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a168 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a168\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 5262 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a168" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a168 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a169 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a169\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 5293 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a169" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a169 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a170 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a170\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 5324 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a170" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a170 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a171 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a171\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 5355 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a171" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a171 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a172 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a172\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 5386 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a172" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a172 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a173 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a173\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 5417 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a173" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a173 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a174 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a174\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 5448 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a174" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a174 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a175 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a175\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 5479 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a175" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a175 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a128 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a128\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 4022 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a128" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a128 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a129 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a129\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 4053 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a129" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a129 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a130 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a130\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 4084 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a130" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a130 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a131 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a131\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 4115 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a131" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a131 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a132 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a132\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 4146 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a132" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a132 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a133 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a133\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 4177 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a133" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a133 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a134 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a134\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 4208 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a134" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a134 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a135 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a135\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 4239 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a135" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a135 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a136 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a136\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 4270 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a136" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a136 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a137 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a137\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 4301 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a137" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a137 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a138 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a138\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 4332 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a138" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a138 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a139 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a139\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 4363 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a139" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a139 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a140 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a140\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 4394 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a140" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a140 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a141 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a141\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 4425 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a141" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a141 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a142 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a142\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 4456 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a142" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a142 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a143 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a143\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 4487 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a143" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a143 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a176 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a176\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 5510 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a176" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a176 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a177 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a177\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 5541 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a177" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a177 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a178 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a178\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 5572 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a178" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a178 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a179 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a179\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 5603 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a179" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a179 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a180 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a180\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 5634 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a180" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a180 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a181 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a181\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 5665 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a181" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a181 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a182 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a182\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 5696 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a182" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a182 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a183 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a183\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 5727 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a183" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a183 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a184 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a184\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 5758 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a184" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a184 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a185 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a185\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 5789 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a185" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a185 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a186 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a186\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 5820 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a186" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a186 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a187 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a187\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 5851 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a187" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a187 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a188 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a188\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 5882 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a188" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a188 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a189 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a189\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 5913 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a189" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a189 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a190 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a190\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 5944 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a190" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a190 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a191 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a191\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 5975 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a191" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a191 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a144 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a144\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 4518 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a144" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a144 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a145 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a145\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 4549 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a145" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a145 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a146 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a146\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 4580 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a146" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a146 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a147 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a147\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 4611 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a147" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a147 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a148 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a148\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 4642 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a148" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a148 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a149 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a149\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 4673 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a149" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a149 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a150 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a150\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 4704 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a150" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a150 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a151 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a151\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 4735 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a151" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a151 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a152 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a152\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 4766 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a152" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a152 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a153 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a153\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 4797 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a153" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a153 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a154 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a154\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 4828 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a154" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a154 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a155 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a155\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 4859 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a155" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a155 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a156 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a156\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 4890 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a156" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a156 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a157 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a157\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 4921 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a157" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a157 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a158 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a158\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 4952 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a158" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a158 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a159 " "Node \"MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a159\"" {  } { { "db/altsyncram_jji1.tdf" "" { Text "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/db/altsyncram_jji1.tdf" 4983 2 0 } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MemoryController:mc\|altsyncram:memory_rtl_0\|altsyncram_g0f1:auto_generated\|altsyncram_jji1:altsyncram1\|ram_block2a159" } } } } { "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_g0f1:auto_generated|altsyncram_jji1:altsyncram1|ram_block2a159 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444366180406 ""}  } {  } 0 170057 "List of RAM cells constrained to %1!s! locations" 0 0 "Quartus II" 0 -1 1444366180406 ""}  } { { "c:/program files (x86)/altera/13.0sp1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/" "MEM" } }  } 0 170048 "Selected device has %1!d! RAM location(s) of type %2!s!.  However, the current design needs more than %1!d! to successfully fit" 0 0 "Fitter" 0 -1 1444366180406 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1444366180437 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1444366180438 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1444366182166 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1444366182166 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1444366182167 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/output_files/LC3_CPU.fit.smsg " "Generated suppressed messages file E:/Roi Atalla/Documents/Programming/Verilog/LC3_CPU/output_files/LC3_CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1444366182371 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 352 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was unsuccessful. 2 errors, 352 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "721 " "Peak virtual memory: 721 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1444366182477 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 09 00:49:42 2015 " "Processing ended: Fri Oct 09 00:49:42 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1444366182477 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1444366182477 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1444366182477 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1444366182477 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 396 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 396 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1444366183142 ""}
