<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_1_uart_rx_ctl_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:model>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk_rx</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst_clk_rx</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>baud_x16_en</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rxd_clk_rx</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rx_data</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rx_data_rdy</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>frm_err</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:description>uart_rx_ctl_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_uart_rx_ctl_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>uart_rx_ctl_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>3</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39aa2b12_ARCHIVE_LOCATION">c:/training/IP_Integrator/lab/KCU105/verilog/uart_rx_ctl/uart_rx_ctl.srcs/sources_1/imports/IP_Integrator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f3ece03_ARCHIVE_LOCATION">c:/training/IP_Integrator/lab/KCU105/verilog/uart_rx_ctl/uart_rx_ctl.srcs/sources_1/imports/IP_Integrator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11d0ed3e_ARCHIVE_LOCATION">c:/training/IP_Integrator/lab/KCU105/verilog/uart_rx_ctl/uart_rx_ctl.srcs/sources_1/imports/IP_Integrator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@538f4b58_ARCHIVE_LOCATION">c:/training/IP_Integrator/lab/KCU105/verilog/uart_rx_ctl/uart_rx_ctl.srcs/sources_1/imports/IP_Integrator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76800caf_ARCHIVE_LOCATION">c:/training/IP_Integrator/lab/KCU105/verilog/uart_rx_ctl/uart_rx_ctl.srcs/sources_1/imports/IP_Integrator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dc530d5_ARCHIVE_LOCATION">c:/training/IP_Integrator/lab/KCU105/verilog/uart_rx_ctl/uart_rx_ctl.srcs/sources_1/imports/IP_Integrator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56db959c_ARCHIVE_LOCATION">c:/training/IP_Integrator/lab/KCU105/verilog/uart_rx_ctl/uart_rx_ctl.srcs/sources_1/imports/IP_Integrator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@214a4225_ARCHIVE_LOCATION">c:/training/IP_Integrator/lab/KCU105/verilog/uart_rx_ctl/uart_rx_ctl.srcs/sources_1/imports/IP_Integrator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24d60621_ARCHIVE_LOCATION">c:/training/IP_Integrator/lab/KCU105/verilog/uart_rx_ctl/uart_rx_ctl.srcs/sources_1/imports/IP_Integrator</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="e64a7d62"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="e6cbc5dc"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="b71b4445"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
