
---------- Begin Simulation Statistics ----------
final_tick                                 8208245500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 107252                       # Simulator instruction rate (inst/s)
host_mem_usage                                8824100                       # Number of bytes of host memory used
host_op_rate                                   200637                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   102.56                       # Real time elapsed on the host
host_tick_rate                               69790220                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000003                       # Number of instructions simulated
sim_ops                                      20577858                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007158                       # Number of seconds simulated
sim_ticks                                  7157882500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    26                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        33784                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         69469                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads          13239333                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          8386228                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              18817442                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.431576                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.431576                       # CPI: Total CPI of All Threads
system.switch_cpus.fp_regfile_reads            255064                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           137758                       # number of floating regfile writes
system.switch_cpus.idleCycles                  515781                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       478817                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2759749                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.908273                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5594149                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1625098                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         2166154                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4724504                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1851                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        35250                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1964982                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     32676073                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3969051                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       863638                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      27318383                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          11152                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        252037                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         384204                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        267096                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          663                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       315671                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       163146                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          32126060                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              26821672                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.602791                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          19365311                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.873576                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               27032231                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         40303041                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        22437398                       # number of integer regfile writes
system.switch_cpus.ipc                       0.698531                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.698531                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       535375      1.90%      1.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      21401463     75.94%     77.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        70384      0.25%     78.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv        172682      0.61%     78.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        15224      0.05%     78.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     78.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt         1164      0.00%     78.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            2      0.00%     78.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     78.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     78.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     78.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     78.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd         5271      0.02%     78.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     78.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        42732      0.15%     78.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp           76      0.00%     78.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt        14999      0.05%     78.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        22634      0.08%     79.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift         3392      0.01%     79.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     79.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            5      0.00%     79.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt          465      0.00%     79.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            1      0.00%     79.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult          176      0.00%     79.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            1      0.00%     79.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     79.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     79.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     79.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4129462     14.65%     93.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1628601      5.78%     99.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        54926      0.19%     99.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        82991      0.29%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       28182026                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          260021                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads       516549                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       223073                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes       435272                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              415133                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.014730                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          355444     85.62%     85.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     85.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     85.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     85.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     85.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     85.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     85.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     85.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     85.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     85.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     85.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              7      0.00%     85.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     85.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            557      0.13%     85.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     85.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt            187      0.05%     85.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           372      0.09%     85.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift           32      0.01%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          34814      8.39%     94.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         14778      3.56%     97.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         3674      0.89%     98.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         5268      1.27%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       27801763                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     70162178                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     26598599                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     46100035                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           32672027                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          28182026                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         4046                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     13858602                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        99563                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         3341                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     19825657                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     13799984                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.042178                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.451953                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      6671917     48.35%     48.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1009044      7.31%     55.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1025336      7.43%     63.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1112029      8.06%     71.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1114393      8.08%     79.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1058451      7.67%     86.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       928336      6.73%     93.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       577444      4.18%     97.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       303034      2.20%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     13799984                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.968601                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads        62587                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        50555                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4724504                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1964982                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        11737275                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes            639                       # number of misc regfile writes
system.switch_cpus.numCycles                 14315765                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                   20600                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests         1303                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       125779                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2014                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       252463                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2018                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.switch_cpus.data      4740078                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4740078                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4740267                       # number of overall hits
system.cpu.dcache.overall_hits::total         4740267                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data       117593                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         117593                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data       117618                       # number of overall misses
system.cpu.dcache.overall_misses::total        117618                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   6873330500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6873330500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   6873330500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6873330500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      4857671                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4857671                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4857885                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4857885                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.024208                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024208                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.024212                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024212                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 58450.167102                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58450.167102                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 58437.743373                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58437.743373                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       204301                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1993                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4072                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              28                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    50.172151                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    71.178571                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        22152                       # number of writebacks
system.cpu.dcache.writebacks::total             22152                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        73551                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        73551                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        73551                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        73551                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        44042                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        44042                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        44049                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        44049                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   2560373500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2560373500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   2560744000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2560744000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.009066                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009066                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.009068                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009068                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 58134.814495                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58134.814495                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 58133.987151                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58133.987151                       # average overall mshr miss latency
system.cpu.dcache.replacements                  43685                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3532565                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3532565                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       101683                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        101683                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   5748205500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5748205500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3634248                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3634248                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.027979                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027979                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 56530.644257                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56530.644257                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        73522                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        73522                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        28161                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        28161                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   1452421500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1452421500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007749                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007749                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 51575.636519                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 51575.636519                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1207513                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1207513                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        15910                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        15910                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1125125000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1125125000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1223423                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1223423                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.013004                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013004                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 70718.101823                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70718.101823                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           29                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           29                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        15881                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15881                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1107952000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1107952000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.012981                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012981                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 69765.883760                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69765.883760                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data          189                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           189                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data           25                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           25                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data          214                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          214                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.116822                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.116822                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data       370500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       370500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.032710                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.032710                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 52928.571429                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 52928.571429                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   8208245500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4986633                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             44709                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            111.535328                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.434275                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data  1008.565725                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.015073                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.984927                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          428                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          490                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9759455                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9759455                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8208245500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8208245500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   8208245500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8208245500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      2933329                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2933329                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2933329                       # number of overall hits
system.cpu.icache.overall_hits::total         2933329                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst        95701                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          95701                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst        95701                       # number of overall misses
system.cpu.icache.overall_misses::total         95701                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst   1792282997                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1792282997                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst   1792282997                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1792282997                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      3029030                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3029030                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3029030                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3029030                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.031595                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.031595                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.031595                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.031595                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 18727.944295                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 18727.944295                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 18727.944295                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 18727.944295                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2432                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                50                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    48.640000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        82018                       # number of writebacks
system.cpu.icache.writebacks::total             82018                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst        12991                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        12991                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst        12991                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        12991                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        82710                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        82710                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        82710                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        82710                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst   1474133999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1474133999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst   1474133999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1474133999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.027306                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.027306                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.027306                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.027306                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 17822.923455                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 17822.923455                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 17822.923455                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 17822.923455                       # average overall mshr miss latency
system.cpu.icache.replacements                  82018                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2933329                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2933329                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        95701                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         95701                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst   1792282997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1792282997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3029030                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3029030                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.031595                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.031595                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 18727.944295                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 18727.944295                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst        12991                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        12991                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        82710                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        82710                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst   1474133999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1474133999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.027306                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.027306                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 17822.923455                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 17822.923455                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   8208245500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           966.235186                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4350812                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             83380                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             52.180523                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   119.351398                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   846.883788                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.116554                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.827035                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.943589                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          998                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          237                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          247                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          427                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.974609                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6140770                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6140770                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8208245500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8208245500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   8208245500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8208245500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   7157882500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst        75561                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        14633                       # number of demand (read+write) hits
system.l2.demand_hits::total                    90194                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst        75561                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        14633                       # number of overall hits
system.l2.overall_hits::total                   90194                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         6639                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        29052                       # number of demand (read+write) misses
system.l2.demand_misses::total                  35691                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         6639                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        29052                       # number of overall misses
system.l2.overall_misses::total                 35691                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    551836000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   2334509000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2886345000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    551836000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   2334509000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2886345000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst        82200                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        43685                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               125885                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst        82200                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        43685                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              125885                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.080766                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.665034                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.283521                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.080766                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.665034                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.283521                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83120.349450                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 80356.223324                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80870.387493                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83120.349450                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 80356.223324                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80870.387493                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               11701                       # number of writebacks
system.l2.writebacks::total                     11701                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.inst            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.inst            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst         6637                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        29051                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             35688                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         6637                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        29051                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            35688                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    485410000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   2043929000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2529339000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    485410000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   2043929000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2529339000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.080742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.665011                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.283497                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.080742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.665011                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.283497                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73136.959470                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 70356.579808                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70873.655010                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73136.959470                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 70356.579808                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70873.655010                       # average overall mshr miss latency
system.l2.replacements                          35604                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        22152                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            22152                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        22152                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        22152                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        81769                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            81769                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        81769                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        81769                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           45                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            45                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data          350                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  350                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data           15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 15                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus.data          365                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              365                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.041096                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.041096                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data       297500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       297500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.041096                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.041096                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 19833.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19833.333333                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         1933                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1933                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        13586                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               13586                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1059025500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1059025500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        15519                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             15519                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.875443                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.875443                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 77949.764463                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77949.764463                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        13585                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          13585                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    923105500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    923105500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.875379                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.875379                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 67950.349650                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67950.349650                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst        75561                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              75561                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         6639                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6639                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    551836000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    551836000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst        82200                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          82200                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.080766                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.080766                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83120.349450                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83120.349450                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         6637                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         6637                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    485410000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    485410000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.080742                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.080742                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73136.959470                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73136.959470                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        12700                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             12700                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        15466                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           15466                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   1275483500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1275483500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        28166                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         28166                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.549102                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.549102                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82470.160352                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82470.160352                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        15466                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        15466                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   1120823500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1120823500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.549102                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.549102                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72470.160352                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72470.160352                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   8208245500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8107.954623                       # Cycle average of tags in use
system.l2.tags.total_refs                      265856                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     43796                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.070326                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     287.594354                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        48.278789                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       505.694397                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst  1642.464373                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  5623.922709                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.035107                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005893                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.061730                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.200496                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.686514                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989741                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          211                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1717                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6230                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2049899                       # Number of tag accesses
system.l2.tags.data_accesses                  2049899                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8208245500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     11701.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      6637.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     29049.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000782048500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          692                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          692                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               83254                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              10997                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       35688                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      11701                       # Number of write requests accepted
system.mem_ctrls.readBursts                     35688                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    11701                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      2                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.82                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 35688                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                11701                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   26540                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          692                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.540462                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     38.191198                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     54.604669                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            322     46.53%     46.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           196     28.32%     74.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            95     13.73%     88.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           39      5.64%     94.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           16      2.31%     96.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           11      1.59%     98.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            4      0.58%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            2      0.29%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            2      0.29%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.14%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            2      0.29%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.14%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            1      0.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           692                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          692                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.865607                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.831704                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.084359                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              408     58.96%     58.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               12      1.73%     60.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              236     34.10%     94.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               30      4.34%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.72%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           692                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2284032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               748864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    319.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    104.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    7156838500                       # Total gap between requests
system.mem_ctrls.avgGap                     151023.20                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst       424768                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      1859136                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       746944                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 59342689.685112886131                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 259732679.322411358356                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 104352648.985227122903                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst         6637                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        29051                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        11701                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst    212092000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    850403750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 166938312000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     31956.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     29272.79                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  14267012.39                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst       424768                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      1859264                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2284032                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst       424768                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       424768                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       748864                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       748864                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst         6637                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        29051                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          35688                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        11701                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         11701                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.switch_cpus.inst     59342690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    259750562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        319093251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst     59342690                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     59342690                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    104620885                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       104620885                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    104620885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst     59342690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    259750562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       423714136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                35686                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               11671                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2213                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2176                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2147                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2248                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2307                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2319                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2370                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2096                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2056                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2229                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2380                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2572                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2279                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2043                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2100                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2151                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          661                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          630                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          691                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          548                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          596                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          617                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          744                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          674                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          738                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          730                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1054                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1070                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          796                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          741                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          663                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          718                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               393383250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             178430000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1062495750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11023.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29773.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               27840                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               8488                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            78.01                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           72.73                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        11028                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   274.820457                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   167.307453                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   296.105964                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         4292     38.92%     38.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         2867     26.00%     64.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1088      9.87%     74.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          661      5.99%     80.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          474      4.30%     85.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          331      3.00%     88.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          288      2.61%     90.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          196      1.78%     92.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          831      7.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        11028                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2283904                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             746944                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              319.075369                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              104.352649                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.31                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               76.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   8208245500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        38013360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        20200785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      127634640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      26940420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 564854160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2250403320                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    853528800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3881575485                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   542.279855                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2196836000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    238940000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4722106500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        40733700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        21650475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      127163400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      33982200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 564854160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2078025630                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    998267520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3864677085                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   539.919045                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2572745500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    238940000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4346197000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   8208245500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              22103                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        11701                       # Transaction distribution
system.membus.trans_dist::CleanEvict            22065                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             13585                       # Transaction distribution
system.membus.trans_dist::ReadExResp            13585                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         22103                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       105157                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       105157                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 105157                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      3032896                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      3032896                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 3032896                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             35703                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   35703    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               35703                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   8208245500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           123874000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          189463000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.6                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         4690518                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      3400937                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       401759                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      2815552                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         1985784                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     70.529118                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          376964                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect         1611                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups       355996                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits       123935                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses       232061                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted        14203                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts     13850535                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls          705                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       383194                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples     11851483                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.587771                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.439039                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      6588083     55.59%     55.59% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1      1507477     12.72%     68.31% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       611794      5.16%     73.47% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3      1181939      9.97%     83.44% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       442309      3.73%     87.18% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5       329309      2.78%     89.95% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6       139887      1.18%     91.13% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7       120023      1.01%     92.15% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8       930662      7.85%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total     11851483                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000002                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       18817442                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             3839937                       # Number of memory references committed
system.switch_cpus.commit.loads               2617383                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                  40                       # Number of memory barriers committed
system.switch_cpus.commit.branches            2121361                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating             157518                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer            18478806                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls        178662                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass       274282      1.46%      1.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu     14447721     76.78%     78.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult        62597      0.33%     78.57% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv       133224      0.71%     79.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd         6902      0.04%     79.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     79.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt         1136      0.01%     79.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd         4026      0.02%     79.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu        21148      0.11%     79.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp           60      0.00%     79.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt        10190      0.05%     79.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc        14930      0.08%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift         1042      0.01%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            5      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt          178      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            1      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult           62      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            1      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      2584755     13.74%     93.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite      1160959      6.17%     99.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead        32628      0.17%     99.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite        61595      0.33%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     18817442                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       930662                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          4130789                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       3712858                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           5091134                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        480997                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles         384204                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      1850189                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred         24703                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       37232075                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts        106186                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.rdAccesses             3964620                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses             1626035                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses                  6816                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses                  1529                       # TLB misses on write requests
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8208245500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles      4711217                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               20602300                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             4690518                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      2486683                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               8632907                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          815770                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles         4970                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles        42552                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.icacheWaitRetryStallCycles          427                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           3029031                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes        134020                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples     13799984                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.903975                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.506745                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          7399299     53.62%     53.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           413617      3.00%     56.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           323005      2.34%     58.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           339586      2.46%     61.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           495635      3.59%     65.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           471716      3.42%     68.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           381374      2.76%     71.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           438951      3.18%     74.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          3536801     25.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total     13799984                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.327647                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.439134                       # Number of inst fetches per cycle
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses             3036903                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                 38502                       # TLB misses on write requests
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8208245500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              324830                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads         2107111                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses         4569                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          663                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         742426                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads          181                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache           3042                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   8208245500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles         384204                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          4457374                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         2810457                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        10857                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           5200289                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        936781                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       35622244                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         16585                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         321013                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          45143                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         508828                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents          143                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     41637264                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            91819356                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         56554851                       # Number of integer rename lookups
system.switch_cpus.rename.fpLookups            406526                       # Number of floating rename lookups
system.switch_cpus.rename.committedMaps      22061476                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps         19575753                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing             686                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing          678                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           1309753                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 43582844                       # The number of ROB reads
system.switch_cpus.rob.writes                67293480                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000002                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           18817442                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp            110876                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        33853                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        82018                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           45436                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             365                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            365                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            15519                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           15519                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         82710                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        28166                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       246928                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       131785                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                378713                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     10509952                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4213568                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               14723520                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           36114                       # Total snoops (count)
system.tol2bus.snoopTraffic                    781504                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           162364                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.020867                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.143111                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 158980     97.92%     97.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3380      2.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             162364                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   8208245500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          230405991                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         124078473                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          65730958                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
