

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_303.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-kernelBased                            0 # Does the approximator work as kernel based (default = 0)
-kernelId                               0 # Kernel ids where the approximation applied 
-hybridApproximation                    0 # Hybrid approximator (default = 0)
-errorPercentage                      100 # Error percentage (number of max flushed accesses)
-l1dApproximator                        1 # Memory access delete unit (default = 0)
-l1dSlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-l2Approximator                         0 # Memory access delete unit (default = 0)
-l2SlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-smOccupancy                            0 # sm occupancy (default = 0)
-smSlicingInterval                   5000 # Slice access window length (default = 1000)
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage                       2 # Error percentage for the flushes - (default = 1)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                  200 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
--------------------------------------------------------------
L1D access stats (for 0'th SM) 
--	Kid = 0 || L1D Acc = 177181, -- Miss = 27372, rate = 0.1545, -- PendHits = 182, rate = 0.0010-- ResFail = 1278, rate = 0.0072
Error Per = 100 || Flushes = 273 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 1'th SM) 
--	Kid = 0 || L1D Acc = 167753, -- Miss = 19890, rate = 0.1186, -- PendHits = 157, rate = 0.0009-- ResFail = 645, rate = 0.0038
Error Per = 100 || Flushes = 198 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 2'th SM) 
--	Kid = 0 || L1D Acc = 125695, -- Miss = 21795, rate = 0.1734, -- PendHits = 181, rate = 0.0014-- ResFail = 864, rate = 0.0069
Error Per = 100 || Flushes = 217 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 3'th SM) 
--	Kid = 0 || L1D Acc = 91486, -- Miss = 18741, rate = 0.2049, -- PendHits = 187, rate = 0.0020-- ResFail = 1536, rate = 0.0168
Error Per = 100 || Flushes = 187 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 4'th SM) 
--	Kid = 0 || L1D Acc = 133988, -- Miss = 23268, rate = 0.1737, -- PendHits = 200, rate = 0.0015-- ResFail = 657, rate = 0.0049
Error Per = 100 || Flushes = 232 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 5'th SM) 
--	Kid = 0 || L1D Acc = 105993, -- Miss = 23971, rate = 0.2262, -- PendHits = 240, rate = 0.0023-- ResFail = 4454, rate = 0.0420
Error Per = 100 || Flushes = 239 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 6'th SM) 
--	Kid = 0 || L1D Acc = 99443, -- Miss = 14365, rate = 0.1445, -- PendHits = 172, rate = 0.0017-- ResFail = 732, rate = 0.0074
Error Per = 100 || Flushes = 143 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 7'th SM) 
--	Kid = 0 || L1D Acc = 136406, -- Miss = 21603, rate = 0.1584, -- PendHits = 177, rate = 0.0013-- ResFail = 887, rate = 0.0065
Error Per = 100 || Flushes = 216 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 8'th SM) 
--	Kid = 0 || L1D Acc = 159209, -- Miss = 34880, rate = 0.2191, -- PendHits = 329, rate = 0.0021-- ResFail = 5179, rate = 0.0325
Error Per = 100 || Flushes = 348 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 9'th SM) 
--	Kid = 0 || L1D Acc = 107485, -- Miss = 16917, rate = 0.1574, -- PendHits = 261, rate = 0.0024-- ResFail = 1862, rate = 0.0173
Error Per = 100 || Flushes = 169 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 10'th SM) 
--	Kid = 0 || L1D Acc = 107785, -- Miss = 15893, rate = 0.1475, -- PendHits = 207, rate = 0.0019-- ResFail = 846, rate = 0.0078
Error Per = 100 || Flushes = 158 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 11'th SM) 
--	Kid = 0 || L1D Acc = 128433, -- Miss = 25377, rate = 0.1976, -- PendHits = 295, rate = 0.0023-- ResFail = 3625, rate = 0.0282
Error Per = 100 || Flushes = 253 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 12'th SM) 
--	Kid = 0 || L1D Acc = 29664, -- Miss = 3016, rate = 0.1017, -- PendHits = 44, rate = 0.0015-- ResFail = 28, rate = 0.0009
Error Per = 100 || Flushes = 30 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 13'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 14'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 15'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 16'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 17'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 18'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 19'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 20'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 21'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 22'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 23'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 24'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 25'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 26'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 27'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 28'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 29'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
71222c4f3617a8b1cabdfefbc2d5f110  /home/pars/Documents/expSetups/a19/spmv_base_L1D_100__econPsmigr2
Extracting PTX file and ptxas options    1: spmv_base_L1D_100__econPsmigr2.1.sm_75.ptx -arch=sm_75
Parallel calisiyor
self exe links to: /home/pars/Documents/expSetups/a19/spmv_base_L1D_100__econPsmigr2
self exe links to: /home/pars/Documents/expSetups/a19/spmv_base_L1D_100__econPsmigr2
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/expSetups/a19/spmv_base_L1D_100__econPsmigr2
Running md5sum using "md5sum /home/pars/Documents/expSetups/a19/spmv_base_L1D_100__econPsmigr2 "
self exe links to: /home/pars/Documents/expSetups/a19/spmv_base_L1D_100__econPsmigr2
Extracting specific PTX file named spmv_base_L1D_100__econPsmigr2.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z15spmv_csr_scalariPKmPKiPKfS4_Pf : hostFun 0x0x5581082e537b, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing spmv_base_L1D_100__econPsmigr2.1.sm_75.ptx
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file spmv_base_L1D_100__econPsmigr2.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from spmv_base_L1D_100__econPsmigr2.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' : regs=58, lmem=0, smem=0, cmem=400
Sparse Matrix-Vector Multiplication by Xuhao Chen
Reading (.mtx) input file ../../gardenia/datasets/econ-psmigr2.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 3140 |E| 540022
This graph maintains both incomming and outgoing edge-list
Launching CUDA SpMV solver (13 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1b01162c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1b011620..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1b011618..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1b011610..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1b011608..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1b011600..

GPGPU-Sim PTX: cudaLaunch for 0x0x5581082e537b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x070 (spmv_base_L1D_100__econPsmigr2.1.sm_75.ptx:44) @%p1 bra $L__BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a8 (spmv_base_L1D_100__econPsmigr2.1.sm_75.ptx:130) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0c8 (spmv_base_L1D_100__econPsmigr2.1.sm_75.ptx:56) @%p2 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L1D_100__econPsmigr2.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (spmv_base_L1D_100__econPsmigr2.1.sm_75.ptx:62) @%p3 bra $L__BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base_L1D_100__econPsmigr2.1.sm_75.ptx:85) not.b32 %r18, %r2;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x170 (spmv_base_L1D_100__econPsmigr2.1.sm_75.ptx:82) @%p4 bra $L__BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base_L1D_100__econPsmigr2.1.sm_75.ptx:85) not.b32 %r18, %r2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x190 (spmv_base_L1D_100__econPsmigr2.1.sm_75.ptx:88) @%p5 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L1D_100__econPsmigr2.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x298 (spmv_base_L1D_100__econPsmigr2.1.sm_75.ptx:124) @%p6 bra $L__BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L1D_100__econPsmigr2.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'.
GPGPU-Sim PTX: pushing kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' to stream 0, gridDim= (13,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
Simulation cycle for kernel 0 is = 10000
Simulation cycle for kernel 0 is = 15000
Simulation cycle for kernel 0 is = 20000
Simulation cycle for kernel 0 is = 25000
Simulation cycle for kernel 0 is = 30000
Simulation cycle for kernel 0 is = 35000
Simulation cycle for kernel 0 is = 40000
Simulation cycle for kernel 0 is = 45000
Simulation cycle for kernel 0 is = 50000
Simulation cycle for kernel 0 is = 55000
Simulation cycle for kernel 0 is = 60000
Simulation cycle for kernel 0 is = 65000
Simulation cycle for kernel 0 is = 70000
Simulation cycle for kernel 0 is = 75000
Simulation cycle for kernel 0 is = 80000
Simulation cycle for kernel 0 is = 85000
Simulation cycle for kernel 0 is = 90000
Simulation cycle for kernel 0 is = 95000
Simulation cycle for kernel 0 is = 100000
Simulation cycle for kernel 0 is = 105000
Simulation cycle for kernel 0 is = 110000
Simulation cycle for kernel 0 is = 115000
Simulation cycle for kernel 0 is = 120000
Simulation cycle for kernel 0 is = 125000
Simulation cycle for kernel 0 is = 130000
Simulation cycle for kernel 0 is = 135000
Simulation cycle for kernel 0 is = 140000
Simulation cycle for kernel 0 is = 145000
Simulation cycle for kernel 0 is = 150000
Simulation cycle for kernel 0 is = 155000
Simulation cycle for kernel 0 is = 160000
Simulation cycle for kernel 0 is = 165000
Simulation cycle for kernel 0 is = 170000
Simulation cycle for kernel 0 is = 175000
Simulation cycle for kernel 0 is = 180000
Simulation cycle for kernel 0 is = 185000
Simulation cycle for kernel 0 is = 190000
Simulation cycle for kernel 0 is = 195000
Simulation cycle for kernel 0 is = 200000
Simulation cycle for kernel 0 is = 205000
Simulation cycle for kernel 0 is = 210000
Simulation cycle for kernel 0 is = 215000
Simulation cycle for kernel 0 is = 220000
Simulation cycle for kernel 0 is = 225000
Simulation cycle for kernel 0 is = 230000
Simulation cycle for kernel 0 is = 235000
Simulation cycle for kernel 0 is = 240000
Simulation cycle for kernel 0 is = 245000
Simulation cycle for kernel 0 is = 250000
Simulation cycle for kernel 0 is = 255000
Simulation cycle for kernel 0 is = 260000
Simulation cycle for kernel 0 is = 265000
Simulation cycle for kernel 0 is = 270000
Simulation cycle for kernel 0 is = 275000
Simulation cycle for kernel 0 is = 280000
Simulation cycle for kernel 0 is = 285000
Simulation cycle for kernel 0 is = 290000
Simulation cycle for kernel 0 is = 295000
Simulation cycle for kernel 0 is = 300000
Simulation cycle for kernel 0 is = 305000
Simulation cycle for kernel 0 is = 310000
Simulation cycle for kernel 0 is = 315000
Simulation cycle for kernel 0 is = 320000
Simulation cycle for kernel 0 is = 325000
Simulation cycle for kernel 0 is = 330000
Simulation cycle for kernel 0 is = 335000
Simulation cycle for kernel 0 is = 340000
Simulation cycle for kernel 0 is = 345000
Simulation cycle for kernel 0 is = 350000
Simulation cycle for kernel 0 is = 355000
Simulation cycle for kernel 0 is = 360000
Simulation cycle for kernel 0 is = 365000
Simulation cycle for kernel 0 is = 370000
Simulation cycle for kernel 0 is = 375000
Simulation cycle for kernel 0 is = 380000
Simulation cycle for kernel 0 is = 385000
Simulation cycle for kernel 0 is = 390000
Simulation cycle for kernel 0 is = 395000
Simulation cycle for kernel 0 is = 400000
Simulation cycle for kernel 0 is = 405000
Simulation cycle for kernel 0 is = 410000
Simulation cycle for kernel 0 is = 415000
Simulation cycle for kernel 0 is = 420000
Simulation cycle for kernel 0 is = 425000
Simulation cycle for kernel 0 is = 430000
Simulation cycle for kernel 0 is = 435000
Simulation cycle for kernel 0 is = 440000
Simulation cycle for kernel 0 is = 445000
Simulation cycle for kernel 0 is = 450000
Simulation cycle for kernel 0 is = 455000
Simulation cycle for kernel 0 is = 460000
Simulation cycle for kernel 0 is = 465000
Simulation cycle for kernel 0 is = 470000
Simulation cycle for kernel 0 is = 475000
Simulation cycle for kernel 0 is = 480000
Simulation cycle for kernel 0 is = 485000
Simulation cycle for kernel 0 is = 490000
Simulation cycle for kernel 0 is = 495000
Simulation cycle for kernel 0 is = 500000
Simulation cycle for kernel 0 is = 505000
Simulation cycle for kernel 0 is = 510000
Simulation cycle for kernel 0 is = 515000
Simulation cycle for kernel 0 is = 520000
Simulation cycle for kernel 0 is = 525000
Simulation cycle for kernel 0 is = 530000
Simulation cycle for kernel 0 is = 535000
Simulation cycle for kernel 0 is = 540000
Simulation cycle for kernel 0 is = 545000
Simulation cycle for kernel 0 is = 550000
Simulation cycle for kernel 0 is = 555000
Simulation cycle for kernel 0 is = 560000
Simulation cycle for kernel 0 is = 565000
Simulation cycle for kernel 0 is = 570000
Simulation cycle for kernel 0 is = 575000
Simulation cycle for kernel 0 is = 580000
Simulation cycle for kernel 0 is = 585000
Simulation cycle for kernel 0 is = 590000
Simulation cycle for kernel 0 is = 595000
Simulation cycle for kernel 0 is = 600000
Simulation cycle for kernel 0 is = 605000
Simulation cycle for kernel 0 is = 610000
Simulation cycle for kernel 0 is = 615000
Simulation cycle for kernel 0 is = 620000
Simulation cycle for kernel 0 is = 625000
Simulation cycle for kernel 0 is = 630000
Simulation cycle for kernel 0 is = 635000
Simulation cycle for kernel 0 is = 640000
Simulation cycle for kernel 0 is = 645000
Simulation cycle for kernel 0 is = 650000
Simulation cycle for kernel 0 is = 655000
Simulation cycle for kernel 0 is = 660000
Simulation cycle for kernel 0 is = 665000
Simulation cycle for kernel 0 is = 670000
Simulation cycle for kernel 0 is = 675000
Simulation cycle for kernel 0 is = 680000
Simulation cycle for kernel 0 is = 685000
Simulation cycle for kernel 0 is = 690000
Simulation cycle for kernel 0 is = 695000
Simulation cycle for kernel 0 is = 700000
Simulation cycle for kernel 0 is = 705000
Simulation cycle for kernel 0 is = 710000
Simulation cycle for kernel 0 is = 715000
Simulation cycle for kernel 0 is = 720000
Simulation cycle for kernel 0 is = 725000
Simulation cycle for kernel 0 is = 730000
Simulation cycle for kernel 0 is = 735000
Simulation cycle for kernel 0 is = 740000
Simulation cycle for kernel 0 is = 745000
Simulation cycle for kernel 0 is = 750000
Simulation cycle for kernel 0 is = 755000
Simulation cycle for kernel 0 is = 760000
Simulation cycle for kernel 0 is = 765000
Simulation cycle for kernel 0 is = 770000
Simulation cycle for kernel 0 is = 775000
Simulation cycle for kernel 0 is = 780000
Simulation cycle for kernel 0 is = 785000
Simulation cycle for kernel 0 is = 790000
Simulation cycle for kernel 0 is = 795000
Simulation cycle for kernel 0 is = 800000
Simulation cycle for kernel 0 is = 805000
Simulation cycle for kernel 0 is = 810000
Simulation cycle for kernel 0 is = 815000
Simulation cycle for kernel 0 is = 820000
Simulation cycle for kernel 0 is = 825000
Simulation cycle for kernel 0 is = 830000
Simulation cycle for kernel 0 is = 835000
Simulation cycle for kernel 0 is = 840000
Simulation cycle for kernel 0 is = 845000
Simulation cycle for kernel 0 is = 850000
Simulation cycle for kernel 0 is = 855000
Simulation cycle for kernel 0 is = 860000
Simulation cycle for kernel 0 is = 865000
Simulation cycle for kernel 0 is = 870000
Simulation cycle for kernel 0 is = 875000
Simulation cycle for kernel 0 is = 880000
Simulation cycle for kernel 0 is = 885000
Simulation cycle for kernel 0 is = 890000
Simulation cycle for kernel 0 is = 895000
Simulation cycle for kernel 0 is = 900000
Simulation cycle for kernel 0 is = 905000
Simulation cycle for kernel 0 is = 910000
Destroy streams for kernel 1: size 0
kernel_name = _Z15spmv_csr_scalariPKmPKiPKfS4_Pf 
kernel_launch_uid = 1 
gpu_sim_cycle = 911255
gpu_sim_insn = 4061509
gpu_ipc =       4.4570
gpu_tot_sim_cycle = 911255
gpu_tot_sim_insn = 4061509
gpu_tot_ipc =       4.4570
gpu_tot_issued_cta = 13
gpu_occupancy = 14.8628% 
gpu_tot_occupancy = 14.8628% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2855
partiton_level_parallism_total  =       0.2855
partiton_level_parallism_util =       2.1332
partiton_level_parallism_util_total  =       2.1332
L2_BW  =      12.4720 GB/Sec
L2_BW_total  =      12.4720 GB/Sec
gpu_total_sim_rate=2138

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 174504, Miss = 25927, Miss_rate = 0.149, Pending_hits = 155, Reservation_fails = 1125
	L1D_cache_core[1]: Access = 166855, Miss = 19613, Miss_rate = 0.118, Pending_hits = 142, Reservation_fails = 646
	L1D_cache_core[2]: Access = 124190, Miss = 21337, Miss_rate = 0.172, Pending_hits = 179, Reservation_fails = 1011
	L1D_cache_core[3]: Access = 90618, Miss = 18376, Miss_rate = 0.203, Pending_hits = 172, Reservation_fails = 1182
	L1D_cache_core[4]: Access = 133103, Miss = 22843, Miss_rate = 0.172, Pending_hits = 246, Reservation_fails = 719
	L1D_cache_core[5]: Access = 104875, Miss = 23897, Miss_rate = 0.228, Pending_hits = 237, Reservation_fails = 3965
	L1D_cache_core[6]: Access = 98203, Miss = 13634, Miss_rate = 0.139, Pending_hits = 162, Reservation_fails = 803
	L1D_cache_core[7]: Access = 135163, Miss = 21430, Miss_rate = 0.159, Pending_hits = 197, Reservation_fails = 873
	L1D_cache_core[8]: Access = 156477, Miss = 34248, Miss_rate = 0.219, Pending_hits = 312, Reservation_fails = 4979
	L1D_cache_core[9]: Access = 106548, Miss = 16301, Miss_rate = 0.153, Pending_hits = 236, Reservation_fails = 1510
	L1D_cache_core[10]: Access = 107419, Miss = 15548, Miss_rate = 0.145, Pending_hits = 203, Reservation_fails = 784
	L1D_cache_core[11]: Access = 127148, Miss = 24023, Miss_rate = 0.189, Pending_hits = 266, Reservation_fails = 3290
	L1D_cache_core[12]: Access = 29418, Miss = 3014, Miss_rate = 0.102, Pending_hits = 42, Reservation_fails = 28
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1554521
	L1D_total_cache_misses = 260191
	L1D_total_cache_miss_rate = 0.1674
	L1D_total_cache_pending_hits = 2549
	L1D_total_cache_reservation_fails = 20915
	L1D_cache_data_port_util = 0.196
	L1D_cache_fill_port_util = 0.039
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1291780
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2549
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 157673
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20915
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 102126
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2549
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1554128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 393

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 20915
ctas_completed 13, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
5968, 5359, 7911, 12783, 2749, 10115, 17916, 9593, 
gpgpu_n_tot_thrd_icount = 21587392
gpgpu_n_tot_w_icount = 674606
gpgpu_n_stall_shd_mem = 533854
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 259799
gpgpu_n_mem_write_global = 393
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1629486
gpgpu_n_store_insn = 3140
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 19968
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 492435
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 41419
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1758	W0_Idle:6531598	W0_Scoreboard:19188318	W1:213986	W2:122873	W3:59259	W4:46646	W5:29949	W6:27653	W7:17935	W8:17278	W9:10903	W10:12372	W11:7827	W12:7503	W13:8189	W14:6355	W15:6417	W16:5835	W17:4562	W18:5199	W19:4814	W20:3614	W21:3642	W22:3867	W23:2599	W24:2969	W25:3185	W26:3189	W27:3024	W28:2819	W29:3525	W30:3712	W31:4913	W32:17993
single_issue_nums: WS0:184625	WS1:170125	WS2:159395	WS3:160461	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2078392 {8:259799,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15720 {40:393,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10391960 {40:259799,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3144 {8:393,}
maxmflatency = 656 
max_icnt2mem_latency = 193 
maxmrqlatency = 228 
max_icnt2sh_latency = 90 
averagemflatency = 278 
avg_icnt2mem_latency = 38 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 3 
mrq_lat_table:80879 	149 	371 	1080 	1326 	533 	230 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	167543 	92428 	221 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	255576 	4289 	327 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	205611 	40637 	11780 	1951 	192 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	30 	876 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        36        11        12         7         4         8         8         8        10         5         7         6         6         8         8 
dram[1]:        36        36        12         8         5        10         8         8        12        12        12        12         6         5         8         8 
dram[2]:        35        35         8         8         9         6         8         8        12        12        11         8         8         8         8         8 
dram[3]:        32        32         8         8         7        11        10        10        11         8         4         5         8         7         8         8 
dram[4]:        33        32         6         4         6        10        12        12         8         8         8        10         7        10        12        13 
dram[5]:        32        32         4         7         4         6        12        12         8         8         9         8         8         8         9         7 
dram[6]:        32        32         6         4         4         5        12        12         7        10         8         8         6         8         9        13 
dram[7]:        32        32         5         7         5         4        12        11         9         6         8         7         5         8        10         9 
dram[8]:        32        32         5         8         7         8        14        16         8         8         7         6         6         7         6         9 
dram[9]:        32        32         8         6         7         8        13         8         7        11         7         7         8         5        12        12 
dram[10]:        32        32         4         6         8         7         8         9        12        10         5         4         7         6        12         8 
dram[11]:        32        32         8         8         4         5        12        12        11         9         8         5         4         6         8         8 
maximum service time to same row:
dram[0]:    175558    181732     82600     76071    175253     16981     66146     63625     51834     45441     48125     49649     35889     41070     51222     53453 
dram[1]:    183112    176934     72659     70015     24435     31688     61150     61380     52959     54342     64186     58292     84713     82545     69180     64421 
dram[2]:    183021    183000     67367     64726     36922     24245     71661     81888     54462     52688     64019     78515     94839     94811     63715     63633 
dram[3]:    182973    182936     44413     43061     24083     39828     90830    136980     54081     92374     78495     78477     94772     90477     71832     82098 
dram[4]:    182908    182890     40388     37738     44031     60890    137237    129562     97166     91734     78432     78379     50407     60880     92320    100620 
dram[5]:     43140     53785     37751     37789     50334     39751    121879    114167     86332     80982     75827     74564     34557     38812    108228    115848 
dram[6]:     53616     34057     37823     35233     34366     41821    106504    103304     75641    104041     74568     70324     34614     36154    123450    129775 
dram[7]:     31923     38835     30573     30113     39006     49221     95714     90629    101341     32772     29039     24957     38092     48611    149297    146061 
dram[8]:     41572     33693     30117     30116     57050     60963     85525     81711     28347     28762     28777     22867     87293     95170    146331    138602 
dram[9]:     32773    111651     29836     31362     61491     64502     59028     68514     38405     43517     44494     41878    100237    102619     64000     61586 
dram[10]:    115192    183356     31382     31398     69477     72593     65900     62759     36353     25884     39251     36614    105722     42776     59099     56592 
dram[11]:    184150    181573     43406     43312     84713     84713     85336     74434     61376     62367     40788     31429     32994     39795     54139     51610 
average row accesses per activate:
dram[0]:  1.463492  1.475728  1.230159  1.231169  1.211957  1.268222  1.253968  1.302548  1.411111  1.419118  1.240997  1.209677  1.221311  1.298507  1.343109  1.315634 
dram[1]:  1.539249  1.464744  1.220253  1.207254  1.220708  1.245810  1.287097  1.268657  1.392226  1.377163  1.254438  1.274096  1.302752  1.335463  1.299094  1.270588 
dram[2]:  1.428152  1.460123  1.236413  1.245856  1.207084  1.226562  1.350318  1.373802  1.400000  1.391791  1.244118  1.244957  1.247126  1.290230  1.318584  1.268293 
dram[3]:  1.453125  1.412791  1.221918  1.223757  1.300292  1.326984  1.381988  1.430000  1.381818  1.340067  1.288288  1.300000  1.286111  1.302260  1.242188  1.314448 
dram[4]:  1.434402  1.457227  1.252055  1.229692  1.310769  1.309816  1.317280  1.340299  1.320635  1.286567  1.344482  1.381119  1.276836  1.315341  1.376176  1.352201 
dram[5]:  1.426866  1.415094  1.197333  1.210959  1.278932  1.249267  1.413462  1.422078  1.307692  1.340557  1.328947  1.261398  1.273239  1.269006  1.389262  1.391304 
dram[6]:  1.435583  1.397059  1.245614  1.243402  1.266476  1.270833  1.453333  1.350158  1.266862  1.312102  1.309734  1.300860  1.272997  1.284404  1.363934  1.412969 
dram[7]:  1.366667  1.486567  1.250000  1.265537  1.238938  1.228495  1.341538  1.301493  1.316770  1.327273  1.247911  1.242938  1.246334  1.240997  1.478571  1.352761 
dram[8]:  1.465875  1.490854  1.272222  1.324859  1.171285  1.189610  1.305136  1.378840  1.257310  1.350649  1.265130  1.257310  1.194301  1.264305  1.413115  1.340361 
dram[9]:  1.422222  1.477987  1.267606  1.294944  1.263852  1.325069  1.321311  1.267081  1.286164  1.320388  1.243478  1.282051  1.243523  1.200000  1.372937  1.405941 
dram[10]:  1.498413  1.516340  1.300000  1.294944  1.333333  1.213568  1.254438  1.291291  1.353896  1.337621  1.302053  1.243698  1.240113  1.256267  1.443662  1.385621 
dram[11]:  1.493421  1.486755  1.284932  1.248021  1.254642  1.288089  1.258160  1.283133  1.310559  1.320513  1.241573  1.260989  1.274788  1.272446  1.320700  1.325581 
average row locality = 84629/64516 = 1.311752
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       461       456       465       474       446       435       395       409       381       386       448       450       447       435       458       446 
dram[1]:       451       457       482       466       448       446       399       425       394       398       424       423       426       418       430       432 
dram[2]:       487       476       455       451       443       471       424       430       378       373       423       432       434       449       447       468 
dram[3]:       465       486       446       443       446       418       445       429       380       398       429       416       463       461       477       464 
dram[4]:       492       494       457       439       426       427       465       449       416       431       402       395       452       463       439       430 
dram[5]:       478       450       449       442       431       426       441       438       425       433       404       415       452       434       414       416 
dram[6]:       468       475       426       424       442       427       436       428       432       412       444       454       429       420       416       414 
dram[7]:       492       498       435       448       420       457       436       436       424       438       448       440       425       448       414       441 
dram[8]:       494       489       458       469       465       458       432       404       430       416       439       430       461       464       431       445 
dram[9]:       512       470       450       461       479       481       403       408       409       408       429       450       480       444       416       426 
dram[10]:       470       464       455       461       456       483       424       430       417       416       444       444       439       451       410       424 
dram[11]:       454       449       469       473       473       465       424       426       422       412       442       459       450       411       453       456 
total dram reads = 84627
bank skew: 512/373 = 1.37
chip skew: 7185/6919 = 1.04
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 5
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1126      1141       726       776       882       853       952       855       934       898       817       856       842       852       753       727
dram[1]:       1272      1100       768       773       859       816       932       761       854       795       822       787       876       868       824       805
dram[2]:       1203      1171       775       843       894       799       810       767       911       946       815       831       847       852       768       709
dram[3]:       1219      1061       806       814       782       832       812       797       916       813       814       807       837       788       732       691
dram[4]:       1083      1095       757       858       885       960       793       723       857       849       869       935       810       769       809       815
dram[5]:       1258      1208       761       733       855       823       759       698       825       757       850       783       801       866       825       763
dram[6]:       1110      1135       831       863       862       811       827       826       798       823       724       777       895       868       872       782
dram[7]:       1196      1110       823       758       881       814       771       731       839       755       775       744       829       790       874       762
dram[8]:       1122      1098       666       707       804       756       828       855       780       779       782       844       792       745       906       802
dram[9]:       1153      1137       769       712       741       752       965       818       911       816       841       750       776       823       833       759
dram[10]:       1132      1148       756       827       787       763       851       759       831       808       736       817       870       817       939       880
dram[11]:       1277      1096       734       666       845       830       828       737       884       801       843       775       797       854       856       723
maximum mf latency per bank:
dram[0]:        570       587       474       551       550       556       504       424       438       520       635       594       532       597       643       486
dram[1]:        472       546       468       533       586       500       472       448       428       485       490       553       438       480       512       492
dram[2]:        513       510       642       578       654       656       650       548       536       512       516       567       547       584       637       630
dram[3]:        574       531       547       465       522       572       480       606       573       490       538       509       619       468       502       471
dram[4]:        508       477       505       409       588       481       497       593       460       482       476       564       453       527       506       572
dram[5]:        493       549       424       557       527       459       473       411       448       478       498       505       518       616       562       516
dram[6]:        484       541       593       598       613       446       521       388       506       394       418       544       430       502       529       455
dram[7]:        546       480       471       508       504       490       561       498       514       492       566       443       566       432       616       467
dram[8]:        496       567       535       442       548       486       506       392       409       508       453       572       540       541       590       550
dram[9]:        601       645       474       510       522       497       542       572       489       503       571       572       424       477       456       591
dram[10]:        582       484       606       630       590       594       420       460       540       475       496       476       413       522       516       610
dram[11]:        498       571       496       506       448       594       526       428       435       468       511       557       428       444       420       469

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2336883 n_nop=2319177 n_act=5387 n_pre=5371 n_ref_event=4572360550251980812 n_req=6992 n_rd=6992 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01197
n_activity=431035 dram_eff=0.06489
bk0: 461a 2320449i bk1: 456a 2320704i bk2: 465a 2317571i bk3: 474a 2317022i bk4: 446a 2317837i bk5: 435a 2319225i bk6: 395a 2320808i bk7: 409a 2320751i bk8: 381a 2323296i bk9: 386a 2322978i bk10: 448a 2318610i bk11: 450a 2317921i bk12: 447a 2318306i bk13: 435a 2319856i bk14: 458a 2319332i bk15: 446a 2319578i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.230120
Row_Buffer_Locality_read = 0.230120
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.192588
Bank_Level_Parallism_Col = 1.679586
Bank_Level_Parallism_Ready = 1.003132
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.054798 

BW Util details:
bwutil = 0.011968 
total_CMD = 2336883 
util_bw = 27968 
Wasted_Col = 117700 
Wasted_Row = 102290 
Idle = 2088925 

BW Util Bottlenecks: 
RCDc_limit = 124513 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 726 
rwq = 0 
CCDLc_limit_alone = 726 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2336883 
n_nop = 2319177 
Read = 6992 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5387 
n_pre = 5371 
n_ref = 4572360550251980812 
n_req = 6992 
total_req = 6992 

Dual Bus Interface Util: 
issued_total_row = 10758 
issued_total_col = 6992 
Row_Bus_Util =  0.004604 
CoL_Bus_Util = 0.002992 
Either_Row_CoL_Bus_Util = 0.007577 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.002485 
queue_avg = 0.008941 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0089414
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2336883 n_nop=2319396 n_act=5314 n_pre=5298 n_ref_event=0 n_req=6919 n_rd=6919 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01184
n_activity=427676 dram_eff=0.06471
bk0: 451a 2321918i bk1: 457a 2320743i bk2: 482a 2316987i bk3: 466a 2317075i bk4: 448a 2318011i bk5: 446a 2318368i bk6: 399a 2321076i bk7: 425a 2319664i bk8: 394a 2322550i bk9: 398a 2322249i bk10: 424a 2319807i bk11: 423a 2320132i bk12: 426a 2320376i bk13: 418a 2321042i bk14: 430a 2320136i bk15: 432a 2319815i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.232693
Row_Buffer_Locality_read = 0.232693
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.183504
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.001871
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.011843 
total_CMD = 2336883 
util_bw = 27676 
Wasted_Col = 115904 
Wasted_Row = 101253 
Idle = 2092050 

BW Util Bottlenecks: 
RCDc_limit = 122803 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 732 
rwq = 0 
CCDLc_limit_alone = 732 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2336883 
n_nop = 2319396 
Read = 6919 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5314 
n_pre = 5298 
n_ref = 0 
n_req = 6919 
total_req = 6919 

Dual Bus Interface Util: 
issued_total_row = 10612 
issued_total_col = 6919 
Row_Bus_Util =  0.004541 
CoL_Bus_Util = 0.002961 
Either_Row_CoL_Bus_Util = 0.007483 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.002516 
queue_avg = 0.006656 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.00665587
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2336883 n_nop=2319109 n_act=5410 n_pre=5394 n_ref_event=0 n_req=7041 n_rd=7041 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01205
n_activity=432440 dram_eff=0.06513
bk0: 487a 2319056i bk1: 476a 2320008i bk2: 455a 2318001i bk3: 451a 2318149i bk4: 443a 2317731i bk5: 471a 2316872i bk6: 424a 2320362i bk7: 430a 2320560i bk8: 378a 2322949i bk9: 373a 2323168i bk10: 423a 2319945i bk11: 432a 2319296i bk12: 434a 2319066i bk13: 449a 2318848i bk14: 447a 2319417i bk15: 468a 2317753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.232495
Row_Buffer_Locality_read = 0.232495
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.207207
Bank_Level_Parallism_Col = 1.072542
Bank_Level_Parallism_Ready = 1.002260
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.059995 

BW Util details:
bwutil = 0.012052 
total_CMD = 2336883 
util_bw = 28164 
Wasted_Col = 117494 
Wasted_Row = 102203 
Idle = 2089022 

BW Util Bottlenecks: 
RCDc_limit = 124625 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 770 
rwq = 0 
CCDLc_limit_alone = 770 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2336883 
n_nop = 2319109 
Read = 7041 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5410 
n_pre = 5394 
n_ref = 0 
n_req = 7041 
total_req = 7041 

Dual Bus Interface Util: 
issued_total_row = 10804 
issued_total_col = 7041 
Row_Bus_Util =  0.004623 
CoL_Bus_Util = 0.003013 
Either_Row_CoL_Bus_Util = 0.007606 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.003995 
queue_avg = 0.009669 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.00966886
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2336883 n_nop=2319175 n_act=5354 n_pre=5338 n_ref_event=0 n_req=7066 n_rd=7066 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01209
n_activity=434075 dram_eff=0.06511
bk0: 465a 2320354i bk1: 486a 2318887i bk2: 446a 2318264i bk3: 443a 2318124i bk4: 446a 2318902i bk5: 418a 2320515i bk6: 445a 2320464i bk7: 429a 2321306i bk8: 380a 2322759i bk9: 398a 2322003i bk10: 429a 2319979i bk11: 416a 2320784i bk12: 463a 2318377i bk13: 461a 2318838i bk14: 477a 2317422i bk15: 464a 2318789i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.243278
Row_Buffer_Locality_read = 0.243278
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.184951
Bank_Level_Parallism_Col = 1.065955
Bank_Level_Parallism_Ready = 1.001408
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.053769 

BW Util details:
bwutil = 0.012095 
total_CMD = 2336883 
util_bw = 28264 
Wasted_Col = 117421 
Wasted_Row = 102786 
Idle = 2088412 

BW Util Bottlenecks: 
RCDc_limit = 123934 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 858 
rwq = 0 
CCDLc_limit_alone = 858 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2336883 
n_nop = 2319175 
Read = 7066 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5354 
n_pre = 5338 
n_ref = 0 
n_req = 7066 
total_req = 7066 

Dual Bus Interface Util: 
issued_total_row = 10692 
issued_total_col = 7066 
Row_Bus_Util =  0.004575 
CoL_Bus_Util = 0.003024 
Either_Row_CoL_Bus_Util = 0.007578 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.002824 
queue_avg = 0.009024 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.00902399
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2336883 n_nop=2319231 n_act=5324 n_pre=5308 n_ref_event=0 n_req=7077 n_rd=7077 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01211
n_activity=426414 dram_eff=0.06639
bk0: 492a 2319093i bk1: 494a 2319564i bk2: 457a 2318312i bk3: 439a 2318796i bk4: 426a 2320251i bk5: 427a 2320159i bk6: 465a 2318878i bk7: 449a 2319735i bk8: 416a 2320642i bk9: 431a 2319796i bk10: 402a 2321345i bk11: 395a 2322306i bk12: 452a 2319003i bk13: 463a 2318971i bk14: 439a 2320551i bk15: 430a 2320541i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.248128
Row_Buffer_Locality_read = 0.248128
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.195549
Bank_Level_Parallism_Col = 1.074515
Bank_Level_Parallism_Ready = 1.005625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.062383 

BW Util details:
bwutil = 0.012114 
total_CMD = 2336883 
util_bw = 28308 
Wasted_Col = 115610 
Wasted_Row = 100463 
Idle = 2092502 

BW Util Bottlenecks: 
RCDc_limit = 122529 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 784 
rwq = 0 
CCDLc_limit_alone = 784 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2336883 
n_nop = 2319231 
Read = 7077 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5324 
n_pre = 5308 
n_ref = 0 
n_req = 7077 
total_req = 7077 

Dual Bus Interface Util: 
issued_total_row = 10632 
issued_total_col = 7077 
Row_Bus_Util =  0.004550 
CoL_Bus_Util = 0.003028 
Either_Row_CoL_Bus_Util = 0.007554 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.003229 
queue_avg = 0.008847 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.00884683
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2336883 n_nop=2319456 n_act=5272 n_pre=5256 n_ref_event=0 n_req=6948 n_rd=6948 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01189
n_activity=422942 dram_eff=0.06571
bk0: 478a 2319576i bk1: 450a 2320410i bk2: 449a 2318040i bk3: 442a 2318171i bk4: 431a 2319252i bk5: 426a 2319401i bk6: 441a 2320854i bk7: 438a 2321329i bk8: 425a 2320423i bk9: 433a 2320658i bk10: 404a 2321408i bk11: 415a 2320343i bk12: 452a 2319049i bk13: 434a 2319239i bk14: 414a 2321759i bk15: 416a 2322014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.242084
Row_Buffer_Locality_read = 0.242084
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.187092
Bank_Level_Parallism_Col = 1.071675
Bank_Level_Parallism_Ready = 1.004154
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.058353 

BW Util details:
bwutil = 0.011893 
total_CMD = 2336883 
util_bw = 27792 
Wasted_Col = 114668 
Wasted_Row = 100137 
Idle = 2094286 

BW Util Bottlenecks: 
RCDc_limit = 121713 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 716 
rwq = 0 
CCDLc_limit_alone = 716 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2336883 
n_nop = 2319456 
Read = 6948 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5272 
n_pre = 5256 
n_ref = 0 
n_req = 6948 
total_req = 6948 

Dual Bus Interface Util: 
issued_total_row = 10528 
issued_total_col = 6948 
Row_Bus_Util =  0.004505 
CoL_Bus_Util = 0.002973 
Either_Row_CoL_Bus_Util = 0.007457 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.002812 
queue_avg = 0.006913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.00691305
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2336883 n_nop=2319485 n_act=5261 n_pre=5245 n_ref_event=0 n_req=6947 n_rd=6947 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01189
n_activity=425471 dram_eff=0.06531
bk0: 468a 2320021i bk1: 475a 2319200i bk2: 426a 2319321i bk3: 424a 2319500i bk4: 442a 2318847i bk5: 427a 2319829i bk6: 436a 2321501i bk7: 428a 2321008i bk8: 432a 2319520i bk9: 412a 2321064i bk10: 444a 2319833i bk11: 454a 2319246i bk12: 429a 2319965i bk13: 420a 2320215i bk14: 416a 2321231i bk15: 414a 2321976i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.243414
Row_Buffer_Locality_read = 0.243414
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.184476
Bank_Level_Parallism_Col = 1.068115
Bank_Level_Parallism_Ready = 1.001003
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.054980 

BW Util details:
bwutil = 0.011891 
total_CMD = 2336883 
util_bw = 27788 
Wasted_Col = 114816 
Wasted_Row = 100231 
Idle = 2094048 

BW Util Bottlenecks: 
RCDc_limit = 121604 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 743 
rwq = 0 
CCDLc_limit_alone = 743 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2336883 
n_nop = 2319485 
Read = 6947 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5261 
n_pre = 5245 
n_ref = 0 
n_req = 6947 
total_req = 6947 

Dual Bus Interface Util: 
issued_total_row = 10506 
issued_total_col = 6947 
Row_Bus_Util =  0.004496 
CoL_Bus_Util = 0.002973 
Either_Row_CoL_Bus_Util = 0.007445 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.003161 
queue_avg = 0.007442 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.00744239
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2336883 n_nop=2318957 n_act=5446 n_pre=5430 n_ref_event=0 n_req=7100 n_rd=7100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01215
n_activity=427725 dram_eff=0.0664
bk0: 492a 2318309i bk1: 498a 2319471i bk2: 435a 2319378i bk3: 448a 2318840i bk4: 420a 2319362i bk5: 457a 2317868i bk6: 436a 2320212i bk7: 436a 2319609i bk8: 424a 2320536i bk9: 438a 2320206i bk10: 448a 2318326i bk11: 440a 2319284i bk12: 425a 2319206i bk13: 448a 2318366i bk14: 414a 2322325i bk15: 441a 2320368i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.233662
Row_Buffer_Locality_read = 0.233662
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200243
Bank_Level_Parallism_Col = 1.073115
Bank_Level_Parallism_Ready = 1.002101
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.058722 

BW Util details:
bwutil = 0.012153 
total_CMD = 2336883 
util_bw = 28400 
Wasted_Col = 118143 
Wasted_Row = 102071 
Idle = 2088269 

BW Util Bottlenecks: 
RCDc_limit = 125501 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 845 
rwq = 0 
CCDLc_limit_alone = 845 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2336883 
n_nop = 2318957 
Read = 7100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5446 
n_pre = 5430 
n_ref = 0 
n_req = 7100 
total_req = 7100 

Dual Bus Interface Util: 
issued_total_row = 10876 
issued_total_col = 7100 
Row_Bus_Util =  0.004654 
CoL_Bus_Util = 0.003038 
Either_Row_CoL_Bus_Util = 0.007671 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.002789 
queue_avg = 0.007994 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.00799441
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2336883 n_nop=2318725 n_act=5519 n_pre=5503 n_ref_event=0 n_req=7185 n_rd=7185 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0123
n_activity=435176 dram_eff=0.06604
bk0: 494a 2319527i bk1: 489a 2319625i bk2: 458a 2318621i bk3: 469a 2318697i bk4: 465a 2316511i bk5: 458a 2317255i bk6: 432a 2319680i bk7: 404a 2322175i bk8: 430a 2319839i bk9: 416a 2320964i bk10: 439a 2319364i bk11: 430a 2319481i bk12: 461a 2317089i bk13: 464a 2317965i bk14: 431a 2321145i bk15: 445a 2319985i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.232568
Row_Buffer_Locality_read = 0.232568
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.198352
Bank_Level_Parallism_Col = 1.073004
Bank_Level_Parallism_Ready = 1.003603
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.059584 

BW Util details:
bwutil = 0.012298 
total_CMD = 2336883 
util_bw = 28740 
Wasted_Col = 119911 
Wasted_Row = 103743 
Idle = 2084489 

BW Util Bottlenecks: 
RCDc_limit = 127275 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 799 
rwq = 0 
CCDLc_limit_alone = 799 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2336883 
n_nop = 2318725 
Read = 7185 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5519 
n_pre = 5503 
n_ref = 0 
n_req = 7185 
total_req = 7185 

Dual Bus Interface Util: 
issued_total_row = 11022 
issued_total_col = 7185 
Row_Bus_Util =  0.004717 
CoL_Bus_Util = 0.003075 
Either_Row_CoL_Bus_Util = 0.007770 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.002699 
queue_avg = 0.008272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.0082717
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2336883 n_nop=2318930 n_act=5448 n_pre=5432 n_ref_event=0 n_req=7126 n_rd=7126 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0122
n_activity=430292 dram_eff=0.06624
bk0: 512a 2318169i bk1: 470a 2320080i bk2: 450a 2318959i bk3: 461a 2318834i bk4: 479a 2317093i bk5: 481a 2318137i bk6: 403a 2320902i bk7: 408a 2320270i bk8: 409a 2320854i bk9: 408a 2321290i bk10: 429a 2319333i bk11: 450a 2318951i bk12: 480a 2317490i bk13: 444a 2318142i bk14: 416a 2321507i bk15: 426a 2321191i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.236177
Row_Buffer_Locality_read = 0.236177
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.203268
Bank_Level_Parallism_Col = 1.075638
Bank_Level_Parallism_Ready = 1.007392
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.060795 

BW Util details:
bwutil = 0.012197 
total_CMD = 2336883 
util_bw = 28504 
Wasted_Col = 118198 
Wasted_Row = 101736 
Idle = 2088445 

BW Util Bottlenecks: 
RCDc_limit = 125270 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 850 
rwq = 0 
CCDLc_limit_alone = 850 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2336883 
n_nop = 2318930 
Read = 7126 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5448 
n_pre = 5432 
n_ref = 0 
n_req = 7126 
total_req = 7126 

Dual Bus Interface Util: 
issued_total_row = 10880 
issued_total_col = 7126 
Row_Bus_Util =  0.004656 
CoL_Bus_Util = 0.003049 
Either_Row_CoL_Bus_Util = 0.007682 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.002952 
queue_avg = 0.010691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.0106912
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2336883 n_nop=2319138 n_act=5363 n_pre=5347 n_ref_event=0 n_req=7090 n_rd=7088 n_rd_L2_A=0 n_write=0 n_wr_bk=5 bw_util=0.01214
n_activity=428566 dram_eff=0.0662
bk0: 470a 2320390i bk1: 464a 2321142i bk2: 455a 2318718i bk3: 461a 2318370i bk4: 456a 2319356i bk5: 483a 2316626i bk6: 424a 2319750i bk7: 430a 2319788i bk8: 417a 2321080i bk9: 416a 2321024i bk10: 444a 2319514i bk11: 444a 2318582i bk12: 439a 2319133i bk13: 451a 2318696i bk14: 410a 2322254i bk15: 424a 2320975i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.244288
Row_Buffer_Locality_read = 0.244357
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.194611
Bank_Level_Parallism_Col = 1.070567
Bank_Level_Parallism_Ready = 1.004350
write_to_read_ratio_blp_rw_average = 0.000413
GrpLevelPara = 1.057303 

BW Util details:
bwutil = 0.012141 
total_CMD = 2336883 
util_bw = 28372 
Wasted_Col = 117032 
Wasted_Row = 101298 
Idle = 2090181 

BW Util Bottlenecks: 
RCDc_limit = 123593 
RCDWRc_limit = 27 
WTRc_limit = 18 
RTWc_limit = 18 
CCDLc_limit = 777 
rwq = 0 
CCDLc_limit_alone = 775 
WTRc_limit_alone = 18 
RTWc_limit_alone = 16 

Commands details: 
total_CMD = 2336883 
n_nop = 2319138 
Read = 7088 
Write = 0 
L2_Alloc = 0 
L2_WB = 5 
n_act = 5363 
n_pre = 5347 
n_ref = 0 
n_req = 7090 
total_req = 7093 

Dual Bus Interface Util: 
issued_total_row = 10710 
issued_total_col = 7093 
Row_Bus_Util =  0.004583 
CoL_Bus_Util = 0.003035 
Either_Row_CoL_Bus_Util = 0.007593 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.003269 
queue_avg = 0.010574 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.0105743
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2336883 n_nop=2318858 n_act=5478 n_pre=5462 n_ref_event=0 n_req=7138 n_rd=7138 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01222
n_activity=431380 dram_eff=0.06619
bk0: 454a 2320924i bk1: 449a 2320876i bk2: 469a 2318311i bk3: 473a 2317659i bk4: 473a 2317399i bk5: 465a 2318151i bk6: 424a 2319491i bk7: 426a 2320043i bk8: 422a 2320639i bk9: 412a 2321121i bk10: 442a 2318641i bk11: 459a 2318331i bk12: 450a 2319121i bk13: 411a 2320709i bk14: 453a 2319428i bk15: 456a 2319323i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.233119
Row_Buffer_Locality_read = 0.233119
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.198086
Bank_Level_Parallism_Col = 1.074037
Bank_Level_Parallism_Ready = 1.004317
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.058846 

BW Util details:
bwutil = 0.012218 
total_CMD = 2336883 
util_bw = 28552 
Wasted_Col = 118912 
Wasted_Row = 102844 
Idle = 2086575 

BW Util Bottlenecks: 
RCDc_limit = 126179 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 775 
rwq = 0 
CCDLc_limit_alone = 775 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2336883 
n_nop = 2318858 
Read = 7138 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5478 
n_pre = 5462 
n_ref = 0 
n_req = 7138 
total_req = 7138 

Dual Bus Interface Util: 
issued_total_row = 10940 
issued_total_col = 7138 
Row_Bus_Util =  0.004681 
CoL_Bus_Util = 0.003054 
Either_Row_CoL_Bus_Util = 0.007713 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.002940 
queue_avg = 0.008472 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.0084724

========= L2 cache stats =========
L2_cache_bank[0]: Access = 11035, Miss = 3517, Miss_rate = 0.319, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[1]: Access = 10903, Miss = 3503, Miss_rate = 0.321, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 11252, Miss = 3470, Miss_rate = 0.308, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 10409, Miss = 3477, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 11096, Miss = 3507, Miss_rate = 0.316, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 11021, Miss = 3566, Miss_rate = 0.324, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 11035, Miss = 3563, Miss_rate = 0.323, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 10392, Miss = 3531, Miss_rate = 0.340, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 10959, Miss = 3561, Miss_rate = 0.325, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 11149, Miss = 3540, Miss_rate = 0.318, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 10985, Miss = 3506, Miss_rate = 0.319, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 10271, Miss = 3470, Miss_rate = 0.338, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 10901, Miss = 3509, Miss_rate = 0.322, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 10738, Miss = 3466, Miss_rate = 0.323, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 11074, Miss = 3510, Miss_rate = 0.317, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 10446, Miss = 3618, Miss_rate = 0.346, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 10812, Miss = 3626, Miss_rate = 0.335, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 10523, Miss = 3591, Miss_rate = 0.341, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 11282, Miss = 3598, Miss_rate = 0.319, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 10412, Miss = 3564, Miss_rate = 0.342, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 10936, Miss = 3523, Miss_rate = 0.322, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 10920, Miss = 3577, Miss_rate = 0.328, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 11421, Miss = 3591, Miss_rate = 0.314, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 10220, Miss = 3559, Miss_rate = 0.348, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 260192
L2_total_cache_misses = 84943
L2_total_cache_miss_rate = 0.3265
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 175160
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 21597
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 63030
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 12
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 77
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 79
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 237
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 259799
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 393
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=260192
icnt_total_pkts_simt_to_mem=260192
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 260192
Req_Network_cycles = 911255
Req_Network_injected_packets_per_cycle =       0.2855 
Req_Network_conflicts_per_cycle =       0.0181
Req_Network_conflicts_per_cycle_util =       0.1352
Req_Bank_Level_Parallism =       2.1332
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0039
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0119

Reply_Network_injected_packets_num = 260192
Reply_Network_cycles = 911255
Reply_Network_injected_packets_per_cycle =        0.2855
Reply_Network_conflicts_per_cycle =        0.1426
Reply_Network_conflicts_per_cycle_util =       1.0714
Reply_Bank_Level_Parallism =       2.1448
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0132
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0095
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 31 min, 39 sec (1899 sec)
gpgpu_simulation_rate = 2138 (inst/sec)
gpgpu_simulation_rate = 479 (cycle/sec)
gpgpu_silicon_slowdown = 2849686x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	runtime [cuda_base] = 1897721.7500 ms (  0.00 GFLOP/s   0.0 GB/s) [L2 error 0.042967]
Verifying...
	runtime [serial] = 8.058000 ms.
Total element = 3140, || elements whose err <= %0.1 = 0 || elements whose 0.1 < err  <= %1 = 0 || elements whose %1 < err <= %5 = 0 || elements whose %5 < err <= %10 = 0 || elements whose %10 < err = 327 || total err Element = 327
	[max error  0.989618, and ]
POSSIBLE FAILURE
GPGPU-Sim: *** exit detected ***
