Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Wed Jan 04 17:03:03 2017
| Host         : DESKTOP-4JNUKIU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file povDisplay_timing_summary_routed.rpt -rpx povDisplay_timing_summary_routed.rpx
| Design       : povDisplay
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.15 2016-08-17
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.936     -789.152                     99                  460        0.143        0.000                      0                  460        4.500        0.000                       0                   252  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -8.936     -789.152                     99                  460        0.143        0.000                      0                  460        4.500        0.000                       0                   252  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           99  Failing Endpoints,  Worst Slack       -8.936ns,  Total Violation     -789.152ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.936ns  (required time - arrival time)
  Source:                 clkCount3_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colourPos_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.321ns  (logic 8.649ns (47.208%)  route 9.672ns (52.792%))
  Logic Levels:           35  (CARRY4=20 LUT2=1 LUT3=2 LUT4=5 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X51Y62         FDRE                                         r  clkCount3_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  clkCount3_reg[23]/Q
                         net (fo=2, routed)           0.512     6.044    clkCount3_reg[23]
    SLICE_X51Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.168 r  rotationTime[21]_i_9/O
                         net (fo=1, routed)           0.289     6.457    rotationTime[21]_i_9_n_0
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124     6.581 r  rotationTime[21]_i_7/O
                         net (fo=1, routed)           0.151     6.733    rotationTime[21]_i_7_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I5_O)        0.124     6.857 r  rotationTime[21]_i_4/O
                         net (fo=1, routed)           0.154     7.011    rotationTime[21]_i_4_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I1_O)        0.124     7.135 r  rotationTime[21]_i_2/O
                         net (fo=157, routed)         0.887     8.022    firstRead0
    SLICE_X48Y58         LUT4 (Prop_lut4_I0_O)        0.124     8.146 r  clkCount2[0]_i_621/O
                         net (fo=1, routed)           0.000     8.146    clkCount2[0]_i_621_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.696 r  clkCount2_reg[0]_i_600/CO[3]
                         net (fo=1, routed)           0.000     8.696    clkCount2_reg[0]_i_600_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.810 r  clkCount2_reg[0]_i_575/CO[3]
                         net (fo=1, routed)           0.000     8.810    clkCount2_reg[0]_i_575_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.049 r  clkCount2_reg[0]_i_539/O[2]
                         net (fo=3, routed)           0.564     9.614    clkCount2_reg[0]_i_539_n_5
    SLICE_X49Y61         LUT3 (Prop_lut3_I2_O)        0.302     9.916 r  clkCount2[0]_i_520/O
                         net (fo=1, routed)           0.702    10.618    clkCount2[0]_i_520_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.138 r  clkCount2_reg[0]_i_467/CO[3]
                         net (fo=1, routed)           0.000    11.138    clkCount2_reg[0]_i_467_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.255 r  clkCount2_reg[0]_i_425/CO[3]
                         net (fo=1, routed)           0.000    11.255    clkCount2_reg[0]_i_425_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.372 r  clkCount2_reg[0]_i_342/CO[3]
                         net (fo=1, routed)           0.000    11.372    clkCount2_reg[0]_i_342_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.591 r  clkCount2_reg[0]_i_330/O[0]
                         net (fo=3, routed)           0.420    12.011    clkCount2_reg[0]_i_330_n_7
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.295    12.306 r  clkCount2[0]_i_275/O
                         net (fo=1, routed)           0.632    12.938    clkCount2[0]_i_275_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.445 r  clkCount2_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    13.445    clkCount2_reg[0]_i_180_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.779 r  clkCount2_reg[0]_i_176/O[1]
                         net (fo=6, routed)           0.688    14.467    clkCount2_reg[0]_i_176_n_6
    SLICE_X44Y68         LUT2 (Prop_lut2_I1_O)        0.303    14.770 r  clkCount2[0]_i_496/O
                         net (fo=1, routed)           0.000    14.770    clkCount2[0]_i_496_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.320 r  clkCount2_reg[0]_i_446/CO[3]
                         net (fo=1, routed)           0.000    15.320    clkCount2_reg[0]_i_446_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.434 r  clkCount2_reg[0]_i_386/CO[3]
                         net (fo=1, routed)           0.000    15.434    clkCount2_reg[0]_i_386_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.548 r  clkCount2_reg[0]_i_316/CO[3]
                         net (fo=1, routed)           0.000    15.548    clkCount2_reg[0]_i_316_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.882 r  clkCount2_reg[0]_i_240/O[1]
                         net (fo=3, routed)           0.596    16.478    clkCount2_reg[0]_i_240_n_6
    SLICE_X40Y70         LUT4 (Prop_lut4_I3_O)        0.303    16.781 r  clkCount2[0]_i_247/O
                         net (fo=1, routed)           0.324    17.104    clkCount2[0]_i_247_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.630 r  clkCount2_reg[0]_i_167/CO[3]
                         net (fo=1, routed)           0.000    17.630    clkCount2_reg[0]_i_167_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.744 r  clkCount2_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000    17.744    clkCount2_reg[0]_i_98_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.972 r  clkCount2_reg[0]_i_47/CO[2]
                         net (fo=43, routed)          0.754    18.727    clkCount2_reg[0]_i_47_n_1
    SLICE_X36Y73         LUT4 (Prop_lut4_I1_O)        0.313    19.040 f  clkCount2[0]_i_175/O
                         net (fo=1, routed)           0.404    19.444    clkCount21[4]
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.124    19.568 r  clkCount2[0]_i_103/O
                         net (fo=1, routed)           0.477    20.045    clkCount2[0]_i_103_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.443 r  clkCount2_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.443    clkCount2_reg[0]_i_49_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.557 r  clkCount2_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.009    20.566    clkCount2_reg[0]_i_27_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.680 r  clkCount2_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.680    clkCount2_reg[0]_i_13_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.794 r  clkCount2_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.635    21.429    clkCount2_reg[0]_i_3_n_0
    SLICE_X44Y76         LUT4 (Prop_lut4_I2_O)        0.124    21.553 f  colourPos[0]_i_48/O
                         net (fo=1, routed)           0.280    21.832    colourPos[0]_i_48_n_0
    SLICE_X44Y76         LUT5 (Prop_lut5_I4_O)        0.124    21.956 f  colourPos[0]_i_18/O
                         net (fo=1, routed)           0.162    22.118    colourPos[0]_i_18_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I5_O)        0.124    22.242 f  colourPos[0]_i_4/O
                         net (fo=1, routed)           0.295    22.537    colourPos[0]_i_4_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I4_O)        0.124    22.661 r  colourPos[0]_i_1/O
                         net (fo=32, routed)          0.736    23.397    colourPos[0]_i_1_n_0
    SLICE_X42Y73         FDRE                                         r  colourPos_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.422    14.763    clk_IBUF_BUFG
    SLICE_X42Y73         FDRE                                         r  colourPos_reg[12]/C
                         clock pessimism              0.258    15.021    
                         clock uncertainty           -0.035    14.986    
    SLICE_X42Y73         FDRE (Setup_fdre_C_R)       -0.524    14.462    colourPos_reg[12]
  -------------------------------------------------------------------
                         required time                         14.462    
                         arrival time                         -23.397    
  -------------------------------------------------------------------
                         slack                                 -8.936    

Slack (VIOLATED) :        -8.936ns  (required time - arrival time)
  Source:                 clkCount3_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colourPos_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.321ns  (logic 8.649ns (47.208%)  route 9.672ns (52.792%))
  Logic Levels:           35  (CARRY4=20 LUT2=1 LUT3=2 LUT4=5 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X51Y62         FDRE                                         r  clkCount3_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  clkCount3_reg[23]/Q
                         net (fo=2, routed)           0.512     6.044    clkCount3_reg[23]
    SLICE_X51Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.168 r  rotationTime[21]_i_9/O
                         net (fo=1, routed)           0.289     6.457    rotationTime[21]_i_9_n_0
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124     6.581 r  rotationTime[21]_i_7/O
                         net (fo=1, routed)           0.151     6.733    rotationTime[21]_i_7_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I5_O)        0.124     6.857 r  rotationTime[21]_i_4/O
                         net (fo=1, routed)           0.154     7.011    rotationTime[21]_i_4_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I1_O)        0.124     7.135 r  rotationTime[21]_i_2/O
                         net (fo=157, routed)         0.887     8.022    firstRead0
    SLICE_X48Y58         LUT4 (Prop_lut4_I0_O)        0.124     8.146 r  clkCount2[0]_i_621/O
                         net (fo=1, routed)           0.000     8.146    clkCount2[0]_i_621_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.696 r  clkCount2_reg[0]_i_600/CO[3]
                         net (fo=1, routed)           0.000     8.696    clkCount2_reg[0]_i_600_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.810 r  clkCount2_reg[0]_i_575/CO[3]
                         net (fo=1, routed)           0.000     8.810    clkCount2_reg[0]_i_575_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.049 r  clkCount2_reg[0]_i_539/O[2]
                         net (fo=3, routed)           0.564     9.614    clkCount2_reg[0]_i_539_n_5
    SLICE_X49Y61         LUT3 (Prop_lut3_I2_O)        0.302     9.916 r  clkCount2[0]_i_520/O
                         net (fo=1, routed)           0.702    10.618    clkCount2[0]_i_520_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.138 r  clkCount2_reg[0]_i_467/CO[3]
                         net (fo=1, routed)           0.000    11.138    clkCount2_reg[0]_i_467_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.255 r  clkCount2_reg[0]_i_425/CO[3]
                         net (fo=1, routed)           0.000    11.255    clkCount2_reg[0]_i_425_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.372 r  clkCount2_reg[0]_i_342/CO[3]
                         net (fo=1, routed)           0.000    11.372    clkCount2_reg[0]_i_342_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.591 r  clkCount2_reg[0]_i_330/O[0]
                         net (fo=3, routed)           0.420    12.011    clkCount2_reg[0]_i_330_n_7
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.295    12.306 r  clkCount2[0]_i_275/O
                         net (fo=1, routed)           0.632    12.938    clkCount2[0]_i_275_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.445 r  clkCount2_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    13.445    clkCount2_reg[0]_i_180_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.779 r  clkCount2_reg[0]_i_176/O[1]
                         net (fo=6, routed)           0.688    14.467    clkCount2_reg[0]_i_176_n_6
    SLICE_X44Y68         LUT2 (Prop_lut2_I1_O)        0.303    14.770 r  clkCount2[0]_i_496/O
                         net (fo=1, routed)           0.000    14.770    clkCount2[0]_i_496_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.320 r  clkCount2_reg[0]_i_446/CO[3]
                         net (fo=1, routed)           0.000    15.320    clkCount2_reg[0]_i_446_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.434 r  clkCount2_reg[0]_i_386/CO[3]
                         net (fo=1, routed)           0.000    15.434    clkCount2_reg[0]_i_386_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.548 r  clkCount2_reg[0]_i_316/CO[3]
                         net (fo=1, routed)           0.000    15.548    clkCount2_reg[0]_i_316_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.882 r  clkCount2_reg[0]_i_240/O[1]
                         net (fo=3, routed)           0.596    16.478    clkCount2_reg[0]_i_240_n_6
    SLICE_X40Y70         LUT4 (Prop_lut4_I3_O)        0.303    16.781 r  clkCount2[0]_i_247/O
                         net (fo=1, routed)           0.324    17.104    clkCount2[0]_i_247_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.630 r  clkCount2_reg[0]_i_167/CO[3]
                         net (fo=1, routed)           0.000    17.630    clkCount2_reg[0]_i_167_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.744 r  clkCount2_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000    17.744    clkCount2_reg[0]_i_98_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.972 r  clkCount2_reg[0]_i_47/CO[2]
                         net (fo=43, routed)          0.754    18.727    clkCount2_reg[0]_i_47_n_1
    SLICE_X36Y73         LUT4 (Prop_lut4_I1_O)        0.313    19.040 f  clkCount2[0]_i_175/O
                         net (fo=1, routed)           0.404    19.444    clkCount21[4]
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.124    19.568 r  clkCount2[0]_i_103/O
                         net (fo=1, routed)           0.477    20.045    clkCount2[0]_i_103_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.443 r  clkCount2_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.443    clkCount2_reg[0]_i_49_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.557 r  clkCount2_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.009    20.566    clkCount2_reg[0]_i_27_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.680 r  clkCount2_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.680    clkCount2_reg[0]_i_13_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.794 r  clkCount2_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.635    21.429    clkCount2_reg[0]_i_3_n_0
    SLICE_X44Y76         LUT4 (Prop_lut4_I2_O)        0.124    21.553 f  colourPos[0]_i_48/O
                         net (fo=1, routed)           0.280    21.832    colourPos[0]_i_48_n_0
    SLICE_X44Y76         LUT5 (Prop_lut5_I4_O)        0.124    21.956 f  colourPos[0]_i_18/O
                         net (fo=1, routed)           0.162    22.118    colourPos[0]_i_18_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I5_O)        0.124    22.242 f  colourPos[0]_i_4/O
                         net (fo=1, routed)           0.295    22.537    colourPos[0]_i_4_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I4_O)        0.124    22.661 r  colourPos[0]_i_1/O
                         net (fo=32, routed)          0.736    23.397    colourPos[0]_i_1_n_0
    SLICE_X42Y73         FDRE                                         r  colourPos_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.422    14.763    clk_IBUF_BUFG
    SLICE_X42Y73         FDRE                                         r  colourPos_reg[13]/C
                         clock pessimism              0.258    15.021    
                         clock uncertainty           -0.035    14.986    
    SLICE_X42Y73         FDRE (Setup_fdre_C_R)       -0.524    14.462    colourPos_reg[13]
  -------------------------------------------------------------------
                         required time                         14.462    
                         arrival time                         -23.397    
  -------------------------------------------------------------------
                         slack                                 -8.936    

Slack (VIOLATED) :        -8.936ns  (required time - arrival time)
  Source:                 clkCount3_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colourPos_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.321ns  (logic 8.649ns (47.208%)  route 9.672ns (52.792%))
  Logic Levels:           35  (CARRY4=20 LUT2=1 LUT3=2 LUT4=5 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X51Y62         FDRE                                         r  clkCount3_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  clkCount3_reg[23]/Q
                         net (fo=2, routed)           0.512     6.044    clkCount3_reg[23]
    SLICE_X51Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.168 r  rotationTime[21]_i_9/O
                         net (fo=1, routed)           0.289     6.457    rotationTime[21]_i_9_n_0
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124     6.581 r  rotationTime[21]_i_7/O
                         net (fo=1, routed)           0.151     6.733    rotationTime[21]_i_7_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I5_O)        0.124     6.857 r  rotationTime[21]_i_4/O
                         net (fo=1, routed)           0.154     7.011    rotationTime[21]_i_4_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I1_O)        0.124     7.135 r  rotationTime[21]_i_2/O
                         net (fo=157, routed)         0.887     8.022    firstRead0
    SLICE_X48Y58         LUT4 (Prop_lut4_I0_O)        0.124     8.146 r  clkCount2[0]_i_621/O
                         net (fo=1, routed)           0.000     8.146    clkCount2[0]_i_621_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.696 r  clkCount2_reg[0]_i_600/CO[3]
                         net (fo=1, routed)           0.000     8.696    clkCount2_reg[0]_i_600_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.810 r  clkCount2_reg[0]_i_575/CO[3]
                         net (fo=1, routed)           0.000     8.810    clkCount2_reg[0]_i_575_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.049 r  clkCount2_reg[0]_i_539/O[2]
                         net (fo=3, routed)           0.564     9.614    clkCount2_reg[0]_i_539_n_5
    SLICE_X49Y61         LUT3 (Prop_lut3_I2_O)        0.302     9.916 r  clkCount2[0]_i_520/O
                         net (fo=1, routed)           0.702    10.618    clkCount2[0]_i_520_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.138 r  clkCount2_reg[0]_i_467/CO[3]
                         net (fo=1, routed)           0.000    11.138    clkCount2_reg[0]_i_467_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.255 r  clkCount2_reg[0]_i_425/CO[3]
                         net (fo=1, routed)           0.000    11.255    clkCount2_reg[0]_i_425_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.372 r  clkCount2_reg[0]_i_342/CO[3]
                         net (fo=1, routed)           0.000    11.372    clkCount2_reg[0]_i_342_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.591 r  clkCount2_reg[0]_i_330/O[0]
                         net (fo=3, routed)           0.420    12.011    clkCount2_reg[0]_i_330_n_7
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.295    12.306 r  clkCount2[0]_i_275/O
                         net (fo=1, routed)           0.632    12.938    clkCount2[0]_i_275_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.445 r  clkCount2_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    13.445    clkCount2_reg[0]_i_180_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.779 r  clkCount2_reg[0]_i_176/O[1]
                         net (fo=6, routed)           0.688    14.467    clkCount2_reg[0]_i_176_n_6
    SLICE_X44Y68         LUT2 (Prop_lut2_I1_O)        0.303    14.770 r  clkCount2[0]_i_496/O
                         net (fo=1, routed)           0.000    14.770    clkCount2[0]_i_496_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.320 r  clkCount2_reg[0]_i_446/CO[3]
                         net (fo=1, routed)           0.000    15.320    clkCount2_reg[0]_i_446_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.434 r  clkCount2_reg[0]_i_386/CO[3]
                         net (fo=1, routed)           0.000    15.434    clkCount2_reg[0]_i_386_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.548 r  clkCount2_reg[0]_i_316/CO[3]
                         net (fo=1, routed)           0.000    15.548    clkCount2_reg[0]_i_316_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.882 r  clkCount2_reg[0]_i_240/O[1]
                         net (fo=3, routed)           0.596    16.478    clkCount2_reg[0]_i_240_n_6
    SLICE_X40Y70         LUT4 (Prop_lut4_I3_O)        0.303    16.781 r  clkCount2[0]_i_247/O
                         net (fo=1, routed)           0.324    17.104    clkCount2[0]_i_247_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.630 r  clkCount2_reg[0]_i_167/CO[3]
                         net (fo=1, routed)           0.000    17.630    clkCount2_reg[0]_i_167_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.744 r  clkCount2_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000    17.744    clkCount2_reg[0]_i_98_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.972 r  clkCount2_reg[0]_i_47/CO[2]
                         net (fo=43, routed)          0.754    18.727    clkCount2_reg[0]_i_47_n_1
    SLICE_X36Y73         LUT4 (Prop_lut4_I1_O)        0.313    19.040 f  clkCount2[0]_i_175/O
                         net (fo=1, routed)           0.404    19.444    clkCount21[4]
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.124    19.568 r  clkCount2[0]_i_103/O
                         net (fo=1, routed)           0.477    20.045    clkCount2[0]_i_103_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.443 r  clkCount2_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.443    clkCount2_reg[0]_i_49_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.557 r  clkCount2_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.009    20.566    clkCount2_reg[0]_i_27_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.680 r  clkCount2_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.680    clkCount2_reg[0]_i_13_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.794 r  clkCount2_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.635    21.429    clkCount2_reg[0]_i_3_n_0
    SLICE_X44Y76         LUT4 (Prop_lut4_I2_O)        0.124    21.553 f  colourPos[0]_i_48/O
                         net (fo=1, routed)           0.280    21.832    colourPos[0]_i_48_n_0
    SLICE_X44Y76         LUT5 (Prop_lut5_I4_O)        0.124    21.956 f  colourPos[0]_i_18/O
                         net (fo=1, routed)           0.162    22.118    colourPos[0]_i_18_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I5_O)        0.124    22.242 f  colourPos[0]_i_4/O
                         net (fo=1, routed)           0.295    22.537    colourPos[0]_i_4_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I4_O)        0.124    22.661 r  colourPos[0]_i_1/O
                         net (fo=32, routed)          0.736    23.397    colourPos[0]_i_1_n_0
    SLICE_X42Y73         FDRE                                         r  colourPos_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.422    14.763    clk_IBUF_BUFG
    SLICE_X42Y73         FDRE                                         r  colourPos_reg[14]/C
                         clock pessimism              0.258    15.021    
                         clock uncertainty           -0.035    14.986    
    SLICE_X42Y73         FDRE (Setup_fdre_C_R)       -0.524    14.462    colourPos_reg[14]
  -------------------------------------------------------------------
                         required time                         14.462    
                         arrival time                         -23.397    
  -------------------------------------------------------------------
                         slack                                 -8.936    

Slack (VIOLATED) :        -8.936ns  (required time - arrival time)
  Source:                 clkCount3_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colourPos_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.321ns  (logic 8.649ns (47.208%)  route 9.672ns (52.792%))
  Logic Levels:           35  (CARRY4=20 LUT2=1 LUT3=2 LUT4=5 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X51Y62         FDRE                                         r  clkCount3_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  clkCount3_reg[23]/Q
                         net (fo=2, routed)           0.512     6.044    clkCount3_reg[23]
    SLICE_X51Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.168 r  rotationTime[21]_i_9/O
                         net (fo=1, routed)           0.289     6.457    rotationTime[21]_i_9_n_0
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124     6.581 r  rotationTime[21]_i_7/O
                         net (fo=1, routed)           0.151     6.733    rotationTime[21]_i_7_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I5_O)        0.124     6.857 r  rotationTime[21]_i_4/O
                         net (fo=1, routed)           0.154     7.011    rotationTime[21]_i_4_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I1_O)        0.124     7.135 r  rotationTime[21]_i_2/O
                         net (fo=157, routed)         0.887     8.022    firstRead0
    SLICE_X48Y58         LUT4 (Prop_lut4_I0_O)        0.124     8.146 r  clkCount2[0]_i_621/O
                         net (fo=1, routed)           0.000     8.146    clkCount2[0]_i_621_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.696 r  clkCount2_reg[0]_i_600/CO[3]
                         net (fo=1, routed)           0.000     8.696    clkCount2_reg[0]_i_600_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.810 r  clkCount2_reg[0]_i_575/CO[3]
                         net (fo=1, routed)           0.000     8.810    clkCount2_reg[0]_i_575_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.049 r  clkCount2_reg[0]_i_539/O[2]
                         net (fo=3, routed)           0.564     9.614    clkCount2_reg[0]_i_539_n_5
    SLICE_X49Y61         LUT3 (Prop_lut3_I2_O)        0.302     9.916 r  clkCount2[0]_i_520/O
                         net (fo=1, routed)           0.702    10.618    clkCount2[0]_i_520_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.138 r  clkCount2_reg[0]_i_467/CO[3]
                         net (fo=1, routed)           0.000    11.138    clkCount2_reg[0]_i_467_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.255 r  clkCount2_reg[0]_i_425/CO[3]
                         net (fo=1, routed)           0.000    11.255    clkCount2_reg[0]_i_425_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.372 r  clkCount2_reg[0]_i_342/CO[3]
                         net (fo=1, routed)           0.000    11.372    clkCount2_reg[0]_i_342_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.591 r  clkCount2_reg[0]_i_330/O[0]
                         net (fo=3, routed)           0.420    12.011    clkCount2_reg[0]_i_330_n_7
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.295    12.306 r  clkCount2[0]_i_275/O
                         net (fo=1, routed)           0.632    12.938    clkCount2[0]_i_275_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.445 r  clkCount2_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    13.445    clkCount2_reg[0]_i_180_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.779 r  clkCount2_reg[0]_i_176/O[1]
                         net (fo=6, routed)           0.688    14.467    clkCount2_reg[0]_i_176_n_6
    SLICE_X44Y68         LUT2 (Prop_lut2_I1_O)        0.303    14.770 r  clkCount2[0]_i_496/O
                         net (fo=1, routed)           0.000    14.770    clkCount2[0]_i_496_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.320 r  clkCount2_reg[0]_i_446/CO[3]
                         net (fo=1, routed)           0.000    15.320    clkCount2_reg[0]_i_446_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.434 r  clkCount2_reg[0]_i_386/CO[3]
                         net (fo=1, routed)           0.000    15.434    clkCount2_reg[0]_i_386_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.548 r  clkCount2_reg[0]_i_316/CO[3]
                         net (fo=1, routed)           0.000    15.548    clkCount2_reg[0]_i_316_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.882 r  clkCount2_reg[0]_i_240/O[1]
                         net (fo=3, routed)           0.596    16.478    clkCount2_reg[0]_i_240_n_6
    SLICE_X40Y70         LUT4 (Prop_lut4_I3_O)        0.303    16.781 r  clkCount2[0]_i_247/O
                         net (fo=1, routed)           0.324    17.104    clkCount2[0]_i_247_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.630 r  clkCount2_reg[0]_i_167/CO[3]
                         net (fo=1, routed)           0.000    17.630    clkCount2_reg[0]_i_167_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.744 r  clkCount2_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000    17.744    clkCount2_reg[0]_i_98_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.972 r  clkCount2_reg[0]_i_47/CO[2]
                         net (fo=43, routed)          0.754    18.727    clkCount2_reg[0]_i_47_n_1
    SLICE_X36Y73         LUT4 (Prop_lut4_I1_O)        0.313    19.040 f  clkCount2[0]_i_175/O
                         net (fo=1, routed)           0.404    19.444    clkCount21[4]
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.124    19.568 r  clkCount2[0]_i_103/O
                         net (fo=1, routed)           0.477    20.045    clkCount2[0]_i_103_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.443 r  clkCount2_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.443    clkCount2_reg[0]_i_49_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.557 r  clkCount2_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.009    20.566    clkCount2_reg[0]_i_27_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.680 r  clkCount2_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.680    clkCount2_reg[0]_i_13_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.794 r  clkCount2_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.635    21.429    clkCount2_reg[0]_i_3_n_0
    SLICE_X44Y76         LUT4 (Prop_lut4_I2_O)        0.124    21.553 f  colourPos[0]_i_48/O
                         net (fo=1, routed)           0.280    21.832    colourPos[0]_i_48_n_0
    SLICE_X44Y76         LUT5 (Prop_lut5_I4_O)        0.124    21.956 f  colourPos[0]_i_18/O
                         net (fo=1, routed)           0.162    22.118    colourPos[0]_i_18_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I5_O)        0.124    22.242 f  colourPos[0]_i_4/O
                         net (fo=1, routed)           0.295    22.537    colourPos[0]_i_4_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I4_O)        0.124    22.661 r  colourPos[0]_i_1/O
                         net (fo=32, routed)          0.736    23.397    colourPos[0]_i_1_n_0
    SLICE_X42Y73         FDRE                                         r  colourPos_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.422    14.763    clk_IBUF_BUFG
    SLICE_X42Y73         FDRE                                         r  colourPos_reg[15]/C
                         clock pessimism              0.258    15.021    
                         clock uncertainty           -0.035    14.986    
    SLICE_X42Y73         FDRE (Setup_fdre_C_R)       -0.524    14.462    colourPos_reg[15]
  -------------------------------------------------------------------
                         required time                         14.462    
                         arrival time                         -23.397    
  -------------------------------------------------------------------
                         slack                                 -8.936    

Slack (VIOLATED) :        -8.918ns  (required time - arrival time)
  Source:                 clkCount3_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colourPos_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.302ns  (logic 8.649ns (47.257%)  route 9.653ns (52.743%))
  Logic Levels:           35  (CARRY4=20 LUT2=1 LUT3=2 LUT4=5 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X51Y62         FDRE                                         r  clkCount3_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  clkCount3_reg[23]/Q
                         net (fo=2, routed)           0.512     6.044    clkCount3_reg[23]
    SLICE_X51Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.168 r  rotationTime[21]_i_9/O
                         net (fo=1, routed)           0.289     6.457    rotationTime[21]_i_9_n_0
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124     6.581 r  rotationTime[21]_i_7/O
                         net (fo=1, routed)           0.151     6.733    rotationTime[21]_i_7_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I5_O)        0.124     6.857 r  rotationTime[21]_i_4/O
                         net (fo=1, routed)           0.154     7.011    rotationTime[21]_i_4_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I1_O)        0.124     7.135 r  rotationTime[21]_i_2/O
                         net (fo=157, routed)         0.887     8.022    firstRead0
    SLICE_X48Y58         LUT4 (Prop_lut4_I0_O)        0.124     8.146 r  clkCount2[0]_i_621/O
                         net (fo=1, routed)           0.000     8.146    clkCount2[0]_i_621_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.696 r  clkCount2_reg[0]_i_600/CO[3]
                         net (fo=1, routed)           0.000     8.696    clkCount2_reg[0]_i_600_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.810 r  clkCount2_reg[0]_i_575/CO[3]
                         net (fo=1, routed)           0.000     8.810    clkCount2_reg[0]_i_575_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.049 r  clkCount2_reg[0]_i_539/O[2]
                         net (fo=3, routed)           0.564     9.614    clkCount2_reg[0]_i_539_n_5
    SLICE_X49Y61         LUT3 (Prop_lut3_I2_O)        0.302     9.916 r  clkCount2[0]_i_520/O
                         net (fo=1, routed)           0.702    10.618    clkCount2[0]_i_520_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.138 r  clkCount2_reg[0]_i_467/CO[3]
                         net (fo=1, routed)           0.000    11.138    clkCount2_reg[0]_i_467_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.255 r  clkCount2_reg[0]_i_425/CO[3]
                         net (fo=1, routed)           0.000    11.255    clkCount2_reg[0]_i_425_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.372 r  clkCount2_reg[0]_i_342/CO[3]
                         net (fo=1, routed)           0.000    11.372    clkCount2_reg[0]_i_342_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.591 r  clkCount2_reg[0]_i_330/O[0]
                         net (fo=3, routed)           0.420    12.011    clkCount2_reg[0]_i_330_n_7
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.295    12.306 r  clkCount2[0]_i_275/O
                         net (fo=1, routed)           0.632    12.938    clkCount2[0]_i_275_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.445 r  clkCount2_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    13.445    clkCount2_reg[0]_i_180_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.779 r  clkCount2_reg[0]_i_176/O[1]
                         net (fo=6, routed)           0.688    14.467    clkCount2_reg[0]_i_176_n_6
    SLICE_X44Y68         LUT2 (Prop_lut2_I1_O)        0.303    14.770 r  clkCount2[0]_i_496/O
                         net (fo=1, routed)           0.000    14.770    clkCount2[0]_i_496_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.320 r  clkCount2_reg[0]_i_446/CO[3]
                         net (fo=1, routed)           0.000    15.320    clkCount2_reg[0]_i_446_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.434 r  clkCount2_reg[0]_i_386/CO[3]
                         net (fo=1, routed)           0.000    15.434    clkCount2_reg[0]_i_386_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.548 r  clkCount2_reg[0]_i_316/CO[3]
                         net (fo=1, routed)           0.000    15.548    clkCount2_reg[0]_i_316_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.882 r  clkCount2_reg[0]_i_240/O[1]
                         net (fo=3, routed)           0.596    16.478    clkCount2_reg[0]_i_240_n_6
    SLICE_X40Y70         LUT4 (Prop_lut4_I3_O)        0.303    16.781 r  clkCount2[0]_i_247/O
                         net (fo=1, routed)           0.324    17.104    clkCount2[0]_i_247_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.630 r  clkCount2_reg[0]_i_167/CO[3]
                         net (fo=1, routed)           0.000    17.630    clkCount2_reg[0]_i_167_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.744 r  clkCount2_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000    17.744    clkCount2_reg[0]_i_98_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.972 r  clkCount2_reg[0]_i_47/CO[2]
                         net (fo=43, routed)          0.754    18.727    clkCount2_reg[0]_i_47_n_1
    SLICE_X36Y73         LUT4 (Prop_lut4_I1_O)        0.313    19.040 f  clkCount2[0]_i_175/O
                         net (fo=1, routed)           0.404    19.444    clkCount21[4]
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.124    19.568 r  clkCount2[0]_i_103/O
                         net (fo=1, routed)           0.477    20.045    clkCount2[0]_i_103_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.443 r  clkCount2_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.443    clkCount2_reg[0]_i_49_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.557 r  clkCount2_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.009    20.566    clkCount2_reg[0]_i_27_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.680 r  clkCount2_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.680    clkCount2_reg[0]_i_13_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.794 r  clkCount2_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.635    21.429    clkCount2_reg[0]_i_3_n_0
    SLICE_X44Y76         LUT4 (Prop_lut4_I2_O)        0.124    21.553 f  colourPos[0]_i_48/O
                         net (fo=1, routed)           0.280    21.832    colourPos[0]_i_48_n_0
    SLICE_X44Y76         LUT5 (Prop_lut5_I4_O)        0.124    21.956 f  colourPos[0]_i_18/O
                         net (fo=1, routed)           0.162    22.118    colourPos[0]_i_18_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I5_O)        0.124    22.242 f  colourPos[0]_i_4/O
                         net (fo=1, routed)           0.295    22.537    colourPos[0]_i_4_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I4_O)        0.124    22.661 r  colourPos[0]_i_1/O
                         net (fo=32, routed)          0.717    23.378    colourPos[0]_i_1_n_0
    SLICE_X42Y74         FDRE                                         r  colourPos_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.420    14.761    clk_IBUF_BUFG
    SLICE_X42Y74         FDRE                                         r  colourPos_reg[16]/C
                         clock pessimism              0.258    15.019    
                         clock uncertainty           -0.035    14.984    
    SLICE_X42Y74         FDRE (Setup_fdre_C_R)       -0.524    14.460    colourPos_reg[16]
  -------------------------------------------------------------------
                         required time                         14.460    
                         arrival time                         -23.378    
  -------------------------------------------------------------------
                         slack                                 -8.918    

Slack (VIOLATED) :        -8.918ns  (required time - arrival time)
  Source:                 clkCount3_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colourPos_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.302ns  (logic 8.649ns (47.257%)  route 9.653ns (52.743%))
  Logic Levels:           35  (CARRY4=20 LUT2=1 LUT3=2 LUT4=5 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X51Y62         FDRE                                         r  clkCount3_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  clkCount3_reg[23]/Q
                         net (fo=2, routed)           0.512     6.044    clkCount3_reg[23]
    SLICE_X51Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.168 r  rotationTime[21]_i_9/O
                         net (fo=1, routed)           0.289     6.457    rotationTime[21]_i_9_n_0
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124     6.581 r  rotationTime[21]_i_7/O
                         net (fo=1, routed)           0.151     6.733    rotationTime[21]_i_7_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I5_O)        0.124     6.857 r  rotationTime[21]_i_4/O
                         net (fo=1, routed)           0.154     7.011    rotationTime[21]_i_4_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I1_O)        0.124     7.135 r  rotationTime[21]_i_2/O
                         net (fo=157, routed)         0.887     8.022    firstRead0
    SLICE_X48Y58         LUT4 (Prop_lut4_I0_O)        0.124     8.146 r  clkCount2[0]_i_621/O
                         net (fo=1, routed)           0.000     8.146    clkCount2[0]_i_621_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.696 r  clkCount2_reg[0]_i_600/CO[3]
                         net (fo=1, routed)           0.000     8.696    clkCount2_reg[0]_i_600_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.810 r  clkCount2_reg[0]_i_575/CO[3]
                         net (fo=1, routed)           0.000     8.810    clkCount2_reg[0]_i_575_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.049 r  clkCount2_reg[0]_i_539/O[2]
                         net (fo=3, routed)           0.564     9.614    clkCount2_reg[0]_i_539_n_5
    SLICE_X49Y61         LUT3 (Prop_lut3_I2_O)        0.302     9.916 r  clkCount2[0]_i_520/O
                         net (fo=1, routed)           0.702    10.618    clkCount2[0]_i_520_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.138 r  clkCount2_reg[0]_i_467/CO[3]
                         net (fo=1, routed)           0.000    11.138    clkCount2_reg[0]_i_467_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.255 r  clkCount2_reg[0]_i_425/CO[3]
                         net (fo=1, routed)           0.000    11.255    clkCount2_reg[0]_i_425_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.372 r  clkCount2_reg[0]_i_342/CO[3]
                         net (fo=1, routed)           0.000    11.372    clkCount2_reg[0]_i_342_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.591 r  clkCount2_reg[0]_i_330/O[0]
                         net (fo=3, routed)           0.420    12.011    clkCount2_reg[0]_i_330_n_7
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.295    12.306 r  clkCount2[0]_i_275/O
                         net (fo=1, routed)           0.632    12.938    clkCount2[0]_i_275_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.445 r  clkCount2_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    13.445    clkCount2_reg[0]_i_180_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.779 r  clkCount2_reg[0]_i_176/O[1]
                         net (fo=6, routed)           0.688    14.467    clkCount2_reg[0]_i_176_n_6
    SLICE_X44Y68         LUT2 (Prop_lut2_I1_O)        0.303    14.770 r  clkCount2[0]_i_496/O
                         net (fo=1, routed)           0.000    14.770    clkCount2[0]_i_496_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.320 r  clkCount2_reg[0]_i_446/CO[3]
                         net (fo=1, routed)           0.000    15.320    clkCount2_reg[0]_i_446_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.434 r  clkCount2_reg[0]_i_386/CO[3]
                         net (fo=1, routed)           0.000    15.434    clkCount2_reg[0]_i_386_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.548 r  clkCount2_reg[0]_i_316/CO[3]
                         net (fo=1, routed)           0.000    15.548    clkCount2_reg[0]_i_316_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.882 r  clkCount2_reg[0]_i_240/O[1]
                         net (fo=3, routed)           0.596    16.478    clkCount2_reg[0]_i_240_n_6
    SLICE_X40Y70         LUT4 (Prop_lut4_I3_O)        0.303    16.781 r  clkCount2[0]_i_247/O
                         net (fo=1, routed)           0.324    17.104    clkCount2[0]_i_247_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.630 r  clkCount2_reg[0]_i_167/CO[3]
                         net (fo=1, routed)           0.000    17.630    clkCount2_reg[0]_i_167_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.744 r  clkCount2_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000    17.744    clkCount2_reg[0]_i_98_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.972 r  clkCount2_reg[0]_i_47/CO[2]
                         net (fo=43, routed)          0.754    18.727    clkCount2_reg[0]_i_47_n_1
    SLICE_X36Y73         LUT4 (Prop_lut4_I1_O)        0.313    19.040 f  clkCount2[0]_i_175/O
                         net (fo=1, routed)           0.404    19.444    clkCount21[4]
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.124    19.568 r  clkCount2[0]_i_103/O
                         net (fo=1, routed)           0.477    20.045    clkCount2[0]_i_103_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.443 r  clkCount2_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.443    clkCount2_reg[0]_i_49_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.557 r  clkCount2_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.009    20.566    clkCount2_reg[0]_i_27_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.680 r  clkCount2_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.680    clkCount2_reg[0]_i_13_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.794 r  clkCount2_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.635    21.429    clkCount2_reg[0]_i_3_n_0
    SLICE_X44Y76         LUT4 (Prop_lut4_I2_O)        0.124    21.553 f  colourPos[0]_i_48/O
                         net (fo=1, routed)           0.280    21.832    colourPos[0]_i_48_n_0
    SLICE_X44Y76         LUT5 (Prop_lut5_I4_O)        0.124    21.956 f  colourPos[0]_i_18/O
                         net (fo=1, routed)           0.162    22.118    colourPos[0]_i_18_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I5_O)        0.124    22.242 f  colourPos[0]_i_4/O
                         net (fo=1, routed)           0.295    22.537    colourPos[0]_i_4_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I4_O)        0.124    22.661 r  colourPos[0]_i_1/O
                         net (fo=32, routed)          0.717    23.378    colourPos[0]_i_1_n_0
    SLICE_X42Y74         FDRE                                         r  colourPos_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.420    14.761    clk_IBUF_BUFG
    SLICE_X42Y74         FDRE                                         r  colourPos_reg[17]/C
                         clock pessimism              0.258    15.019    
                         clock uncertainty           -0.035    14.984    
    SLICE_X42Y74         FDRE (Setup_fdre_C_R)       -0.524    14.460    colourPos_reg[17]
  -------------------------------------------------------------------
                         required time                         14.460    
                         arrival time                         -23.378    
  -------------------------------------------------------------------
                         slack                                 -8.918    

Slack (VIOLATED) :        -8.918ns  (required time - arrival time)
  Source:                 clkCount3_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colourPos_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.302ns  (logic 8.649ns (47.257%)  route 9.653ns (52.743%))
  Logic Levels:           35  (CARRY4=20 LUT2=1 LUT3=2 LUT4=5 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X51Y62         FDRE                                         r  clkCount3_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  clkCount3_reg[23]/Q
                         net (fo=2, routed)           0.512     6.044    clkCount3_reg[23]
    SLICE_X51Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.168 r  rotationTime[21]_i_9/O
                         net (fo=1, routed)           0.289     6.457    rotationTime[21]_i_9_n_0
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124     6.581 r  rotationTime[21]_i_7/O
                         net (fo=1, routed)           0.151     6.733    rotationTime[21]_i_7_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I5_O)        0.124     6.857 r  rotationTime[21]_i_4/O
                         net (fo=1, routed)           0.154     7.011    rotationTime[21]_i_4_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I1_O)        0.124     7.135 r  rotationTime[21]_i_2/O
                         net (fo=157, routed)         0.887     8.022    firstRead0
    SLICE_X48Y58         LUT4 (Prop_lut4_I0_O)        0.124     8.146 r  clkCount2[0]_i_621/O
                         net (fo=1, routed)           0.000     8.146    clkCount2[0]_i_621_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.696 r  clkCount2_reg[0]_i_600/CO[3]
                         net (fo=1, routed)           0.000     8.696    clkCount2_reg[0]_i_600_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.810 r  clkCount2_reg[0]_i_575/CO[3]
                         net (fo=1, routed)           0.000     8.810    clkCount2_reg[0]_i_575_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.049 r  clkCount2_reg[0]_i_539/O[2]
                         net (fo=3, routed)           0.564     9.614    clkCount2_reg[0]_i_539_n_5
    SLICE_X49Y61         LUT3 (Prop_lut3_I2_O)        0.302     9.916 r  clkCount2[0]_i_520/O
                         net (fo=1, routed)           0.702    10.618    clkCount2[0]_i_520_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.138 r  clkCount2_reg[0]_i_467/CO[3]
                         net (fo=1, routed)           0.000    11.138    clkCount2_reg[0]_i_467_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.255 r  clkCount2_reg[0]_i_425/CO[3]
                         net (fo=1, routed)           0.000    11.255    clkCount2_reg[0]_i_425_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.372 r  clkCount2_reg[0]_i_342/CO[3]
                         net (fo=1, routed)           0.000    11.372    clkCount2_reg[0]_i_342_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.591 r  clkCount2_reg[0]_i_330/O[0]
                         net (fo=3, routed)           0.420    12.011    clkCount2_reg[0]_i_330_n_7
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.295    12.306 r  clkCount2[0]_i_275/O
                         net (fo=1, routed)           0.632    12.938    clkCount2[0]_i_275_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.445 r  clkCount2_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    13.445    clkCount2_reg[0]_i_180_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.779 r  clkCount2_reg[0]_i_176/O[1]
                         net (fo=6, routed)           0.688    14.467    clkCount2_reg[0]_i_176_n_6
    SLICE_X44Y68         LUT2 (Prop_lut2_I1_O)        0.303    14.770 r  clkCount2[0]_i_496/O
                         net (fo=1, routed)           0.000    14.770    clkCount2[0]_i_496_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.320 r  clkCount2_reg[0]_i_446/CO[3]
                         net (fo=1, routed)           0.000    15.320    clkCount2_reg[0]_i_446_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.434 r  clkCount2_reg[0]_i_386/CO[3]
                         net (fo=1, routed)           0.000    15.434    clkCount2_reg[0]_i_386_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.548 r  clkCount2_reg[0]_i_316/CO[3]
                         net (fo=1, routed)           0.000    15.548    clkCount2_reg[0]_i_316_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.882 r  clkCount2_reg[0]_i_240/O[1]
                         net (fo=3, routed)           0.596    16.478    clkCount2_reg[0]_i_240_n_6
    SLICE_X40Y70         LUT4 (Prop_lut4_I3_O)        0.303    16.781 r  clkCount2[0]_i_247/O
                         net (fo=1, routed)           0.324    17.104    clkCount2[0]_i_247_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.630 r  clkCount2_reg[0]_i_167/CO[3]
                         net (fo=1, routed)           0.000    17.630    clkCount2_reg[0]_i_167_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.744 r  clkCount2_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000    17.744    clkCount2_reg[0]_i_98_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.972 r  clkCount2_reg[0]_i_47/CO[2]
                         net (fo=43, routed)          0.754    18.727    clkCount2_reg[0]_i_47_n_1
    SLICE_X36Y73         LUT4 (Prop_lut4_I1_O)        0.313    19.040 f  clkCount2[0]_i_175/O
                         net (fo=1, routed)           0.404    19.444    clkCount21[4]
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.124    19.568 r  clkCount2[0]_i_103/O
                         net (fo=1, routed)           0.477    20.045    clkCount2[0]_i_103_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.443 r  clkCount2_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.443    clkCount2_reg[0]_i_49_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.557 r  clkCount2_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.009    20.566    clkCount2_reg[0]_i_27_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.680 r  clkCount2_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.680    clkCount2_reg[0]_i_13_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.794 r  clkCount2_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.635    21.429    clkCount2_reg[0]_i_3_n_0
    SLICE_X44Y76         LUT4 (Prop_lut4_I2_O)        0.124    21.553 f  colourPos[0]_i_48/O
                         net (fo=1, routed)           0.280    21.832    colourPos[0]_i_48_n_0
    SLICE_X44Y76         LUT5 (Prop_lut5_I4_O)        0.124    21.956 f  colourPos[0]_i_18/O
                         net (fo=1, routed)           0.162    22.118    colourPos[0]_i_18_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I5_O)        0.124    22.242 f  colourPos[0]_i_4/O
                         net (fo=1, routed)           0.295    22.537    colourPos[0]_i_4_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I4_O)        0.124    22.661 r  colourPos[0]_i_1/O
                         net (fo=32, routed)          0.717    23.378    colourPos[0]_i_1_n_0
    SLICE_X42Y74         FDRE                                         r  colourPos_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.420    14.761    clk_IBUF_BUFG
    SLICE_X42Y74         FDRE                                         r  colourPos_reg[18]/C
                         clock pessimism              0.258    15.019    
                         clock uncertainty           -0.035    14.984    
    SLICE_X42Y74         FDRE (Setup_fdre_C_R)       -0.524    14.460    colourPos_reg[18]
  -------------------------------------------------------------------
                         required time                         14.460    
                         arrival time                         -23.378    
  -------------------------------------------------------------------
                         slack                                 -8.918    

Slack (VIOLATED) :        -8.918ns  (required time - arrival time)
  Source:                 clkCount3_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colourPos_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.302ns  (logic 8.649ns (47.257%)  route 9.653ns (52.743%))
  Logic Levels:           35  (CARRY4=20 LUT2=1 LUT3=2 LUT4=5 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X51Y62         FDRE                                         r  clkCount3_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  clkCount3_reg[23]/Q
                         net (fo=2, routed)           0.512     6.044    clkCount3_reg[23]
    SLICE_X51Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.168 r  rotationTime[21]_i_9/O
                         net (fo=1, routed)           0.289     6.457    rotationTime[21]_i_9_n_0
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124     6.581 r  rotationTime[21]_i_7/O
                         net (fo=1, routed)           0.151     6.733    rotationTime[21]_i_7_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I5_O)        0.124     6.857 r  rotationTime[21]_i_4/O
                         net (fo=1, routed)           0.154     7.011    rotationTime[21]_i_4_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I1_O)        0.124     7.135 r  rotationTime[21]_i_2/O
                         net (fo=157, routed)         0.887     8.022    firstRead0
    SLICE_X48Y58         LUT4 (Prop_lut4_I0_O)        0.124     8.146 r  clkCount2[0]_i_621/O
                         net (fo=1, routed)           0.000     8.146    clkCount2[0]_i_621_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.696 r  clkCount2_reg[0]_i_600/CO[3]
                         net (fo=1, routed)           0.000     8.696    clkCount2_reg[0]_i_600_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.810 r  clkCount2_reg[0]_i_575/CO[3]
                         net (fo=1, routed)           0.000     8.810    clkCount2_reg[0]_i_575_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.049 r  clkCount2_reg[0]_i_539/O[2]
                         net (fo=3, routed)           0.564     9.614    clkCount2_reg[0]_i_539_n_5
    SLICE_X49Y61         LUT3 (Prop_lut3_I2_O)        0.302     9.916 r  clkCount2[0]_i_520/O
                         net (fo=1, routed)           0.702    10.618    clkCount2[0]_i_520_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.138 r  clkCount2_reg[0]_i_467/CO[3]
                         net (fo=1, routed)           0.000    11.138    clkCount2_reg[0]_i_467_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.255 r  clkCount2_reg[0]_i_425/CO[3]
                         net (fo=1, routed)           0.000    11.255    clkCount2_reg[0]_i_425_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.372 r  clkCount2_reg[0]_i_342/CO[3]
                         net (fo=1, routed)           0.000    11.372    clkCount2_reg[0]_i_342_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.591 r  clkCount2_reg[0]_i_330/O[0]
                         net (fo=3, routed)           0.420    12.011    clkCount2_reg[0]_i_330_n_7
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.295    12.306 r  clkCount2[0]_i_275/O
                         net (fo=1, routed)           0.632    12.938    clkCount2[0]_i_275_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.445 r  clkCount2_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    13.445    clkCount2_reg[0]_i_180_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.779 r  clkCount2_reg[0]_i_176/O[1]
                         net (fo=6, routed)           0.688    14.467    clkCount2_reg[0]_i_176_n_6
    SLICE_X44Y68         LUT2 (Prop_lut2_I1_O)        0.303    14.770 r  clkCount2[0]_i_496/O
                         net (fo=1, routed)           0.000    14.770    clkCount2[0]_i_496_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.320 r  clkCount2_reg[0]_i_446/CO[3]
                         net (fo=1, routed)           0.000    15.320    clkCount2_reg[0]_i_446_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.434 r  clkCount2_reg[0]_i_386/CO[3]
                         net (fo=1, routed)           0.000    15.434    clkCount2_reg[0]_i_386_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.548 r  clkCount2_reg[0]_i_316/CO[3]
                         net (fo=1, routed)           0.000    15.548    clkCount2_reg[0]_i_316_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.882 r  clkCount2_reg[0]_i_240/O[1]
                         net (fo=3, routed)           0.596    16.478    clkCount2_reg[0]_i_240_n_6
    SLICE_X40Y70         LUT4 (Prop_lut4_I3_O)        0.303    16.781 r  clkCount2[0]_i_247/O
                         net (fo=1, routed)           0.324    17.104    clkCount2[0]_i_247_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.630 r  clkCount2_reg[0]_i_167/CO[3]
                         net (fo=1, routed)           0.000    17.630    clkCount2_reg[0]_i_167_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.744 r  clkCount2_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000    17.744    clkCount2_reg[0]_i_98_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.972 r  clkCount2_reg[0]_i_47/CO[2]
                         net (fo=43, routed)          0.754    18.727    clkCount2_reg[0]_i_47_n_1
    SLICE_X36Y73         LUT4 (Prop_lut4_I1_O)        0.313    19.040 f  clkCount2[0]_i_175/O
                         net (fo=1, routed)           0.404    19.444    clkCount21[4]
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.124    19.568 r  clkCount2[0]_i_103/O
                         net (fo=1, routed)           0.477    20.045    clkCount2[0]_i_103_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.443 r  clkCount2_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.443    clkCount2_reg[0]_i_49_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.557 r  clkCount2_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.009    20.566    clkCount2_reg[0]_i_27_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.680 r  clkCount2_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.680    clkCount2_reg[0]_i_13_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.794 r  clkCount2_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.635    21.429    clkCount2_reg[0]_i_3_n_0
    SLICE_X44Y76         LUT4 (Prop_lut4_I2_O)        0.124    21.553 f  colourPos[0]_i_48/O
                         net (fo=1, routed)           0.280    21.832    colourPos[0]_i_48_n_0
    SLICE_X44Y76         LUT5 (Prop_lut5_I4_O)        0.124    21.956 f  colourPos[0]_i_18/O
                         net (fo=1, routed)           0.162    22.118    colourPos[0]_i_18_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I5_O)        0.124    22.242 f  colourPos[0]_i_4/O
                         net (fo=1, routed)           0.295    22.537    colourPos[0]_i_4_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I4_O)        0.124    22.661 r  colourPos[0]_i_1/O
                         net (fo=32, routed)          0.717    23.378    colourPos[0]_i_1_n_0
    SLICE_X42Y74         FDRE                                         r  colourPos_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.420    14.761    clk_IBUF_BUFG
    SLICE_X42Y74         FDRE                                         r  colourPos_reg[19]/C
                         clock pessimism              0.258    15.019    
                         clock uncertainty           -0.035    14.984    
    SLICE_X42Y74         FDRE (Setup_fdre_C_R)       -0.524    14.460    colourPos_reg[19]
  -------------------------------------------------------------------
                         required time                         14.460    
                         arrival time                         -23.378    
  -------------------------------------------------------------------
                         slack                                 -8.918    

Slack (VIOLATED) :        -8.825ns  (required time - arrival time)
  Source:                 clkCount3_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colourPos_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.214ns  (logic 8.649ns (47.486%)  route 9.565ns (52.515%))
  Logic Levels:           35  (CARRY4=20 LUT2=1 LUT3=2 LUT4=5 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X51Y62         FDRE                                         r  clkCount3_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  clkCount3_reg[23]/Q
                         net (fo=2, routed)           0.512     6.044    clkCount3_reg[23]
    SLICE_X51Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.168 r  rotationTime[21]_i_9/O
                         net (fo=1, routed)           0.289     6.457    rotationTime[21]_i_9_n_0
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124     6.581 r  rotationTime[21]_i_7/O
                         net (fo=1, routed)           0.151     6.733    rotationTime[21]_i_7_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I5_O)        0.124     6.857 r  rotationTime[21]_i_4/O
                         net (fo=1, routed)           0.154     7.011    rotationTime[21]_i_4_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I1_O)        0.124     7.135 r  rotationTime[21]_i_2/O
                         net (fo=157, routed)         0.887     8.022    firstRead0
    SLICE_X48Y58         LUT4 (Prop_lut4_I0_O)        0.124     8.146 r  clkCount2[0]_i_621/O
                         net (fo=1, routed)           0.000     8.146    clkCount2[0]_i_621_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.696 r  clkCount2_reg[0]_i_600/CO[3]
                         net (fo=1, routed)           0.000     8.696    clkCount2_reg[0]_i_600_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.810 r  clkCount2_reg[0]_i_575/CO[3]
                         net (fo=1, routed)           0.000     8.810    clkCount2_reg[0]_i_575_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.049 r  clkCount2_reg[0]_i_539/O[2]
                         net (fo=3, routed)           0.564     9.614    clkCount2_reg[0]_i_539_n_5
    SLICE_X49Y61         LUT3 (Prop_lut3_I2_O)        0.302     9.916 r  clkCount2[0]_i_520/O
                         net (fo=1, routed)           0.702    10.618    clkCount2[0]_i_520_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.138 r  clkCount2_reg[0]_i_467/CO[3]
                         net (fo=1, routed)           0.000    11.138    clkCount2_reg[0]_i_467_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.255 r  clkCount2_reg[0]_i_425/CO[3]
                         net (fo=1, routed)           0.000    11.255    clkCount2_reg[0]_i_425_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.372 r  clkCount2_reg[0]_i_342/CO[3]
                         net (fo=1, routed)           0.000    11.372    clkCount2_reg[0]_i_342_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.591 r  clkCount2_reg[0]_i_330/O[0]
                         net (fo=3, routed)           0.420    12.011    clkCount2_reg[0]_i_330_n_7
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.295    12.306 r  clkCount2[0]_i_275/O
                         net (fo=1, routed)           0.632    12.938    clkCount2[0]_i_275_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.445 r  clkCount2_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    13.445    clkCount2_reg[0]_i_180_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.779 r  clkCount2_reg[0]_i_176/O[1]
                         net (fo=6, routed)           0.688    14.467    clkCount2_reg[0]_i_176_n_6
    SLICE_X44Y68         LUT2 (Prop_lut2_I1_O)        0.303    14.770 r  clkCount2[0]_i_496/O
                         net (fo=1, routed)           0.000    14.770    clkCount2[0]_i_496_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.320 r  clkCount2_reg[0]_i_446/CO[3]
                         net (fo=1, routed)           0.000    15.320    clkCount2_reg[0]_i_446_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.434 r  clkCount2_reg[0]_i_386/CO[3]
                         net (fo=1, routed)           0.000    15.434    clkCount2_reg[0]_i_386_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.548 r  clkCount2_reg[0]_i_316/CO[3]
                         net (fo=1, routed)           0.000    15.548    clkCount2_reg[0]_i_316_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.882 r  clkCount2_reg[0]_i_240/O[1]
                         net (fo=3, routed)           0.596    16.478    clkCount2_reg[0]_i_240_n_6
    SLICE_X40Y70         LUT4 (Prop_lut4_I3_O)        0.303    16.781 r  clkCount2[0]_i_247/O
                         net (fo=1, routed)           0.324    17.104    clkCount2[0]_i_247_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.630 r  clkCount2_reg[0]_i_167/CO[3]
                         net (fo=1, routed)           0.000    17.630    clkCount2_reg[0]_i_167_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.744 r  clkCount2_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000    17.744    clkCount2_reg[0]_i_98_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.972 r  clkCount2_reg[0]_i_47/CO[2]
                         net (fo=43, routed)          0.754    18.727    clkCount2_reg[0]_i_47_n_1
    SLICE_X36Y73         LUT4 (Prop_lut4_I1_O)        0.313    19.040 f  clkCount2[0]_i_175/O
                         net (fo=1, routed)           0.404    19.444    clkCount21[4]
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.124    19.568 r  clkCount2[0]_i_103/O
                         net (fo=1, routed)           0.477    20.045    clkCount2[0]_i_103_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.443 r  clkCount2_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.443    clkCount2_reg[0]_i_49_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.557 r  clkCount2_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.009    20.566    clkCount2_reg[0]_i_27_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.680 r  clkCount2_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.680    clkCount2_reg[0]_i_13_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.794 r  clkCount2_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.635    21.429    clkCount2_reg[0]_i_3_n_0
    SLICE_X44Y76         LUT4 (Prop_lut4_I2_O)        0.124    21.553 f  colourPos[0]_i_48/O
                         net (fo=1, routed)           0.280    21.832    colourPos[0]_i_48_n_0
    SLICE_X44Y76         LUT5 (Prop_lut5_I4_O)        0.124    21.956 f  colourPos[0]_i_18/O
                         net (fo=1, routed)           0.162    22.118    colourPos[0]_i_18_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I5_O)        0.124    22.242 f  colourPos[0]_i_4/O
                         net (fo=1, routed)           0.295    22.537    colourPos[0]_i_4_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I4_O)        0.124    22.661 r  colourPos[0]_i_1/O
                         net (fo=32, routed)          0.628    23.290    colourPos[0]_i_1_n_0
    SLICE_X42Y71         FDRE                                         r  colourPos_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.425    14.766    clk_IBUF_BUFG
    SLICE_X42Y71         FDRE                                         r  colourPos_reg[4]/C
                         clock pessimism              0.258    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X42Y71         FDRE (Setup_fdre_C_R)       -0.524    14.465    colourPos_reg[4]
  -------------------------------------------------------------------
                         required time                         14.465    
                         arrival time                         -23.290    
  -------------------------------------------------------------------
                         slack                                 -8.825    

Slack (VIOLATED) :        -8.825ns  (required time - arrival time)
  Source:                 clkCount3_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colourPos_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.214ns  (logic 8.649ns (47.486%)  route 9.565ns (52.515%))
  Logic Levels:           35  (CARRY4=20 LUT2=1 LUT3=2 LUT4=5 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X51Y62         FDRE                                         r  clkCount3_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  clkCount3_reg[23]/Q
                         net (fo=2, routed)           0.512     6.044    clkCount3_reg[23]
    SLICE_X51Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.168 r  rotationTime[21]_i_9/O
                         net (fo=1, routed)           0.289     6.457    rotationTime[21]_i_9_n_0
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124     6.581 r  rotationTime[21]_i_7/O
                         net (fo=1, routed)           0.151     6.733    rotationTime[21]_i_7_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I5_O)        0.124     6.857 r  rotationTime[21]_i_4/O
                         net (fo=1, routed)           0.154     7.011    rotationTime[21]_i_4_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I1_O)        0.124     7.135 r  rotationTime[21]_i_2/O
                         net (fo=157, routed)         0.887     8.022    firstRead0
    SLICE_X48Y58         LUT4 (Prop_lut4_I0_O)        0.124     8.146 r  clkCount2[0]_i_621/O
                         net (fo=1, routed)           0.000     8.146    clkCount2[0]_i_621_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.696 r  clkCount2_reg[0]_i_600/CO[3]
                         net (fo=1, routed)           0.000     8.696    clkCount2_reg[0]_i_600_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.810 r  clkCount2_reg[0]_i_575/CO[3]
                         net (fo=1, routed)           0.000     8.810    clkCount2_reg[0]_i_575_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.049 r  clkCount2_reg[0]_i_539/O[2]
                         net (fo=3, routed)           0.564     9.614    clkCount2_reg[0]_i_539_n_5
    SLICE_X49Y61         LUT3 (Prop_lut3_I2_O)        0.302     9.916 r  clkCount2[0]_i_520/O
                         net (fo=1, routed)           0.702    10.618    clkCount2[0]_i_520_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.138 r  clkCount2_reg[0]_i_467/CO[3]
                         net (fo=1, routed)           0.000    11.138    clkCount2_reg[0]_i_467_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.255 r  clkCount2_reg[0]_i_425/CO[3]
                         net (fo=1, routed)           0.000    11.255    clkCount2_reg[0]_i_425_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.372 r  clkCount2_reg[0]_i_342/CO[3]
                         net (fo=1, routed)           0.000    11.372    clkCount2_reg[0]_i_342_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.591 r  clkCount2_reg[0]_i_330/O[0]
                         net (fo=3, routed)           0.420    12.011    clkCount2_reg[0]_i_330_n_7
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.295    12.306 r  clkCount2[0]_i_275/O
                         net (fo=1, routed)           0.632    12.938    clkCount2[0]_i_275_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.445 r  clkCount2_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    13.445    clkCount2_reg[0]_i_180_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.779 r  clkCount2_reg[0]_i_176/O[1]
                         net (fo=6, routed)           0.688    14.467    clkCount2_reg[0]_i_176_n_6
    SLICE_X44Y68         LUT2 (Prop_lut2_I1_O)        0.303    14.770 r  clkCount2[0]_i_496/O
                         net (fo=1, routed)           0.000    14.770    clkCount2[0]_i_496_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.320 r  clkCount2_reg[0]_i_446/CO[3]
                         net (fo=1, routed)           0.000    15.320    clkCount2_reg[0]_i_446_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.434 r  clkCount2_reg[0]_i_386/CO[3]
                         net (fo=1, routed)           0.000    15.434    clkCount2_reg[0]_i_386_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.548 r  clkCount2_reg[0]_i_316/CO[3]
                         net (fo=1, routed)           0.000    15.548    clkCount2_reg[0]_i_316_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.882 r  clkCount2_reg[0]_i_240/O[1]
                         net (fo=3, routed)           0.596    16.478    clkCount2_reg[0]_i_240_n_6
    SLICE_X40Y70         LUT4 (Prop_lut4_I3_O)        0.303    16.781 r  clkCount2[0]_i_247/O
                         net (fo=1, routed)           0.324    17.104    clkCount2[0]_i_247_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.630 r  clkCount2_reg[0]_i_167/CO[3]
                         net (fo=1, routed)           0.000    17.630    clkCount2_reg[0]_i_167_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.744 r  clkCount2_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000    17.744    clkCount2_reg[0]_i_98_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.972 r  clkCount2_reg[0]_i_47/CO[2]
                         net (fo=43, routed)          0.754    18.727    clkCount2_reg[0]_i_47_n_1
    SLICE_X36Y73         LUT4 (Prop_lut4_I1_O)        0.313    19.040 f  clkCount2[0]_i_175/O
                         net (fo=1, routed)           0.404    19.444    clkCount21[4]
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.124    19.568 r  clkCount2[0]_i_103/O
                         net (fo=1, routed)           0.477    20.045    clkCount2[0]_i_103_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.443 r  clkCount2_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.443    clkCount2_reg[0]_i_49_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.557 r  clkCount2_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.009    20.566    clkCount2_reg[0]_i_27_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.680 r  clkCount2_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.680    clkCount2_reg[0]_i_13_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.794 r  clkCount2_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.635    21.429    clkCount2_reg[0]_i_3_n_0
    SLICE_X44Y76         LUT4 (Prop_lut4_I2_O)        0.124    21.553 f  colourPos[0]_i_48/O
                         net (fo=1, routed)           0.280    21.832    colourPos[0]_i_48_n_0
    SLICE_X44Y76         LUT5 (Prop_lut5_I4_O)        0.124    21.956 f  colourPos[0]_i_18/O
                         net (fo=1, routed)           0.162    22.118    colourPos[0]_i_18_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I5_O)        0.124    22.242 f  colourPos[0]_i_4/O
                         net (fo=1, routed)           0.295    22.537    colourPos[0]_i_4_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I4_O)        0.124    22.661 r  colourPos[0]_i_1/O
                         net (fo=32, routed)          0.628    23.290    colourPos[0]_i_1_n_0
    SLICE_X42Y71         FDRE                                         r  colourPos_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.425    14.766    clk_IBUF_BUFG
    SLICE_X42Y71         FDRE                                         r  colourPos_reg[5]/C
                         clock pessimism              0.258    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X42Y71         FDRE (Setup_fdre_C_R)       -0.524    14.465    colourPos_reg[5]
  -------------------------------------------------------------------
                         required time                         14.465    
                         arrival time                         -23.290    
  -------------------------------------------------------------------
                         slack                                 -8.825    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 nolabel_line49/clear_samplecounter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/samplecounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.186ns (74.990%)  route 0.062ns (25.010%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.591     1.474    nolabel_line49/clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  nolabel_line49/clear_samplecounter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  nolabel_line49/clear_samplecounter_reg/Q
                         net (fo=2, routed)           0.062     1.677    nolabel_line49/clear_samplecounter
    SLICE_X1Y13          LUT5 (Prop_lut5_I3_O)        0.045     1.722 r  nolabel_line49/samplecounter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.722    nolabel_line49/samplecounter[0]_i_1_n_0
    SLICE_X1Y13          FDRE                                         r  nolabel_line49/samplecounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.861     1.988    nolabel_line49/clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  nolabel_line49/samplecounter_reg[0]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X1Y13          FDRE (Hold_fdre_C_D)         0.092     1.579    nolabel_line49/samplecounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 rotationTime_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rotationTime_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.544%)  route 0.104ns (42.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.560     1.443    clk_IBUF_BUFG
    SLICE_X48Y65         FDRE                                         r  rotationTime_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  rotationTime_reg[11]/Q
                         net (fo=19, routed)          0.104     1.688    rotationTime_reg_n_0_[11]
    SLICE_X48Y65         FDRE                                         r  rotationTime_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.827     1.955    clk_IBUF_BUFG
    SLICE_X48Y65         FDRE                                         r  rotationTime_reg[11]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X48Y65         FDRE (Hold_fdre_C_D)         0.070     1.513    rotationTime_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 nolabel_line49/rxshiftreg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/rxshiftreg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.878%)  route 0.121ns (46.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.593     1.476    nolabel_line49/clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  nolabel_line49/rxshiftreg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  nolabel_line49/rxshiftreg_reg[8]/Q
                         net (fo=2, routed)           0.121     1.738    nolabel_line49/Q[7]
    SLICE_X1Y11          FDRE                                         r  nolabel_line49/rxshiftreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.864     1.991    nolabel_line49/clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  nolabel_line49/rxshiftreg_reg[7]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X1Y11          FDRE (Hold_fdre_C_D)         0.072     1.561    nolabel_line49/rxshiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 nolabel_line49/rxshiftreg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/rxshiftreg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.590     1.473    nolabel_line49/clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  nolabel_line49/rxshiftreg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  nolabel_line49/rxshiftreg_reg[5]/Q
                         net (fo=2, routed)           0.121     1.736    nolabel_line49/Q[4]
    SLICE_X0Y17          FDRE                                         r  nolabel_line49/rxshiftreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.858     1.985    nolabel_line49/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  nolabel_line49/rxshiftreg_reg[4]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.070     1.556    nolabel_line49/rxshiftreg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 rotationTime_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rotationTime_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.734%)  route 0.108ns (43.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.560     1.443    clk_IBUF_BUFG
    SLICE_X48Y65         FDRE                                         r  rotationTime_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  rotationTime_reg[16]/Q
                         net (fo=19, routed)          0.108     1.692    rotationTime_reg_n_0_[16]
    SLICE_X48Y65         FDRE                                         r  rotationTime_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.827     1.955    clk_IBUF_BUFG
    SLICE_X48Y65         FDRE                                         r  rotationTime_reg[16]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X48Y65         FDRE (Hold_fdre_C_D)         0.066     1.509    rotationTime_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 nolabel_line49/rxshiftreg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/rxshiftreg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.593     1.476    nolabel_line49/clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  nolabel_line49/rxshiftreg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  nolabel_line49/rxshiftreg_reg[9]/Q
                         net (fo=2, routed)           0.115     1.732    nolabel_line49/rxshiftreg[9]
    SLICE_X0Y11          FDRE                                         r  nolabel_line49/rxshiftreg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.864     1.991    nolabel_line49/clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  nolabel_line49/rxshiftreg_reg[8]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.066     1.542    nolabel_line49/rxshiftreg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 nolabel_line49/rxshiftreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/rxshiftreg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.593     1.476    nolabel_line49/clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  nolabel_line49/rxshiftreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  nolabel_line49/rxshiftreg_reg[7]/Q
                         net (fo=2, routed)           0.116     1.733    nolabel_line49/Q[6]
    SLICE_X1Y11          FDRE                                         r  nolabel_line49/rxshiftreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.864     1.991    nolabel_line49/clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  nolabel_line49/rxshiftreg_reg[6]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y11          FDRE (Hold_fdre_C_D)         0.066     1.542    nolabel_line49/rxshiftreg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 rotationTime_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rotationTime_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.797%)  route 0.121ns (46.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.558     1.441    clk_IBUF_BUFG
    SLICE_X47Y64         FDRE                                         r  rotationTime_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  rotationTime_reg[15]/Q
                         net (fo=19, routed)          0.121     1.703    rotationTime_reg_n_0_[15]
    SLICE_X47Y64         FDRE                                         r  rotationTime_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.826     1.954    clk_IBUF_BUFG
    SLICE_X47Y64         FDRE                                         r  rotationTime_reg[15]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X47Y64         FDRE (Hold_fdre_C_D)         0.070     1.511    rotationTime_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 nolabel_line49/bitcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/nextstate_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.591     1.474    nolabel_line49/clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  nolabel_line49/bitcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.164     1.638 f  nolabel_line49/bitcounter_reg[0]/Q
                         net (fo=5, routed)           0.094     1.732    nolabel_line49/bitcounter_reg__0[0]
    SLICE_X3Y13          LUT6 (Prop_lut6_I4_O)        0.045     1.777 r  nolabel_line49/nextstate_i_1/O
                         net (fo=1, routed)           0.000     1.777    nolabel_line49/nextstate_1
    SLICE_X3Y13          FDRE                                         r  nolabel_line49/nextstate_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.861     1.988    nolabel_line49/clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  nolabel_line49/nextstate_reg/C
                         clock pessimism             -0.501     1.487    
    SLICE_X3Y13          FDRE (Hold_fdre_C_D)         0.091     1.578    nolabel_line49/nextstate_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 nolabel_line49/inc_samplecounter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/samplecounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.591     1.474    nolabel_line49/clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  nolabel_line49/inc_samplecounter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.128     1.602 r  nolabel_line49/inc_samplecounter_reg/Q
                         net (fo=2, routed)           0.068     1.670    nolabel_line49/inc_samplecounter_reg_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I3_O)        0.099     1.769 r  nolabel_line49/samplecounter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.769    nolabel_line49/samplecounter[1]_i_1_n_0
    SLICE_X1Y13          FDRE                                         r  nolabel_line49/samplecounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.861     1.988    nolabel_line49/clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  nolabel_line49/samplecounter_reg[1]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y13          FDRE (Hold_fdre_C_D)         0.092     1.566    nolabel_line49/samplecounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y73   clkCount2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y73   clkCount2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y74   clkCount2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y60   clkCount3_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y60   clkCount3_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y63   clkCount3_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y61   clkCount3_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y63   clkCount3_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y61   clkCount3_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y78   position_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y70   colourPos_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y78   position_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y70   colourPos_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y70   colourPos_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y70   colourPos_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y78   position_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y78   position_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y74   clkCount2_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y62   clkCount3_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y73   clkCount2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y73   clkCount2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y74   clkCount2_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y60   clkCount3_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y60   clkCount3_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y63   clkCount3_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y61   clkCount3_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y63   clkCount3_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y61   clkCount3_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y62   clkCount3_reg[16]/C



