{"sha": "8c775bf447e190024fa08c55e38db94dd013a393", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6OGM3NzViZjQ0N2UxOTAwMjRmYTA4YzU1ZTM4ZGI5NGRkMDEzYTM5Mw==", "commit": {"author": {"name": "Christophe Lyon", "email": "christophe.lyon@linaro.org", "date": "2020-09-25T10:40:18Z"}, "committer": {"name": "Christophe Lyon", "email": "christophe.lyon@linaro.org", "date": "2020-09-25T10:41:14Z"}, "message": "testsuite: [aarch64] Fix aarch64/advsimd-intrinsics/v{trn,uzp,zip}_half.c\n\nSince r11-3402 (g:65c9878641cbe0ed898aa7047b7b994e9d4a5bb1), the\nvtrn_half, vuzp_half and vzip_half started failing with\n\nvtrn_half.c:76:17: error: redeclaration of 'vector_float64x2' with no linkage\nvtrn_half.c:77:17: error: redeclaration of 'vector2_float64x2' with no linkage\nvtrn_half.c:80:17: error: redeclaration of 'vector_res_float64x2' with no linkage\n\nThis is because r11-3402 now always declares float64x2 variables for\naarch64, leading to a duplicate declaration in these testcases.\n\nThe fix is simply to remove these now useless declarations.\n\nThese tests are skipped on arm*, so there is no impact on that target.\n\n2020-09-25  Christophe Lyon  <christophe.lyon@linaro.org>\n\n\tgcc/testsuite/\n\tPR target/71233\n\t* gcc.target/aarch64/advsimd-intrinsics/vtrn_half.c: Remove\n\tdeclarations of vector, vector2, vector_res for float64x2 type.\n\t* gcc.target/aarch64/advsimd-intrinsics/vuzp_half.c: Likewise.\n\t* gcc.target/aarch64/advsimd-intrinsics/vzip_half.c: Likewise.", "tree": {"sha": "17f8721c045b0d803e2e5b2d903b9a82a13585fd", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/17f8721c045b0d803e2e5b2d903b9a82a13585fd"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/8c775bf447e190024fa08c55e38db94dd013a393", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/8c775bf447e190024fa08c55e38db94dd013a393", "html_url": "https://github.com/Rust-GCC/gccrs/commit/8c775bf447e190024fa08c55e38db94dd013a393", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/8c775bf447e190024fa08c55e38db94dd013a393/comments", "author": null, "committer": null, "parents": [{"sha": "499b63048acd5e9ffd3c04061b531f6bf851dc00", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/499b63048acd5e9ffd3c04061b531f6bf851dc00", "html_url": "https://github.com/Rust-GCC/gccrs/commit/499b63048acd5e9ffd3c04061b531f6bf851dc00"}], "stats": {"total": 9, "additions": 0, "deletions": 9}, "files": [{"sha": "25a0f1985182151546e5b8769c239f35f99911ce", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vtrn_half.c", "status": "modified", "additions": 0, "deletions": 3, "changes": 3, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/8c775bf447e190024fa08c55e38db94dd013a393/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvtrn_half.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/8c775bf447e190024fa08c55e38db94dd013a393/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvtrn_half.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvtrn_half.c?ref=8c775bf447e190024fa08c55e38db94dd013a393", "patch": "@@ -73,11 +73,8 @@ void exec_vtrn_half (void)\n   /* Input vector can only have 64 bits.  */\n   DECL_VARIABLE_ALL_VARIANTS(vector);\n   DECL_VARIABLE_ALL_VARIANTS(vector2);\n-  DECL_VARIABLE(vector, float, 64, 2);\n-  DECL_VARIABLE(vector2, float, 64, 2);\n \n   DECL_VARIABLE_ALL_VARIANTS(vector_res);\n-  DECL_VARIABLE(vector_res, float, 64, 2);\n \n   clean_results ();\n   /* We don't have vtrn1_T64x1, so set expected to the clean value.  */"}, {"sha": "2e6b666b71d329a75eca9a42a4482683dc455a56", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vuzp_half.c", "status": "modified", "additions": 0, "deletions": 3, "changes": 3, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/8c775bf447e190024fa08c55e38db94dd013a393/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvuzp_half.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/8c775bf447e190024fa08c55e38db94dd013a393/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvuzp_half.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvuzp_half.c?ref=8c775bf447e190024fa08c55e38db94dd013a393", "patch": "@@ -70,11 +70,8 @@ void exec_vuzp_half (void)\n   /* Input vector can only have 64 bits.  */\n   DECL_VARIABLE_ALL_VARIANTS(vector);\n   DECL_VARIABLE_ALL_VARIANTS(vector2);\n-  DECL_VARIABLE(vector, float, 64, 2);\n-  DECL_VARIABLE(vector2, float, 64, 2);\n \n   DECL_VARIABLE_ALL_VARIANTS(vector_res);\n-  DECL_VARIABLE(vector_res, float, 64, 2);\n \n   clean_results ();\n   /* We don't have vuzp1_T64x1, so set expected to the clean value.  */"}, {"sha": "ef42451c82e019e231dfe3a94d8faf9a89c3793e", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vzip_half.c", "status": "modified", "additions": 0, "deletions": 3, "changes": 3, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/8c775bf447e190024fa08c55e38db94dd013a393/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvzip_half.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/8c775bf447e190024fa08c55e38db94dd013a393/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvzip_half.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvzip_half.c?ref=8c775bf447e190024fa08c55e38db94dd013a393", "patch": "@@ -73,11 +73,8 @@ void exec_vzip_half (void)\n   /* Input vector can only have 64 bits.  */\n   DECL_VARIABLE_ALL_VARIANTS(vector);\n   DECL_VARIABLE_ALL_VARIANTS(vector2);\n-  DECL_VARIABLE(vector, float, 64, 2);\n-  DECL_VARIABLE(vector2, float, 64, 2);\n \n   DECL_VARIABLE_ALL_VARIANTS(vector_res);\n-  DECL_VARIABLE(vector_res, float, 64, 2);\n \n   clean_results ();\n   /* We don't have vzip1_T64x1, so set expected to the clean value.  */"}]}