Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Mar 21 14:52:39 2022
| Host         : LAPTOP-5I742T0T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file alu_timing_summary_routed.rpt -pb alu_timing_summary_routed.pb -rpx alu_timing_summary_routed.rpx -warn_on_violation
| Design       : alu
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.362        0.000                      0                    7        0.394        0.000                      0                    7        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.362        0.000                      0                    7        0.394        0.000                      0                    7        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.362ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.394ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.362ns  (required time - arrival time)
  Source:                 b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            z_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.609ns  (logic 1.586ns (34.408%)  route 3.023ns (65.592%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.695     5.297    clk_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.456     5.753 r  b_reg[1]/Q
                         net (fo=2, routed)           1.147     6.901    b_reg_n_0_[1]
    SLICE_X1Y120         LUT3 (Prop_lut3_I0_O)        0.124     7.025 r  y[3]_i_5/O
                         net (fo=1, routed)           0.000     7.025    y[3]_i_5_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.605 f  y_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.757     8.362    data0[2]
    SLICE_X0Y120         LUT6 (Prop_lut6_I5_O)        0.302     8.664 f  y[2]_i_1/O
                         net (fo=2, routed)           1.119     9.783    y_ans[2]
    SLICE_X0Y119         LUT6 (Prop_lut6_I1_O)        0.124     9.907 r  z_i_1/O
                         net (fo=1, routed)           0.000     9.907    z_i_1_n_0
    SLICE_X0Y119         FDRE                                         r  z_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.578    15.000    clk_IBUF_BUFG
    SLICE_X0Y119         FDRE                                         r  z_reg/C
                         clock pessimism              0.275    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X0Y119         FDRE (Setup_fdre_C_D)        0.029    15.269    z_reg
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                          -9.907    
  -------------------------------------------------------------------
                         slack                                  5.362    

Slack (MET) :             5.706ns  (required time - arrival time)
  Source:                 b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 1.462ns (35.065%)  route 2.707ns (64.935%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.695     5.297    clk_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.456     5.753 r  b_reg[1]/Q
                         net (fo=2, routed)           1.147     6.901    b_reg_n_0_[1]
    SLICE_X1Y120         LUT3 (Prop_lut3_I0_O)        0.124     7.025 r  y[3]_i_5/O
                         net (fo=1, routed)           0.000     7.025    y[3]_i_5_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.605 r  y_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.757     8.362    data0[2]
    SLICE_X0Y120         LUT6 (Prop_lut6_I5_O)        0.302     8.664 r  y[2]_i_1/O
                         net (fo=2, routed)           0.803     9.467    y_ans[2]
    SLICE_X1Y119         FDRE                                         r  y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.578    15.000    clk_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  y_reg[2]/C
                         clock pessimism              0.275    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X1Y119         FDRE (Setup_fdre_C_D)       -0.067    15.173    y_reg[2]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                          -9.467    
  -------------------------------------------------------------------
                         slack                                  5.706    

Slack (MET) :             5.867ns  (required time - arrival time)
  Source:                 b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.995ns  (logic 1.651ns (41.332%)  route 2.344ns (58.668%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.695     5.297    clk_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.456     5.753 r  b_reg[1]/Q
                         net (fo=2, routed)           1.147     6.901    b_reg_n_0_[1]
    SLICE_X1Y120         LUT3 (Prop_lut3_I0_O)        0.124     7.025 r  y[3]_i_5/O
                         net (fo=1, routed)           0.000     7.025    y[3]_i_5_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.575 r  y_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.575    y_reg[3]_i_2_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.797 r  y_reg[5]_i_2/O[0]
                         net (fo=1, routed)           0.430     8.226    data0[4]
    SLICE_X0Y121         LUT6 (Prop_lut6_I5_O)        0.299     8.525 r  y[4]_i_1/O
                         net (fo=2, routed)           0.766     9.292    y_ans[4]
    SLICE_X0Y119         FDRE                                         r  y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.578    15.000    clk_IBUF_BUFG
    SLICE_X0Y119         FDRE                                         r  y_reg[4]/C
                         clock pessimism              0.275    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X0Y119         FDRE (Setup_fdre_C_D)       -0.081    15.159    y_reg[4]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -9.292    
  -------------------------------------------------------------------
                         slack                                  5.867    

Slack (MET) :             6.123ns  (required time - arrival time)
  Source:                 b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.758ns  (logic 1.767ns (47.016%)  route 1.991ns (52.984%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.695     5.297    clk_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.456     5.753 r  b_reg[1]/Q
                         net (fo=2, routed)           1.147     6.901    b_reg_n_0_[1]
    SLICE_X1Y120         LUT3 (Prop_lut3_I0_O)        0.124     7.025 r  y[3]_i_5/O
                         net (fo=1, routed)           0.000     7.025    y[3]_i_5_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.575 r  y_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.575    y_reg[3]_i_2_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.909 r  y_reg[5]_i_2/O[1]
                         net (fo=1, routed)           0.351     8.260    data0[5]
    SLICE_X0Y121         LUT6 (Prop_lut6_I5_O)        0.303     8.563 r  y[5]_i_1/O
                         net (fo=2, routed)           0.493     9.056    y_ans[5]
    SLICE_X0Y119         FDRE                                         r  y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.578    15.000    clk_IBUF_BUFG
    SLICE_X0Y119         FDRE                                         r  y_reg[5]/C
                         clock pessimism              0.275    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X0Y119         FDRE (Setup_fdre_C_D)       -0.061    15.179    y_reg[5]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                          -9.056    
  -------------------------------------------------------------------
                         slack                                  6.123    

Slack (MET) :             6.142ns  (required time - arrival time)
  Source:                 b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 1.526ns (40.649%)  route 2.228ns (59.351%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.695     5.297    clk_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.456     5.753 r  b_reg[1]/Q
                         net (fo=2, routed)           1.147     6.901    b_reg_n_0_[1]
    SLICE_X1Y120         LUT3 (Prop_lut3_I0_O)        0.124     7.025 r  y[3]_i_5/O
                         net (fo=1, routed)           0.000     7.025    y[3]_i_5_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.665 r  y_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.593     8.258    data0[3]
    SLICE_X0Y120         LUT6 (Prop_lut6_I5_O)        0.306     8.564 r  y[3]_i_1/O
                         net (fo=2, routed)           0.488     9.051    y_ans[3]
    SLICE_X0Y119         FDRE                                         r  y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.578    15.000    clk_IBUF_BUFG
    SLICE_X0Y119         FDRE                                         r  y_reg[3]/C
                         clock pessimism              0.275    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X0Y119         FDRE (Setup_fdre_C_D)       -0.047    15.193    y_reg[3]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                  6.142    

Slack (MET) :             6.488ns  (required time - arrival time)
  Source:                 b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 1.110ns (32.865%)  route 2.267ns (67.135%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.695     5.297    clk_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.456     5.753 r  b_reg[1]/Q
                         net (fo=2, routed)           1.147     6.901    b_reg_n_0_[1]
    SLICE_X1Y120         LUT3 (Prop_lut3_I0_O)        0.124     7.025 r  y[3]_i_5/O
                         net (fo=1, routed)           0.000     7.025    y[3]_i_5_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.252 r  y_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.351     7.603    data0[1]
    SLICE_X0Y120         LUT6 (Prop_lut6_I5_O)        0.303     7.906 r  y[1]_i_1/O
                         net (fo=2, routed)           0.769     8.675    y_ans[1]
    SLICE_X0Y116         FDRE                                         r  y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.582    15.004    clk_IBUF_BUFG
    SLICE_X0Y116         FDRE                                         r  y_reg[1]/C
                         clock pessimism              0.275    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X0Y116         FDRE (Setup_fdre_C_D)       -0.081    15.163    y_reg[1]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -8.675    
  -------------------------------------------------------------------
                         slack                                  6.488    

Slack (MET) :             6.527ns  (required time - arrival time)
  Source:                 b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 1.126ns (33.557%)  route 2.230ns (66.443%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.692     5.294    clk_IBUF_BUFG
    SLICE_X0Y122         FDRE                                         r  b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.456     5.750 r  b_reg[0]/Q
                         net (fo=2, routed)           0.590     6.341    b_reg_n_0_[0]
    SLICE_X1Y120         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.712 r  y_reg[3]_i_2/O[0]
                         net (fo=1, routed)           1.146     7.857    data0[0]
    SLICE_X0Y120         LUT6 (Prop_lut6_I5_O)        0.299     8.156 r  y[0]_i_1/O
                         net (fo=2, routed)           0.493     8.650    y_ans[0]
    SLICE_X0Y116         FDRE                                         r  y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.582    15.004    clk_IBUF_BUFG
    SLICE_X0Y116         FDRE                                         r  y_reg[0]/C
                         clock pessimism              0.275    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X0Y116         FDRE (Setup_fdre_C_D)       -0.067    15.177    y_reg[0]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                  6.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 a_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.459%)  route 0.298ns (61.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.589     1.508    clk_IBUF_BUFG
    SLICE_X1Y120         FDRE                                         r  a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  a_reg[3]/Q
                         net (fo=3, routed)           0.117     1.766    a_reg_n_0_[3]
    SLICE_X0Y120         LUT6 (Prop_lut6_I2_O)        0.045     1.811 r  y[3]_i_1/O
                         net (fo=2, routed)           0.181     1.992    y_ans[3]
    SLICE_X0Y119         FDRE                                         r  y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.860     2.026    clk_IBUF_BUFG
    SLICE_X0Y119         FDRE                                         r  y_reg[3]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X0Y119         FDRE (Hold_fdre_C_D)         0.075     1.598    y_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.186ns (36.636%)  route 0.322ns (63.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.588     1.507    clk_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  a_reg[0]/Q
                         net (fo=2, routed)           0.130     1.779    a_reg_n_0_[0]
    SLICE_X0Y120         LUT6 (Prop_lut6_I2_O)        0.045     1.824 r  y[0]_i_1/O
                         net (fo=2, routed)           0.191     2.015    y_ans[0]
    SLICE_X0Y116         FDRE                                         r  y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.864     2.029    clk_IBUF_BUFG
    SLICE_X0Y116         FDRE                                         r  y_reg[0]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X0Y116         FDRE (Hold_fdre_C_D)         0.070     1.596    y_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 f_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            z_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.231ns (42.044%)  route 0.318ns (57.956%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.589     1.508    clk_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  f_reg[1]/Q
                         net (fo=6, routed)           0.188     1.837    f[1]
    SLICE_X0Y121         LUT6 (Prop_lut6_I4_O)        0.045     1.882 f  y[5]_i_1/O
                         net (fo=2, routed)           0.131     2.013    y_ans[5]
    SLICE_X0Y119         LUT6 (Prop_lut6_I0_O)        0.045     2.058 r  z_i_1/O
                         net (fo=1, routed)           0.000     2.058    z_i_1_n_0
    SLICE_X0Y119         FDRE                                         r  z_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.860     2.026    clk_IBUF_BUFG
    SLICE_X0Y119         FDRE                                         r  z_reg/C
                         clock pessimism             -0.502     1.523    
    SLICE_X0Y119         FDRE (Hold_fdre_C_D)         0.091     1.614    z_reg
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 f_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.186ns (33.660%)  route 0.367ns (66.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.589     1.508    clk_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  f_reg[1]/Q
                         net (fo=6, routed)           0.188     1.837    f[1]
    SLICE_X0Y121         LUT6 (Prop_lut6_I4_O)        0.045     1.882 r  y[5]_i_1/O
                         net (fo=2, routed)           0.179     2.061    y_ans[5]
    SLICE_X0Y119         FDRE                                         r  y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.860     2.026    clk_IBUF_BUFG
    SLICE_X0Y119         FDRE                                         r  y_reg[5]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X0Y119         FDRE (Hold_fdre_C_D)         0.070     1.593    y_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 f_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.186ns (30.692%)  route 0.420ns (69.308%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.589     1.508    clk_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  f_reg[2]/Q
                         net (fo=6, routed)           0.152     1.801    f[2]
    SLICE_X0Y121         LUT6 (Prop_lut6_I0_O)        0.045     1.846 r  y[4]_i_1/O
                         net (fo=2, routed)           0.268     2.114    y_ans[4]
    SLICE_X0Y119         FDRE                                         r  y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.860     2.026    clk_IBUF_BUFG
    SLICE_X0Y119         FDRE                                         r  y_reg[4]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X0Y119         FDRE (Hold_fdre_C_D)         0.066     1.589    y_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 f_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.186ns (27.552%)  route 0.489ns (72.448%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.589     1.508    clk_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  f_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  f_reg[0]/Q
                         net (fo=12, routed)          0.218     1.868    f[0]
    SLICE_X0Y120         LUT6 (Prop_lut6_I1_O)        0.045     1.913 r  y[1]_i_1/O
                         net (fo=2, routed)           0.271     2.184    y_ans[1]
    SLICE_X0Y116         FDRE                                         r  y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.864     2.029    clk_IBUF_BUFG
    SLICE_X0Y116         FDRE                                         r  y_reg[1]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X0Y116         FDRE (Hold_fdre_C_D)         0.066     1.592    y_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 a_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.186ns (25.290%)  route 0.549ns (74.710%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.589     1.508    clk_IBUF_BUFG
    SLICE_X1Y120         FDRE                                         r  a_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  a_reg[2]/Q
                         net (fo=3, routed)           0.165     1.815    a_reg_n_0_[2]
    SLICE_X0Y120         LUT6 (Prop_lut6_I2_O)        0.045     1.860 r  y[2]_i_1/O
                         net (fo=2, routed)           0.384     2.244    y_ans[2]
    SLICE_X1Y119         FDRE                                         r  y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.860     2.026    clk_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  y_reg[2]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X1Y119         FDRE (Hold_fdre_C_D)         0.070     1.593    y_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.650    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y121    a_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y120    a_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y120    a_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y120    a_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y121    a_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y121    a_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y122    b_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y121    b_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y121    b_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y116    y_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y116    y_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y121    a_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y120    a_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y120    a_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y120    a_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y120    a_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y120    a_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y120    a_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y121    a_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y121    a_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y121    a_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y121    a_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y121    b_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y121    b_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y121    b_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y121    b_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y121    a_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y120    a_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y120    a_reg[1]/C



