* PSpice Model Editor - Version 16.0.0

*$
* TPS84621
*****************************************************************************
* (C) Copyright 2012 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: TPS84621
* Date: 16MAR2012
* Model Type: TRANSIENT
* Simulator: PSPICE
* Simulator Version: 16.2.0.p048
* EVM Order Number: TPS84621EVM-692
* EVM Users Guide: SLVU415A–August 2011
* Datasheet: SLVSAW7 –DECEMBER 2011
*
* Model Version: Final 1.00
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web.
*
****************************************************************************
.SUBCKT TPS84621_TRANS AGND_0 AGND_1 AGND_2 AGND_3 INH_UVLO_0 INH_UVLO_1 PGND_0
+  PGND_1 PGND_2 PH_0 PH_1 PH_2 PH_3 PH_4 PH_5 PH_6 PVIN_0 PVIN_1 PVIN_2 PWRGD RT
+  SENSE+ SS_TR STSEL VADJ VIN VOUT_0 VOUT_1 VOUT_2 VOUT_3 VOUT_4 VOUT_5 VOUT_6
+  VOUT_7  
R_R24         AGND_0 AGND_2  1m  
R_R18         PH_0 PH_3  1m  
R_R26         PGND_0 PGND_2  1m  
R_R13         VOUT_0 VOUT_5  1m  
R_R10         VOUT_0 VOUT_2  1m  
R_R17         PH_0 PH_2  1m  
R_R3         RT PGND_0  200k  
R_R23         AGND_0 AGND_1  1m  
C_C4         AGND_0 N16638625  10n  
R_R22         PGND_0 PGND_1  1m  
R_R15         VOUT_0 VOUT_7  1m  
R_R21         PH_0 PH_6  1m  
R_R4         N16638625 COMP  4.99k  
C_C9         STSEL SS_TR  3.3n  
X_U1_U12_U618         U1_SYSCLK U1_U12_N16726160 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U12_U616         U1_U12_N16721150 U1_U12_N16721260 U1_U12_N16721200
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U1_U12_V67         U1_U12_N16721260 0 3
X_U1_U12_U609         U1_ENAB U1_U12_N16726160 U1_U12_N16725776 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U1_U12_C154         0 U1_U12_N16721160  10p  
E_U1_U12_ABM158         U1_U12_N16721310 0 VALUE { {IF(V(U1_LDRV) > 0.5, 1,0)} 
+    }
X_U1_U12_U617         N16735875 U1_OCLOWLIMIT U1_U12_N16721200 U1_SET1
+  U1_U12_N16725776 U1_SET1 DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U1_U12_ABM157         U1_U12_N16721150 0 VALUE { {IF(V(U1_U12_N16721160) >
+  0.5,   
+ V(U1_OCLOW),0)}   }
R_U1_U12_R272         U1_U12_N16721310 U1_U12_N16721160  14.4k  
D_U1_U12_D59         U1_U12_N16721160 U1_U12_N16721310 D_D1 
R_U1_R8         PGND_0 PGND_0  1m  
X_U1_U11_U136         U1_U11_N16496294 U1_U11_N6045102 U1_SDWN OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U11_U603         U1_SDWN U1_U11_N6045130 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U1_U11_V64         U1_U11_N6045018 0 3.85
X_U1_U11_U605         U1_HICCUP U1_U11_HICCUP_N INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_U1_U11_C163         U1_U11_N6045130 U1_U11_N6045136  140.5p  
X_U1_U11_U604         U1_ENAB U1_U11_N16496294 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_U1_U11_R287         0 U1_U11_N6045136  1k  
E_U1_U11_ABM173         U1_SS_DISCH 0 VALUE { {IF(V(SS_TR)  < 54m,0,  
+ IF(V(U1_U11_N6045136) > 0.5,1,0))}   }
X_U1_U11_U827         U1_U11_N6045018 VIN U1_U11_N16630658 U1_U11_N6045102
+  COMPHYS_BASIC_GEN PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
V_U1_U11_V65         U1_U11_N16630658 0 0.15
V_U1_U4_V72         U1_U4_N7406021 0 -0.1mVdc
C_U1_U4_C15         0 U1_U4_N7398492  100n  
X_U1_U4_U2         U1_HICCUP U1_U4_HICCUP_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_U1_U4_ABMII1         U1_U4_N7397984 SS_TR VALUE { {IF(V(U1_U4_N16572832) >
+  0.5,2.3u,0)}    }
G_U1_U4_ABMI5         SS_TR 0 VALUE { {IF(V(U1_SS_DISCH) > 2.5, 1.25e-3,0)}   
+  }
V_U1_U4_V70         U1_U4_N7397984 0 1.7
R_U1_U4_R15         U1_U4_N16639089 U1_U4_N7398492  1  
R_U1_U4_R14         U1_U4_N16569567 U1_VREF_GM  1  
X_U1_U4_U827         U1_U4_HICCUP_N U1_U4_N16637245 U1_U4_N16572832
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U4_U825         U1_SDWN U1_OCB U1_HICCUP U1_U4_N16639089 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_U1_U4_D63         0 SS_TR D_D1 
E_U1_U4_ABM174         U1_U4_N16569567 0 VALUE { IF(V(SS_TR) < 400m, V(SS_TR) -
+  20m,  
+ IF(V(SS_TR) > 1400m, 0.6,  
+ V(SS_TR) - ((0.4331*V(SS_TR)*V(SS_TR)) -(0.02511*V(SS_TR)) - 0.03816)))  }
D_U1_U4_D62         SS_TR U1_U4_N7397984 D_D1 
C_U1_U4_C8         0 SS_TR  0.1p  
C_U1_U4_C14         0 U1_VREF_GM  1n  
X_U1_U4_U1         U1_SDWN U1_U4_N16637245 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U4_S68    U1_U4_N7398492 0 SS_TR U1_U4_N7406021 SoftStart_U1_U4_S68 
R_U1_U5_R4         0 COMP  2.384MEG  
C_U1_U5_C11         0 U1_OCB  1n  
V_U1_U5_V5         U1_U5_N7407325 0 0.25
G_U1_U5_ABM2I3         0 U1_U5_N7406901 VALUE { {V(U1_VREF_GM) -
+  V(U1_VSENSEINT)}    }
C_U1_U5_C10         0 U1_U5_N7406901  79.6n  
R_U1_U5_R12         U1_U5_N7406885 U1_OCB  1  
E_U1_U5_ABM8         U1_U5_N7406885 0 VALUE { {IF(V(COMP) > 1.5,5,0)}    }
D_U1_U5_D10         COMP U1_U5_N7407271 D_D 
D_U1_U5_D9         U1_U5_N7407325 COMP D_D 
G_U1_U5_ABM2I1         0 COMP VALUE { {LIMIT((V(U1_U5_N7406901) - V(0))*1300u,
+  -110u,110u)}    }
R_U1_U5_R7         0 U1_U5_N7406901  1  
V_U1_U5_V6         U1_U5_N7407271 0 1.5
C_U1_U5_C5         0 COMP  20.64p  
E_U1_U10_ABM8         U1_U10_N16764636 0 VALUE { {IF(V(COMP) > 1.35,1,0)}    }
V_U1_U10_V2         U1_U10_N16742499 0 512.5
X_U1_U10_U614         U1_U10_N16764636 U1_SYSCLK U1_U10_HICCUP_N
+  U1_U10_N16770690 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U10_U607         U1_U10_N51695 U1_U10_N16740659 INV_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=10u
R_U1_U10_R3         U1_U10_N16747883 U1_U10_N16747937  1  
R_U1_U10_R2         U1_U10_N51695 U1_HICCUP  1  
X_U1_U10_U612         U1_U10_N16747961 U1_U10_N16747969 U1_U10_N16747937
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U10_U613         U1_SDWN U1_U10_H_END U1_U10_N16753229 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U1_U10_V3         U1_U10_N16748025 0 16400
X_U1_U10_U28         U1_HICCUP U1_SYSCLK U1_U10_N16747819 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U10_U608         U1_U10_N51695 U1_U10_N16740659 U1_U10_N47452
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_U1_U10_D10         U1_U10_N09606 U1_U10_N16743145 D_D1 
X_U1_U10_U27         U1_U10_N16747819 U1_U10_N16748095 U1_U10_N16748133
+  MONONEG_PS PARAMS: PW=500e-9
V_U1_U10_V4         U1_U10_N16747969 0 16384.5
E_U1_U10_ABM9         U1_U10_N16793081 0 VALUE { {IF(V(COMP) > 1,1,0)}    }
X_U1_U10_S2    U1_U10_N16735952 0 U1_U10_N09606 0 Hiccup_U1_U10_S2 
X_U1_U10_U30         U1_U10_N16741497 U1_U10_N16753229 U1_HICCUP
+  U1_U10_HICCUP_N SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U1_U10_C2         0 U1_U10_N51695  1n  
G_U1_U10_G3         0 U1_U10_N09606 U1_U10_N179884 0 1
C_U1_U10_C1         0 U1_U10_N09606  500n IC=0 
C_U1_U10_C4         0 U1_U10_N16747883  1n  
C_U1_U10_C3         0 U1_U10_N16747961  500n IC=0 
X_U1_U10_U611         U1_U10_N16747883 U1_U10_N16747875 U1_U10_H_END
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U10_U25         U1_U10_N16770690 U1_U10_N179884 U1_U10_N180928 MONONEG_PS
+  PARAMS: PW=500e-9
R_U1_U10_R4         0 U1_U10_N16778348  1e8  
X_U1_U10_U610         U1_U10_N16747883 U1_U10_N16747875 INV_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=10u
D_U1_U10_D11         U1_U10_N16747961 U1_U10_N16748025 D_D1 
X_U1_U10_U609         U1_U10_N09606 U1_U10_N16742499 U1_U10_N16741497
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U10_U26         U1_U10_N16793081 U1_U10_N16787205 U1_U10_N16778348
+  MONONEG_PS PARAMS: PW=10e-6
R_U1_U10_R6         0 U1_U10_N180928  1e8  
V_U1_U10_V1         U1_U10_N16743145 0 520
X_U1_U10_S3    U1_U10_H_END 0 U1_U10_N16747961 0 Hiccup_U1_U10_S3 
X_U1_U10_U615         U1_U10_N16787205 U1_U10_N47452 U1_U10_N16735952
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U1_U10_R7         0 U1_U10_N16748133  1e8  
G_U1_U10_G4         0 U1_U10_N16747961 U1_U10_N16748095 0 1
V_U1_V47         U1_SET0 0 0Vdc
X_U1_U3_S27    U1_U3_N16664960 0 U1_U3_N16664880 0 Oscillator_U1_U3_S27 
E_U1_U3_ABM4         U1_ISLOPE 0 VALUE { MAX(V(U1_U3_N16664880)-0.4,0)*1.875u  
+   }
X_U1_U3_F2    U1_U3_N16664868 U1_U3_N16664858 U1_U3_N16664888 U1_U3_N16664880
+  Oscillator_U1_U3_F2 
C_U1_U3_C80         U1_U3_N16664880 0  5.1377p  
X_U1_U3_U135         U1_SYSCLK U1_U3_N16664740 BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
X_U1_U3_U131         U1_U3_RAMP U1_U3_N16664744 U1_SYSCLK COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U3_F1    RT U1_U3_N16664868 U1_U3_N16664888 U1_U3_RAMP Oscillator_U1_U3_F1
+  
X_U1_U3_S26    U1_U3_N16665088 0 U1_U3_RAMP 0 Oscillator_U1_U3_S26 
V_U1_U3_V44         U1_U3_N16664858 0 0.5
V_U1_U3_V45         U1_U3_N16664888 0 5
C_U1_U3_C79         U1_U3_RAMP 0  5.1377p  
X_U1_U3_U134         U1_SDWN U1_U3_N16664740 U1_U3_N16665088 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_U1_U3_D12         U1_U3_N16664880 U1_U3_N16664888 D_D1 
D_U1_U3_D11         U1_U3_RAMP U1_U3_N16664888 D_D1 
V_U1_U3_V46         U1_U3_N16664744 0 2
X_U1_U3_U136         U1_SDWN U1_SYSCLK U1_U3_N16664960 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U1_V46         U1_SET1 0 1
V_U1_U9_V5         U1_U9_N16633294 0 0.6Vdc
V_U1_U9_V2         U1_U9_N16624483 0 0.564Vdc
X_U1_U9_U2         U1_VSENSEINT U1_U9_N16624483 U1_U9_N16624491 U1_U9_UVP
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U1_U9_V3         U1_U9_N16625442 0 0.636Vdc
X_U1_U9_U614         VIN U1_U9_N16633294 U1_U9_N16633723 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_U1_U9_V1         U1_U9_N16624491 0 0.018Vdc
V_U1_U9_V4         U1_U9_N16625450 0 0.018Vdc
C_U1_U9_C160         0 U1_U9_N16630346  2n  
E_U1_U9_ABM164         U1_U9_N16621864 0 VALUE { V(VADJ)    }
X_U1_U9_U3         U1_U9_N16625442 U1_VSENSEINT U1_U9_N16625450 U1_OVP
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U1_U9_R284         U1_U9_N16630509 U1_U9_N16630346  14k  
R_U1_U9_R282         U1_U9_N16621864 U1_VSENSEINT  1  
X_U1_U9_U611         U1_SDWN U1_U9_N16557840 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U9_U615         U1_U9_N16630695 U1_U9_N16633723 U1_U9_N16634012
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U1_U9_C159         0 U1_VSENSEINT  1n  
X_U1_U9_U612         U1_U9_UVP U1_OVP U1_U9_N16557840 U1_U9_N16630509
+  NAND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U9_S19    U1_U9_N16634012 0 PWRGD 0 PGOOD_U1_U9_S19 
X_U1_U9_U613         U1_U9_N16630346 U1_U9_N16630695 BUF_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_U1_U1_V2         U1_U1_N16623972 0 1.2Vdc
D_U1_U1_D9         INH_UVLO_0 VIN D_D1 
R_U1_U1_R256         INH_UVLO_0 U1_U1_N7335522  100MEG  
X_U1_U1_U2         INH_UVLO_0 U1_U1_N16623972 U1_U1_N16623980 U1_ENAB
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
G_U1_U1_ABMII1         VIN INH_UVLO_0 VALUE { {1.15u+ 3.4u*V(U1_ENAB)}    }
D_U1_U1_D8         INH_UVLO_0 U1_U1_N7335522 D_D1 
E_U1_U1_ABM173         U1_U1_N7335522 0 VALUE { {IF(V(VIN) > 4,3,0)}    }
V_U1_U1_V1         U1_U1_N16623980 0 0.04Vdc
C_U1_U7_C171         0 U1_U7_N16490100  1n  
X_U1_U7_U823         U1_U7_N16497188 U1_PWM_CLK U1_U7_N16489522 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U7_U822         U1_PWM_CLK U1_U7_N16497188 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=15n
R_U1_U7_R273         U1_U7_N16489586 U1_U7_N16490100  1  
X_U1_U7_U827         U1_U7_N16509390 U1_PWM_CLK U1_U7_N16509288 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U1_U7_C177         0 U1_U7_INDELAYED2  10p  
X_U1_U7_U826         U1_PWM_CLK U1_U7_N16509390 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=15n
R_U1_U7_R272         U1_U7_N16489522 U1_U7_INDELAYED1  13.68k  
D_U1_U7_D9         U1_U7_N16489522 U1_U7_INDELAYED1 D_D 
X_U1_U7_U824         U1_U7_N16489522 U1_U7_INDELAYED1 U1_PWM_CLK U1_U7_OR2OUT1
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U1_U7_C172         0 U1_U7_INDELAYED1  10p  
E_U1_U7_ABM13         U1_U7_N16489586 0 VALUE { IF(V(COMP) <0.55 ,1,0)    }
X_U1_U7_U825         U1_U7_N16509288 U1_U7_INDELAYED2 U1_PWM_CLK U1_U7_OR2OUT2
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U7_U6         U1_U7_OR2OUT1 U1_U7_OR2OUT2 U1_U7_N16490100 U1_PWM_FINAL
+  MUX2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U1_U7_R276         U1_U7_N16509288 U1_U7_INDELAYED2  18k  
D_U1_U7_D10         U1_U7_N16509288 U1_U7_INDELAYED2 D_D 
D_U1_U8_D10         PH U1_U8_N16831494 D_D 
X_U1_U8_S4    U1_U8_N16831584 0 U1_U8_N16831601 U1_LDRV Driver_U1_U8_S4 
C_U1_U8_C77         U1_U8_N16831621 0  18n  
X_U1_U8_S5    U1_U8_N16831587 0 U1_LDRV 0 Driver_U1_U8_S5 
R_U1_U8_R244         U1_U8_N16831519 U1_BOOT_UVLO  1  
X_U1_U8_U612         U1_U8_N16831511 U1_U8_N16831555 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
X_U1_U8_U608         U1_U8_HDRVIN U1_U8_N16831549 U1_U8_N16831496
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U1_U8_ABM167         U1_U8_N16831519 0 VALUE { {IF((V(N16639221) - V(PH)) <
+  2.1,0,1)}    }
X_U1_U8_U609         U1_U8_N16831555 U1_U8_N16831511 U1_U8_N16831498
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U1_U8_V49         U1_U8_N16831601 0 5
X_U1_U8_S3    U1_U8_N16831498 0 U1_HDRV PH Driver_U1_U8_S3 
C_U1_U8_C140         0 U1_BOOT_UVLO  1n  
D_U1_U8_D9         0 PH D_D 
X_U1_U8_U619         U1_U8_SDWN_N U1_PWM_FINAL U1_U8_N16831621 U1_U8_HDRVIN
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U8_U614         U1_U8_LDRVIN U1_U8_N16831565 U1_U8_N16831584
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U8_U610         U1_U8_HDRVIN U1_U8_N16831511 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U8_S30    U1_HDRV PH U1_U8_N16831494 PH Driver_U1_U8_S30 
X_U1_U8_S31    U1_LDRV 0 PH U1_U8_N16831607 Driver_U1_U8_S31 
X_U1_U8_U617         U1_U8_N16831569 U1_U8_N16831571 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
C_U1_U8_C78         U1_U8_N16831628 0  18n  
X_U1_U8_U620         U1_U8_BOOT_ON U1_LDRV_MASK VIN U1_U8_LDRVIN AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U8_U611         U1_U8_HDRVIN U1_U8_N16831549 BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
X_U1_U8_U615         U1_U8_LDRVIN U1_U8_N16831565 BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
E_U1_U8_ABM170         U1_U8_N16831622 0 VALUE { {IF(V(U1_LDRV) > 1.1,0,1)}   
+  }
X_U1_U8_H1    PVIN_0 U1_U8_N16831494 U1_ISW 0 Driver_U1_U8_H1 
X_U1_U8_U621         U1_PWM_FINAL U1_U8_N16831633 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_U1_U8_R245         0 N16639221  10MEG  
E_U1_U8_ABM79         U1_U8_N16831630 0 VALUE { {IF((V(U1_HDRV) - V(PH)) > 1.1 
+  
+ ,0,1)}   }
X_U1_U8_U616         U1_U8_LDRVIN U1_U8_N16831569 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U8_S34    U1_U8_BOOT_ON 0 N16639221 VIN Driver_U1_U8_S34 
X_U1_U8_U622         U1_U8_SDWN_N U1_U8_N16831633 U1_OCLOWLIMIT U1_U8_N16831628
+  U1_U8_BOOT_ON AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U8_U613         U1_SDWN U1_U8_SDWN_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U1_U8_R144         U1_U8_N16831630 U1_U8_N16831628  1  
X_U1_U8_H2    U1_U8_N16831607 0 0 U1_OCLOW Driver_U1_U8_H2 
X_U1_U8_U618         U1_U8_N16831571 U1_U8_N16831569 U1_U8_N16831587
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U8_S2    U1_U8_N16831496 0 N16639221 U1_HDRV Driver_U1_U8_S2 
R_U1_U8_R143         U1_U8_N16831622 U1_U8_N16831621  1  
X_U1_U6_U624         U1_U6_2 U1_U6_N16645498 U1_U6_CLK2 U1_U6_1 U1_SDWN U1_SET0
+  DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U6_U612         SS_TR U1_U6_N16599550 U1_U6_N16599500 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U6_U626         U1_SDWN U1_U6_SDWN_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U6_U643         U1_U6_N16864392 U1_U6_N16846021 U1_U6_N16650498
+  U1_U6_N16848187 OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U6_U632         U1_U6_2 U1_U6_S_HIGH U1_U6_N16650498 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U6_U617         U1_SDWN U1_U6_SDWN_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U6_U639         U1_U6_CLK U1_U6_CLK1 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=150n
R_U1_U6_R255         U1_U6_N16489395 U1_U6_N16489275  14.4k  
E_U1_U6_ABM154         U1_U6_SLEEP_N 0 VALUE { {IF(V(SS_TR) > 1.4,  
+ V(U1_U6_N16864392),V(U1_U6_N16848187))}   }
E_U1_U6_ABM164         U1_U6_ICTRL 0 VALUE { (((V(COMP)
+  -0.25)/62.5k)-V(U1_ISLOPE))*1000000    }
X_U1_U6_U618         U1_LDRV U1_U6_N16871331 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U6_U633         U1_SDWN U1_U6_SDWN_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U1_U6_C146         0 U1_U6_N16489275  5p  
X_U1_U6_U616         U1_HDRV U1_U6_N16871314 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U6_U619         N16871318 U1_U6_LDRV_MASK_2P0 U1_U6_N16871326 U1_SET1
+  U1_U6_N16871314 U1_U6_SDWN_N DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U6_U625         SS_TR U1_U6_N16871305 U1_U6_N16871293 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U6_U622         U1_U6_1 N16861891 U1_U6_CLK1 PH U1_SDWN U1_SET0
+  DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U6_U640         U1_U6_CLK U1_U6_CLK2 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=120n
X_U1_U6_U600         U1_U6_ICTRL U1_U6_ISWF U1_U6_CTRL COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U1_U6_U630         U1_U6_CTRL U1_U6_SLEEP_N U1_U6_SKIP_N AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U1_U6_V83         U1_U6_N16871305 0 1.4
V_U1_U6_V81         U1_U6_N16589086 0 10
X_U1_U6_U638         U1_SYSCLK U1_U6_CLK N16775582 MONONEG_PS PARAMS: PW=200n
X_U1_U6_U603         U1_PWM_CLK N16528816 U1_SYSCLK U1_SET1 U1_U6_CLK_LOW
+  U1_SET1 DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U1_U6_ABM151         U1_U6_N16489395 0 VALUE { {IF(V(U1_HDRV) > 0.5, 1,0)}   
+  }
V_U1_U6_V82         U1_U6_N16599550 0 1.4
X_U1_U6_U627         U1_U6_SDWN_N U1_U6_N16871293 U1_LDRV_MASK AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U6_U621         U1_U6_CBC_ILIMIT U1_U6_VALLEY_ILIMIT U1_U6_N16621792
+  U1_U6_ILIM AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U6_U629         U1_VREF_GM U1_U6_N16801909 U1_U6_S_HIGH COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U6_U606         COMP U1_U6_N16744471 U1_U6_N16864392 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
D_U1_U6_D58         U1_U6_N16489275 U1_U6_N16489395 D_D1 
X_U1_U6_U620         U1_HICCUP U1_U6_N16621792 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U6_U628         U1_VREF_GM U1_VSENSEINT U1_U6_HIGH COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_U1_U6_V80         U1_U6_N16589002 0 11
V_U1_U6_V85         U1_U6_N16801909 U1_VSENSEINT 0.01
X_U1_U6_U614         U1_HDRV U1_U6_N16599634 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U6_U608         U1_U6_N16589086 U1_ISW U1_U6_N16591585 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U6_U631         U1_U6_HIGH U1_U6_N16645498 U1_U6_N16846021 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U6_U611         U1_SDWN U1_U6_N16599500 N16899834 U1_U6_PBIAS
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U6_U610         U1_U6_N16591585 U1_HDRV U1_U6_VALLEY_ILIMIT OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U6_U623         U1_U6_N16871331 U1_U6_PBIAS U1_U6_N16871326 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U6_U613         U1_U6_LDRV_MASK_1P0 N16868998 U1_U6_N16599634 U1_U6_PBIAS
+  U1_U6_N16599634 U1_U6_SDWN_N DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U1_U6_ABM152         U1_U6_ISWF 0 VALUE { {IF(V(U1_U6_N16489275) > 0.5,  
+ V(U1_ISW),-50)}   }
X_U1_U6_U609         U1_U6_SKIP_N U1_U6_ILIM U1_OVP U1_BOOT_UVLO U1_U6_CLK_LOW
+  AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U1_U6_V84         U1_U6_N16744471 0 0.25
X_U1_U6_U604         U1_U6_N16589002 U1_ISW U1_U6_CBC_ILIMIT COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_R12         VOUT_0 VOUT_4  1m  
C_C3         PH N16639221  100n  
R_R7         PVIN_1 PVIN_0  1m  
L_L1         PH VOUT_0  1.125u  
C_C5         PVIN_0 AGND_0  100n  
R_R6         INH_UVLO_1 INH_UVLO_0  1m  
R_R5         VADJ SENSE+  1.43k  
R_R20         PH_0 PH_5  1m  
R_R16         PH_0 PH_1  1m  
R_R9         VOUT_0 VOUT_1  1m  
R_R25         AGND_0 AGND_3  1m  
V_V46         PH PH_0 0
R_R14         VOUT_0 VOUT_6  1m  
R_R19         PH_0 PH_4  1m  
R_R11         VOUT_0 VOUT_3  1m  
R_R8         PVIN_2 PVIN_0  1m  
.IC         V(SS_TR )=0
.IC         V(INH_UVLO_0 )=0
.ENDS TPS84621_TRANS
*$
.subckt SoftStart_U1_U4_S68 1 2 3 4  
S_U1_U4_S68         3 4 1 2 _U1_U4_S68
RS_U1_U4_S68         1 2 1G
.MODEL         _U1_U4_S68 VSWITCH Roff=100e6 Ron=3571 Voff=0.2 Von=0.8
.ends SoftStart_U1_U4_S68
*$
.subckt Hiccup_U1_U10_S2 1 2 3 4  
S_U1_U10_S2         3 4 1 2 _U1_U10_S2
RS_U1_U10_S2         1 2 1G
.MODEL         _U1_U10_S2 VSWITCH Roff=1e6 Ron=1.0 Voff=0.25 Von=0.75
.ends Hiccup_U1_U10_S2
*$
.subckt Hiccup_U1_U10_S3 1 2 3 4  
S_U1_U10_S3         3 4 1 2 _U1_U10_S3
RS_U1_U10_S3         1 2 1G
.MODEL         _U1_U10_S3 VSWITCH Roff=1e6 Ron=1.0 Voff=0.25 Von=0.75
.ends Hiccup_U1_U10_S3
*$
.subckt Oscillator_U1_U3_S27 1 2 3 4  
S_U1_U3_S27         3 4 1 2 _U1_U3_S27
RS_U1_U3_S27         1 2 1G
.MODEL         _U1_U3_S27 VSWITCH Roff=100e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Oscillator_U1_U3_S27
*$
.subckt Oscillator_U1_U3_F2 1 2 3 4  
F_U1_U3_F2         3 4 VF_U1_U3_F2 -1
VF_U1_U3_F2         1 2 0V
.ends Oscillator_U1_U3_F2
*$
.subckt Oscillator_U1_U3_F1 1 2 3 4  
F_U1_U3_F1         3 4 VF_U1_U3_F1 -1
VF_U1_U3_F1         1 2 0V
.ends Oscillator_U1_U3_F1
*$
.subckt Oscillator_U1_U3_S26 1 2 3 4  
S_U1_U3_S26         3 4 1 2 _U1_U3_S26
RS_U1_U3_S26         1 2 1G
.MODEL         _U1_U3_S26 VSWITCH Roff=100e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Oscillator_U1_U3_S26
*$
.subckt PGOOD_U1_U9_S19 1 2 3 4  
S_U1_U9_S19         3 4 1 2 _U1_U9_S19
RS_U1_U9_S19         1 2 1G
.MODEL         _U1_U9_S19 VSWITCH Roff=100e6 Ron=50 Voff=0.2 Von=0.8
.ends PGOOD_U1_U9_S19
*$
.subckt Driver_U1_U8_S4 1 2 3 4  
S_U1_U8_S4         3 4 1 2 _U1_U8_S4
RS_U1_U8_S4         1 2 1G
.MODEL         _U1_U8_S4 VSWITCH Roff=1e6 Ron=2 Voff=0.2 Von=0.8
.ends Driver_U1_U8_S4
*$
.subckt Driver_U1_U8_S5 1 2 3 4  
S_U1_U8_S5         3 4 1 2 _U1_U8_S5
RS_U1_U8_S5         1 2 1G
.MODEL         _U1_U8_S5 VSWITCH Roff=1e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Driver_U1_U8_S5
*$
.subckt Driver_U1_U8_S3 1 2 3 4  
S_U1_U8_S3         3 4 1 2 _U1_U8_S3
RS_U1_U8_S3         1 2 1G
.MODEL         _U1_U8_S3 VSWITCH Roff=1e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Driver_U1_U8_S3
*$
.subckt Driver_U1_U8_S30 1 2 3 4  
S_U1_U8_S30         3 4 1 2 _U1_U8_S30
RS_U1_U8_S30         1 2 1G
.MODEL         _U1_U8_S30 VSWITCH Roff=10e6 Ron=32m Voff=0.4 Von=1.1
.ends Driver_U1_U8_S30
*$
.subckt Driver_U1_U8_S31 1 2 3 4  
S_U1_U8_S31         3 4 1 2 _U1_U8_S31
RS_U1_U8_S31         1 2 1G
.MODEL         _U1_U8_S31 VSWITCH Roff=10e6 Ron=19m Voff=0.4 Von=1.1
.ends Driver_U1_U8_S31
*$
.subckt Driver_U1_U8_H1 1 2 3 4  
H_U1_U8_H1         3 4 VH_U1_U8_H1 1
VH_U1_U8_H1         1 2 0V
.ends Driver_U1_U8_H1
*$
.subckt Driver_U1_U8_S34 1 2 3 4  
S_U1_U8_S34         3 4 1 2 _U1_U8_S34
RS_U1_U8_S34         1 2 1G
.MODEL         _U1_U8_S34 VSWITCH Roff=1000e6 Ron=1m Voff=0.2 Von=0.8
.ends Driver_U1_U8_S34
*$
.subckt Driver_U1_U8_H2 1 2 3 4  
H_U1_U8_H2         3 4 VH_U1_U8_H2 -1
VH_U1_U8_H2         1 2 0V
.ends Driver_U1_U8_H2
*$
.subckt Driver_U1_U8_S2 1 2 3 4  
S_U1_U8_S2         3 4 1 2 _U1_U8_S2
RS_U1_U8_S2         1 2 1G
.MODEL         _U1_U8_S2 VSWITCH Roff=1e6 Ron=2 Voff=0.2 Von=0.8
.ends Driver_U1_U8_S2
*$
.model D_D1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1
*$
.model D_D d
+ is=1e-015
+ n=0.01
+ tt=1e-011
*$
.SUBCKT myD_D1 1 2
D1 1 2 DD1
.MODEL DD1 D( IS=1e-15 TT=10p Rs=0.05 N=.1  )
.ENDS myD_D1
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT COMPHYS2_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
+ T=10
EIN INP1 INM1 INP INM 1 
EHYS INM2 INM1 VALUE { IF( V(1) > {VTHRESH},-V(HYS)/2,V(HYS)/2) }
EOUT OUT 0 VALUE { IF( V(INP1)>V(INM2), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 {T*1e-9}
RINP1 INP1 0 10K
RINM2 INM2 0 10K
.ENDS COMPHYS2_BASIC_GEN
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT AND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND4_BASIC_GEN
*$
.SUBCKT NAND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND2_BASIC_GEN
*$
.SUBCKT NAND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND3_BASIC_GEN
*$
.SUBCKT NAND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND4_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT OR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR4_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$
.SUBCKT NOR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR3_BASIC_GEN
*$
.SUBCKT NOR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR4_BASIC_GEN
*$
.SUBCKT NOR5_BASIC_GEN A B C D E Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH} |
+ V(E) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR5_BASIC_GEN
*$
.SUBCKT NOR6_BASIC_GEN A B C D E F Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH} |
+ V(E) > {VTHRESH} |
+ V(F) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR6_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT XOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(A) > {VTHRESH}  ^  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS XOR2_BASIC_GEN
*$
.SUBCKT XNOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(A) > {VTHRESH}  ^  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS XNOR2_BASIC_GEN
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},  
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
**Set has higher priority in this latch
.SUBCKT SRLATCHSHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(S) > {VTHRESH},5,IF(V(R)>{VTHRESH},-5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n 
.IC V(Qint) {VSS}
.ENDS SRLATCHSHP_BASIC_GEN
*$
**Reset has higher priority in this latch
.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S)>{VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n
.IC V(Qint) {VSS}
.ENDS SRLATCHRHP_BASIC_GEN
*$
**Reset has higher priority in this latch and active low set and reset - basically NAND based SR latch
.SUBCKT SBRBLATCHRHP_BASIC_GEN SB RB Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(RB) < {VTHRESH},-5,IF(V(SB) < {VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
.IC V(Qint) {VSS}
.ENDS SBRBLATCHRHP_BASIC_GEN
*$
**Reset has higher priority in this latch and active low set and reset - basically NAND based SR latch
.SUBCKT SBRBLATCHSHP_BASIC_GEN SB RB Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(SB) < {VTHRESH},5,IF(V(RB) < {VTHRESH},-5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
.IC V(Qint) {VSS}
.ENDS SBRBLATCHSHP_BASIC_GEN
*$
.SUBCKT DFFSBRB_SHPBASIC_GEN Q QB CLK D RB SB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
GQ 0 Qint VALUE = {IF(V(SB) < {VTHRESH},5,IF(V(RB)<{VTHRESH},-5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSBRB_SHPBASIC_GEN
*$
.SUBCKT DFFSR_SHPBASIC_GEN Q QB CLK D R S PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} 
GQ 0 Qint VALUE = {IF(V(S) > {VTHRESH},5,IF(V(R) > {VTHRESH},-5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSR_SHPBASIC_GEN
*$
.SUBCKT DFFSBRB_RHPBASIC_GEN Q QB CLK D RB SB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} 
GQ 0 Qint VALUE = {IF(V(RB) < {VTHRESH},-5,IF(V(SB)< {VTHRESH},5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 5
D_D11 0 Qint D_D1 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSBRB_RHPBASIC_GEN
*$
.SUBCKT DFFSR_RHPBASIC_GEN Q QB CLK D R S PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}  
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S) > {VTHRESH},5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSR_RHPBASIC_GEN
*$
.SUBCKT MONONEG_PS in Q Qn PARAMS: PW=1u 
****buffer*********
*Rin in 0 1e11
*Cin in 0 0.01pF
*VS VSUP 0 DC 1
***** boolean ************
*EBUF1 Y1 0 VALUE={IF(V(in) > 0.5, 1, 0)}
*ROUTpp1 Y1 0 1e11
***** add delay lines ****
*XNSW1 Y2 Y1  0 NSW_PS PARAMS: RONval={(PW+1e-15)/(1e-12*0.693)} VTHval=0.5
*XPSW1 Y2 Y1 VSUP PSW_PS PARAMS: RONval={(PW+1e-15)/(1e-12*0.693)} VTHval=0.5
*CDEL1 Y2 0 1pF
*ETHRESH Y3 0 VALUE={IF(V(Y2) > 0.5, 1, 0)}
*ROUTp Y3 0 1e11
** add rise and fall *****
*XNSW2 Y4 Y3 0 NSW_PS PARAMS: RONval=(1e-12/1e-12*2.3) VTHval=0.5
*XPSW2 Y4 Y3 VSUP PSW_PS PARAMS: RONval=(1e-12/1e-12*2.3) VTHval=0.5
*CDEL2 Y4 0 1pF
*************XOR2***********
*EXOR2 P 0 VALUE={IF(V(in) > 0.5 ^ V(Y4) > 0.5 , 1, 0)}
*ROUTpp2 P 0 1e11
***********AND************
*EAND2 Y5 0 VALUE={IF(V(Y4) > 0.5 & V(P) > 0.5 , 0, 1)}
*ROUTpp3 Y5 0 1e11
** add rise and fall *****
*XNSW3 Q Y5 0 NSW_PS PARAMS: RONval=(1e-9/1e-12*2.3) VTHval=0.5
*XPSW3 Q Y5 VSUP PSW_PS PARAMS: RONval=(1e-9/1e-12*2.3) VTHval=0.5
*CDEL3 Q 0 1pF IC=0
***********end of AND2********************
** add rise and fall + inversion *****
*XNSW4 Qn Q 0 NSW_PS PARAMS: RONval=(1e-12/1e-12*2.3) VTHval=0.5
*XPSW4 Qn Q VSUP PSW_PS PARAMS: RONval=(1e-12/1e-12*2.3) VTHval=0.5
*CDEL4 Qn 0 1pF 
*************another take on delay**************
VS VSUP 0 DC 1
GIN VSUP YA VALUE={IF(V(IN)<0.5, V(VSUP)/1000K, 0)}
GDIS YA 0 VALUE={IF(V(IN)<0.5,0, V(YA)/1m)}
CIN YA 0 1n IC=0
RIN YA 0 1e11
EABM1 YTD 0 VALUE={IF(V(YA)> {PW*1000}, 0, 1)}
RYTD YTD 0 1e11
EXOR P 0 VALUE={IF(V(YTD) > 0.5 ^ V(IN) > .5, 1, 0)}
ROUTpp2 P 0 1e11
EAND1 Q1 0 VALUE={ IF(V(P)>0.5 & V(YTD)>0.5, 1, 0)}
Ro1 Q1 Q 1m
Co1 Q 0 1p IC=0
ROUT2 Q 0 1e11
EAND2 Qn1 0 VALUE={ IF(V(Q)>0.5, 0, 1)}
Ro2 Qn1 Qn 1m
Co2 Qn 0 1p
ROUT4 Qn 0 1e11
.ENDS MONONEG_PS
*$
.SUBCKT CESR IN OUT
+ PARAMs:  C=100u ESR=0.01 X=2 IC=0
C	IN 1  {C*X} IC={IC}
RESR	1 OUT {ESR/X}
.ENDS CESR
*$
