Analysis & Synthesis report for MEDTH
Sun Apr 18 20:24:05 2021
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |MEDTH|procesador_medida:THPROC|estado
 10. State Machine - |MEDTH|periferico_i2c:I2C|interfaz_i2c:U1|ctrl_i2c:U1|estado
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for periferico_i2c:I2C|interfaz_periferico:U0|FIFO_dp_256x8:fifo_rd|scfifo:scfifo_component|scfifo_h531:auto_generated|a_dpfifo_4t21:dpfifo|altsyncram_95b1:FIFOram
 17. Source assignments for periferico_i2c:I2C|interfaz_periferico:U0|fifo_256x8_dp:fifo_wr|RAM_DP_256x8:U_MEM|altsyncram:altsyncram_component|altsyncram_utn3:auto_generated
 18. Source assignments for periferico_i2c:I2C|interfaz_i2c:U1|gen_SCL:U0
 19. Parameter Settings for User Entity Instance: Top-level Entity: |MEDTH
 20. Parameter Settings for User Entity Instance: timer:TIMER
 21. Parameter Settings for User Entity Instance: periferico_i2c:I2C|interfaz_periferico:U0|FIFO_dp_256x8:fifo_rd|scfifo:scfifo_component
 22. Parameter Settings for User Entity Instance: periferico_i2c:I2C|interfaz_periferico:U0|fifo_256x8_dp:fifo_wr|RAM_DP_256x8:U_MEM|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: pll_100MHz:\sintesis:PLL|altpll:altpll_component
 24. scfifo Parameter Settings by Entity Instance
 25. altsyncram Parameter Settings by Entity Instance
 26. altpll Parameter Settings by Entity Instance
 27. Port Connectivity Checks: "procesador_medida:THPROC"
 28. Port Connectivity Checks: "timer:TIMER"
 29. Post-Synthesis Netlist Statistics for Top Partition
 30. Elapsed Time Per Partition
 31. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Apr 18 20:24:05 2021       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; MEDTH                                       ;
; Top-level Entity Name              ; MEDTH                                       ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 238                                         ;
;     Total combinational functions  ; 225                                         ;
;     Dedicated logic registers      ; 117                                         ;
; Total registers                    ; 117                                         ;
; Total pins                         ; 4                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,048                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M08SAU169C8G     ;                    ;
; Top-level entity name                                                      ; MEDTH              ; MEDTH              ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                            ;
+-----------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path              ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                           ; Library ;
+-----------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------+
; ../hdl/periferico_i2c/reg_out_SDA.vhd         ; yes             ; User VHDL File               ; C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/reg_out_SDA.vhd         ;         ;
; ../hdl/periferico_i2c/reg_in_SDA.vhd          ; yes             ; User VHDL File               ; C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/reg_in_SDA.vhd          ;         ;
; ../hdl/periferico_i2c/RAM_DP_256x8.vhd        ; yes             ; User Wizard-Generated File   ; C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/RAM_DP_256x8.vhd        ;         ;
; ../hdl/periferico_i2c/periferico_i2c.vhd      ; yes             ; User VHDL File               ; C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/periferico_i2c.vhd      ;         ;
; ../hdl/periferico_i2c/interfaz_periferico.vhd ; yes             ; User VHDL File               ; C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/interfaz_periferico.vhd ;         ;
; ../hdl/periferico_i2c/interfaz_i2c.vhd        ; yes             ; User VHDL File               ; C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/interfaz_i2c.vhd        ;         ;
; ../hdl/periferico_i2c/gen_SCL.vhd             ; yes             ; User VHDL File               ; C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/gen_SCL.vhd             ;         ;
; ../hdl/periferico_i2c/filtro_SDA.vhd          ; yes             ; User VHDL File               ; C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/filtro_SDA.vhd          ;         ;
; ../hdl/periferico_i2c/FIFO_dp_256x8.vhd       ; yes             ; User Wizard-Generated File   ; C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/FIFO_dp_256x8.vhd       ;         ;
; ../hdl/periferico_i2c/fifo_256x8_dp.vhd       ; yes             ; User VHDL File               ; C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/fifo_256x8_dp.vhd       ;         ;
; ../hdl/periferico_i2c/control_i2c.vhd         ; yes             ; User VHDL File               ; C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/control_i2c.vhd         ;         ;
; ../hdl/pll/pll_100MHz.vhd                     ; yes             ; User Wizard-Generated File   ; C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/pll/pll_100MHz.vhd                     ;         ;
; ../hdl/procesador_t_h/procesador_medida.vhd   ; yes             ; User VHDL File               ; C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/procesador_t_h/procesador_medida.vhd   ;         ;
; ../hdl/timer/timer.vhd                        ; yes             ; User VHDL File               ; C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/timer/timer.vhd                        ;         ;
; ../hdl/MEDTH.vhd                              ; yes             ; User VHDL File               ; C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/MEDTH.vhd                              ;         ;
; scfifo.tdf                                    ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf                                                                         ;         ;
; a_regfifo.inc                                 ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_regfifo.inc                                                                      ;         ;
; a_dpfifo.inc                                  ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                                       ;         ;
; a_i2fifo.inc                                  ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                                       ;         ;
; a_fffifo.inc                                  ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_fffifo.inc                                                                       ;         ;
; a_f2fifo.inc                                  ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                                       ;         ;
; aglobal160.inc                                ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc                                                                     ;         ;
; db/scfifo_h531.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/quartus/db/scfifo_h531.tdf                 ;         ;
; db/a_dpfifo_4t21.tdf                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/quartus/db/a_dpfifo_4t21.tdf               ;         ;
; db/altsyncram_95b1.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/quartus/db/altsyncram_95b1.tdf             ;         ;
; db/cmpr_b78.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/quartus/db/cmpr_b78.tdf                    ;         ;
; db/cntr_o2b.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/quartus/db/cntr_o2b.tdf                    ;         ;
; db/cntr_537.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/quartus/db/cntr_537.tdf                    ;         ;
; db/cntr_p2b.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/quartus/db/cntr_p2b.tdf                    ;         ;
; altsyncram.tdf                                ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                     ;         ;
; stratix_ram_block.inc                         ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                              ;         ;
; lpm_mux.inc                                   ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                        ;         ;
; lpm_decode.inc                                ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                     ;         ;
; a_rdenreg.inc                                 ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                      ;         ;
; altrom.inc                                    ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc                                                                         ;         ;
; altram.inc                                    ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc                                                                         ;         ;
; altdpram.inc                                  ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc                                                                       ;         ;
; db/altsyncram_utn3.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/quartus/db/altsyncram_utn3.tdf             ;         ;
; altpll.tdf                                    ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf                                                                         ;         ;
; stratix_pll.inc                               ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_pll.inc                                                                    ;         ;
; stratixii_pll.inc                             ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                                  ;         ;
; cycloneii_pll.inc                             ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                  ;         ;
; db/pll_100mhz_altpll.v                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/quartus/db/pll_100mhz_altpll.v             ;         ;
+-----------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                      ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                              ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 238                                                                                                ;
;                                             ;                                                                                                    ;
; Total combinational functions               ; 225                                                                                                ;
; Logic element usage by number of LUT inputs ;                                                                                                    ;
;     -- 4 input functions                    ; 110                                                                                                ;
;     -- 3 input functions                    ; 55                                                                                                 ;
;     -- <=2 input functions                  ; 60                                                                                                 ;
;                                             ;                                                                                                    ;
; Logic elements by mode                      ;                                                                                                    ;
;     -- normal mode                          ; 169                                                                                                ;
;     -- arithmetic mode                      ; 56                                                                                                 ;
;                                             ;                                                                                                    ;
; Total registers                             ; 117                                                                                                ;
;     -- Dedicated logic registers            ; 117                                                                                                ;
;     -- I/O registers                        ; 0                                                                                                  ;
;                                             ;                                                                                                    ;
; I/O pins                                    ; 4                                                                                                  ;
; Total memory bits                           ; 2048                                                                                               ;
;                                             ;                                                                                                    ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                  ;
;                                             ;                                                                                                    ;
; Total PLLs                                  ; 1                                                                                                  ;
;     -- PLLs                                 ; 1                                                                                                  ;
;                                             ;                                                                                                    ;
; Maximum fan-out node                        ; pll_100MHz:\sintesis:PLL|altpll:altpll_component|pll_100MHz_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 126                                                                                                ;
; Total fan-out                               ; 1322                                                                                               ;
; Average fan-out                             ; 3.66                                                                                               ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                   ; Entity Name         ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |MEDTH                                             ; 225 (1)           ; 117 (0)      ; 2048        ; 0          ; 0            ; 0       ; 0         ; 4    ; 0            ; 0          ; |MEDTH                                                                                                                                                                ; MEDTH               ; work         ;
;    |periferico_i2c:I2C|                            ; 165 (0)           ; 78 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MEDTH|periferico_i2c:I2C                                                                                                                                             ; periferico_i2c      ; work         ;
;       |interfaz_i2c:U1|                            ; 92 (0)            ; 43 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MEDTH|periferico_i2c:I2C|interfaz_i2c:U1                                                                                                                             ; interfaz_i2c        ; work         ;
;          |ctrl_i2c:U1|                             ; 43 (43)           ; 15 (15)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MEDTH|periferico_i2c:I2C|interfaz_i2c:U1|ctrl_i2c:U1                                                                                                                 ; ctrl_i2c            ; work         ;
;          |filtro_SDA:U3|                           ; 9 (9)             ; 9 (9)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MEDTH|periferico_i2c:I2C|interfaz_i2c:U1|filtro_SDA:U3                                                                                                               ; filtro_SDA          ; work         ;
;          |gen_SCL:U0|                              ; 26 (26)           ; 10 (10)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MEDTH|periferico_i2c:I2C|interfaz_i2c:U1|gen_SCL:U0                                                                                                                  ; gen_SCL             ; work         ;
;          |reg_out_SDA:U2|                          ; 14 (14)           ; 9 (9)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MEDTH|periferico_i2c:I2C|interfaz_i2c:U1|reg_out_SDA:U2                                                                                                              ; reg_out_SDA         ; work         ;
;       |interfaz_periferico:U0|                     ; 73 (28)           ; 35 (9)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MEDTH|periferico_i2c:I2C|interfaz_periferico:U0                                                                                                                      ; interfaz_periferico ; work         ;
;          |FIFO_dp_256x8:fifo_rd|                   ; 15 (0)            ; 9 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MEDTH|periferico_i2c:I2C|interfaz_periferico:U0|FIFO_dp_256x8:fifo_rd                                                                                                ; FIFO_dp_256x8       ; work         ;
;             |scfifo:scfifo_component|              ; 15 (0)            ; 9 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MEDTH|periferico_i2c:I2C|interfaz_periferico:U0|FIFO_dp_256x8:fifo_rd|scfifo:scfifo_component                                                                        ; scfifo              ; work         ;
;                |scfifo_h531:auto_generated|        ; 15 (0)            ; 9 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MEDTH|periferico_i2c:I2C|interfaz_periferico:U0|FIFO_dp_256x8:fifo_rd|scfifo:scfifo_component|scfifo_h531:auto_generated                                             ; scfifo_h531         ; work         ;
;                   |a_dpfifo_4t21:dpfifo|           ; 15 (6)            ; 9 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MEDTH|periferico_i2c:I2C|interfaz_periferico:U0|FIFO_dp_256x8:fifo_rd|scfifo:scfifo_component|scfifo_h531:auto_generated|a_dpfifo_4t21:dpfifo                        ; a_dpfifo_4t21       ; work         ;
;                      |cntr_537:usedw_counter|      ; 9 (9)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MEDTH|periferico_i2c:I2C|interfaz_periferico:U0|FIFO_dp_256x8:fifo_rd|scfifo:scfifo_component|scfifo_h531:auto_generated|a_dpfifo_4t21:dpfifo|cntr_537:usedw_counter ; cntr_537            ; work         ;
;          |fifo_256x8_dp:fifo_wr|                   ; 30 (30)           ; 17 (17)      ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MEDTH|periferico_i2c:I2C|interfaz_periferico:U0|fifo_256x8_dp:fifo_wr                                                                                                ; fifo_256x8_dp       ; work         ;
;             |RAM_DP_256x8:U_MEM|                   ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MEDTH|periferico_i2c:I2C|interfaz_periferico:U0|fifo_256x8_dp:fifo_wr|RAM_DP_256x8:U_MEM                                                                             ; RAM_DP_256x8        ; work         ;
;                |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MEDTH|periferico_i2c:I2C|interfaz_periferico:U0|fifo_256x8_dp:fifo_wr|RAM_DP_256x8:U_MEM|altsyncram:altsyncram_component                                             ; altsyncram          ; work         ;
;                   |altsyncram_utn3:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MEDTH|periferico_i2c:I2C|interfaz_periferico:U0|fifo_256x8_dp:fifo_wr|RAM_DP_256x8:U_MEM|altsyncram:altsyncram_component|altsyncram_utn3:auto_generated              ; altsyncram_utn3     ; work         ;
;    |pll_100MHz:\sintesis:PLL|                      ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MEDTH|pll_100MHz:\sintesis:PLL                                                                                                                                       ; pll_100MHz          ; work         ;
;       |altpll:altpll_component|                    ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MEDTH|pll_100MHz:\sintesis:PLL|altpll:altpll_component                                                                                                               ; altpll              ; work         ;
;          |pll_100MHz_altpll:auto_generated|        ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MEDTH|pll_100MHz:\sintesis:PLL|altpll:altpll_component|pll_100MHz_altpll:auto_generated                                                                              ; pll_100MHz_altpll   ; work         ;
;    |procesador_medida:THPROC|                      ; 10 (10)           ; 13 (13)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MEDTH|procesador_medida:THPROC                                                                                                                                       ; procesador_medida   ; work         ;
;    |timer:TIMER|                                   ; 49 (49)           ; 26 (26)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MEDTH|timer:TIMER                                                                                                                                                    ; timer               ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; periferico_i2c:I2C|interfaz_periferico:U0|fifo_256x8_dp:fifo_wr|RAM_DP_256x8:U_MEM|altsyncram:altsyncram_component|altsyncram_utn3:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MEDTH|procesador_medida:THPROC|estado                                                                                                                            ;
+--------------------------+-------------------------+--------------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name                     ; estado.chequeo_fin_escr ; estado.comando_escritura ; estado.escritura4 ; estado.escritura3 ; estado.escritura2 ; estado.escritura1 ; estado.espera_tic ;
+--------------------------+-------------------------+--------------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; estado.espera_tic        ; 0                       ; 0                        ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; estado.escritura1        ; 0                       ; 0                        ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; estado.escritura2        ; 0                       ; 0                        ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; estado.escritura3        ; 0                       ; 0                        ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; estado.escritura4        ; 0                       ; 0                        ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; estado.comando_escritura ; 0                       ; 1                        ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; estado.chequeo_fin_escr  ; 1                       ; 0                        ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+--------------------------+-------------------------+--------------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MEDTH|periferico_i2c:I2C|interfaz_i2c:U1|ctrl_i2c:U1|estado                                                    ;
+------------------------+-------------+------------------------+------------+----------------+--------------------+--------------+
; Name                   ; estado.stop ; estado.inhabilitar_SCL ; estado.ACK ; estado.tx_byte ; estado.cargar_byte ; estado.libre ;
+------------------------+-------------+------------------------+------------+----------------+--------------------+--------------+
; estado.libre           ; 0           ; 0                      ; 0          ; 0              ; 0                  ; 0            ;
; estado.cargar_byte     ; 0           ; 0                      ; 0          ; 0              ; 1                  ; 1            ;
; estado.tx_byte         ; 0           ; 0                      ; 0          ; 1              ; 0                  ; 1            ;
; estado.ACK             ; 0           ; 0                      ; 1          ; 0              ; 0                  ; 1            ;
; estado.inhabilitar_SCL ; 0           ; 1                      ; 0          ; 0              ; 0                  ; 1            ;
; estado.stop            ; 1           ; 0                      ; 0          ; 0              ; 0                  ; 1            ;
+------------------------+-------------+------------------------+------------+----------------+--------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                                                                     ; Reason for Removal                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; periferico_i2c:I2C|interfaz_periferico:U0|FIFO_dp_256x8:fifo_rd|scfifo:scfifo_component|scfifo_h531:auto_generated|a_dpfifo_4t21:dpfifo|empty_dff                                 ; Lost fanout                            ;
; periferico_i2c:I2C|interfaz_i2c:U1|reg_in_SDA:U4|dato_out[0..7]                                                                                                                   ; Lost fanout                            ;
; periferico_i2c:I2C|interfaz_periferico:U0|FIFO_dp_256x8:fifo_rd|scfifo:scfifo_component|scfifo_h531:auto_generated|a_dpfifo_4t21:dpfifo|low_addressa[0..7]                        ; Lost fanout                            ;
; periferico_i2c:I2C|interfaz_periferico:U0|FIFO_dp_256x8:fifo_rd|scfifo:scfifo_component|scfifo_h531:auto_generated|a_dpfifo_4t21:dpfifo|rd_ptr_lsb                                ; Lost fanout                            ;
; periferico_i2c:I2C|interfaz_periferico:U0|FIFO_dp_256x8:fifo_rd|scfifo:scfifo_component|scfifo_h531:auto_generated|a_dpfifo_4t21:dpfifo|usedw_is_0_dff                            ; Lost fanout                            ;
; periferico_i2c:I2C|interfaz_periferico:U0|FIFO_dp_256x8:fifo_rd|scfifo:scfifo_component|scfifo_h531:auto_generated|a_dpfifo_4t21:dpfifo|usedw_is_1_dff                            ; Lost fanout                            ;
; periferico_i2c:I2C|interfaz_periferico:U0|FIFO_dp_256x8:fifo_rd|scfifo:scfifo_component|scfifo_h531:auto_generated|a_dpfifo_4t21:dpfifo|usedw_is_2_dff                            ; Lost fanout                            ;
; periferico_i2c:I2C|interfaz_periferico:U0|FIFO_dp_256x8:fifo_rd|scfifo:scfifo_component|scfifo_h531:auto_generated|a_dpfifo_4t21:dpfifo|cntr_p2b:wr_ptr|counter_reg_bit[0..7]     ; Lost fanout                            ;
; periferico_i2c:I2C|interfaz_periferico:U0|FIFO_dp_256x8:fifo_rd|scfifo:scfifo_component|scfifo_h531:auto_generated|a_dpfifo_4t21:dpfifo|cntr_o2b:rd_ptr_msb|counter_reg_bit[0..6] ; Lost fanout                            ;
; procesador_medida:THPROC|dato_w[1,3..6]                                                                                                                                           ; Stuck at GND due to stuck port data_in ;
; periferico_i2c:I2C|interfaz_periferico:U0|reg_rd[1,3..6]                                                                                                                          ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 46                                                                                                                                            ;                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                     ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; periferico_i2c:I2C|interfaz_periferico:U0|FIFO_dp_256x8:fifo_rd|scfifo:scfifo_component|scfifo_h531:auto_generated|a_dpfifo_4t21:dpfifo|empty_dff ; Lost Fanouts              ; periferico_i2c:I2C|interfaz_periferico:U0|FIFO_dp_256x8:fifo_rd|scfifo:scfifo_component|scfifo_h531:auto_generated|a_dpfifo_4t21:dpfifo|usedw_is_0_dff, ;
;                                                                                                                                                   ;                           ; periferico_i2c:I2C|interfaz_periferico:U0|FIFO_dp_256x8:fifo_rd|scfifo:scfifo_component|scfifo_h531:auto_generated|a_dpfifo_4t21:dpfifo|usedw_is_1_dff  ;
; procesador_medida:THPROC|dato_w[1]                                                                                                                ; Stuck at GND              ; periferico_i2c:I2C|interfaz_periferico:U0|reg_rd[1]                                                                                                     ;
;                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                         ;
; procesador_medida:THPROC|dato_w[3]                                                                                                                ; Stuck at GND              ; periferico_i2c:I2C|interfaz_periferico:U0|reg_rd[3]                                                                                                     ;
;                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                         ;
; procesador_medida:THPROC|dato_w[4]                                                                                                                ; Stuck at GND              ; periferico_i2c:I2C|interfaz_periferico:U0|reg_rd[4]                                                                                                     ;
;                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                         ;
; procesador_medida:THPROC|dato_w[5]                                                                                                                ; Stuck at GND              ; periferico_i2c:I2C|interfaz_periferico:U0|reg_rd[5]                                                                                                     ;
;                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                         ;
; procesador_medida:THPROC|dato_w[6]                                                                                                                ; Stuck at GND              ; periferico_i2c:I2C|interfaz_periferico:U0|reg_rd[6]                                                                                                     ;
;                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 117   ;
; Number of registers using Synchronous Clear  ; 17    ;
; Number of registers using Synchronous Load   ; 19    ;
; Number of registers using Asynchronous Clear ; 117   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 37    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------+
; Inverted Register Statistics                                           ;
+--------------------------------------------------------------+---------+
; Inverted Register                                            ; Fan out ;
+--------------------------------------------------------------+---------+
; periferico_i2c:I2C|interfaz_i2c:U1|gen_SCL:U0|cnt_SCL[0]     ; 4       ;
; periferico_i2c:I2C|interfaz_i2c:U1|reg_out_SDA:U2|reg_SDA[8] ; 2       ;
; periferico_i2c:I2C|interfaz_i2c:U1|gen_SCL:U0|n_ctrl_SCL_reg ; 1       ;
; periferico_i2c:I2C|interfaz_i2c:U1|reg_out_SDA:U2|reg_SDA[7] ; 1       ;
; periferico_i2c:I2C|interfaz_periferico:U0|status[2]          ; 5       ;
; periferico_i2c:I2C|interfaz_i2c:U1|filtro_SDA:U3|filtro[6]   ; 9       ;
; periferico_i2c:I2C|interfaz_i2c:U1|reg_out_SDA:U2|reg_SDA[6] ; 1       ;
; procesador_medida:THPROC|add[1]                              ; 3       ;
; procesador_medida:THPROC|add[0]                              ; 3       ;
; periferico_i2c:I2C|interfaz_periferico:U0|status[0]          ; 5       ;
; periferico_i2c:I2C|interfaz_periferico:U0|ena_wr_byte        ; 3       ;
; periferico_i2c:I2C|interfaz_periferico:U0|fin_tx_i           ; 2       ;
; periferico_i2c:I2C|interfaz_i2c:U1|ctrl_i2c:U1|fin_tx        ; 5       ;
; periferico_i2c:I2C|interfaz_i2c:U1|filtro_SDA:U3|SDA_sync[2] ; 4       ;
; periferico_i2c:I2C|interfaz_i2c:U1|filtro_SDA:U3|filtro[1]   ; 2       ;
; periferico_i2c:I2C|interfaz_i2c:U1|filtro_SDA:U3|filtro[2]   ; 2       ;
; periferico_i2c:I2C|interfaz_i2c:U1|filtro_SDA:U3|filtro[3]   ; 2       ;
; periferico_i2c:I2C|interfaz_i2c:U1|filtro_SDA:U3|filtro[4]   ; 2       ;
; periferico_i2c:I2C|interfaz_i2c:U1|filtro_SDA:U3|filtro[5]   ; 2       ;
; periferico_i2c:I2C|interfaz_i2c:U1|reg_out_SDA:U2|reg_SDA[5] ; 1       ;
; periferico_i2c:I2C|interfaz_i2c:U1|filtro_SDA:U3|SDA_sync[1] ; 1       ;
; periferico_i2c:I2C|interfaz_i2c:U1|reg_out_SDA:U2|reg_SDA[4] ; 1       ;
; periferico_i2c:I2C|interfaz_i2c:U1|filtro_SDA:U3|SDA_sync[0] ; 1       ;
; periferico_i2c:I2C|interfaz_i2c:U1|reg_out_SDA:U2|reg_SDA[3] ; 1       ;
; periferico_i2c:I2C|interfaz_i2c:U1|reg_out_SDA:U2|reg_SDA[2] ; 1       ;
; periferico_i2c:I2C|interfaz_i2c:U1|reg_out_SDA:U2|reg_SDA[1] ; 1       ;
; periferico_i2c:I2C|interfaz_i2c:U1|reg_out_SDA:U2|reg_SDA[0] ; 2       ;
; Total number of inverted registers = 27                      ;         ;
+--------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MEDTH|timer:TIMER|cnt_div_5ms[2]                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |MEDTH|timer:TIMER|cnt_div_125ms[4]                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MEDTH|periferico_i2c:I2C|interfaz_periferico:U0|fifo_256x8_dp:fifo_wr|add_rd[0] ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |MEDTH|periferico_i2c:I2C|interfaz_periferico:U0|fifo_256x8_dp:fifo_wr|full      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |MEDTH|periferico_i2c:I2C|interfaz_i2c:U1|reg_out_SDA:U2|reg_SDA[2]              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MEDTH|procesador_medida:THPROC|add[0]                                           ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |MEDTH|periferico_i2c:I2C|interfaz_i2c:U1|ctrl_i2c:U1|Selector5                  ;
; 12:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |MEDTH|periferico_i2c:I2C|interfaz_i2c:U1|ctrl_i2c:U1|Selector4                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for periferico_i2c:I2C|interfaz_periferico:U0|FIFO_dp_256x8:fifo_rd|scfifo:scfifo_component|scfifo_h531:auto_generated|a_dpfifo_4t21:dpfifo|altsyncram_95b1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for periferico_i2c:I2C|interfaz_periferico:U0|fifo_256x8_dp:fifo_wr|RAM_DP_256x8:U_MEM|altsyncram:altsyncram_component|altsyncram_utn3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Source assignments for periferico_i2c:I2C|interfaz_i2c:U1|gen_SCL:U0 ;
+------------------------------+-------+------+------------------------+
; Assignment                   ; Value ; From ; To                     ;
+------------------------------+-------+------+------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ena_out_SDA~buf0       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ena_out_SDA~buf0       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ena_in_SDA~buf0        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ena_in_SDA~buf0        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; SCL_up~buf0            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; SCL_up~buf0            ;
+------------------------------+-------+------+------------------------+


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |MEDTH ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; DIV_125ms      ; 24    ; Signed Integer                               ;
; DIV_1ms        ; 99999 ; Signed Integer                               ;
; TICS_2s        ; 400   ; Signed Integer                               ;
; PLL_ARCH       ; syn   ; String                                       ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: timer:TIMER ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; div_125ms      ; 24    ; Signed Integer                  ;
; div_1ms        ; 99999 ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: periferico_i2c:I2C|interfaz_periferico:U0|FIFO_dp_256x8:fifo_rd|scfifo:scfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                         ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                               ;
; lpm_width               ; 8           ; Signed Integer                                                                               ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                               ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                               ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                      ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                      ;
; CBXI_PARAMETER          ; scfifo_h531 ; Untyped                                                                                      ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: periferico_i2c:I2C|interfaz_periferico:U0|fifo_256x8_dp:fifo_wr|RAM_DP_256x8:U_MEM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                      ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                      ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                             ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                      ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                      ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                      ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_utn3      ; Untyped                                                                                             ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_100MHz:\sintesis:PLL|altpll:altpll_component ;
+-------------------------------+------------------------------+--------------------------------+
; Parameter Name                ; Value                        ; Type                           ;
+-------------------------------+------------------------------+--------------------------------+
; OPERATION_MODE                ; NORMAL                       ; Untyped                        ;
; PLL_TYPE                      ; AUTO                         ; Untyped                        ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_100MHz ; Untyped                        ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped                        ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped                        ;
; SCAN_CHAIN                    ; LONG                         ; Untyped                        ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped                        ;
; INCLK0_INPUT_FREQUENCY        ; 83333                        ; Signed Integer                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped                        ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped                        ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped                        ;
; LOCK_HIGH                     ; 1                            ; Untyped                        ;
; LOCK_LOW                      ; 1                            ; Untyped                        ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped                        ;
; SKIP_VCO                      ; OFF                          ; Untyped                        ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped                        ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped                        ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped                        ;
; BANDWIDTH                     ; 0                            ; Untyped                        ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped                        ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped                        ;
; DOWN_SPREAD                   ; 0                            ; Untyped                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped                        ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped                        ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped                        ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped                        ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped                        ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped                        ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped                        ;
; CLK3_MULTIPLY_BY              ; 1                            ; Untyped                        ;
; CLK2_MULTIPLY_BY              ; 1                            ; Untyped                        ;
; CLK1_MULTIPLY_BY              ; 1                            ; Untyped                        ;
; CLK0_MULTIPLY_BY              ; 25                           ; Signed Integer                 ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped                        ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped                        ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped                        ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped                        ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped                        ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped                        ;
; CLK3_DIVIDE_BY                ; 1                            ; Untyped                        ;
; CLK2_DIVIDE_BY                ; 1                            ; Untyped                        ;
; CLK1_DIVIDE_BY                ; 1                            ; Untyped                        ;
; CLK0_DIVIDE_BY                ; 3                            ; Signed Integer                 ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped                        ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped                        ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped                        ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped                        ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped                        ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped                        ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped                        ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped                        ;
; CLK1_PHASE_SHIFT              ; 0                            ; Untyped                        ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped                        ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped                        ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped                        ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped                        ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped                        ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped                        ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped                        ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped                        ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped                        ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped                        ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped                        ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped                        ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped                        ;
; CLK3_DUTY_CYCLE               ; 50                           ; Untyped                        ;
; CLK2_DUTY_CYCLE               ; 50                           ; Untyped                        ;
; CLK1_DUTY_CYCLE               ; 50                           ; Untyped                        ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                        ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped                        ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped                        ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped                        ;
; DPA_DIVIDER                   ; 0                            ; Untyped                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped                        ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped                        ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped                        ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped                        ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped                        ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped                        ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped                        ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped                        ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped                        ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped                        ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped                        ;
; VCO_MIN                       ; 0                            ; Untyped                        ;
; VCO_MAX                       ; 0                            ; Untyped                        ;
; VCO_CENTER                    ; 0                            ; Untyped                        ;
; PFD_MIN                       ; 0                            ; Untyped                        ;
; PFD_MAX                       ; 0                            ; Untyped                        ;
; M_INITIAL                     ; 0                            ; Untyped                        ;
; M                             ; 0                            ; Untyped                        ;
; N                             ; 1                            ; Untyped                        ;
; M2                            ; 1                            ; Untyped                        ;
; N2                            ; 1                            ; Untyped                        ;
; SS                            ; 1                            ; Untyped                        ;
; C0_HIGH                       ; 0                            ; Untyped                        ;
; C1_HIGH                       ; 0                            ; Untyped                        ;
; C2_HIGH                       ; 0                            ; Untyped                        ;
; C3_HIGH                       ; 0                            ; Untyped                        ;
; C4_HIGH                       ; 0                            ; Untyped                        ;
; C5_HIGH                       ; 0                            ; Untyped                        ;
; C6_HIGH                       ; 0                            ; Untyped                        ;
; C7_HIGH                       ; 0                            ; Untyped                        ;
; C8_HIGH                       ; 0                            ; Untyped                        ;
; C9_HIGH                       ; 0                            ; Untyped                        ;
; C0_LOW                        ; 0                            ; Untyped                        ;
; C1_LOW                        ; 0                            ; Untyped                        ;
; C2_LOW                        ; 0                            ; Untyped                        ;
; C3_LOW                        ; 0                            ; Untyped                        ;
; C4_LOW                        ; 0                            ; Untyped                        ;
; C5_LOW                        ; 0                            ; Untyped                        ;
; C6_LOW                        ; 0                            ; Untyped                        ;
; C7_LOW                        ; 0                            ; Untyped                        ;
; C8_LOW                        ; 0                            ; Untyped                        ;
; C9_LOW                        ; 0                            ; Untyped                        ;
; C0_INITIAL                    ; 0                            ; Untyped                        ;
; C1_INITIAL                    ; 0                            ; Untyped                        ;
; C2_INITIAL                    ; 0                            ; Untyped                        ;
; C3_INITIAL                    ; 0                            ; Untyped                        ;
; C4_INITIAL                    ; 0                            ; Untyped                        ;
; C5_INITIAL                    ; 0                            ; Untyped                        ;
; C6_INITIAL                    ; 0                            ; Untyped                        ;
; C7_INITIAL                    ; 0                            ; Untyped                        ;
; C8_INITIAL                    ; 0                            ; Untyped                        ;
; C9_INITIAL                    ; 0                            ; Untyped                        ;
; C0_MODE                       ; BYPASS                       ; Untyped                        ;
; C1_MODE                       ; BYPASS                       ; Untyped                        ;
; C2_MODE                       ; BYPASS                       ; Untyped                        ;
; C3_MODE                       ; BYPASS                       ; Untyped                        ;
; C4_MODE                       ; BYPASS                       ; Untyped                        ;
; C5_MODE                       ; BYPASS                       ; Untyped                        ;
; C6_MODE                       ; BYPASS                       ; Untyped                        ;
; C7_MODE                       ; BYPASS                       ; Untyped                        ;
; C8_MODE                       ; BYPASS                       ; Untyped                        ;
; C9_MODE                       ; BYPASS                       ; Untyped                        ;
; C0_PH                         ; 0                            ; Untyped                        ;
; C1_PH                         ; 0                            ; Untyped                        ;
; C2_PH                         ; 0                            ; Untyped                        ;
; C3_PH                         ; 0                            ; Untyped                        ;
; C4_PH                         ; 0                            ; Untyped                        ;
; C5_PH                         ; 0                            ; Untyped                        ;
; C6_PH                         ; 0                            ; Untyped                        ;
; C7_PH                         ; 0                            ; Untyped                        ;
; C8_PH                         ; 0                            ; Untyped                        ;
; C9_PH                         ; 0                            ; Untyped                        ;
; L0_HIGH                       ; 1                            ; Untyped                        ;
; L1_HIGH                       ; 1                            ; Untyped                        ;
; G0_HIGH                       ; 1                            ; Untyped                        ;
; G1_HIGH                       ; 1                            ; Untyped                        ;
; G2_HIGH                       ; 1                            ; Untyped                        ;
; G3_HIGH                       ; 1                            ; Untyped                        ;
; E0_HIGH                       ; 1                            ; Untyped                        ;
; E1_HIGH                       ; 1                            ; Untyped                        ;
; E2_HIGH                       ; 1                            ; Untyped                        ;
; E3_HIGH                       ; 1                            ; Untyped                        ;
; L0_LOW                        ; 1                            ; Untyped                        ;
; L1_LOW                        ; 1                            ; Untyped                        ;
; G0_LOW                        ; 1                            ; Untyped                        ;
; G1_LOW                        ; 1                            ; Untyped                        ;
; G2_LOW                        ; 1                            ; Untyped                        ;
; G3_LOW                        ; 1                            ; Untyped                        ;
; E0_LOW                        ; 1                            ; Untyped                        ;
; E1_LOW                        ; 1                            ; Untyped                        ;
; E2_LOW                        ; 1                            ; Untyped                        ;
; E3_LOW                        ; 1                            ; Untyped                        ;
; L0_INITIAL                    ; 1                            ; Untyped                        ;
; L1_INITIAL                    ; 1                            ; Untyped                        ;
; G0_INITIAL                    ; 1                            ; Untyped                        ;
; G1_INITIAL                    ; 1                            ; Untyped                        ;
; G2_INITIAL                    ; 1                            ; Untyped                        ;
; G3_INITIAL                    ; 1                            ; Untyped                        ;
; E0_INITIAL                    ; 1                            ; Untyped                        ;
; E1_INITIAL                    ; 1                            ; Untyped                        ;
; E2_INITIAL                    ; 1                            ; Untyped                        ;
; E3_INITIAL                    ; 1                            ; Untyped                        ;
; L0_MODE                       ; BYPASS                       ; Untyped                        ;
; L1_MODE                       ; BYPASS                       ; Untyped                        ;
; G0_MODE                       ; BYPASS                       ; Untyped                        ;
; G1_MODE                       ; BYPASS                       ; Untyped                        ;
; G2_MODE                       ; BYPASS                       ; Untyped                        ;
; G3_MODE                       ; BYPASS                       ; Untyped                        ;
; E0_MODE                       ; BYPASS                       ; Untyped                        ;
; E1_MODE                       ; BYPASS                       ; Untyped                        ;
; E2_MODE                       ; BYPASS                       ; Untyped                        ;
; E3_MODE                       ; BYPASS                       ; Untyped                        ;
; L0_PH                         ; 0                            ; Untyped                        ;
; L1_PH                         ; 0                            ; Untyped                        ;
; G0_PH                         ; 0                            ; Untyped                        ;
; G1_PH                         ; 0                            ; Untyped                        ;
; G2_PH                         ; 0                            ; Untyped                        ;
; G3_PH                         ; 0                            ; Untyped                        ;
; E0_PH                         ; 0                            ; Untyped                        ;
; E1_PH                         ; 0                            ; Untyped                        ;
; E2_PH                         ; 0                            ; Untyped                        ;
; E3_PH                         ; 0                            ; Untyped                        ;
; M_PH                          ; 0                            ; Untyped                        ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped                        ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped                        ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped                        ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped                        ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped                        ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped                        ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped                        ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped                        ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped                        ;
; CLK0_COUNTER                  ; G0                           ; Untyped                        ;
; CLK1_COUNTER                  ; G0                           ; Untyped                        ;
; CLK2_COUNTER                  ; G0                           ; Untyped                        ;
; CLK3_COUNTER                  ; G0                           ; Untyped                        ;
; CLK4_COUNTER                  ; G0                           ; Untyped                        ;
; CLK5_COUNTER                  ; G0                           ; Untyped                        ;
; CLK6_COUNTER                  ; E0                           ; Untyped                        ;
; CLK7_COUNTER                  ; E1                           ; Untyped                        ;
; CLK8_COUNTER                  ; E2                           ; Untyped                        ;
; CLK9_COUNTER                  ; E3                           ; Untyped                        ;
; L0_TIME_DELAY                 ; 0                            ; Untyped                        ;
; L1_TIME_DELAY                 ; 0                            ; Untyped                        ;
; G0_TIME_DELAY                 ; 0                            ; Untyped                        ;
; G1_TIME_DELAY                 ; 0                            ; Untyped                        ;
; G2_TIME_DELAY                 ; 0                            ; Untyped                        ;
; G3_TIME_DELAY                 ; 0                            ; Untyped                        ;
; E0_TIME_DELAY                 ; 0                            ; Untyped                        ;
; E1_TIME_DELAY                 ; 0                            ; Untyped                        ;
; E2_TIME_DELAY                 ; 0                            ; Untyped                        ;
; E3_TIME_DELAY                 ; 0                            ; Untyped                        ;
; M_TIME_DELAY                  ; 0                            ; Untyped                        ;
; N_TIME_DELAY                  ; 0                            ; Untyped                        ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped                        ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped                        ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped                        ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped                        ;
; ENABLE0_COUNTER               ; L0                           ; Untyped                        ;
; ENABLE1_COUNTER               ; L0                           ; Untyped                        ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped                        ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped                        ;
; LOOP_FILTER_C                 ; 5                            ; Untyped                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped                        ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped                        ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped                        ;
; VCO_POST_SCALE                ; 0                            ; Untyped                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped                        ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                       ; Untyped                        ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped                        ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped                        ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped                        ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped                        ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped                        ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped                        ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped                        ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped                        ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped                        ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped                        ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped                        ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped                        ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped                        ;
; PORT_CLK1                     ; PORT_UNUSED                  ; Untyped                        ;
; PORT_CLK2                     ; PORT_UNUSED                  ; Untyped                        ;
; PORT_CLK3                     ; PORT_UNUSED                  ; Untyped                        ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped                        ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped                        ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped                        ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped                        ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped                        ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped                        ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped                        ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped                        ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped                        ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped                        ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped                        ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped                        ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped                        ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped                        ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped                        ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped                        ;
; PORT_ARESET                   ; PORT_UNUSED                  ; Untyped                        ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped                        ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped                        ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped                        ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped                        ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped                        ;
; PORT_LOCKED                   ; PORT_UNUSED                  ; Untyped                        ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped                        ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped                        ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped                        ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped                        ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped                        ;
; M_TEST_SOURCE                 ; 5                            ; Untyped                        ;
; C0_TEST_SOURCE                ; 5                            ; Untyped                        ;
; C1_TEST_SOURCE                ; 5                            ; Untyped                        ;
; C2_TEST_SOURCE                ; 5                            ; Untyped                        ;
; C3_TEST_SOURCE                ; 5                            ; Untyped                        ;
; C4_TEST_SOURCE                ; 5                            ; Untyped                        ;
; C5_TEST_SOURCE                ; 5                            ; Untyped                        ;
; C6_TEST_SOURCE                ; 5                            ; Untyped                        ;
; C7_TEST_SOURCE                ; 5                            ; Untyped                        ;
; C8_TEST_SOURCE                ; 5                            ; Untyped                        ;
; C9_TEST_SOURCE                ; 5                            ; Untyped                        ;
; CBXI_PARAMETER                ; pll_100MHz_altpll            ; Untyped                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped                        ;
; WIDTH_CLOCK                   ; 5                            ; Signed Integer                 ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped                        ;
; DEVICE_FAMILY                 ; MAX 10                       ; Untyped                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped                        ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE                 ;
+-------------------------------+------------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                         ;
+----------------------------+-----------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                   ;
+----------------------------+-----------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                       ;
; Entity Instance            ; periferico_i2c:I2C|interfaz_periferico:U0|FIFO_dp_256x8:fifo_rd|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                            ;
;     -- lpm_width           ; 8                                                                                       ;
;     -- LPM_NUMWORDS        ; 256                                                                                     ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                      ;
;     -- USE_EAB             ; ON                                                                                      ;
+----------------------------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                               ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                              ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                                                  ;
; Entity Instance                           ; periferico_i2c:I2C|interfaz_periferico:U0|fifo_256x8_dp:fifo_wr|RAM_DP_256x8:U_MEM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                       ;
;     -- WIDTH_B                            ; 8                                                                                                                  ;
;     -- NUMWORDS_B                         ; 256                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                          ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                     ;
+-------------------------------+--------------------------------------------------+
; Name                          ; Value                                            ;
+-------------------------------+--------------------------------------------------+
; Number of entity instances    ; 1                                                ;
; Entity Instance               ; pll_100MHz:\sintesis:PLL|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                           ;
;     -- PLL_TYPE               ; AUTO                                             ;
;     -- PRIMARY_CLOCK          ; INCLK0                                           ;
;     -- INCLK0_INPUT_FREQUENCY ; 83333                                            ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                ;
;     -- VCO_MULTIPLY_BY        ; 0                                                ;
;     -- VCO_DIVIDE_BY          ; 0                                                ;
+-------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "procesador_medida:THPROC"                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; dato_leido ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "timer:TIMER"                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; tic_125ms ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tic_1s    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tic_1ms   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tic_5ms   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 4                           ;
; cycloneiii_ff         ; 117                         ;
;     CLR               ; 69                          ;
;     CLR SLD           ; 11                          ;
;     ENA CLR           ; 12                          ;
;     ENA CLR SCLR      ; 17                          ;
;     ENA CLR SLD       ; 8                           ;
; cycloneiii_io_obuf    ; 2                           ;
; cycloneiii_lcell_comb ; 225                         ;
;     arith             ; 56                          ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 34                          ;
;         3 data inputs ; 21                          ;
;     normal            ; 169                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 18                          ;
;         3 data inputs ; 34                          ;
;         4 data inputs ; 110                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 3.54                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Sun Apr 18 20:23:47 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MEDTH -c MEDTH
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/crisa/onedrive/documentos/universidad/ise 2021/bloque 2/fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/reg_out_sda.vhd
    Info (12022): Found design unit 1: reg_out_SDA-rtl File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/reg_out_SDA.vhd Line: 60
    Info (12023): Found entity 1: reg_out_SDA File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/reg_out_SDA.vhd Line: 48
Info (12021): Found 2 design units, including 1 entities, in source file /users/crisa/onedrive/documentos/universidad/ise 2021/bloque 2/fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/reg_in_sda.vhd
    Info (12022): Found design unit 1: reg_in_SDA-rtl File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/reg_in_SDA.vhd Line: 48
    Info (12023): Found entity 1: reg_in_SDA File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/reg_in_SDA.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file /users/crisa/onedrive/documentos/universidad/ise 2021/bloque 2/fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/ram_dp_256x8.vhd
    Info (12022): Found design unit 1: ram_dp_256x8-SYN File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/RAM_DP_256x8.vhd Line: 56
    Info (12023): Found entity 1: RAM_DP_256x8 File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/RAM_DP_256x8.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /users/crisa/onedrive/documentos/universidad/ise 2021/bloque 2/fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/periferico_i2c.vhd
    Info (12022): Found design unit 1: periferico_i2c-estructural File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/periferico_i2c.vhd Line: 64
    Info (12023): Found entity 1: periferico_i2c File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/periferico_i2c.vhd Line: 51
Info (12021): Found 2 design units, including 1 entities, in source file /users/crisa/onedrive/documentos/universidad/ise 2021/bloque 2/fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/interfaz_periferico.vhd
    Info (12022): Found design unit 1: interfaz_periferico-rtl File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/interfaz_periferico.vhd Line: 71
    Info (12023): Found entity 1: interfaz_periferico File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/interfaz_periferico.vhd Line: 51
Info (12021): Found 2 design units, including 1 entities, in source file /users/crisa/onedrive/documentos/universidad/ise 2021/bloque 2/fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/interfaz_i2c.vhd
    Info (12022): Found design unit 1: interfaz_i2c-estructural File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/interfaz_i2c.vhd Line: 58
    Info (12023): Found entity 1: interfaz_i2c File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/interfaz_i2c.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /users/crisa/onedrive/documentos/universidad/ise 2021/bloque 2/fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/gen_scl.vhd
    Info (12022): Found design unit 1: gen_SCL-rtl File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/gen_SCL.vhd Line: 85
    Info (12023): Found entity 1: gen_SCL File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/gen_SCL.vhd Line: 72
Info (12021): Found 2 design units, including 1 entities, in source file /users/crisa/onedrive/documentos/universidad/ise 2021/bloque 2/fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/filtro_sda.vhd
    Info (12022): Found design unit 1: filtro_SDA-rtl File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/filtro_SDA.vhd Line: 42
    Info (12023): Found entity 1: filtro_SDA File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/filtro_SDA.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file /users/crisa/onedrive/documentos/universidad/ise 2021/bloque 2/fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/fifo_dp_256x8.vhd
    Info (12022): Found design unit 1: fifo_dp_256x8-SYN File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/FIFO_dp_256x8.vhd Line: 60
    Info (12023): Found entity 1: FIFO_dp_256x8 File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/FIFO_dp_256x8.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /users/crisa/onedrive/documentos/universidad/ise 2021/bloque 2/fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/fifo_256x8_dp.vhd
    Info (12022): Found design unit 1: fifo_256x8_dp-rtl File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/fifo_256x8_dp.vhd Line: 24
    Info (12023): Found entity 1: fifo_256x8_dp File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/fifo_256x8_dp.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /users/crisa/onedrive/documentos/universidad/ise 2021/bloque 2/fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/control_i2c.vhd
    Info (12022): Found design unit 1: ctrl_i2c-rtl File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/control_i2c.vhd Line: 104
    Info (12023): Found entity 1: ctrl_i2c File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/control_i2c.vhd Line: 65
Info (12021): Found 3 design units, including 1 entities, in source file /users/crisa/onedrive/documentos/universidad/ise 2021/bloque 2/fase 1/ise_max1000_lpc1768/hdl/pll/pll_100mhz.vhd
    Info (12022): Found design unit 1: pll_100mhz-sim File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/pll/pll_100MHz.vhd Line: 51
    Info (12022): Found design unit 2: pll_100mhz-SYN File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/pll/pll_100MHz.vhd Line: 65
    Info (12023): Found entity 1: pll_100MHz File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/pll/pll_100MHz.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /users/crisa/onedrive/documentos/universidad/ise 2021/bloque 2/fase 1/ise_max1000_lpc1768/hdl/procesador_t_h/procesador_medida.vhd
    Info (12022): Found design unit 1: procesador_medida-rtl File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/procesador_t_h/procesador_medida.vhd Line: 36
    Info (12023): Found entity 1: procesador_medida File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/procesador_t_h/procesador_medida.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /users/crisa/onedrive/documentos/universidad/ise 2021/bloque 2/fase 1/ise_max1000_lpc1768/hdl/timer/timer.vhd
    Info (12022): Found design unit 1: timer-rtl File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/timer/timer.vhd Line: 40
    Info (12023): Found entity 1: timer File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/timer/timer.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file /users/crisa/onedrive/documentos/universidad/ise 2021/bloque 2/fase 1/ise_max1000_lpc1768/hdl/medth.vhd
    Info (12022): Found design unit 1: MEDTH-struct File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/MEDTH.vhd Line: 52
    Info (12023): Found entity 1: MEDTH File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/MEDTH.vhd Line: 37
Info (12127): Elaborating entity "MEDTH" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at MEDTH.vhd(54): object "tic_1ms" assigned a value but never read File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/MEDTH.vhd Line: 54
Warning (10036): Verilog HDL or VHDL warning at MEDTH.vhd(55): object "tic_5ms" assigned a value but never read File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/MEDTH.vhd Line: 55
Warning (10036): Verilog HDL or VHDL warning at MEDTH.vhd(56): object "tic_125ms" assigned a value but never read File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/MEDTH.vhd Line: 56
Warning (10036): Verilog HDL or VHDL warning at MEDTH.vhd(58): object "tic_1s" assigned a value but never read File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/MEDTH.vhd Line: 58
Info (12129): Elaborating entity "timer" using architecture "A:rtl" for hierarchy "timer:TIMER" File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/MEDTH.vhd Line: 67
Info (12129): Elaborating entity "periferico_i2c" using architecture "A:estructural" for hierarchy "periferico_i2c:I2C" File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/MEDTH.vhd Line: 81
Info (12129): Elaborating entity "interfaz_periferico" using architecture "A:rtl" for hierarchy "periferico_i2c:I2C|interfaz_periferico:U0" File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/periferico_i2c.vhd Line: 74
Info (12129): Elaborating entity "FIFO_dp_256x8" using architecture "A:syn" for hierarchy "periferico_i2c:I2C|interfaz_periferico:U0|FIFO_dp_256x8:fifo_rd" File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/interfaz_periferico.vhd Line: 123
Info (12128): Elaborating entity "scfifo" for hierarchy "periferico_i2c:I2C|interfaz_periferico:U0|FIFO_dp_256x8:fifo_rd|scfifo:scfifo_component" File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/FIFO_dp_256x8.vhd Line: 102
Info (12130): Elaborated megafunction instantiation "periferico_i2c:I2C|interfaz_periferico:U0|FIFO_dp_256x8:fifo_rd|scfifo:scfifo_component" File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/FIFO_dp_256x8.vhd Line: 102
Info (12133): Instantiated megafunction "periferico_i2c:I2C|interfaz_periferico:U0|FIFO_dp_256x8:fifo_rd|scfifo:scfifo_component" with the following parameter: File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/FIFO_dp_256x8.vhd Line: 102
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_h531.tdf
    Info (12023): Found entity 1: scfifo_h531 File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/quartus/db/scfifo_h531.tdf Line: 25
Info (12128): Elaborating entity "scfifo_h531" for hierarchy "periferico_i2c:I2C|interfaz_periferico:U0|FIFO_dp_256x8:fifo_rd|scfifo:scfifo_component|scfifo_h531:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_4t21.tdf
    Info (12023): Found entity 1: a_dpfifo_4t21 File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/quartus/db/a_dpfifo_4t21.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_4t21" for hierarchy "periferico_i2c:I2C|interfaz_periferico:U0|FIFO_dp_256x8:fifo_rd|scfifo:scfifo_component|scfifo_h531:auto_generated|a_dpfifo_4t21:dpfifo" File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/quartus/db/scfifo_h531.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_95b1.tdf
    Info (12023): Found entity 1: altsyncram_95b1 File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/quartus/db/altsyncram_95b1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_95b1" for hierarchy "periferico_i2c:I2C|interfaz_periferico:U0|FIFO_dp_256x8:fifo_rd|scfifo:scfifo_component|scfifo_h531:auto_generated|a_dpfifo_4t21:dpfifo|altsyncram_95b1:FIFOram" File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/quartus/db/a_dpfifo_4t21.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b78.tdf
    Info (12023): Found entity 1: cmpr_b78 File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/quartus/db/cmpr_b78.tdf Line: 23
Info (12128): Elaborating entity "cmpr_b78" for hierarchy "periferico_i2c:I2C|interfaz_periferico:U0|FIFO_dp_256x8:fifo_rd|scfifo:scfifo_component|scfifo_h531:auto_generated|a_dpfifo_4t21:dpfifo|cmpr_b78:almost_full_comparer" File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/quartus/db/a_dpfifo_4t21.tdf Line: 56
Info (12128): Elaborating entity "cmpr_b78" for hierarchy "periferico_i2c:I2C|interfaz_periferico:U0|FIFO_dp_256x8:fifo_rd|scfifo:scfifo_component|scfifo_h531:auto_generated|a_dpfifo_4t21:dpfifo|cmpr_b78:three_comparison" File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/quartus/db/a_dpfifo_4t21.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_o2b.tdf
    Info (12023): Found entity 1: cntr_o2b File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/quartus/db/cntr_o2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_o2b" for hierarchy "periferico_i2c:I2C|interfaz_periferico:U0|FIFO_dp_256x8:fifo_rd|scfifo:scfifo_component|scfifo_h531:auto_generated|a_dpfifo_4t21:dpfifo|cntr_o2b:rd_ptr_msb" File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/quartus/db/a_dpfifo_4t21.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_537.tdf
    Info (12023): Found entity 1: cntr_537 File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/quartus/db/cntr_537.tdf Line: 26
Info (12128): Elaborating entity "cntr_537" for hierarchy "periferico_i2c:I2C|interfaz_periferico:U0|FIFO_dp_256x8:fifo_rd|scfifo:scfifo_component|scfifo_h531:auto_generated|a_dpfifo_4t21:dpfifo|cntr_537:usedw_counter" File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/quartus/db/a_dpfifo_4t21.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_p2b.tdf
    Info (12023): Found entity 1: cntr_p2b File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/quartus/db/cntr_p2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_p2b" for hierarchy "periferico_i2c:I2C|interfaz_periferico:U0|FIFO_dp_256x8:fifo_rd|scfifo:scfifo_component|scfifo_h531:auto_generated|a_dpfifo_4t21:dpfifo|cntr_p2b:wr_ptr" File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/quartus/db/a_dpfifo_4t21.tdf Line: 60
Info (12129): Elaborating entity "fifo_256x8_dp" using architecture "A:rtl" for hierarchy "periferico_i2c:I2C|interfaz_periferico:U0|fifo_256x8_dp:fifo_wr" File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/interfaz_periferico.vhd Line: 157
Info (12129): Elaborating entity "RAM_DP_256x8" using architecture "A:syn" for hierarchy "periferico_i2c:I2C|interfaz_periferico:U0|fifo_256x8_dp:fifo_wr|RAM_DP_256x8:U_MEM" File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/fifo_256x8_dp.vhd Line: 84
Info (12128): Elaborating entity "altsyncram" for hierarchy "periferico_i2c:I2C|interfaz_periferico:U0|fifo_256x8_dp:fifo_wr|RAM_DP_256x8:U_MEM|altsyncram:altsyncram_component" File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/RAM_DP_256x8.vhd Line: 63
Info (12130): Elaborated megafunction instantiation "periferico_i2c:I2C|interfaz_periferico:U0|fifo_256x8_dp:fifo_wr|RAM_DP_256x8:U_MEM|altsyncram:altsyncram_component" File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/RAM_DP_256x8.vhd Line: 63
Info (12133): Instantiated megafunction "periferico_i2c:I2C|interfaz_periferico:U0|fifo_256x8_dp:fifo_wr|RAM_DP_256x8:U_MEM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/RAM_DP_256x8.vhd Line: 63
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_utn3.tdf
    Info (12023): Found entity 1: altsyncram_utn3 File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/quartus/db/altsyncram_utn3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_utn3" for hierarchy "periferico_i2c:I2C|interfaz_periferico:U0|fifo_256x8_dp:fifo_wr|RAM_DP_256x8:U_MEM|altsyncram:altsyncram_component|altsyncram_utn3:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12129): Elaborating entity "interfaz_i2c" using architecture "A:estructural" for hierarchy "periferico_i2c:I2C|interfaz_i2c:U1" File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/periferico_i2c.vhd Line: 90
Info (12129): Elaborating entity "gen_SCL" using architecture "A:rtl" for hierarchy "periferico_i2c:I2C|interfaz_i2c:U1|gen_SCL:U0" File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/interfaz_i2c.vhd Line: 75
Info (12129): Elaborating entity "ctrl_i2c" using architecture "A:rtl" for hierarchy "periferico_i2c:I2C|interfaz_i2c:U1|ctrl_i2c:U1" File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/interfaz_i2c.vhd Line: 86
Info (12129): Elaborating entity "reg_out_SDA" using architecture "A:rtl" for hierarchy "periferico_i2c:I2C|interfaz_i2c:U1|reg_out_SDA:U2" File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/interfaz_i2c.vhd Line: 109
Info (12129): Elaborating entity "filtro_SDA" using architecture "A:rtl" for hierarchy "periferico_i2c:I2C|interfaz_i2c:U1|filtro_SDA:U3" File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/interfaz_i2c.vhd Line: 119
Info (12129): Elaborating entity "reg_in_SDA" using architecture "A:rtl" for hierarchy "periferico_i2c:I2C|interfaz_i2c:U1|reg_in_SDA:U4" File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/interfaz_i2c.vhd Line: 125
Info (12129): Elaborating entity "procesador_medida" using architecture "A:rtl" for hierarchy "procesador_medida:THPROC" File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/MEDTH.vhd Line: 93
Warning (10631): VHDL Process Statement warning at procesador_medida.vhd(51): inferring latch(es) for signal or variable "rd", which holds its previous value in one or more paths through the process File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/procesador_t_h/procesador_medida.vhd Line: 51
Warning (10034): Output port "dato_leido" at procesador_medida.vhd(31) has no driver File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/procesador_t_h/procesador_medida.vhd Line: 31
Info (10041): Inferred latch for "rd" at procesador_medida.vhd(51) File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/procesador_t_h/procesador_medida.vhd Line: 51
Info (12129): Elaborating entity "pll_100MHz" using architecture "A:syn" for hierarchy "pll_100MHz:\sintesis:PLL" File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/MEDTH.vhd Line: 106
Info (12128): Elaborating entity "altpll" for hierarchy "pll_100MHz:\sintesis:PLL|altpll:altpll_component" File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/pll/pll_100MHz.vhd Line: 147
Info (12130): Elaborated megafunction instantiation "pll_100MHz:\sintesis:PLL|altpll:altpll_component" File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/pll/pll_100MHz.vhd Line: 147
Info (12133): Instantiated megafunction "pll_100MHz:\sintesis:PLL|altpll:altpll_component" with the following parameter: File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/pll/pll_100MHz.vhd Line: 147
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "3"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "25"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "83333"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_100MHz"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_100mhz_altpll.v
    Info (12023): Found entity 1: pll_100MHz_altpll File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/quartus/db/pll_100mhz_altpll.v Line: 30
Info (12128): Elaborating entity "pll_100MHz_altpll" for hierarchy "pll_100MHz:\sintesis:PLL|altpll:altpll_component|pll_100MHz_altpll:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "periferico_i2c:I2C|interfaz_periferico:U0|FIFO_dp_256x8:fifo_rd|scfifo:scfifo_component|scfifo_h531:auto_generated|a_dpfifo_4t21:dpfifo|altsyncram_95b1:FIFOram|q_b[0]" File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/quartus/db/altsyncram_95b1.tdf Line: 38
        Warning (14320): Synthesized away node "periferico_i2c:I2C|interfaz_periferico:U0|FIFO_dp_256x8:fifo_rd|scfifo:scfifo_component|scfifo_h531:auto_generated|a_dpfifo_4t21:dpfifo|altsyncram_95b1:FIFOram|q_b[1]" File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/quartus/db/altsyncram_95b1.tdf Line: 68
        Warning (14320): Synthesized away node "periferico_i2c:I2C|interfaz_periferico:U0|FIFO_dp_256x8:fifo_rd|scfifo:scfifo_component|scfifo_h531:auto_generated|a_dpfifo_4t21:dpfifo|altsyncram_95b1:FIFOram|q_b[2]" File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/quartus/db/altsyncram_95b1.tdf Line: 98
        Warning (14320): Synthesized away node "periferico_i2c:I2C|interfaz_periferico:U0|FIFO_dp_256x8:fifo_rd|scfifo:scfifo_component|scfifo_h531:auto_generated|a_dpfifo_4t21:dpfifo|altsyncram_95b1:FIFOram|q_b[3]" File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/quartus/db/altsyncram_95b1.tdf Line: 128
        Warning (14320): Synthesized away node "periferico_i2c:I2C|interfaz_periferico:U0|FIFO_dp_256x8:fifo_rd|scfifo:scfifo_component|scfifo_h531:auto_generated|a_dpfifo_4t21:dpfifo|altsyncram_95b1:FIFOram|q_b[4]" File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/quartus/db/altsyncram_95b1.tdf Line: 158
        Warning (14320): Synthesized away node "periferico_i2c:I2C|interfaz_periferico:U0|FIFO_dp_256x8:fifo_rd|scfifo:scfifo_component|scfifo_h531:auto_generated|a_dpfifo_4t21:dpfifo|altsyncram_95b1:FIFOram|q_b[5]" File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/quartus/db/altsyncram_95b1.tdf Line: 188
        Warning (14320): Synthesized away node "periferico_i2c:I2C|interfaz_periferico:U0|FIFO_dp_256x8:fifo_rd|scfifo:scfifo_component|scfifo_h531:auto_generated|a_dpfifo_4t21:dpfifo|altsyncram_95b1:FIFOram|q_b[6]" File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/quartus/db/altsyncram_95b1.tdf Line: 218
        Warning (14320): Synthesized away node "periferico_i2c:I2C|interfaz_periferico:U0|FIFO_dp_256x8:fifo_rd|scfifo:scfifo_component|scfifo_h531:auto_generated|a_dpfifo_4t21:dpfifo|altsyncram_95b1:FIFOram|q_b[7]" File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/quartus/db/altsyncram_95b1.tdf Line: 248
Info (13000): Registers with preset signals will power-up high File: C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/reg_out_SDA.vhd Line: 68
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 36 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 253 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 240 logic cells
    Info (21064): Implemented 8 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 5051 megabytes
    Info: Processing ended: Sun Apr 18 20:24:05 2021
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:28


