// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "01/16/2019 22:17:01"

// 
// Device: Altera EP2C70F896C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module processador (
	clk,
	rst,
	pINPUT,
	dadoMemoria,
	enderecoMemoria,
	pOUTPUT,
	SelJMP,
	SelDesv,
	Wr,
	selDtWr,
	dadoWr,
	addRegWr,
	addR1,
	addR2,
	R1,
	R2,
	LdOUTPUT,
	ResultULA,
	estado);
input 	clk;
input 	rst;
input 	[7:0] pINPUT;
output 	[15:0] dadoMemoria;
output 	[7:0] enderecoMemoria;
output 	[7:0] pOUTPUT;
output 	SelJMP;
output 	SelDesv;
output 	Wr;
output 	selDtWr;
output 	[7:0] dadoWr;
output 	[2:0] addRegWr;
output 	[2:0] addR1;
output 	[2:0] addR2;
output 	[7:0] R1;
output 	[7:0] R2;
output 	LdOUTPUT;
output 	[7:0] ResultULA;
output 	[2:0] estado;

// Design Ports Information
// pINPUT[0]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pINPUT[1]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pINPUT[2]	=>  Location: PIN_AG7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pINPUT[3]	=>  Location: PIN_C26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pINPUT[4]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pINPUT[5]	=>  Location: PIN_P29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pINPUT[6]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pINPUT[7]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dadoMemoria[0]	=>  Location: PIN_AJ9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoMemoria[1]	=>  Location: PIN_AK11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoMemoria[2]	=>  Location: PIN_AK10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoMemoria[3]	=>  Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoMemoria[4]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoMemoria[5]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoMemoria[6]	=>  Location: PIN_AK7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoMemoria[7]	=>  Location: PIN_AJ8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoMemoria[8]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoMemoria[9]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoMemoria[10]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoMemoria[11]	=>  Location: PIN_AG9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoMemoria[12]	=>  Location: PIN_AK12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoMemoria[13]	=>  Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoMemoria[14]	=>  Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoMemoria[15]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// enderecoMemoria[0]	=>  Location: PIN_AF12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// enderecoMemoria[1]	=>  Location: PIN_AH10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// enderecoMemoria[2]	=>  Location: PIN_AJ10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// enderecoMemoria[3]	=>  Location: PIN_AK9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// enderecoMemoria[4]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// enderecoMemoria[5]	=>  Location: PIN_AJ11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// enderecoMemoria[6]	=>  Location: PIN_AG10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// enderecoMemoria[7]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pOUTPUT[0]	=>  Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pOUTPUT[1]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pOUTPUT[2]	=>  Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pOUTPUT[3]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pOUTPUT[4]	=>  Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pOUTPUT[5]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pOUTPUT[6]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pOUTPUT[7]	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SelJMP	=>  Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SelDesv	=>  Location: PIN_AJ12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Wr	=>  Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// selDtWr	=>  Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoWr[0]	=>  Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoWr[1]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoWr[2]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoWr[3]	=>  Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoWr[4]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoWr[5]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoWr[6]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoWr[7]	=>  Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addRegWr[0]	=>  Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addRegWr[1]	=>  Location: PIN_AJ13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addRegWr[2]	=>  Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addR1[0]	=>  Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addR1[1]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addR1[2]	=>  Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addR2[0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addR2[1]	=>  Location: PIN_AK8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addR2[2]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[0]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[1]	=>  Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[2]	=>  Location: PIN_AK20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[3]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[4]	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[5]	=>  Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[6]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[7]	=>  Location: PIN_AK17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2[0]	=>  Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2[1]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2[2]	=>  Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2[3]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2[4]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2[5]	=>  Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2[6]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2[7]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LdOUTPUT	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ResultULA[0]	=>  Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ResultULA[1]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ResultULA[2]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ResultULA[3]	=>  Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ResultULA[4]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ResultULA[5]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ResultULA[6]	=>  Location: PIN_AJ18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ResultULA[7]	=>  Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado[0]	=>  Location: PIN_AJ15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado[1]	=>  Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado[2]	=>  Location: PIN_F29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clk	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rst	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \ula|Add0~1_combout ;
wire \ula|Mux7~0_combout ;
wire \ula|Mux7~3_combout ;
wire \ula|Add0~7_combout ;
wire \ula|Mux6~0_combout ;
wire \ula|Add0~12_combout ;
wire \ula|Add0~17_combout ;
wire \ula|Add0~22_combout ;
wire \ula|Add0~28_combout ;
wire \ula|Add0~32_combout ;
wire \ula|Add0~37_combout ;
wire \ctrl|LdPC~regout ;
wire \Add0~1_combout ;
wire \Add0~3_combout ;
wire \ctrl|Mux9~4_combout ;
wire \ctrl|Mux9~5_combout ;
wire \ctrl|selDtWr~0_combout ;
wire \bancoRegistradores|dados[6][0]~regout ;
wire \bancoRegistradores|dados[7][0]~regout ;
wire \bancoRegistradores|dados[6][1]~regout ;
wire \bancoRegistradores|dados[2][1]~regout ;
wire \bancoRegistradores|dados[6][2]~regout ;
wire \bancoRegistradores|dados[2][3]~regout ;
wire \bancoRegistradores|dados[3][4]~regout ;
wire \bancoRegistradores|dados[6][5]~regout ;
wire \bancoRegistradores|dados[1][5]~regout ;
wire \bancoRegistradores|Mux10~0_combout ;
wire \bancoRegistradores|dados[3][6]~regout ;
wire \bancoRegistradores|dados[7][7]~regout ;
wire \bancoRegistradores|dados[1][7]~regout ;
wire \bancoRegistradores|Mux0~2_combout ;
wire \ctrl|LdOUTPUT~1_combout ;
wire \bancoRegistradores|dados[7][0]~1_combout ;
wire \bancoRegistradores|dados[6][1]~4_combout ;
wire \bancoRegistradores|dados[2][1]~6_combout ;
wire \bancoRegistradores|dados[6][2]~9_combout ;
wire \bancoRegistradores|dados[6][5]~13_combout ;
wire \bancoRegistradores|dados[1][5]~17_combout ;
wire \bancoRegistradores|dados[7][7]~23_combout ;
wire \bancoRegistradores|dados[1][7]~25_combout ;
wire \ctrl|LdPC~clkctrl_outclk ;
wire \bancoRegistradores|dados[6][0]~feeder_combout ;
wire \bancoRegistradores|dados[3][4]~feeder_combout ;
wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \ctrl|estado[0]~0_combout ;
wire \rst~combout ;
wire \rst~clkctrl_outclk ;
wire \ctrl|Mux8~3_combout ;
wire \ctrl|Mux8~3_wirecell_combout ;
wire \regPC|dadoOut[0]~9_cout ;
wire \regPC|dadoOut[0]~11 ;
wire \regPC|dadoOut[1]~12_combout ;
wire \regPC|dadoOut[1]~13 ;
wire \regPC|dadoOut[2]~15 ;
wire \regPC|dadoOut[3]~16_combout ;
wire \Add0~7_combout ;
wire \regPC|dadoOut[3]~17 ;
wire \regPC|dadoOut[4]~19 ;
wire \regPC|dadoOut[5]~21 ;
wire \regPC|dadoOut[6]~23 ;
wire \regPC|dadoOut[7]~24_combout ;
wire \ctrl|Mux8~2_combout ;
wire \ctrl|Mux8~4_combout ;
wire \ctrl|SelJMP~regout ;
wire \Add0~6_combout ;
wire \regPC|dadoOut[6]~22_combout ;
wire \Add0~5_combout ;
wire \regPC|dadoOut[5]~20_combout ;
wire \Add0~4_combout ;
wire \regPC|dadoOut[4]~18_combout ;
wire \Add0~2_combout ;
wire \regPC|dadoOut[2]~14_combout ;
wire \ctrl|SelRegWr~0_combout ;
wire \ctrl|SelRegWr~1_combout ;
wire \ctrl|SelRegWr~2_combout ;
wire \ctrl|selDtWr~1_combout ;
wire \ctrl|selDtWr~regout ;
wire \muxDtWr|out[1]~1_combout ;
wire \bancoRegistradores|dados[3][1]~7_combout ;
wire \ctrl|WideOr1~0_combout ;
wire \ctrl|Wr~0_combout ;
wire \ctrl|Wr~regout ;
wire \ctrl|SelRegWr~3_combout ;
wire \ctrl|SelRegWr~regout ;
wire \muxAddRegWr|out[1]~1_combout ;
wire \muxAddRegWr|out[2]~2_combout ;
wire \bancoRegistradores|Decoder0~7_combout ;
wire \bancoRegistradores|dados[3][1]~regout ;
wire \bancoRegistradores|dados[0][1]~feeder_combout ;
wire \muxAddRegWr|out[0]~0_combout ;
wire \bancoRegistradores|Decoder0~6_combout ;
wire \bancoRegistradores|dados[0][1]~regout ;
wire \bancoRegistradores|Mux14~2_combout ;
wire \bancoRegistradores|Mux14~3_combout ;
wire \bancoRegistradores|dados[7][1]~5_combout ;
wire \bancoRegistradores|Decoder0~3_combout ;
wire \bancoRegistradores|dados[7][1]~regout ;
wire \bancoRegistradores|Decoder0~0_combout ;
wire \bancoRegistradores|dados[5][1]~regout ;
wire \bancoRegistradores|Decoder0~2_combout ;
wire \bancoRegistradores|dados[4][1]~regout ;
wire \bancoRegistradores|Mux14~0_combout ;
wire \bancoRegistradores|Mux14~1_combout ;
wire \bancoRegistradores|Mux14~4_combout ;
wire \bancoRegistradores|dados[1][1]~feeder_combout ;
wire \bancoRegistradores|Decoder0~5_combout ;
wire \bancoRegistradores|dados[1][1]~regout ;
wire \bancoRegistradores|Mux6~2_combout ;
wire \bancoRegistradores|Mux6~3_combout ;
wire \bancoRegistradores|Mux6~0_combout ;
wire \bancoRegistradores|Mux6~1_combout ;
wire \bancoRegistradores|Mux6~4_combout ;
wire \ctrl|Mux11~0_combout ;
wire \ctrl|CmdULA[1]~0_combout ;
wire \ctrl|CmdULA[1]~1_combout ;
wire \ctrl|Mux10~0_combout ;
wire \ctrl|Mux10~1_combout ;
wire \ula|Mux7~1_combout ;
wire \ula|Mux6~1_combout ;
wire \ctrl|Mux12~0_combout ;
wire \ula|Add0~8_combout ;
wire \ula|Add0~3_cout ;
wire \ula|Add0~4_combout ;
wire \bancoRegistradores|dados[5][0]~0_combout ;
wire \bancoRegistradores|dados[5][0]~regout ;
wire \bancoRegistradores|dados[4][0]~regout ;
wire \bancoRegistradores|Mux7~0_combout ;
wire \bancoRegistradores|Mux7~1_combout ;
wire \bancoRegistradores|dados[3][0]~3_combout ;
wire \bancoRegistradores|dados[3][0]~regout ;
wire \bancoRegistradores|dados[0][0]~regout ;
wire \bancoRegistradores|Mux7~2_combout ;
wire \bancoRegistradores|Mux7~3_combout ;
wire \bancoRegistradores|Mux7~4_combout ;
wire \ula|Mux7~2_combout ;
wire \ula|Add0~6_combout ;
wire \muxDtWr|out[0]~0_combout ;
wire \bancoRegistradores|Decoder0~4_combout ;
wire \bancoRegistradores|dados[2][0]~regout ;
wire \bancoRegistradores|dados[1][0]~2_combout ;
wire \bancoRegistradores|dados[1][0]~regout ;
wire \bancoRegistradores|Mux15~2_combout ;
wire \bancoRegistradores|Mux15~3_combout ;
wire \bancoRegistradores|Mux15~0_combout ;
wire \bancoRegistradores|Mux15~1_combout ;
wire \bancoRegistradores|Mux15~4_combout ;
wire \ula|Add0~0_combout ;
wire \ula|Add0~5 ;
wire \ula|Add0~9_combout ;
wire \ula|Add0~11_combout ;
wire \muxDtWr|out[2]~2_combout ;
wire \bancoRegistradores|dados[5][2]~8_combout ;
wire \bancoRegistradores|dados[5][2]~regout ;
wire \bancoRegistradores|dados[7][2]~11_combout ;
wire \bancoRegistradores|dados[7][2]~regout ;
wire \bancoRegistradores|dados[4][2]~10_combout ;
wire \bancoRegistradores|dados[4][2]~regout ;
wire \bancoRegistradores|Mux5~0_combout ;
wire \bancoRegistradores|Mux5~1_combout ;
wire \bancoRegistradores|dados[2][2]~regout ;
wire \bancoRegistradores|dados[1][2]~regout ;
wire \bancoRegistradores|dados[0][2]~feeder_combout ;
wire \bancoRegistradores|dados[0][2]~regout ;
wire \bancoRegistradores|Mux5~2_combout ;
wire \bancoRegistradores|Mux5~3_combout ;
wire \bancoRegistradores|Mux5~4_combout ;
wire \bancoRegistradores|dados[3][2]~feeder_combout ;
wire \bancoRegistradores|dados[3][2]~regout ;
wire \bancoRegistradores|Mux13~2_combout ;
wire \bancoRegistradores|Mux13~3_combout ;
wire \bancoRegistradores|Mux13~0_combout ;
wire \bancoRegistradores|Mux13~1_combout ;
wire \bancoRegistradores|Mux13~4_combout ;
wire \ula|Add0~13_combout ;
wire \ula|Add0~10 ;
wire \ula|Add0~14_combout ;
wire \ula|Mux5~0_combout ;
wire \ula|Mux5~1_combout ;
wire \ula|Add0~16_combout ;
wire \muxDtWr|out[3]~3_combout ;
wire \bancoRegistradores|dados[3][3]~regout ;
wire \bancoRegistradores|dados[1][3]~feeder_combout ;
wire \bancoRegistradores|dados[1][3]~regout ;
wire \bancoRegistradores|dados[0][3]~regout ;
wire \bancoRegistradores|Mux12~2_combout ;
wire \bancoRegistradores|Mux12~3_combout ;
wire \bancoRegistradores|dados[5][3]~feeder_combout ;
wire \bancoRegistradores|dados[5][3]~regout ;
wire \bancoRegistradores|dados[7][3]~feeder_combout ;
wire \bancoRegistradores|dados[7][3]~regout ;
wire \bancoRegistradores|Decoder0~1_combout ;
wire \bancoRegistradores|dados[6][3]~regout ;
wire \bancoRegistradores|Mux12~0_combout ;
wire \bancoRegistradores|Mux12~1_combout ;
wire \bancoRegistradores|Mux12~4_combout ;
wire \bancoRegistradores|dados[4][3]~regout ;
wire \bancoRegistradores|Mux4~0_combout ;
wire \bancoRegistradores|Mux4~1_combout ;
wire \bancoRegistradores|Mux4~2_combout ;
wire \bancoRegistradores|Mux4~3_combout ;
wire \bancoRegistradores|Mux4~4_combout ;
wire \ula|Mux4~0_combout ;
wire \ula|Mux4~1_combout ;
wire \ula|Add0~18_combout ;
wire \ula|Add0~15 ;
wire \ula|Add0~19_combout ;
wire \ula|Add0~21_combout ;
wire \ctrl|Mux9~0_combout ;
wire \muxDtWr|out[4]~4_combout ;
wire \bancoRegistradores|dados[2][4]~regout ;
wire \bancoRegistradores|dados[0][4]~regout ;
wire \bancoRegistradores|Mux3~2_combout ;
wire \bancoRegistradores|Mux3~3_combout ;
wire \bancoRegistradores|dados[4][4]~regout ;
wire \bancoRegistradores|dados[6][4]~regout ;
wire \bancoRegistradores|Mux3~0_combout ;
wire \bancoRegistradores|dados[5][4]~regout ;
wire \bancoRegistradores|Mux3~1_combout ;
wire \bancoRegistradores|Mux3~4_combout ;
wire \ula|Add0~23_combout ;
wire \ula|Add0~20 ;
wire \ula|Add0~24_combout ;
wire \ula|Mux3~0_combout ;
wire \ula|Mux3~1_combout ;
wire \ula|Add0~26_combout ;
wire \muxDtWr|out[6]~6_combout ;
wire \bancoRegistradores|dados[2][6]~regout ;
wire \bancoRegistradores|dados[1][6]~feeder_combout ;
wire \bancoRegistradores|dados[1][6]~regout ;
wire \bancoRegistradores|dados[0][6]~feeder_combout ;
wire \bancoRegistradores|dados[0][6]~regout ;
wire \bancoRegistradores|Mux9~2_combout ;
wire \bancoRegistradores|Mux9~3_combout ;
wire \bancoRegistradores|dados[5][6]~regout ;
wire \bancoRegistradores|dados[6][6]~regout ;
wire \bancoRegistradores|Mux9~0_combout ;
wire \bancoRegistradores|Mux9~1_combout ;
wire \bancoRegistradores|Mux9~4_combout ;
wire \bancoRegistradores|Mux1~2_combout ;
wire \bancoRegistradores|Mux1~3_combout ;
wire \bancoRegistradores|dados[7][6]~regout ;
wire \bancoRegistradores|dados[4][6]~regout ;
wire \bancoRegistradores|Mux1~0_combout ;
wire \bancoRegistradores|Mux1~1_combout ;
wire \bancoRegistradores|Mux1~4_combout ;
wire \ula|Add0~33_combout ;
wire \ula|Add0~25 ;
wire \ula|Add0~29_combout ;
wire \bancoRegistradores|dados[5][5]~12_combout ;
wire \bancoRegistradores|dados[5][5]~regout ;
wire \bancoRegistradores|dados[7][5]~15_combout ;
wire \bancoRegistradores|dados[7][5]~regout ;
wire \bancoRegistradores|Mux10~1_combout ;
wire \bancoRegistradores|dados[3][5]~19_combout ;
wire \bancoRegistradores|dados[3][5]~regout ;
wire \bancoRegistradores|dados[0][5]~18_combout ;
wire \bancoRegistradores|dados[0][5]~regout ;
wire \bancoRegistradores|Mux10~2_combout ;
wire \bancoRegistradores|Mux10~3_combout ;
wire \bancoRegistradores|Mux10~4_combout ;
wire \ula|Mux2~0_combout ;
wire \ula|Mux2~1_combout ;
wire \ula|Add0~31_combout ;
wire \muxDtWr|out[5]~5_combout ;
wire \bancoRegistradores|dados[2][5]~16_combout ;
wire \bancoRegistradores|dados[2][5]~regout ;
wire \bancoRegistradores|Mux2~2_combout ;
wire \bancoRegistradores|Mux2~3_combout ;
wire \bancoRegistradores|dados[4][5]~14_combout ;
wire \bancoRegistradores|dados[4][5]~regout ;
wire \bancoRegistradores|Mux2~0_combout ;
wire \bancoRegistradores|Mux2~1_combout ;
wire \bancoRegistradores|Mux2~4_combout ;
wire \ula|Add0~27_combout ;
wire \ula|Add0~30 ;
wire \ula|Add0~34_combout ;
wire \ula|Mux1~0_combout ;
wire \ula|Mux1~1_combout ;
wire \ula|Add0~36_combout ;
wire \ctrl|Mux9~1_combout ;
wire \ctrl|Mux9~2_combout ;
wire \ctrl|Mux9~3_combout ;
wire \ctrl|Mux9~6_combout ;
wire \ctrl|SelDesv~regout ;
wire \Add0~0_combout ;
wire \regPC|dadoOut[0]~10_combout ;
wire \ctrl|LdOUTPUT~0_combout ;
wire \ctrl|LdOUTPUT~2_combout ;
wire \ctrl|LdOUTPUT~regout ;
wire \ctrl|LdOUTPUT~clkctrl_outclk ;
wire \muxDtWr|out[7]~7_combout ;
wire \bancoRegistradores|dados[5][7]~20_combout ;
wire \bancoRegistradores|dados[5][7]~regout ;
wire \bancoRegistradores|dados[6][7]~21_combout ;
wire \bancoRegistradores|dados[6][7]~regout ;
wire \bancoRegistradores|Mux8~0_combout ;
wire \bancoRegistradores|Mux8~1_combout ;
wire \bancoRegistradores|dados[3][7]~27_combout ;
wire \bancoRegistradores|dados[3][7]~regout ;
wire \bancoRegistradores|dados[0][7]~26_combout ;
wire \bancoRegistradores|dados[0][7]~regout ;
wire \bancoRegistradores|Mux8~2_combout ;
wire \bancoRegistradores|Mux8~3_combout ;
wire \bancoRegistradores|Mux8~4_combout ;
wire \ula|Mux0~0_combout ;
wire \ula|Mux0~1_combout ;
wire \bancoRegistradores|dados[4][7]~22_combout ;
wire \bancoRegistradores|dados[4][7]~regout ;
wire \bancoRegistradores|Mux0~0_combout ;
wire \bancoRegistradores|Mux0~1_combout ;
wire \bancoRegistradores|dados[2][7]~24_combout ;
wire \bancoRegistradores|dados[2][7]~regout ;
wire \bancoRegistradores|Mux0~3_combout ;
wire \bancoRegistradores|Mux0~4_combout ;
wire \ula|Add0~38_combout ;
wire \ula|Add0~35 ;
wire \ula|Add0~39_combout ;
wire \ula|Add0~41_combout ;
wire \bancoRegistradores|dados[1][4]~regout ;
wire \bancoRegistradores|Mux11~2_combout ;
wire \bancoRegistradores|Mux11~3_combout ;
wire \bancoRegistradores|Mux11~0_combout ;
wire \bancoRegistradores|dados[7][4]~regout ;
wire \bancoRegistradores|Mux11~1_combout ;
wire \bancoRegistradores|Mux11~4_combout ;
wire [7:0] \regOUTPUT|dadoOut ;
wire [15:0] \rom|altsyncram_component|auto_generated|q_a ;
wire [2:0] \ctrl|estado ;
wire [2:0] \ctrl|CmdULA ;
wire [7:0] \bancoRegistradores|dadoR2 ;
wire [7:0] \bancoRegistradores|dadoR1 ;
wire [7:0] \regPC|dadoOut ;

wire [15:0] \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \rom|altsyncram_component|auto_generated|q_a [0] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \rom|altsyncram_component|auto_generated|q_a [1] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \rom|altsyncram_component|auto_generated|q_a [2] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \rom|altsyncram_component|auto_generated|q_a [3] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \rom|altsyncram_component|auto_generated|q_a [4] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \rom|altsyncram_component|auto_generated|q_a [5] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \rom|altsyncram_component|auto_generated|q_a [6] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \rom|altsyncram_component|auto_generated|q_a [7] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \rom|altsyncram_component|auto_generated|q_a [8] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \rom|altsyncram_component|auto_generated|q_a [9] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \rom|altsyncram_component|auto_generated|q_a [10] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \rom|altsyncram_component|auto_generated|q_a [11] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \rom|altsyncram_component|auto_generated|q_a [12] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \rom|altsyncram_component|auto_generated|q_a [13] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \rom|altsyncram_component|auto_generated|q_a [14] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \rom|altsyncram_component|auto_generated|q_a [15] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

// Location: LCCOMB_X53_Y2_N16
cycloneii_lcell_comb \ula|Add0~1 (
// Equation(s):
// \ula|Add0~1_combout  = \bancoRegistradores|dadoR1 [0] $ (((\ctrl|CmdULA [2] & \ctrl|CmdULA [0])))

	.dataa(vcc),
	.datab(\ctrl|CmdULA [2]),
	.datac(\ctrl|CmdULA [0]),
	.datad(\bancoRegistradores|dadoR1 [0]),
	.cin(gnd),
	.combout(\ula|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~1 .lut_mask = 16'h3FC0;
defparam \ula|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y3_N24
cycloneii_lcell_comb \ula|Mux7~0 (
// Equation(s):
// \ula|Mux7~0_combout  = (\ctrl|CmdULA [1] & (!\ctrl|CmdULA [0] & ((!\ctrl|CmdULA [2]) # (!\bancoRegistradores|dadoR1 [0])))) # (!\ctrl|CmdULA [1] & (((\bancoRegistradores|dadoR1 [0]))))

	.dataa(\ctrl|CmdULA [1]),
	.datab(\ctrl|CmdULA [0]),
	.datac(\bancoRegistradores|dadoR1 [0]),
	.datad(\ctrl|CmdULA [2]),
	.cin(gnd),
	.combout(\ula|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux7~0 .lut_mask = 16'h5272;
defparam \ula|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y2_N10
cycloneii_lcell_comb \ula|Mux7~3 (
// Equation(s):
// \ula|Mux7~3_combout  = (!\ctrl|CmdULA [1] & ((\ctrl|CmdULA [0]) # (\ctrl|CmdULA [2])))

	.dataa(vcc),
	.datab(\ctrl|CmdULA [0]),
	.datac(\ctrl|CmdULA [2]),
	.datad(\ctrl|CmdULA [1]),
	.cin(gnd),
	.combout(\ula|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux7~3 .lut_mask = 16'h00FC;
defparam \ula|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y2_N20
cycloneii_lcell_comb \ula|Add0~7 (
// Equation(s):
// \ula|Add0~7_combout  = (\bancoRegistradores|dadoR1 [1] & ((!\ctrl|CmdULA [2]) # (!\ctrl|CmdULA [0])))

	.dataa(vcc),
	.datab(\bancoRegistradores|dadoR1 [1]),
	.datac(\ctrl|CmdULA [0]),
	.datad(\ctrl|CmdULA [2]),
	.cin(gnd),
	.combout(\ula|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~7 .lut_mask = 16'h0CCC;
defparam \ula|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y2_N6
cycloneii_lcell_comb \ula|Mux6~0 (
// Equation(s):
// \ula|Mux6~0_combout  = (\ctrl|CmdULA [1] & (!\ctrl|CmdULA [0] & ((!\bancoRegistradores|dadoR1 [1]) # (!\ctrl|CmdULA [2])))) # (!\ctrl|CmdULA [1] & (((\bancoRegistradores|dadoR1 [1]))))

	.dataa(\ctrl|CmdULA [2]),
	.datab(\bancoRegistradores|dadoR1 [1]),
	.datac(\ctrl|CmdULA [0]),
	.datad(\ctrl|CmdULA [1]),
	.cin(gnd),
	.combout(\ula|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux6~0 .lut_mask = 16'h07CC;
defparam \ula|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y2_N20
cycloneii_lcell_comb \ula|Add0~12 (
// Equation(s):
// \ula|Add0~12_combout  = (\bancoRegistradores|dadoR1 [2] & ((!\ctrl|CmdULA [2]) # (!\ctrl|CmdULA [0])))

	.dataa(vcc),
	.datab(\bancoRegistradores|dadoR1 [2]),
	.datac(\ctrl|CmdULA [0]),
	.datad(\ctrl|CmdULA [2]),
	.cin(gnd),
	.combout(\ula|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~12 .lut_mask = 16'h0CCC;
defparam \ula|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y2_N6
cycloneii_lcell_comb \ula|Add0~17 (
// Equation(s):
// \ula|Add0~17_combout  = (\bancoRegistradores|dadoR1 [3] & ((!\ctrl|CmdULA [2]) # (!\ctrl|CmdULA [0])))

	.dataa(vcc),
	.datab(\ctrl|CmdULA [0]),
	.datac(\bancoRegistradores|dadoR1 [3]),
	.datad(\ctrl|CmdULA [2]),
	.cin(gnd),
	.combout(\ula|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~17 .lut_mask = 16'h30F0;
defparam \ula|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y2_N12
cycloneii_lcell_comb \ula|Add0~22 (
// Equation(s):
// \ula|Add0~22_combout  = (\bancoRegistradores|dadoR1 [4] & ((!\ctrl|CmdULA [0]) # (!\ctrl|CmdULA [2])))

	.dataa(vcc),
	.datab(\ctrl|CmdULA [2]),
	.datac(\ctrl|CmdULA [0]),
	.datad(\bancoRegistradores|dadoR1 [4]),
	.cin(gnd),
	.combout(\ula|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~22 .lut_mask = 16'h3F00;
defparam \ula|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y2_N24
cycloneii_lcell_comb \ula|Add0~28 (
// Equation(s):
// \ula|Add0~28_combout  = (\ctrl|CmdULA [2] & ((\ctrl|CmdULA [0] & ((!\bancoRegistradores|dadoR1 [5]))) # (!\ctrl|CmdULA [0] & (!\bancoRegistradores|dadoR2 [5])))) # (!\ctrl|CmdULA [2] & (\bancoRegistradores|dadoR2 [5]))

	.dataa(\bancoRegistradores|dadoR2 [5]),
	.datab(\ctrl|CmdULA [0]),
	.datac(\bancoRegistradores|dadoR1 [5]),
	.datad(\ctrl|CmdULA [2]),
	.cin(gnd),
	.combout(\ula|Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~28 .lut_mask = 16'h1DAA;
defparam \ula|Add0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y2_N4
cycloneii_lcell_comb \ula|Add0~32 (
// Equation(s):
// \ula|Add0~32_combout  = (\bancoRegistradores|dadoR1 [6] & ((!\ctrl|CmdULA [0]) # (!\ctrl|CmdULA [2])))

	.dataa(vcc),
	.datab(\ctrl|CmdULA [2]),
	.datac(\ctrl|CmdULA [0]),
	.datad(\bancoRegistradores|dadoR1 [6]),
	.cin(gnd),
	.combout(\ula|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~32 .lut_mask = 16'h3F00;
defparam \ula|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y2_N22
cycloneii_lcell_comb \ula|Add0~37 (
// Equation(s):
// \ula|Add0~37_combout  = (\bancoRegistradores|dadoR1 [7] & ((!\ctrl|CmdULA [2]) # (!\ctrl|CmdULA [0])))

	.dataa(vcc),
	.datab(\ctrl|CmdULA [0]),
	.datac(\ctrl|CmdULA [2]),
	.datad(\bancoRegistradores|dadoR1 [7]),
	.cin(gnd),
	.combout(\ula|Add0~37_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~37 .lut_mask = 16'h3F00;
defparam \ula|Add0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y2_N15
cycloneii_lcell_ff \ctrl|LdPC (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ctrl|estado [1]),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|Mux8~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|LdPC~regout ));

// Location: LCCOMB_X38_Y2_N6
cycloneii_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_combout  = (\rom|altsyncram_component|auto_generated|q_a [1] & \ctrl|SelDesv~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\rom|altsyncram_component|auto_generated|q_a [1]),
	.datad(\ctrl|SelDesv~regout ),
	.cin(gnd),
	.combout(\Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~1 .lut_mask = 16'hF000;
defparam \Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y2_N2
cycloneii_lcell_comb \Add0~3 (
// Equation(s):
// \Add0~3_combout  = (\rom|altsyncram_component|auto_generated|q_a [3] & \ctrl|SelDesv~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\rom|altsyncram_component|auto_generated|q_a [3]),
	.datad(\ctrl|SelDesv~regout ),
	.cin(gnd),
	.combout(\Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~3 .lut_mask = 16'hF000;
defparam \Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y2_N24
cycloneii_lcell_comb \ctrl|Mux9~4 (
// Equation(s):
// \ctrl|Mux9~4_combout  = (!\rom|altsyncram_component|auto_generated|q_a [14] & ((\rom|altsyncram_component|auto_generated|q_a [13] & (!\rom|altsyncram_component|auto_generated|q_a [12] & !\ula|Add0~41_combout )) # 
// (!\rom|altsyncram_component|auto_generated|q_a [13] & (\rom|altsyncram_component|auto_generated|q_a [12] & \ula|Add0~41_combout ))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [13]),
	.datab(\rom|altsyncram_component|auto_generated|q_a [12]),
	.datac(\ula|Add0~41_combout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\ctrl|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Mux9~4 .lut_mask = 16'h0042;
defparam \ctrl|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y2_N10
cycloneii_lcell_comb \ctrl|Mux9~5 (
// Equation(s):
// \ctrl|Mux9~5_combout  = (\ctrl|Mux9~4_combout ) # ((!\ctrl|SelRegWr~1_combout  & (\ctrl|SelDesv~regout  & \rom|altsyncram_component|auto_generated|q_a [14])))

	.dataa(\ctrl|SelRegWr~1_combout ),
	.datab(\ctrl|SelDesv~regout ),
	.datac(\ctrl|Mux9~4_combout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\ctrl|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Mux9~5 .lut_mask = 16'hF4F0;
defparam \ctrl|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y2_N30
cycloneii_lcell_comb \ctrl|selDtWr~0 (
// Equation(s):
// \ctrl|selDtWr~0_combout  = ((\ctrl|estado [1] & ((!\rom|altsyncram_component|auto_generated|q_a [15]) # (!\ctrl|LdOUTPUT~0_combout )))) # (!\ctrl|estado [0])

	.dataa(\ctrl|LdOUTPUT~0_combout ),
	.datab(\ctrl|estado [0]),
	.datac(\ctrl|estado [1]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\ctrl|selDtWr~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|selDtWr~0 .lut_mask = 16'h73F3;
defparam \ctrl|selDtWr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y3_N17
cycloneii_lcell_ff \bancoRegistradores|dados[6][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|dados[6][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[6][0]~regout ));

// Location: LCFF_X51_Y3_N29
cycloneii_lcell_ff \bancoRegistradores|dados[7][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|dados[7][0]~1_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[7][0]~regout ));

// Location: LCFF_X53_Y3_N29
cycloneii_lcell_ff \bancoRegistradores|dados[6][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|dados[6][1]~4_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[6][1]~regout ));

// Location: LCFF_X52_Y3_N3
cycloneii_lcell_ff \bancoRegistradores|dados[2][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|dados[2][1]~6_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[2][1]~regout ));

// Location: LCFF_X49_Y3_N9
cycloneii_lcell_ff \bancoRegistradores|dados[6][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|dados[6][2]~9_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[6][2]~regout ));

// Location: LCFF_X52_Y3_N29
cycloneii_lcell_ff \bancoRegistradores|dados[2][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\muxDtWr|out[3]~3_combout ),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[2][3]~regout ));

// Location: LCFF_X50_Y3_N27
cycloneii_lcell_ff \bancoRegistradores|dados[3][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|dados[3][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[3][4]~regout ));

// Location: LCFF_X53_Y3_N21
cycloneii_lcell_ff \bancoRegistradores|dados[6][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|dados[6][5]~13_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[6][5]~regout ));

// Location: LCFF_X54_Y3_N3
cycloneii_lcell_ff \bancoRegistradores|dados[1][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|dados[1][5]~17_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[1][5]~regout ));

// Location: LCCOMB_X54_Y3_N24
cycloneii_lcell_comb \bancoRegistradores|Mux10~0 (
// Equation(s):
// \bancoRegistradores|Mux10~0_combout  = (\rom|altsyncram_component|auto_generated|q_a [7] & (((\rom|altsyncram_component|auto_generated|q_a [6])) # (!\bancoRegistradores|dados[6][5]~regout ))) # (!\rom|altsyncram_component|auto_generated|q_a [7] & 
// (((!\bancoRegistradores|dados[4][5]~regout  & !\rom|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\bancoRegistradores|dados[6][5]~regout ),
	.datab(\bancoRegistradores|dados[4][5]~regout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux10~0 .lut_mask = 16'hF053;
defparam \bancoRegistradores|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y3_N9
cycloneii_lcell_ff \bancoRegistradores|dados[3][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\muxDtWr|out[6]~6_combout ),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[3][6]~regout ));

// Location: LCFF_X52_Y2_N23
cycloneii_lcell_ff \bancoRegistradores|dados[7][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|dados[7][7]~23_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[7][7]~regout ));

// Location: LCFF_X50_Y1_N29
cycloneii_lcell_ff \bancoRegistradores|dados[1][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|dados[1][7]~25_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[1][7]~regout ));

// Location: LCCOMB_X54_Y3_N8
cycloneii_lcell_comb \bancoRegistradores|Mux0~2 (
// Equation(s):
// \bancoRegistradores|Mux0~2_combout  = (\rom|altsyncram_component|auto_generated|q_a [9] & (((\rom|altsyncram_component|auto_generated|q_a [10]) # (!\bancoRegistradores|dados[1][7]~regout )))) # (!\rom|altsyncram_component|auto_generated|q_a [9] & 
// (!\bancoRegistradores|dados[0][7]~regout  & (!\rom|altsyncram_component|auto_generated|q_a [10])))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [9]),
	.datab(\bancoRegistradores|dados[0][7]~regout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [10]),
	.datad(\bancoRegistradores|dados[1][7]~regout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux0~2 .lut_mask = 16'hA1AB;
defparam \bancoRegistradores|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y2_N8
cycloneii_lcell_comb \ctrl|LdOUTPUT~1 (
// Equation(s):
// \ctrl|LdOUTPUT~1_combout  = (\rst~combout  & ((\ctrl|estado [0] & (!\ctrl|estado [1])) # (!\ctrl|estado [0] & (\ctrl|estado [1] & \rom|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\rst~combout ),
	.datab(\ctrl|estado [0]),
	.datac(\ctrl|estado [1]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\ctrl|LdOUTPUT~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|LdOUTPUT~1 .lut_mask = 16'h2808;
defparam \ctrl|LdOUTPUT~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y3_N28
cycloneii_lcell_comb \bancoRegistradores|dados[7][0]~1 (
// Equation(s):
// \bancoRegistradores|dados[7][0]~1_combout  = !\muxDtWr|out[0]~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\muxDtWr|out[0]~0_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|dados[7][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|dados[7][0]~1 .lut_mask = 16'h00FF;
defparam \bancoRegistradores|dados[7][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y3_N28
cycloneii_lcell_comb \bancoRegistradores|dados[6][1]~4 (
// Equation(s):
// \bancoRegistradores|dados[6][1]~4_combout  = !\muxDtWr|out[1]~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\muxDtWr|out[1]~1_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|dados[6][1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|dados[6][1]~4 .lut_mask = 16'h00FF;
defparam \bancoRegistradores|dados[6][1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y3_N2
cycloneii_lcell_comb \bancoRegistradores|dados[2][1]~6 (
// Equation(s):
// \bancoRegistradores|dados[2][1]~6_combout  = !\muxDtWr|out[1]~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\muxDtWr|out[1]~1_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|dados[2][1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|dados[2][1]~6 .lut_mask = 16'h00FF;
defparam \bancoRegistradores|dados[2][1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N8
cycloneii_lcell_comb \bancoRegistradores|dados[6][2]~9 (
// Equation(s):
// \bancoRegistradores|dados[6][2]~9_combout  = !\muxDtWr|out[2]~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\muxDtWr|out[2]~2_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|dados[6][2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|dados[6][2]~9 .lut_mask = 16'h00FF;
defparam \bancoRegistradores|dados[6][2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y3_N20
cycloneii_lcell_comb \bancoRegistradores|dados[6][5]~13 (
// Equation(s):
// \bancoRegistradores|dados[6][5]~13_combout  = !\muxDtWr|out[5]~5_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\muxDtWr|out[5]~5_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|dados[6][5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|dados[6][5]~13 .lut_mask = 16'h00FF;
defparam \bancoRegistradores|dados[6][5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y3_N2
cycloneii_lcell_comb \bancoRegistradores|dados[1][5]~17 (
// Equation(s):
// \bancoRegistradores|dados[1][5]~17_combout  = !\muxDtWr|out[5]~5_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\muxDtWr|out[5]~5_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\bancoRegistradores|dados[1][5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|dados[1][5]~17 .lut_mask = 16'h0F0F;
defparam \bancoRegistradores|dados[1][5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y2_N22
cycloneii_lcell_comb \bancoRegistradores|dados[7][7]~23 (
// Equation(s):
// \bancoRegistradores|dados[7][7]~23_combout  = !\muxDtWr|out[7]~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\muxDtWr|out[7]~7_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|dados[7][7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|dados[7][7]~23 .lut_mask = 16'h00FF;
defparam \bancoRegistradores|dados[7][7]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y1_N28
cycloneii_lcell_comb \bancoRegistradores|dados[1][7]~25 (
// Equation(s):
// \bancoRegistradores|dados[1][7]~25_combout  = !\muxDtWr|out[7]~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\muxDtWr|out[7]~7_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|dados[1][7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|dados[1][7]~25 .lut_mask = 16'h00FF;
defparam \bancoRegistradores|dados[1][7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G15
cycloneii_clkctrl \ctrl|LdPC~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\ctrl|LdPC~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ctrl|LdPC~clkctrl_outclk ));
// synopsys translate_off
defparam \ctrl|LdPC~clkctrl .clock_type = "global clock";
defparam \ctrl|LdPC~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N16
cycloneii_lcell_comb \bancoRegistradores|dados[6][0]~feeder (
// Equation(s):
// \bancoRegistradores|dados[6][0]~feeder_combout  = \muxDtWr|out[0]~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\muxDtWr|out[0]~0_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|dados[6][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|dados[6][0]~feeder .lut_mask = 16'hFF00;
defparam \bancoRegistradores|dados[6][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N26
cycloneii_lcell_comb \bancoRegistradores|dados[3][4]~feeder (
// Equation(s):
// \bancoRegistradores|dados[3][4]~feeder_combout  = \muxDtWr|out[4]~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\muxDtWr|out[4]~4_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|dados[3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|dados[3][4]~feeder .lut_mask = 16'hFF00;
defparam \bancoRegistradores|dados[3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X51_Y1_N10
cycloneii_lcell_comb \ctrl|estado[0]~0 (
// Equation(s):
// \ctrl|estado[0]~0_combout  = !\ctrl|estado [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\ctrl|estado [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ctrl|estado[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|estado[0]~0 .lut_mask = 16'h0F0F;
defparam \ctrl|estado[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \rst~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\rst~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rst));
// synopsys translate_off
defparam \rst~I .input_async_reset = "none";
defparam \rst~I .input_power_up = "low";
defparam \rst~I .input_register_mode = "none";
defparam \rst~I .input_sync_reset = "none";
defparam \rst~I .oe_async_reset = "none";
defparam \rst~I .oe_power_up = "low";
defparam \rst~I .oe_register_mode = "none";
defparam \rst~I .oe_sync_reset = "none";
defparam \rst~I .operation_mode = "input";
defparam \rst~I .output_async_reset = "none";
defparam \rst~I .output_power_up = "low";
defparam \rst~I .output_register_mode = "none";
defparam \rst~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \rst~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\rst~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst~clkctrl_outclk ));
// synopsys translate_off
defparam \rst~clkctrl .clock_type = "global clock";
defparam \rst~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X51_Y1_N11
cycloneii_lcell_ff \ctrl|estado[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl|estado[0]~0_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|estado [0]));

// Location: LCCOMB_X51_Y1_N2
cycloneii_lcell_comb \ctrl|Mux8~3 (
// Equation(s):
// \ctrl|Mux8~3_combout  = \ctrl|estado [1] $ (\ctrl|estado [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ctrl|estado [1]),
	.datad(\ctrl|estado [0]),
	.cin(gnd),
	.combout(\ctrl|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Mux8~3 .lut_mask = 16'h0FF0;
defparam \ctrl|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y1_N20
cycloneii_lcell_comb \ctrl|Mux8~3_wirecell (
// Equation(s):
// \ctrl|Mux8~3_wirecell_combout  = !\ctrl|Mux8~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ctrl|Mux8~3_combout ),
	.cin(gnd),
	.combout(\ctrl|Mux8~3_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Mux8~3_wirecell .lut_mask = 16'h00FF;
defparam \ctrl|Mux8~3_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y1_N21
cycloneii_lcell_ff \ctrl|estado[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl|Mux8~3_wirecell_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|estado [1]));

// Location: LCCOMB_X38_Y2_N10
cycloneii_lcell_comb \regPC|dadoOut[0]~9 (
// Equation(s):
// \regPC|dadoOut[0]~9_cout  = CARRY(\ctrl|SelDesv~regout )

	.dataa(vcc),
	.datab(\ctrl|SelDesv~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\regPC|dadoOut[0]~9_cout ));
// synopsys translate_off
defparam \regPC|dadoOut[0]~9 .lut_mask = 16'h00CC;
defparam \regPC|dadoOut[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y2_N12
cycloneii_lcell_comb \regPC|dadoOut[0]~10 (
// Equation(s):
// \regPC|dadoOut[0]~10_combout  = (\regPC|dadoOut [0] & ((\Add0~0_combout  & (\regPC|dadoOut[0]~9_cout  & VCC)) # (!\Add0~0_combout  & (!\regPC|dadoOut[0]~9_cout )))) # (!\regPC|dadoOut [0] & ((\Add0~0_combout  & (!\regPC|dadoOut[0]~9_cout )) # 
// (!\Add0~0_combout  & ((\regPC|dadoOut[0]~9_cout ) # (GND)))))
// \regPC|dadoOut[0]~11  = CARRY((\regPC|dadoOut [0] & (!\Add0~0_combout  & !\regPC|dadoOut[0]~9_cout )) # (!\regPC|dadoOut [0] & ((!\regPC|dadoOut[0]~9_cout ) # (!\Add0~0_combout ))))

	.dataa(\regPC|dadoOut [0]),
	.datab(\Add0~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\regPC|dadoOut[0]~9_cout ),
	.combout(\regPC|dadoOut[0]~10_combout ),
	.cout(\regPC|dadoOut[0]~11 ));
// synopsys translate_off
defparam \regPC|dadoOut[0]~10 .lut_mask = 16'h9617;
defparam \regPC|dadoOut[0]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y2_N14
cycloneii_lcell_comb \regPC|dadoOut[1]~12 (
// Equation(s):
// \regPC|dadoOut[1]~12_combout  = ((\Add0~1_combout  $ (\regPC|dadoOut [1] $ (!\regPC|dadoOut[0]~11 )))) # (GND)
// \regPC|dadoOut[1]~13  = CARRY((\Add0~1_combout  & ((\regPC|dadoOut [1]) # (!\regPC|dadoOut[0]~11 ))) # (!\Add0~1_combout  & (\regPC|dadoOut [1] & !\regPC|dadoOut[0]~11 )))

	.dataa(\Add0~1_combout ),
	.datab(\regPC|dadoOut [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\regPC|dadoOut[0]~11 ),
	.combout(\regPC|dadoOut[1]~12_combout ),
	.cout(\regPC|dadoOut[1]~13 ));
// synopsys translate_off
defparam \regPC|dadoOut[1]~12 .lut_mask = 16'h698E;
defparam \regPC|dadoOut[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y2_N16
cycloneii_lcell_comb \regPC|dadoOut[2]~14 (
// Equation(s):
// \regPC|dadoOut[2]~14_combout  = (\regPC|dadoOut [2] & ((\Add0~2_combout  & (\regPC|dadoOut[1]~13  & VCC)) # (!\Add0~2_combout  & (!\regPC|dadoOut[1]~13 )))) # (!\regPC|dadoOut [2] & ((\Add0~2_combout  & (!\regPC|dadoOut[1]~13 )) # (!\Add0~2_combout  & 
// ((\regPC|dadoOut[1]~13 ) # (GND)))))
// \regPC|dadoOut[2]~15  = CARRY((\regPC|dadoOut [2] & (!\Add0~2_combout  & !\regPC|dadoOut[1]~13 )) # (!\regPC|dadoOut [2] & ((!\regPC|dadoOut[1]~13 ) # (!\Add0~2_combout ))))

	.dataa(\regPC|dadoOut [2]),
	.datab(\Add0~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\regPC|dadoOut[1]~13 ),
	.combout(\regPC|dadoOut[2]~14_combout ),
	.cout(\regPC|dadoOut[2]~15 ));
// synopsys translate_off
defparam \regPC|dadoOut[2]~14 .lut_mask = 16'h9617;
defparam \regPC|dadoOut[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y2_N18
cycloneii_lcell_comb \regPC|dadoOut[3]~16 (
// Equation(s):
// \regPC|dadoOut[3]~16_combout  = ((\Add0~3_combout  $ (\regPC|dadoOut [3] $ (!\regPC|dadoOut[2]~15 )))) # (GND)
// \regPC|dadoOut[3]~17  = CARRY((\Add0~3_combout  & ((\regPC|dadoOut [3]) # (!\regPC|dadoOut[2]~15 ))) # (!\Add0~3_combout  & (\regPC|dadoOut [3] & !\regPC|dadoOut[2]~15 )))

	.dataa(\Add0~3_combout ),
	.datab(\regPC|dadoOut [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\regPC|dadoOut[2]~15 ),
	.combout(\regPC|dadoOut[3]~16_combout ),
	.cout(\regPC|dadoOut[3]~17 ));
// synopsys translate_off
defparam \regPC|dadoOut[3]~16 .lut_mask = 16'h698E;
defparam \regPC|dadoOut[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X37_Y2
cycloneii_ram_block \rom|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(16'b0000000000000000),
	.portaaddr({\regPC|dadoOut [7],\regPC|dadoOut [6],\regPC|dadoOut [5],\regPC|dadoOut [4],\regPC|dadoOut [3],\regPC|dadoOut [2],\regPC|dadoOut [1],\regPC|dadoOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(16'b0000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .init_file = "lrg.mif";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ALTSYNCRAM";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 16;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 16;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F400F200F00084A382A280A1F400F200F000;
// synopsys translate_on

// Location: LCCOMB_X39_Y2_N28
cycloneii_lcell_comb \Add0~7 (
// Equation(s):
// \Add0~7_combout  = (\rom|altsyncram_component|auto_generated|q_a [7] & \ctrl|SelDesv~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datad(\ctrl|SelDesv~regout ),
	.cin(gnd),
	.combout(\Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~7 .lut_mask = 16'hF000;
defparam \Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y2_N20
cycloneii_lcell_comb \regPC|dadoOut[4]~18 (
// Equation(s):
// \regPC|dadoOut[4]~18_combout  = (\regPC|dadoOut [4] & ((\Add0~4_combout  & (\regPC|dadoOut[3]~17  & VCC)) # (!\Add0~4_combout  & (!\regPC|dadoOut[3]~17 )))) # (!\regPC|dadoOut [4] & ((\Add0~4_combout  & (!\regPC|dadoOut[3]~17 )) # (!\Add0~4_combout  & 
// ((\regPC|dadoOut[3]~17 ) # (GND)))))
// \regPC|dadoOut[4]~19  = CARRY((\regPC|dadoOut [4] & (!\Add0~4_combout  & !\regPC|dadoOut[3]~17 )) # (!\regPC|dadoOut [4] & ((!\regPC|dadoOut[3]~17 ) # (!\Add0~4_combout ))))

	.dataa(\regPC|dadoOut [4]),
	.datab(\Add0~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\regPC|dadoOut[3]~17 ),
	.combout(\regPC|dadoOut[4]~18_combout ),
	.cout(\regPC|dadoOut[4]~19 ));
// synopsys translate_off
defparam \regPC|dadoOut[4]~18 .lut_mask = 16'h9617;
defparam \regPC|dadoOut[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y2_N22
cycloneii_lcell_comb \regPC|dadoOut[5]~20 (
// Equation(s):
// \regPC|dadoOut[5]~20_combout  = ((\regPC|dadoOut [5] $ (\Add0~5_combout  $ (!\regPC|dadoOut[4]~19 )))) # (GND)
// \regPC|dadoOut[5]~21  = CARRY((\regPC|dadoOut [5] & ((\Add0~5_combout ) # (!\regPC|dadoOut[4]~19 ))) # (!\regPC|dadoOut [5] & (\Add0~5_combout  & !\regPC|dadoOut[4]~19 )))

	.dataa(\regPC|dadoOut [5]),
	.datab(\Add0~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\regPC|dadoOut[4]~19 ),
	.combout(\regPC|dadoOut[5]~20_combout ),
	.cout(\regPC|dadoOut[5]~21 ));
// synopsys translate_off
defparam \regPC|dadoOut[5]~20 .lut_mask = 16'h698E;
defparam \regPC|dadoOut[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y2_N24
cycloneii_lcell_comb \regPC|dadoOut[6]~22 (
// Equation(s):
// \regPC|dadoOut[6]~22_combout  = (\regPC|dadoOut [6] & ((\Add0~6_combout  & (\regPC|dadoOut[5]~21  & VCC)) # (!\Add0~6_combout  & (!\regPC|dadoOut[5]~21 )))) # (!\regPC|dadoOut [6] & ((\Add0~6_combout  & (!\regPC|dadoOut[5]~21 )) # (!\Add0~6_combout  & 
// ((\regPC|dadoOut[5]~21 ) # (GND)))))
// \regPC|dadoOut[6]~23  = CARRY((\regPC|dadoOut [6] & (!\Add0~6_combout  & !\regPC|dadoOut[5]~21 )) # (!\regPC|dadoOut [6] & ((!\regPC|dadoOut[5]~21 ) # (!\Add0~6_combout ))))

	.dataa(\regPC|dadoOut [6]),
	.datab(\Add0~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\regPC|dadoOut[5]~21 ),
	.combout(\regPC|dadoOut[6]~22_combout ),
	.cout(\regPC|dadoOut[6]~23 ));
// synopsys translate_off
defparam \regPC|dadoOut[6]~22 .lut_mask = 16'h9617;
defparam \regPC|dadoOut[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y2_N26
cycloneii_lcell_comb \regPC|dadoOut[7]~24 (
// Equation(s):
// \regPC|dadoOut[7]~24_combout  = \regPC|dadoOut [7] $ (\regPC|dadoOut[6]~23  $ (!\Add0~7_combout ))

	.dataa(vcc),
	.datab(\regPC|dadoOut [7]),
	.datac(vcc),
	.datad(\Add0~7_combout ),
	.cin(\regPC|dadoOut[6]~23 ),
	.combout(\regPC|dadoOut[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \regPC|dadoOut[7]~24 .lut_mask = 16'h3CC3;
defparam \regPC|dadoOut[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y2_N2
cycloneii_lcell_comb \ctrl|Mux8~2 (
// Equation(s):
// \ctrl|Mux8~2_combout  = (\rom|altsyncram_component|auto_generated|q_a [13] & (((\ctrl|SelJMP~regout )))) # (!\rom|altsyncram_component|auto_generated|q_a [13] & ((\rom|altsyncram_component|auto_generated|q_a [14] & 
// ((\rom|altsyncram_component|auto_generated|q_a [12]) # (\ctrl|SelJMP~regout ))) # (!\rom|altsyncram_component|auto_generated|q_a [14] & (\rom|altsyncram_component|auto_generated|q_a [12] & \ctrl|SelJMP~regout ))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [13]),
	.datab(\rom|altsyncram_component|auto_generated|q_a [14]),
	.datac(\rom|altsyncram_component|auto_generated|q_a [12]),
	.datad(\ctrl|SelJMP~regout ),
	.cin(gnd),
	.combout(\ctrl|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Mux8~2 .lut_mask = 16'hFE40;
defparam \ctrl|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y2_N28
cycloneii_lcell_comb \ctrl|Mux8~4 (
// Equation(s):
// \ctrl|Mux8~4_combout  = (\rom|altsyncram_component|auto_generated|q_a [15] & (\ctrl|estado [1] & \ctrl|Mux8~2_combout ))

	.dataa(vcc),
	.datab(\rom|altsyncram_component|auto_generated|q_a [15]),
	.datac(\ctrl|estado [1]),
	.datad(\ctrl|Mux8~2_combout ),
	.cin(gnd),
	.combout(\ctrl|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Mux8~4 .lut_mask = 16'hC000;
defparam \ctrl|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y2_N29
cycloneii_lcell_ff \ctrl|SelJMP (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl|Mux8~4_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|Mux8~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|SelJMP~regout ));

// Location: LCFF_X38_Y2_N27
cycloneii_lcell_ff \regPC|dadoOut[7] (
	.clk(\ctrl|LdPC~clkctrl_outclk ),
	.datain(\regPC|dadoOut[7]~24_combout ),
	.sdata(\rom|altsyncram_component|auto_generated|q_a [7]),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\ctrl|SelJMP~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regPC|dadoOut [7]));

// Location: LCCOMB_X38_Y2_N30
cycloneii_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (\ctrl|SelDesv~regout  & \rom|altsyncram_component|auto_generated|q_a [6])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ctrl|SelDesv~regout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'hF000;
defparam \Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y2_N25
cycloneii_lcell_ff \regPC|dadoOut[6] (
	.clk(\ctrl|LdPC~clkctrl_outclk ),
	.datain(\regPC|dadoOut[6]~22_combout ),
	.sdata(\rom|altsyncram_component|auto_generated|q_a [6]),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\ctrl|SelJMP~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regPC|dadoOut [6]));

// Location: LCCOMB_X38_Y2_N28
cycloneii_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_combout  = (\rom|altsyncram_component|auto_generated|q_a [5] & \ctrl|SelDesv~regout )

	.dataa(vcc),
	.datab(\rom|altsyncram_component|auto_generated|q_a [5]),
	.datac(vcc),
	.datad(\ctrl|SelDesv~regout ),
	.cin(gnd),
	.combout(\Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~5 .lut_mask = 16'hCC00;
defparam \Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y2_N23
cycloneii_lcell_ff \regPC|dadoOut[5] (
	.clk(\ctrl|LdPC~clkctrl_outclk ),
	.datain(\regPC|dadoOut[5]~20_combout ),
	.sdata(\rom|altsyncram_component|auto_generated|q_a [5]),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\ctrl|SelJMP~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regPC|dadoOut [5]));

// Location: LCCOMB_X38_Y2_N4
cycloneii_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = (\rom|altsyncram_component|auto_generated|q_a [4] & \ctrl|SelDesv~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\rom|altsyncram_component|auto_generated|q_a [4]),
	.datad(\ctrl|SelDesv~regout ),
	.cin(gnd),
	.combout(\Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'hF000;
defparam \Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y2_N21
cycloneii_lcell_ff \regPC|dadoOut[4] (
	.clk(\ctrl|LdPC~clkctrl_outclk ),
	.datain(\regPC|dadoOut[4]~18_combout ),
	.sdata(\rom|altsyncram_component|auto_generated|q_a [4]),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\ctrl|SelJMP~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regPC|dadoOut [4]));

// Location: LCFF_X38_Y2_N19
cycloneii_lcell_ff \regPC|dadoOut[3] (
	.clk(\ctrl|LdPC~clkctrl_outclk ),
	.datain(\regPC|dadoOut[3]~16_combout ),
	.sdata(\rom|altsyncram_component|auto_generated|q_a [3]),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\ctrl|SelJMP~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regPC|dadoOut [3]));

// Location: LCCOMB_X38_Y2_N0
cycloneii_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (\rom|altsyncram_component|auto_generated|q_a [2] & \ctrl|SelDesv~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\rom|altsyncram_component|auto_generated|q_a [2]),
	.datad(\ctrl|SelDesv~regout ),
	.cin(gnd),
	.combout(\Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'hF000;
defparam \Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y2_N17
cycloneii_lcell_ff \regPC|dadoOut[2] (
	.clk(\ctrl|LdPC~clkctrl_outclk ),
	.datain(\regPC|dadoOut[2]~14_combout ),
	.sdata(\rom|altsyncram_component|auto_generated|q_a [2]),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\ctrl|SelJMP~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regPC|dadoOut [2]));

// Location: LCFF_X38_Y2_N15
cycloneii_lcell_ff \regPC|dadoOut[1] (
	.clk(\ctrl|LdPC~clkctrl_outclk ),
	.datain(\regPC|dadoOut[1]~12_combout ),
	.sdata(\rom|altsyncram_component|auto_generated|q_a [1]),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\ctrl|SelJMP~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regPC|dadoOut [1]));

// Location: LCCOMB_X49_Y2_N28
cycloneii_lcell_comb \ctrl|SelRegWr~0 (
// Equation(s):
// \ctrl|SelRegWr~0_combout  = (\ctrl|estado [1] & \rom|altsyncram_component|auto_generated|q_a [15])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ctrl|estado [1]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\ctrl|SelRegWr~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|SelRegWr~0 .lut_mask = 16'hF000;
defparam \ctrl|SelRegWr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y2_N2
cycloneii_lcell_comb \ctrl|SelRegWr~1 (
// Equation(s):
// \ctrl|SelRegWr~1_combout  = (!\rom|altsyncram_component|auto_generated|q_a [12] & !\rom|altsyncram_component|auto_generated|q_a [13])

	.dataa(vcc),
	.datab(vcc),
	.datac(\rom|altsyncram_component|auto_generated|q_a [12]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\ctrl|SelRegWr~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|SelRegWr~1 .lut_mask = 16'h000F;
defparam \ctrl|SelRegWr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y2_N22
cycloneii_lcell_comb \ctrl|SelRegWr~2 (
// Equation(s):
// \ctrl|SelRegWr~2_combout  = (\ctrl|estado [0] & (\ctrl|SelRegWr~0_combout  & (!\rom|altsyncram_component|auto_generated|q_a [14] & \ctrl|SelRegWr~1_combout )))

	.dataa(\ctrl|estado [0]),
	.datab(\ctrl|SelRegWr~0_combout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [14]),
	.datad(\ctrl|SelRegWr~1_combout ),
	.cin(gnd),
	.combout(\ctrl|SelRegWr~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|SelRegWr~2 .lut_mask = 16'h0800;
defparam \ctrl|SelRegWr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y2_N16
cycloneii_lcell_comb \ctrl|selDtWr~1 (
// Equation(s):
// \ctrl|selDtWr~1_combout  = (\ctrl|SelRegWr~2_combout ) # ((\ctrl|selDtWr~0_combout  & \ctrl|selDtWr~regout ))

	.dataa(\ctrl|selDtWr~0_combout ),
	.datab(vcc),
	.datac(\ctrl|selDtWr~regout ),
	.datad(\ctrl|SelRegWr~2_combout ),
	.cin(gnd),
	.combout(\ctrl|selDtWr~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|selDtWr~1 .lut_mask = 16'hFFA0;
defparam \ctrl|selDtWr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y2_N17
cycloneii_lcell_ff \ctrl|selDtWr (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl|selDtWr~1_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|selDtWr~regout ));

// Location: LCCOMB_X52_Y3_N28
cycloneii_lcell_comb \muxDtWr|out[1]~1 (
// Equation(s):
// \muxDtWr|out[1]~1_combout  = (\ctrl|selDtWr~regout  & (\rom|altsyncram_component|auto_generated|q_a [1])) # (!\ctrl|selDtWr~regout  & ((\ula|Add0~11_combout )))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [1]),
	.datab(\ctrl|selDtWr~regout ),
	.datac(vcc),
	.datad(\ula|Add0~11_combout ),
	.cin(gnd),
	.combout(\muxDtWr|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \muxDtWr|out[1]~1 .lut_mask = 16'hBB88;
defparam \muxDtWr|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N28
cycloneii_lcell_comb \bancoRegistradores|dados[3][1]~7 (
// Equation(s):
// \bancoRegistradores|dados[3][1]~7_combout  = !\muxDtWr|out[1]~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\muxDtWr|out[1]~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\bancoRegistradores|dados[3][1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|dados[3][1]~7 .lut_mask = 16'h0F0F;
defparam \bancoRegistradores|dados[3][1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y1_N12
cycloneii_lcell_comb \ctrl|WideOr1~0 (
// Equation(s):
// \ctrl|WideOr1~0_combout  = \rom|altsyncram_component|auto_generated|q_a [15] $ (((\rom|altsyncram_component|auto_generated|q_a [13]) # ((\rom|altsyncram_component|auto_generated|q_a [14]) # (\rom|altsyncram_component|auto_generated|q_a [12]))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [15]),
	.datab(\rom|altsyncram_component|auto_generated|q_a [13]),
	.datac(\rom|altsyncram_component|auto_generated|q_a [14]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\ctrl|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|WideOr1~0 .lut_mask = 16'h5556;
defparam \ctrl|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y1_N24
cycloneii_lcell_comb \ctrl|Wr~0 (
// Equation(s):
// \ctrl|Wr~0_combout  = (\ctrl|estado [0] & (\ctrl|estado [1] & ((\ctrl|WideOr1~0_combout ) # (\ctrl|Wr~regout )))) # (!\ctrl|estado [0] & (((\ctrl|Wr~regout ))))

	.dataa(\ctrl|estado [1]),
	.datab(\ctrl|WideOr1~0_combout ),
	.datac(\ctrl|Wr~regout ),
	.datad(\ctrl|estado [0]),
	.cin(gnd),
	.combout(\ctrl|Wr~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Wr~0 .lut_mask = 16'hA8F0;
defparam \ctrl|Wr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y1_N25
cycloneii_lcell_ff \ctrl|Wr (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl|Wr~0_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|Wr~regout ));

// Location: LCCOMB_X50_Y2_N4
cycloneii_lcell_comb \ctrl|SelRegWr~3 (
// Equation(s):
// \ctrl|SelRegWr~3_combout  = (\ctrl|SelRegWr~2_combout ) # ((\ctrl|SelRegWr~regout  & ((\ctrl|estado [1]) # (!\ctrl|estado [0]))))

	.dataa(\ctrl|estado [0]),
	.datab(\ctrl|estado [1]),
	.datac(\ctrl|SelRegWr~regout ),
	.datad(\ctrl|SelRegWr~2_combout ),
	.cin(gnd),
	.combout(\ctrl|SelRegWr~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|SelRegWr~3 .lut_mask = 16'hFFD0;
defparam \ctrl|SelRegWr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y2_N5
cycloneii_lcell_ff \ctrl|SelRegWr (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl|SelRegWr~3_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|SelRegWr~regout ));

// Location: LCCOMB_X50_Y2_N30
cycloneii_lcell_comb \muxAddRegWr|out[1]~1 (
// Equation(s):
// \muxAddRegWr|out[1]~1_combout  = (\ctrl|SelRegWr~regout  & (\rom|altsyncram_component|auto_generated|q_a [10])) # (!\ctrl|SelRegWr~regout  & ((\rom|altsyncram_component|auto_generated|q_a [4])))

	.dataa(vcc),
	.datab(\ctrl|SelRegWr~regout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [10]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\muxAddRegWr|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \muxAddRegWr|out[1]~1 .lut_mask = 16'hF3C0;
defparam \muxAddRegWr|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y2_N6
cycloneii_lcell_comb \muxAddRegWr|out[2]~2 (
// Equation(s):
// \muxAddRegWr|out[2]~2_combout  = (\ctrl|SelRegWr~regout  & ((\rom|altsyncram_component|auto_generated|q_a [11]))) # (!\ctrl|SelRegWr~regout  & (\rom|altsyncram_component|auto_generated|q_a [5]))

	.dataa(vcc),
	.datab(\ctrl|SelRegWr~regout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [5]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\muxAddRegWr|out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \muxAddRegWr|out[2]~2 .lut_mask = 16'hFC30;
defparam \muxAddRegWr|out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N30
cycloneii_lcell_comb \bancoRegistradores|Decoder0~7 (
// Equation(s):
// \bancoRegistradores|Decoder0~7_combout  = (\muxAddRegWr|out[0]~0_combout  & (\ctrl|Wr~regout  & (\muxAddRegWr|out[1]~1_combout  & !\muxAddRegWr|out[2]~2_combout )))

	.dataa(\muxAddRegWr|out[0]~0_combout ),
	.datab(\ctrl|Wr~regout ),
	.datac(\muxAddRegWr|out[1]~1_combout ),
	.datad(\muxAddRegWr|out[2]~2_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Decoder0~7 .lut_mask = 16'h0080;
defparam \bancoRegistradores|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y3_N29
cycloneii_lcell_ff \bancoRegistradores|dados[3][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|dados[3][1]~7_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[3][1]~regout ));

// Location: LCCOMB_X52_Y3_N0
cycloneii_lcell_comb \bancoRegistradores|dados[0][1]~feeder (
// Equation(s):
// \bancoRegistradores|dados[0][1]~feeder_combout  = \muxDtWr|out[1]~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\muxDtWr|out[1]~1_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|dados[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|dados[0][1]~feeder .lut_mask = 16'hFF00;
defparam \bancoRegistradores|dados[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y2_N14
cycloneii_lcell_comb \muxAddRegWr|out[0]~0 (
// Equation(s):
// \muxAddRegWr|out[0]~0_combout  = (\ctrl|SelRegWr~regout  & ((\rom|altsyncram_component|auto_generated|q_a [9]))) # (!\ctrl|SelRegWr~regout  & (\rom|altsyncram_component|auto_generated|q_a [3]))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [3]),
	.datab(\ctrl|SelRegWr~regout ),
	.datac(vcc),
	.datad(\rom|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\muxAddRegWr|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxAddRegWr|out[0]~0 .lut_mask = 16'hEE22;
defparam \muxAddRegWr|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y3_N22
cycloneii_lcell_comb \bancoRegistradores|Decoder0~6 (
// Equation(s):
// \bancoRegistradores|Decoder0~6_combout  = (!\muxAddRegWr|out[2]~2_combout  & (\ctrl|Wr~regout  & (!\muxAddRegWr|out[0]~0_combout  & !\muxAddRegWr|out[1]~1_combout )))

	.dataa(\muxAddRegWr|out[2]~2_combout ),
	.datab(\ctrl|Wr~regout ),
	.datac(\muxAddRegWr|out[0]~0_combout ),
	.datad(\muxAddRegWr|out[1]~1_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Decoder0~6 .lut_mask = 16'h0004;
defparam \bancoRegistradores|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y3_N1
cycloneii_lcell_ff \bancoRegistradores|dados[0][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|dados[0][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[0][1]~regout ));

// Location: LCCOMB_X54_Y2_N20
cycloneii_lcell_comb \bancoRegistradores|Mux14~2 (
// Equation(s):
// \bancoRegistradores|Mux14~2_combout  = (\rom|altsyncram_component|auto_generated|q_a [6] & ((\bancoRegistradores|dados[1][1]~regout ) # ((\rom|altsyncram_component|auto_generated|q_a [7])))) # (!\rom|altsyncram_component|auto_generated|q_a [6] & 
// (((\bancoRegistradores|dados[0][1]~regout  & !\rom|altsyncram_component|auto_generated|q_a [7]))))

	.dataa(\bancoRegistradores|dados[1][1]~regout ),
	.datab(\bancoRegistradores|dados[0][1]~regout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux14~2 .lut_mask = 16'hF0AC;
defparam \bancoRegistradores|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y2_N26
cycloneii_lcell_comb \bancoRegistradores|Mux14~3 (
// Equation(s):
// \bancoRegistradores|Mux14~3_combout  = (\bancoRegistradores|Mux14~2_combout  & (((!\rom|altsyncram_component|auto_generated|q_a [7]) # (!\bancoRegistradores|dados[3][1]~regout )))) # (!\bancoRegistradores|Mux14~2_combout  & 
// (!\bancoRegistradores|dados[2][1]~regout  & ((\rom|altsyncram_component|auto_generated|q_a [7]))))

	.dataa(\bancoRegistradores|dados[2][1]~regout ),
	.datab(\bancoRegistradores|dados[3][1]~regout ),
	.datac(\bancoRegistradores|Mux14~2_combout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux14~3 .lut_mask = 16'h35F0;
defparam \bancoRegistradores|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y3_N10
cycloneii_lcell_comb \bancoRegistradores|dados[7][1]~5 (
// Equation(s):
// \bancoRegistradores|dados[7][1]~5_combout  = !\muxDtWr|out[1]~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\muxDtWr|out[1]~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\bancoRegistradores|dados[7][1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|dados[7][1]~5 .lut_mask = 16'h0F0F;
defparam \bancoRegistradores|dados[7][1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y2_N12
cycloneii_lcell_comb \bancoRegistradores|Decoder0~3 (
// Equation(s):
// \bancoRegistradores|Decoder0~3_combout  = (\muxAddRegWr|out[2]~2_combout  & (\ctrl|Wr~regout  & (\muxAddRegWr|out[0]~0_combout  & \muxAddRegWr|out[1]~1_combout )))

	.dataa(\muxAddRegWr|out[2]~2_combout ),
	.datab(\ctrl|Wr~regout ),
	.datac(\muxAddRegWr|out[0]~0_combout ),
	.datad(\muxAddRegWr|out[1]~1_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Decoder0~3 .lut_mask = 16'h8000;
defparam \bancoRegistradores|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y3_N11
cycloneii_lcell_ff \bancoRegistradores|dados[7][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|dados[7][1]~5_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[7][1]~regout ));

// Location: LCCOMB_X50_Y2_N0
cycloneii_lcell_comb \bancoRegistradores|Decoder0~0 (
// Equation(s):
// \bancoRegistradores|Decoder0~0_combout  = (\muxAddRegWr|out[2]~2_combout  & (\ctrl|Wr~regout  & (\muxAddRegWr|out[0]~0_combout  & !\muxAddRegWr|out[1]~1_combout )))

	.dataa(\muxAddRegWr|out[2]~2_combout ),
	.datab(\ctrl|Wr~regout ),
	.datac(\muxAddRegWr|out[0]~0_combout ),
	.datad(\muxAddRegWr|out[1]~1_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Decoder0~0 .lut_mask = 16'h0080;
defparam \bancoRegistradores|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y3_N15
cycloneii_lcell_ff \bancoRegistradores|dados[5][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\muxDtWr|out[1]~1_combout ),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[5][1]~regout ));

// Location: LCCOMB_X49_Y2_N0
cycloneii_lcell_comb \bancoRegistradores|Decoder0~2 (
// Equation(s):
// \bancoRegistradores|Decoder0~2_combout  = (\ctrl|Wr~regout  & (!\muxAddRegWr|out[1]~1_combout  & (!\muxAddRegWr|out[0]~0_combout  & \muxAddRegWr|out[2]~2_combout )))

	.dataa(\ctrl|Wr~regout ),
	.datab(\muxAddRegWr|out[1]~1_combout ),
	.datac(\muxAddRegWr|out[0]~0_combout ),
	.datad(\muxAddRegWr|out[2]~2_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Decoder0~2 .lut_mask = 16'h0200;
defparam \bancoRegistradores|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y3_N7
cycloneii_lcell_ff \bancoRegistradores|dados[4][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\muxDtWr|out[1]~1_combout ),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[4][1]~regout ));

// Location: LCCOMB_X49_Y3_N2
cycloneii_lcell_comb \bancoRegistradores|Mux14~0 (
// Equation(s):
// \bancoRegistradores|Mux14~0_combout  = (\rom|altsyncram_component|auto_generated|q_a [7] & (((\rom|altsyncram_component|auto_generated|q_a [6])) # (!\bancoRegistradores|dados[6][1]~regout ))) # (!\rom|altsyncram_component|auto_generated|q_a [7] & 
// (((\bancoRegistradores|dados[4][1]~regout  & !\rom|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\bancoRegistradores|dados[6][1]~regout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datac(\bancoRegistradores|dados[4][1]~regout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux14~0 .lut_mask = 16'hCC74;
defparam \bancoRegistradores|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N10
cycloneii_lcell_comb \bancoRegistradores|Mux14~1 (
// Equation(s):
// \bancoRegistradores|Mux14~1_combout  = (\rom|altsyncram_component|auto_generated|q_a [6] & ((\bancoRegistradores|Mux14~0_combout  & (!\bancoRegistradores|dados[7][1]~regout )) # (!\bancoRegistradores|Mux14~0_combout  & 
// ((\bancoRegistradores|dados[5][1]~regout ))))) # (!\rom|altsyncram_component|auto_generated|q_a [6] & (((\bancoRegistradores|Mux14~0_combout ))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datab(\bancoRegistradores|dados[7][1]~regout ),
	.datac(\bancoRegistradores|dados[5][1]~regout ),
	.datad(\bancoRegistradores|Mux14~0_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux14~1 .lut_mask = 16'h77A0;
defparam \bancoRegistradores|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y2_N14
cycloneii_lcell_comb \bancoRegistradores|Mux14~4 (
// Equation(s):
// \bancoRegistradores|Mux14~4_combout  = (\rom|altsyncram_component|auto_generated|q_a [8] & ((\bancoRegistradores|Mux14~1_combout ))) # (!\rom|altsyncram_component|auto_generated|q_a [8] & (\bancoRegistradores|Mux14~3_combout ))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [8]),
	.datab(vcc),
	.datac(\bancoRegistradores|Mux14~3_combout ),
	.datad(\bancoRegistradores|Mux14~1_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux14~4 .lut_mask = 16'hFA50;
defparam \bancoRegistradores|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y2_N15
cycloneii_lcell_ff \bancoRegistradores|dadoR2[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|Mux14~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dadoR2 [1]));

// Location: LCCOMB_X54_Y3_N12
cycloneii_lcell_comb \bancoRegistradores|dados[1][1]~feeder (
// Equation(s):
// \bancoRegistradores|dados[1][1]~feeder_combout  = \muxDtWr|out[1]~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\muxDtWr|out[1]~1_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|dados[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|dados[1][1]~feeder .lut_mask = 16'hFF00;
defparam \bancoRegistradores|dados[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N4
cycloneii_lcell_comb \bancoRegistradores|Decoder0~5 (
// Equation(s):
// \bancoRegistradores|Decoder0~5_combout  = (\ctrl|Wr~regout  & (!\muxAddRegWr|out[1]~1_combout  & (\muxAddRegWr|out[0]~0_combout  & !\muxAddRegWr|out[2]~2_combout )))

	.dataa(\ctrl|Wr~regout ),
	.datab(\muxAddRegWr|out[1]~1_combout ),
	.datac(\muxAddRegWr|out[0]~0_combout ),
	.datad(\muxAddRegWr|out[2]~2_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Decoder0~5 .lut_mask = 16'h0020;
defparam \bancoRegistradores|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y3_N13
cycloneii_lcell_ff \bancoRegistradores|dados[1][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|dados[1][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[1][1]~regout ));

// Location: LCCOMB_X54_Y2_N16
cycloneii_lcell_comb \bancoRegistradores|Mux6~2 (
// Equation(s):
// \bancoRegistradores|Mux6~2_combout  = (\rom|altsyncram_component|auto_generated|q_a [10] & (((\rom|altsyncram_component|auto_generated|q_a [9])))) # (!\rom|altsyncram_component|auto_generated|q_a [10] & ((\rom|altsyncram_component|auto_generated|q_a [9] & 
// ((\bancoRegistradores|dados[1][1]~regout ))) # (!\rom|altsyncram_component|auto_generated|q_a [9] & (\bancoRegistradores|dados[0][1]~regout ))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [10]),
	.datab(\bancoRegistradores|dados[0][1]~regout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [9]),
	.datad(\bancoRegistradores|dados[1][1]~regout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux6~2 .lut_mask = 16'hF4A4;
defparam \bancoRegistradores|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y2_N18
cycloneii_lcell_comb \bancoRegistradores|Mux6~3 (
// Equation(s):
// \bancoRegistradores|Mux6~3_combout  = (\bancoRegistradores|Mux6~2_combout  & (((!\rom|altsyncram_component|auto_generated|q_a [10]) # (!\bancoRegistradores|dados[3][1]~regout )))) # (!\bancoRegistradores|Mux6~2_combout  & 
// (!\bancoRegistradores|dados[2][1]~regout  & ((\rom|altsyncram_component|auto_generated|q_a [10]))))

	.dataa(\bancoRegistradores|dados[2][1]~regout ),
	.datab(\bancoRegistradores|dados[3][1]~regout ),
	.datac(\bancoRegistradores|Mux6~2_combout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux6~3 .lut_mask = 16'h35F0;
defparam \bancoRegistradores|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N24
cycloneii_lcell_comb \bancoRegistradores|Mux6~0 (
// Equation(s):
// \bancoRegistradores|Mux6~0_combout  = (\rom|altsyncram_component|auto_generated|q_a [9] & (((\rom|altsyncram_component|auto_generated|q_a [10])))) # (!\rom|altsyncram_component|auto_generated|q_a [9] & ((\rom|altsyncram_component|auto_generated|q_a [10] & 
// (!\bancoRegistradores|dados[6][1]~regout )) # (!\rom|altsyncram_component|auto_generated|q_a [10] & ((\bancoRegistradores|dados[4][1]~regout )))))

	.dataa(\bancoRegistradores|dados[6][1]~regout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [9]),
	.datac(\bancoRegistradores|dados[4][1]~regout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux6~0 .lut_mask = 16'hDD30;
defparam \bancoRegistradores|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N14
cycloneii_lcell_comb \bancoRegistradores|Mux6~1 (
// Equation(s):
// \bancoRegistradores|Mux6~1_combout  = (\rom|altsyncram_component|auto_generated|q_a [9] & ((\bancoRegistradores|Mux6~0_combout  & (!\bancoRegistradores|dados[7][1]~regout )) # (!\bancoRegistradores|Mux6~0_combout  & 
// ((\bancoRegistradores|dados[5][1]~regout ))))) # (!\rom|altsyncram_component|auto_generated|q_a [9] & (((\bancoRegistradores|Mux6~0_combout ))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [9]),
	.datab(\bancoRegistradores|dados[7][1]~regout ),
	.datac(\bancoRegistradores|dados[5][1]~regout ),
	.datad(\bancoRegistradores|Mux6~0_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux6~1 .lut_mask = 16'h77A0;
defparam \bancoRegistradores|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y2_N4
cycloneii_lcell_comb \bancoRegistradores|Mux6~4 (
// Equation(s):
// \bancoRegistradores|Mux6~4_combout  = (\rom|altsyncram_component|auto_generated|q_a [11] & ((\bancoRegistradores|Mux6~1_combout ))) # (!\rom|altsyncram_component|auto_generated|q_a [11] & (\bancoRegistradores|Mux6~3_combout ))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [11]),
	.datab(vcc),
	.datac(\bancoRegistradores|Mux6~3_combout ),
	.datad(\bancoRegistradores|Mux6~1_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux6~4 .lut_mask = 16'hFA50;
defparam \bancoRegistradores|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y2_N5
cycloneii_lcell_ff \bancoRegistradores|dadoR1[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|Mux6~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dadoR1 [1]));

// Location: LCCOMB_X52_Y1_N20
cycloneii_lcell_comb \ctrl|Mux11~0 (
// Equation(s):
// \ctrl|Mux11~0_combout  = (\ctrl|Mux10~0_combout  & (\rom|altsyncram_component|auto_generated|q_a [13] & ((!\rom|altsyncram_component|auto_generated|q_a [14]) # (!\rom|altsyncram_component|auto_generated|q_a [12]))))

	.dataa(\ctrl|Mux10~0_combout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [12]),
	.datac(\rom|altsyncram_component|auto_generated|q_a [14]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\ctrl|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Mux11~0 .lut_mask = 16'h2A00;
defparam \ctrl|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y1_N24
cycloneii_lcell_comb \ctrl|CmdULA[1]~0 (
// Equation(s):
// \ctrl|CmdULA[1]~0_combout  = (\rom|altsyncram_component|auto_generated|q_a [15] & (((!\rom|altsyncram_component|auto_generated|q_a [13]) # (!\rom|altsyncram_component|auto_generated|q_a [14])) # (!\rom|altsyncram_component|auto_generated|q_a [12]))) # 
// (!\rom|altsyncram_component|auto_generated|q_a [15] & (!\rom|altsyncram_component|auto_generated|q_a [12] & (!\rom|altsyncram_component|auto_generated|q_a [14] & !\rom|altsyncram_component|auto_generated|q_a [13])))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [15]),
	.datab(\rom|altsyncram_component|auto_generated|q_a [12]),
	.datac(\rom|altsyncram_component|auto_generated|q_a [14]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\ctrl|CmdULA[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|CmdULA[1]~0 .lut_mask = 16'h2AAB;
defparam \ctrl|CmdULA[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y1_N2
cycloneii_lcell_comb \ctrl|CmdULA[1]~1 (
// Equation(s):
// \ctrl|CmdULA[1]~1_combout  = (\ctrl|estado [0] & ((!\ctrl|CmdULA[1]~0_combout ) # (!\ctrl|estado [1])))

	.dataa(\ctrl|estado [1]),
	.datab(vcc),
	.datac(\ctrl|CmdULA[1]~0_combout ),
	.datad(\ctrl|estado [0]),
	.cin(gnd),
	.combout(\ctrl|CmdULA[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|CmdULA[1]~1 .lut_mask = 16'h5F00;
defparam \ctrl|CmdULA[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y1_N21
cycloneii_lcell_ff \ctrl|CmdULA[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl|Mux11~0_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|CmdULA[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|CmdULA [1]));

// Location: LCCOMB_X52_Y1_N22
cycloneii_lcell_comb \ctrl|Mux10~0 (
// Equation(s):
// \ctrl|Mux10~0_combout  = (\ctrl|estado [1] & !\rom|altsyncram_component|auto_generated|q_a [15])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ctrl|estado [1]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\ctrl|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Mux10~0 .lut_mask = 16'h00F0;
defparam \ctrl|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y2_N14
cycloneii_lcell_comb \ctrl|Mux10~1 (
// Equation(s):
// \ctrl|Mux10~1_combout  = (\rom|altsyncram_component|auto_generated|q_a [14] & (\ctrl|Mux10~0_combout  & ((!\rom|altsyncram_component|auto_generated|q_a [12]) # (!\rom|altsyncram_component|auto_generated|q_a [13]))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [14]),
	.datab(\rom|altsyncram_component|auto_generated|q_a [13]),
	.datac(\ctrl|Mux10~0_combout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\ctrl|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Mux10~1 .lut_mask = 16'h20A0;
defparam \ctrl|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y2_N23
cycloneii_lcell_ff \ctrl|CmdULA[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ctrl|Mux10~1_combout ),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|CmdULA[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|CmdULA [2]));

// Location: LCCOMB_X52_Y1_N10
cycloneii_lcell_comb \ula|Mux7~1 (
// Equation(s):
// \ula|Mux7~1_combout  = (\ctrl|CmdULA [2]) # (!\ctrl|CmdULA [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ctrl|CmdULA [1]),
	.datad(\ctrl|CmdULA [2]),
	.cin(gnd),
	.combout(\ula|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux7~1 .lut_mask = 16'hFF0F;
defparam \ula|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y2_N8
cycloneii_lcell_comb \ula|Mux6~1 (
// Equation(s):
// \ula|Mux6~1_combout  = (\ula|Mux6~0_combout  & ((\ula|Mux7~1_combout ) # ((\bancoRegistradores|dadoR2 [1] & \bancoRegistradores|dadoR1 [1])))) # (!\ula|Mux6~0_combout  & (!\ula|Mux7~1_combout  & ((\bancoRegistradores|dadoR2 [1]) # 
// (\bancoRegistradores|dadoR1 [1]))))

	.dataa(\ula|Mux6~0_combout ),
	.datab(\bancoRegistradores|dadoR2 [1]),
	.datac(\bancoRegistradores|dadoR1 [1]),
	.datad(\ula|Mux7~1_combout ),
	.cin(gnd),
	.combout(\ula|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux6~1 .lut_mask = 16'hAAD4;
defparam \ula|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y2_N12
cycloneii_lcell_comb \ctrl|Mux12~0 (
// Equation(s):
// \ctrl|Mux12~0_combout  = (\ctrl|Mux10~0_combout  & ((\rom|altsyncram_component|auto_generated|q_a [14] & (!\rom|altsyncram_component|auto_generated|q_a [13] & \rom|altsyncram_component|auto_generated|q_a [12])) # 
// (!\rom|altsyncram_component|auto_generated|q_a [14] & ((\rom|altsyncram_component|auto_generated|q_a [12]) # (!\rom|altsyncram_component|auto_generated|q_a [13])))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [14]),
	.datab(\rom|altsyncram_component|auto_generated|q_a [13]),
	.datac(\ctrl|Mux10~0_combout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\ctrl|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Mux12~0 .lut_mask = 16'h7010;
defparam \ctrl|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y2_N9
cycloneii_lcell_ff \ctrl|CmdULA[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ctrl|Mux12~0_combout ),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|CmdULA[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|CmdULA [0]));

// Location: LCCOMB_X51_Y2_N28
cycloneii_lcell_comb \ula|Add0~8 (
// Equation(s):
// \ula|Add0~8_combout  = (\ctrl|CmdULA [2] & ((\ctrl|CmdULA [0] & ((!\bancoRegistradores|dadoR1 [1]))) # (!\ctrl|CmdULA [0] & (!\bancoRegistradores|dadoR2 [1])))) # (!\ctrl|CmdULA [2] & (\bancoRegistradores|dadoR2 [1]))

	.dataa(\bancoRegistradores|dadoR2 [1]),
	.datab(\bancoRegistradores|dadoR1 [1]),
	.datac(\ctrl|CmdULA [0]),
	.datad(\ctrl|CmdULA [2]),
	.cin(gnd),
	.combout(\ula|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~8 .lut_mask = 16'h35AA;
defparam \ula|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y2_N2
cycloneii_lcell_comb \ula|Add0~3 (
// Equation(s):
// \ula|Add0~3_cout  = CARRY(!\ctrl|CmdULA [0])

	.dataa(vcc),
	.datab(\ctrl|CmdULA [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ula|Add0~3_cout ));
// synopsys translate_off
defparam \ula|Add0~3 .lut_mask = 16'h0033;
defparam \ula|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y2_N4
cycloneii_lcell_comb \ula|Add0~4 (
// Equation(s):
// \ula|Add0~4_combout  = (\ula|Add0~1_combout  & ((\ula|Add0~0_combout  & (\ula|Add0~3_cout  & VCC)) # (!\ula|Add0~0_combout  & (!\ula|Add0~3_cout )))) # (!\ula|Add0~1_combout  & ((\ula|Add0~0_combout  & (!\ula|Add0~3_cout )) # (!\ula|Add0~0_combout  & 
// ((\ula|Add0~3_cout ) # (GND)))))
// \ula|Add0~5  = CARRY((\ula|Add0~1_combout  & (!\ula|Add0~0_combout  & !\ula|Add0~3_cout )) # (!\ula|Add0~1_combout  & ((!\ula|Add0~3_cout ) # (!\ula|Add0~0_combout ))))

	.dataa(\ula|Add0~1_combout ),
	.datab(\ula|Add0~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ula|Add0~3_cout ),
	.combout(\ula|Add0~4_combout ),
	.cout(\ula|Add0~5 ));
// synopsys translate_off
defparam \ula|Add0~4 .lut_mask = 16'h9617;
defparam \ula|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N0
cycloneii_lcell_comb \bancoRegistradores|dados[5][0]~0 (
// Equation(s):
// \bancoRegistradores|dados[5][0]~0_combout  = !\muxDtWr|out[0]~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\muxDtWr|out[0]~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\bancoRegistradores|dados[5][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|dados[5][0]~0 .lut_mask = 16'h0F0F;
defparam \bancoRegistradores|dados[5][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y3_N1
cycloneii_lcell_ff \bancoRegistradores|dados[5][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|dados[5][0]~0_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[5][0]~regout ));

// Location: LCFF_X49_Y3_N15
cycloneii_lcell_ff \bancoRegistradores|dados[4][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\muxDtWr|out[0]~0_combout ),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[4][0]~regout ));

// Location: LCCOMB_X49_Y3_N28
cycloneii_lcell_comb \bancoRegistradores|Mux7~0 (
// Equation(s):
// \bancoRegistradores|Mux7~0_combout  = (\rom|altsyncram_component|auto_generated|q_a [9] & (((\rom|altsyncram_component|auto_generated|q_a [10])))) # (!\rom|altsyncram_component|auto_generated|q_a [9] & ((\rom|altsyncram_component|auto_generated|q_a [10] & 
// (\bancoRegistradores|dados[6][0]~regout )) # (!\rom|altsyncram_component|auto_generated|q_a [10] & ((\bancoRegistradores|dados[4][0]~regout )))))

	.dataa(\bancoRegistradores|dados[6][0]~regout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [9]),
	.datac(\bancoRegistradores|dados[4][0]~regout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux7~0 .lut_mask = 16'hEE30;
defparam \bancoRegistradores|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N6
cycloneii_lcell_comb \bancoRegistradores|Mux7~1 (
// Equation(s):
// \bancoRegistradores|Mux7~1_combout  = (\rom|altsyncram_component|auto_generated|q_a [9] & ((\bancoRegistradores|Mux7~0_combout  & (!\bancoRegistradores|dados[7][0]~regout )) # (!\bancoRegistradores|Mux7~0_combout  & 
// ((!\bancoRegistradores|dados[5][0]~regout ))))) # (!\rom|altsyncram_component|auto_generated|q_a [9] & (((\bancoRegistradores|Mux7~0_combout ))))

	.dataa(\bancoRegistradores|dados[7][0]~regout ),
	.datab(\bancoRegistradores|dados[5][0]~regout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [9]),
	.datad(\bancoRegistradores|Mux7~0_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux7~1 .lut_mask = 16'h5F30;
defparam \bancoRegistradores|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N20
cycloneii_lcell_comb \bancoRegistradores|dados[3][0]~3 (
// Equation(s):
// \bancoRegistradores|dados[3][0]~3_combout  = !\muxDtWr|out[0]~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\muxDtWr|out[0]~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\bancoRegistradores|dados[3][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|dados[3][0]~3 .lut_mask = 16'h0F0F;
defparam \bancoRegistradores|dados[3][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y3_N21
cycloneii_lcell_ff \bancoRegistradores|dados[3][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|dados[3][0]~3_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[3][0]~regout ));

// Location: LCFF_X52_Y3_N31
cycloneii_lcell_ff \bancoRegistradores|dados[0][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\muxDtWr|out[0]~0_combout ),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[0][0]~regout ));

// Location: LCCOMB_X52_Y3_N30
cycloneii_lcell_comb \bancoRegistradores|Mux7~2 (
// Equation(s):
// \bancoRegistradores|Mux7~2_combout  = (\rom|altsyncram_component|auto_generated|q_a [10] & (((\rom|altsyncram_component|auto_generated|q_a [9])))) # (!\rom|altsyncram_component|auto_generated|q_a [10] & ((\rom|altsyncram_component|auto_generated|q_a [9] & 
// (!\bancoRegistradores|dados[1][0]~regout )) # (!\rom|altsyncram_component|auto_generated|q_a [9] & ((\bancoRegistradores|dados[0][0]~regout )))))

	.dataa(\bancoRegistradores|dados[1][0]~regout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [10]),
	.datac(\bancoRegistradores|dados[0][0]~regout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux7~2 .lut_mask = 16'hDD30;
defparam \bancoRegistradores|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y3_N16
cycloneii_lcell_comb \bancoRegistradores|Mux7~3 (
// Equation(s):
// \bancoRegistradores|Mux7~3_combout  = (\rom|altsyncram_component|auto_generated|q_a [10] & ((\bancoRegistradores|Mux7~2_combout  & ((!\bancoRegistradores|dados[3][0]~regout ))) # (!\bancoRegistradores|Mux7~2_combout  & 
// (\bancoRegistradores|dados[2][0]~regout )))) # (!\rom|altsyncram_component|auto_generated|q_a [10] & (((\bancoRegistradores|Mux7~2_combout ))))

	.dataa(\bancoRegistradores|dados[2][0]~regout ),
	.datab(\bancoRegistradores|dados[3][0]~regout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [10]),
	.datad(\bancoRegistradores|Mux7~2_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux7~3 .lut_mask = 16'h3FA0;
defparam \bancoRegistradores|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y2_N2
cycloneii_lcell_comb \bancoRegistradores|Mux7~4 (
// Equation(s):
// \bancoRegistradores|Mux7~4_combout  = (\rom|altsyncram_component|auto_generated|q_a [11] & (\bancoRegistradores|Mux7~1_combout )) # (!\rom|altsyncram_component|auto_generated|q_a [11] & ((\bancoRegistradores|Mux7~3_combout )))

	.dataa(vcc),
	.datab(\rom|altsyncram_component|auto_generated|q_a [11]),
	.datac(\bancoRegistradores|Mux7~1_combout ),
	.datad(\bancoRegistradores|Mux7~3_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux7~4 .lut_mask = 16'hF3C0;
defparam \bancoRegistradores|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y2_N3
cycloneii_lcell_ff \bancoRegistradores|dadoR1[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|Mux7~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dadoR1 [0]));

// Location: LCCOMB_X52_Y3_N6
cycloneii_lcell_comb \ula|Mux7~2 (
// Equation(s):
// \ula|Mux7~2_combout  = (\ula|Mux7~0_combout  & ((\ula|Mux7~1_combout ) # ((\bancoRegistradores|dadoR2 [0] & \bancoRegistradores|dadoR1 [0])))) # (!\ula|Mux7~0_combout  & (!\ula|Mux7~1_combout  & ((\bancoRegistradores|dadoR2 [0]) # 
// (\bancoRegistradores|dadoR1 [0]))))

	.dataa(\ula|Mux7~0_combout ),
	.datab(\bancoRegistradores|dadoR2 [0]),
	.datac(\bancoRegistradores|dadoR1 [0]),
	.datad(\ula|Mux7~1_combout ),
	.cin(gnd),
	.combout(\ula|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux7~2 .lut_mask = 16'hAAD4;
defparam \ula|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y2_N24
cycloneii_lcell_comb \ula|Add0~6 (
// Equation(s):
// \ula|Add0~6_combout  = (\ula|Mux7~3_combout  & (\ula|Add0~4_combout )) # (!\ula|Mux7~3_combout  & ((\ula|Mux7~2_combout )))

	.dataa(\ula|Mux7~3_combout ),
	.datab(vcc),
	.datac(\ula|Add0~4_combout ),
	.datad(\ula|Mux7~2_combout ),
	.cin(gnd),
	.combout(\ula|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~6 .lut_mask = 16'hF5A0;
defparam \ula|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y3_N8
cycloneii_lcell_comb \muxDtWr|out[0]~0 (
// Equation(s):
// \muxDtWr|out[0]~0_combout  = (\ctrl|selDtWr~regout  & (\rom|altsyncram_component|auto_generated|q_a [0])) # (!\ctrl|selDtWr~regout  & ((\ula|Add0~6_combout )))

	.dataa(\ctrl|selDtWr~regout ),
	.datab(vcc),
	.datac(\rom|altsyncram_component|auto_generated|q_a [0]),
	.datad(\ula|Add0~6_combout ),
	.cin(gnd),
	.combout(\muxDtWr|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxDtWr|out[0]~0 .lut_mask = 16'hF5A0;
defparam \muxDtWr|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y3_N0
cycloneii_lcell_comb \bancoRegistradores|Decoder0~4 (
// Equation(s):
// \bancoRegistradores|Decoder0~4_combout  = (!\muxAddRegWr|out[2]~2_combout  & (\ctrl|Wr~regout  & (!\muxAddRegWr|out[0]~0_combout  & \muxAddRegWr|out[1]~1_combout )))

	.dataa(\muxAddRegWr|out[2]~2_combout ),
	.datab(\ctrl|Wr~regout ),
	.datac(\muxAddRegWr|out[0]~0_combout ),
	.datad(\muxAddRegWr|out[1]~1_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Decoder0~4 .lut_mask = 16'h0400;
defparam \bancoRegistradores|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y3_N9
cycloneii_lcell_ff \bancoRegistradores|dados[2][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\muxDtWr|out[0]~0_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[2][0]~regout ));

// Location: LCCOMB_X50_Y1_N16
cycloneii_lcell_comb \bancoRegistradores|dados[1][0]~2 (
// Equation(s):
// \bancoRegistradores|dados[1][0]~2_combout  = !\muxDtWr|out[0]~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\muxDtWr|out[0]~0_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|dados[1][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|dados[1][0]~2 .lut_mask = 16'h00FF;
defparam \bancoRegistradores|dados[1][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y1_N17
cycloneii_lcell_ff \bancoRegistradores|dados[1][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|dados[1][0]~2_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[1][0]~regout ));

// Location: LCCOMB_X51_Y3_N18
cycloneii_lcell_comb \bancoRegistradores|Mux15~2 (
// Equation(s):
// \bancoRegistradores|Mux15~2_combout  = (\rom|altsyncram_component|auto_generated|q_a [7] & (((\rom|altsyncram_component|auto_generated|q_a [6])))) # (!\rom|altsyncram_component|auto_generated|q_a [7] & ((\rom|altsyncram_component|auto_generated|q_a [6] & 
// (!\bancoRegistradores|dados[1][0]~regout )) # (!\rom|altsyncram_component|auto_generated|q_a [6] & ((\bancoRegistradores|dados[0][0]~regout )))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datab(\bancoRegistradores|dados[1][0]~regout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datad(\bancoRegistradores|dados[0][0]~regout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux15~2 .lut_mask = 16'hB5B0;
defparam \bancoRegistradores|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y3_N16
cycloneii_lcell_comb \bancoRegistradores|Mux15~3 (
// Equation(s):
// \bancoRegistradores|Mux15~3_combout  = (\rom|altsyncram_component|auto_generated|q_a [7] & ((\bancoRegistradores|Mux15~2_combout  & ((!\bancoRegistradores|dados[3][0]~regout ))) # (!\bancoRegistradores|Mux15~2_combout  & 
// (\bancoRegistradores|dados[2][0]~regout )))) # (!\rom|altsyncram_component|auto_generated|q_a [7] & (((\bancoRegistradores|Mux15~2_combout ))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datab(\bancoRegistradores|dados[2][0]~regout ),
	.datac(\bancoRegistradores|dados[3][0]~regout ),
	.datad(\bancoRegistradores|Mux15~2_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux15~3 .lut_mask = 16'h5F88;
defparam \bancoRegistradores|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N14
cycloneii_lcell_comb \bancoRegistradores|Mux15~0 (
// Equation(s):
// \bancoRegistradores|Mux15~0_combout  = (\rom|altsyncram_component|auto_generated|q_a [7] & ((\bancoRegistradores|dados[6][0]~regout ) # ((\rom|altsyncram_component|auto_generated|q_a [6])))) # (!\rom|altsyncram_component|auto_generated|q_a [7] & 
// (((\bancoRegistradores|dados[4][0]~regout  & !\rom|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\bancoRegistradores|dados[6][0]~regout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datac(\bancoRegistradores|dados[4][0]~regout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux15~0 .lut_mask = 16'hCCB8;
defparam \bancoRegistradores|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N18
cycloneii_lcell_comb \bancoRegistradores|Mux15~1 (
// Equation(s):
// \bancoRegistradores|Mux15~1_combout  = (\rom|altsyncram_component|auto_generated|q_a [6] & ((\bancoRegistradores|Mux15~0_combout  & (!\bancoRegistradores|dados[7][0]~regout )) # (!\bancoRegistradores|Mux15~0_combout  & 
// ((!\bancoRegistradores|dados[5][0]~regout ))))) # (!\rom|altsyncram_component|auto_generated|q_a [6] & (((\bancoRegistradores|Mux15~0_combout ))))

	.dataa(\bancoRegistradores|dados[7][0]~regout ),
	.datab(\bancoRegistradores|dados[5][0]~regout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datad(\bancoRegistradores|Mux15~0_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux15~1 .lut_mask = 16'h5F30;
defparam \bancoRegistradores|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y2_N4
cycloneii_lcell_comb \bancoRegistradores|Mux15~4 (
// Equation(s):
// \bancoRegistradores|Mux15~4_combout  = (\rom|altsyncram_component|auto_generated|q_a [8] & ((\bancoRegistradores|Mux15~1_combout ))) # (!\rom|altsyncram_component|auto_generated|q_a [8] & (\bancoRegistradores|Mux15~3_combout ))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [8]),
	.datab(vcc),
	.datac(\bancoRegistradores|Mux15~3_combout ),
	.datad(\bancoRegistradores|Mux15~1_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux15~4 .lut_mask = 16'hFA50;
defparam \bancoRegistradores|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y2_N5
cycloneii_lcell_ff \bancoRegistradores|dadoR2[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|Mux15~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dadoR2 [0]));

// Location: LCCOMB_X53_Y2_N28
cycloneii_lcell_comb \ula|Add0~0 (
// Equation(s):
// \ula|Add0~0_combout  = (\ctrl|CmdULA [0] & ((\ctrl|CmdULA [2]) # (\bancoRegistradores|dadoR2 [0]))) # (!\ctrl|CmdULA [0] & ((!\bancoRegistradores|dadoR2 [0])))

	.dataa(vcc),
	.datab(\ctrl|CmdULA [2]),
	.datac(\ctrl|CmdULA [0]),
	.datad(\bancoRegistradores|dadoR2 [0]),
	.cin(gnd),
	.combout(\ula|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~0 .lut_mask = 16'hF0CF;
defparam \ula|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y2_N6
cycloneii_lcell_comb \ula|Add0~9 (
// Equation(s):
// \ula|Add0~9_combout  = ((\ula|Add0~7_combout  $ (\ula|Add0~8_combout  $ (!\ula|Add0~5 )))) # (GND)
// \ula|Add0~10  = CARRY((\ula|Add0~7_combout  & ((\ula|Add0~8_combout ) # (!\ula|Add0~5 ))) # (!\ula|Add0~7_combout  & (\ula|Add0~8_combout  & !\ula|Add0~5 )))

	.dataa(\ula|Add0~7_combout ),
	.datab(\ula|Add0~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ula|Add0~5 ),
	.combout(\ula|Add0~9_combout ),
	.cout(\ula|Add0~10 ));
// synopsys translate_off
defparam \ula|Add0~9 .lut_mask = 16'h698E;
defparam \ula|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y2_N26
cycloneii_lcell_comb \ula|Add0~11 (
// Equation(s):
// \ula|Add0~11_combout  = (\ula|Mux7~3_combout  & ((\ula|Add0~9_combout ))) # (!\ula|Mux7~3_combout  & (\ula|Mux6~1_combout ))

	.dataa(\ula|Mux7~3_combout ),
	.datab(vcc),
	.datac(\ula|Mux6~1_combout ),
	.datad(\ula|Add0~9_combout ),
	.cin(gnd),
	.combout(\ula|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~11 .lut_mask = 16'hFA50;
defparam \ula|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y3_N26
cycloneii_lcell_comb \muxDtWr|out[2]~2 (
// Equation(s):
// \muxDtWr|out[2]~2_combout  = (\ctrl|selDtWr~regout  & (\rom|altsyncram_component|auto_generated|q_a [2])) # (!\ctrl|selDtWr~regout  & ((\ula|Add0~16_combout )))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [2]),
	.datab(vcc),
	.datac(\ctrl|selDtWr~regout ),
	.datad(\ula|Add0~16_combout ),
	.cin(gnd),
	.combout(\muxDtWr|out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \muxDtWr|out[2]~2 .lut_mask = 16'hAFA0;
defparam \muxDtWr|out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N12
cycloneii_lcell_comb \bancoRegistradores|dados[5][2]~8 (
// Equation(s):
// \bancoRegistradores|dados[5][2]~8_combout  = !\muxDtWr|out[2]~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\muxDtWr|out[2]~2_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|dados[5][2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|dados[5][2]~8 .lut_mask = 16'h00FF;
defparam \bancoRegistradores|dados[5][2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y3_N13
cycloneii_lcell_ff \bancoRegistradores|dados[5][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|dados[5][2]~8_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[5][2]~regout ));

// Location: LCCOMB_X51_Y3_N24
cycloneii_lcell_comb \bancoRegistradores|dados[7][2]~11 (
// Equation(s):
// \bancoRegistradores|dados[7][2]~11_combout  = !\muxDtWr|out[2]~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\muxDtWr|out[2]~2_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|dados[7][2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|dados[7][2]~11 .lut_mask = 16'h00FF;
defparam \bancoRegistradores|dados[7][2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y3_N25
cycloneii_lcell_ff \bancoRegistradores|dados[7][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|dados[7][2]~11_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[7][2]~regout ));

// Location: LCCOMB_X49_Y3_N26
cycloneii_lcell_comb \bancoRegistradores|dados[4][2]~10 (
// Equation(s):
// \bancoRegistradores|dados[4][2]~10_combout  = !\muxDtWr|out[2]~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\muxDtWr|out[2]~2_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|dados[4][2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|dados[4][2]~10 .lut_mask = 16'h00FF;
defparam \bancoRegistradores|dados[4][2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y3_N27
cycloneii_lcell_ff \bancoRegistradores|dados[4][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|dados[4][2]~10_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[4][2]~regout ));

// Location: LCCOMB_X53_Y3_N22
cycloneii_lcell_comb \bancoRegistradores|Mux5~0 (
// Equation(s):
// \bancoRegistradores|Mux5~0_combout  = (\rom|altsyncram_component|auto_generated|q_a [9] & (((\rom|altsyncram_component|auto_generated|q_a [10])))) # (!\rom|altsyncram_component|auto_generated|q_a [9] & ((\rom|altsyncram_component|auto_generated|q_a [10] & 
// (!\bancoRegistradores|dados[6][2]~regout )) # (!\rom|altsyncram_component|auto_generated|q_a [10] & ((!\bancoRegistradores|dados[4][2]~regout )))))

	.dataa(\bancoRegistradores|dados[6][2]~regout ),
	.datab(\bancoRegistradores|dados[4][2]~regout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [9]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux5~0 .lut_mask = 16'hF503;
defparam \bancoRegistradores|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y3_N16
cycloneii_lcell_comb \bancoRegistradores|Mux5~1 (
// Equation(s):
// \bancoRegistradores|Mux5~1_combout  = (\rom|altsyncram_component|auto_generated|q_a [9] & ((\bancoRegistradores|Mux5~0_combout  & ((!\bancoRegistradores|dados[7][2]~regout ))) # (!\bancoRegistradores|Mux5~0_combout  & 
// (!\bancoRegistradores|dados[5][2]~regout )))) # (!\rom|altsyncram_component|auto_generated|q_a [9] & (((\bancoRegistradores|Mux5~0_combout ))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [9]),
	.datab(\bancoRegistradores|dados[5][2]~regout ),
	.datac(\bancoRegistradores|dados[7][2]~regout ),
	.datad(\bancoRegistradores|Mux5~0_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux5~1 .lut_mask = 16'h5F22;
defparam \bancoRegistradores|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y3_N27
cycloneii_lcell_ff \bancoRegistradores|dados[2][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\muxDtWr|out[2]~2_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[2][2]~regout ));

// Location: LCFF_X54_Y3_N11
cycloneii_lcell_ff \bancoRegistradores|dados[1][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\muxDtWr|out[2]~2_combout ),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[1][2]~regout ));

// Location: LCCOMB_X52_Y3_N14
cycloneii_lcell_comb \bancoRegistradores|dados[0][2]~feeder (
// Equation(s):
// \bancoRegistradores|dados[0][2]~feeder_combout  = \muxDtWr|out[2]~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\muxDtWr|out[2]~2_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|dados[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|dados[0][2]~feeder .lut_mask = 16'hFF00;
defparam \bancoRegistradores|dados[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y3_N15
cycloneii_lcell_ff \bancoRegistradores|dados[0][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|dados[0][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[0][2]~regout ));

// Location: LCCOMB_X53_Y3_N30
cycloneii_lcell_comb \bancoRegistradores|Mux5~2 (
// Equation(s):
// \bancoRegistradores|Mux5~2_combout  = (\rom|altsyncram_component|auto_generated|q_a [10] & (((\rom|altsyncram_component|auto_generated|q_a [9])))) # (!\rom|altsyncram_component|auto_generated|q_a [10] & ((\rom|altsyncram_component|auto_generated|q_a [9] & 
// (\bancoRegistradores|dados[1][2]~regout )) # (!\rom|altsyncram_component|auto_generated|q_a [9] & ((\bancoRegistradores|dados[0][2]~regout )))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [10]),
	.datab(\bancoRegistradores|dados[1][2]~regout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [9]),
	.datad(\bancoRegistradores|dados[0][2]~regout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux5~2 .lut_mask = 16'hE5E0;
defparam \bancoRegistradores|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y3_N8
cycloneii_lcell_comb \bancoRegistradores|Mux5~3 (
// Equation(s):
// \bancoRegistradores|Mux5~3_combout  = (\rom|altsyncram_component|auto_generated|q_a [10] & ((\bancoRegistradores|Mux5~2_combout  & (\bancoRegistradores|dados[3][2]~regout )) # (!\bancoRegistradores|Mux5~2_combout  & 
// ((\bancoRegistradores|dados[2][2]~regout ))))) # (!\rom|altsyncram_component|auto_generated|q_a [10] & (((\bancoRegistradores|Mux5~2_combout ))))

	.dataa(\bancoRegistradores|dados[3][2]~regout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [10]),
	.datac(\bancoRegistradores|dados[2][2]~regout ),
	.datad(\bancoRegistradores|Mux5~2_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux5~3 .lut_mask = 16'hBBC0;
defparam \bancoRegistradores|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y2_N14
cycloneii_lcell_comb \bancoRegistradores|Mux5~4 (
// Equation(s):
// \bancoRegistradores|Mux5~4_combout  = (\rom|altsyncram_component|auto_generated|q_a [11] & (\bancoRegistradores|Mux5~1_combout )) # (!\rom|altsyncram_component|auto_generated|q_a [11] & ((\bancoRegistradores|Mux5~3_combout )))

	.dataa(vcc),
	.datab(\rom|altsyncram_component|auto_generated|q_a [11]),
	.datac(\bancoRegistradores|Mux5~1_combout ),
	.datad(\bancoRegistradores|Mux5~3_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux5~4 .lut_mask = 16'hF3C0;
defparam \bancoRegistradores|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y2_N15
cycloneii_lcell_ff \bancoRegistradores|dadoR1[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|Mux5~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dadoR1 [2]));

// Location: LCCOMB_X50_Y3_N22
cycloneii_lcell_comb \bancoRegistradores|dados[3][2]~feeder (
// Equation(s):
// \bancoRegistradores|dados[3][2]~feeder_combout  = \muxDtWr|out[2]~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\muxDtWr|out[2]~2_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|dados[3][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|dados[3][2]~feeder .lut_mask = 16'hFF00;
defparam \bancoRegistradores|dados[3][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y3_N23
cycloneii_lcell_ff \bancoRegistradores|dados[3][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|dados[3][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[3][2]~regout ));

// Location: LCCOMB_X54_Y3_N10
cycloneii_lcell_comb \bancoRegistradores|Mux13~2 (
// Equation(s):
// \bancoRegistradores|Mux13~2_combout  = (\rom|altsyncram_component|auto_generated|q_a [7] & (((\rom|altsyncram_component|auto_generated|q_a [6])))) # (!\rom|altsyncram_component|auto_generated|q_a [7] & ((\rom|altsyncram_component|auto_generated|q_a [6] & 
// ((\bancoRegistradores|dados[1][2]~regout ))) # (!\rom|altsyncram_component|auto_generated|q_a [6] & (\bancoRegistradores|dados[0][2]~regout ))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datab(\bancoRegistradores|dados[0][2]~regout ),
	.datac(\bancoRegistradores|dados[1][2]~regout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux13~2 .lut_mask = 16'hFA44;
defparam \bancoRegistradores|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y3_N16
cycloneii_lcell_comb \bancoRegistradores|Mux13~3 (
// Equation(s):
// \bancoRegistradores|Mux13~3_combout  = (\rom|altsyncram_component|auto_generated|q_a [7] & ((\bancoRegistradores|Mux13~2_combout  & ((\bancoRegistradores|dados[3][2]~regout ))) # (!\bancoRegistradores|Mux13~2_combout  & 
// (\bancoRegistradores|dados[2][2]~regout )))) # (!\rom|altsyncram_component|auto_generated|q_a [7] & (((\bancoRegistradores|Mux13~2_combout ))))

	.dataa(\bancoRegistradores|dados[2][2]~regout ),
	.datab(\bancoRegistradores|dados[3][2]~regout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datad(\bancoRegistradores|Mux13~2_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux13~3 .lut_mask = 16'hCFA0;
defparam \bancoRegistradores|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y3_N12
cycloneii_lcell_comb \bancoRegistradores|Mux13~0 (
// Equation(s):
// \bancoRegistradores|Mux13~0_combout  = (\rom|altsyncram_component|auto_generated|q_a [6] & (((\rom|altsyncram_component|auto_generated|q_a [7])))) # (!\rom|altsyncram_component|auto_generated|q_a [6] & ((\rom|altsyncram_component|auto_generated|q_a [7] & 
// (!\bancoRegistradores|dados[6][2]~regout )) # (!\rom|altsyncram_component|auto_generated|q_a [7] & ((!\bancoRegistradores|dados[4][2]~regout )))))

	.dataa(\bancoRegistradores|dados[6][2]~regout ),
	.datab(\bancoRegistradores|dados[4][2]~regout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux13~0 .lut_mask = 16'hF503;
defparam \bancoRegistradores|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y3_N10
cycloneii_lcell_comb \bancoRegistradores|Mux13~1 (
// Equation(s):
// \bancoRegistradores|Mux13~1_combout  = (\rom|altsyncram_component|auto_generated|q_a [6] & ((\bancoRegistradores|Mux13~0_combout  & ((!\bancoRegistradores|dados[7][2]~regout ))) # (!\bancoRegistradores|Mux13~0_combout  & 
// (!\bancoRegistradores|dados[5][2]~regout )))) # (!\rom|altsyncram_component|auto_generated|q_a [6] & (((\bancoRegistradores|Mux13~0_combout ))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datab(\bancoRegistradores|dados[5][2]~regout ),
	.datac(\bancoRegistradores|dados[7][2]~regout ),
	.datad(\bancoRegistradores|Mux13~0_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux13~1 .lut_mask = 16'h5F22;
defparam \bancoRegistradores|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y2_N2
cycloneii_lcell_comb \bancoRegistradores|Mux13~4 (
// Equation(s):
// \bancoRegistradores|Mux13~4_combout  = (\rom|altsyncram_component|auto_generated|q_a [8] & ((\bancoRegistradores|Mux13~1_combout ))) # (!\rom|altsyncram_component|auto_generated|q_a [8] & (\bancoRegistradores|Mux13~3_combout ))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [8]),
	.datab(vcc),
	.datac(\bancoRegistradores|Mux13~3_combout ),
	.datad(\bancoRegistradores|Mux13~1_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux13~4 .lut_mask = 16'hFA50;
defparam \bancoRegistradores|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y2_N3
cycloneii_lcell_ff \bancoRegistradores|dadoR2[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|Mux13~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dadoR2 [2]));

// Location: LCCOMB_X53_Y2_N10
cycloneii_lcell_comb \ula|Add0~13 (
// Equation(s):
// \ula|Add0~13_combout  = (\ctrl|CmdULA [2] & ((\ctrl|CmdULA [0] & (!\bancoRegistradores|dadoR1 [2])) # (!\ctrl|CmdULA [0] & ((!\bancoRegistradores|dadoR2 [2]))))) # (!\ctrl|CmdULA [2] & (((\bancoRegistradores|dadoR2 [2]))))

	.dataa(\ctrl|CmdULA [2]),
	.datab(\bancoRegistradores|dadoR1 [2]),
	.datac(\ctrl|CmdULA [0]),
	.datad(\bancoRegistradores|dadoR2 [2]),
	.cin(gnd),
	.combout(\ula|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~13 .lut_mask = 16'h752A;
defparam \ula|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y2_N8
cycloneii_lcell_comb \ula|Add0~14 (
// Equation(s):
// \ula|Add0~14_combout  = (\ula|Add0~12_combout  & ((\ula|Add0~13_combout  & (\ula|Add0~10  & VCC)) # (!\ula|Add0~13_combout  & (!\ula|Add0~10 )))) # (!\ula|Add0~12_combout  & ((\ula|Add0~13_combout  & (!\ula|Add0~10 )) # (!\ula|Add0~13_combout  & 
// ((\ula|Add0~10 ) # (GND)))))
// \ula|Add0~15  = CARRY((\ula|Add0~12_combout  & (!\ula|Add0~13_combout  & !\ula|Add0~10 )) # (!\ula|Add0~12_combout  & ((!\ula|Add0~10 ) # (!\ula|Add0~13_combout ))))

	.dataa(\ula|Add0~12_combout ),
	.datab(\ula|Add0~13_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ula|Add0~10 ),
	.combout(\ula|Add0~14_combout ),
	.cout(\ula|Add0~15 ));
// synopsys translate_off
defparam \ula|Add0~14 .lut_mask = 16'h9617;
defparam \ula|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y1_N8
cycloneii_lcell_comb \ula|Mux5~0 (
// Equation(s):
// \ula|Mux5~0_combout  = (\ctrl|CmdULA [1] & (!\ctrl|CmdULA [0] & ((!\ctrl|CmdULA [2]) # (!\bancoRegistradores|dadoR1 [2])))) # (!\ctrl|CmdULA [1] & (((\bancoRegistradores|dadoR1 [2]))))

	.dataa(\ctrl|CmdULA [1]),
	.datab(\ctrl|CmdULA [0]),
	.datac(\bancoRegistradores|dadoR1 [2]),
	.datad(\ctrl|CmdULA [2]),
	.cin(gnd),
	.combout(\ula|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux5~0 .lut_mask = 16'h5272;
defparam \ula|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y1_N30
cycloneii_lcell_comb \ula|Mux5~1 (
// Equation(s):
// \ula|Mux5~1_combout  = (\ula|Mux5~0_combout  & ((\ula|Mux7~1_combout ) # ((\bancoRegistradores|dadoR1 [2] & \bancoRegistradores|dadoR2 [2])))) # (!\ula|Mux5~0_combout  & (!\ula|Mux7~1_combout  & ((\bancoRegistradores|dadoR1 [2]) # 
// (\bancoRegistradores|dadoR2 [2]))))

	.dataa(\bancoRegistradores|dadoR1 [2]),
	.datab(\bancoRegistradores|dadoR2 [2]),
	.datac(\ula|Mux5~0_combout ),
	.datad(\ula|Mux7~1_combout ),
	.cin(gnd),
	.combout(\ula|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux5~1 .lut_mask = 16'hF08E;
defparam \ula|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y2_N0
cycloneii_lcell_comb \ula|Add0~16 (
// Equation(s):
// \ula|Add0~16_combout  = (\ula|Mux7~3_combout  & (\ula|Add0~14_combout )) # (!\ula|Mux7~3_combout  & ((\ula|Mux5~1_combout )))

	.dataa(\ula|Mux7~3_combout ),
	.datab(vcc),
	.datac(\ula|Add0~14_combout ),
	.datad(\ula|Mux5~1_combout ),
	.cin(gnd),
	.combout(\ula|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~16 .lut_mask = 16'hF5A0;
defparam \ula|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y3_N8
cycloneii_lcell_comb \muxDtWr|out[3]~3 (
// Equation(s):
// \muxDtWr|out[3]~3_combout  = (\ctrl|selDtWr~regout  & (\rom|altsyncram_component|auto_generated|q_a [3])) # (!\ctrl|selDtWr~regout  & ((\ula|Add0~21_combout )))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [3]),
	.datab(\ctrl|selDtWr~regout ),
	.datac(\ula|Add0~21_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\muxDtWr|out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \muxDtWr|out[3]~3 .lut_mask = 16'hB8B8;
defparam \muxDtWr|out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y3_N5
cycloneii_lcell_ff \bancoRegistradores|dados[3][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\muxDtWr|out[3]~3_combout ),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[3][3]~regout ));

// Location: LCCOMB_X54_Y3_N28
cycloneii_lcell_comb \bancoRegistradores|dados[1][3]~feeder (
// Equation(s):
// \bancoRegistradores|dados[1][3]~feeder_combout  = \muxDtWr|out[3]~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\muxDtWr|out[3]~3_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|dados[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|dados[1][3]~feeder .lut_mask = 16'hFF00;
defparam \bancoRegistradores|dados[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y3_N29
cycloneii_lcell_ff \bancoRegistradores|dados[1][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|dados[1][3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[1][3]~regout ));

// Location: LCFF_X52_Y3_N11
cycloneii_lcell_ff \bancoRegistradores|dados[0][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\muxDtWr|out[3]~3_combout ),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[0][3]~regout ));

// Location: LCCOMB_X50_Y3_N6
cycloneii_lcell_comb \bancoRegistradores|Mux12~2 (
// Equation(s):
// \bancoRegistradores|Mux12~2_combout  = (\rom|altsyncram_component|auto_generated|q_a [6] & ((\bancoRegistradores|dados[1][3]~regout ) # ((\rom|altsyncram_component|auto_generated|q_a [7])))) # (!\rom|altsyncram_component|auto_generated|q_a [6] & 
// (((\bancoRegistradores|dados[0][3]~regout  & !\rom|altsyncram_component|auto_generated|q_a [7]))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datab(\bancoRegistradores|dados[1][3]~regout ),
	.datac(\bancoRegistradores|dados[0][3]~regout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux12~2 .lut_mask = 16'hAAD8;
defparam \bancoRegistradores|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N4
cycloneii_lcell_comb \bancoRegistradores|Mux12~3 (
// Equation(s):
// \bancoRegistradores|Mux12~3_combout  = (\rom|altsyncram_component|auto_generated|q_a [7] & ((\bancoRegistradores|Mux12~2_combout  & ((\bancoRegistradores|dados[3][3]~regout ))) # (!\bancoRegistradores|Mux12~2_combout  & 
// (\bancoRegistradores|dados[2][3]~regout )))) # (!\rom|altsyncram_component|auto_generated|q_a [7] & (((\bancoRegistradores|Mux12~2_combout ))))

	.dataa(\bancoRegistradores|dados[2][3]~regout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datac(\bancoRegistradores|dados[3][3]~regout ),
	.datad(\bancoRegistradores|Mux12~2_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux12~3 .lut_mask = 16'hF388;
defparam \bancoRegistradores|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y3_N30
cycloneii_lcell_comb \bancoRegistradores|dados[5][3]~feeder (
// Equation(s):
// \bancoRegistradores|dados[5][3]~feeder_combout  = \muxDtWr|out[3]~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\muxDtWr|out[3]~3_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|dados[5][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|dados[5][3]~feeder .lut_mask = 16'hFF00;
defparam \bancoRegistradores|dados[5][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y3_N31
cycloneii_lcell_ff \bancoRegistradores|dados[5][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|dados[5][3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[5][3]~regout ));

// Location: LCCOMB_X51_Y3_N6
cycloneii_lcell_comb \bancoRegistradores|dados[7][3]~feeder (
// Equation(s):
// \bancoRegistradores|dados[7][3]~feeder_combout  = \muxDtWr|out[3]~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\muxDtWr|out[3]~3_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|dados[7][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|dados[7][3]~feeder .lut_mask = 16'hFF00;
defparam \bancoRegistradores|dados[7][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y3_N7
cycloneii_lcell_ff \bancoRegistradores|dados[7][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|dados[7][3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[7][3]~regout ));

// Location: LCCOMB_X49_Y2_N18
cycloneii_lcell_comb \bancoRegistradores|Decoder0~1 (
// Equation(s):
// \bancoRegistradores|Decoder0~1_combout  = (\ctrl|Wr~regout  & (\muxAddRegWr|out[1]~1_combout  & (!\muxAddRegWr|out[0]~0_combout  & \muxAddRegWr|out[2]~2_combout )))

	.dataa(\ctrl|Wr~regout ),
	.datab(\muxAddRegWr|out[1]~1_combout ),
	.datac(\muxAddRegWr|out[0]~0_combout ),
	.datad(\muxAddRegWr|out[2]~2_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Decoder0~1 .lut_mask = 16'h0800;
defparam \bancoRegistradores|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y3_N9
cycloneii_lcell_ff \bancoRegistradores|dados[6][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\muxDtWr|out[3]~3_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[6][3]~regout ));

// Location: LCCOMB_X53_Y3_N0
cycloneii_lcell_comb \bancoRegistradores|Mux12~0 (
// Equation(s):
// \bancoRegistradores|Mux12~0_combout  = (\rom|altsyncram_component|auto_generated|q_a [7] & (((\bancoRegistradores|dados[6][3]~regout ) # (\rom|altsyncram_component|auto_generated|q_a [6])))) # (!\rom|altsyncram_component|auto_generated|q_a [7] & 
// (\bancoRegistradores|dados[4][3]~regout  & ((!\rom|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\bancoRegistradores|dados[4][3]~regout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datac(\bancoRegistradores|dados[6][3]~regout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux12~0 .lut_mask = 16'hCCE2;
defparam \bancoRegistradores|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y3_N18
cycloneii_lcell_comb \bancoRegistradores|Mux12~1 (
// Equation(s):
// \bancoRegistradores|Mux12~1_combout  = (\rom|altsyncram_component|auto_generated|q_a [6] & ((\bancoRegistradores|Mux12~0_combout  & ((\bancoRegistradores|dados[7][3]~regout ))) # (!\bancoRegistradores|Mux12~0_combout  & 
// (\bancoRegistradores|dados[5][3]~regout )))) # (!\rom|altsyncram_component|auto_generated|q_a [6] & (((\bancoRegistradores|Mux12~0_combout ))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datab(\bancoRegistradores|dados[5][3]~regout ),
	.datac(\bancoRegistradores|dados[7][3]~regout ),
	.datad(\bancoRegistradores|Mux12~0_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux12~1 .lut_mask = 16'hF588;
defparam \bancoRegistradores|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y2_N24
cycloneii_lcell_comb \bancoRegistradores|Mux12~4 (
// Equation(s):
// \bancoRegistradores|Mux12~4_combout  = (\rom|altsyncram_component|auto_generated|q_a [8] & ((\bancoRegistradores|Mux12~1_combout ))) # (!\rom|altsyncram_component|auto_generated|q_a [8] & (\bancoRegistradores|Mux12~3_combout ))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [8]),
	.datab(vcc),
	.datac(\bancoRegistradores|Mux12~3_combout ),
	.datad(\bancoRegistradores|Mux12~1_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux12~4 .lut_mask = 16'hFA50;
defparam \bancoRegistradores|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y2_N25
cycloneii_lcell_ff \bancoRegistradores|dadoR2[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|Mux12~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dadoR2 [3]));

// Location: LCFF_X53_Y3_N25
cycloneii_lcell_ff \bancoRegistradores|dados[4][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\muxDtWr|out[3]~3_combout ),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[4][3]~regout ));

// Location: LCCOMB_X53_Y3_N24
cycloneii_lcell_comb \bancoRegistradores|Mux4~0 (
// Equation(s):
// \bancoRegistradores|Mux4~0_combout  = (\rom|altsyncram_component|auto_generated|q_a [9] & (((\rom|altsyncram_component|auto_generated|q_a [10])))) # (!\rom|altsyncram_component|auto_generated|q_a [9] & ((\rom|altsyncram_component|auto_generated|q_a [10] & 
// (\bancoRegistradores|dados[6][3]~regout )) # (!\rom|altsyncram_component|auto_generated|q_a [10] & ((\bancoRegistradores|dados[4][3]~regout )))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [9]),
	.datab(\bancoRegistradores|dados[6][3]~regout ),
	.datac(\bancoRegistradores|dados[4][3]~regout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux4~0 .lut_mask = 16'hEE50;
defparam \bancoRegistradores|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y3_N14
cycloneii_lcell_comb \bancoRegistradores|Mux4~1 (
// Equation(s):
// \bancoRegistradores|Mux4~1_combout  = (\rom|altsyncram_component|auto_generated|q_a [9] & ((\bancoRegistradores|Mux4~0_combout  & ((\bancoRegistradores|dados[7][3]~regout ))) # (!\bancoRegistradores|Mux4~0_combout  & 
// (\bancoRegistradores|dados[5][3]~regout )))) # (!\rom|altsyncram_component|auto_generated|q_a [9] & (((\bancoRegistradores|Mux4~0_combout ))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [9]),
	.datab(\bancoRegistradores|dados[5][3]~regout ),
	.datac(\bancoRegistradores|dados[7][3]~regout ),
	.datad(\bancoRegistradores|Mux4~0_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux4~1 .lut_mask = 16'hF588;
defparam \bancoRegistradores|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y3_N10
cycloneii_lcell_comb \bancoRegistradores|Mux4~2 (
// Equation(s):
// \bancoRegistradores|Mux4~2_combout  = (\rom|altsyncram_component|auto_generated|q_a [10] & (((\rom|altsyncram_component|auto_generated|q_a [9])))) # (!\rom|altsyncram_component|auto_generated|q_a [10] & ((\rom|altsyncram_component|auto_generated|q_a [9] & 
// (\bancoRegistradores|dados[1][3]~regout )) # (!\rom|altsyncram_component|auto_generated|q_a [9] & ((\bancoRegistradores|dados[0][3]~regout )))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [10]),
	.datab(\bancoRegistradores|dados[1][3]~regout ),
	.datac(\bancoRegistradores|dados[0][3]~regout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux4~2 .lut_mask = 16'hEE50;
defparam \bancoRegistradores|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y3_N20
cycloneii_lcell_comb \bancoRegistradores|Mux4~3 (
// Equation(s):
// \bancoRegistradores|Mux4~3_combout  = (\rom|altsyncram_component|auto_generated|q_a [10] & ((\bancoRegistradores|Mux4~2_combout  & ((\bancoRegistradores|dados[3][3]~regout ))) # (!\bancoRegistradores|Mux4~2_combout  & 
// (\bancoRegistradores|dados[2][3]~regout )))) # (!\rom|altsyncram_component|auto_generated|q_a [10] & (((\bancoRegistradores|Mux4~2_combout ))))

	.dataa(\bancoRegistradores|dados[2][3]~regout ),
	.datab(\bancoRegistradores|dados[3][3]~regout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [10]),
	.datad(\bancoRegistradores|Mux4~2_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux4~3 .lut_mask = 16'hCFA0;
defparam \bancoRegistradores|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y2_N24
cycloneii_lcell_comb \bancoRegistradores|Mux4~4 (
// Equation(s):
// \bancoRegistradores|Mux4~4_combout  = (\rom|altsyncram_component|auto_generated|q_a [11] & (\bancoRegistradores|Mux4~1_combout )) # (!\rom|altsyncram_component|auto_generated|q_a [11] & ((\bancoRegistradores|Mux4~3_combout )))

	.dataa(vcc),
	.datab(\rom|altsyncram_component|auto_generated|q_a [11]),
	.datac(\bancoRegistradores|Mux4~1_combout ),
	.datad(\bancoRegistradores|Mux4~3_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux4~4 .lut_mask = 16'hF3C0;
defparam \bancoRegistradores|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y2_N25
cycloneii_lcell_ff \bancoRegistradores|dadoR1[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|Mux4~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dadoR1 [3]));

// Location: LCCOMB_X52_Y1_N28
cycloneii_lcell_comb \ula|Mux4~0 (
// Equation(s):
// \ula|Mux4~0_combout  = (\ctrl|CmdULA [1] & (!\ctrl|CmdULA [0] & ((!\ctrl|CmdULA [2]) # (!\bancoRegistradores|dadoR1 [3])))) # (!\ctrl|CmdULA [1] & (((\bancoRegistradores|dadoR1 [3]))))

	.dataa(\ctrl|CmdULA [1]),
	.datab(\ctrl|CmdULA [0]),
	.datac(\bancoRegistradores|dadoR1 [3]),
	.datad(\ctrl|CmdULA [2]),
	.cin(gnd),
	.combout(\ula|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux4~0 .lut_mask = 16'h5272;
defparam \ula|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y2_N26
cycloneii_lcell_comb \ula|Mux4~1 (
// Equation(s):
// \ula|Mux4~1_combout  = (\ula|Mux7~1_combout  & (((\ula|Mux4~0_combout )))) # (!\ula|Mux7~1_combout  & ((\bancoRegistradores|dadoR2 [3] & ((\bancoRegistradores|dadoR1 [3]) # (!\ula|Mux4~0_combout ))) # (!\bancoRegistradores|dadoR2 [3] & 
// (\bancoRegistradores|dadoR1 [3] & !\ula|Mux4~0_combout ))))

	.dataa(\ula|Mux7~1_combout ),
	.datab(\bancoRegistradores|dadoR2 [3]),
	.datac(\bancoRegistradores|dadoR1 [3]),
	.datad(\ula|Mux4~0_combout ),
	.cin(gnd),
	.combout(\ula|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux4~1 .lut_mask = 16'hEA54;
defparam \ula|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y2_N0
cycloneii_lcell_comb \ula|Add0~18 (
// Equation(s):
// \ula|Add0~18_combout  = (\ctrl|CmdULA [2] & ((\ctrl|CmdULA [0] & (!\bancoRegistradores|dadoR1 [3])) # (!\ctrl|CmdULA [0] & ((!\bancoRegistradores|dadoR2 [3]))))) # (!\ctrl|CmdULA [2] & (((\bancoRegistradores|dadoR2 [3]))))

	.dataa(\bancoRegistradores|dadoR1 [3]),
	.datab(\ctrl|CmdULA [2]),
	.datac(\ctrl|CmdULA [0]),
	.datad(\bancoRegistradores|dadoR2 [3]),
	.cin(gnd),
	.combout(\ula|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~18 .lut_mask = 16'h734C;
defparam \ula|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y2_N10
cycloneii_lcell_comb \ula|Add0~19 (
// Equation(s):
// \ula|Add0~19_combout  = ((\ula|Add0~17_combout  $ (\ula|Add0~18_combout  $ (!\ula|Add0~15 )))) # (GND)
// \ula|Add0~20  = CARRY((\ula|Add0~17_combout  & ((\ula|Add0~18_combout ) # (!\ula|Add0~15 ))) # (!\ula|Add0~17_combout  & (\ula|Add0~18_combout  & !\ula|Add0~15 )))

	.dataa(\ula|Add0~17_combout ),
	.datab(\ula|Add0~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ula|Add0~15 ),
	.combout(\ula|Add0~19_combout ),
	.cout(\ula|Add0~20 ));
// synopsys translate_off
defparam \ula|Add0~19 .lut_mask = 16'h698E;
defparam \ula|Add0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y2_N28
cycloneii_lcell_comb \ula|Add0~21 (
// Equation(s):
// \ula|Add0~21_combout  = (\ula|Mux7~3_combout  & ((\ula|Add0~19_combout ))) # (!\ula|Mux7~3_combout  & (\ula|Mux4~1_combout ))

	.dataa(\ula|Mux7~3_combout ),
	.datab(vcc),
	.datac(\ula|Mux4~1_combout ),
	.datad(\ula|Add0~19_combout ),
	.cin(gnd),
	.combout(\ula|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~21 .lut_mask = 16'hFA50;
defparam \ula|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y2_N16
cycloneii_lcell_comb \ctrl|Mux9~0 (
// Equation(s):
// \ctrl|Mux9~0_combout  = (!\ula|Add0~6_combout  & (!\ula|Add0~11_combout  & (!\ula|Add0~16_combout  & !\ula|Add0~21_combout )))

	.dataa(\ula|Add0~6_combout ),
	.datab(\ula|Add0~11_combout ),
	.datac(\ula|Add0~16_combout ),
	.datad(\ula|Add0~21_combout ),
	.cin(gnd),
	.combout(\ctrl|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Mux9~0 .lut_mask = 16'h0001;
defparam \ctrl|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y3_N20
cycloneii_lcell_comb \muxDtWr|out[4]~4 (
// Equation(s):
// \muxDtWr|out[4]~4_combout  = (\ctrl|selDtWr~regout  & (\rom|altsyncram_component|auto_generated|q_a [4])) # (!\ctrl|selDtWr~regout  & ((\ula|Add0~26_combout )))

	.dataa(\ctrl|selDtWr~regout ),
	.datab(vcc),
	.datac(\rom|altsyncram_component|auto_generated|q_a [4]),
	.datad(\ula|Add0~26_combout ),
	.cin(gnd),
	.combout(\muxDtWr|out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \muxDtWr|out[4]~4 .lut_mask = 16'hF5A0;
defparam \muxDtWr|out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y3_N21
cycloneii_lcell_ff \bancoRegistradores|dados[2][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\muxDtWr|out[4]~4_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[2][4]~regout ));

// Location: LCFF_X52_Y3_N19
cycloneii_lcell_ff \bancoRegistradores|dados[0][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\muxDtWr|out[4]~4_combout ),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[0][4]~regout ));

// Location: LCCOMB_X52_Y3_N18
cycloneii_lcell_comb \bancoRegistradores|Mux3~2 (
// Equation(s):
// \bancoRegistradores|Mux3~2_combout  = (\rom|altsyncram_component|auto_generated|q_a [10] & (((\rom|altsyncram_component|auto_generated|q_a [9])))) # (!\rom|altsyncram_component|auto_generated|q_a [10] & ((\rom|altsyncram_component|auto_generated|q_a [9] & 
// (\bancoRegistradores|dados[1][4]~regout )) # (!\rom|altsyncram_component|auto_generated|q_a [9] & ((\bancoRegistradores|dados[0][4]~regout )))))

	.dataa(\bancoRegistradores|dados[1][4]~regout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [10]),
	.datac(\bancoRegistradores|dados[0][4]~regout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux3~2 .lut_mask = 16'hEE30;
defparam \bancoRegistradores|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y1_N20
cycloneii_lcell_comb \bancoRegistradores|Mux3~3 (
// Equation(s):
// \bancoRegistradores|Mux3~3_combout  = (\rom|altsyncram_component|auto_generated|q_a [10] & ((\bancoRegistradores|Mux3~2_combout  & (\bancoRegistradores|dados[3][4]~regout )) # (!\bancoRegistradores|Mux3~2_combout  & 
// ((\bancoRegistradores|dados[2][4]~regout ))))) # (!\rom|altsyncram_component|auto_generated|q_a [10] & (((\bancoRegistradores|Mux3~2_combout ))))

	.dataa(\bancoRegistradores|dados[3][4]~regout ),
	.datab(\bancoRegistradores|dados[2][4]~regout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [10]),
	.datad(\bancoRegistradores|Mux3~2_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux3~3 .lut_mask = 16'hAFC0;
defparam \bancoRegistradores|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y3_N19
cycloneii_lcell_ff \bancoRegistradores|dados[4][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\muxDtWr|out[4]~4_combout ),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[4][4]~regout ));

// Location: LCFF_X49_Y3_N21
cycloneii_lcell_ff \bancoRegistradores|dados[6][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\muxDtWr|out[4]~4_combout ),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[6][4]~regout ));

// Location: LCCOMB_X49_Y3_N20
cycloneii_lcell_comb \bancoRegistradores|Mux3~0 (
// Equation(s):
// \bancoRegistradores|Mux3~0_combout  = (\rom|altsyncram_component|auto_generated|q_a [9] & (((\rom|altsyncram_component|auto_generated|q_a [10])))) # (!\rom|altsyncram_component|auto_generated|q_a [9] & ((\rom|altsyncram_component|auto_generated|q_a [10] & 
// ((\bancoRegistradores|dados[6][4]~regout ))) # (!\rom|altsyncram_component|auto_generated|q_a [10] & (\bancoRegistradores|dados[4][4]~regout ))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [9]),
	.datab(\bancoRegistradores|dados[4][4]~regout ),
	.datac(\bancoRegistradores|dados[6][4]~regout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux3~0 .lut_mask = 16'hFA44;
defparam \bancoRegistradores|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y3_N17
cycloneii_lcell_ff \bancoRegistradores|dados[5][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\muxDtWr|out[4]~4_combout ),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[5][4]~regout ));

// Location: LCCOMB_X49_Y3_N12
cycloneii_lcell_comb \bancoRegistradores|Mux3~1 (
// Equation(s):
// \bancoRegistradores|Mux3~1_combout  = (\rom|altsyncram_component|auto_generated|q_a [9] & ((\bancoRegistradores|Mux3~0_combout  & (\bancoRegistradores|dados[7][4]~regout )) # (!\bancoRegistradores|Mux3~0_combout  & ((\bancoRegistradores|dados[5][4]~regout 
// ))))) # (!\rom|altsyncram_component|auto_generated|q_a [9] & (((\bancoRegistradores|Mux3~0_combout ))))

	.dataa(\bancoRegistradores|dados[7][4]~regout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [9]),
	.datac(\bancoRegistradores|Mux3~0_combout ),
	.datad(\bancoRegistradores|dados[5][4]~regout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux3~1 .lut_mask = 16'hBCB0;
defparam \bancoRegistradores|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y1_N0
cycloneii_lcell_comb \bancoRegistradores|Mux3~4 (
// Equation(s):
// \bancoRegistradores|Mux3~4_combout  = (\rom|altsyncram_component|auto_generated|q_a [11] & ((\bancoRegistradores|Mux3~1_combout ))) # (!\rom|altsyncram_component|auto_generated|q_a [11] & (\bancoRegistradores|Mux3~3_combout ))

	.dataa(vcc),
	.datab(\rom|altsyncram_component|auto_generated|q_a [11]),
	.datac(\bancoRegistradores|Mux3~3_combout ),
	.datad(\bancoRegistradores|Mux3~1_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux3~4 .lut_mask = 16'hFC30;
defparam \bancoRegistradores|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y1_N1
cycloneii_lcell_ff \bancoRegistradores|dadoR1[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|Mux3~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dadoR1 [4]));

// Location: LCCOMB_X52_Y2_N30
cycloneii_lcell_comb \ula|Add0~23 (
// Equation(s):
// \ula|Add0~23_combout  = (\ctrl|CmdULA [2] & ((\ctrl|CmdULA [0] & ((!\bancoRegistradores|dadoR1 [4]))) # (!\ctrl|CmdULA [0] & (!\bancoRegistradores|dadoR2 [4])))) # (!\ctrl|CmdULA [2] & (\bancoRegistradores|dadoR2 [4]))

	.dataa(\bancoRegistradores|dadoR2 [4]),
	.datab(\ctrl|CmdULA [0]),
	.datac(\bancoRegistradores|dadoR1 [4]),
	.datad(\ctrl|CmdULA [2]),
	.cin(gnd),
	.combout(\ula|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~23 .lut_mask = 16'h1DAA;
defparam \ula|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y2_N12
cycloneii_lcell_comb \ula|Add0~24 (
// Equation(s):
// \ula|Add0~24_combout  = (\ula|Add0~22_combout  & ((\ula|Add0~23_combout  & (\ula|Add0~20  & VCC)) # (!\ula|Add0~23_combout  & (!\ula|Add0~20 )))) # (!\ula|Add0~22_combout  & ((\ula|Add0~23_combout  & (!\ula|Add0~20 )) # (!\ula|Add0~23_combout  & 
// ((\ula|Add0~20 ) # (GND)))))
// \ula|Add0~25  = CARRY((\ula|Add0~22_combout  & (!\ula|Add0~23_combout  & !\ula|Add0~20 )) # (!\ula|Add0~22_combout  & ((!\ula|Add0~20 ) # (!\ula|Add0~23_combout ))))

	.dataa(\ula|Add0~22_combout ),
	.datab(\ula|Add0~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ula|Add0~20 ),
	.combout(\ula|Add0~24_combout ),
	.cout(\ula|Add0~25 ));
// synopsys translate_off
defparam \ula|Add0~24 .lut_mask = 16'h9617;
defparam \ula|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y1_N26
cycloneii_lcell_comb \ula|Mux3~0 (
// Equation(s):
// \ula|Mux3~0_combout  = (\ctrl|CmdULA [1] & (!\ctrl|CmdULA [0] & ((!\ctrl|CmdULA [2]) # (!\bancoRegistradores|dadoR1 [4])))) # (!\ctrl|CmdULA [1] & (((\bancoRegistradores|dadoR1 [4]))))

	.dataa(\ctrl|CmdULA [1]),
	.datab(\ctrl|CmdULA [0]),
	.datac(\bancoRegistradores|dadoR1 [4]),
	.datad(\ctrl|CmdULA [2]),
	.cin(gnd),
	.combout(\ula|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux3~0 .lut_mask = 16'h5272;
defparam \ula|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y1_N0
cycloneii_lcell_comb \ula|Mux3~1 (
// Equation(s):
// \ula|Mux3~1_combout  = (\ula|Mux3~0_combout  & ((\ula|Mux7~1_combout ) # ((\bancoRegistradores|dadoR2 [4] & \bancoRegistradores|dadoR1 [4])))) # (!\ula|Mux3~0_combout  & (!\ula|Mux7~1_combout  & ((\bancoRegistradores|dadoR2 [4]) # 
// (\bancoRegistradores|dadoR1 [4]))))

	.dataa(\bancoRegistradores|dadoR2 [4]),
	.datab(\ula|Mux3~0_combout ),
	.datac(\bancoRegistradores|dadoR1 [4]),
	.datad(\ula|Mux7~1_combout ),
	.cin(gnd),
	.combout(\ula|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux3~1 .lut_mask = 16'hCCB2;
defparam \ula|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y2_N22
cycloneii_lcell_comb \ula|Add0~26 (
// Equation(s):
// \ula|Add0~26_combout  = (\ula|Mux7~3_combout  & (\ula|Add0~24_combout )) # (!\ula|Mux7~3_combout  & ((\ula|Mux3~1_combout )))

	.dataa(\ula|Mux7~3_combout ),
	.datab(vcc),
	.datac(\ula|Add0~24_combout ),
	.datad(\ula|Mux3~1_combout ),
	.cin(gnd),
	.combout(\ula|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~26 .lut_mask = 16'hF5A0;
defparam \ula|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y3_N14
cycloneii_lcell_comb \muxDtWr|out[6]~6 (
// Equation(s):
// \muxDtWr|out[6]~6_combout  = (\ctrl|selDtWr~regout  & (\rom|altsyncram_component|auto_generated|q_a [6])) # (!\ctrl|selDtWr~regout  & ((\ula|Add0~36_combout )))

	.dataa(\ctrl|selDtWr~regout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datac(\ula|Add0~36_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\muxDtWr|out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \muxDtWr|out[6]~6 .lut_mask = 16'hD8D8;
defparam \muxDtWr|out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y3_N15
cycloneii_lcell_ff \bancoRegistradores|dados[2][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\muxDtWr|out[6]~6_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[2][6]~regout ));

// Location: LCCOMB_X50_Y1_N2
cycloneii_lcell_comb \bancoRegistradores|dados[1][6]~feeder (
// Equation(s):
// \bancoRegistradores|dados[1][6]~feeder_combout  = \muxDtWr|out[6]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\muxDtWr|out[6]~6_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|dados[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|dados[1][6]~feeder .lut_mask = 16'hFF00;
defparam \bancoRegistradores|dados[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y1_N3
cycloneii_lcell_ff \bancoRegistradores|dados[1][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|dados[1][6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[1][6]~regout ));

// Location: LCCOMB_X52_Y3_N12
cycloneii_lcell_comb \bancoRegistradores|dados[0][6]~feeder (
// Equation(s):
// \bancoRegistradores|dados[0][6]~feeder_combout  = \muxDtWr|out[6]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\muxDtWr|out[6]~6_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|dados[0][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|dados[0][6]~feeder .lut_mask = 16'hFF00;
defparam \bancoRegistradores|dados[0][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y3_N13
cycloneii_lcell_ff \bancoRegistradores|dados[0][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|dados[0][6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[0][6]~regout ));

// Location: LCCOMB_X53_Y1_N12
cycloneii_lcell_comb \bancoRegistradores|Mux9~2 (
// Equation(s):
// \bancoRegistradores|Mux9~2_combout  = (\rom|altsyncram_component|auto_generated|q_a [6] & ((\bancoRegistradores|dados[1][6]~regout ) # ((\rom|altsyncram_component|auto_generated|q_a [7])))) # (!\rom|altsyncram_component|auto_generated|q_a [6] & 
// (((!\rom|altsyncram_component|auto_generated|q_a [7] & \bancoRegistradores|dados[0][6]~regout ))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datab(\bancoRegistradores|dados[1][6]~regout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datad(\bancoRegistradores|dados[0][6]~regout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux9~2 .lut_mask = 16'hADA8;
defparam \bancoRegistradores|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y1_N26
cycloneii_lcell_comb \bancoRegistradores|Mux9~3 (
// Equation(s):
// \bancoRegistradores|Mux9~3_combout  = (\rom|altsyncram_component|auto_generated|q_a [7] & ((\bancoRegistradores|Mux9~2_combout  & (\bancoRegistradores|dados[3][6]~regout )) # (!\bancoRegistradores|Mux9~2_combout  & ((\bancoRegistradores|dados[2][6]~regout 
// ))))) # (!\rom|altsyncram_component|auto_generated|q_a [7] & (((\bancoRegistradores|Mux9~2_combout ))))

	.dataa(\bancoRegistradores|dados[3][6]~regout ),
	.datab(\bancoRegistradores|dados[2][6]~regout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datad(\bancoRegistradores|Mux9~2_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux9~3 .lut_mask = 16'hAFC0;
defparam \bancoRegistradores|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y3_N31
cycloneii_lcell_ff \bancoRegistradores|dados[5][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\muxDtWr|out[6]~6_combout ),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[5][6]~regout ));

// Location: LCFF_X49_Y3_N11
cycloneii_lcell_ff \bancoRegistradores|dados[6][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\muxDtWr|out[6]~6_combout ),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[6][6]~regout ));

// Location: LCCOMB_X49_Y3_N10
cycloneii_lcell_comb \bancoRegistradores|Mux9~0 (
// Equation(s):
// \bancoRegistradores|Mux9~0_combout  = (\rom|altsyncram_component|auto_generated|q_a [7] & (((\bancoRegistradores|dados[6][6]~regout ) # (\rom|altsyncram_component|auto_generated|q_a [6])))) # (!\rom|altsyncram_component|auto_generated|q_a [7] & 
// (\bancoRegistradores|dados[4][6]~regout  & ((!\rom|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\bancoRegistradores|dados[4][6]~regout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datac(\bancoRegistradores|dados[6][6]~regout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux9~0 .lut_mask = 16'hCCE2;
defparam \bancoRegistradores|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N30
cycloneii_lcell_comb \bancoRegistradores|Mux9~1 (
// Equation(s):
// \bancoRegistradores|Mux9~1_combout  = (\rom|altsyncram_component|auto_generated|q_a [6] & ((\bancoRegistradores|Mux9~0_combout  & (\bancoRegistradores|dados[7][6]~regout )) # (!\bancoRegistradores|Mux9~0_combout  & ((\bancoRegistradores|dados[5][6]~regout 
// ))))) # (!\rom|altsyncram_component|auto_generated|q_a [6] & (((\bancoRegistradores|Mux9~0_combout ))))

	.dataa(\bancoRegistradores|dados[7][6]~regout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datac(\bancoRegistradores|dados[5][6]~regout ),
	.datad(\bancoRegistradores|Mux9~0_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux9~1 .lut_mask = 16'hBBC0;
defparam \bancoRegistradores|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y1_N16
cycloneii_lcell_comb \bancoRegistradores|Mux9~4 (
// Equation(s):
// \bancoRegistradores|Mux9~4_combout  = (\rom|altsyncram_component|auto_generated|q_a [8] & ((\bancoRegistradores|Mux9~1_combout ))) # (!\rom|altsyncram_component|auto_generated|q_a [8] & (\bancoRegistradores|Mux9~3_combout ))

	.dataa(vcc),
	.datab(\bancoRegistradores|Mux9~3_combout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [8]),
	.datad(\bancoRegistradores|Mux9~1_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux9~4 .lut_mask = 16'hFC0C;
defparam \bancoRegistradores|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y1_N17
cycloneii_lcell_ff \bancoRegistradores|dadoR2[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|Mux9~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dadoR2 [6]));

// Location: LCCOMB_X53_Y1_N28
cycloneii_lcell_comb \bancoRegistradores|Mux1~2 (
// Equation(s):
// \bancoRegistradores|Mux1~2_combout  = (\rom|altsyncram_component|auto_generated|q_a [10] & (((\rom|altsyncram_component|auto_generated|q_a [9])))) # (!\rom|altsyncram_component|auto_generated|q_a [10] & ((\rom|altsyncram_component|auto_generated|q_a [9] & 
// (\bancoRegistradores|dados[1][6]~regout )) # (!\rom|altsyncram_component|auto_generated|q_a [9] & ((\bancoRegistradores|dados[0][6]~regout )))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [10]),
	.datab(\bancoRegistradores|dados[1][6]~regout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [9]),
	.datad(\bancoRegistradores|dados[0][6]~regout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux1~2 .lut_mask = 16'hE5E0;
defparam \bancoRegistradores|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y1_N30
cycloneii_lcell_comb \bancoRegistradores|Mux1~3 (
// Equation(s):
// \bancoRegistradores|Mux1~3_combout  = (\rom|altsyncram_component|auto_generated|q_a [10] & ((\bancoRegistradores|Mux1~2_combout  & (\bancoRegistradores|dados[3][6]~regout )) # (!\bancoRegistradores|Mux1~2_combout  & 
// ((\bancoRegistradores|dados[2][6]~regout ))))) # (!\rom|altsyncram_component|auto_generated|q_a [10] & (((\bancoRegistradores|Mux1~2_combout ))))

	.dataa(\bancoRegistradores|dados[3][6]~regout ),
	.datab(\bancoRegistradores|dados[2][6]~regout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [10]),
	.datad(\bancoRegistradores|Mux1~2_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux1~3 .lut_mask = 16'hAFC0;
defparam \bancoRegistradores|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y3_N5
cycloneii_lcell_ff \bancoRegistradores|dados[7][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\muxDtWr|out[6]~6_combout ),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[7][6]~regout ));

// Location: LCFF_X49_Y3_N1
cycloneii_lcell_ff \bancoRegistradores|dados[4][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\muxDtWr|out[6]~6_combout ),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[4][6]~regout ));

// Location: LCCOMB_X49_Y3_N0
cycloneii_lcell_comb \bancoRegistradores|Mux1~0 (
// Equation(s):
// \bancoRegistradores|Mux1~0_combout  = (\rom|altsyncram_component|auto_generated|q_a [9] & (((\rom|altsyncram_component|auto_generated|q_a [10])))) # (!\rom|altsyncram_component|auto_generated|q_a [9] & ((\rom|altsyncram_component|auto_generated|q_a [10] & 
// (\bancoRegistradores|dados[6][6]~regout )) # (!\rom|altsyncram_component|auto_generated|q_a [10] & ((\bancoRegistradores|dados[4][6]~regout )))))

	.dataa(\bancoRegistradores|dados[6][6]~regout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [9]),
	.datac(\bancoRegistradores|dados[4][6]~regout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux1~0 .lut_mask = 16'hEE30;
defparam \bancoRegistradores|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N22
cycloneii_lcell_comb \bancoRegistradores|Mux1~1 (
// Equation(s):
// \bancoRegistradores|Mux1~1_combout  = (\rom|altsyncram_component|auto_generated|q_a [9] & ((\bancoRegistradores|Mux1~0_combout  & ((\bancoRegistradores|dados[7][6]~regout ))) # (!\bancoRegistradores|Mux1~0_combout  & 
// (\bancoRegistradores|dados[5][6]~regout )))) # (!\rom|altsyncram_component|auto_generated|q_a [9] & (((\bancoRegistradores|Mux1~0_combout ))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [9]),
	.datab(\bancoRegistradores|dados[5][6]~regout ),
	.datac(\bancoRegistradores|dados[7][6]~regout ),
	.datad(\bancoRegistradores|Mux1~0_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux1~1 .lut_mask = 16'hF588;
defparam \bancoRegistradores|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y1_N10
cycloneii_lcell_comb \bancoRegistradores|Mux1~4 (
// Equation(s):
// \bancoRegistradores|Mux1~4_combout  = (\rom|altsyncram_component|auto_generated|q_a [11] & ((\bancoRegistradores|Mux1~1_combout ))) # (!\rom|altsyncram_component|auto_generated|q_a [11] & (\bancoRegistradores|Mux1~3_combout ))

	.dataa(vcc),
	.datab(\bancoRegistradores|Mux1~3_combout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [11]),
	.datad(\bancoRegistradores|Mux1~1_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux1~4 .lut_mask = 16'hFC0C;
defparam \bancoRegistradores|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y1_N11
cycloneii_lcell_ff \bancoRegistradores|dadoR1[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|Mux1~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dadoR1 [6]));

// Location: LCCOMB_X53_Y2_N18
cycloneii_lcell_comb \ula|Add0~33 (
// Equation(s):
// \ula|Add0~33_combout  = (\ctrl|CmdULA [2] & ((\ctrl|CmdULA [0] & ((!\bancoRegistradores|dadoR1 [6]))) # (!\ctrl|CmdULA [0] & (!\bancoRegistradores|dadoR2 [6])))) # (!\ctrl|CmdULA [2] & (((\bancoRegistradores|dadoR2 [6]))))

	.dataa(\ctrl|CmdULA [2]),
	.datab(\ctrl|CmdULA [0]),
	.datac(\bancoRegistradores|dadoR2 [6]),
	.datad(\bancoRegistradores|dadoR1 [6]),
	.cin(gnd),
	.combout(\ula|Add0~33_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~33 .lut_mask = 16'h52DA;
defparam \ula|Add0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y2_N14
cycloneii_lcell_comb \ula|Add0~29 (
// Equation(s):
// \ula|Add0~29_combout  = ((\ula|Add0~28_combout  $ (\ula|Add0~27_combout  $ (!\ula|Add0~25 )))) # (GND)
// \ula|Add0~30  = CARRY((\ula|Add0~28_combout  & ((\ula|Add0~27_combout ) # (!\ula|Add0~25 ))) # (!\ula|Add0~28_combout  & (\ula|Add0~27_combout  & !\ula|Add0~25 )))

	.dataa(\ula|Add0~28_combout ),
	.datab(\ula|Add0~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ula|Add0~25 ),
	.combout(\ula|Add0~29_combout ),
	.cout(\ula|Add0~30 ));
// synopsys translate_off
defparam \ula|Add0~29 .lut_mask = 16'h698E;
defparam \ula|Add0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y3_N4
cycloneii_lcell_comb \bancoRegistradores|dados[5][5]~12 (
// Equation(s):
// \bancoRegistradores|dados[5][5]~12_combout  = !\muxDtWr|out[5]~5_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\muxDtWr|out[5]~5_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\bancoRegistradores|dados[5][5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|dados[5][5]~12 .lut_mask = 16'h0F0F;
defparam \bancoRegistradores|dados[5][5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y3_N5
cycloneii_lcell_ff \bancoRegistradores|dados[5][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|dados[5][5]~12_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[5][5]~regout ));

// Location: LCCOMB_X51_Y3_N2
cycloneii_lcell_comb \bancoRegistradores|dados[7][5]~15 (
// Equation(s):
// \bancoRegistradores|dados[7][5]~15_combout  = !\muxDtWr|out[5]~5_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\muxDtWr|out[5]~5_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|dados[7][5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|dados[7][5]~15 .lut_mask = 16'h00FF;
defparam \bancoRegistradores|dados[7][5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y3_N3
cycloneii_lcell_ff \bancoRegistradores|dados[7][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|dados[7][5]~15_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[7][5]~regout ));

// Location: LCCOMB_X54_Y3_N14
cycloneii_lcell_comb \bancoRegistradores|Mux10~1 (
// Equation(s):
// \bancoRegistradores|Mux10~1_combout  = (\bancoRegistradores|Mux10~0_combout  & (((!\rom|altsyncram_component|auto_generated|q_a [6]) # (!\bancoRegistradores|dados[7][5]~regout )))) # (!\bancoRegistradores|Mux10~0_combout  & 
// (!\bancoRegistradores|dados[5][5]~regout  & ((\rom|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\bancoRegistradores|Mux10~0_combout ),
	.datab(\bancoRegistradores|dados[5][5]~regout ),
	.datac(\bancoRegistradores|dados[7][5]~regout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux10~1 .lut_mask = 16'h1BAA;
defparam \bancoRegistradores|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N24
cycloneii_lcell_comb \bancoRegistradores|dados[3][5]~19 (
// Equation(s):
// \bancoRegistradores|dados[3][5]~19_combout  = !\muxDtWr|out[5]~5_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\muxDtWr|out[5]~5_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|dados[3][5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|dados[3][5]~19 .lut_mask = 16'h00FF;
defparam \bancoRegistradores|dados[3][5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y3_N25
cycloneii_lcell_ff \bancoRegistradores|dados[3][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|dados[3][5]~19_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[3][5]~regout ));

// Location: LCCOMB_X52_Y3_N26
cycloneii_lcell_comb \bancoRegistradores|dados[0][5]~18 (
// Equation(s):
// \bancoRegistradores|dados[0][5]~18_combout  = !\muxDtWr|out[5]~5_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\muxDtWr|out[5]~5_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|dados[0][5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|dados[0][5]~18 .lut_mask = 16'h00FF;
defparam \bancoRegistradores|dados[0][5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y3_N27
cycloneii_lcell_ff \bancoRegistradores|dados[0][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|dados[0][5]~18_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[0][5]~regout ));

// Location: LCCOMB_X53_Y3_N2
cycloneii_lcell_comb \bancoRegistradores|Mux10~2 (
// Equation(s):
// \bancoRegistradores|Mux10~2_combout  = (\rom|altsyncram_component|auto_generated|q_a [6] & (((\rom|altsyncram_component|auto_generated|q_a [7])) # (!\bancoRegistradores|dados[1][5]~regout ))) # (!\rom|altsyncram_component|auto_generated|q_a [6] & 
// (((!\bancoRegistradores|dados[0][5]~regout  & !\rom|altsyncram_component|auto_generated|q_a [7]))))

	.dataa(\bancoRegistradores|dados[1][5]~regout ),
	.datab(\bancoRegistradores|dados[0][5]~regout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux10~2 .lut_mask = 16'hF053;
defparam \bancoRegistradores|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y1_N14
cycloneii_lcell_comb \bancoRegistradores|Mux10~3 (
// Equation(s):
// \bancoRegistradores|Mux10~3_combout  = (\rom|altsyncram_component|auto_generated|q_a [7] & ((\bancoRegistradores|Mux10~2_combout  & ((!\bancoRegistradores|dados[3][5]~regout ))) # (!\bancoRegistradores|Mux10~2_combout  & 
// (!\bancoRegistradores|dados[2][5]~regout )))) # (!\rom|altsyncram_component|auto_generated|q_a [7] & (((\bancoRegistradores|Mux10~2_combout ))))

	.dataa(\bancoRegistradores|dados[2][5]~regout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datac(\bancoRegistradores|dados[3][5]~regout ),
	.datad(\bancoRegistradores|Mux10~2_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux10~3 .lut_mask = 16'h3F44;
defparam \bancoRegistradores|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y2_N2
cycloneii_lcell_comb \bancoRegistradores|Mux10~4 (
// Equation(s):
// \bancoRegistradores|Mux10~4_combout  = (\rom|altsyncram_component|auto_generated|q_a [8] & (\bancoRegistradores|Mux10~1_combout )) # (!\rom|altsyncram_component|auto_generated|q_a [8] & ((\bancoRegistradores|Mux10~3_combout )))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [8]),
	.datab(\bancoRegistradores|Mux10~1_combout ),
	.datac(\bancoRegistradores|Mux10~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux10~4 .lut_mask = 16'hD8D8;
defparam \bancoRegistradores|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y2_N3
cycloneii_lcell_ff \bancoRegistradores|dadoR2[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|Mux10~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dadoR2 [5]));

// Location: LCCOMB_X52_Y1_N18
cycloneii_lcell_comb \ula|Mux2~0 (
// Equation(s):
// \ula|Mux2~0_combout  = (\ctrl|CmdULA [1] & (!\ctrl|CmdULA [0] & ((!\ctrl|CmdULA [2]) # (!\bancoRegistradores|dadoR1 [5])))) # (!\ctrl|CmdULA [1] & (\bancoRegistradores|dadoR1 [5]))

	.dataa(\ctrl|CmdULA [1]),
	.datab(\bancoRegistradores|dadoR1 [5]),
	.datac(\ctrl|CmdULA [0]),
	.datad(\ctrl|CmdULA [2]),
	.cin(gnd),
	.combout(\ula|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux2~0 .lut_mask = 16'h464E;
defparam \ula|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y1_N16
cycloneii_lcell_comb \ula|Mux2~1 (
// Equation(s):
// \ula|Mux2~1_combout  = (\ula|Mux7~1_combout  & (((\ula|Mux2~0_combout )))) # (!\ula|Mux7~1_combout  & ((\bancoRegistradores|dadoR1 [5] & ((\bancoRegistradores|dadoR2 [5]) # (!\ula|Mux2~0_combout ))) # (!\bancoRegistradores|dadoR1 [5] & 
// (\bancoRegistradores|dadoR2 [5] & !\ula|Mux2~0_combout ))))

	.dataa(\ula|Mux7~1_combout ),
	.datab(\bancoRegistradores|dadoR1 [5]),
	.datac(\bancoRegistradores|dadoR2 [5]),
	.datad(\ula|Mux2~0_combout ),
	.cin(gnd),
	.combout(\ula|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux2~1 .lut_mask = 16'hEA54;
defparam \ula|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y2_N0
cycloneii_lcell_comb \ula|Add0~31 (
// Equation(s):
// \ula|Add0~31_combout  = (\ula|Mux7~3_combout  & (\ula|Add0~29_combout )) # (!\ula|Mux7~3_combout  & ((\ula|Mux2~1_combout )))

	.dataa(\ula|Mux7~3_combout ),
	.datab(vcc),
	.datac(\ula|Add0~29_combout ),
	.datad(\ula|Mux2~1_combout ),
	.cin(gnd),
	.combout(\ula|Add0~31_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~31 .lut_mask = 16'hF5A0;
defparam \ula|Add0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y3_N6
cycloneii_lcell_comb \muxDtWr|out[5]~5 (
// Equation(s):
// \muxDtWr|out[5]~5_combout  = (\ctrl|selDtWr~regout  & (\rom|altsyncram_component|auto_generated|q_a [5])) # (!\ctrl|selDtWr~regout  & ((\ula|Add0~31_combout )))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [5]),
	.datab(\ctrl|selDtWr~regout ),
	.datac(vcc),
	.datad(\ula|Add0~31_combout ),
	.cin(gnd),
	.combout(\muxDtWr|out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \muxDtWr|out[5]~5 .lut_mask = 16'hBB88;
defparam \muxDtWr|out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y3_N4
cycloneii_lcell_comb \bancoRegistradores|dados[2][5]~16 (
// Equation(s):
// \bancoRegistradores|dados[2][5]~16_combout  = !\muxDtWr|out[5]~5_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\muxDtWr|out[5]~5_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|dados[2][5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|dados[2][5]~16 .lut_mask = 16'h00FF;
defparam \bancoRegistradores|dados[2][5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y3_N5
cycloneii_lcell_ff \bancoRegistradores|dados[2][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|dados[2][5]~16_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[2][5]~regout ));

// Location: LCCOMB_X53_Y3_N4
cycloneii_lcell_comb \bancoRegistradores|Mux2~2 (
// Equation(s):
// \bancoRegistradores|Mux2~2_combout  = (\rom|altsyncram_component|auto_generated|q_a [9] & (((\rom|altsyncram_component|auto_generated|q_a [10])) # (!\bancoRegistradores|dados[1][5]~regout ))) # (!\rom|altsyncram_component|auto_generated|q_a [9] & 
// (((!\bancoRegistradores|dados[0][5]~regout  & !\rom|altsyncram_component|auto_generated|q_a [10]))))

	.dataa(\bancoRegistradores|dados[1][5]~regout ),
	.datab(\bancoRegistradores|dados[0][5]~regout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [9]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux2~2 .lut_mask = 16'hF053;
defparam \bancoRegistradores|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y1_N4
cycloneii_lcell_comb \bancoRegistradores|Mux2~3 (
// Equation(s):
// \bancoRegistradores|Mux2~3_combout  = (\rom|altsyncram_component|auto_generated|q_a [10] & ((\bancoRegistradores|Mux2~2_combout  & (!\bancoRegistradores|dados[3][5]~regout )) # (!\bancoRegistradores|Mux2~2_combout  & 
// ((!\bancoRegistradores|dados[2][5]~regout ))))) # (!\rom|altsyncram_component|auto_generated|q_a [10] & (((\bancoRegistradores|Mux2~2_combout ))))

	.dataa(\bancoRegistradores|dados[3][5]~regout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [10]),
	.datac(\bancoRegistradores|dados[2][5]~regout ),
	.datad(\bancoRegistradores|Mux2~2_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux2~3 .lut_mask = 16'h770C;
defparam \bancoRegistradores|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y3_N26
cycloneii_lcell_comb \bancoRegistradores|dados[4][5]~14 (
// Equation(s):
// \bancoRegistradores|dados[4][5]~14_combout  = !\muxDtWr|out[5]~5_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\muxDtWr|out[5]~5_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|dados[4][5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|dados[4][5]~14 .lut_mask = 16'h00FF;
defparam \bancoRegistradores|dados[4][5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y3_N27
cycloneii_lcell_ff \bancoRegistradores|dados[4][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|dados[4][5]~14_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[4][5]~regout ));

// Location: LCCOMB_X54_Y3_N6
cycloneii_lcell_comb \bancoRegistradores|Mux2~0 (
// Equation(s):
// \bancoRegistradores|Mux2~0_combout  = (\rom|altsyncram_component|auto_generated|q_a [10] & (((\rom|altsyncram_component|auto_generated|q_a [9])) # (!\bancoRegistradores|dados[6][5]~regout ))) # (!\rom|altsyncram_component|auto_generated|q_a [10] & 
// (((!\bancoRegistradores|dados[4][5]~regout  & !\rom|altsyncram_component|auto_generated|q_a [9]))))

	.dataa(\bancoRegistradores|dados[6][5]~regout ),
	.datab(\bancoRegistradores|dados[4][5]~regout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [10]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux2~0 .lut_mask = 16'hF053;
defparam \bancoRegistradores|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y3_N20
cycloneii_lcell_comb \bancoRegistradores|Mux2~1 (
// Equation(s):
// \bancoRegistradores|Mux2~1_combout  = (\rom|altsyncram_component|auto_generated|q_a [9] & ((\bancoRegistradores|Mux2~0_combout  & ((!\bancoRegistradores|dados[7][5]~regout ))) # (!\bancoRegistradores|Mux2~0_combout  & 
// (!\bancoRegistradores|dados[5][5]~regout )))) # (!\rom|altsyncram_component|auto_generated|q_a [9] & (((\bancoRegistradores|Mux2~0_combout ))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [9]),
	.datab(\bancoRegistradores|dados[5][5]~regout ),
	.datac(\bancoRegistradores|dados[7][5]~regout ),
	.datad(\bancoRegistradores|Mux2~0_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux2~1 .lut_mask = 16'h5F22;
defparam \bancoRegistradores|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y1_N8
cycloneii_lcell_comb \bancoRegistradores|Mux2~4 (
// Equation(s):
// \bancoRegistradores|Mux2~4_combout  = (\rom|altsyncram_component|auto_generated|q_a [11] & ((\bancoRegistradores|Mux2~1_combout ))) # (!\rom|altsyncram_component|auto_generated|q_a [11] & (\bancoRegistradores|Mux2~3_combout ))

	.dataa(vcc),
	.datab(\rom|altsyncram_component|auto_generated|q_a [11]),
	.datac(\bancoRegistradores|Mux2~3_combout ),
	.datad(\bancoRegistradores|Mux2~1_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux2~4 .lut_mask = 16'hFC30;
defparam \bancoRegistradores|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y1_N9
cycloneii_lcell_ff \bancoRegistradores|dadoR1[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|Mux2~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dadoR1 [5]));

// Location: LCCOMB_X53_Y2_N30
cycloneii_lcell_comb \ula|Add0~27 (
// Equation(s):
// \ula|Add0~27_combout  = (\bancoRegistradores|dadoR1 [5] & ((!\ctrl|CmdULA [0]) # (!\ctrl|CmdULA [2])))

	.dataa(vcc),
	.datab(\ctrl|CmdULA [2]),
	.datac(\ctrl|CmdULA [0]),
	.datad(\bancoRegistradores|dadoR1 [5]),
	.cin(gnd),
	.combout(\ula|Add0~27_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~27 .lut_mask = 16'h3F00;
defparam \ula|Add0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y2_N16
cycloneii_lcell_comb \ula|Add0~34 (
// Equation(s):
// \ula|Add0~34_combout  = (\ula|Add0~32_combout  & ((\ula|Add0~33_combout  & (\ula|Add0~30  & VCC)) # (!\ula|Add0~33_combout  & (!\ula|Add0~30 )))) # (!\ula|Add0~32_combout  & ((\ula|Add0~33_combout  & (!\ula|Add0~30 )) # (!\ula|Add0~33_combout  & 
// ((\ula|Add0~30 ) # (GND)))))
// \ula|Add0~35  = CARRY((\ula|Add0~32_combout  & (!\ula|Add0~33_combout  & !\ula|Add0~30 )) # (!\ula|Add0~32_combout  & ((!\ula|Add0~30 ) # (!\ula|Add0~33_combout ))))

	.dataa(\ula|Add0~32_combout ),
	.datab(\ula|Add0~33_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ula|Add0~30 ),
	.combout(\ula|Add0~34_combout ),
	.cout(\ula|Add0~35 ));
// synopsys translate_off
defparam \ula|Add0~34 .lut_mask = 16'h9617;
defparam \ula|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y1_N22
cycloneii_lcell_comb \ula|Mux1~0 (
// Equation(s):
// \ula|Mux1~0_combout  = (\ctrl|CmdULA [1] & (!\ctrl|CmdULA [0] & ((!\ctrl|CmdULA [2]) # (!\bancoRegistradores|dadoR1 [6])))) # (!\ctrl|CmdULA [1] & (\bancoRegistradores|dadoR1 [6]))

	.dataa(\bancoRegistradores|dadoR1 [6]),
	.datab(\ctrl|CmdULA [0]),
	.datac(\ctrl|CmdULA [1]),
	.datad(\ctrl|CmdULA [2]),
	.cin(gnd),
	.combout(\ula|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux1~0 .lut_mask = 16'h1A3A;
defparam \ula|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y1_N24
cycloneii_lcell_comb \ula|Mux1~1 (
// Equation(s):
// \ula|Mux1~1_combout  = (\ula|Mux1~0_combout  & ((\ula|Mux7~1_combout ) # ((\bancoRegistradores|dadoR1 [6] & \bancoRegistradores|dadoR2 [6])))) # (!\ula|Mux1~0_combout  & (!\ula|Mux7~1_combout  & ((\bancoRegistradores|dadoR1 [6]) # 
// (\bancoRegistradores|dadoR2 [6]))))

	.dataa(\bancoRegistradores|dadoR1 [6]),
	.datab(\ula|Mux1~0_combout ),
	.datac(\bancoRegistradores|dadoR2 [6]),
	.datad(\ula|Mux7~1_combout ),
	.cin(gnd),
	.combout(\ula|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux1~1 .lut_mask = 16'hCCB2;
defparam \ula|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y2_N26
cycloneii_lcell_comb \ula|Add0~36 (
// Equation(s):
// \ula|Add0~36_combout  = (\ula|Mux7~3_combout  & (\ula|Add0~34_combout )) # (!\ula|Mux7~3_combout  & ((\ula|Mux1~1_combout )))

	.dataa(\ula|Mux7~3_combout ),
	.datab(vcc),
	.datac(\ula|Add0~34_combout ),
	.datad(\ula|Mux1~1_combout ),
	.cin(gnd),
	.combout(\ula|Add0~36_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~36 .lut_mask = 16'hF5A0;
defparam \ula|Add0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y2_N30
cycloneii_lcell_comb \ctrl|Mux9~1 (
// Equation(s):
// \ctrl|Mux9~1_combout  = (!\ula|Add0~41_combout  & (!\ula|Add0~26_combout  & (!\ula|Add0~36_combout  & !\ula|Add0~31_combout )))

	.dataa(\ula|Add0~41_combout ),
	.datab(\ula|Add0~26_combout ),
	.datac(\ula|Add0~36_combout ),
	.datad(\ula|Add0~31_combout ),
	.cin(gnd),
	.combout(\ctrl|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Mux9~1 .lut_mask = 16'h0001;
defparam \ctrl|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y2_N20
cycloneii_lcell_comb \ctrl|Mux9~2 (
// Equation(s):
// \ctrl|Mux9~2_combout  = (\rom|altsyncram_component|auto_generated|q_a [13] & (!\rom|altsyncram_component|auto_generated|q_a [14] & (\ctrl|Mux9~0_combout  & \ctrl|Mux9~1_combout )))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [13]),
	.datab(\rom|altsyncram_component|auto_generated|q_a [14]),
	.datac(\ctrl|Mux9~0_combout ),
	.datad(\ctrl|Mux9~1_combout ),
	.cin(gnd),
	.combout(\ctrl|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Mux9~2 .lut_mask = 16'h2000;
defparam \ctrl|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y2_N26
cycloneii_lcell_comb \ctrl|Mux9~3 (
// Equation(s):
// \ctrl|Mux9~3_combout  = (\ctrl|SelRegWr~1_combout  & (\rom|altsyncram_component|auto_generated|q_a [14] & ((!\ctrl|Mux9~1_combout ) # (!\ctrl|Mux9~0_combout ))))

	.dataa(\ctrl|SelRegWr~1_combout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [14]),
	.datac(\ctrl|Mux9~0_combout ),
	.datad(\ctrl|Mux9~1_combout ),
	.cin(gnd),
	.combout(\ctrl|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Mux9~3 .lut_mask = 16'h0888;
defparam \ctrl|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y2_N8
cycloneii_lcell_comb \ctrl|Mux9~6 (
// Equation(s):
// \ctrl|Mux9~6_combout  = (\ctrl|SelRegWr~0_combout  & ((\ctrl|Mux9~5_combout ) # ((\ctrl|Mux9~2_combout ) # (\ctrl|Mux9~3_combout ))))

	.dataa(\ctrl|Mux9~5_combout ),
	.datab(\ctrl|SelRegWr~0_combout ),
	.datac(\ctrl|Mux9~2_combout ),
	.datad(\ctrl|Mux9~3_combout ),
	.cin(gnd),
	.combout(\ctrl|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Mux9~6 .lut_mask = 16'hCCC8;
defparam \ctrl|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y2_N9
cycloneii_lcell_ff \ctrl|SelDesv (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl|Mux9~6_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|Mux8~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|SelDesv~regout ));

// Location: LCCOMB_X38_Y2_N8
cycloneii_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = (\rom|altsyncram_component|auto_generated|q_a [0]) # (!\ctrl|SelDesv~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\rom|altsyncram_component|auto_generated|q_a [0]),
	.datad(\ctrl|SelDesv~regout ),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'hF0FF;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y2_N13
cycloneii_lcell_ff \regPC|dadoOut[0] (
	.clk(\ctrl|LdPC~clkctrl_outclk ),
	.datain(\regPC|dadoOut[0]~10_combout ),
	.sdata(\rom|altsyncram_component|auto_generated|q_a [0]),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\ctrl|SelJMP~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regPC|dadoOut [0]));

// Location: LCCOMB_X49_Y2_N12
cycloneii_lcell_comb \ctrl|LdOUTPUT~0 (
// Equation(s):
// \ctrl|LdOUTPUT~0_combout  = (\rom|altsyncram_component|auto_generated|q_a [12] & (\rom|altsyncram_component|auto_generated|q_a [14] & \rom|altsyncram_component|auto_generated|q_a [13]))

	.dataa(vcc),
	.datab(\rom|altsyncram_component|auto_generated|q_a [12]),
	.datac(\rom|altsyncram_component|auto_generated|q_a [14]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\ctrl|LdOUTPUT~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|LdOUTPUT~0 .lut_mask = 16'hC000;
defparam \ctrl|LdOUTPUT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y2_N18
cycloneii_lcell_comb \ctrl|LdOUTPUT~2 (
// Equation(s):
// \ctrl|LdOUTPUT~2_combout  = (\ctrl|LdOUTPUT~1_combout  & (\ctrl|estado [1] & ((\ctrl|LdOUTPUT~regout ) # (\ctrl|LdOUTPUT~0_combout )))) # (!\ctrl|LdOUTPUT~1_combout  & (((\ctrl|LdOUTPUT~regout ))))

	.dataa(\ctrl|LdOUTPUT~1_combout ),
	.datab(\ctrl|estado [1]),
	.datac(\ctrl|LdOUTPUT~regout ),
	.datad(\ctrl|LdOUTPUT~0_combout ),
	.cin(gnd),
	.combout(\ctrl|LdOUTPUT~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|LdOUTPUT~2 .lut_mask = 16'hD8D0;
defparam \ctrl|LdOUTPUT~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y2_N19
cycloneii_lcell_ff \ctrl|LdOUTPUT (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl|LdOUTPUT~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|LdOUTPUT~regout ));

// Location: CLKCTRL_G14
cycloneii_clkctrl \ctrl|LdOUTPUT~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\ctrl|LdOUTPUT~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ctrl|LdOUTPUT~clkctrl_outclk ));
// synopsys translate_off
defparam \ctrl|LdOUTPUT~clkctrl .clock_type = "global clock";
defparam \ctrl|LdOUTPUT~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X51_Y2_N25
cycloneii_lcell_ff \regOUTPUT|dadoOut[0] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(\ula|Add0~6_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regOUTPUT|dadoOut [0]));

// Location: LCFF_X51_Y2_N27
cycloneii_lcell_ff \regOUTPUT|dadoOut[1] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(\ula|Add0~11_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regOUTPUT|dadoOut [1]));

// Location: LCFF_X51_Y2_N1
cycloneii_lcell_ff \regOUTPUT|dadoOut[2] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(\ula|Add0~16_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regOUTPUT|dadoOut [2]));

// Location: LCFF_X52_Y2_N29
cycloneii_lcell_ff \regOUTPUT|dadoOut[3] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(\ula|Add0~21_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regOUTPUT|dadoOut [3]));

// Location: LCFF_X51_Y2_N23
cycloneii_lcell_ff \regOUTPUT|dadoOut[4] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(\ula|Add0~26_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regOUTPUT|dadoOut [4]));

// Location: LCFF_X52_Y2_N1
cycloneii_lcell_ff \regOUTPUT|dadoOut[5] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(\ula|Add0~31_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regOUTPUT|dadoOut [5]));

// Location: LCFF_X52_Y2_N27
cycloneii_lcell_ff \regOUTPUT|dadoOut[6] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(\ula|Add0~36_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regOUTPUT|dadoOut [6]));

// Location: LCCOMB_X51_Y2_N18
cycloneii_lcell_comb \muxDtWr|out[7]~7 (
// Equation(s):
// \muxDtWr|out[7]~7_combout  = (\ctrl|selDtWr~regout  & (\rom|altsyncram_component|auto_generated|q_a [7])) # (!\ctrl|selDtWr~regout  & ((\ula|Add0~41_combout )))

	.dataa(\ctrl|selDtWr~regout ),
	.datab(vcc),
	.datac(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datad(\ula|Add0~41_combout ),
	.cin(gnd),
	.combout(\muxDtWr|out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \muxDtWr|out[7]~7 .lut_mask = 16'hF5A0;
defparam \muxDtWr|out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y2_N0
cycloneii_lcell_comb \bancoRegistradores|dados[5][7]~20 (
// Equation(s):
// \bancoRegistradores|dados[5][7]~20_combout  = !\muxDtWr|out[7]~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\muxDtWr|out[7]~7_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|dados[5][7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|dados[5][7]~20 .lut_mask = 16'h00FF;
defparam \bancoRegistradores|dados[5][7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y2_N1
cycloneii_lcell_ff \bancoRegistradores|dados[5][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|dados[5][7]~20_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[5][7]~regout ));

// Location: LCCOMB_X49_Y2_N20
cycloneii_lcell_comb \bancoRegistradores|dados[6][7]~21 (
// Equation(s):
// \bancoRegistradores|dados[6][7]~21_combout  = !\muxDtWr|out[7]~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\muxDtWr|out[7]~7_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|dados[6][7]~21_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|dados[6][7]~21 .lut_mask = 16'h00FF;
defparam \bancoRegistradores|dados[6][7]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y2_N21
cycloneii_lcell_ff \bancoRegistradores|dados[6][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|dados[6][7]~21_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[6][7]~regout ));

// Location: LCCOMB_X54_Y2_N6
cycloneii_lcell_comb \bancoRegistradores|Mux8~0 (
// Equation(s):
// \bancoRegistradores|Mux8~0_combout  = (\rom|altsyncram_component|auto_generated|q_a [6] & (((\rom|altsyncram_component|auto_generated|q_a [7])))) # (!\rom|altsyncram_component|auto_generated|q_a [6] & ((\rom|altsyncram_component|auto_generated|q_a [7] & 
// ((!\bancoRegistradores|dados[6][7]~regout ))) # (!\rom|altsyncram_component|auto_generated|q_a [7] & (!\bancoRegistradores|dados[4][7]~regout ))))

	.dataa(\bancoRegistradores|dados[4][7]~regout ),
	.datab(\bancoRegistradores|dados[6][7]~regout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux8~0 .lut_mask = 16'hF305;
defparam \bancoRegistradores|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y2_N8
cycloneii_lcell_comb \bancoRegistradores|Mux8~1 (
// Equation(s):
// \bancoRegistradores|Mux8~1_combout  = (\rom|altsyncram_component|auto_generated|q_a [6] & ((\bancoRegistradores|Mux8~0_combout  & (!\bancoRegistradores|dados[7][7]~regout )) # (!\bancoRegistradores|Mux8~0_combout  & 
// ((!\bancoRegistradores|dados[5][7]~regout ))))) # (!\rom|altsyncram_component|auto_generated|q_a [6] & (((\bancoRegistradores|Mux8~0_combout ))))

	.dataa(\bancoRegistradores|dados[7][7]~regout ),
	.datab(\bancoRegistradores|dados[5][7]~regout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datad(\bancoRegistradores|Mux8~0_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux8~1 .lut_mask = 16'h5F30;
defparam \bancoRegistradores|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N2
cycloneii_lcell_comb \bancoRegistradores|dados[3][7]~27 (
// Equation(s):
// \bancoRegistradores|dados[3][7]~27_combout  = !\muxDtWr|out[7]~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\muxDtWr|out[7]~7_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\bancoRegistradores|dados[3][7]~27_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|dados[3][7]~27 .lut_mask = 16'h0F0F;
defparam \bancoRegistradores|dados[3][7]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y3_N3
cycloneii_lcell_ff \bancoRegistradores|dados[3][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|dados[3][7]~27_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[3][7]~regout ));

// Location: LCCOMB_X52_Y3_N22
cycloneii_lcell_comb \bancoRegistradores|dados[0][7]~26 (
// Equation(s):
// \bancoRegistradores|dados[0][7]~26_combout  = !\muxDtWr|out[7]~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\muxDtWr|out[7]~7_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|dados[0][7]~26_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|dados[0][7]~26 .lut_mask = 16'h00FF;
defparam \bancoRegistradores|dados[0][7]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y3_N23
cycloneii_lcell_ff \bancoRegistradores|dados[0][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|dados[0][7]~26_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[0][7]~regout ));

// Location: LCCOMB_X54_Y3_N0
cycloneii_lcell_comb \bancoRegistradores|Mux8~2 (
// Equation(s):
// \bancoRegistradores|Mux8~2_combout  = (\rom|altsyncram_component|auto_generated|q_a [7] & (((\rom|altsyncram_component|auto_generated|q_a [6])))) # (!\rom|altsyncram_component|auto_generated|q_a [7] & ((\rom|altsyncram_component|auto_generated|q_a [6] & 
// (!\bancoRegistradores|dados[1][7]~regout )) # (!\rom|altsyncram_component|auto_generated|q_a [6] & ((!\bancoRegistradores|dados[0][7]~regout )))))

	.dataa(\bancoRegistradores|dados[1][7]~regout ),
	.datab(\bancoRegistradores|dados[0][7]~regout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux8~2 .lut_mask = 16'hF503;
defparam \bancoRegistradores|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y3_N18
cycloneii_lcell_comb \bancoRegistradores|Mux8~3 (
// Equation(s):
// \bancoRegistradores|Mux8~3_combout  = (\rom|altsyncram_component|auto_generated|q_a [7] & ((\bancoRegistradores|Mux8~2_combout  & ((!\bancoRegistradores|dados[3][7]~regout ))) # (!\bancoRegistradores|Mux8~2_combout  & 
// (!\bancoRegistradores|dados[2][7]~regout )))) # (!\rom|altsyncram_component|auto_generated|q_a [7] & (((\bancoRegistradores|Mux8~2_combout ))))

	.dataa(\bancoRegistradores|dados[2][7]~regout ),
	.datab(\bancoRegistradores|dados[3][7]~regout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datad(\bancoRegistradores|Mux8~2_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux8~3 .lut_mask = 16'h3F50;
defparam \bancoRegistradores|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y2_N30
cycloneii_lcell_comb \bancoRegistradores|Mux8~4 (
// Equation(s):
// \bancoRegistradores|Mux8~4_combout  = (\rom|altsyncram_component|auto_generated|q_a [8] & (\bancoRegistradores|Mux8~1_combout )) # (!\rom|altsyncram_component|auto_generated|q_a [8] & ((\bancoRegistradores|Mux8~3_combout )))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [8]),
	.datab(vcc),
	.datac(\bancoRegistradores|Mux8~1_combout ),
	.datad(\bancoRegistradores|Mux8~3_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux8~4 .lut_mask = 16'hF5A0;
defparam \bancoRegistradores|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y2_N31
cycloneii_lcell_ff \bancoRegistradores|dadoR2[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|Mux8~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dadoR2 [7]));

// Location: LCCOMB_X52_Y1_N6
cycloneii_lcell_comb \ula|Mux0~0 (
// Equation(s):
// \ula|Mux0~0_combout  = (\ctrl|CmdULA [1] & (!\ctrl|CmdULA [0] & ((!\ctrl|CmdULA [2]) # (!\bancoRegistradores|dadoR1 [7])))) # (!\ctrl|CmdULA [1] & (\bancoRegistradores|dadoR1 [7]))

	.dataa(\bancoRegistradores|dadoR1 [7]),
	.datab(\ctrl|CmdULA [0]),
	.datac(\ctrl|CmdULA [1]),
	.datad(\ctrl|CmdULA [2]),
	.cin(gnd),
	.combout(\ula|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux0~0 .lut_mask = 16'h1A3A;
defparam \ula|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y2_N20
cycloneii_lcell_comb \ula|Mux0~1 (
// Equation(s):
// \ula|Mux0~1_combout  = (\ula|Mux7~1_combout  & (((\ula|Mux0~0_combout )))) # (!\ula|Mux7~1_combout  & ((\bancoRegistradores|dadoR1 [7] & ((\bancoRegistradores|dadoR2 [7]) # (!\ula|Mux0~0_combout ))) # (!\bancoRegistradores|dadoR1 [7] & 
// (\bancoRegistradores|dadoR2 [7] & !\ula|Mux0~0_combout ))))

	.dataa(\bancoRegistradores|dadoR1 [7]),
	.datab(\bancoRegistradores|dadoR2 [7]),
	.datac(\ula|Mux7~1_combout ),
	.datad(\ula|Mux0~0_combout ),
	.cin(gnd),
	.combout(\ula|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux0~1 .lut_mask = 16'hF80E;
defparam \ula|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y2_N10
cycloneii_lcell_comb \bancoRegistradores|dados[4][7]~22 (
// Equation(s):
// \bancoRegistradores|dados[4][7]~22_combout  = !\muxDtWr|out[7]~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\muxDtWr|out[7]~7_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|dados[4][7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|dados[4][7]~22 .lut_mask = 16'h00FF;
defparam \bancoRegistradores|dados[4][7]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y2_N11
cycloneii_lcell_ff \bancoRegistradores|dados[4][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|dados[4][7]~22_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[4][7]~regout ));

// Location: LCCOMB_X54_Y2_N22
cycloneii_lcell_comb \bancoRegistradores|Mux0~0 (
// Equation(s):
// \bancoRegistradores|Mux0~0_combout  = (\rom|altsyncram_component|auto_generated|q_a [10] & (((\rom|altsyncram_component|auto_generated|q_a [9])) # (!\bancoRegistradores|dados[6][7]~regout ))) # (!\rom|altsyncram_component|auto_generated|q_a [10] & 
// (((!\rom|altsyncram_component|auto_generated|q_a [9] & !\bancoRegistradores|dados[4][7]~regout ))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [10]),
	.datab(\bancoRegistradores|dados[6][7]~regout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [9]),
	.datad(\bancoRegistradores|dados[4][7]~regout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux0~0 .lut_mask = 16'hA2A7;
defparam \bancoRegistradores|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y2_N28
cycloneii_lcell_comb \bancoRegistradores|Mux0~1 (
// Equation(s):
// \bancoRegistradores|Mux0~1_combout  = (\rom|altsyncram_component|auto_generated|q_a [9] & ((\bancoRegistradores|Mux0~0_combout  & (!\bancoRegistradores|dados[7][7]~regout )) # (!\bancoRegistradores|Mux0~0_combout  & 
// ((!\bancoRegistradores|dados[5][7]~regout ))))) # (!\rom|altsyncram_component|auto_generated|q_a [9] & (((\bancoRegistradores|Mux0~0_combout ))))

	.dataa(\bancoRegistradores|dados[7][7]~regout ),
	.datab(\bancoRegistradores|dados[5][7]~regout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [9]),
	.datad(\bancoRegistradores|Mux0~0_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux0~1 .lut_mask = 16'h5F30;
defparam \bancoRegistradores|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y3_N30
cycloneii_lcell_comb \bancoRegistradores|dados[2][7]~24 (
// Equation(s):
// \bancoRegistradores|dados[2][7]~24_combout  = !\muxDtWr|out[7]~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\muxDtWr|out[7]~7_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|dados[2][7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|dados[2][7]~24 .lut_mask = 16'h00FF;
defparam \bancoRegistradores|dados[2][7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y3_N31
cycloneii_lcell_ff \bancoRegistradores|dados[2][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|dados[2][7]~24_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[2][7]~regout ));

// Location: LCCOMB_X54_Y3_N26
cycloneii_lcell_comb \bancoRegistradores|Mux0~3 (
// Equation(s):
// \bancoRegistradores|Mux0~3_combout  = (\bancoRegistradores|Mux0~2_combout  & (((!\rom|altsyncram_component|auto_generated|q_a [10])) # (!\bancoRegistradores|dados[3][7]~regout ))) # (!\bancoRegistradores|Mux0~2_combout  & 
// (((\rom|altsyncram_component|auto_generated|q_a [10] & !\bancoRegistradores|dados[2][7]~regout ))))

	.dataa(\bancoRegistradores|Mux0~2_combout ),
	.datab(\bancoRegistradores|dados[3][7]~regout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [10]),
	.datad(\bancoRegistradores|dados[2][7]~regout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux0~3 .lut_mask = 16'h2A7A;
defparam \bancoRegistradores|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y1_N6
cycloneii_lcell_comb \bancoRegistradores|Mux0~4 (
// Equation(s):
// \bancoRegistradores|Mux0~4_combout  = (\rom|altsyncram_component|auto_generated|q_a [11] & (\bancoRegistradores|Mux0~1_combout )) # (!\rom|altsyncram_component|auto_generated|q_a [11] & ((\bancoRegistradores|Mux0~3_combout )))

	.dataa(vcc),
	.datab(\rom|altsyncram_component|auto_generated|q_a [11]),
	.datac(\bancoRegistradores|Mux0~1_combout ),
	.datad(\bancoRegistradores|Mux0~3_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux0~4 .lut_mask = 16'hF3C0;
defparam \bancoRegistradores|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y1_N7
cycloneii_lcell_ff \bancoRegistradores|dadoR1[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|Mux0~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dadoR1 [7]));

// Location: LCCOMB_X53_Y2_N8
cycloneii_lcell_comb \ula|Add0~38 (
// Equation(s):
// \ula|Add0~38_combout  = (\ctrl|CmdULA [2] & ((\ctrl|CmdULA [0] & ((!\bancoRegistradores|dadoR1 [7]))) # (!\ctrl|CmdULA [0] & (!\bancoRegistradores|dadoR2 [7])))) # (!\ctrl|CmdULA [2] & (\bancoRegistradores|dadoR2 [7]))

	.dataa(\ctrl|CmdULA [2]),
	.datab(\bancoRegistradores|dadoR2 [7]),
	.datac(\ctrl|CmdULA [0]),
	.datad(\bancoRegistradores|dadoR1 [7]),
	.cin(gnd),
	.combout(\ula|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~38 .lut_mask = 16'h46E6;
defparam \ula|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y2_N18
cycloneii_lcell_comb \ula|Add0~39 (
// Equation(s):
// \ula|Add0~39_combout  = \ula|Add0~37_combout  $ (\ula|Add0~35  $ (!\ula|Add0~38_combout ))

	.dataa(\ula|Add0~37_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\ula|Add0~38_combout ),
	.cin(\ula|Add0~35 ),
	.combout(\ula|Add0~39_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~39 .lut_mask = 16'h5AA5;
defparam \ula|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y2_N12
cycloneii_lcell_comb \ula|Add0~41 (
// Equation(s):
// \ula|Add0~41_combout  = (\ula|Mux7~3_combout  & ((\ula|Add0~39_combout ))) # (!\ula|Mux7~3_combout  & (\ula|Mux0~1_combout ))

	.dataa(\ula|Mux7~3_combout ),
	.datab(vcc),
	.datac(\ula|Mux0~1_combout ),
	.datad(\ula|Add0~39_combout ),
	.cin(gnd),
	.combout(\ula|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~41 .lut_mask = 16'hFA50;
defparam \ula|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y2_N13
cycloneii_lcell_ff \regOUTPUT|dadoOut[7] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(\ula|Add0~41_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regOUTPUT|dadoOut [7]));

// Location: LCFF_X54_Y3_N23
cycloneii_lcell_ff \bancoRegistradores|dados[1][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\muxDtWr|out[4]~4_combout ),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[1][4]~regout ));

// Location: LCCOMB_X54_Y3_N22
cycloneii_lcell_comb \bancoRegistradores|Mux11~2 (
// Equation(s):
// \bancoRegistradores|Mux11~2_combout  = (\rom|altsyncram_component|auto_generated|q_a [7] & (((\rom|altsyncram_component|auto_generated|q_a [6])))) # (!\rom|altsyncram_component|auto_generated|q_a [7] & ((\rom|altsyncram_component|auto_generated|q_a [6] & 
// ((\bancoRegistradores|dados[1][4]~regout ))) # (!\rom|altsyncram_component|auto_generated|q_a [6] & (\bancoRegistradores|dados[0][4]~regout ))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datab(\bancoRegistradores|dados[0][4]~regout ),
	.datac(\bancoRegistradores|dados[1][4]~regout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux11~2 .lut_mask = 16'hFA44;
defparam \bancoRegistradores|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y1_N14
cycloneii_lcell_comb \bancoRegistradores|Mux11~3 (
// Equation(s):
// \bancoRegistradores|Mux11~3_combout  = (\rom|altsyncram_component|auto_generated|q_a [7] & ((\bancoRegistradores|Mux11~2_combout  & (\bancoRegistradores|dados[3][4]~regout )) # (!\bancoRegistradores|Mux11~2_combout  & 
// ((\bancoRegistradores|dados[2][4]~regout ))))) # (!\rom|altsyncram_component|auto_generated|q_a [7] & (((\bancoRegistradores|Mux11~2_combout ))))

	.dataa(\bancoRegistradores|dados[3][4]~regout ),
	.datab(\bancoRegistradores|dados[2][4]~regout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datad(\bancoRegistradores|Mux11~2_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux11~3 .lut_mask = 16'hAFC0;
defparam \bancoRegistradores|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N18
cycloneii_lcell_comb \bancoRegistradores|Mux11~0 (
// Equation(s):
// \bancoRegistradores|Mux11~0_combout  = (\rom|altsyncram_component|auto_generated|q_a [7] & ((\bancoRegistradores|dados[6][4]~regout ) # ((\rom|altsyncram_component|auto_generated|q_a [6])))) # (!\rom|altsyncram_component|auto_generated|q_a [7] & 
// (((\bancoRegistradores|dados[4][4]~regout  & !\rom|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\bancoRegistradores|dados[6][4]~regout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datac(\bancoRegistradores|dados[4][4]~regout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux11~0 .lut_mask = 16'hCCB8;
defparam \bancoRegistradores|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y3_N13
cycloneii_lcell_ff \bancoRegistradores|dados[7][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\muxDtWr|out[4]~4_combout ),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bancoRegistradores|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dados[7][4]~regout ));

// Location: LCCOMB_X50_Y3_N16
cycloneii_lcell_comb \bancoRegistradores|Mux11~1 (
// Equation(s):
// \bancoRegistradores|Mux11~1_combout  = (\rom|altsyncram_component|auto_generated|q_a [6] & ((\bancoRegistradores|Mux11~0_combout  & ((\bancoRegistradores|dados[7][4]~regout ))) # (!\bancoRegistradores|Mux11~0_combout  & 
// (\bancoRegistradores|dados[5][4]~regout )))) # (!\rom|altsyncram_component|auto_generated|q_a [6] & (\bancoRegistradores|Mux11~0_combout ))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datab(\bancoRegistradores|Mux11~0_combout ),
	.datac(\bancoRegistradores|dados[5][4]~regout ),
	.datad(\bancoRegistradores|dados[7][4]~regout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux11~1 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y1_N2
cycloneii_lcell_comb \bancoRegistradores|Mux11~4 (
// Equation(s):
// \bancoRegistradores|Mux11~4_combout  = (\rom|altsyncram_component|auto_generated|q_a [8] & ((\bancoRegistradores|Mux11~1_combout ))) # (!\rom|altsyncram_component|auto_generated|q_a [8] & (\bancoRegistradores|Mux11~3_combout ))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [8]),
	.datab(vcc),
	.datac(\bancoRegistradores|Mux11~3_combout ),
	.datad(\bancoRegistradores|Mux11~1_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux11~4 .lut_mask = 16'hFA50;
defparam \bancoRegistradores|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y1_N3
cycloneii_lcell_ff \bancoRegistradores|dadoR2[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|Mux11~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dadoR2 [4]));

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pINPUT[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pINPUT[0]));
// synopsys translate_off
defparam \pINPUT[0]~I .input_async_reset = "none";
defparam \pINPUT[0]~I .input_power_up = "low";
defparam \pINPUT[0]~I .input_register_mode = "none";
defparam \pINPUT[0]~I .input_sync_reset = "none";
defparam \pINPUT[0]~I .oe_async_reset = "none";
defparam \pINPUT[0]~I .oe_power_up = "low";
defparam \pINPUT[0]~I .oe_register_mode = "none";
defparam \pINPUT[0]~I .oe_sync_reset = "none";
defparam \pINPUT[0]~I .operation_mode = "input";
defparam \pINPUT[0]~I .output_async_reset = "none";
defparam \pINPUT[0]~I .output_power_up = "low";
defparam \pINPUT[0]~I .output_register_mode = "none";
defparam \pINPUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pINPUT[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pINPUT[1]));
// synopsys translate_off
defparam \pINPUT[1]~I .input_async_reset = "none";
defparam \pINPUT[1]~I .input_power_up = "low";
defparam \pINPUT[1]~I .input_register_mode = "none";
defparam \pINPUT[1]~I .input_sync_reset = "none";
defparam \pINPUT[1]~I .oe_async_reset = "none";
defparam \pINPUT[1]~I .oe_power_up = "low";
defparam \pINPUT[1]~I .oe_register_mode = "none";
defparam \pINPUT[1]~I .oe_sync_reset = "none";
defparam \pINPUT[1]~I .operation_mode = "input";
defparam \pINPUT[1]~I .output_async_reset = "none";
defparam \pINPUT[1]~I .output_power_up = "low";
defparam \pINPUT[1]~I .output_register_mode = "none";
defparam \pINPUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pINPUT[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pINPUT[2]));
// synopsys translate_off
defparam \pINPUT[2]~I .input_async_reset = "none";
defparam \pINPUT[2]~I .input_power_up = "low";
defparam \pINPUT[2]~I .input_register_mode = "none";
defparam \pINPUT[2]~I .input_sync_reset = "none";
defparam \pINPUT[2]~I .oe_async_reset = "none";
defparam \pINPUT[2]~I .oe_power_up = "low";
defparam \pINPUT[2]~I .oe_register_mode = "none";
defparam \pINPUT[2]~I .oe_sync_reset = "none";
defparam \pINPUT[2]~I .operation_mode = "input";
defparam \pINPUT[2]~I .output_async_reset = "none";
defparam \pINPUT[2]~I .output_power_up = "low";
defparam \pINPUT[2]~I .output_register_mode = "none";
defparam \pINPUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pINPUT[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pINPUT[3]));
// synopsys translate_off
defparam \pINPUT[3]~I .input_async_reset = "none";
defparam \pINPUT[3]~I .input_power_up = "low";
defparam \pINPUT[3]~I .input_register_mode = "none";
defparam \pINPUT[3]~I .input_sync_reset = "none";
defparam \pINPUT[3]~I .oe_async_reset = "none";
defparam \pINPUT[3]~I .oe_power_up = "low";
defparam \pINPUT[3]~I .oe_register_mode = "none";
defparam \pINPUT[3]~I .oe_sync_reset = "none";
defparam \pINPUT[3]~I .operation_mode = "input";
defparam \pINPUT[3]~I .output_async_reset = "none";
defparam \pINPUT[3]~I .output_power_up = "low";
defparam \pINPUT[3]~I .output_register_mode = "none";
defparam \pINPUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pINPUT[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pINPUT[4]));
// synopsys translate_off
defparam \pINPUT[4]~I .input_async_reset = "none";
defparam \pINPUT[4]~I .input_power_up = "low";
defparam \pINPUT[4]~I .input_register_mode = "none";
defparam \pINPUT[4]~I .input_sync_reset = "none";
defparam \pINPUT[4]~I .oe_async_reset = "none";
defparam \pINPUT[4]~I .oe_power_up = "low";
defparam \pINPUT[4]~I .oe_register_mode = "none";
defparam \pINPUT[4]~I .oe_sync_reset = "none";
defparam \pINPUT[4]~I .operation_mode = "input";
defparam \pINPUT[4]~I .output_async_reset = "none";
defparam \pINPUT[4]~I .output_power_up = "low";
defparam \pINPUT[4]~I .output_register_mode = "none";
defparam \pINPUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pINPUT[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pINPUT[5]));
// synopsys translate_off
defparam \pINPUT[5]~I .input_async_reset = "none";
defparam \pINPUT[5]~I .input_power_up = "low";
defparam \pINPUT[5]~I .input_register_mode = "none";
defparam \pINPUT[5]~I .input_sync_reset = "none";
defparam \pINPUT[5]~I .oe_async_reset = "none";
defparam \pINPUT[5]~I .oe_power_up = "low";
defparam \pINPUT[5]~I .oe_register_mode = "none";
defparam \pINPUT[5]~I .oe_sync_reset = "none";
defparam \pINPUT[5]~I .operation_mode = "input";
defparam \pINPUT[5]~I .output_async_reset = "none";
defparam \pINPUT[5]~I .output_power_up = "low";
defparam \pINPUT[5]~I .output_register_mode = "none";
defparam \pINPUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pINPUT[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pINPUT[6]));
// synopsys translate_off
defparam \pINPUT[6]~I .input_async_reset = "none";
defparam \pINPUT[6]~I .input_power_up = "low";
defparam \pINPUT[6]~I .input_register_mode = "none";
defparam \pINPUT[6]~I .input_sync_reset = "none";
defparam \pINPUT[6]~I .oe_async_reset = "none";
defparam \pINPUT[6]~I .oe_power_up = "low";
defparam \pINPUT[6]~I .oe_register_mode = "none";
defparam \pINPUT[6]~I .oe_sync_reset = "none";
defparam \pINPUT[6]~I .operation_mode = "input";
defparam \pINPUT[6]~I .output_async_reset = "none";
defparam \pINPUT[6]~I .output_power_up = "low";
defparam \pINPUT[6]~I .output_register_mode = "none";
defparam \pINPUT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pINPUT[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pINPUT[7]));
// synopsys translate_off
defparam \pINPUT[7]~I .input_async_reset = "none";
defparam \pINPUT[7]~I .input_power_up = "low";
defparam \pINPUT[7]~I .input_register_mode = "none";
defparam \pINPUT[7]~I .input_sync_reset = "none";
defparam \pINPUT[7]~I .oe_async_reset = "none";
defparam \pINPUT[7]~I .oe_power_up = "low";
defparam \pINPUT[7]~I .oe_register_mode = "none";
defparam \pINPUT[7]~I .oe_sync_reset = "none";
defparam \pINPUT[7]~I .operation_mode = "input";
defparam \pINPUT[7]~I .output_async_reset = "none";
defparam \pINPUT[7]~I .output_power_up = "low";
defparam \pINPUT[7]~I .output_register_mode = "none";
defparam \pINPUT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoMemoria[0]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoMemoria[0]));
// synopsys translate_off
defparam \dadoMemoria[0]~I .input_async_reset = "none";
defparam \dadoMemoria[0]~I .input_power_up = "low";
defparam \dadoMemoria[0]~I .input_register_mode = "none";
defparam \dadoMemoria[0]~I .input_sync_reset = "none";
defparam \dadoMemoria[0]~I .oe_async_reset = "none";
defparam \dadoMemoria[0]~I .oe_power_up = "low";
defparam \dadoMemoria[0]~I .oe_register_mode = "none";
defparam \dadoMemoria[0]~I .oe_sync_reset = "none";
defparam \dadoMemoria[0]~I .operation_mode = "output";
defparam \dadoMemoria[0]~I .output_async_reset = "none";
defparam \dadoMemoria[0]~I .output_power_up = "low";
defparam \dadoMemoria[0]~I .output_register_mode = "none";
defparam \dadoMemoria[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoMemoria[1]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoMemoria[1]));
// synopsys translate_off
defparam \dadoMemoria[1]~I .input_async_reset = "none";
defparam \dadoMemoria[1]~I .input_power_up = "low";
defparam \dadoMemoria[1]~I .input_register_mode = "none";
defparam \dadoMemoria[1]~I .input_sync_reset = "none";
defparam \dadoMemoria[1]~I .oe_async_reset = "none";
defparam \dadoMemoria[1]~I .oe_power_up = "low";
defparam \dadoMemoria[1]~I .oe_register_mode = "none";
defparam \dadoMemoria[1]~I .oe_sync_reset = "none";
defparam \dadoMemoria[1]~I .operation_mode = "output";
defparam \dadoMemoria[1]~I .output_async_reset = "none";
defparam \dadoMemoria[1]~I .output_power_up = "low";
defparam \dadoMemoria[1]~I .output_register_mode = "none";
defparam \dadoMemoria[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoMemoria[2]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoMemoria[2]));
// synopsys translate_off
defparam \dadoMemoria[2]~I .input_async_reset = "none";
defparam \dadoMemoria[2]~I .input_power_up = "low";
defparam \dadoMemoria[2]~I .input_register_mode = "none";
defparam \dadoMemoria[2]~I .input_sync_reset = "none";
defparam \dadoMemoria[2]~I .oe_async_reset = "none";
defparam \dadoMemoria[2]~I .oe_power_up = "low";
defparam \dadoMemoria[2]~I .oe_register_mode = "none";
defparam \dadoMemoria[2]~I .oe_sync_reset = "none";
defparam \dadoMemoria[2]~I .operation_mode = "output";
defparam \dadoMemoria[2]~I .output_async_reset = "none";
defparam \dadoMemoria[2]~I .output_power_up = "low";
defparam \dadoMemoria[2]~I .output_register_mode = "none";
defparam \dadoMemoria[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoMemoria[3]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoMemoria[3]));
// synopsys translate_off
defparam \dadoMemoria[3]~I .input_async_reset = "none";
defparam \dadoMemoria[3]~I .input_power_up = "low";
defparam \dadoMemoria[3]~I .input_register_mode = "none";
defparam \dadoMemoria[3]~I .input_sync_reset = "none";
defparam \dadoMemoria[3]~I .oe_async_reset = "none";
defparam \dadoMemoria[3]~I .oe_power_up = "low";
defparam \dadoMemoria[3]~I .oe_register_mode = "none";
defparam \dadoMemoria[3]~I .oe_sync_reset = "none";
defparam \dadoMemoria[3]~I .operation_mode = "output";
defparam \dadoMemoria[3]~I .output_async_reset = "none";
defparam \dadoMemoria[3]~I .output_power_up = "low";
defparam \dadoMemoria[3]~I .output_register_mode = "none";
defparam \dadoMemoria[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoMemoria[4]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoMemoria[4]));
// synopsys translate_off
defparam \dadoMemoria[4]~I .input_async_reset = "none";
defparam \dadoMemoria[4]~I .input_power_up = "low";
defparam \dadoMemoria[4]~I .input_register_mode = "none";
defparam \dadoMemoria[4]~I .input_sync_reset = "none";
defparam \dadoMemoria[4]~I .oe_async_reset = "none";
defparam \dadoMemoria[4]~I .oe_power_up = "low";
defparam \dadoMemoria[4]~I .oe_register_mode = "none";
defparam \dadoMemoria[4]~I .oe_sync_reset = "none";
defparam \dadoMemoria[4]~I .operation_mode = "output";
defparam \dadoMemoria[4]~I .output_async_reset = "none";
defparam \dadoMemoria[4]~I .output_power_up = "low";
defparam \dadoMemoria[4]~I .output_register_mode = "none";
defparam \dadoMemoria[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoMemoria[5]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoMemoria[5]));
// synopsys translate_off
defparam \dadoMemoria[5]~I .input_async_reset = "none";
defparam \dadoMemoria[5]~I .input_power_up = "low";
defparam \dadoMemoria[5]~I .input_register_mode = "none";
defparam \dadoMemoria[5]~I .input_sync_reset = "none";
defparam \dadoMemoria[5]~I .oe_async_reset = "none";
defparam \dadoMemoria[5]~I .oe_power_up = "low";
defparam \dadoMemoria[5]~I .oe_register_mode = "none";
defparam \dadoMemoria[5]~I .oe_sync_reset = "none";
defparam \dadoMemoria[5]~I .operation_mode = "output";
defparam \dadoMemoria[5]~I .output_async_reset = "none";
defparam \dadoMemoria[5]~I .output_power_up = "low";
defparam \dadoMemoria[5]~I .output_register_mode = "none";
defparam \dadoMemoria[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoMemoria[6]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoMemoria[6]));
// synopsys translate_off
defparam \dadoMemoria[6]~I .input_async_reset = "none";
defparam \dadoMemoria[6]~I .input_power_up = "low";
defparam \dadoMemoria[6]~I .input_register_mode = "none";
defparam \dadoMemoria[6]~I .input_sync_reset = "none";
defparam \dadoMemoria[6]~I .oe_async_reset = "none";
defparam \dadoMemoria[6]~I .oe_power_up = "low";
defparam \dadoMemoria[6]~I .oe_register_mode = "none";
defparam \dadoMemoria[6]~I .oe_sync_reset = "none";
defparam \dadoMemoria[6]~I .operation_mode = "output";
defparam \dadoMemoria[6]~I .output_async_reset = "none";
defparam \dadoMemoria[6]~I .output_power_up = "low";
defparam \dadoMemoria[6]~I .output_register_mode = "none";
defparam \dadoMemoria[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoMemoria[7]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoMemoria[7]));
// synopsys translate_off
defparam \dadoMemoria[7]~I .input_async_reset = "none";
defparam \dadoMemoria[7]~I .input_power_up = "low";
defparam \dadoMemoria[7]~I .input_register_mode = "none";
defparam \dadoMemoria[7]~I .input_sync_reset = "none";
defparam \dadoMemoria[7]~I .oe_async_reset = "none";
defparam \dadoMemoria[7]~I .oe_power_up = "low";
defparam \dadoMemoria[7]~I .oe_register_mode = "none";
defparam \dadoMemoria[7]~I .oe_sync_reset = "none";
defparam \dadoMemoria[7]~I .operation_mode = "output";
defparam \dadoMemoria[7]~I .output_async_reset = "none";
defparam \dadoMemoria[7]~I .output_power_up = "low";
defparam \dadoMemoria[7]~I .output_register_mode = "none";
defparam \dadoMemoria[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoMemoria[8]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoMemoria[8]));
// synopsys translate_off
defparam \dadoMemoria[8]~I .input_async_reset = "none";
defparam \dadoMemoria[8]~I .input_power_up = "low";
defparam \dadoMemoria[8]~I .input_register_mode = "none";
defparam \dadoMemoria[8]~I .input_sync_reset = "none";
defparam \dadoMemoria[8]~I .oe_async_reset = "none";
defparam \dadoMemoria[8]~I .oe_power_up = "low";
defparam \dadoMemoria[8]~I .oe_register_mode = "none";
defparam \dadoMemoria[8]~I .oe_sync_reset = "none";
defparam \dadoMemoria[8]~I .operation_mode = "output";
defparam \dadoMemoria[8]~I .output_async_reset = "none";
defparam \dadoMemoria[8]~I .output_power_up = "low";
defparam \dadoMemoria[8]~I .output_register_mode = "none";
defparam \dadoMemoria[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoMemoria[9]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoMemoria[9]));
// synopsys translate_off
defparam \dadoMemoria[9]~I .input_async_reset = "none";
defparam \dadoMemoria[9]~I .input_power_up = "low";
defparam \dadoMemoria[9]~I .input_register_mode = "none";
defparam \dadoMemoria[9]~I .input_sync_reset = "none";
defparam \dadoMemoria[9]~I .oe_async_reset = "none";
defparam \dadoMemoria[9]~I .oe_power_up = "low";
defparam \dadoMemoria[9]~I .oe_register_mode = "none";
defparam \dadoMemoria[9]~I .oe_sync_reset = "none";
defparam \dadoMemoria[9]~I .operation_mode = "output";
defparam \dadoMemoria[9]~I .output_async_reset = "none";
defparam \dadoMemoria[9]~I .output_power_up = "low";
defparam \dadoMemoria[9]~I .output_register_mode = "none";
defparam \dadoMemoria[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoMemoria[10]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoMemoria[10]));
// synopsys translate_off
defparam \dadoMemoria[10]~I .input_async_reset = "none";
defparam \dadoMemoria[10]~I .input_power_up = "low";
defparam \dadoMemoria[10]~I .input_register_mode = "none";
defparam \dadoMemoria[10]~I .input_sync_reset = "none";
defparam \dadoMemoria[10]~I .oe_async_reset = "none";
defparam \dadoMemoria[10]~I .oe_power_up = "low";
defparam \dadoMemoria[10]~I .oe_register_mode = "none";
defparam \dadoMemoria[10]~I .oe_sync_reset = "none";
defparam \dadoMemoria[10]~I .operation_mode = "output";
defparam \dadoMemoria[10]~I .output_async_reset = "none";
defparam \dadoMemoria[10]~I .output_power_up = "low";
defparam \dadoMemoria[10]~I .output_register_mode = "none";
defparam \dadoMemoria[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoMemoria[11]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoMemoria[11]));
// synopsys translate_off
defparam \dadoMemoria[11]~I .input_async_reset = "none";
defparam \dadoMemoria[11]~I .input_power_up = "low";
defparam \dadoMemoria[11]~I .input_register_mode = "none";
defparam \dadoMemoria[11]~I .input_sync_reset = "none";
defparam \dadoMemoria[11]~I .oe_async_reset = "none";
defparam \dadoMemoria[11]~I .oe_power_up = "low";
defparam \dadoMemoria[11]~I .oe_register_mode = "none";
defparam \dadoMemoria[11]~I .oe_sync_reset = "none";
defparam \dadoMemoria[11]~I .operation_mode = "output";
defparam \dadoMemoria[11]~I .output_async_reset = "none";
defparam \dadoMemoria[11]~I .output_power_up = "low";
defparam \dadoMemoria[11]~I .output_register_mode = "none";
defparam \dadoMemoria[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoMemoria[12]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoMemoria[12]));
// synopsys translate_off
defparam \dadoMemoria[12]~I .input_async_reset = "none";
defparam \dadoMemoria[12]~I .input_power_up = "low";
defparam \dadoMemoria[12]~I .input_register_mode = "none";
defparam \dadoMemoria[12]~I .input_sync_reset = "none";
defparam \dadoMemoria[12]~I .oe_async_reset = "none";
defparam \dadoMemoria[12]~I .oe_power_up = "low";
defparam \dadoMemoria[12]~I .oe_register_mode = "none";
defparam \dadoMemoria[12]~I .oe_sync_reset = "none";
defparam \dadoMemoria[12]~I .operation_mode = "output";
defparam \dadoMemoria[12]~I .output_async_reset = "none";
defparam \dadoMemoria[12]~I .output_power_up = "low";
defparam \dadoMemoria[12]~I .output_register_mode = "none";
defparam \dadoMemoria[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoMemoria[13]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoMemoria[13]));
// synopsys translate_off
defparam \dadoMemoria[13]~I .input_async_reset = "none";
defparam \dadoMemoria[13]~I .input_power_up = "low";
defparam \dadoMemoria[13]~I .input_register_mode = "none";
defparam \dadoMemoria[13]~I .input_sync_reset = "none";
defparam \dadoMemoria[13]~I .oe_async_reset = "none";
defparam \dadoMemoria[13]~I .oe_power_up = "low";
defparam \dadoMemoria[13]~I .oe_register_mode = "none";
defparam \dadoMemoria[13]~I .oe_sync_reset = "none";
defparam \dadoMemoria[13]~I .operation_mode = "output";
defparam \dadoMemoria[13]~I .output_async_reset = "none";
defparam \dadoMemoria[13]~I .output_power_up = "low";
defparam \dadoMemoria[13]~I .output_register_mode = "none";
defparam \dadoMemoria[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoMemoria[14]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoMemoria[14]));
// synopsys translate_off
defparam \dadoMemoria[14]~I .input_async_reset = "none";
defparam \dadoMemoria[14]~I .input_power_up = "low";
defparam \dadoMemoria[14]~I .input_register_mode = "none";
defparam \dadoMemoria[14]~I .input_sync_reset = "none";
defparam \dadoMemoria[14]~I .oe_async_reset = "none";
defparam \dadoMemoria[14]~I .oe_power_up = "low";
defparam \dadoMemoria[14]~I .oe_register_mode = "none";
defparam \dadoMemoria[14]~I .oe_sync_reset = "none";
defparam \dadoMemoria[14]~I .operation_mode = "output";
defparam \dadoMemoria[14]~I .output_async_reset = "none";
defparam \dadoMemoria[14]~I .output_power_up = "low";
defparam \dadoMemoria[14]~I .output_register_mode = "none";
defparam \dadoMemoria[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoMemoria[15]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoMemoria[15]));
// synopsys translate_off
defparam \dadoMemoria[15]~I .input_async_reset = "none";
defparam \dadoMemoria[15]~I .input_power_up = "low";
defparam \dadoMemoria[15]~I .input_register_mode = "none";
defparam \dadoMemoria[15]~I .input_sync_reset = "none";
defparam \dadoMemoria[15]~I .oe_async_reset = "none";
defparam \dadoMemoria[15]~I .oe_power_up = "low";
defparam \dadoMemoria[15]~I .oe_register_mode = "none";
defparam \dadoMemoria[15]~I .oe_sync_reset = "none";
defparam \dadoMemoria[15]~I .operation_mode = "output";
defparam \dadoMemoria[15]~I .output_async_reset = "none";
defparam \dadoMemoria[15]~I .output_power_up = "low";
defparam \dadoMemoria[15]~I .output_register_mode = "none";
defparam \dadoMemoria[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \enderecoMemoria[0]~I (
	.datain(\regPC|dadoOut [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(enderecoMemoria[0]));
// synopsys translate_off
defparam \enderecoMemoria[0]~I .input_async_reset = "none";
defparam \enderecoMemoria[0]~I .input_power_up = "low";
defparam \enderecoMemoria[0]~I .input_register_mode = "none";
defparam \enderecoMemoria[0]~I .input_sync_reset = "none";
defparam \enderecoMemoria[0]~I .oe_async_reset = "none";
defparam \enderecoMemoria[0]~I .oe_power_up = "low";
defparam \enderecoMemoria[0]~I .oe_register_mode = "none";
defparam \enderecoMemoria[0]~I .oe_sync_reset = "none";
defparam \enderecoMemoria[0]~I .operation_mode = "output";
defparam \enderecoMemoria[0]~I .output_async_reset = "none";
defparam \enderecoMemoria[0]~I .output_power_up = "low";
defparam \enderecoMemoria[0]~I .output_register_mode = "none";
defparam \enderecoMemoria[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \enderecoMemoria[1]~I (
	.datain(\regPC|dadoOut [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(enderecoMemoria[1]));
// synopsys translate_off
defparam \enderecoMemoria[1]~I .input_async_reset = "none";
defparam \enderecoMemoria[1]~I .input_power_up = "low";
defparam \enderecoMemoria[1]~I .input_register_mode = "none";
defparam \enderecoMemoria[1]~I .input_sync_reset = "none";
defparam \enderecoMemoria[1]~I .oe_async_reset = "none";
defparam \enderecoMemoria[1]~I .oe_power_up = "low";
defparam \enderecoMemoria[1]~I .oe_register_mode = "none";
defparam \enderecoMemoria[1]~I .oe_sync_reset = "none";
defparam \enderecoMemoria[1]~I .operation_mode = "output";
defparam \enderecoMemoria[1]~I .output_async_reset = "none";
defparam \enderecoMemoria[1]~I .output_power_up = "low";
defparam \enderecoMemoria[1]~I .output_register_mode = "none";
defparam \enderecoMemoria[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \enderecoMemoria[2]~I (
	.datain(\regPC|dadoOut [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(enderecoMemoria[2]));
// synopsys translate_off
defparam \enderecoMemoria[2]~I .input_async_reset = "none";
defparam \enderecoMemoria[2]~I .input_power_up = "low";
defparam \enderecoMemoria[2]~I .input_register_mode = "none";
defparam \enderecoMemoria[2]~I .input_sync_reset = "none";
defparam \enderecoMemoria[2]~I .oe_async_reset = "none";
defparam \enderecoMemoria[2]~I .oe_power_up = "low";
defparam \enderecoMemoria[2]~I .oe_register_mode = "none";
defparam \enderecoMemoria[2]~I .oe_sync_reset = "none";
defparam \enderecoMemoria[2]~I .operation_mode = "output";
defparam \enderecoMemoria[2]~I .output_async_reset = "none";
defparam \enderecoMemoria[2]~I .output_power_up = "low";
defparam \enderecoMemoria[2]~I .output_register_mode = "none";
defparam \enderecoMemoria[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \enderecoMemoria[3]~I (
	.datain(\regPC|dadoOut [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(enderecoMemoria[3]));
// synopsys translate_off
defparam \enderecoMemoria[3]~I .input_async_reset = "none";
defparam \enderecoMemoria[3]~I .input_power_up = "low";
defparam \enderecoMemoria[3]~I .input_register_mode = "none";
defparam \enderecoMemoria[3]~I .input_sync_reset = "none";
defparam \enderecoMemoria[3]~I .oe_async_reset = "none";
defparam \enderecoMemoria[3]~I .oe_power_up = "low";
defparam \enderecoMemoria[3]~I .oe_register_mode = "none";
defparam \enderecoMemoria[3]~I .oe_sync_reset = "none";
defparam \enderecoMemoria[3]~I .operation_mode = "output";
defparam \enderecoMemoria[3]~I .output_async_reset = "none";
defparam \enderecoMemoria[3]~I .output_power_up = "low";
defparam \enderecoMemoria[3]~I .output_register_mode = "none";
defparam \enderecoMemoria[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \enderecoMemoria[4]~I (
	.datain(\regPC|dadoOut [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(enderecoMemoria[4]));
// synopsys translate_off
defparam \enderecoMemoria[4]~I .input_async_reset = "none";
defparam \enderecoMemoria[4]~I .input_power_up = "low";
defparam \enderecoMemoria[4]~I .input_register_mode = "none";
defparam \enderecoMemoria[4]~I .input_sync_reset = "none";
defparam \enderecoMemoria[4]~I .oe_async_reset = "none";
defparam \enderecoMemoria[4]~I .oe_power_up = "low";
defparam \enderecoMemoria[4]~I .oe_register_mode = "none";
defparam \enderecoMemoria[4]~I .oe_sync_reset = "none";
defparam \enderecoMemoria[4]~I .operation_mode = "output";
defparam \enderecoMemoria[4]~I .output_async_reset = "none";
defparam \enderecoMemoria[4]~I .output_power_up = "low";
defparam \enderecoMemoria[4]~I .output_register_mode = "none";
defparam \enderecoMemoria[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \enderecoMemoria[5]~I (
	.datain(\regPC|dadoOut [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(enderecoMemoria[5]));
// synopsys translate_off
defparam \enderecoMemoria[5]~I .input_async_reset = "none";
defparam \enderecoMemoria[5]~I .input_power_up = "low";
defparam \enderecoMemoria[5]~I .input_register_mode = "none";
defparam \enderecoMemoria[5]~I .input_sync_reset = "none";
defparam \enderecoMemoria[5]~I .oe_async_reset = "none";
defparam \enderecoMemoria[5]~I .oe_power_up = "low";
defparam \enderecoMemoria[5]~I .oe_register_mode = "none";
defparam \enderecoMemoria[5]~I .oe_sync_reset = "none";
defparam \enderecoMemoria[5]~I .operation_mode = "output";
defparam \enderecoMemoria[5]~I .output_async_reset = "none";
defparam \enderecoMemoria[5]~I .output_power_up = "low";
defparam \enderecoMemoria[5]~I .output_register_mode = "none";
defparam \enderecoMemoria[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \enderecoMemoria[6]~I (
	.datain(\regPC|dadoOut [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(enderecoMemoria[6]));
// synopsys translate_off
defparam \enderecoMemoria[6]~I .input_async_reset = "none";
defparam \enderecoMemoria[6]~I .input_power_up = "low";
defparam \enderecoMemoria[6]~I .input_register_mode = "none";
defparam \enderecoMemoria[6]~I .input_sync_reset = "none";
defparam \enderecoMemoria[6]~I .oe_async_reset = "none";
defparam \enderecoMemoria[6]~I .oe_power_up = "low";
defparam \enderecoMemoria[6]~I .oe_register_mode = "none";
defparam \enderecoMemoria[6]~I .oe_sync_reset = "none";
defparam \enderecoMemoria[6]~I .operation_mode = "output";
defparam \enderecoMemoria[6]~I .output_async_reset = "none";
defparam \enderecoMemoria[6]~I .output_power_up = "low";
defparam \enderecoMemoria[6]~I .output_register_mode = "none";
defparam \enderecoMemoria[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \enderecoMemoria[7]~I (
	.datain(\regPC|dadoOut [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(enderecoMemoria[7]));
// synopsys translate_off
defparam \enderecoMemoria[7]~I .input_async_reset = "none";
defparam \enderecoMemoria[7]~I .input_power_up = "low";
defparam \enderecoMemoria[7]~I .input_register_mode = "none";
defparam \enderecoMemoria[7]~I .input_sync_reset = "none";
defparam \enderecoMemoria[7]~I .oe_async_reset = "none";
defparam \enderecoMemoria[7]~I .oe_power_up = "low";
defparam \enderecoMemoria[7]~I .oe_register_mode = "none";
defparam \enderecoMemoria[7]~I .oe_sync_reset = "none";
defparam \enderecoMemoria[7]~I .operation_mode = "output";
defparam \enderecoMemoria[7]~I .output_async_reset = "none";
defparam \enderecoMemoria[7]~I .output_power_up = "low";
defparam \enderecoMemoria[7]~I .output_register_mode = "none";
defparam \enderecoMemoria[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pOUTPUT[0]~I (
	.datain(\regOUTPUT|dadoOut [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pOUTPUT[0]));
// synopsys translate_off
defparam \pOUTPUT[0]~I .input_async_reset = "none";
defparam \pOUTPUT[0]~I .input_power_up = "low";
defparam \pOUTPUT[0]~I .input_register_mode = "none";
defparam \pOUTPUT[0]~I .input_sync_reset = "none";
defparam \pOUTPUT[0]~I .oe_async_reset = "none";
defparam \pOUTPUT[0]~I .oe_power_up = "low";
defparam \pOUTPUT[0]~I .oe_register_mode = "none";
defparam \pOUTPUT[0]~I .oe_sync_reset = "none";
defparam \pOUTPUT[0]~I .operation_mode = "output";
defparam \pOUTPUT[0]~I .output_async_reset = "none";
defparam \pOUTPUT[0]~I .output_power_up = "low";
defparam \pOUTPUT[0]~I .output_register_mode = "none";
defparam \pOUTPUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pOUTPUT[1]~I (
	.datain(\regOUTPUT|dadoOut [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pOUTPUT[1]));
// synopsys translate_off
defparam \pOUTPUT[1]~I .input_async_reset = "none";
defparam \pOUTPUT[1]~I .input_power_up = "low";
defparam \pOUTPUT[1]~I .input_register_mode = "none";
defparam \pOUTPUT[1]~I .input_sync_reset = "none";
defparam \pOUTPUT[1]~I .oe_async_reset = "none";
defparam \pOUTPUT[1]~I .oe_power_up = "low";
defparam \pOUTPUT[1]~I .oe_register_mode = "none";
defparam \pOUTPUT[1]~I .oe_sync_reset = "none";
defparam \pOUTPUT[1]~I .operation_mode = "output";
defparam \pOUTPUT[1]~I .output_async_reset = "none";
defparam \pOUTPUT[1]~I .output_power_up = "low";
defparam \pOUTPUT[1]~I .output_register_mode = "none";
defparam \pOUTPUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pOUTPUT[2]~I (
	.datain(\regOUTPUT|dadoOut [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pOUTPUT[2]));
// synopsys translate_off
defparam \pOUTPUT[2]~I .input_async_reset = "none";
defparam \pOUTPUT[2]~I .input_power_up = "low";
defparam \pOUTPUT[2]~I .input_register_mode = "none";
defparam \pOUTPUT[2]~I .input_sync_reset = "none";
defparam \pOUTPUT[2]~I .oe_async_reset = "none";
defparam \pOUTPUT[2]~I .oe_power_up = "low";
defparam \pOUTPUT[2]~I .oe_register_mode = "none";
defparam \pOUTPUT[2]~I .oe_sync_reset = "none";
defparam \pOUTPUT[2]~I .operation_mode = "output";
defparam \pOUTPUT[2]~I .output_async_reset = "none";
defparam \pOUTPUT[2]~I .output_power_up = "low";
defparam \pOUTPUT[2]~I .output_register_mode = "none";
defparam \pOUTPUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pOUTPUT[3]~I (
	.datain(\regOUTPUT|dadoOut [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pOUTPUT[3]));
// synopsys translate_off
defparam \pOUTPUT[3]~I .input_async_reset = "none";
defparam \pOUTPUT[3]~I .input_power_up = "low";
defparam \pOUTPUT[3]~I .input_register_mode = "none";
defparam \pOUTPUT[3]~I .input_sync_reset = "none";
defparam \pOUTPUT[3]~I .oe_async_reset = "none";
defparam \pOUTPUT[3]~I .oe_power_up = "low";
defparam \pOUTPUT[3]~I .oe_register_mode = "none";
defparam \pOUTPUT[3]~I .oe_sync_reset = "none";
defparam \pOUTPUT[3]~I .operation_mode = "output";
defparam \pOUTPUT[3]~I .output_async_reset = "none";
defparam \pOUTPUT[3]~I .output_power_up = "low";
defparam \pOUTPUT[3]~I .output_register_mode = "none";
defparam \pOUTPUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pOUTPUT[4]~I (
	.datain(\regOUTPUT|dadoOut [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pOUTPUT[4]));
// synopsys translate_off
defparam \pOUTPUT[4]~I .input_async_reset = "none";
defparam \pOUTPUT[4]~I .input_power_up = "low";
defparam \pOUTPUT[4]~I .input_register_mode = "none";
defparam \pOUTPUT[4]~I .input_sync_reset = "none";
defparam \pOUTPUT[4]~I .oe_async_reset = "none";
defparam \pOUTPUT[4]~I .oe_power_up = "low";
defparam \pOUTPUT[4]~I .oe_register_mode = "none";
defparam \pOUTPUT[4]~I .oe_sync_reset = "none";
defparam \pOUTPUT[4]~I .operation_mode = "output";
defparam \pOUTPUT[4]~I .output_async_reset = "none";
defparam \pOUTPUT[4]~I .output_power_up = "low";
defparam \pOUTPUT[4]~I .output_register_mode = "none";
defparam \pOUTPUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pOUTPUT[5]~I (
	.datain(\regOUTPUT|dadoOut [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pOUTPUT[5]));
// synopsys translate_off
defparam \pOUTPUT[5]~I .input_async_reset = "none";
defparam \pOUTPUT[5]~I .input_power_up = "low";
defparam \pOUTPUT[5]~I .input_register_mode = "none";
defparam \pOUTPUT[5]~I .input_sync_reset = "none";
defparam \pOUTPUT[5]~I .oe_async_reset = "none";
defparam \pOUTPUT[5]~I .oe_power_up = "low";
defparam \pOUTPUT[5]~I .oe_register_mode = "none";
defparam \pOUTPUT[5]~I .oe_sync_reset = "none";
defparam \pOUTPUT[5]~I .operation_mode = "output";
defparam \pOUTPUT[5]~I .output_async_reset = "none";
defparam \pOUTPUT[5]~I .output_power_up = "low";
defparam \pOUTPUT[5]~I .output_register_mode = "none";
defparam \pOUTPUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pOUTPUT[6]~I (
	.datain(\regOUTPUT|dadoOut [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pOUTPUT[6]));
// synopsys translate_off
defparam \pOUTPUT[6]~I .input_async_reset = "none";
defparam \pOUTPUT[6]~I .input_power_up = "low";
defparam \pOUTPUT[6]~I .input_register_mode = "none";
defparam \pOUTPUT[6]~I .input_sync_reset = "none";
defparam \pOUTPUT[6]~I .oe_async_reset = "none";
defparam \pOUTPUT[6]~I .oe_power_up = "low";
defparam \pOUTPUT[6]~I .oe_register_mode = "none";
defparam \pOUTPUT[6]~I .oe_sync_reset = "none";
defparam \pOUTPUT[6]~I .operation_mode = "output";
defparam \pOUTPUT[6]~I .output_async_reset = "none";
defparam \pOUTPUT[6]~I .output_power_up = "low";
defparam \pOUTPUT[6]~I .output_register_mode = "none";
defparam \pOUTPUT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pOUTPUT[7]~I (
	.datain(\regOUTPUT|dadoOut [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pOUTPUT[7]));
// synopsys translate_off
defparam \pOUTPUT[7]~I .input_async_reset = "none";
defparam \pOUTPUT[7]~I .input_power_up = "low";
defparam \pOUTPUT[7]~I .input_register_mode = "none";
defparam \pOUTPUT[7]~I .input_sync_reset = "none";
defparam \pOUTPUT[7]~I .oe_async_reset = "none";
defparam \pOUTPUT[7]~I .oe_power_up = "low";
defparam \pOUTPUT[7]~I .oe_register_mode = "none";
defparam \pOUTPUT[7]~I .oe_sync_reset = "none";
defparam \pOUTPUT[7]~I .operation_mode = "output";
defparam \pOUTPUT[7]~I .output_async_reset = "none";
defparam \pOUTPUT[7]~I .output_power_up = "low";
defparam \pOUTPUT[7]~I .output_register_mode = "none";
defparam \pOUTPUT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SelJMP~I (
	.datain(\ctrl|SelJMP~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SelJMP));
// synopsys translate_off
defparam \SelJMP~I .input_async_reset = "none";
defparam \SelJMP~I .input_power_up = "low";
defparam \SelJMP~I .input_register_mode = "none";
defparam \SelJMP~I .input_sync_reset = "none";
defparam \SelJMP~I .oe_async_reset = "none";
defparam \SelJMP~I .oe_power_up = "low";
defparam \SelJMP~I .oe_register_mode = "none";
defparam \SelJMP~I .oe_sync_reset = "none";
defparam \SelJMP~I .operation_mode = "output";
defparam \SelJMP~I .output_async_reset = "none";
defparam \SelJMP~I .output_power_up = "low";
defparam \SelJMP~I .output_register_mode = "none";
defparam \SelJMP~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SelDesv~I (
	.datain(\ctrl|SelDesv~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SelDesv));
// synopsys translate_off
defparam \SelDesv~I .input_async_reset = "none";
defparam \SelDesv~I .input_power_up = "low";
defparam \SelDesv~I .input_register_mode = "none";
defparam \SelDesv~I .input_sync_reset = "none";
defparam \SelDesv~I .oe_async_reset = "none";
defparam \SelDesv~I .oe_power_up = "low";
defparam \SelDesv~I .oe_register_mode = "none";
defparam \SelDesv~I .oe_sync_reset = "none";
defparam \SelDesv~I .operation_mode = "output";
defparam \SelDesv~I .output_async_reset = "none";
defparam \SelDesv~I .output_power_up = "low";
defparam \SelDesv~I .output_register_mode = "none";
defparam \SelDesv~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Wr~I (
	.datain(\ctrl|Wr~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Wr));
// synopsys translate_off
defparam \Wr~I .input_async_reset = "none";
defparam \Wr~I .input_power_up = "low";
defparam \Wr~I .input_register_mode = "none";
defparam \Wr~I .input_sync_reset = "none";
defparam \Wr~I .oe_async_reset = "none";
defparam \Wr~I .oe_power_up = "low";
defparam \Wr~I .oe_register_mode = "none";
defparam \Wr~I .oe_sync_reset = "none";
defparam \Wr~I .operation_mode = "output";
defparam \Wr~I .output_async_reset = "none";
defparam \Wr~I .output_power_up = "low";
defparam \Wr~I .output_register_mode = "none";
defparam \Wr~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \selDtWr~I (
	.datain(\ctrl|selDtWr~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(selDtWr));
// synopsys translate_off
defparam \selDtWr~I .input_async_reset = "none";
defparam \selDtWr~I .input_power_up = "low";
defparam \selDtWr~I .input_register_mode = "none";
defparam \selDtWr~I .input_sync_reset = "none";
defparam \selDtWr~I .oe_async_reset = "none";
defparam \selDtWr~I .oe_power_up = "low";
defparam \selDtWr~I .oe_register_mode = "none";
defparam \selDtWr~I .oe_sync_reset = "none";
defparam \selDtWr~I .operation_mode = "output";
defparam \selDtWr~I .output_async_reset = "none";
defparam \selDtWr~I .output_power_up = "low";
defparam \selDtWr~I .output_register_mode = "none";
defparam \selDtWr~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoWr[0]~I (
	.datain(\muxDtWr|out[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoWr[0]));
// synopsys translate_off
defparam \dadoWr[0]~I .input_async_reset = "none";
defparam \dadoWr[0]~I .input_power_up = "low";
defparam \dadoWr[0]~I .input_register_mode = "none";
defparam \dadoWr[0]~I .input_sync_reset = "none";
defparam \dadoWr[0]~I .oe_async_reset = "none";
defparam \dadoWr[0]~I .oe_power_up = "low";
defparam \dadoWr[0]~I .oe_register_mode = "none";
defparam \dadoWr[0]~I .oe_sync_reset = "none";
defparam \dadoWr[0]~I .operation_mode = "output";
defparam \dadoWr[0]~I .output_async_reset = "none";
defparam \dadoWr[0]~I .output_power_up = "low";
defparam \dadoWr[0]~I .output_register_mode = "none";
defparam \dadoWr[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoWr[1]~I (
	.datain(\muxDtWr|out[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoWr[1]));
// synopsys translate_off
defparam \dadoWr[1]~I .input_async_reset = "none";
defparam \dadoWr[1]~I .input_power_up = "low";
defparam \dadoWr[1]~I .input_register_mode = "none";
defparam \dadoWr[1]~I .input_sync_reset = "none";
defparam \dadoWr[1]~I .oe_async_reset = "none";
defparam \dadoWr[1]~I .oe_power_up = "low";
defparam \dadoWr[1]~I .oe_register_mode = "none";
defparam \dadoWr[1]~I .oe_sync_reset = "none";
defparam \dadoWr[1]~I .operation_mode = "output";
defparam \dadoWr[1]~I .output_async_reset = "none";
defparam \dadoWr[1]~I .output_power_up = "low";
defparam \dadoWr[1]~I .output_register_mode = "none";
defparam \dadoWr[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoWr[2]~I (
	.datain(\muxDtWr|out[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoWr[2]));
// synopsys translate_off
defparam \dadoWr[2]~I .input_async_reset = "none";
defparam \dadoWr[2]~I .input_power_up = "low";
defparam \dadoWr[2]~I .input_register_mode = "none";
defparam \dadoWr[2]~I .input_sync_reset = "none";
defparam \dadoWr[2]~I .oe_async_reset = "none";
defparam \dadoWr[2]~I .oe_power_up = "low";
defparam \dadoWr[2]~I .oe_register_mode = "none";
defparam \dadoWr[2]~I .oe_sync_reset = "none";
defparam \dadoWr[2]~I .operation_mode = "output";
defparam \dadoWr[2]~I .output_async_reset = "none";
defparam \dadoWr[2]~I .output_power_up = "low";
defparam \dadoWr[2]~I .output_register_mode = "none";
defparam \dadoWr[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoWr[3]~I (
	.datain(\muxDtWr|out[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoWr[3]));
// synopsys translate_off
defparam \dadoWr[3]~I .input_async_reset = "none";
defparam \dadoWr[3]~I .input_power_up = "low";
defparam \dadoWr[3]~I .input_register_mode = "none";
defparam \dadoWr[3]~I .input_sync_reset = "none";
defparam \dadoWr[3]~I .oe_async_reset = "none";
defparam \dadoWr[3]~I .oe_power_up = "low";
defparam \dadoWr[3]~I .oe_register_mode = "none";
defparam \dadoWr[3]~I .oe_sync_reset = "none";
defparam \dadoWr[3]~I .operation_mode = "output";
defparam \dadoWr[3]~I .output_async_reset = "none";
defparam \dadoWr[3]~I .output_power_up = "low";
defparam \dadoWr[3]~I .output_register_mode = "none";
defparam \dadoWr[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoWr[4]~I (
	.datain(\muxDtWr|out[4]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoWr[4]));
// synopsys translate_off
defparam \dadoWr[4]~I .input_async_reset = "none";
defparam \dadoWr[4]~I .input_power_up = "low";
defparam \dadoWr[4]~I .input_register_mode = "none";
defparam \dadoWr[4]~I .input_sync_reset = "none";
defparam \dadoWr[4]~I .oe_async_reset = "none";
defparam \dadoWr[4]~I .oe_power_up = "low";
defparam \dadoWr[4]~I .oe_register_mode = "none";
defparam \dadoWr[4]~I .oe_sync_reset = "none";
defparam \dadoWr[4]~I .operation_mode = "output";
defparam \dadoWr[4]~I .output_async_reset = "none";
defparam \dadoWr[4]~I .output_power_up = "low";
defparam \dadoWr[4]~I .output_register_mode = "none";
defparam \dadoWr[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoWr[5]~I (
	.datain(\muxDtWr|out[5]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoWr[5]));
// synopsys translate_off
defparam \dadoWr[5]~I .input_async_reset = "none";
defparam \dadoWr[5]~I .input_power_up = "low";
defparam \dadoWr[5]~I .input_register_mode = "none";
defparam \dadoWr[5]~I .input_sync_reset = "none";
defparam \dadoWr[5]~I .oe_async_reset = "none";
defparam \dadoWr[5]~I .oe_power_up = "low";
defparam \dadoWr[5]~I .oe_register_mode = "none";
defparam \dadoWr[5]~I .oe_sync_reset = "none";
defparam \dadoWr[5]~I .operation_mode = "output";
defparam \dadoWr[5]~I .output_async_reset = "none";
defparam \dadoWr[5]~I .output_power_up = "low";
defparam \dadoWr[5]~I .output_register_mode = "none";
defparam \dadoWr[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoWr[6]~I (
	.datain(\muxDtWr|out[6]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoWr[6]));
// synopsys translate_off
defparam \dadoWr[6]~I .input_async_reset = "none";
defparam \dadoWr[6]~I .input_power_up = "low";
defparam \dadoWr[6]~I .input_register_mode = "none";
defparam \dadoWr[6]~I .input_sync_reset = "none";
defparam \dadoWr[6]~I .oe_async_reset = "none";
defparam \dadoWr[6]~I .oe_power_up = "low";
defparam \dadoWr[6]~I .oe_register_mode = "none";
defparam \dadoWr[6]~I .oe_sync_reset = "none";
defparam \dadoWr[6]~I .operation_mode = "output";
defparam \dadoWr[6]~I .output_async_reset = "none";
defparam \dadoWr[6]~I .output_power_up = "low";
defparam \dadoWr[6]~I .output_register_mode = "none";
defparam \dadoWr[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoWr[7]~I (
	.datain(\muxDtWr|out[7]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoWr[7]));
// synopsys translate_off
defparam \dadoWr[7]~I .input_async_reset = "none";
defparam \dadoWr[7]~I .input_power_up = "low";
defparam \dadoWr[7]~I .input_register_mode = "none";
defparam \dadoWr[7]~I .input_sync_reset = "none";
defparam \dadoWr[7]~I .oe_async_reset = "none";
defparam \dadoWr[7]~I .oe_power_up = "low";
defparam \dadoWr[7]~I .oe_register_mode = "none";
defparam \dadoWr[7]~I .oe_sync_reset = "none";
defparam \dadoWr[7]~I .operation_mode = "output";
defparam \dadoWr[7]~I .output_async_reset = "none";
defparam \dadoWr[7]~I .output_power_up = "low";
defparam \dadoWr[7]~I .output_register_mode = "none";
defparam \dadoWr[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addRegWr[0]~I (
	.datain(\muxAddRegWr|out[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addRegWr[0]));
// synopsys translate_off
defparam \addRegWr[0]~I .input_async_reset = "none";
defparam \addRegWr[0]~I .input_power_up = "low";
defparam \addRegWr[0]~I .input_register_mode = "none";
defparam \addRegWr[0]~I .input_sync_reset = "none";
defparam \addRegWr[0]~I .oe_async_reset = "none";
defparam \addRegWr[0]~I .oe_power_up = "low";
defparam \addRegWr[0]~I .oe_register_mode = "none";
defparam \addRegWr[0]~I .oe_sync_reset = "none";
defparam \addRegWr[0]~I .operation_mode = "output";
defparam \addRegWr[0]~I .output_async_reset = "none";
defparam \addRegWr[0]~I .output_power_up = "low";
defparam \addRegWr[0]~I .output_register_mode = "none";
defparam \addRegWr[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addRegWr[1]~I (
	.datain(\muxAddRegWr|out[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addRegWr[1]));
// synopsys translate_off
defparam \addRegWr[1]~I .input_async_reset = "none";
defparam \addRegWr[1]~I .input_power_up = "low";
defparam \addRegWr[1]~I .input_register_mode = "none";
defparam \addRegWr[1]~I .input_sync_reset = "none";
defparam \addRegWr[1]~I .oe_async_reset = "none";
defparam \addRegWr[1]~I .oe_power_up = "low";
defparam \addRegWr[1]~I .oe_register_mode = "none";
defparam \addRegWr[1]~I .oe_sync_reset = "none";
defparam \addRegWr[1]~I .operation_mode = "output";
defparam \addRegWr[1]~I .output_async_reset = "none";
defparam \addRegWr[1]~I .output_power_up = "low";
defparam \addRegWr[1]~I .output_register_mode = "none";
defparam \addRegWr[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addRegWr[2]~I (
	.datain(\muxAddRegWr|out[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addRegWr[2]));
// synopsys translate_off
defparam \addRegWr[2]~I .input_async_reset = "none";
defparam \addRegWr[2]~I .input_power_up = "low";
defparam \addRegWr[2]~I .input_register_mode = "none";
defparam \addRegWr[2]~I .input_sync_reset = "none";
defparam \addRegWr[2]~I .oe_async_reset = "none";
defparam \addRegWr[2]~I .oe_power_up = "low";
defparam \addRegWr[2]~I .oe_register_mode = "none";
defparam \addRegWr[2]~I .oe_sync_reset = "none";
defparam \addRegWr[2]~I .operation_mode = "output";
defparam \addRegWr[2]~I .output_async_reset = "none";
defparam \addRegWr[2]~I .output_power_up = "low";
defparam \addRegWr[2]~I .output_register_mode = "none";
defparam \addRegWr[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addR1[0]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addR1[0]));
// synopsys translate_off
defparam \addR1[0]~I .input_async_reset = "none";
defparam \addR1[0]~I .input_power_up = "low";
defparam \addR1[0]~I .input_register_mode = "none";
defparam \addR1[0]~I .input_sync_reset = "none";
defparam \addR1[0]~I .oe_async_reset = "none";
defparam \addR1[0]~I .oe_power_up = "low";
defparam \addR1[0]~I .oe_register_mode = "none";
defparam \addR1[0]~I .oe_sync_reset = "none";
defparam \addR1[0]~I .operation_mode = "output";
defparam \addR1[0]~I .output_async_reset = "none";
defparam \addR1[0]~I .output_power_up = "low";
defparam \addR1[0]~I .output_register_mode = "none";
defparam \addR1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addR1[1]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addR1[1]));
// synopsys translate_off
defparam \addR1[1]~I .input_async_reset = "none";
defparam \addR1[1]~I .input_power_up = "low";
defparam \addR1[1]~I .input_register_mode = "none";
defparam \addR1[1]~I .input_sync_reset = "none";
defparam \addR1[1]~I .oe_async_reset = "none";
defparam \addR1[1]~I .oe_power_up = "low";
defparam \addR1[1]~I .oe_register_mode = "none";
defparam \addR1[1]~I .oe_sync_reset = "none";
defparam \addR1[1]~I .operation_mode = "output";
defparam \addR1[1]~I .output_async_reset = "none";
defparam \addR1[1]~I .output_power_up = "low";
defparam \addR1[1]~I .output_register_mode = "none";
defparam \addR1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addR1[2]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addR1[2]));
// synopsys translate_off
defparam \addR1[2]~I .input_async_reset = "none";
defparam \addR1[2]~I .input_power_up = "low";
defparam \addR1[2]~I .input_register_mode = "none";
defparam \addR1[2]~I .input_sync_reset = "none";
defparam \addR1[2]~I .oe_async_reset = "none";
defparam \addR1[2]~I .oe_power_up = "low";
defparam \addR1[2]~I .oe_register_mode = "none";
defparam \addR1[2]~I .oe_sync_reset = "none";
defparam \addR1[2]~I .operation_mode = "output";
defparam \addR1[2]~I .output_async_reset = "none";
defparam \addR1[2]~I .output_power_up = "low";
defparam \addR1[2]~I .output_register_mode = "none";
defparam \addR1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addR2[0]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addR2[0]));
// synopsys translate_off
defparam \addR2[0]~I .input_async_reset = "none";
defparam \addR2[0]~I .input_power_up = "low";
defparam \addR2[0]~I .input_register_mode = "none";
defparam \addR2[0]~I .input_sync_reset = "none";
defparam \addR2[0]~I .oe_async_reset = "none";
defparam \addR2[0]~I .oe_power_up = "low";
defparam \addR2[0]~I .oe_register_mode = "none";
defparam \addR2[0]~I .oe_sync_reset = "none";
defparam \addR2[0]~I .operation_mode = "output";
defparam \addR2[0]~I .output_async_reset = "none";
defparam \addR2[0]~I .output_power_up = "low";
defparam \addR2[0]~I .output_register_mode = "none";
defparam \addR2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addR2[1]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addR2[1]));
// synopsys translate_off
defparam \addR2[1]~I .input_async_reset = "none";
defparam \addR2[1]~I .input_power_up = "low";
defparam \addR2[1]~I .input_register_mode = "none";
defparam \addR2[1]~I .input_sync_reset = "none";
defparam \addR2[1]~I .oe_async_reset = "none";
defparam \addR2[1]~I .oe_power_up = "low";
defparam \addR2[1]~I .oe_register_mode = "none";
defparam \addR2[1]~I .oe_sync_reset = "none";
defparam \addR2[1]~I .operation_mode = "output";
defparam \addR2[1]~I .output_async_reset = "none";
defparam \addR2[1]~I .output_power_up = "low";
defparam \addR2[1]~I .output_register_mode = "none";
defparam \addR2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addR2[2]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addR2[2]));
// synopsys translate_off
defparam \addR2[2]~I .input_async_reset = "none";
defparam \addR2[2]~I .input_power_up = "low";
defparam \addR2[2]~I .input_register_mode = "none";
defparam \addR2[2]~I .input_sync_reset = "none";
defparam \addR2[2]~I .oe_async_reset = "none";
defparam \addR2[2]~I .oe_power_up = "low";
defparam \addR2[2]~I .oe_register_mode = "none";
defparam \addR2[2]~I .oe_sync_reset = "none";
defparam \addR2[2]~I .operation_mode = "output";
defparam \addR2[2]~I .output_async_reset = "none";
defparam \addR2[2]~I .output_power_up = "low";
defparam \addR2[2]~I .output_register_mode = "none";
defparam \addR2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[0]~I (
	.datain(\bancoRegistradores|dadoR1 [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[0]));
// synopsys translate_off
defparam \R1[0]~I .input_async_reset = "none";
defparam \R1[0]~I .input_power_up = "low";
defparam \R1[0]~I .input_register_mode = "none";
defparam \R1[0]~I .input_sync_reset = "none";
defparam \R1[0]~I .oe_async_reset = "none";
defparam \R1[0]~I .oe_power_up = "low";
defparam \R1[0]~I .oe_register_mode = "none";
defparam \R1[0]~I .oe_sync_reset = "none";
defparam \R1[0]~I .operation_mode = "output";
defparam \R1[0]~I .output_async_reset = "none";
defparam \R1[0]~I .output_power_up = "low";
defparam \R1[0]~I .output_register_mode = "none";
defparam \R1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[1]~I (
	.datain(\bancoRegistradores|dadoR1 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[1]));
// synopsys translate_off
defparam \R1[1]~I .input_async_reset = "none";
defparam \R1[1]~I .input_power_up = "low";
defparam \R1[1]~I .input_register_mode = "none";
defparam \R1[1]~I .input_sync_reset = "none";
defparam \R1[1]~I .oe_async_reset = "none";
defparam \R1[1]~I .oe_power_up = "low";
defparam \R1[1]~I .oe_register_mode = "none";
defparam \R1[1]~I .oe_sync_reset = "none";
defparam \R1[1]~I .operation_mode = "output";
defparam \R1[1]~I .output_async_reset = "none";
defparam \R1[1]~I .output_power_up = "low";
defparam \R1[1]~I .output_register_mode = "none";
defparam \R1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[2]~I (
	.datain(\bancoRegistradores|dadoR1 [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[2]));
// synopsys translate_off
defparam \R1[2]~I .input_async_reset = "none";
defparam \R1[2]~I .input_power_up = "low";
defparam \R1[2]~I .input_register_mode = "none";
defparam \R1[2]~I .input_sync_reset = "none";
defparam \R1[2]~I .oe_async_reset = "none";
defparam \R1[2]~I .oe_power_up = "low";
defparam \R1[2]~I .oe_register_mode = "none";
defparam \R1[2]~I .oe_sync_reset = "none";
defparam \R1[2]~I .operation_mode = "output";
defparam \R1[2]~I .output_async_reset = "none";
defparam \R1[2]~I .output_power_up = "low";
defparam \R1[2]~I .output_register_mode = "none";
defparam \R1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[3]~I (
	.datain(\bancoRegistradores|dadoR1 [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[3]));
// synopsys translate_off
defparam \R1[3]~I .input_async_reset = "none";
defparam \R1[3]~I .input_power_up = "low";
defparam \R1[3]~I .input_register_mode = "none";
defparam \R1[3]~I .input_sync_reset = "none";
defparam \R1[3]~I .oe_async_reset = "none";
defparam \R1[3]~I .oe_power_up = "low";
defparam \R1[3]~I .oe_register_mode = "none";
defparam \R1[3]~I .oe_sync_reset = "none";
defparam \R1[3]~I .operation_mode = "output";
defparam \R1[3]~I .output_async_reset = "none";
defparam \R1[3]~I .output_power_up = "low";
defparam \R1[3]~I .output_register_mode = "none";
defparam \R1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[4]~I (
	.datain(\bancoRegistradores|dadoR1 [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[4]));
// synopsys translate_off
defparam \R1[4]~I .input_async_reset = "none";
defparam \R1[4]~I .input_power_up = "low";
defparam \R1[4]~I .input_register_mode = "none";
defparam \R1[4]~I .input_sync_reset = "none";
defparam \R1[4]~I .oe_async_reset = "none";
defparam \R1[4]~I .oe_power_up = "low";
defparam \R1[4]~I .oe_register_mode = "none";
defparam \R1[4]~I .oe_sync_reset = "none";
defparam \R1[4]~I .operation_mode = "output";
defparam \R1[4]~I .output_async_reset = "none";
defparam \R1[4]~I .output_power_up = "low";
defparam \R1[4]~I .output_register_mode = "none";
defparam \R1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[5]~I (
	.datain(\bancoRegistradores|dadoR1 [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[5]));
// synopsys translate_off
defparam \R1[5]~I .input_async_reset = "none";
defparam \R1[5]~I .input_power_up = "low";
defparam \R1[5]~I .input_register_mode = "none";
defparam \R1[5]~I .input_sync_reset = "none";
defparam \R1[5]~I .oe_async_reset = "none";
defparam \R1[5]~I .oe_power_up = "low";
defparam \R1[5]~I .oe_register_mode = "none";
defparam \R1[5]~I .oe_sync_reset = "none";
defparam \R1[5]~I .operation_mode = "output";
defparam \R1[5]~I .output_async_reset = "none";
defparam \R1[5]~I .output_power_up = "low";
defparam \R1[5]~I .output_register_mode = "none";
defparam \R1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[6]~I (
	.datain(\bancoRegistradores|dadoR1 [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[6]));
// synopsys translate_off
defparam \R1[6]~I .input_async_reset = "none";
defparam \R1[6]~I .input_power_up = "low";
defparam \R1[6]~I .input_register_mode = "none";
defparam \R1[6]~I .input_sync_reset = "none";
defparam \R1[6]~I .oe_async_reset = "none";
defparam \R1[6]~I .oe_power_up = "low";
defparam \R1[6]~I .oe_register_mode = "none";
defparam \R1[6]~I .oe_sync_reset = "none";
defparam \R1[6]~I .operation_mode = "output";
defparam \R1[6]~I .output_async_reset = "none";
defparam \R1[6]~I .output_power_up = "low";
defparam \R1[6]~I .output_register_mode = "none";
defparam \R1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[7]~I (
	.datain(\bancoRegistradores|dadoR1 [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[7]));
// synopsys translate_off
defparam \R1[7]~I .input_async_reset = "none";
defparam \R1[7]~I .input_power_up = "low";
defparam \R1[7]~I .input_register_mode = "none";
defparam \R1[7]~I .input_sync_reset = "none";
defparam \R1[7]~I .oe_async_reset = "none";
defparam \R1[7]~I .oe_power_up = "low";
defparam \R1[7]~I .oe_register_mode = "none";
defparam \R1[7]~I .oe_sync_reset = "none";
defparam \R1[7]~I .operation_mode = "output";
defparam \R1[7]~I .output_async_reset = "none";
defparam \R1[7]~I .output_power_up = "low";
defparam \R1[7]~I .output_register_mode = "none";
defparam \R1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2[0]~I (
	.datain(\bancoRegistradores|dadoR2 [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[0]));
// synopsys translate_off
defparam \R2[0]~I .input_async_reset = "none";
defparam \R2[0]~I .input_power_up = "low";
defparam \R2[0]~I .input_register_mode = "none";
defparam \R2[0]~I .input_sync_reset = "none";
defparam \R2[0]~I .oe_async_reset = "none";
defparam \R2[0]~I .oe_power_up = "low";
defparam \R2[0]~I .oe_register_mode = "none";
defparam \R2[0]~I .oe_sync_reset = "none";
defparam \R2[0]~I .operation_mode = "output";
defparam \R2[0]~I .output_async_reset = "none";
defparam \R2[0]~I .output_power_up = "low";
defparam \R2[0]~I .output_register_mode = "none";
defparam \R2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2[1]~I (
	.datain(\bancoRegistradores|dadoR2 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[1]));
// synopsys translate_off
defparam \R2[1]~I .input_async_reset = "none";
defparam \R2[1]~I .input_power_up = "low";
defparam \R2[1]~I .input_register_mode = "none";
defparam \R2[1]~I .input_sync_reset = "none";
defparam \R2[1]~I .oe_async_reset = "none";
defparam \R2[1]~I .oe_power_up = "low";
defparam \R2[1]~I .oe_register_mode = "none";
defparam \R2[1]~I .oe_sync_reset = "none";
defparam \R2[1]~I .operation_mode = "output";
defparam \R2[1]~I .output_async_reset = "none";
defparam \R2[1]~I .output_power_up = "low";
defparam \R2[1]~I .output_register_mode = "none";
defparam \R2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2[2]~I (
	.datain(\bancoRegistradores|dadoR2 [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[2]));
// synopsys translate_off
defparam \R2[2]~I .input_async_reset = "none";
defparam \R2[2]~I .input_power_up = "low";
defparam \R2[2]~I .input_register_mode = "none";
defparam \R2[2]~I .input_sync_reset = "none";
defparam \R2[2]~I .oe_async_reset = "none";
defparam \R2[2]~I .oe_power_up = "low";
defparam \R2[2]~I .oe_register_mode = "none";
defparam \R2[2]~I .oe_sync_reset = "none";
defparam \R2[2]~I .operation_mode = "output";
defparam \R2[2]~I .output_async_reset = "none";
defparam \R2[2]~I .output_power_up = "low";
defparam \R2[2]~I .output_register_mode = "none";
defparam \R2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2[3]~I (
	.datain(\bancoRegistradores|dadoR2 [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[3]));
// synopsys translate_off
defparam \R2[3]~I .input_async_reset = "none";
defparam \R2[3]~I .input_power_up = "low";
defparam \R2[3]~I .input_register_mode = "none";
defparam \R2[3]~I .input_sync_reset = "none";
defparam \R2[3]~I .oe_async_reset = "none";
defparam \R2[3]~I .oe_power_up = "low";
defparam \R2[3]~I .oe_register_mode = "none";
defparam \R2[3]~I .oe_sync_reset = "none";
defparam \R2[3]~I .operation_mode = "output";
defparam \R2[3]~I .output_async_reset = "none";
defparam \R2[3]~I .output_power_up = "low";
defparam \R2[3]~I .output_register_mode = "none";
defparam \R2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2[4]~I (
	.datain(\bancoRegistradores|dadoR2 [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[4]));
// synopsys translate_off
defparam \R2[4]~I .input_async_reset = "none";
defparam \R2[4]~I .input_power_up = "low";
defparam \R2[4]~I .input_register_mode = "none";
defparam \R2[4]~I .input_sync_reset = "none";
defparam \R2[4]~I .oe_async_reset = "none";
defparam \R2[4]~I .oe_power_up = "low";
defparam \R2[4]~I .oe_register_mode = "none";
defparam \R2[4]~I .oe_sync_reset = "none";
defparam \R2[4]~I .operation_mode = "output";
defparam \R2[4]~I .output_async_reset = "none";
defparam \R2[4]~I .output_power_up = "low";
defparam \R2[4]~I .output_register_mode = "none";
defparam \R2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2[5]~I (
	.datain(\bancoRegistradores|dadoR2 [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[5]));
// synopsys translate_off
defparam \R2[5]~I .input_async_reset = "none";
defparam \R2[5]~I .input_power_up = "low";
defparam \R2[5]~I .input_register_mode = "none";
defparam \R2[5]~I .input_sync_reset = "none";
defparam \R2[5]~I .oe_async_reset = "none";
defparam \R2[5]~I .oe_power_up = "low";
defparam \R2[5]~I .oe_register_mode = "none";
defparam \R2[5]~I .oe_sync_reset = "none";
defparam \R2[5]~I .operation_mode = "output";
defparam \R2[5]~I .output_async_reset = "none";
defparam \R2[5]~I .output_power_up = "low";
defparam \R2[5]~I .output_register_mode = "none";
defparam \R2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2[6]~I (
	.datain(\bancoRegistradores|dadoR2 [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[6]));
// synopsys translate_off
defparam \R2[6]~I .input_async_reset = "none";
defparam \R2[6]~I .input_power_up = "low";
defparam \R2[6]~I .input_register_mode = "none";
defparam \R2[6]~I .input_sync_reset = "none";
defparam \R2[6]~I .oe_async_reset = "none";
defparam \R2[6]~I .oe_power_up = "low";
defparam \R2[6]~I .oe_register_mode = "none";
defparam \R2[6]~I .oe_sync_reset = "none";
defparam \R2[6]~I .operation_mode = "output";
defparam \R2[6]~I .output_async_reset = "none";
defparam \R2[6]~I .output_power_up = "low";
defparam \R2[6]~I .output_register_mode = "none";
defparam \R2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2[7]~I (
	.datain(\bancoRegistradores|dadoR2 [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[7]));
// synopsys translate_off
defparam \R2[7]~I .input_async_reset = "none";
defparam \R2[7]~I .input_power_up = "low";
defparam \R2[7]~I .input_register_mode = "none";
defparam \R2[7]~I .input_sync_reset = "none";
defparam \R2[7]~I .oe_async_reset = "none";
defparam \R2[7]~I .oe_power_up = "low";
defparam \R2[7]~I .oe_register_mode = "none";
defparam \R2[7]~I .oe_sync_reset = "none";
defparam \R2[7]~I .operation_mode = "output";
defparam \R2[7]~I .output_async_reset = "none";
defparam \R2[7]~I .output_power_up = "low";
defparam \R2[7]~I .output_register_mode = "none";
defparam \R2[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LdOUTPUT~I (
	.datain(\ctrl|LdOUTPUT~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LdOUTPUT));
// synopsys translate_off
defparam \LdOUTPUT~I .input_async_reset = "none";
defparam \LdOUTPUT~I .input_power_up = "low";
defparam \LdOUTPUT~I .input_register_mode = "none";
defparam \LdOUTPUT~I .input_sync_reset = "none";
defparam \LdOUTPUT~I .oe_async_reset = "none";
defparam \LdOUTPUT~I .oe_power_up = "low";
defparam \LdOUTPUT~I .oe_register_mode = "none";
defparam \LdOUTPUT~I .oe_sync_reset = "none";
defparam \LdOUTPUT~I .operation_mode = "output";
defparam \LdOUTPUT~I .output_async_reset = "none";
defparam \LdOUTPUT~I .output_power_up = "low";
defparam \LdOUTPUT~I .output_register_mode = "none";
defparam \LdOUTPUT~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ResultULA[0]~I (
	.datain(\ula|Add0~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ResultULA[0]));
// synopsys translate_off
defparam \ResultULA[0]~I .input_async_reset = "none";
defparam \ResultULA[0]~I .input_power_up = "low";
defparam \ResultULA[0]~I .input_register_mode = "none";
defparam \ResultULA[0]~I .input_sync_reset = "none";
defparam \ResultULA[0]~I .oe_async_reset = "none";
defparam \ResultULA[0]~I .oe_power_up = "low";
defparam \ResultULA[0]~I .oe_register_mode = "none";
defparam \ResultULA[0]~I .oe_sync_reset = "none";
defparam \ResultULA[0]~I .operation_mode = "output";
defparam \ResultULA[0]~I .output_async_reset = "none";
defparam \ResultULA[0]~I .output_power_up = "low";
defparam \ResultULA[0]~I .output_register_mode = "none";
defparam \ResultULA[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ResultULA[1]~I (
	.datain(\ula|Add0~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ResultULA[1]));
// synopsys translate_off
defparam \ResultULA[1]~I .input_async_reset = "none";
defparam \ResultULA[1]~I .input_power_up = "low";
defparam \ResultULA[1]~I .input_register_mode = "none";
defparam \ResultULA[1]~I .input_sync_reset = "none";
defparam \ResultULA[1]~I .oe_async_reset = "none";
defparam \ResultULA[1]~I .oe_power_up = "low";
defparam \ResultULA[1]~I .oe_register_mode = "none";
defparam \ResultULA[1]~I .oe_sync_reset = "none";
defparam \ResultULA[1]~I .operation_mode = "output";
defparam \ResultULA[1]~I .output_async_reset = "none";
defparam \ResultULA[1]~I .output_power_up = "low";
defparam \ResultULA[1]~I .output_register_mode = "none";
defparam \ResultULA[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ResultULA[2]~I (
	.datain(\ula|Add0~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ResultULA[2]));
// synopsys translate_off
defparam \ResultULA[2]~I .input_async_reset = "none";
defparam \ResultULA[2]~I .input_power_up = "low";
defparam \ResultULA[2]~I .input_register_mode = "none";
defparam \ResultULA[2]~I .input_sync_reset = "none";
defparam \ResultULA[2]~I .oe_async_reset = "none";
defparam \ResultULA[2]~I .oe_power_up = "low";
defparam \ResultULA[2]~I .oe_register_mode = "none";
defparam \ResultULA[2]~I .oe_sync_reset = "none";
defparam \ResultULA[2]~I .operation_mode = "output";
defparam \ResultULA[2]~I .output_async_reset = "none";
defparam \ResultULA[2]~I .output_power_up = "low";
defparam \ResultULA[2]~I .output_register_mode = "none";
defparam \ResultULA[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ResultULA[3]~I (
	.datain(\ula|Add0~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ResultULA[3]));
// synopsys translate_off
defparam \ResultULA[3]~I .input_async_reset = "none";
defparam \ResultULA[3]~I .input_power_up = "low";
defparam \ResultULA[3]~I .input_register_mode = "none";
defparam \ResultULA[3]~I .input_sync_reset = "none";
defparam \ResultULA[3]~I .oe_async_reset = "none";
defparam \ResultULA[3]~I .oe_power_up = "low";
defparam \ResultULA[3]~I .oe_register_mode = "none";
defparam \ResultULA[3]~I .oe_sync_reset = "none";
defparam \ResultULA[3]~I .operation_mode = "output";
defparam \ResultULA[3]~I .output_async_reset = "none";
defparam \ResultULA[3]~I .output_power_up = "low";
defparam \ResultULA[3]~I .output_register_mode = "none";
defparam \ResultULA[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ResultULA[4]~I (
	.datain(\ula|Add0~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ResultULA[4]));
// synopsys translate_off
defparam \ResultULA[4]~I .input_async_reset = "none";
defparam \ResultULA[4]~I .input_power_up = "low";
defparam \ResultULA[4]~I .input_register_mode = "none";
defparam \ResultULA[4]~I .input_sync_reset = "none";
defparam \ResultULA[4]~I .oe_async_reset = "none";
defparam \ResultULA[4]~I .oe_power_up = "low";
defparam \ResultULA[4]~I .oe_register_mode = "none";
defparam \ResultULA[4]~I .oe_sync_reset = "none";
defparam \ResultULA[4]~I .operation_mode = "output";
defparam \ResultULA[4]~I .output_async_reset = "none";
defparam \ResultULA[4]~I .output_power_up = "low";
defparam \ResultULA[4]~I .output_register_mode = "none";
defparam \ResultULA[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ResultULA[5]~I (
	.datain(\ula|Add0~31_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ResultULA[5]));
// synopsys translate_off
defparam \ResultULA[5]~I .input_async_reset = "none";
defparam \ResultULA[5]~I .input_power_up = "low";
defparam \ResultULA[5]~I .input_register_mode = "none";
defparam \ResultULA[5]~I .input_sync_reset = "none";
defparam \ResultULA[5]~I .oe_async_reset = "none";
defparam \ResultULA[5]~I .oe_power_up = "low";
defparam \ResultULA[5]~I .oe_register_mode = "none";
defparam \ResultULA[5]~I .oe_sync_reset = "none";
defparam \ResultULA[5]~I .operation_mode = "output";
defparam \ResultULA[5]~I .output_async_reset = "none";
defparam \ResultULA[5]~I .output_power_up = "low";
defparam \ResultULA[5]~I .output_register_mode = "none";
defparam \ResultULA[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ResultULA[6]~I (
	.datain(\ula|Add0~36_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ResultULA[6]));
// synopsys translate_off
defparam \ResultULA[6]~I .input_async_reset = "none";
defparam \ResultULA[6]~I .input_power_up = "low";
defparam \ResultULA[6]~I .input_register_mode = "none";
defparam \ResultULA[6]~I .input_sync_reset = "none";
defparam \ResultULA[6]~I .oe_async_reset = "none";
defparam \ResultULA[6]~I .oe_power_up = "low";
defparam \ResultULA[6]~I .oe_register_mode = "none";
defparam \ResultULA[6]~I .oe_sync_reset = "none";
defparam \ResultULA[6]~I .operation_mode = "output";
defparam \ResultULA[6]~I .output_async_reset = "none";
defparam \ResultULA[6]~I .output_power_up = "low";
defparam \ResultULA[6]~I .output_register_mode = "none";
defparam \ResultULA[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ResultULA[7]~I (
	.datain(\ula|Add0~41_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ResultULA[7]));
// synopsys translate_off
defparam \ResultULA[7]~I .input_async_reset = "none";
defparam \ResultULA[7]~I .input_power_up = "low";
defparam \ResultULA[7]~I .input_register_mode = "none";
defparam \ResultULA[7]~I .input_sync_reset = "none";
defparam \ResultULA[7]~I .oe_async_reset = "none";
defparam \ResultULA[7]~I .oe_power_up = "low";
defparam \ResultULA[7]~I .oe_register_mode = "none";
defparam \ResultULA[7]~I .oe_sync_reset = "none";
defparam \ResultULA[7]~I .operation_mode = "output";
defparam \ResultULA[7]~I .output_async_reset = "none";
defparam \ResultULA[7]~I .output_power_up = "low";
defparam \ResultULA[7]~I .output_register_mode = "none";
defparam \ResultULA[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado[0]~I (
	.datain(!\ctrl|estado [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado[0]));
// synopsys translate_off
defparam \estado[0]~I .input_async_reset = "none";
defparam \estado[0]~I .input_power_up = "low";
defparam \estado[0]~I .input_register_mode = "none";
defparam \estado[0]~I .input_sync_reset = "none";
defparam \estado[0]~I .oe_async_reset = "none";
defparam \estado[0]~I .oe_power_up = "low";
defparam \estado[0]~I .oe_register_mode = "none";
defparam \estado[0]~I .oe_sync_reset = "none";
defparam \estado[0]~I .operation_mode = "output";
defparam \estado[0]~I .output_async_reset = "none";
defparam \estado[0]~I .output_power_up = "low";
defparam \estado[0]~I .output_register_mode = "none";
defparam \estado[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado[1]~I (
	.datain(\ctrl|estado [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado[1]));
// synopsys translate_off
defparam \estado[1]~I .input_async_reset = "none";
defparam \estado[1]~I .input_power_up = "low";
defparam \estado[1]~I .input_register_mode = "none";
defparam \estado[1]~I .input_sync_reset = "none";
defparam \estado[1]~I .oe_async_reset = "none";
defparam \estado[1]~I .oe_power_up = "low";
defparam \estado[1]~I .oe_register_mode = "none";
defparam \estado[1]~I .oe_sync_reset = "none";
defparam \estado[1]~I .operation_mode = "output";
defparam \estado[1]~I .output_async_reset = "none";
defparam \estado[1]~I .output_power_up = "low";
defparam \estado[1]~I .output_register_mode = "none";
defparam \estado[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado[2]));
// synopsys translate_off
defparam \estado[2]~I .input_async_reset = "none";
defparam \estado[2]~I .input_power_up = "low";
defparam \estado[2]~I .input_register_mode = "none";
defparam \estado[2]~I .input_sync_reset = "none";
defparam \estado[2]~I .oe_async_reset = "none";
defparam \estado[2]~I .oe_power_up = "low";
defparam \estado[2]~I .oe_register_mode = "none";
defparam \estado[2]~I .oe_sync_reset = "none";
defparam \estado[2]~I .operation_mode = "output";
defparam \estado[2]~I .output_async_reset = "none";
defparam \estado[2]~I .output_power_up = "low";
defparam \estado[2]~I .output_register_mode = "none";
defparam \estado[2]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
