Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Nov 30 20:09:45 2022
| Host         : DESKTOP-PT2MS6K running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file task1_control_sets_placed.rpt
| Design       : task1
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    60 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     2 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              56 |           24 |
| No           | No                    | Yes                    |              83 |           28 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+---------------+------------------+------------------+----------------+--------------+
|         Clock Signal         | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+---------------+------------------+------------------+----------------+--------------+
|  DIS_reg[4]/G0               |               |                  |                1 |              1 |         1.00 |
|  DIS_reg[3]/G0               |               |                  |                1 |              1 |         1.00 |
|  DISupc/E[0]                 |               | DISupc/AR[1]     |                1 |              1 |         1.00 |
|  DIVIDER/out[2]              |               | reset_IBUF       |                2 |              4 |         2.00 |
|  UPC3/carry_reg_0            |               | reset_IBUF       |                3 |              5 |         1.67 |
|  Dhour/DFF1/CLK_hour         |               | reset_IBUF       |                2 |              5 |         2.50 |
|  Dmin/DFF1/CLK_min           |               | reset_IBUF       |                1 |              5 |         5.00 |
|  Dsec/DFF1/CLK_sec           |               | reset_IBUF       |                2 |              5 |         2.50 |
|  UPC1/carry_reg_0            |               | reset_IBUF       |                2 |              5 |         2.50 |
|  UPC2/E[0]                   |               |                  |                3 |              7 |         2.33 |
|  SEV1/OUT_inferred__0/i__n_0 |               |                  |                3 |              7 |         2.33 |
|  SEV3/OUT_inferred__0/i__n_0 |               |                  |                2 |              7 |         3.50 |
|  UPC4/E[0]                   |               |                  |                2 |              7 |         3.50 |
|  UPC56/E[0]                  |               |                  |                4 |             12 |         3.00 |
|  DISupc/BCD_reg[0]_1[0]      |               |                  |                8 |             14 |         1.75 |
|  DIVIDER/out[1]              |               | reset_IBUF       |                5 |             15 |         3.00 |
|  CLK_IBUF_BUFG               |               | reset_IBUF       |                5 |             19 |         3.80 |
|  DIVIDER/out[0]              |               | reset_IBUF       |                6 |             20 |         3.33 |
+------------------------------+---------------+------------------+------------------+----------------+--------------+


