conn_lc:and conn:and lexsyn:conn_POS:CC lexsyn:with_prev_full:time_and lexsyn:prev_POS:NN lexsyn:with_prev_POS:NN_CC lexsyn:with_prev_POS_full:NN_CC lexsyn:with_next_full:and_camera lexsyn:next_POS:NN lexsyn:with_next_POS:CC_NN lexsyn:with_next_POS_full:CC_NN syn:selfCat:CC syn:parentCat:NP syn:leftCat:NN syn:rightCat:NN conn-syn:conn:and-selfCat:CC conn-syn:conn:and-parentCat:NP conn-syn:conn:and-leftCat:NN conn-syn:conn:and-rightCat:NN syn-syn:selfCat:CC-parentCat:NP syn-syn:selfCat:CC-leftCat:NN syn-syn:selfCat:CC-rightCat:NN syn-syn:parentCat:NP-leftCat:NN syn-syn:parentCat:NP-rightCat:NN syn-syn:leftCat:NN-rightCat:NN path-self>root:CC_>_NP_>_VP_>_S path-self>root2:CC_>_NP_>_VP_>_S 0
conn_lc:thereby conn:thereby lexsyn:conn_POS:RB lexsyn:with_next_full:thereby_the lexsyn:next_POS:DT lexsyn:with_next_POS:RB_DT lexsyn:with_next_POS_full:RB_DT syn:selfCat:RB syn:parentCat:ADVP syn:leftCat:NONE syn:rightCat:NONE conn-syn:conn:thereby-selfCat:RB conn-syn:conn:thereby-parentCat:ADVP conn-syn:conn:thereby-leftCat:NONE conn-syn:conn:thereby-rightCat:NONE syn-syn:selfCat:RB-parentCat:ADVP syn-syn:selfCat:RB-leftCat:NONE syn-syn:selfCat:RB-rightCat:NONE syn-syn:parentCat:ADVP-leftCat:NONE syn-syn:parentCat:ADVP-rightCat:NONE syn-syn:leftCat:NONE-rightCat:NONE path-self>root:RB_>_ADVP_>_S path-self>root2:RB_>_ADVP_>_S 0
conn_lc:and conn:and lexsyn:conn_POS:CC lexsyn:with_prev_full:creating_and lexsyn:prev_POS:VBG lexsyn:with_prev_POS:VBG_CC lexsyn:with_prev_POS_full:VBG_CC lexsyn:with_next_full:and_managing lexsyn:next_POS:VBG lexsyn:with_next_POS:CC_VBG lexsyn:with_next_POS_full:CC_VBG syn:selfCat:CC syn:parentCat:VP syn:leftCat:VBG syn:rightCat:VBG conn-syn:conn:and-selfCat:CC conn-syn:conn:and-parentCat:VP conn-syn:conn:and-leftCat:VBG conn-syn:conn:and-rightCat:VBG syn-syn:selfCat:CC-parentCat:VP syn-syn:selfCat:CC-leftCat:VBG syn-syn:selfCat:CC-rightCat:VBG syn-syn:parentCat:VP-leftCat:VBG syn-syn:parentCat:VP-rightCat:VBG syn-syn:leftCat:VBG-rightCat:VBG path-self>root:CC_>_VP_>_S_>_PP_>_VP_>_VP_>_S path-self>root2:CC_>_VP_>_S_>_PP_>_VP_>_S 0
