

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Wed Apr 27 08:37:47 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.299 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+--------+----------+----------+
    |   Latency (cycles)  |   Latency (absolute)  |      Interval     | Pipeline |
    |    min   |    max   |    min    |    max    |   min  |    max   |   Type   |
    +----------+----------+-----------+-----------+--------+----------+----------+
    |  13580581|  14760739| 67.903 ms | 73.804 ms |  592385|  14758451| dataflow |
    +----------+----------+-----------+-----------+--------+----------+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+-------------------------------------------------------------+---------+----------+-----------+-----------+--------+----------+----------+
        |                                                              |                                                             |  Latency (cycles)  |   Latency (absolute)  |      Interval     | Pipeline |
        |                           Instance                           |                            Module                           |   min   |    max   |    min    |    max    |   min  |    max   |   Type   |
        +--------------------------------------------------------------+-------------------------------------------------------------+---------+----------+-----------+-----------+--------+----------+----------+
        |dense_large_stream_me_ap_fixed_ap_fixed_config45_U0           |dense_large_stream_me_ap_fixed_ap_fixed_config45_s           |   592384|    592385|  2.962 ms |  2.962 ms |  592384|    592385|   none   |
        |pooling2d_large_cl_nopad_pad_me_U0                            |pooling2d_large_cl_nopad_pad_me                              |     8191|     35071| 40.955 us |  0.175 ms |    8191|     35071|   none   |
        |pooling2d_large_cl_nopad_pad_me_1_U0                          |pooling2d_large_cl_nopad_pad_me_1                            |    12013|     70253| 60.065 us |  0.351 ms |   12013|     70253|   none   |
        |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config40_U0        |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config40_s        |     6425|  14758450| 32.125 us | 73.792 ms |    6425|  14758450|   none   |
        |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config36_U0        |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config36_s        |     3225|   7382450| 16.125 us | 36.912 ms |    3225|   7382450|   none   |
        |pooling2d_large_cl_nopad_pad_me_2_U0                          |pooling2d_large_cl_nopad_pad_me_2                            |    25705|    146665|  0.129 ms |  0.733 ms |   25705|    146665|   none   |
        |dense_large_stream_me_ap_fixed_ap_fixed_config49_U0           |dense_large_stream_me_ap_fixed_ap_fixed_config49_s           |    66049|     66050|  0.330 ms |  0.330 ms |   66049|     66050|   none   |
        |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config31_U0        |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config31_s        |     9288|  10635408| 46.440 us | 53.177 ms |    9288|  10635408|   none   |
        |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config27_U0        |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config27_s        |     4680|   5322384| 23.400 us | 26.612 ms |    4680|   5322384|   none   |
        |pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_U0  |pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_s  |    55441|    301841|  0.277 ms |  1.509 ms |   55441|    301841|   none   |
        |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config22_U0        |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config22_s        |    15600|   8878560| 78.000 us | 44.393 ms |   15600|   8878560|   none   |
        |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config18_U0        |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config18_s        |     7920|   4447200| 39.600 us | 22.236 ms |    7920|   4447200|   none   |
        |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config13_U0        |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config13_s        |    28710|   8075340|  0.144 ms | 40.377 ms |   28710|   8075340|   none   |
        |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0         |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config9_s         |    14790|   4052460| 73.950 us | 20.262 ms |   14790|   4052460|   none   |
        |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config4_U0         |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config4_s         |    17700|   5741880| 88.500 us | 28.709 ms |   17700|   5741880|   none   |
        |normalize_me_ap_fixed_ap_fixed_16_6_5_3_0_config3_U0          |normalize_me_ap_fixed_ap_fixed_16_6_5_3_0_config3_s          |    24641|     24641|  0.123 ms |  0.123 ms |   24641|     24641|   none   |
        |dense_large_stream_me_ap_fixed_ap_fixed_config53_U0           |dense_large_stream_me_ap_fixed_ap_fixed_config53_s           |      513|       513|  2.565 us |  2.565 us |     513|       513|   none   |
        |zeropad2d_cl_me_ap_fixed_ap_fixed_config56_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config56_s                 |    14395|     14395| 71.975 us | 71.975 us |   14395|     14395|   none   |
        |resize_nearest_me_ap_fixed_16_6_5_3_0_config2_U0              |resize_nearest_me_ap_fixed_16_6_5_3_0_config2_s              |    12322|     12322| 61.610 us | 61.610 us |   12322|     12322|   none   |
        |zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config57_s                 |    13923|     13923| 69.615 us | 69.615 us |   13923|     13923|   none   |
        |zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config58_s                 |    27843|     27843|  0.139 ms |  0.139 ms |   27843|     27843|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config7_561_U0      |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config7_561        |    49283|     49283|  0.246 ms |  0.246 ms |   49283|     49283|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config12_562_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config12_562       |    24195|     24195|  0.121 ms |  0.121 ms |   24195|     24195|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config16_563_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config16_563       |    24195|     24195|  0.121 ms |  0.121 ms |   24195|     24195|   none   |
        |zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config59_s                 |     7683|      7683| 38.415 us | 38.415 us |    7683|      7683|   none   |
        |zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config60_s                 |    15363|     15363| 76.815 us | 76.815 us |   15363|     15363|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config21_564_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config21_564       |    11651|     11651| 58.255 us | 58.255 us |   11651|     11651|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_565_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_565       |    11651|     11651| 58.255 us | 58.255 us |   11651|     11651|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_566_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_566       |     5379|      5379| 26.895 us | 26.895 us |    5379|      5379|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_567_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_567       |     5379|      5379| 26.895 us | 26.895 us |    5379|      5379|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config39_568_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config39_568       |     2307|      2307| 11.535 us | 11.535 us |    2307|      2307|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config43_569_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config43_569       |     2307|      2307| 11.535 us | 11.535 us |    2307|      2307|   none   |
        |zeropad2d_cl_me_ap_fixed_ap_fixed_config61_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config61_s                 |     4611|      4611| 23.055 us | 23.055 us |    4611|      4611|   none   |
        |zeropad2d_cl_me_ap_fixed_ap_fixed_config62_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config62_s                 |     9219|      9219| 46.095 us | 46.095 us |    9219|      9219|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config48_570_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config48_570       |      259|       259|  1.295 us |  1.295 us |     259|       259|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config52_571_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config52_571       |      259|       259|  1.295 us |  1.295 us |     259|       259|   none   |
        |zeropad2d_cl_me_ap_fixed_ap_fixed_config63_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config63_s                 |     3203|      3203| 16.015 us | 16.015 us |    3203|      3203|   none   |
        |zeropad2d_cl_me_ap_fixed_ap_fixed_config64_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config64_s                 |     6403|      6403| 32.015 us | 32.015 us |    6403|      6403|   none   |
        |relu_me_ap_fixed_ap_fixed_16_6_5_3_0_relu_config55_U0         |relu_me_ap_fixed_ap_fixed_16_6_5_3_0_relu_config55_s         |        1|         1|  5.000 ns |  5.000 ns |       1|         1| function |
        |Block_ap_fixed_base_exit31220_proc_U0                         |Block_ap_fixed_base_exit31220_proc                           |        0|         0|    0 ns   |    0 ns   |       0|         0|   none   |
        +--------------------------------------------------------------+-------------------------------------------------------------+---------+----------+-----------+-----------+--------+----------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       83|    -|
|FIFO                 |       41|      -|     1512|     2516|    -|
|Instance             |        9|     24|   381268|   459771|    0|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      198|    -|
|Register             |        -|      -|       33|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |       50|     24|   382813|   462568|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        3|      1|       48|      117|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        1|   ~0  |       16|       39|    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------+-------------------------------------------------------------+---------+-------+-------+-------+-----+
    |                           Instance                           |                            Module                           | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +--------------------------------------------------------------+-------------------------------------------------------------+---------+-------+-------+-------+-----+
    |Block_ap_fixed_base_exit31220_proc_U0                         |Block_ap_fixed_base_exit31220_proc                           |        0|      0|      2|     11|    0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config13_U0        |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config13_s        |        0|      1|  10693|  18350|    0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config18_U0        |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config18_s        |        0|      1|  11751|  19879|    0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config22_U0        |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config22_s        |        0|      1|  21005|  22091|    0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config27_U0        |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config27_s        |        0|      1|  23121|  25149|    0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config31_U0        |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config31_s        |        0|      1|  41623|  29593|    0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config36_U0        |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config36_s        |        0|      1|  45849|  35693|    0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config40_U0        |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config40_s        |        0|      1|  82847|  44397|    0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config4_U0         |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config4_s         |        2|      1|   3594|  11617|    0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0         |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config9_s         |        5|      1|   6059|  13648|    0|
    |dense_large_stream_me_ap_fixed_ap_fixed_config45_U0           |dense_large_stream_me_ap_fixed_ap_fixed_config45_s           |        0|      1|  55953|  21805|    0|
    |dense_large_stream_me_ap_fixed_ap_fixed_config49_U0           |dense_large_stream_me_ap_fixed_ap_fixed_config49_s           |        0|      1|  21058|  20826|    0|
    |dense_large_stream_me_ap_fixed_ap_fixed_config53_U0           |dense_large_stream_me_ap_fixed_ap_fixed_config53_s           |        1|      1|   4392|   2656|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config12_562_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config12_562       |        0|      1|     41|    153|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config16_563_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config16_563       |        0|      1|     41|    153|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config21_564_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config21_564       |        0|      1|     40|    152|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_565_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_565       |        0|      1|     40|    152|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_566_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_566       |        0|      1|     39|    151|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_567_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_567       |        0|      1|     39|    151|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config39_568_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config39_568       |        0|      1|     38|    150|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config43_569_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config43_569       |        0|      1|     37|    141|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config48_570_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config48_570       |        0|      1|     34|    138|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config52_571_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config52_571       |        0|      1|     35|    147|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config7_561_U0      |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config7_561        |        0|      1|     42|    154|    0|
    |normalize_me_ap_fixed_ap_fixed_16_6_5_3_0_config3_U0          |normalize_me_ap_fixed_ap_fixed_16_6_5_3_0_config3_s          |        0|      1|     51|   2837|    0|
    |pooling2d_large_cl_nopad_pad_me_U0                            |pooling2d_large_cl_nopad_pad_me                              |        1|      0|  31357|  58102|    0|
    |pooling2d_large_cl_nopad_pad_me_1_U0                          |pooling2d_large_cl_nopad_pad_me_1                            |        0|      0|   9676|  53967|    0|
    |pooling2d_large_cl_nopad_pad_me_2_U0                          |pooling2d_large_cl_nopad_pad_me_2                            |        0|      0|   5038|  36382|    0|
    |pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_U0  |pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_s  |        0|      0|   2720|  28038|    0|
    |relu_me_ap_fixed_ap_fixed_16_6_5_3_0_relu_config55_U0         |relu_me_ap_fixed_ap_fixed_16_6_5_3_0_relu_config55_s         |        0|      0|      3|     63|    0|
    |resize_nearest_me_ap_fixed_16_6_5_3_0_config2_U0              |resize_nearest_me_ap_fixed_16_6_5_3_0_config2_s              |        0|      0|    111|    242|    0|
    |zeropad2d_cl_me_ap_fixed_ap_fixed_config56_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config56_s                 |        0|      0|     90|    370|    0|
    |zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config57_s                 |        0|      0|    122|    524|    0|
    |zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config58_s                 |        0|      0|    201|    867|    0|
    |zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config59_s                 |        0|      0|    193|    859|    0|
    |zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config60_s                 |        0|      0|    353|   1579|    0|
    |zeropad2d_cl_me_ap_fixed_ap_fixed_config61_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config61_s                 |        0|      0|    349|   1579|    0|
    |zeropad2d_cl_me_ap_fixed_ap_fixed_config62_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config62_s                 |        0|      0|    669|   2343|    0|
    |zeropad2d_cl_me_ap_fixed_ap_fixed_config63_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config63_s                 |        0|      0|    661|   2331|    0|
    |zeropad2d_cl_me_ap_fixed_ap_fixed_config64_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config64_s                 |        0|      0|   1301|   2331|    0|
    +--------------------------------------------------------------+-------------------------------------------------------------+---------+-------+-------+-------+-----+
    |Total                                                         |                                                             |        9|     24| 381268| 459771|    0|
    +--------------------------------------------------------------+-------------------------------------------------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------+---------+-----+----+-----+------+-----+---------+
    |        Name       | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------+---------+-----+----+-----+------+-----+---------+
    |layer12_out_V_V_U  |        1|   48|   0|    -|   756|   16|    12096|
    |layer13_out_V_V_U  |        1|   48|   0|    -|   756|   16|    12096|
    |layer16_out_V_V_U  |        1|   48|   0|    -|   756|   16|    12096|
    |layer17_out_V_V_U  |        1|   39|   0|    -|   182|   16|     2912|
    |layer18_out_V_V_U  |        1|   39|   0|    -|   182|   16|     2912|
    |layer21_out_V_V_U  |        1|   39|   0|    -|   182|   16|     2912|
    |layer22_out_V_V_U  |        1|   39|   0|    -|   182|   16|     2912|
    |layer25_out_V_V_U  |        1|   39|   0|    -|   182|   16|     2912|
    |layer26_out_V_V_U  |        1|   34|   0|    -|    42|   16|      672|
    |layer27_out_V_V_U  |        1|   34|   0|    -|    42|   16|      672|
    |layer2_out_V_V_U   |        4|   78|   0|    -|  3080|   16|    49280|
    |layer30_out_V_V_U  |        1|   34|   0|    -|    42|   16|      672|
    |layer31_out_V_V_U  |        1|   34|   0|    -|    42|   16|      672|
    |layer34_out_V_V_U  |        1|   34|   0|    -|    42|   16|      672|
    |layer35_out_V_V_U  |        0|    6|   0|    -|     9|   16|      144|
    |layer36_out_V_V_U  |        0|    6|   0|    -|     9|   16|      144|
    |layer39_out_V_V_U  |        0|    6|   0|    -|     9|   16|      144|
    |layer3_out_V_V_U   |        4|   78|   0|    -|  3080|   16|    49280|
    |layer40_out_V_V_U  |        0|    6|   0|    -|     9|   16|      144|
    |layer43_out_V_V_U  |        0|    6|   0|    -|     9|   16|      144|
    |layer45_out_V_V_U  |        0|    5|   0|    -|     1|   16|       16|
    |layer48_out_V_V_U  |        0|    5|   0|    -|     1|   16|       16|
    |layer49_out_V_V_U  |        0|    5|   0|    -|     1|   16|       16|
    |layer4_out_V_V_U   |        4|   78|   0|    -|  3080|   16|    49280|
    |layer52_out_V_V_U  |        0|    5|   0|    -|     1|   16|       16|
    |layer53_out_V_V_U  |        0|    5|   0|    -|     1|   16|       16|
    |layer56_out_V_V_U  |        4|   84|   0|    -|  3540|   16|    56640|
    |layer57_out_V_V_U  |        1|   49|   0|    -|   870|   16|    13920|
    |layer58_out_V_V_U  |        1|   49|   0|    -|   870|   16|    13920|
    |layer59_out_V_V_U  |        1|   41|   0|    -|   240|   16|     3840|
    |layer60_out_V_V_U  |        1|   41|   0|    -|   240|   16|     3840|
    |layer61_out_V_V_U  |        1|   35|   0|    -|    72|   16|     1152|
    |layer62_out_V_V_U  |        1|   35|   0|    -|    72|   16|     1152|
    |layer63_out_V_V_U  |        0|  103|   0|    -|    25|   16|      400|
    |layer64_out_V_V_U  |        0|  103|   0|    -|    25|   16|      400|
    |layer7_out_V_V_U   |        4|   78|   0|    -|  3080|   16|    49280|
    |layer8_out_V_V_U   |        1|   48|   0|    -|   756|   16|    12096|
    |layer9_out_V_V_U   |        1|   48|   0|    -|   756|   16|    12096|
    +-------------------+---------+-----+----+-----+------+-----+---------+
    |Total              |       41| 1512|   0|    0| 23224|  608|   371584|
    +-------------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +-------------------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |                              Variable Name                              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |Block_ap_fixed_base_exit31220_proc_U0_ap_ready_count                     |     +    |      0|  0|   3|           2|           1|
    |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config13_U0_ap_ready_count    |     +    |      0|  0|   3|           2|           1|
    |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config18_U0_ap_ready_count    |     +    |      0|  0|   3|           2|           1|
    |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config22_U0_ap_ready_count    |     +    |      0|  0|   3|           2|           1|
    |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config27_U0_ap_ready_count    |     +    |      0|  0|   3|           2|           1|
    |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config31_U0_ap_ready_count    |     +    |      0|  0|   3|           2|           1|
    |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config36_U0_ap_ready_count    |     +    |      0|  0|   3|           2|           1|
    |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config40_U0_ap_ready_count    |     +    |      0|  0|   3|           2|           1|
    |dense_large_stream_me_ap_fixed_ap_fixed_config45_U0_ap_ready_count       |     +    |      0|  0|   3|           2|           1|
    |dense_large_stream_me_ap_fixed_ap_fixed_config49_U0_ap_ready_count       |     +    |      0|  0|   3|           2|           1|
    |resize_nearest_me_ap_fixed_16_6_5_3_0_config2_U0_ap_ready_count          |     +    |      0|  0|   3|           2|           1|
    |Block_ap_fixed_base_exit31220_proc_U0_ap_start                           |    and   |      0|  0|   2|           1|           1|
    |ap_idle                                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_sync_done                                                             |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                                                            |    and   |      0|  0|   2|           1|           1|
    |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config13_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config18_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config22_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config27_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config31_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config36_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config40_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |dense_large_stream_me_ap_fixed_ap_fixed_config45_U0_ap_start             |    and   |      0|  0|   2|           1|           1|
    |dense_large_stream_me_ap_fixed_ap_fixed_config49_U0_ap_start             |    and   |      0|  0|   2|           1|           1|
    |resize_nearest_me_ap_fixed_16_6_5_3_0_config2_U0_ap_start                |    and   |      0|  0|   2|           1|           1|
    |ap_sync_Block_ap_fixed_base_exit31220_proc_U0_ap_ready                   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config13_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config18_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config22_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config27_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config31_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config36_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config40_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_dense_large_stream_me_ap_fixed_ap_fixed_config45_U0_ap_ready     |    or    |      0|  0|   2|           1|           1|
    |ap_sync_dense_large_stream_me_ap_fixed_ap_fixed_config49_U0_ap_ready     |    or    |      0|  0|   2|           1|           1|
    |ap_sync_resize_nearest_me_ap_fixed_16_6_5_3_0_config2_U0_ap_ready        |    or    |      0|  0|   2|           1|           1|
    +-------------------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                                                    |          |      0|  0|  83|          47|          36|
    +-------------------------------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                     Name                                    | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Block_ap_fixed_base_exit31220_proc_U0_ap_ready_count                         |   9|          2|    2|          4|
    |ap_sync_reg_Block_ap_fixed_base_exit31220_proc_U0_ap_ready                   |   9|          2|    1|          2|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config13_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config18_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config22_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config27_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config31_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config36_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config40_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_dense_large_stream_me_ap_fixed_ap_fixed_config45_U0_ap_ready     |   9|          2|    1|          2|
    |ap_sync_reg_dense_large_stream_me_ap_fixed_ap_fixed_config49_U0_ap_ready     |   9|          2|    1|          2|
    |ap_sync_reg_resize_nearest_me_ap_fixed_16_6_5_3_0_config2_U0_ap_ready        |   9|          2|    1|          2|
    |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config13_U0_ap_ready_count        |   9|          2|    2|          4|
    |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config18_U0_ap_ready_count        |   9|          2|    2|          4|
    |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config22_U0_ap_ready_count        |   9|          2|    2|          4|
    |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config27_U0_ap_ready_count        |   9|          2|    2|          4|
    |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config31_U0_ap_ready_count        |   9|          2|    2|          4|
    |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config36_U0_ap_ready_count        |   9|          2|    2|          4|
    |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config40_U0_ap_ready_count        |   9|          2|    2|          4|
    |dense_large_stream_me_ap_fixed_ap_fixed_config45_U0_ap_ready_count           |   9|          2|    2|          4|
    |dense_large_stream_me_ap_fixed_ap_fixed_config49_U0_ap_ready_count           |   9|          2|    2|          4|
    |resize_nearest_me_ap_fixed_16_6_5_3_0_config2_U0_ap_ready_count              |   9|          2|    2|          4|
    +-----------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                        | 198|         44|   33|         66|
    +-----------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+---+----+-----+-----------+
    |                                     Name                                    | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------+---+----+-----+-----------+
    |Block_ap_fixed_base_exit31220_proc_U0_ap_ready_count                         |  2|   0|    2|          0|
    |ap_sync_reg_Block_ap_fixed_base_exit31220_proc_U0_ap_ready                   |  1|   0|    1|          0|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config13_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config18_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config22_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config27_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config31_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config36_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config40_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_dense_large_stream_me_ap_fixed_ap_fixed_config45_U0_ap_ready     |  1|   0|    1|          0|
    |ap_sync_reg_dense_large_stream_me_ap_fixed_ap_fixed_config49_U0_ap_ready     |  1|   0|    1|          0|
    |ap_sync_reg_resize_nearest_me_ap_fixed_16_6_5_3_0_config2_U0_ap_ready        |  1|   0|    1|          0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config13_U0_ap_ready_count        |  2|   0|    2|          0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config18_U0_ap_ready_count        |  2|   0|    2|          0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config22_U0_ap_ready_count        |  2|   0|    2|          0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config27_U0_ap_ready_count        |  2|   0|    2|          0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config31_U0_ap_ready_count        |  2|   0|    2|          0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config36_U0_ap_ready_count        |  2|   0|    2|          0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_16_6_5_3_0_config40_U0_ap_ready_count        |  2|   0|    2|          0|
    |dense_large_stream_me_ap_fixed_ap_fixed_config45_U0_ap_ready_count           |  2|   0|    2|          0|
    |dense_large_stream_me_ap_fixed_ap_fixed_config49_U0_ap_ready_count           |  2|   0|    2|          0|
    |resize_nearest_me_ap_fixed_16_6_5_3_0_config2_U0_ap_ready_count              |  2|   0|    2|          0|
    +-----------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                        | 33|   0|   33|          0|
    +-----------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|em_barrel_V_V_TDATA      |  in |   16|    axis    |   em_barrel_V_V  |    pointer   |
|em_barrel_V_V_TVALID     |  in |    1|    axis    |   em_barrel_V_V  |    pointer   |
|em_barrel_V_V_TREADY     | out |    1|    axis    |   em_barrel_V_V  |    pointer   |
|layer55_out_V_V_TDATA    | out |   16|    axis    |  layer55_out_V_V |    pointer   |
|layer55_out_V_V_TVALID   | out |    1|    axis    |  layer55_out_V_V |    pointer   |
|layer55_out_V_V_TREADY   |  in |    1|    axis    |  layer55_out_V_V |    pointer   |
|const_size_in_1          | out |   16|   ap_vld   |  const_size_in_1 |    pointer   |
|const_size_in_1_ap_vld   | out |    1|   ap_vld   |  const_size_in_1 |    pointer   |
|const_size_out_1         | out |   16|   ap_vld   | const_size_out_1 |    pointer   |
|const_size_out_1_ap_vld  | out |    1|   ap_vld   | const_size_out_1 |    pointer   |
|w13_V_address0           | out |   14|  ap_memory |       w13_V      |     array    |
|w13_V_ce0                | out |    1|  ap_memory |       w13_V      |     array    |
|w13_V_d0                 | out |   16|  ap_memory |       w13_V      |     array    |
|w13_V_q0                 |  in |   16|  ap_memory |       w13_V      |     array    |
|w13_V_we0                | out |    1|  ap_memory |       w13_V      |     array    |
|w13_V_address1           | out |   14|  ap_memory |       w13_V      |     array    |
|w13_V_ce1                | out |    1|  ap_memory |       w13_V      |     array    |
|w13_V_d1                 | out |   16|  ap_memory |       w13_V      |     array    |
|w13_V_q1                 |  in |   16|  ap_memory |       w13_V      |     array    |
|w13_V_we1                | out |    1|  ap_memory |       w13_V      |     array    |
|w18_V_address0           | out |   15|  ap_memory |       w18_V      |     array    |
|w18_V_ce0                | out |    1|  ap_memory |       w18_V      |     array    |
|w18_V_d0                 | out |   16|  ap_memory |       w18_V      |     array    |
|w18_V_q0                 |  in |   16|  ap_memory |       w18_V      |     array    |
|w18_V_we0                | out |    1|  ap_memory |       w18_V      |     array    |
|w18_V_address1           | out |   15|  ap_memory |       w18_V      |     array    |
|w18_V_ce1                | out |    1|  ap_memory |       w18_V      |     array    |
|w18_V_d1                 | out |   16|  ap_memory |       w18_V      |     array    |
|w18_V_q1                 |  in |   16|  ap_memory |       w18_V      |     array    |
|w18_V_we1                | out |    1|  ap_memory |       w18_V      |     array    |
|w22_V_address0           | out |   16|  ap_memory |       w22_V      |     array    |
|w22_V_ce0                | out |    1|  ap_memory |       w22_V      |     array    |
|w22_V_d0                 | out |   16|  ap_memory |       w22_V      |     array    |
|w22_V_q0                 |  in |   16|  ap_memory |       w22_V      |     array    |
|w22_V_we0                | out |    1|  ap_memory |       w22_V      |     array    |
|w22_V_address1           | out |   16|  ap_memory |       w22_V      |     array    |
|w22_V_ce1                | out |    1|  ap_memory |       w22_V      |     array    |
|w22_V_d1                 | out |   16|  ap_memory |       w22_V      |     array    |
|w22_V_q1                 |  in |   16|  ap_memory |       w22_V      |     array    |
|w22_V_we1                | out |    1|  ap_memory |       w22_V      |     array    |
|w27_V_address0           | out |   17|  ap_memory |       w27_V      |     array    |
|w27_V_ce0                | out |    1|  ap_memory |       w27_V      |     array    |
|w27_V_d0                 | out |   16|  ap_memory |       w27_V      |     array    |
|w27_V_q0                 |  in |   16|  ap_memory |       w27_V      |     array    |
|w27_V_we0                | out |    1|  ap_memory |       w27_V      |     array    |
|w27_V_address1           | out |   17|  ap_memory |       w27_V      |     array    |
|w27_V_ce1                | out |    1|  ap_memory |       w27_V      |     array    |
|w27_V_d1                 | out |   16|  ap_memory |       w27_V      |     array    |
|w27_V_q1                 |  in |   16|  ap_memory |       w27_V      |     array    |
|w27_V_we1                | out |    1|  ap_memory |       w27_V      |     array    |
|w31_V_address0           | out |   18|  ap_memory |       w31_V      |     array    |
|w31_V_ce0                | out |    1|  ap_memory |       w31_V      |     array    |
|w31_V_d0                 | out |   16|  ap_memory |       w31_V      |     array    |
|w31_V_q0                 |  in |   16|  ap_memory |       w31_V      |     array    |
|w31_V_we0                | out |    1|  ap_memory |       w31_V      |     array    |
|w31_V_address1           | out |   18|  ap_memory |       w31_V      |     array    |
|w31_V_ce1                | out |    1|  ap_memory |       w31_V      |     array    |
|w31_V_d1                 | out |   16|  ap_memory |       w31_V      |     array    |
|w31_V_q1                 |  in |   16|  ap_memory |       w31_V      |     array    |
|w31_V_we1                | out |    1|  ap_memory |       w31_V      |     array    |
|w36_V_address0           | out |   19|  ap_memory |       w36_V      |     array    |
|w36_V_ce0                | out |    1|  ap_memory |       w36_V      |     array    |
|w36_V_d0                 | out |   16|  ap_memory |       w36_V      |     array    |
|w36_V_q0                 |  in |   16|  ap_memory |       w36_V      |     array    |
|w36_V_we0                | out |    1|  ap_memory |       w36_V      |     array    |
|w36_V_address1           | out |   19|  ap_memory |       w36_V      |     array    |
|w36_V_ce1                | out |    1|  ap_memory |       w36_V      |     array    |
|w36_V_d1                 | out |   16|  ap_memory |       w36_V      |     array    |
|w36_V_q1                 |  in |   16|  ap_memory |       w36_V      |     array    |
|w36_V_we1                | out |    1|  ap_memory |       w36_V      |     array    |
|w40_V_address0           | out |   20|  ap_memory |       w40_V      |     array    |
|w40_V_ce0                | out |    1|  ap_memory |       w40_V      |     array    |
|w40_V_d0                 | out |   16|  ap_memory |       w40_V      |     array    |
|w40_V_q0                 |  in |   16|  ap_memory |       w40_V      |     array    |
|w40_V_we0                | out |    1|  ap_memory |       w40_V      |     array    |
|w40_V_address1           | out |   20|  ap_memory |       w40_V      |     array    |
|w40_V_ce1                | out |    1|  ap_memory |       w40_V      |     array    |
|w40_V_d1                 | out |   16|  ap_memory |       w40_V      |     array    |
|w40_V_q1                 |  in |   16|  ap_memory |       w40_V      |     array    |
|w40_V_we1                | out |    1|  ap_memory |       w40_V      |     array    |
|w45_V_address0           | out |   20|  ap_memory |       w45_V      |     array    |
|w45_V_ce0                | out |    1|  ap_memory |       w45_V      |     array    |
|w45_V_d0                 | out |   16|  ap_memory |       w45_V      |     array    |
|w45_V_q0                 |  in |   16|  ap_memory |       w45_V      |     array    |
|w45_V_we0                | out |    1|  ap_memory |       w45_V      |     array    |
|w45_V_address1           | out |   20|  ap_memory |       w45_V      |     array    |
|w45_V_ce1                | out |    1|  ap_memory |       w45_V      |     array    |
|w45_V_d1                 | out |   16|  ap_memory |       w45_V      |     array    |
|w45_V_q1                 |  in |   16|  ap_memory |       w45_V      |     array    |
|w45_V_we1                | out |    1|  ap_memory |       w45_V      |     array    |
|w49_V_address0           | out |   16|  ap_memory |       w49_V      |     array    |
|w49_V_ce0                | out |    1|  ap_memory |       w49_V      |     array    |
|w49_V_d0                 | out |   16|  ap_memory |       w49_V      |     array    |
|w49_V_q0                 |  in |   16|  ap_memory |       w49_V      |     array    |
|w49_V_we0                | out |    1|  ap_memory |       w49_V      |     array    |
|w49_V_address1           | out |   16|  ap_memory |       w49_V      |     array    |
|w49_V_ce1                | out |    1|  ap_memory |       w49_V      |     array    |
|w49_V_d1                 | out |   16|  ap_memory |       w49_V      |     array    |
|w49_V_q1                 |  in |   16|  ap_memory |       w49_V      |     array    |
|w49_V_we1                | out |    1|  ap_memory |       w49_V      |     array    |
|ap_clk                   |  in |    1| ap_ctrl_hs |     myproject    | return value |
|ap_rst_n                 |  in |    1| ap_ctrl_hs |     myproject    | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |     myproject    | return value |
|ap_done                  | out |    1| ap_ctrl_hs |     myproject    | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |     myproject    | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |     myproject    | return value |
+-------------------------+-----+-----+------------+------------------+--------------+

