/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [13:0] celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire [26:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [41:0] celloutsig_0_18z;
  wire [9:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [5:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [10:0] celloutsig_0_2z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_12z;
  wire [5:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = !(in_data[171] ? in_data[142] : in_data[180]);
  assign celloutsig_0_9z = !(celloutsig_0_0z ? celloutsig_0_8z : celloutsig_0_8z);
  assign celloutsig_0_22z = ~(celloutsig_0_3z[0] | celloutsig_0_0z);
  assign celloutsig_0_6z = ~celloutsig_0_2z[2];
  assign celloutsig_0_12z = ~((celloutsig_0_6z | celloutsig_0_2z[2]) & (celloutsig_0_5z | celloutsig_0_5z));
  assign celloutsig_0_52z = ~(celloutsig_0_19z[7] ^ celloutsig_0_39z);
  assign celloutsig_0_1z = ~(in_data[63] ^ in_data[23]);
  reg [3:0] _07_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _07_ <= 4'h0;
    else _07_ <= celloutsig_0_11z[5:2];
  assign out_data[35:32] = _07_;
  assign celloutsig_1_18z = in_data[156:154] & { celloutsig_1_12z[5:4], celloutsig_1_0z };
  assign celloutsig_1_7z = { in_data[123:122], celloutsig_1_3z } / { 1'h1, celloutsig_1_5z[6:2], celloutsig_1_2z };
  assign celloutsig_0_2z = in_data[56:46] / { 1'h1, in_data[33:27], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_8z = { celloutsig_0_3z[6:4], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_7z } === { in_data[76:68], celloutsig_0_1z };
  assign celloutsig_1_2z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } >= in_data[174:154];
  assign celloutsig_1_14z = celloutsig_1_13z[3:0] >= celloutsig_1_6z;
  assign celloutsig_0_39z = { celloutsig_0_10z[9:8], celloutsig_0_22z } > { celloutsig_0_26z, celloutsig_0_37z, celloutsig_0_20z };
  assign celloutsig_1_4z = in_data[150:144] > { celloutsig_1_3z[1:0], celloutsig_1_1z };
  assign celloutsig_1_19z = { celloutsig_1_4z, celloutsig_1_1z } > { celloutsig_1_13z[1], celloutsig_1_14z, celloutsig_1_6z };
  assign celloutsig_0_20z = { celloutsig_0_3z[5:2], celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_13z } > { celloutsig_0_16z[26:21], celloutsig_0_7z };
  assign celloutsig_0_26z = { celloutsig_0_10z[11:2], celloutsig_0_25z, celloutsig_0_3z, celloutsig_0_4z } > { celloutsig_0_18z[40:23], celloutsig_0_22z, celloutsig_0_7z };
  assign celloutsig_0_0z = in_data[87:82] <= in_data[94:89];
  assign celloutsig_0_5z = celloutsig_0_3z <= celloutsig_0_3z;
  assign celloutsig_0_37z = celloutsig_0_11z[2:0] && { celloutsig_0_18z[28:27], celloutsig_0_4z };
  assign celloutsig_0_13z = celloutsig_0_7z[2] & ~(in_data[84]);
  assign celloutsig_0_17z = celloutsig_0_1z & ~(celloutsig_0_7z[4]);
  assign celloutsig_1_3z = in_data[157:153] % { 1'h1, celloutsig_1_1z[3:2], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_12z = celloutsig_1_7z[5:0] % { 1'h1, celloutsig_1_7z[2:0], celloutsig_1_2z, celloutsig_1_8z };
  assign celloutsig_0_11z = in_data[63:57] % { 1'h1, in_data[68:65], celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_1_5z = { celloutsig_1_1z[4:1], celloutsig_1_3z, celloutsig_1_0z } % { 1'h1, celloutsig_1_1z[3:0], celloutsig_1_1z };
  assign celloutsig_1_8z = { in_data[112:105], celloutsig_1_7z } != { celloutsig_1_1z[4:2], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_3z = - { in_data[87:82], celloutsig_0_1z };
  assign celloutsig_1_13z = - { celloutsig_1_6z[2:1], celloutsig_1_6z };
  assign celloutsig_0_15z = - celloutsig_0_7z;
  assign celloutsig_1_1z = ~ { in_data[106:103], celloutsig_1_0z };
  assign celloutsig_0_4z = celloutsig_0_3z[5] & celloutsig_0_1z;
  assign celloutsig_1_6z = { celloutsig_1_3z[2:0], celloutsig_1_4z } >> { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_18z = { in_data[68:53], celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_4z } >> { celloutsig_0_16z[24:13], celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_10z };
  assign celloutsig_0_7z = { celloutsig_0_3z[4:1], celloutsig_0_5z } <<< celloutsig_0_2z[7:3];
  assign celloutsig_0_14z = in_data[68:65] <<< celloutsig_0_7z[3:0];
  assign celloutsig_0_10z = { celloutsig_0_3z[6:2], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_9z } >>> { in_data[47:45], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_16z = { celloutsig_0_2z[7:4], celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_10z } >>> { celloutsig_0_10z[5], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_0_19z = { celloutsig_0_2z[6:1], celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_4z } - { celloutsig_0_15z, celloutsig_0_7z };
  assign celloutsig_0_25z = { celloutsig_0_3z[5:1], celloutsig_0_1z } - { celloutsig_0_15z, celloutsig_0_20z };
  assign { out_data[130:128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_52z };
endmodule
