5 9 1 * 0
8 /ptmp/cvs/covered/diags/verilog -t main -vcd fsm4.vcd -o fsm4.cdd -y lib -v fsm4.v -F main
3 0 $root $root NA 0 0
3 0 main main fsm4.v 1 64
2 1 17 d0016 1 32 8 0 0 STATE_IDLE
2 2 17 40008 0 1 400 0 0 state
2 3 17 40016 5 38 600a 1 2
2 4 20 390042 1 32 8 0 0 STATE_IDLE
2 5 20 2c0035 1 32 8 0 0 STATE_HEAD
2 6 20 1b0035 3 1a 20208 4 5 16 2 1faa 1faa faa faa
2 7 20 240027 3 1 c 0 0 head
2 8 20 1c0020 3 1 c 0 0 valid
2 9 20 1c0027 3 8 2024c 7 8 1 2 11102
2 10 20 1b0042 3 19 20288 6 9 16 2 1faa 1faa faa faa
2 11 20 120016 0 1 400 0 0 state
2 12 20 120042 b 38 600a 10 11
2 13 21 390042 1 32 8 0 0 STATE_DATA
2 14 21 2c0035 1 32 8 0 0 STATE_TAIL
2 15 21 1b0035 2 1a 20208 13 14 16 2 faa faa 1faa 1faa
2 16 21 240027 2 1 1c 0 0 tail
2 17 21 1c0020 1 1 18 0 0 valid
2 18 21 1c0027 2 8 2033c 16 17 1 2 11002
2 19 21 1b0042 2 19 202b8 15 18 16 2 faa faa 1faa 1faa
2 20 21 120016 0 1 400 0 0 state
2 21 21 120042 2 38 602a 19 20
2 22 22 390042 1 32 8 0 0 STATE_DATA
2 23 22 2c0035 1 32 8 0 0 STATE_TAIL
2 24 22 1b0035 2 1a 20208 22 23 16 2 faa faa 1faa 1faa
2 25 22 240027 2 1 1c 0 0 tail
2 26 22 1c0020 1 1 18 0 0 valid
2 27 22 1c0027 2 8 2033c 25 26 1 2 11002
2 28 22 1b0042 2 19 202b8 24 27 16 2 faa faa 1faa 1faa
2 29 22 120016 0 1 400 0 0 state
2 30 22 120042 5 38 602a 28 29
2 31 23 390042 1 32 8 0 0 STATE_IDLE
2 32 23 2c0035 1 32 8 0 0 STATE_HEAD
2 33 23 1b0035 2 1a 20208 31 32 16 2 1faa 1faa faa faa
2 34 23 240027 2 1 c 0 0 head
2 35 23 1c0020 2 1 c 0 0 valid
2 36 23 1c0027 2 8 2024c 34 35 1 2 11102
2 37 23 1b0042 2 19 20288 33 36 16 2 1faa 1faa faa faa
2 38 23 120016 0 1 400 0 0 state
2 39 23 120042 2 38 600a 37 38
2 40 23 5000e 1 32 8 0 0 STATE_TAIL
2 41 19 9000d 26 1 a 0 0 state
2 42 23 0 2 2d 2420a 40 41 1 2 1002
2 43 22 5000e 1 32 8 0 0 STATE_DATA
2 44 22 0 7 2d 2020e 43 41 1 2 1102
2 45 21 5000e 1 32 8 0 0 STATE_HEAD
2 46 21 0 9 2d 2020e 45 41 1 2 1102
2 47 20 5000e 1 32 8 0 0 STATE_IDLE
2 48 20 0 14 2d 2020e 47 41 1 2 1102
2 49 16 6000a 2 1 c 0 0 reset
2 50 16 2000c 19 39 e 49 0
2 51 15 110013 32 1 c 0 0 clk
2 52 15 9000f 0 2a 20000 0 0 1 2 2
2 53 15 90013 4c 27 2100a 51 52 1 2 2
2 54 60 7000a 1 0 20004 0 0 1 4 0
2 55 60 10003 0 1 400 0 0 clk
2 56 60 1000a 1 37 1006 54 55
2 57 61 1c001e 31 1 1c 0 0 clk
2 58 61 1b001b 31 1b 2002c 57 0 1 2 1102
2 59 61 150017 0 1 400 0 0 clk
2 60 61 15001e 31 37 602e 58 59
2 61 61 120012 1 0 20008 0 0 32 64 4 0 0 0 0 0 0 0
2 62 61 120012 1 0 20004 0 0 64 0 4 14 0 0 0 0 0 0 0 0 0 0 0 0 0 0
2 63 61 100013 63 2c 2000a 61 62 64 2 aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa
2 64 0 0 8 1 f00a 0 0 state
1 STATE_IDLE 0 80000 1 0 31 0 16 1 1 0 0 0
1 STATE_HEAD 0 80000 1 0 31 0 16 1 0 1 0 0
1 STATE_DATA 0 80000 1 0 31 0 16 1 0 0 1 0
1 STATE_TAIL 0 80000 1 0 31 0 16 1 0 0 0 1
1 clk 8 83000c 1 0 0 0 1 1 1102
1 reset 9 3000c 1 0 0 0 1 1 1002
1 head 10 3000c 1 0 0 0 1 1 1102
1 tail 11 3000c 1 0 0 0 1 1 1102
1 valid 12 3000c 1 0 0 0 1 1 1102
1 state 13 3000c 1 0 15 0 16 1 11aa 11aa 11aa 11aa
4 64 64 64
4 39 53 53
4 42 39 53
4 30 53 53
4 44 30 42
4 21 53 53
4 46 21 44
4 12 53 53
4 48 12 46
4 3 53 53
4 50 3 48
4 53 50 0
4 60 63 63
4 63 60 0
4 56 63 63
6 64 64 1 10,10,06,,010880,,0180,08,01,0880,0108,,0801,0808,81,,,08
