#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon May 15 15:10:34 2023
# Process ID: 7964
# Current directory: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9344 C:\cygwin\home\alexandre\plasma\vhdl\plasma_hw\plasma_hw.xpr
# Log file: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/vivado.log
# Journal file: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1106.027 ; gain = 0.000
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-22:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 1106.027 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B31B1BA
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2509.332 ; gain = 1403.305
set_property PROGRAM.FILE {C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/impl_1/plasma_basys3.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/impl_1/plasma_basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon May 15 16:03:53 2023] Launched synth_1...
Run output will be captured here: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/synth_1/runme.log
[Mon May 15 16:03:53 2023] Launched impl_1...
Run output will be captured here: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon May 15 16:16:46 2023] Launched synth_1...
Run output will be captured here: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/synth_1/runme.log
[Mon May 15 16:16:46 2023] Launched impl_1...
Run output will be captured here: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/impl_1/plasma_basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon May 15 16:27:21 2023] Launched synth_1...
Run output will be captured here: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/synth_1/runme.log
[Mon May 15 16:27:21 2023] Launched impl_1...
Run output will be captured here: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon May 15 16:35:32 2023] Launched synth_1...
Run output will be captured here: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/synth_1/runme.log
[Mon May 15 16:35:32 2023] Launched impl_1...
Run output will be captured here: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/impl_1/plasma_basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon May 15 16:41:08 2023] Launched synth_1...
Run output will be captured here: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/synth_1/runme.log
[Mon May 15 16:41:08 2023] Launched impl_1...
Run output will be captured here: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/impl_1/plasma_basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon May 15 16:57:46 2023] Launched synth_1...
Run output will be captured here: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/synth_1/runme.log
[Mon May 15 16:57:46 2023] Launched impl_1...
Run output will be captured here: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/impl_1/plasma_basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon May 15 17:09:46 2023] Launched synth_1...
Run output will be captured here: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/synth_1/runme.log
[Mon May 15 17:09:46 2023] Launched impl_1...
Run output will be captured here: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/impl_1/plasma_basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon May 15 17:15:20 2023] Launched synth_1...
Run output will be captured here: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/synth_1/runme.log
[Mon May 15 17:15:20 2023] Launched impl_1...
Run output will be captured here: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/impl_1/plasma_basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {38400} CONFIG.Read_Width_A {12} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {P:/MEA4/VHDL/dino_mini.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files c:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files c:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  c:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name VGA_PROM_DINO
set_property -dict [list CONFIG.Component_Name {VGA_PROM_DINO} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {38400} CONFIG.Read_Width_A {12} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {P:/MEA4/VHDL/dino_mini.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips VGA_PROM_DINO]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'VGA_PROM_DINO' to 'VGA_PROM_DINO' is not allowed and is ignored.
generate_target {instantiation_template} [get_files c:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.srcs/sources_1/ip/VGA_PROM_DINO/VGA_PROM_DINO.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'VGA_PROM_DINO'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.srcs/sources_1/ip/VGA_PROM_DINO/VGA_PROM_DINO.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'VGA_PROM_DINO'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'VGA_PROM_DINO'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'VGA_PROM_DINO'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'VGA_PROM_DINO'...
catch { config_ip_cache -export [get_ips -all VGA_PROM_DINO] }
export_ip_user_files -of_objects [get_files c:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.srcs/sources_1/ip/VGA_PROM_DINO/VGA_PROM_DINO.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.srcs/sources_1/ip/VGA_PROM_DINO/VGA_PROM_DINO.xci]
launch_runs VGA_PROM_DINO_synth_1 -jobs 8
[Mon May 15 17:36:10 2023] Launched VGA_PROM_DINO_synth_1...
Run output will be captured here: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/VGA_PROM_DINO_synth_1/runme.log
export_simulation -of_objects [get_files c:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.srcs/sources_1/ip/VGA_PROM_DINO/VGA_PROM_DINO.xci] -directory C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.ip_user_files/sim_scripts -ip_user_files_dir C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.ip_user_files -ipstatic_source_dir C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.cache/compile_simlib/modelsim} {questa=C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.cache/compile_simlib/questa} {riviera=C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.cache/compile_simlib/riviera} {activehdl=C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.srcs/sources_1/new/VGA_PROM.vhd w ]
add_files C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.srcs/sources_1/new/VGA_PROM.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon May 15 18:25:52 2023] Launched synth_1...
Run output will be captured here: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/synth_1/runme.log
[Mon May 15 18:25:52 2023] Launched impl_1...
Run output will be captured here: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon May 15 18:30:52 2023] Launched synth_1...
Run output will be captured here: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/synth_1/runme.log
[Mon May 15 18:30:52 2023] Launched impl_1...
Run output will be captured here: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon May 15 18:36:45 2023] Launched synth_1...
Run output will be captured here: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/synth_1/runme.log
[Mon May 15 18:36:45 2023] Launched impl_1...
Run output will be captured here: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2759.266 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon May 15 18:38:14 2023] Launched synth_1...
Run output will be captured here: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/synth_1/runme.log
[Mon May 15 18:38:14 2023] Launched impl_1...
Run output will be captured here: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon May 15 18:42:35 2023] Launched synth_1...
Run output will be captured here: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/synth_1/runme.log
[Mon May 15 18:42:35 2023] Launched impl_1...
Run output will be captured here: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 2759.266 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/impl_1/plasma_basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 15 18:54:28 2023...
