/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  reg [3:0] _01_;
  wire [3:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire [15:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_14z;
  wire [6:0] celloutsig_0_19z;
  wire [7:0] celloutsig_0_20z;
  wire [2:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [12:0] celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [17:0] celloutsig_1_15z;
  wire [7:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire [24:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = ~(celloutsig_1_3z[0] & in_data[150]);
  assign celloutsig_0_8z = ~(in_data[21] & celloutsig_0_3z[3]);
  assign celloutsig_1_11z = ~celloutsig_1_9z;
  assign celloutsig_0_6z = celloutsig_0_3z[1] ^ in_data[27];
  assign celloutsig_1_9z = celloutsig_1_7z[0] ^ celloutsig_1_1z[1];
  assign celloutsig_0_7z = ~(celloutsig_0_6z ^ in_data[68]);
  assign celloutsig_0_12z = ~(celloutsig_0_6z ^ celloutsig_0_8z);
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 3'h0;
    else _00_ <= celloutsig_0_11z[13:11];
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 4'h0;
    else _01_ <= celloutsig_1_2z[3:0];
  assign celloutsig_1_15z = { in_data[154:151], celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_6z } & { celloutsig_1_1z[10:8], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_12z };
  assign celloutsig_1_7z = { celloutsig_1_0z[7], celloutsig_1_6z } & in_data[132:128];
  assign celloutsig_1_8z = celloutsig_1_1z[10:3] <= { celloutsig_1_4z[1], celloutsig_1_3z, _01_ };
  assign celloutsig_0_4z = { celloutsig_0_0z[1], celloutsig_0_0z } % { 1'h1, celloutsig_0_2z[0], celloutsig_0_2z };
  assign celloutsig_1_3z = in_data[169:167] % { 1'h1, celloutsig_1_2z[5:4] };
  assign celloutsig_1_16z = celloutsig_1_4z[7:0] % { 1'h1, celloutsig_1_4z[5:0], celloutsig_1_11z };
  assign celloutsig_1_6z = celloutsig_1_1z[8:5] % { 1'h1, celloutsig_1_0z[4:2] };
  assign celloutsig_0_0z = in_data[57:54] * in_data[15:12];
  assign celloutsig_0_10z = { celloutsig_0_0z[0], celloutsig_0_5z } * celloutsig_0_9z[7:4];
  assign celloutsig_0_5z = in_data[45] ? { 1'h1, in_data[44:43] } : celloutsig_0_0z[2:0];
  assign celloutsig_1_12z = celloutsig_1_2z[18:15] !== { celloutsig_1_8z, celloutsig_1_3z };
  assign celloutsig_1_18z = celloutsig_1_16z[2:0] !== celloutsig_1_15z[17:15];
  assign celloutsig_1_0z = in_data[161:152] >> in_data[152:143];
  assign celloutsig_1_4z = celloutsig_1_0z[9:1] <<< celloutsig_1_2z[17:9];
  assign celloutsig_0_2z = in_data[89:87] <<< in_data[71:69];
  assign celloutsig_0_3z = { in_data[49:47], celloutsig_0_2z } >>> { celloutsig_0_0z[2:0], celloutsig_0_2z };
  assign celloutsig_0_9z = { celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_0z } >>> { in_data[37:34], celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_1_1z = { celloutsig_1_0z[7], celloutsig_1_0z } >>> in_data[176:166];
  assign celloutsig_1_2z = in_data[173:149] >>> { in_data[187:173], celloutsig_1_0z };
  assign celloutsig_0_20z = { celloutsig_0_14z[4:0], _00_ } ~^ in_data[81:74];
  assign celloutsig_0_11z = in_data[78:63] ^ { celloutsig_0_3z[5:4], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_0_14z = celloutsig_0_9z[11:6] ^ { celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_19z = { celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_12z } ^ { celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_6z };
  assign { out_data[128], out_data[96], out_data[38:32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z, celloutsig_0_20z };
endmodule
