Warning (10268): Verilog HDL information at helloworld.v(13): always construct contains both blocking and non-blocking assignments File: C:/Users/Clement/Desktop/Clement/Work/Code/FPGA/helloworld/helloworld.v Line: 13
