#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon May 18 14:22:02 2020
# Process ID: 4996
# Current directory: C:/Users/ulyzk/Downloads/pes_dhl_ex4/VHDL_Ex3.runs/synth_1
# Command line: vivado.exe -log div16_8_8.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source div16_8_8.tcl
# Log file: C:/Users/ulyzk/Downloads/pes_dhl_ex4/VHDL_Ex3.runs/synth_1/div16_8_8.vds
# Journal file: C:/Users/ulyzk/Downloads/pes_dhl_ex4/VHDL_Ex3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source div16_8_8.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/ulyzk/projects/DHL/ip_repo/axi_divider_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top div16_8_8 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19436 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 471.836 ; gain = 101.867
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'div16_8_8' [C:/Users/ulyzk/Downloads/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd:22]
	Parameter A_WIDTH bound to: 17 - type: integer 
	Parameter B_WIDTH bound to: 8 - type: integer 
	Parameter RESULT_WIDTH bound to: 9 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element a_unsigned_reg was removed.  [C:/Users/ulyzk/Downloads/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd:109]
WARNING: [Synth 8-6014] Unused sequential element a_signed_reg was removed.  [C:/Users/ulyzk/Downloads/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'div16_8_8' (1#1) [C:/Users/ulyzk/Downloads/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd:22]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 527.371 ; gain = 157.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 527.371 ; gain = 157.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 527.371 ; gain = 157.402
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
WARNING: [Synth 8-327] inferring latch for variable 'r_result_reg[1]' [C:/Users/ulyzk/Downloads/pes_dhl_ex4/VHDL_Ex3.data/sources/div16.vhd:96]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 527.371 ; gain = 157.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 18    
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 8     
	   5 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module div16_8_8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 18    
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 8     
	   5 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_en_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_en_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_en_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_en_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_en_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_en_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_en_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_en_reg[1] )
INFO: [Synth 8-3886] merging instance 'r_result_reg[1][1]' (LD) to 'r_result_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'r_result_reg[1][2]' (LD) to 'r_result_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'r_result_reg[1][3]' (LD) to 'r_result_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'r_result_reg[1][4]' (LD) to 'r_result_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'r_result_reg[1][5]' (LD) to 'r_result_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'r_result_reg[1][6]' (LD) to 'r_result_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'r_result_reg[1][7]' (LD) to 'r_result_reg[1][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_result_reg[1][0] )
INFO: [Synth 8-3886] merging instance 'r_shifted_b_reg[1][0]' (FDE) to 'r_shifted_b_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'r_shifted_b_reg[1][1]' (FDE) to 'r_shifted_b_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'r_shifted_b_reg[1][2]' (FDE) to 'r_shifted_b_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'r_shifted_b_reg[1][3]' (FDE) to 'r_shifted_b_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'r_shifted_b_reg[1][4]' (FDE) to 'r_shifted_b_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'r_shifted_b_reg[1][5]' (FDE) to 'r_shifted_b_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'r_shifted_b_reg[1][6]' (FDE) to 'r_shifted_b_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'r_shifted_b_reg[2][0]' (FDE) to 'r_shifted_b_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'r_shifted_b_reg[2][1]' (FDE) to 'r_shifted_b_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'r_shifted_b_reg[2][2]' (FDE) to 'r_shifted_b_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'r_shifted_b_reg[2][3]' (FDE) to 'r_shifted_b_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'r_shifted_b_reg[2][4]' (FDE) to 'r_shifted_b_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'r_shifted_b_reg[2][5]' (FDE) to 'r_shifted_b_reg[2][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_shifted_b_reg[2][15] )
INFO: [Synth 8-3886] merging instance 'r_shifted_b_reg[3][0]' (FDE) to 'r_shifted_b_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'r_shifted_b_reg[3][1]' (FDE) to 'r_shifted_b_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'r_shifted_b_reg[3][2]' (FDE) to 'r_shifted_b_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'r_shifted_b_reg[3][3]' (FDE) to 'r_shifted_b_reg[3][4]'
INFO: [Synth 8-3886] merging instance 'r_shifted_b_reg[3][4]' (FDE) to 'r_shifted_b_reg[3][5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_shifted_b_reg[3][15] )
INFO: [Synth 8-3886] merging instance 'r_shifted_b_reg[4][0]' (FDE) to 'r_shifted_b_reg[4][1]'
INFO: [Synth 8-3886] merging instance 'r_shifted_b_reg[4][1]' (FDE) to 'r_shifted_b_reg[4][2]'
INFO: [Synth 8-3886] merging instance 'r_shifted_b_reg[4][2]' (FDE) to 'r_shifted_b_reg[4][3]'
INFO: [Synth 8-3886] merging instance 'r_shifted_b_reg[4][3]' (FDE) to 'r_shifted_b_reg[4][4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_shifted_b_reg[4][15] )
INFO: [Synth 8-3886] merging instance 'r_shifted_b_reg[5][0]' (FDE) to 'r_shifted_b_reg[5][1]'
INFO: [Synth 8-3886] merging instance 'r_shifted_b_reg[5][1]' (FDE) to 'r_shifted_b_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'r_shifted_b_reg[5][2]' (FDE) to 'r_shifted_b_reg[5][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_shifted_b_reg[5][15] )
INFO: [Synth 8-3886] merging instance 'r_shifted_b_reg[6][0]' (FDE) to 'r_shifted_b_reg[6][1]'
INFO: [Synth 8-3886] merging instance 'r_shifted_b_reg[6][1]' (FDE) to 'r_shifted_b_reg[6][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_shifted_b_reg[6][15] )
INFO: [Synth 8-3886] merging instance 'r_shifted_b_reg[7][0]' (FDE) to 'r_shifted_b_reg[7][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_shifted_b_reg[7][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_shifted_b_reg[8][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_shifted_b_reg[9][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_shifted_b_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_shifted_b_reg[3][14] )
INFO: [Synth 8-3886] merging instance 'r_shifted_b_reg[4][13]' (FDE) to 'r_shifted_b_reg[4][14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_shifted_b_reg[4][14] )
INFO: [Synth 8-3886] merging instance 'r_shifted_b_reg[5][12]' (FDE) to 'r_shifted_b_reg[5][13]'
INFO: [Synth 8-3886] merging instance 'r_shifted_b_reg[5][13]' (FDE) to 'r_shifted_b_reg[5][14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_shifted_b_reg[5][14] )
INFO: [Synth 8-3886] merging instance 'r_shifted_b_reg[6][11]' (FDE) to 'r_shifted_b_reg[6][12]'
INFO: [Synth 8-3886] merging instance 'r_shifted_b_reg[6][12]' (FDE) to 'r_shifted_b_reg[6][13]'
INFO: [Synth 8-3886] merging instance 'r_shifted_b_reg[6][13]' (FDE) to 'r_shifted_b_reg[6][14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_shifted_b_reg[6][14] )
INFO: [Synth 8-3886] merging instance 'r_shifted_b_reg[7][10]' (FDE) to 'r_shifted_b_reg[7][11]'
INFO: [Synth 8-3886] merging instance 'r_shifted_b_reg[7][11]' (FDE) to 'r_shifted_b_reg[7][12]'
INFO: [Synth 8-3886] merging instance 'r_shifted_b_reg[7][12]' (FDE) to 'r_shifted_b_reg[7][13]'
INFO: [Synth 8-3886] merging instance 'r_shifted_b_reg[7][13]' (FDE) to 'r_shifted_b_reg[7][14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_shifted_b_reg[7][14] )
INFO: [Synth 8-3886] merging instance 'r_shifted_b_reg[8][9]' (FDE) to 'r_shifted_b_reg[8][10]'
INFO: [Synth 8-3886] merging instance 'r_shifted_b_reg[8][10]' (FDE) to 'r_shifted_b_reg[8][11]'
INFO: [Synth 8-3886] merging instance 'r_shifted_b_reg[8][11]' (FDE) to 'r_shifted_b_reg[8][12]'
INFO: [Synth 8-3886] merging instance 'r_shifted_b_reg[8][12]' (FDE) to 'r_shifted_b_reg[8][13]'
INFO: [Synth 8-3886] merging instance 'r_shifted_b_reg[8][13]' (FDE) to 'r_shifted_b_reg[8][14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_shifted_b_reg[8][14] )
INFO: [Synth 8-3886] merging instance 'r_shifted_b_reg[9][8]' (FDE) to 'r_shifted_b_reg[9][9]'
INFO: [Synth 8-3886] merging instance 'r_shifted_b_reg[9][9]' (FDE) to 'r_shifted_b_reg[9][10]'
INFO: [Synth 8-3886] merging instance 'r_shifted_b_reg[9][10]' (FDE) to 'r_shifted_b_reg[9][11]'
INFO: [Synth 8-3886] merging instance 'r_shifted_b_reg[9][11]' (FDE) to 'r_shifted_b_reg[9][12]'
INFO: [Synth 8-3886] merging instance 'r_shifted_b_reg[9][12]' (FDE) to 'r_shifted_b_reg[9][13]'
INFO: [Synth 8-3886] merging instance 'r_shifted_b_reg[9][13]' (FDE) to 'r_shifted_b_reg[9][14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_shifted_b_reg[9][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_shifted_b_reg[2][6] )
INFO: [Synth 8-3886] merging instance 'r_shifted_b_reg[3][14]' (FDE) to 'r_shifted_b_reg[3][5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_shifted_b_reg[3][5] )
INFO: [Synth 8-3886] merging instance 'r_shifted_b_reg[4][14]' (FDE) to 'r_shifted_b_reg[4][4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_shifted_b_reg[4][4] )
INFO: [Synth 8-3886] merging instance 'r_shifted_b_reg[5][14]' (FDE) to 'r_shifted_b_reg[5][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_shifted_b_reg[5][3] )
INFO: [Synth 8-3886] merging instance 'r_shifted_b_reg[6][14]' (FDE) to 'r_shifted_b_reg[6][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_shifted_b_reg[6][2] )
INFO: [Synth 8-3886] merging instance 'r_shifted_b_reg[7][14]' (FDE) to 'r_shifted_b_reg[7][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_shifted_b_reg[7][1] )
INFO: [Synth 8-3886] merging instance 'r_shifted_b_reg[8][14]' (FDE) to 'r_shifted_b_reg[8][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_shifted_b_reg[8][0] )
WARNING: [Synth 8-3332] Sequential element (r_result_reg[1][0]) is unused and will be removed from module div16_8_8.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 695.090 ; gain = 325.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 695.090 ; gain = 325.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 695.090 ; gain = 325.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 695.090 ; gain = 325.121
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 695.090 ; gain = 325.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 695.090 ; gain = 325.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 695.090 ; gain = 325.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 695.090 ; gain = 325.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 695.090 ; gain = 325.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|div16_8_8   | r_sign_reg[9]      | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|div16_8_8   | r_result_reg[9][6] | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|div16_8_8   | r_result_reg[9][5] | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|div16_8_8   | r_result_reg[9][4] | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|div16_8_8   | r_result_reg[9][3] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+--------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    54|
|3     |LUT1   |    28|
|4     |LUT2   |    87|
|5     |LUT3   |    79|
|6     |LUT4   |    83|
|7     |LUT5   |     1|
|8     |LUT6   |     3|
|9     |SRL16E |     5|
|10    |FDCE   |    26|
|11    |FDRE   |   222|
|12    |IBUF   |    28|
|13    |OBUF   |     9|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   626|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 695.090 ; gain = 325.121
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 695.090 ; gain = 325.121
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 695.090 ; gain = 325.121
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 799.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
107 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:53 . Memory (MB): peak = 799.117 ; gain = 442.328
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 799.117 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ulyzk/Downloads/pes_dhl_ex4/VHDL_Ex3.runs/synth_1/div16_8_8.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file div16_8_8_utilization_synth.rpt -pb div16_8_8_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 18 14:23:03 2020...
