{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1669757924965 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TEST_PROJECT_1 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"TEST_PROJECT_1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1669757925025 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1669757925121 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1669757925123 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1669757925124 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL_50MHz:inst2\|altpll:altpll_component\|PLL_50MHz_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL_50MHz:inst2\|altpll:altpll_component\|PLL_50MHz_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_50MHz:inst2\|altpll:altpll_component\|PLL_50MHz_altpll:auto_generated\|wire_pll1_clk\[0\] 3 2 0 0 " "Implementing clock multiplication of 3, clock division of 2, and phase shift of 0 degrees (0 ps) for PLL_50MHz:inst2\|altpll:altpll_component\|PLL_50MHz_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_50mhz_altpll.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/db/pll_50mhz_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1669757925251 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_50MHz:inst2\|altpll:altpll_component\|PLL_50MHz_altpll:auto_generated\|wire_pll1_clk\[2\] 12 293 0 0 " "Implementing clock multiplication of 12, clock division of 293, and phase shift of 0 degrees (0 ps) for PLL_50MHz:inst2\|altpll:altpll_component\|PLL_50MHz_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_50mhz_altpll.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/db/pll_50mhz_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/" { { 0 { 0 ""} 0 117 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1669757925251 ""}  } { { "db/pll_50mhz_altpll.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/db/pll_50mhz_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1669757925251 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1669757925811 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1669757925847 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1669757926298 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1669757926298 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1669757926298 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1669757926298 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/" { { 0 { 0 ""} 0 5407 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1669757926328 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/" { { 0 { 0 ""} 0 5409 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1669757926328 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/" { { 0 { 0 ""} 0 5411 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1669757926328 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/" { { 0 { 0 ""} 0 5413 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1669757926328 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/" { { 0 { 0 ""} 0 5415 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1669757926328 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1669757926328 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1669757926334 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1669757926342 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "21 " "TimeQuest Timing Analyzer is analyzing 21 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1669757928190 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TEST_PROJECT_1.sdc " "Synopsys Design Constraints File file not found: 'TEST_PROJECT_1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1669757928198 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1669757928200 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1669757928228 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1669757928302 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1669757928316 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1669757928326 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50MHz~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk_50MHz~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1669757928657 ""}  } { { "TEST_PROJECT_1.bdf" "" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/TEST_PROJECT_1.bdf" { { 976 80 256 992 "clk_50MHz" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_50MHz~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/" { { 0 { 0 ""} 0 5382 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669757928657 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_50MHz:inst2\|altpll:altpll_component\|PLL_50MHz_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL_50MHz:inst2\|altpll:altpll_component\|PLL_50MHz_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1669757928658 ""}  } { { "db/pll_50mhz_altpll.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/db/pll_50mhz_altpll.v" 77 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL_50MHz:inst2|altpll:altpll_component|PLL_50MHz_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669757928658 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_50MHz:inst2\|altpll:altpll_component\|PLL_50MHz_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node PLL_50MHz:inst2\|altpll:altpll_component\|PLL_50MHz_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1669757928658 ""}  } { { "db/pll_50mhz_altpll.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/db/pll_50mhz_altpll.v" 77 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL_50MHz:inst2|altpll:altpll_component|PLL_50MHz_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669757928658 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ARCHIVATOR:inst18\|RLE_CODER:inst14\|delayer:delay_unit\[0\]\|clk_out  " "Automatically promoted node ARCHIVATOR:inst18\|RLE_CODER:inst14\|delayer:delay_unit\[0\]\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1669757928658 ""}  } { { "delayer.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/delayer.v" 8 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[0]|clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/" { { 0 { 0 ""} 0 1067 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669757928658 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ARCHIVATOR:inst18\|RLE_CODER:inst14\|delayer:delay_unit\[10\]\|clk_out  " "Automatically promoted node ARCHIVATOR:inst18\|RLE_CODER:inst14\|delayer:delay_unit\[10\]\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1669757928659 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ARCHIVATOR:inst18\|RLE_CODER:inst14\|delayer:delay_unit\[9\]\|clk_out " "Destination node ARCHIVATOR:inst18\|RLE_CODER:inst14\|delayer:delay_unit\[9\]\|clk_out" {  } { { "delayer.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/delayer.v" 8 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[9]|clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/" { { 0 { 0 ""} 0 2044 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1669757928659 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ARCHIVATOR:inst18\|RLE_CODER:inst14\|delayer:delay_unit\[9\]\|cnt\[1\]~0 " "Destination node ARCHIVATOR:inst18\|RLE_CODER:inst14\|delayer:delay_unit\[9\]\|cnt\[1\]~0" {  } { { "delayer.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/delayer.v" 11 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[9]|cnt[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/" { { 0 { 0 ""} 0 4485 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1669757928659 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ARCHIVATOR:inst18\|RLE_CODER:inst14\|delayer:delay_unit\[9\]\|cnt\[2\]~2 " "Destination node ARCHIVATOR:inst18\|RLE_CODER:inst14\|delayer:delay_unit\[9\]\|cnt\[2\]~2" {  } { { "delayer.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/delayer.v" 11 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[9]|cnt[2]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/" { { 0 { 0 ""} 0 4487 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1669757928659 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1669757928659 ""}  } { { "delayer.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/delayer.v" 8 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[10]|clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/" { { 0 { 0 ""} 0 2038 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669757928659 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ARCHIVATOR:inst18\|RLE_CODER:inst14\|delayer:delay_unit\[11\]\|clk_out  " "Automatically promoted node ARCHIVATOR:inst18\|RLE_CODER:inst14\|delayer:delay_unit\[11\]\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1669757928660 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ARCHIVATOR:inst18\|RLE_CODER:inst14\|delayer:delay_unit\[10\]\|clk_out " "Destination node ARCHIVATOR:inst18\|RLE_CODER:inst14\|delayer:delay_unit\[10\]\|clk_out" {  } { { "delayer.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/delayer.v" 8 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[10]|clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/" { { 0 { 0 ""} 0 2038 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1669757928660 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ARCHIVATOR:inst18\|RLE_CODER:inst14\|delayer:delay_unit\[10\]\|cnt\[1\]~0 " "Destination node ARCHIVATOR:inst18\|RLE_CODER:inst14\|delayer:delay_unit\[10\]\|cnt\[1\]~0" {  } { { "delayer.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/delayer.v" 11 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[10]|cnt[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/" { { 0 { 0 ""} 0 4557 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1669757928660 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ARCHIVATOR:inst18\|RLE_CODER:inst14\|delayer:delay_unit\[10\]\|cnt\[2\]~2 " "Destination node ARCHIVATOR:inst18\|RLE_CODER:inst14\|delayer:delay_unit\[10\]\|cnt\[2\]~2" {  } { { "delayer.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/delayer.v" 11 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[10]|cnt[2]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/" { { 0 { 0 ""} 0 4559 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1669757928660 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1669757928660 ""}  } { { "delayer.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/delayer.v" 8 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[11]|clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/" { { 0 { 0 ""} 0 2032 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669757928660 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ARCHIVATOR:inst18\|RLE_CODER:inst14\|delayer:delay_unit\[12\]\|clk_out  " "Automatically promoted node ARCHIVATOR:inst18\|RLE_CODER:inst14\|delayer:delay_unit\[12\]\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1669757928661 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ARCHIVATOR:inst18\|RLE_CODER:inst14\|delayer:delay_unit\[11\]\|clk_out " "Destination node ARCHIVATOR:inst18\|RLE_CODER:inst14\|delayer:delay_unit\[11\]\|clk_out" {  } { { "delayer.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/delayer.v" 8 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[11]|clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/" { { 0 { 0 ""} 0 2032 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1669757928661 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ARCHIVATOR:inst18\|RLE_CODER:inst14\|delayer:delay_unit\[11\]\|cnt\[1\]~0 " "Destination node ARCHIVATOR:inst18\|RLE_CODER:inst14\|delayer:delay_unit\[11\]\|cnt\[1\]~0" {  } { { "delayer.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/delayer.v" 11 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[11]|cnt[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/" { { 0 { 0 ""} 0 4584 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1669757928661 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ARCHIVATOR:inst18\|RLE_CODER:inst14\|delayer:delay_unit\[11\]\|cnt\[2\]~2 " "Destination node ARCHIVATOR:inst18\|RLE_CODER:inst14\|delayer:delay_unit\[11\]\|cnt\[2\]~2" {  } { { "delayer.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/delayer.v" 11 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[11]|cnt[2]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/" { { 0 { 0 ""} 0 4586 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1669757928661 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1669757928661 ""}  } { { "delayer.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/delayer.v" 8 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[12]|clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/" { { 0 { 0 ""} 0 2026 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669757928661 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ARCHIVATOR:inst18\|RLE_CODER:inst14\|delayer:delay_unit\[13\]\|clk_out  " "Automatically promoted node ARCHIVATOR:inst18\|RLE_CODER:inst14\|delayer:delay_unit\[13\]\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1669757928662 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ARCHIVATOR:inst18\|RLE_CODER:inst14\|delayer:delay_unit\[12\]\|clk_out " "Destination node ARCHIVATOR:inst18\|RLE_CODER:inst14\|delayer:delay_unit\[12\]\|clk_out" {  } { { "delayer.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/delayer.v" 8 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[12]|clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/" { { 0 { 0 ""} 0 2026 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1669757928662 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ARCHIVATOR:inst18\|RLE_CODER:inst14\|delayer:delay_unit\[12\]\|cnt\[0\]~0 " "Destination node ARCHIVATOR:inst18\|RLE_CODER:inst14\|delayer:delay_unit\[12\]\|cnt\[0\]~0" {  } { { "delayer.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/delayer.v" 11 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[12]|cnt[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/" { { 0 { 0 ""} 0 4539 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1669757928662 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ARCHIVATOR:inst18\|RLE_CODER:inst14\|delayer:delay_unit\[12\]\|cnt\[2\]~2 " "Destination node ARCHIVATOR:inst18\|RLE_CODER:inst14\|delayer:delay_unit\[12\]\|cnt\[2\]~2" {  } { { "delayer.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/delayer.v" 11 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[12]|cnt[2]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/" { { 0 { 0 ""} 0 4541 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1669757928662 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1669757928662 ""}  } { { "delayer.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/delayer.v" 8 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[13]|clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/" { { 0 { 0 ""} 0 2020 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669757928662 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ARCHIVATOR:inst18\|RLE_CODER:inst14\|delayer:delay_unit\[14\]\|clk_out  " "Automatically promoted node ARCHIVATOR:inst18\|RLE_CODER:inst14\|delayer:delay_unit\[14\]\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1669757928663 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ARCHIVATOR:inst18\|RLE_CODER:inst14\|delayer:delay_unit\[13\]\|clk_out " "Destination node ARCHIVATOR:inst18\|RLE_CODER:inst14\|delayer:delay_unit\[13\]\|clk_out" {  } { { "delayer.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/delayer.v" 8 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[13]|clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/" { { 0 { 0 ""} 0 2020 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1669757928663 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ARCHIVATOR:inst18\|RLE_CODER:inst14\|delayer:delay_unit\[13\]\|cnt\[2\]~0 " "Destination node ARCHIVATOR:inst18\|RLE_CODER:inst14\|delayer:delay_unit\[13\]\|cnt\[2\]~0" {  } { { "delayer.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/delayer.v" 11 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[13]|cnt[2]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/" { { 0 { 0 ""} 0 4503 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1669757928663 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ARCHIVATOR:inst18\|RLE_CODER:inst14\|delayer:delay_unit\[13\]\|cnt\[2\]~2 " "Destination node ARCHIVATOR:inst18\|RLE_CODER:inst14\|delayer:delay_unit\[13\]\|cnt\[2\]~2" {  } { { "delayer.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/delayer.v" 11 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[13]|cnt[2]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/" { { 0 { 0 ""} 0 4505 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1669757928663 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1669757928663 ""}  } { { "delayer.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/delayer.v" 8 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[14]|clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/" { { 0 { 0 ""} 0 2014 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669757928663 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ARCHIVATOR:inst18\|RLE_CODER:inst14\|delayer:delay_unit\[1\]\|clk_out  " "Automatically promoted node ARCHIVATOR:inst18\|RLE_CODER:inst14\|delayer:delay_unit\[1\]\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1669757928664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ARCHIVATOR:inst18\|RLE_CODER:inst14\|delayer:delay_unit\[0\]\|clk_out " "Destination node ARCHIVATOR:inst18\|RLE_CODER:inst14\|delayer:delay_unit\[0\]\|clk_out" {  } { { "delayer.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/delayer.v" 8 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[0]|clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/" { { 0 { 0 ""} 0 1067 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1669757928664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ARCHIVATOR:inst18\|RLE_CODER:inst14\|delayer:delay_unit\[0\]\|cnt\[2\]~1 " "Destination node ARCHIVATOR:inst18\|RLE_CODER:inst14\|delayer:delay_unit\[0\]\|cnt\[2\]~1" {  } { { "delayer.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/delayer.v" 11 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[0]|cnt[2]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/" { { 0 { 0 ""} 0 4531 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1669757928664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ARCHIVATOR:inst18\|RLE_CODER:inst14\|delayer:delay_unit\[0\]\|cnt\[2\]~3 " "Destination node ARCHIVATOR:inst18\|RLE_CODER:inst14\|delayer:delay_unit\[0\]\|cnt\[2\]~3" {  } { { "delayer.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/delayer.v" 11 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[0]|cnt[2]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/" { { 0 { 0 ""} 0 4533 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1669757928664 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1669757928664 ""}  } { { "delayer.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/delayer.v" 8 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[1]|clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/" { { 0 { 0 ""} 0 2092 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669757928664 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1669757930290 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1669757930306 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1669757930307 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1669757930324 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1669757930344 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1669757930360 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1669757930361 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1669757930376 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1669757931895 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1669757931910 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1669757931910 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669757932484 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1669757934944 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669757939098 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1669757939159 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1669757953901 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:15 " "Fitter placement operations ending: elapsed time is 00:00:15" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669757953902 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1669757955426 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "4e+03 ns 13.4% " "4e+03 ns of routing delay (approximately 13.4% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1669757998513 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "15 " "Router estimated average interconnect usage is 15% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "31 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/" { { 1 { 0 "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1669758001519 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1669758001519 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:54 " "Fitter routing operations ending: elapsed time is 00:01:54" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669758069849 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1669758069851 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1669758069851 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "61.20 " "Total time spent on timing analysis during the Fitter is 61.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1669758070043 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1669758070195 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1669758071920 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1669758072038 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1669758074033 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669758076346 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "18 Cyclone IV E " "18 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nreset_button 2.5 V 25 " "Pin nreset_button uses I/O standard 2.5 V at 25" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { nreset_button } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nreset_button" } } } } { "TEST_PROJECT_1.bdf" "" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/TEST_PROJECT_1.bdf" { { 704 272 448 720 "nreset_button" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nreset_button } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1669758077486 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rx 3.3-V LVTTL 142 " "Pin rx uses I/O standard 3.3-V LVTTL at 142" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rx } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rx" } } } } { "TEST_PROJECT_1.bdf" "" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/TEST_PROJECT_1.bdf" { { 496 888 1064 512 "rx" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/" { { 0 { 0 ""} 0 89 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1669758077486 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "in_word\[10\] 3.3-V LVTTL 52 " "Pin in_word\[10\] uses I/O standard 3.3-V LVTTL at 52" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { in_word[10] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_word\[10\]" } } } } { "TEST_PROJECT_1.bdf" "" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/TEST_PROJECT_1.bdf" { { 184 40 216 200 "in_word" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_word[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1669758077486 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "in_word\[6\] 3.3-V LVTTL 38 " "Pin in_word\[6\] uses I/O standard 3.3-V LVTTL at 38" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { in_word[6] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_word\[6\]" } } } } { "TEST_PROJECT_1.bdf" "" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/TEST_PROJECT_1.bdf" { { 184 40 216 200 "in_word" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_word[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1669758077486 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "in_word\[14\] 3.3-V LVTTL 46 " "Pin in_word\[14\] uses I/O standard 3.3-V LVTTL at 46" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { in_word[14] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_word\[14\]" } } } } { "TEST_PROJECT_1.bdf" "" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/TEST_PROJECT_1.bdf" { { 184 40 216 200 "in_word" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_word[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1669758077486 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "in_word\[2\] 3.3-V LVTTL 31 " "Pin in_word\[2\] uses I/O standard 3.3-V LVTTL at 31" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { in_word[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_word\[2\]" } } } } { "TEST_PROJECT_1.bdf" "" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/TEST_PROJECT_1.bdf" { { 184 40 216 200 "in_word" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_word[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1669758077486 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "in_word\[11\] 3.3-V LVTTL 51 " "Pin in_word\[11\] uses I/O standard 3.3-V LVTTL at 51" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { in_word[11] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_word\[11\]" } } } } { "TEST_PROJECT_1.bdf" "" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/TEST_PROJECT_1.bdf" { { 184 40 216 200 "in_word" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_word[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1669758077486 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "in_word\[7\] 3.3-V LVTTL 39 " "Pin in_word\[7\] uses I/O standard 3.3-V LVTTL at 39" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { in_word[7] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_word\[7\]" } } } } { "TEST_PROJECT_1.bdf" "" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/TEST_PROJECT_1.bdf" { { 184 40 216 200 "in_word" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_word[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1669758077486 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "in_word\[15\] 3.3-V LVTTL 44 " "Pin in_word\[15\] uses I/O standard 3.3-V LVTTL at 44" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { in_word[15] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_word\[15\]" } } } } { "TEST_PROJECT_1.bdf" "" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/TEST_PROJECT_1.bdf" { { 184 40 216 200 "in_word" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_word[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1669758077486 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "in_word\[3\] 3.3-V LVTTL 32 " "Pin in_word\[3\] uses I/O standard 3.3-V LVTTL at 32" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { in_word[3] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_word\[3\]" } } } } { "TEST_PROJECT_1.bdf" "" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/TEST_PROJECT_1.bdf" { { 184 40 216 200 "in_word" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_word[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1669758077486 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "in_word\[9\] 3.3-V LVTTL 53 " "Pin in_word\[9\] uses I/O standard 3.3-V LVTTL at 53" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { in_word[9] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_word\[9\]" } } } } { "TEST_PROJECT_1.bdf" "" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/TEST_PROJECT_1.bdf" { { 184 40 216 200 "in_word" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_word[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1669758077486 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "in_word\[5\] 3.3-V LVTTL 34 " "Pin in_word\[5\] uses I/O standard 3.3-V LVTTL at 34" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { in_word[5] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_word\[5\]" } } } } { "TEST_PROJECT_1.bdf" "" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/TEST_PROJECT_1.bdf" { { 184 40 216 200 "in_word" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_word[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1669758077486 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "in_word\[13\] 3.3-V LVTTL 49 " "Pin in_word\[13\] uses I/O standard 3.3-V LVTTL at 49" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { in_word[13] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_word\[13\]" } } } } { "TEST_PROJECT_1.bdf" "" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/TEST_PROJECT_1.bdf" { { 184 40 216 200 "in_word" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_word[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1669758077486 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "in_word\[1\] 3.3-V LVTTL 30 " "Pin in_word\[1\] uses I/O standard 3.3-V LVTTL at 30" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { in_word[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_word\[1\]" } } } } { "TEST_PROJECT_1.bdf" "" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/TEST_PROJECT_1.bdf" { { 184 40 216 200 "in_word" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_word[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1669758077486 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "in_word\[4\] 3.3-V LVTTL 33 " "Pin in_word\[4\] uses I/O standard 3.3-V LVTTL at 33" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { in_word[4] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_word\[4\]" } } } } { "TEST_PROJECT_1.bdf" "" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/TEST_PROJECT_1.bdf" { { 184 40 216 200 "in_word" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_word[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1669758077486 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "in_word\[8\] 3.3-V LVTTL 54 " "Pin in_word\[8\] uses I/O standard 3.3-V LVTTL at 54" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { in_word[8] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_word\[8\]" } } } } { "TEST_PROJECT_1.bdf" "" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/TEST_PROJECT_1.bdf" { { 184 40 216 200 "in_word" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_word[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1669758077486 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "in_word\[12\] 3.3-V LVTTL 50 " "Pin in_word\[12\] uses I/O standard 3.3-V LVTTL at 50" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { in_word[12] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_word\[12\]" } } } } { "TEST_PROJECT_1.bdf" "" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/TEST_PROJECT_1.bdf" { { 184 40 216 200 "in_word" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_word[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1669758077486 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "in_word\[0\] 3.3-V LVTTL 28 " "Pin in_word\[0\] uses I/O standard 3.3-V LVTTL at 28" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { in_word[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_word\[0\]" } } } } { "TEST_PROJECT_1.bdf" "" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/TEST_PROJECT_1.bdf" { { 184 40 216 200 "in_word" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_word[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1669758077486 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1669758077486 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/output_files/TEST_PROJECT_1.fit.smsg " "Generated suppressed messages file C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/output_files/TEST_PROJECT_1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1669758078061 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4935 " "Peak virtual memory: 4935 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1669758079967 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 00:41:19 2022 " "Processing ended: Wed Nov 30 00:41:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1669758079967 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:36 " "Elapsed time: 00:02:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1669758079967 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:30 " "Total CPU time (on all processors): 00:02:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1669758079967 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1669758079967 ""}
