Project Information                  z:\university\circuitry\lab20\lab20_5.rpt

MAX+plus II Compiler Report File
Version 9.01 07/30/98
Compiled: 02/09/21 18:32:16

Copyright (C) 1988-1998 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input Output Bidir  Memory  Memory  			 LCs
POF       Device          Pins  Pins   Pins   Bits % Utilized  LCs  % Utilized

lab20_5   EPF10K50ETC144-1 21     25     0    256       0  %    112      3  %

User Pins:                 21     25     0  



Project Information                  z:\university\circuitry\lab20\lab20_5.rpt

** PROJECT TIMING MESSAGES **

Warning: Timing characteristics of device EPF10K50ETC144-1 are preliminary


Project Information                  z:\university\circuitry\lab20\lab20_5.rpt

** EMBEDDED ARRAYS **


|cachecell:61|LPM_RAM_DQ:1|altram:sram|content: MEMORY (
               width        =    8;
               depth        =    2;
               segmentsize  =    2;
               mode         = 0;
         )
         OF SEGMENTS (
               |cachecell:61|LPM_RAM_DQ:1|altram:sram|segment0_7,
               |cachecell:61|LPM_RAM_DQ:1|altram:sram|segment0_6,
               |cachecell:61|LPM_RAM_DQ:1|altram:sram|segment0_5,
               |cachecell:61|LPM_RAM_DQ:1|altram:sram|segment0_4,
               |cachecell:61|LPM_RAM_DQ:1|altram:sram|segment0_3,
               |cachecell:61|LPM_RAM_DQ:1|altram:sram|segment0_2,
               |cachecell:61|LPM_RAM_DQ:1|altram:sram|segment0_1,
               |cachecell:61|LPM_RAM_DQ:1|altram:sram|segment0_0
);



|cachecell:61|LPM_RAM_DQ:3|altram:sram|content: MEMORY (
               width        =    8;
               depth        =    2;
               segmentsize  =    2;
               mode         = 0;
         )
         OF SEGMENTS (
               |cachecell:61|LPM_RAM_DQ:3|altram:sram|segment0_7,
               |cachecell:61|LPM_RAM_DQ:3|altram:sram|segment0_6,
               |cachecell:61|LPM_RAM_DQ:3|altram:sram|segment0_5,
               |cachecell:61|LPM_RAM_DQ:3|altram:sram|segment0_4,
               |cachecell:61|LPM_RAM_DQ:3|altram:sram|segment0_3,
               |cachecell:61|LPM_RAM_DQ:3|altram:sram|segment0_2,
               |cachecell:61|LPM_RAM_DQ:3|altram:sram|segment0_1,
               |cachecell:61|LPM_RAM_DQ:3|altram:sram|segment0_0
);



|cachecell:70|LPM_RAM_DQ:1|altram:sram|content: MEMORY (
               width        =    8;
               depth        =    2;
               segmentsize  =    2;
               mode         = 0;
         )
         OF SEGMENTS (
               |cachecell:70|LPM_RAM_DQ:1|altram:sram|segment0_7,
               |cachecell:70|LPM_RAM_DQ:1|altram:sram|segment0_6,
               |cachecell:70|LPM_RAM_DQ:1|altram:sram|segment0_5,
               |cachecell:70|LPM_RAM_DQ:1|altram:sram|segment0_4,
               |cachecell:70|LPM_RAM_DQ:1|altram:sram|segment0_3,
               |cachecell:70|LPM_RAM_DQ:1|altram:sram|segment0_2,
               |cachecell:70|LPM_RAM_DQ:1|altram:sram|segment0_1,
               |cachecell:70|LPM_RAM_DQ:1|altram:sram|segment0_0
);



|cachecell:70|LPM_RAM_DQ:3|altram:sram|content: MEMORY (
               width        =    8;
               depth        =    2;
               segmentsize  =    2;
               mode         = 0;
         )
         OF SEGMENTS (
               |cachecell:70|LPM_RAM_DQ:3|altram:sram|segment0_7,
               |cachecell:70|LPM_RAM_DQ:3|altram:sram|segment0_6,
               |cachecell:70|LPM_RAM_DQ:3|altram:sram|segment0_5,
               |cachecell:70|LPM_RAM_DQ:3|altram:sram|segment0_4,
               |cachecell:70|LPM_RAM_DQ:3|altram:sram|segment0_3,
               |cachecell:70|LPM_RAM_DQ:3|altram:sram|segment0_2,
               |cachecell:70|LPM_RAM_DQ:3|altram:sram|segment0_1,
               |cachecell:70|LPM_RAM_DQ:3|altram:sram|segment0_0
);



|cachecell:71|LPM_RAM_DQ:1|altram:sram|content: MEMORY (
               width        =    8;
               depth        =    2;
               segmentsize  =    2;
               mode         = 0;
         )
         OF SEGMENTS (
               |cachecell:71|LPM_RAM_DQ:1|altram:sram|segment0_7,
               |cachecell:71|LPM_RAM_DQ:1|altram:sram|segment0_6,
               |cachecell:71|LPM_RAM_DQ:1|altram:sram|segment0_5,
               |cachecell:71|LPM_RAM_DQ:1|altram:sram|segment0_4,
               |cachecell:71|LPM_RAM_DQ:1|altram:sram|segment0_3,
               |cachecell:71|LPM_RAM_DQ:1|altram:sram|segment0_2,
               |cachecell:71|LPM_RAM_DQ:1|altram:sram|segment0_1,
               |cachecell:71|LPM_RAM_DQ:1|altram:sram|segment0_0
);



|cachecell:71|LPM_RAM_DQ:3|altram:sram|content: MEMORY (
               width        =    8;
               depth        =    2;
               segmentsize  =    2;
               mode         = 0;
         )
         OF SEGMENTS (
               |cachecell:71|LPM_RAM_DQ:3|altram:sram|segment0_7,
               |cachecell:71|LPM_RAM_DQ:3|altram:sram|segment0_6,
               |cachecell:71|LPM_RAM_DQ:3|altram:sram|segment0_5,
               |cachecell:71|LPM_RAM_DQ:3|altram:sram|segment0_4,
               |cachecell:71|LPM_RAM_DQ:3|altram:sram|segment0_3,
               |cachecell:71|LPM_RAM_DQ:3|altram:sram|segment0_2,
               |cachecell:71|LPM_RAM_DQ:3|altram:sram|segment0_1,
               |cachecell:71|LPM_RAM_DQ:3|altram:sram|segment0_0
);



|cachecell:72|LPM_RAM_DQ:1|altram:sram|content: MEMORY (
               width        =    8;
               depth        =    2;
               segmentsize  =    2;
               mode         = 0;
         )
         OF SEGMENTS (
               |cachecell:72|LPM_RAM_DQ:1|altram:sram|segment0_7,
               |cachecell:72|LPM_RAM_DQ:1|altram:sram|segment0_6,
               |cachecell:72|LPM_RAM_DQ:1|altram:sram|segment0_5,
               |cachecell:72|LPM_RAM_DQ:1|altram:sram|segment0_4,
               |cachecell:72|LPM_RAM_DQ:1|altram:sram|segment0_3,
               |cachecell:72|LPM_RAM_DQ:1|altram:sram|segment0_2,
               |cachecell:72|LPM_RAM_DQ:1|altram:sram|segment0_1,
               |cachecell:72|LPM_RAM_DQ:1|altram:sram|segment0_0
);



|cachecell:72|LPM_RAM_DQ:3|altram:sram|content: MEMORY (
               width        =    8;
               depth        =    2;
               segmentsize  =    2;
               mode         = 0;
         )
         OF SEGMENTS (
               |cachecell:72|LPM_RAM_DQ:3|altram:sram|segment0_7,
               |cachecell:72|LPM_RAM_DQ:3|altram:sram|segment0_6,
               |cachecell:72|LPM_RAM_DQ:3|altram:sram|segment0_5,
               |cachecell:72|LPM_RAM_DQ:3|altram:sram|segment0_4,
               |cachecell:72|LPM_RAM_DQ:3|altram:sram|segment0_3,
               |cachecell:72|LPM_RAM_DQ:3|altram:sram|segment0_2,
               |cachecell:72|LPM_RAM_DQ:3|altram:sram|segment0_1,
               |cachecell:72|LPM_RAM_DQ:3|altram:sram|segment0_0
);



|cachecell:73|LPM_RAM_DQ:1|altram:sram|content: MEMORY (
               width        =    8;
               depth        =    2;
               segmentsize  =    2;
               mode         = 0;
         )
         OF SEGMENTS (
               |cachecell:73|LPM_RAM_DQ:1|altram:sram|segment0_7,
               |cachecell:73|LPM_RAM_DQ:1|altram:sram|segment0_6,
               |cachecell:73|LPM_RAM_DQ:1|altram:sram|segment0_5,
               |cachecell:73|LPM_RAM_DQ:1|altram:sram|segment0_4,
               |cachecell:73|LPM_RAM_DQ:1|altram:sram|segment0_3,
               |cachecell:73|LPM_RAM_DQ:1|altram:sram|segment0_2,
               |cachecell:73|LPM_RAM_DQ:1|altram:sram|segment0_1,
               |cachecell:73|LPM_RAM_DQ:1|altram:sram|segment0_0
);



|cachecell:73|LPM_RAM_DQ:3|altram:sram|content: MEMORY (
               width        =    8;
               depth        =    2;
               segmentsize  =    2;
               mode         = 0;
         )
         OF SEGMENTS (
               |cachecell:73|LPM_RAM_DQ:3|altram:sram|segment0_7,
               |cachecell:73|LPM_RAM_DQ:3|altram:sram|segment0_6,
               |cachecell:73|LPM_RAM_DQ:3|altram:sram|segment0_5,
               |cachecell:73|LPM_RAM_DQ:3|altram:sram|segment0_4,
               |cachecell:73|LPM_RAM_DQ:3|altram:sram|segment0_3,
               |cachecell:73|LPM_RAM_DQ:3|altram:sram|segment0_2,
               |cachecell:73|LPM_RAM_DQ:3|altram:sram|segment0_1,
               |cachecell:73|LPM_RAM_DQ:3|altram:sram|segment0_0
);



|cachecell:64|LPM_RAM_DQ:1|altram:sram|content: MEMORY (
               width        =    8;
               depth        =    2;
               segmentsize  =    2;
               mode         = 0;
         )
         OF SEGMENTS (
               |cachecell:64|LPM_RAM_DQ:1|altram:sram|segment0_7,
               |cachecell:64|LPM_RAM_DQ:1|altram:sram|segment0_6,
               |cachecell:64|LPM_RAM_DQ:1|altram:sram|segment0_5,
               |cachecell:64|LPM_RAM_DQ:1|altram:sram|segment0_4,
               |cachecell:64|LPM_RAM_DQ:1|altram:sram|segment0_3,
               |cachecell:64|LPM_RAM_DQ:1|altram:sram|segment0_2,
               |cachecell:64|LPM_RAM_DQ:1|altram:sram|segment0_1,
               |cachecell:64|LPM_RAM_DQ:1|altram:sram|segment0_0
);



|cachecell:64|LPM_RAM_DQ:3|altram:sram|content: MEMORY (
               width        =    8;
               depth        =    2;
               segmentsize  =    2;
               mode         = 0;
         )
         OF SEGMENTS (
               |cachecell:64|LPM_RAM_DQ:3|altram:sram|segment0_7,
               |cachecell:64|LPM_RAM_DQ:3|altram:sram|segment0_6,
               |cachecell:64|LPM_RAM_DQ:3|altram:sram|segment0_5,
               |cachecell:64|LPM_RAM_DQ:3|altram:sram|segment0_4,
               |cachecell:64|LPM_RAM_DQ:3|altram:sram|segment0_3,
               |cachecell:64|LPM_RAM_DQ:3|altram:sram|segment0_2,
               |cachecell:64|LPM_RAM_DQ:3|altram:sram|segment0_1,
               |cachecell:64|LPM_RAM_DQ:3|altram:sram|segment0_0
);



|cachecell:63|LPM_RAM_DQ:1|altram:sram|content: MEMORY (
               width        =    8;
               depth        =    2;
               segmentsize  =    2;
               mode         = 0;
         )
         OF SEGMENTS (
               |cachecell:63|LPM_RAM_DQ:1|altram:sram|segment0_7,
               |cachecell:63|LPM_RAM_DQ:1|altram:sram|segment0_6,
               |cachecell:63|LPM_RAM_DQ:1|altram:sram|segment0_5,
               |cachecell:63|LPM_RAM_DQ:1|altram:sram|segment0_4,
               |cachecell:63|LPM_RAM_DQ:1|altram:sram|segment0_3,
               |cachecell:63|LPM_RAM_DQ:1|altram:sram|segment0_2,
               |cachecell:63|LPM_RAM_DQ:1|altram:sram|segment0_1,
               |cachecell:63|LPM_RAM_DQ:1|altram:sram|segment0_0
);



|cachecell:63|LPM_RAM_DQ:3|altram:sram|content: MEMORY (
               width        =    8;
               depth        =    2;
               segmentsize  =    2;
               mode         = 0;
         )
         OF SEGMENTS (
               |cachecell:63|LPM_RAM_DQ:3|altram:sram|segment0_7,
               |cachecell:63|LPM_RAM_DQ:3|altram:sram|segment0_6,
               |cachecell:63|LPM_RAM_DQ:3|altram:sram|segment0_5,
               |cachecell:63|LPM_RAM_DQ:3|altram:sram|segment0_4,
               |cachecell:63|LPM_RAM_DQ:3|altram:sram|segment0_3,
               |cachecell:63|LPM_RAM_DQ:3|altram:sram|segment0_2,
               |cachecell:63|LPM_RAM_DQ:3|altram:sram|segment0_1,
               |cachecell:63|LPM_RAM_DQ:3|altram:sram|segment0_0
);



|cachecell:62|LPM_RAM_DQ:1|altram:sram|content: MEMORY (
               width        =    8;
               depth        =    2;
               segmentsize  =    2;
               mode         = 0;
         )
         OF SEGMENTS (
               |cachecell:62|LPM_RAM_DQ:1|altram:sram|segment0_7,
               |cachecell:62|LPM_RAM_DQ:1|altram:sram|segment0_6,
               |cachecell:62|LPM_RAM_DQ:1|altram:sram|segment0_5,
               |cachecell:62|LPM_RAM_DQ:1|altram:sram|segment0_4,
               |cachecell:62|LPM_RAM_DQ:1|altram:sram|segment0_3,
               |cachecell:62|LPM_RAM_DQ:1|altram:sram|segment0_2,
               |cachecell:62|LPM_RAM_DQ:1|altram:sram|segment0_1,
               |cachecell:62|LPM_RAM_DQ:1|altram:sram|segment0_0
);



|cachecell:62|LPM_RAM_DQ:3|altram:sram|content: MEMORY (
               width        =    8;
               depth        =    2;
               segmentsize  =    2;
               mode         = 0;
         )
         OF SEGMENTS (
               |cachecell:62|LPM_RAM_DQ:3|altram:sram|segment0_7,
               |cachecell:62|LPM_RAM_DQ:3|altram:sram|segment0_6,
               |cachecell:62|LPM_RAM_DQ:3|altram:sram|segment0_5,
               |cachecell:62|LPM_RAM_DQ:3|altram:sram|segment0_4,
               |cachecell:62|LPM_RAM_DQ:3|altram:sram|segment0_3,
               |cachecell:62|LPM_RAM_DQ:3|altram:sram|segment0_2,
               |cachecell:62|LPM_RAM_DQ:3|altram:sram|segment0_1,
               |cachecell:62|LPM_RAM_DQ:3|altram:sram|segment0_0
);




Project Information                  z:\university\circuitry\lab20\lab20_5.rpt

** FILE HIERARCHY **



|cachecell:61|
|cachecell:61|lpm_ram_dq:1|
|cachecell:61|lpm_ram_dq:1|altram:sram|
|cachecell:61|lpm_ram_dq:3|
|cachecell:61|lpm_ram_dq:3|altram:sram|
|cachecell:61|lpm_compare:2|
|cachecell:61|lpm_compare:2|comptree:comparator|
|cachecell:61|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|
|cachecell:61|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|
|cachecell:61|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp3|
|cachecell:61|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp2|
|cachecell:61|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp1|
|cachecell:61|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp0|
|cachecell:61|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|
|cachecell:61|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|
|cachecell:61|lpm_compare:2|altshift:aeb_ext_lat_ffs|
|cachecell:61|lpm_compare:2|altshift:agb_ext_lat_ffs|
|cachecell:70|
|cachecell:70|lpm_ram_dq:1|
|cachecell:70|lpm_ram_dq:1|altram:sram|
|cachecell:70|lpm_ram_dq:3|
|cachecell:70|lpm_ram_dq:3|altram:sram|
|cachecell:70|lpm_compare:2|
|cachecell:70|lpm_compare:2|comptree:comparator|
|cachecell:70|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|
|cachecell:70|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|
|cachecell:70|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp3|
|cachecell:70|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp2|
|cachecell:70|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp1|
|cachecell:70|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp0|
|cachecell:70|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|
|cachecell:70|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|
|cachecell:70|lpm_compare:2|altshift:aeb_ext_lat_ffs|
|cachecell:70|lpm_compare:2|altshift:agb_ext_lat_ffs|
|cachecell:71|
|cachecell:71|lpm_ram_dq:1|
|cachecell:71|lpm_ram_dq:1|altram:sram|
|cachecell:71|lpm_ram_dq:3|
|cachecell:71|lpm_ram_dq:3|altram:sram|
|cachecell:71|lpm_compare:2|
|cachecell:71|lpm_compare:2|comptree:comparator|
|cachecell:71|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|
|cachecell:71|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|
|cachecell:71|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp3|
|cachecell:71|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp2|
|cachecell:71|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp1|
|cachecell:71|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp0|
|cachecell:71|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|
|cachecell:71|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|
|cachecell:71|lpm_compare:2|altshift:aeb_ext_lat_ffs|
|cachecell:71|lpm_compare:2|altshift:agb_ext_lat_ffs|
|cachecell:72|
|cachecell:72|lpm_ram_dq:1|
|cachecell:72|lpm_ram_dq:1|altram:sram|
|cachecell:72|lpm_ram_dq:3|
|cachecell:72|lpm_ram_dq:3|altram:sram|
|cachecell:72|lpm_compare:2|
|cachecell:72|lpm_compare:2|comptree:comparator|
|cachecell:72|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|
|cachecell:72|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|
|cachecell:72|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp3|
|cachecell:72|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp2|
|cachecell:72|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp1|
|cachecell:72|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp0|
|cachecell:72|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|
|cachecell:72|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|
|cachecell:72|lpm_compare:2|altshift:aeb_ext_lat_ffs|
|cachecell:72|lpm_compare:2|altshift:agb_ext_lat_ffs|
|cachecell:73|
|cachecell:73|lpm_ram_dq:1|
|cachecell:73|lpm_ram_dq:1|altram:sram|
|cachecell:73|lpm_ram_dq:3|
|cachecell:73|lpm_ram_dq:3|altram:sram|
|cachecell:73|lpm_compare:2|
|cachecell:73|lpm_compare:2|comptree:comparator|
|cachecell:73|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|
|cachecell:73|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|
|cachecell:73|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp3|
|cachecell:73|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp2|
|cachecell:73|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp1|
|cachecell:73|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp0|
|cachecell:73|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|
|cachecell:73|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|
|cachecell:73|lpm_compare:2|altshift:aeb_ext_lat_ffs|
|cachecell:73|lpm_compare:2|altshift:agb_ext_lat_ffs|
|cachecell:64|
|cachecell:64|lpm_ram_dq:1|
|cachecell:64|lpm_ram_dq:1|altram:sram|
|cachecell:64|lpm_ram_dq:3|
|cachecell:64|lpm_ram_dq:3|altram:sram|
|cachecell:64|lpm_compare:2|
|cachecell:64|lpm_compare:2|comptree:comparator|
|cachecell:64|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|
|cachecell:64|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|
|cachecell:64|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp3|
|cachecell:64|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp2|
|cachecell:64|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp1|
|cachecell:64|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp0|
|cachecell:64|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|
|cachecell:64|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|
|cachecell:64|lpm_compare:2|altshift:aeb_ext_lat_ffs|
|cachecell:64|lpm_compare:2|altshift:agb_ext_lat_ffs|
|cachecell:63|
|cachecell:63|lpm_ram_dq:1|
|cachecell:63|lpm_ram_dq:1|altram:sram|
|cachecell:63|lpm_ram_dq:3|
|cachecell:63|lpm_ram_dq:3|altram:sram|
|cachecell:63|lpm_compare:2|
|cachecell:63|lpm_compare:2|comptree:comparator|
|cachecell:63|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|
|cachecell:63|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|
|cachecell:63|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp3|
|cachecell:63|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp2|
|cachecell:63|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp1|
|cachecell:63|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp0|
|cachecell:63|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|
|cachecell:63|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|
|cachecell:63|lpm_compare:2|altshift:aeb_ext_lat_ffs|
|cachecell:63|lpm_compare:2|altshift:agb_ext_lat_ffs|
|cachecell:62|
|cachecell:62|lpm_ram_dq:1|
|cachecell:62|lpm_ram_dq:1|altram:sram|
|cachecell:62|lpm_ram_dq:3|
|cachecell:62|lpm_ram_dq:3|altram:sram|
|cachecell:62|lpm_compare:2|
|cachecell:62|lpm_compare:2|comptree:comparator|
|cachecell:62|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|
|cachecell:62|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|
|cachecell:62|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp3|
|cachecell:62|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp2|
|cachecell:62|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp1|
|cachecell:62|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp0|
|cachecell:62|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|
|cachecell:62|lpm_compare:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|
|cachecell:62|lpm_compare:2|altshift:aeb_ext_lat_ffs|
|cachecell:62|lpm_compare:2|altshift:agb_ext_lat_ffs|
|lpm_mux:75|
|lpm_mux:75|bypassff:sel_latency_ff0|
|lpm_mux:75|altshift:external_latency_ffs|
|lpm_mux:75|muxlut:135|
|lpm_mux:75|muxlut:135|muxlut:43|
|lpm_mux:75|muxlut:135|muxlut:60|
|lpm_mux:75|muxlut:135|muxlut:77|
|lpm_mux:75|muxlut:156|
|lpm_mux:75|muxlut:156|muxlut:43|
|lpm_mux:75|muxlut:156|muxlut:60|
|lpm_mux:75|muxlut:156|muxlut:77|
|lpm_mux:75|muxlut:177|
|lpm_mux:75|muxlut:177|muxlut:43|
|lpm_mux:75|muxlut:177|muxlut:60|
|lpm_mux:75|muxlut:177|muxlut:77|
|lpm_mux:75|muxlut:198|
|lpm_mux:75|muxlut:198|muxlut:43|
|lpm_mux:75|muxlut:198|muxlut:60|
|lpm_mux:75|muxlut:198|muxlut:77|
|lpm_mux:75|muxlut:219|
|lpm_mux:75|muxlut:219|muxlut:43|
|lpm_mux:75|muxlut:219|muxlut:60|
|lpm_mux:75|muxlut:219|muxlut:77|
|lpm_mux:75|muxlut:240|
|lpm_mux:75|muxlut:240|muxlut:43|
|lpm_mux:75|muxlut:240|muxlut:60|
|lpm_mux:75|muxlut:240|muxlut:77|
|lpm_mux:75|muxlut:261|
|lpm_mux:75|muxlut:261|muxlut:43|
|lpm_mux:75|muxlut:261|muxlut:60|
|lpm_mux:75|muxlut:261|muxlut:77|
|lpm_mux:75|muxlut:282|
|lpm_mux:75|muxlut:282|muxlut:43|
|lpm_mux:75|muxlut:282|muxlut:60|
|lpm_mux:75|muxlut:282|muxlut:77|
|lab12_1:77|
|lpm_decode:83|
|lpm_decode:83|altshift:external_latency_ffs|
|lpm_decode:83|declut:decoder|
|busmux:94|
|busmux:94|lpm_mux:52|
|busmux:94|lpm_mux:52|altshift:external_latency_ffs|
|busmux:94|lpm_mux:52|muxlut:75|
|busmux:94|lpm_mux:52|muxlut:88|
|busmux:94|lpm_mux:52|muxlut:101|
|busmux:94|lpm_mux:52|muxlut:114|
|busmux:94|lpm_mux:52|muxlut:127|
|busmux:94|lpm_mux:52|muxlut:140|
|busmux:94|lpm_mux:52|muxlut:153|
|busmux:94|lpm_mux:52|muxlut:166|


Device-Specific Information:         z:\university\circuitry\lab20\lab20_5.rpt
lab20_5

***** Logic for device 'lab20_5' compiled without errors.




Device: EPF10K50ETC144-1

FLEX 10K Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    JTAG User Code                             = 7f
    MultiVolt I/O                              = OFF




           ---------------------------------------------------------
            Report File contains advance information.    
            Specifications for 'EPF10K50ETC144-1' are subject to change.       
            Contact Altera Marketing for availability.    
           ---------------------------------------------------------
                                                                                         
                                                                                         
                R R R R R     R R       R R R   R           R R R R                      
                E E E E E     E E       E E E   E           E E E E                      
                S S S S S   o S S o   o S S S   S         V S S S S                      
                E E E E E   u E E u V u E E E   E         C E E E E     d V d       d d  
                R R R R R   t R R t C t R R R   R   t t t C R R R R   a a C a t r r a a  
                V V V V V G 0 V V 1 C 0 V V V G V G a a a I V V V V   w t C t a e e t t  
                E E E E E N _ E E _ I _ E E E N E N g g g N E E E E w r a I a g s s a a  
                D D D D D D 5 D D 3 O 1 D D D D D D 6 3 4 T D D D D r 0 3 O 1 0 6 2 5 2  
              --------------------------------------------------------------------------_ 
             / 144 142 140 138 136 134 132 130 128 126 124 122 120 118 116 114 112 110   |_ 
            /    143 141 139 137 135 133 131 129 127 125 123 121 119 117 115 113 111 109    | 
      #TCK |  1                                                                         108 | ^DATA0 
^CONF_DONE |  2                                                                         107 | ^DCLK 
     ^nCEO |  3                                                                         106 | ^nCE 
      #TDO |  4                                                                         105 | #TDI 
     VCCIO |  5                                                                         104 | GND 
    VCCINT |  6                                                                         103 | GND 
  RESERVED |  7                                                                         102 | res1 
       hit |  8                                                                         101 | out1_5 
  RESERVED |  9                                                                         100 | out1_0 
    out1_2 | 10                                                                          99 | out1_7 
  RESERVED | 11                                                                          98 | out0_2 
    out1_6 | 12                                                                          97 | out0_3 
  RESERVED | 13                                                                          96 | out0_0 
    out1_1 | 14                                                                          95 | RESERVED 
       GND | 15                                                                          94 | VCCIO 
       GND | 16                                                                          93 | VCCINT 
      read | 17                                                                          92 | RESERVED 
      res4 | 18                                                                          91 | res7 
    out0_4 | 19                            EPF10K50ETC144-1                              90 | res0 
  RESERVED | 20                                                                          89 | RESERVED 
    out0_7 | 21                                                                          88 | RESERVED 
  RESERVED | 22                                                                          87 | RESERVED 
  RESERVED | 23                                                                          86 | RESERVED 
     VCCIO | 24                                                                          85 | GND 
    VCCINT | 25                                                                          84 | GND 
  RESERVED | 26                                                                          83 | RESERVED 
  RESERVED | 27                                                                          82 | res3 
  RESERVED | 28                                                                          81 | RESERVED 
  RESERVED | 29                                                                          80 | RESERVED 
  RESERVED | 30                                                                          79 | res5 
  RESERVED | 31                                                                          78 | RESERVED 
  RESERVED | 32                                                                          77 | ^MSEL0 
  RESERVED | 33                                                                          76 | ^MSEL1 
      #TMS | 34                                                                          75 | VCCINT 
  ^nSTATUS | 35                                                                          74 | ^nCONFIG 
  RESERVED | 36                                                                          73 | awr1 
           |      38  40  42  44  46  48  50  52  54  56  58  60  62  64  66  68  70  72  _| 
            \   37  39  41  43  45  47  49  51  53  55  57  59  61  63  65  67  69  71   | 
             \--------------------------------------------------------------------------- 
                R o R G R R R R V R R R R G R V V t t t G G o R V d R R a G d t d d V R  
                E u E N E E E E C E E E E N E C C a a a N N u E C a E E w N a a a a C E  
                S t S D S S S S C S S S S D S C C g g g D D t S C t S S r D t g t t C S  
                E 1 E   E E E E I E E E E   E I I 2 7 5     0 E I a E E 2   a 1 a a I E  
                R _ R   R R R R O R R R R   R N N           _ R O 7 R R     6   0 4 O R  
                V 4 V   V V V V   V V V V   V T T           6 V     V V               V  
                E   E   E E E E   E E E E   E                 E     E E               E  
                D   D   D D D D   D D D D   D                 D     D D               D  
                                                                                         
                                                                                         


N.C. = Not Connected.
VCCINT = Dedicated power pin, which MUST be connected to VCC (2.5 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (2.5 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs (TMS, TCK, TDI) should be tied to VCC when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.
$ = Pin has PCI I/O option enabled. Pin is neither '5.0 V'- nor '3.3 V'-tolerant. 


Device-Specific Information:         z:\university\circuitry\lab20\lab20_5.rpt
lab20_5

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External  
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect
A8       1/ 8( 12%)   1/ 8( 12%)   0/ 8(  0%)    0/2    0/2       3/22( 13%)   
A10      5/ 8( 62%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2      16/22( 72%)   
A13      1/ 8( 12%)   1/ 8( 12%)   0/ 8(  0%)    0/2    0/2       3/22( 13%)   
A14      1/ 8( 12%)   1/ 8( 12%)   0/ 8(  0%)    0/2    0/2       3/22( 13%)   
A15      1/ 8( 12%)   1/ 8( 12%)   0/ 8(  0%)    0/2    0/2       3/22( 13%)   
A16      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       4/22( 18%)   
B1       7/ 8( 87%)   4/ 8( 50%)   2/ 8( 25%)    0/2    0/2      11/22( 50%)   
B9       3/ 8( 37%)   2/ 8( 25%)   0/ 8(  0%)    0/2    0/2       8/22( 36%)   
B11      6/ 8( 75%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2      19/22( 86%)   
B16      1/ 8( 12%)   1/ 8( 12%)   0/ 8(  0%)    0/2    0/2       3/22( 13%)   
B17      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       4/22( 18%)   
B18      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       2/22(  9%)   
D10      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       4/22( 18%)   
D17      5/ 8( 62%)   1/ 8( 12%)   0/ 8(  0%)    0/2    0/2      16/22( 72%)   
E4       7/ 8( 87%)   2/ 8( 25%)   0/ 8(  0%)    0/2    0/2      13/22( 59%)   
E5       8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2      14/22( 63%)   
E6       7/ 8( 87%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2      13/22( 59%)   
E7       8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2      14/22( 63%)   
E11      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       4/22( 18%)   
E18      5/ 8( 62%)   1/ 8( 12%)   0/ 8(  0%)    0/2    0/2      16/22( 72%)   
F2       3/ 8( 37%)   3/ 8( 37%)   0/ 8(  0%)    0/2    0/2       7/22( 31%)   
F12      5/ 8( 62%)   1/ 8( 12%)   0/ 8(  0%)    0/2    0/2      16/22( 72%)   
F13      1/ 8( 12%)   1/ 8( 12%)   0/ 8(  0%)    0/2    0/2       3/22( 13%)   
F14      1/ 8( 12%)   1/ 8( 12%)   0/ 8(  0%)    0/2    0/2       3/22( 13%)   
F15      1/ 8( 12%)   1/ 8( 12%)   0/ 8(  0%)    0/2    0/2       3/22( 13%)   
F16      1/ 8( 12%)   1/ 8( 12%)   0/ 8(  0%)    0/2    0/2       3/22( 13%)   
F17      1/ 8( 12%)   1/ 8( 12%)   0/ 8(  0%)    0/2    0/2       3/22( 13%)   
F18      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       4/22( 18%)   
G3       3/ 8( 37%)   3/ 8( 37%)   0/ 8(  0%)    0/2    0/2       7/22( 31%)   
G9       1/ 8( 12%)   1/ 8( 12%)   0/ 8(  0%)    0/2    0/2       3/22( 13%)   
G10      1/ 8( 12%)   1/ 8( 12%)   0/ 8(  0%)    0/2    0/2       3/22( 13%)   
G11      1/ 8( 12%)   1/ 8( 12%)   0/ 8(  0%)    0/2    0/2       3/22( 13%)   
G12      1/ 8( 12%)   1/ 8( 12%)   0/ 8(  0%)    0/2    0/2       3/22( 13%)   
G13      1/ 8( 12%)   1/ 8( 12%)   0/ 8(  0%)    0/2    0/2       3/22( 13%)   
G16      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       4/22( 18%)   
G18      5/ 8( 62%)   1/ 8( 12%)   0/ 8(  0%)    0/2    0/2      16/22( 72%)   
H14      5/ 8( 62%)   1/ 8( 12%)   0/ 8(  0%)    0/2    0/2      16/22( 72%)   
H17      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       4/22( 18%)   
I4       1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       4/22( 18%)   
I8       1/ 8( 12%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       0/22(  0%)   
I15      5/ 8( 62%)   1/ 8( 12%)   0/ 8(  0%)    0/2    0/2      16/22( 72%)   


Embedded             Column       Row                                   
Array     Embedded   Interconnect Interconnect         Read/      External  
Block     Cells      Driven       Driven       Clocks  Write    Interconnect
A37     16/16(100%)   6/16( 37%)  13/16( 81%)    0/2    2/6      18/88( 20%)   
B37     16/16(100%)   7/16( 43%)  13/16( 81%)    0/2    2/6      18/88( 20%)   
D37     16/16(100%)   8/16( 50%)   8/16( 50%)    0/2    2/6      18/88( 20%)   
E37     16/16(100%)   0/16(  0%)  16/16(100%)    0/2    2/6      18/88( 20%)   
F37     16/16(100%)   0/16(  0%)  16/16(100%)    0/2    2/6      18/88( 20%)   
G37     16/16(100%)   0/16(  0%)  16/16(100%)    0/2    2/6      18/88( 20%)   
H37     16/16(100%)   8/16( 50%)   8/16( 50%)    0/2    2/6      18/88( 20%)   
I37     16/16(100%)   8/16( 50%)   9/16( 56%)    0/2    2/6      18/88( 20%)   


Total dedicated input pins used:                 6/6      (100%)
Total I/O pins used:                            40/96     ( 41%)
Total logic cells used:                        112/2880   (  3%)
Total embedded cells used:                     128/160    ( 80%)
Total EABs used:                                 8/10     ( 80%)
Average fan-in:                                 3.56/4    ( 89%)
Total fan-in:                                 399/11520   (  3%)

Total input pins required:                      21
Total input I/O cell registers required:         0
Total output pins required:                     25
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                    112
Total flipflops required:                        0
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0
Total single-pin Clock Enables required:         0
Total single-pin Output Enables required:        0

Synthesized logic cells:                        68/2880   (  2%)

Logic Cell and Embedded Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  13  14  15  16  17  18  EA  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  Total(LC/EC)
 A:      0   0   0   0   0   0   0   1   0   5   0   0   1   1   1   1   0   0  16   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     10/16 
 B:      7   0   0   0   0   0   0   0   3   0   6   0   0   0   0   1   1   1  16   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     19/16 
 C:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 D:      0   0   0   0   0   0   0   0   0   1   0   0   0   0   0   0   5   0  16   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      6/16 
 E:      0   0   0   7   8   7   8   0   0   0   1   0   0   0   0   0   0   5  16   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     36/16 
 F:      0   3   0   0   0   0   0   0   0   0   0   5   1   1   1   1   1   1  16   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     14/16 
 G:      0   0   3   0   0   0   0   0   1   1   1   1   1   0   0   1   0   5  16   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     14/16 
 H:      0   0   0   0   0   0   0   0   0   0   0   0   0   5   0   0   1   0  16   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      6/16 
 I:      0   0   0   1   0   0   0   1   0   0   0   0   0   0   5   0   0   0  16   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      7/16 
 J:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  

Total:   7   3   3   8   8   7   8   2   4   7   8   6   3   7   7   4   8  12 128   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0    112/128



Device-Specific Information:         z:\university\circuitry\lab20\lab20_5.rpt
lab20_5

** INPUTS **

                                                    Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
 117      -     -    -    08      INPUT                 0    0    0    8  awr0
  73      -     -    -    01      INPUT                 0    0    0    8  awr1
  65      -     -    -    09      INPUT                 0    0    0    8  awr2
  69      -     -    -    06      INPUT                 0    0    0    8  data0
 114      -     -    -    06      INPUT                 0    0    0    8  data1
 109      -     -    -    01      INPUT                 0    0    0    8  data2
 116      -     -    -    07      INPUT                 0    0    0    8  data3
  70      -     -    -    05      INPUT                 0    0    0    8  data4
 110      -     -    -    02      INPUT                 0    0    0    8  data5
  67      -     -    -    08      INPUT                 0    0    0    8  data6
  62      -     -    -    12      INPUT                 0    0    0    8  data7
  17      -     -    E    --      INPUT                 0    0    0    8  read
 113      -     -    -    05      INPUT                 0    0    0   16  tag0
  68      -     -    -    07      INPUT                 0    0    0   16  tag1
  54      -     -    -    --      INPUT                 0    0    0   16  tag2
 125      -     -    -    --      INPUT                 0    0    0   16  tag3
 124      -     -    -    --      INPUT                 0    0    0   16  tag4
  56      -     -    -    --      INPUT                 0    0    0   16  tag5
 126      -     -    -    --      INPUT                 0    0    0   16  tag6
  55      -     -    -    --      INPUT                 0    0    0   16  tag7
 118      -     -    -    09      INPUT                 0    0    0    8  wr


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
* = PCI I/O is enabled
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:         z:\university\circuitry\lab20\lab20_5.rpt
lab20_5

** OUTPUTS **

       Fed By Fed By                                Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   8      -     -    B    --     OUTPUT                 0    1    0    0  hit
  96      -     -    C    --     OUTPUT                 0    1    0    0  out0_0
 133      -     -    -    28     OUTPUT                 0    1    0    0  out0_1
  98      -     -    B    --     OUTPUT                 0    1    0    0  out0_2
  97      -     -    B    --     OUTPUT                 0    1    0    0  out0_3
  19      -     -    E    --     OUTPUT                 0    1    0    0  out0_4
 138      -     -    -    31     OUTPUT                 0    1    0    0  out0_5
  59      -     -    -    17     OUTPUT                 0    1    0    0  out0_6
  21      -     -    F    --     OUTPUT                 0    1    0    0  out0_7
 100      -     -    A    --     OUTPUT                 0    1    0    0  out1_0
  14      -     -    D    --     OUTPUT                 0    1    0    0  out1_1
  10      -     -    C    --     OUTPUT                 0    1    0    0  out1_2
 135      -     -    -    29     OUTPUT                 0    1    0    0  out1_3
  38      -     -    -    34     OUTPUT                 0    1    0    0  out1_4
 101      -     -    A    --     OUTPUT                 0    1    0    0  out1_5
  12      -     -    D    --     OUTPUT                 0    1    0    0  out1_6
  99      -     -    A    --     OUTPUT                 0    1    0    0  out1_7
  90      -     -    E    --     OUTPUT                 0    1    0    0  res0
 102      -     -    A    --     OUTPUT                 0    1    0    0  res1
 111      -     -    -    03     OUTPUT                 0    1    0    0  res2
  82      -     -    H    --     OUTPUT                 0    1    0    0  res3
  18      -     -    E    --     OUTPUT                 0    1    0    0  res4
  79      -     -    J    --     OUTPUT                 0    1    0    0  res5
 112      -     -    -    04     OUTPUT                 0    1    0    0  res6
  91      -     -    E    --     OUTPUT                 0    1    0    0  res7


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
* = PCI I/O is enabled
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:         z:\university\circuitry\lab20\lab20_5.rpt
lab20_5

** BURIED LOGIC **

                                                    Fan-In    Fan-Out
 IOC     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      8     -    E    05        OR2                1    2    1    0  |BUSMUX:94|lpm_mux:52|muxlut:75|:38
   -      1     -    E    05        OR2                1    2    1    0  |BUSMUX:94|lpm_mux:52|muxlut:88|:38
   -      2     -    E    04        OR2                1    2    1    0  |BUSMUX:94|lpm_mux:52|muxlut:101|:38
   -      8     -    E    07        OR2                1    2    1    0  |BUSMUX:94|lpm_mux:52|muxlut:114|:38
   -      5     -    E    07        OR2                1    2    1    0  |BUSMUX:94|lpm_mux:52|muxlut:127|:38
   -      6     -    E    06        OR2                1    2    1    0  |BUSMUX:94|lpm_mux:52|muxlut:140|:38
   -      1     -    E    04        OR2                1    2    1    0  |BUSMUX:94|lpm_mux:52|muxlut:153|:38
   -      5     -    E    06        OR2                1    2    1    0  |BUSMUX:94|lpm_mux:52|muxlut:166|:38
   -      6     -    B    11        OR2    s           2    2    0    1  |cachecell:61|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~1
   -      4     -    B    11        OR2    s           2    2    0    1  |cachecell:61|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~2
   -      3     -    B    11        OR2    s           2    2    0    1  |cachecell:61|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~3
   -      2     -    B    11        OR2    s           2    2    0    1  |cachecell:61|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~4
   -      1     -    B    11       AND2                0    4    0    1  |cachecell:61|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|:47
   -      -     5    B    --   MEM_SGMT                1    2    0    1  |cachecell:61|LPM_RAM_DQ:1|altram:sram|segment0_0
   -      -    14    B    --   MEM_SGMT                1    2    0    1  |cachecell:61|LPM_RAM_DQ:1|altram:sram|segment0_1
   -      -     7    B    --   MEM_SGMT                1    2    0    1  |cachecell:61|LPM_RAM_DQ:1|altram:sram|segment0_2
   -      -    15    B    --   MEM_SGMT                1    2    0    1  |cachecell:61|LPM_RAM_DQ:1|altram:sram|segment0_3
   -      -     6    B    --   MEM_SGMT                1    2    0    1  |cachecell:61|LPM_RAM_DQ:1|altram:sram|segment0_4
   -      -    16    B    --   MEM_SGMT                1    2    0    1  |cachecell:61|LPM_RAM_DQ:1|altram:sram|segment0_5
   -      -     8    B    --   MEM_SGMT                1    2    0    1  |cachecell:61|LPM_RAM_DQ:1|altram:sram|segment0_6
   -      -    13    B    --   MEM_SGMT                1    2    0    1  |cachecell:61|LPM_RAM_DQ:1|altram:sram|segment0_7
   -      -     2    B    --   MEM_SGMT                1    2    1    1  |cachecell:61|LPM_RAM_DQ:3|altram:sram|segment0_0
   -      -    10    B    --   MEM_SGMT                1    2    1    1  |cachecell:61|LPM_RAM_DQ:3|altram:sram|segment0_1
   -      -     1    B    --   MEM_SGMT                1    2    1    1  |cachecell:61|LPM_RAM_DQ:3|altram:sram|segment0_2
   -      -     9    B    --   MEM_SGMT                1    2    1    1  |cachecell:61|LPM_RAM_DQ:3|altram:sram|segment0_3
   -      -     3    B    --   MEM_SGMT                1    2    1    1  |cachecell:61|LPM_RAM_DQ:3|altram:sram|segment0_4
   -      -    11    B    --   MEM_SGMT                1    2    1    1  |cachecell:61|LPM_RAM_DQ:3|altram:sram|segment0_5
   -      -     4    B    --   MEM_SGMT                1    2    1    1  |cachecell:61|LPM_RAM_DQ:3|altram:sram|segment0_6
   -      -    12    B    --   MEM_SGMT                1    2    1    1  |cachecell:61|LPM_RAM_DQ:3|altram:sram|segment0_7
   -      4     -    A    10        OR2    s           2    2    0    1  |cachecell:62|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~1
   -      3     -    A    10        OR2    s           2    2    0    1  |cachecell:62|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~2
   -      2     -    A    10        OR2    s           2    2    0    1  |cachecell:62|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~3
   -      1     -    A    10        OR2    s           2    2    0    1  |cachecell:62|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~4
   -      7     -    A    10       AND2                0    4    0   10  |cachecell:62|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|:47
   -      -     7    A    --   MEM_SGMT                1    2    0    1  |cachecell:62|LPM_RAM_DQ:1|altram:sram|segment0_0
   -      -    12    A    --   MEM_SGMT                1    2    0    1  |cachecell:62|LPM_RAM_DQ:1|altram:sram|segment0_1
   -      -     5    A    --   MEM_SGMT                1    2    0    1  |cachecell:62|LPM_RAM_DQ:1|altram:sram|segment0_2
   -      -    14    A    --   MEM_SGMT                1    2    0    1  |cachecell:62|LPM_RAM_DQ:1|altram:sram|segment0_3
   -      -     6    A    --   MEM_SGMT                1    2    0    1  |cachecell:62|LPM_RAM_DQ:1|altram:sram|segment0_4
   -      -    15    A    --   MEM_SGMT                1    2    0    1  |cachecell:62|LPM_RAM_DQ:1|altram:sram|segment0_5
   -      -     8    A    --   MEM_SGMT                1    2    0    1  |cachecell:62|LPM_RAM_DQ:1|altram:sram|segment0_6
   -      -    16    A    --   MEM_SGMT                1    2    0    1  |cachecell:62|LPM_RAM_DQ:1|altram:sram|segment0_7
   -      -     2    A    --   MEM_SGMT                1    2    1    1  |cachecell:62|LPM_RAM_DQ:3|altram:sram|segment0_0
   -      -    11    A    --   MEM_SGMT                1    2    1    1  |cachecell:62|LPM_RAM_DQ:3|altram:sram|segment0_1
   -      -     4    A    --   MEM_SGMT                1    2    1    1  |cachecell:62|LPM_RAM_DQ:3|altram:sram|segment0_2
   -      -    10    A    --   MEM_SGMT                1    2    1    1  |cachecell:62|LPM_RAM_DQ:3|altram:sram|segment0_3
   -      -     3    A    --   MEM_SGMT                1    2    1    1  |cachecell:62|LPM_RAM_DQ:3|altram:sram|segment0_4
   -      -     9    A    --   MEM_SGMT                1    2    1    1  |cachecell:62|LPM_RAM_DQ:3|altram:sram|segment0_5
   -      -     1    A    --   MEM_SGMT                1    2    1    1  |cachecell:62|LPM_RAM_DQ:3|altram:sram|segment0_6
   -      -    13    A    --   MEM_SGMT                1    2    1    1  |cachecell:62|LPM_RAM_DQ:3|altram:sram|segment0_7
   -      5     -    H    14        OR2    s   !       2    2    0    1  |cachecell:63|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~1
   -      1     -    H    14        OR2    s   !       2    2    0    1  |cachecell:63|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~2
   -      2     -    H    14        OR2    s   !       2    2    0    1  |cachecell:63|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~3
   -      3     -    H    14        OR2    s   !       2    2    0    1  |cachecell:63|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~4
   -      4     -    H    14       AND2                0    4    0    2  |cachecell:63|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|:47
   -      -     1    H    --   MEM_SGMT                1    2    0    1  |cachecell:63|LPM_RAM_DQ:1|altram:sram|segment0_0
   -      -    11    H    --   MEM_SGMT                1    2    0    1  |cachecell:63|LPM_RAM_DQ:1|altram:sram|segment0_1
   -      -     3    H    --   MEM_SGMT                1    2    0    1  |cachecell:63|LPM_RAM_DQ:1|altram:sram|segment0_2
   -      -    14    H    --   MEM_SGMT                1    2    0    1  |cachecell:63|LPM_RAM_DQ:1|altram:sram|segment0_3
   -      -     4    H    --   MEM_SGMT                1    2    0    1  |cachecell:63|LPM_RAM_DQ:1|altram:sram|segment0_4
   -      -    15    H    --   MEM_SGMT                1    2    0    1  |cachecell:63|LPM_RAM_DQ:1|altram:sram|segment0_5
   -      -     7    H    --   MEM_SGMT                1    2    0    1  |cachecell:63|LPM_RAM_DQ:1|altram:sram|segment0_6
   -      -    16    H    --   MEM_SGMT                1    2    0    1  |cachecell:63|LPM_RAM_DQ:1|altram:sram|segment0_7
   -      -     6    H    --   MEM_SGMT                1    2    0    1  |cachecell:63|LPM_RAM_DQ:3|altram:sram|segment0_0
   -      -    12    H    --   MEM_SGMT                1    2    0    1  |cachecell:63|LPM_RAM_DQ:3|altram:sram|segment0_1
   -      -     8    H    --   MEM_SGMT                1    2    0    1  |cachecell:63|LPM_RAM_DQ:3|altram:sram|segment0_2
   -      -    10    H    --   MEM_SGMT                1    2    0    1  |cachecell:63|LPM_RAM_DQ:3|altram:sram|segment0_3
   -      -     2    H    --   MEM_SGMT                1    2    0    1  |cachecell:63|LPM_RAM_DQ:3|altram:sram|segment0_4
   -      -    13    H    --   MEM_SGMT                1    2    0    1  |cachecell:63|LPM_RAM_DQ:3|altram:sram|segment0_5
   -      -     5    H    --   MEM_SGMT                1    2    0    1  |cachecell:63|LPM_RAM_DQ:3|altram:sram|segment0_6
   -      -     9    H    --   MEM_SGMT                1    2    0    1  |cachecell:63|LPM_RAM_DQ:3|altram:sram|segment0_7
   -      5     -    G    18        OR2    s           2    2    0    1  |cachecell:64|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~1
   -      4     -    G    18        OR2    s           2    2    0    1  |cachecell:64|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~2
   -      2     -    G    18        OR2    s           2    2    0    1  |cachecell:64|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~3
   -      3     -    G    18        OR2    s           2    2    0    1  |cachecell:64|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~4
   -      1     -    G    18       AND2                0    4    0    2  |cachecell:64|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|:47
   -      -     7    G    --   MEM_SGMT                1    2    0    1  |cachecell:64|LPM_RAM_DQ:1|altram:sram|segment0_0
   -      -    16    G    --   MEM_SGMT                1    2    0    1  |cachecell:64|LPM_RAM_DQ:1|altram:sram|segment0_1
   -      -     1    G    --   MEM_SGMT                1    2    0    1  |cachecell:64|LPM_RAM_DQ:1|altram:sram|segment0_2
   -      -     9    G    --   MEM_SGMT                1    2    0    1  |cachecell:64|LPM_RAM_DQ:1|altram:sram|segment0_3
   -      -     2    G    --   MEM_SGMT                1    2    0    1  |cachecell:64|LPM_RAM_DQ:1|altram:sram|segment0_4
   -      -    10    G    --   MEM_SGMT                1    2    0    1  |cachecell:64|LPM_RAM_DQ:1|altram:sram|segment0_5
   -      -     3    G    --   MEM_SGMT                1    2    0    1  |cachecell:64|LPM_RAM_DQ:1|altram:sram|segment0_6
   -      -    11    G    --   MEM_SGMT                1    2    0    1  |cachecell:64|LPM_RAM_DQ:1|altram:sram|segment0_7
   -      -     4    G    --   MEM_SGMT                1    2    0    1  |cachecell:64|LPM_RAM_DQ:3|altram:sram|segment0_0
   -      -    12    G    --   MEM_SGMT                1    2    0    1  |cachecell:64|LPM_RAM_DQ:3|altram:sram|segment0_1
   -      -     5    G    --   MEM_SGMT                1    2    0    1  |cachecell:64|LPM_RAM_DQ:3|altram:sram|segment0_2
   -      -    13    G    --   MEM_SGMT                1    2    0    1  |cachecell:64|LPM_RAM_DQ:3|altram:sram|segment0_3
   -      -     6    G    --   MEM_SGMT                1    2    0    1  |cachecell:64|LPM_RAM_DQ:3|altram:sram|segment0_4
   -      -    14    G    --   MEM_SGMT                1    2    0    1  |cachecell:64|LPM_RAM_DQ:3|altram:sram|segment0_5
   -      -     8    G    --   MEM_SGMT                1    2    0    1  |cachecell:64|LPM_RAM_DQ:3|altram:sram|segment0_6
   -      -    15    G    --   MEM_SGMT                1    2    0    1  |cachecell:64|LPM_RAM_DQ:3|altram:sram|segment0_7
   -      3     -    I    15        OR2    s           2    2    0    1  |cachecell:70|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~1
   -      4     -    I    15        OR2    s           2    2    0    1  |cachecell:70|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~2
   -      5     -    I    15        OR2    s           2    2    0    1  |cachecell:70|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~3
   -      2     -    I    15        OR2    s           2    2    0    1  |cachecell:70|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~4
   -      1     -    I    15       AND2                0    4    0    2  |cachecell:70|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|:47
   -      -     4    I    --   MEM_SGMT                1    2    0    1  |cachecell:70|LPM_RAM_DQ:1|altram:sram|segment0_0
   -      -    11    I    --   MEM_SGMT                1    2    0    1  |cachecell:70|LPM_RAM_DQ:1|altram:sram|segment0_1
   -      -     3    I    --   MEM_SGMT                1    2    0    1  |cachecell:70|LPM_RAM_DQ:1|altram:sram|segment0_2
   -      -     9    I    --   MEM_SGMT                1    2    0    1  |cachecell:70|LPM_RAM_DQ:1|altram:sram|segment0_3
   -      -     1    I    --   MEM_SGMT                1    2    0    1  |cachecell:70|LPM_RAM_DQ:1|altram:sram|segment0_4
   -      -    10    I    --   MEM_SGMT                1    2    0    1  |cachecell:70|LPM_RAM_DQ:1|altram:sram|segment0_5
   -      -     2    I    --   MEM_SGMT                1    2    0    1  |cachecell:70|LPM_RAM_DQ:1|altram:sram|segment0_6
   -      -    12    I    --   MEM_SGMT                1    2    0    1  |cachecell:70|LPM_RAM_DQ:1|altram:sram|segment0_7
   -      -     5    I    --   MEM_SGMT                1    2    0    1  |cachecell:70|LPM_RAM_DQ:3|altram:sram|segment0_0
   -      -    13    I    --   MEM_SGMT                1    2    0    1  |cachecell:70|LPM_RAM_DQ:3|altram:sram|segment0_1
   -      -     6    I    --   MEM_SGMT                1    2    0    1  |cachecell:70|LPM_RAM_DQ:3|altram:sram|segment0_2
   -      -    14    I    --   MEM_SGMT                1    2    0    1  |cachecell:70|LPM_RAM_DQ:3|altram:sram|segment0_3
   -      -     7    I    --   MEM_SGMT                1    2    0    1  |cachecell:70|LPM_RAM_DQ:3|altram:sram|segment0_4
   -      -    15    I    --   MEM_SGMT                1    2    0    1  |cachecell:70|LPM_RAM_DQ:3|altram:sram|segment0_5
   -      -     8    I    --   MEM_SGMT                1    2    0    1  |cachecell:70|LPM_RAM_DQ:3|altram:sram|segment0_6
   -      -    16    I    --   MEM_SGMT                1    2    0    1  |cachecell:70|LPM_RAM_DQ:3|altram:sram|segment0_7
   -      1     -    E    18        OR2    s   !       2    2    0    1  |cachecell:71|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~1
   -      4     -    E    18        OR2    s   !       2    2    0    1  |cachecell:71|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~2
   -      3     -    E    18        OR2    s   !       2    2    0    1  |cachecell:71|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~3
   -      2     -    E    18        OR2    s   !       2    2    0    1  |cachecell:71|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~4
   -      6     -    E    18       AND2                0    4    0    2  |cachecell:71|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|:47
   -      -     7    E    --   MEM_SGMT                1    2    0    1  |cachecell:71|LPM_RAM_DQ:1|altram:sram|segment0_0
   -      -    15    E    --   MEM_SGMT                1    2    0    1  |cachecell:71|LPM_RAM_DQ:1|altram:sram|segment0_1
   -      -     8    E    --   MEM_SGMT                1    2    0    1  |cachecell:71|LPM_RAM_DQ:1|altram:sram|segment0_2
   -      -    16    E    --   MEM_SGMT                1    2    0    1  |cachecell:71|LPM_RAM_DQ:1|altram:sram|segment0_3
   -      -     6    E    --   MEM_SGMT                1    2    0    1  |cachecell:71|LPM_RAM_DQ:1|altram:sram|segment0_4
   -      -    14    E    --   MEM_SGMT                1    2    0    1  |cachecell:71|LPM_RAM_DQ:1|altram:sram|segment0_5
   -      -     1    E    --   MEM_SGMT                1    2    0    1  |cachecell:71|LPM_RAM_DQ:1|altram:sram|segment0_6
   -      -     9    E    --   MEM_SGMT                1    2    0    1  |cachecell:71|LPM_RAM_DQ:1|altram:sram|segment0_7
   -      -     2    E    --   MEM_SGMT                1    2    0    1  |cachecell:71|LPM_RAM_DQ:3|altram:sram|segment0_0
   -      -    10    E    --   MEM_SGMT                1    2    0    1  |cachecell:71|LPM_RAM_DQ:3|altram:sram|segment0_1
   -      -     3    E    --   MEM_SGMT                1    2    0    1  |cachecell:71|LPM_RAM_DQ:3|altram:sram|segment0_2
   -      -    11    E    --   MEM_SGMT                1    2    0    1  |cachecell:71|LPM_RAM_DQ:3|altram:sram|segment0_3
   -      -     4    E    --   MEM_SGMT                1    2    0    1  |cachecell:71|LPM_RAM_DQ:3|altram:sram|segment0_4
   -      -    12    E    --   MEM_SGMT                1    2    0    1  |cachecell:71|LPM_RAM_DQ:3|altram:sram|segment0_5
   -      -     5    E    --   MEM_SGMT                1    2    0    1  |cachecell:71|LPM_RAM_DQ:3|altram:sram|segment0_6
   -      -    13    E    --   MEM_SGMT                1    2    0    1  |cachecell:71|LPM_RAM_DQ:3|altram:sram|segment0_7
   -      5     -    F    12        OR2    s           2    2    0    1  |cachecell:72|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~1
   -      4     -    F    12        OR2    s           2    2    0    1  |cachecell:72|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~2
   -      2     -    F    12        OR2    s           2    2    0    1  |cachecell:72|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~3
   -      1     -    F    12        OR2    s           2    2    0    1  |cachecell:72|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~4
   -      3     -    F    12       AND2                0    4    0    3  |cachecell:72|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|:47
   -      -     2    F    --   MEM_SGMT                1    2    0    1  |cachecell:72|LPM_RAM_DQ:1|altram:sram|segment0_0
   -      -    16    F    --   MEM_SGMT                1    2    0    1  |cachecell:72|LPM_RAM_DQ:1|altram:sram|segment0_1
   -      -     8    F    --   MEM_SGMT                1    2    0    1  |cachecell:72|LPM_RAM_DQ:1|altram:sram|segment0_2
   -      -    12    F    --   MEM_SGMT                1    2    0    1  |cachecell:72|LPM_RAM_DQ:1|altram:sram|segment0_3
   -      -     5    F    --   MEM_SGMT                1    2    0    1  |cachecell:72|LPM_RAM_DQ:1|altram:sram|segment0_4
   -      -    11    F    --   MEM_SGMT                1    2    0    1  |cachecell:72|LPM_RAM_DQ:1|altram:sram|segment0_5
   -      -     4    F    --   MEM_SGMT                1    2    0    1  |cachecell:72|LPM_RAM_DQ:1|altram:sram|segment0_6
   -      -    10    F    --   MEM_SGMT                1    2    0    1  |cachecell:72|LPM_RAM_DQ:1|altram:sram|segment0_7
   -      -     3    F    --   MEM_SGMT                1    2    0    1  |cachecell:72|LPM_RAM_DQ:3|altram:sram|segment0_0
   -      -    15    F    --   MEM_SGMT                1    2    0    1  |cachecell:72|LPM_RAM_DQ:3|altram:sram|segment0_1
   -      -     7    F    --   MEM_SGMT                1    2    0    1  |cachecell:72|LPM_RAM_DQ:3|altram:sram|segment0_2
   -      -    14    F    --   MEM_SGMT                1    2    0    1  |cachecell:72|LPM_RAM_DQ:3|altram:sram|segment0_3
   -      -     6    F    --   MEM_SGMT                1    2    0    1  |cachecell:72|LPM_RAM_DQ:3|altram:sram|segment0_4
   -      -    13    F    --   MEM_SGMT                1    2    0    1  |cachecell:72|LPM_RAM_DQ:3|altram:sram|segment0_5
   -      -     1    F    --   MEM_SGMT                1    2    0    1  |cachecell:72|LPM_RAM_DQ:3|altram:sram|segment0_6
   -      -     9    F    --   MEM_SGMT                1    2    0    1  |cachecell:72|LPM_RAM_DQ:3|altram:sram|segment0_7
   -      5     -    D    17        OR2    s   !       2    2    0    1  |cachecell:73|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~1
   -      3     -    D    17        OR2    s   !       2    2    0    1  |cachecell:73|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~2
   -      2     -    D    17        OR2    s   !       2    2    0    1  |cachecell:73|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~3
   -      1     -    D    17        OR2    s   !       2    2    0    1  |cachecell:73|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~4
   -      4     -    D    17       AND2                0    4    0    3  |cachecell:73|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|:47
   -      -     2    D    --   MEM_SGMT                1    2    0    1  |cachecell:73|LPM_RAM_DQ:1|altram:sram|segment0_0
   -      -     9    D    --   MEM_SGMT                1    2    0    1  |cachecell:73|LPM_RAM_DQ:1|altram:sram|segment0_1
   -      -     1    D    --   MEM_SGMT                1    2    0    1  |cachecell:73|LPM_RAM_DQ:1|altram:sram|segment0_2
   -      -    16    D    --   MEM_SGMT                1    2    0    1  |cachecell:73|LPM_RAM_DQ:1|altram:sram|segment0_3
   -      -     8    D    --   MEM_SGMT                1    2    0    1  |cachecell:73|LPM_RAM_DQ:1|altram:sram|segment0_4
   -      -    12    D    --   MEM_SGMT                1    2    0    1  |cachecell:73|LPM_RAM_DQ:1|altram:sram|segment0_5
   -      -     3    D    --   MEM_SGMT                1    2    0    1  |cachecell:73|LPM_RAM_DQ:1|altram:sram|segment0_6
   -      -    10    D    --   MEM_SGMT                1    2    0    1  |cachecell:73|LPM_RAM_DQ:1|altram:sram|segment0_7
   -      -     7    D    --   MEM_SGMT                1    2    0    1  |cachecell:73|LPM_RAM_DQ:3|altram:sram|segment0_0
   -      -    14    D    --   MEM_SGMT                1    2    0    1  |cachecell:73|LPM_RAM_DQ:3|altram:sram|segment0_1
   -      -     4    D    --   MEM_SGMT                1    2    0    1  |cachecell:73|LPM_RAM_DQ:3|altram:sram|segment0_2
   -      -    11    D    --   MEM_SGMT                1    2    0    1  |cachecell:73|LPM_RAM_DQ:3|altram:sram|segment0_3
   -      -     5    D    --   MEM_SGMT                1    2    0    1  |cachecell:73|LPM_RAM_DQ:3|altram:sram|segment0_4
   -      -    13    D    --   MEM_SGMT                1    2    0    1  |cachecell:73|LPM_RAM_DQ:3|altram:sram|segment0_5
   -      -     6    D    --   MEM_SGMT                1    2    0    1  |cachecell:73|LPM_RAM_DQ:3|altram:sram|segment0_6
   -      -    15    D    --   MEM_SGMT                1    2    0    1  |cachecell:73|LPM_RAM_DQ:3|altram:sram|segment0_7
   -      3     -    I    08        GND    s           0    0    0  128  ~GND~
   -      6     -    B    01        OR2    s           0    4    0    1  |lab12_1:77|~22~1
   -      8     -    B    01        OR2        !       0    4    0   24  |lab12_1:77|:22
   -      5     -    B    11        OR2                0    4    1    0  |lab12_1:77|:23
   -      5     -    B    01        OR2    s   !       0    2    0    2  |lab12_1:77|~30~1
   -      3     -    B    18        OR2    s           0    2    0    2  |lab12_1:77|~30~2
   -      3     -    B    01        OR2                0    4    0   16  |lab12_1:77|:30
   -      4     -    B    01        OR2                0    3    0   17  |lab12_1:77|:31
   -      1     -    G    10        OR2    s           0    3    0    1  |LPM_MUX:75|muxlut:135|muxlut:43|~44~1
   -      2     -    A    13        OR2    s           0    3    0    1  |LPM_MUX:75|muxlut:135|muxlut:43|~49~1
   -      2     -    E    05        OR2    s           0    3    0    1  |LPM_MUX:75|muxlut:135|muxlut:60|~44~1
   -      3     -    F    13        OR2    s           0    3    0    1  |LPM_MUX:75|muxlut:135|muxlut:60|~49~1
   -      3     -    E    05        OR2                0    4    0    1  |LPM_MUX:75|muxlut:135|muxlut:77|:37
   -      4     -    E    05        OR2                0    4    0    1  |LPM_MUX:75|muxlut:135|muxlut:77|:38
   -      3     -    G    03        OR2    s           0    3    0    1  |LPM_MUX:75|muxlut:156|muxlut:43|~44~1
   -      1     -    B    16        OR2    s           0    3    0    1  |LPM_MUX:75|muxlut:156|muxlut:43|~49~1
   -      5     -    E    05        OR2    s           0    3    0    1  |LPM_MUX:75|muxlut:156|muxlut:60|~44~1
   -      3     -    F    02        OR2    s           0    3    0    1  |LPM_MUX:75|muxlut:156|muxlut:60|~49~1
   -      6     -    E    05        OR2                0    4    0    1  |LPM_MUX:75|muxlut:156|muxlut:77|:37
   -      7     -    E    05        OR2                0    4    0    1  |LPM_MUX:75|muxlut:156|muxlut:77|:38
   -      4     -    G    03        OR2    s           0    3    0    1  |LPM_MUX:75|muxlut:177|muxlut:43|~44~1
   -      4     -    B    09        OR2    s           0    3    0    1  |LPM_MUX:75|muxlut:177|muxlut:43|~49~1
   -      5     -    E    04        OR2    s           0    3    0    1  |LPM_MUX:75|muxlut:177|muxlut:60|~44~1
   -      6     -    F    02        OR2    s           0    3    0    1  |LPM_MUX:75|muxlut:177|muxlut:60|~49~1
   -      4     -    E    04        OR2                0    4    0    1  |LPM_MUX:75|muxlut:177|muxlut:77|:37
   -      3     -    E    04        OR2                0    4    0    1  |LPM_MUX:75|muxlut:177|muxlut:77|:38
   -      5     -    G    03        OR2    s           0    3    0    1  |LPM_MUX:75|muxlut:198|muxlut:43|~44~1
   -      1     -    A    15        OR2    s           0    3    0    1  |LPM_MUX:75|muxlut:198|muxlut:43|~49~1
   -      1     -    E    07        OR2    s           0    3    0    1  |LPM_MUX:75|muxlut:198|muxlut:60|~44~1
   -      1     -    F    02        OR2    s           0    3    0    1  |LPM_MUX:75|muxlut:198|muxlut:60|~49~1
   -      3     -    E    07        OR2                0    4    0    1  |LPM_MUX:75|muxlut:198|muxlut:77|:37
   -      2     -    E    07        OR2                0    4    0    1  |LPM_MUX:75|muxlut:198|muxlut:77|:38
   -      2     -    G    13        OR2    s           0    3    0    1  |LPM_MUX:75|muxlut:219|muxlut:43|~44~1
   -      1     -    A    14        OR2    s           0    3    0    1  |LPM_MUX:75|muxlut:219|muxlut:43|~49~1
   -      4     -    E    07        OR2    s           0    3    0    1  |LPM_MUX:75|muxlut:219|muxlut:60|~44~1
   -      4     -    F    17        OR2    s           0    3    0    1  |LPM_MUX:75|muxlut:219|muxlut:60|~49~1
   -      6     -    E    07        OR2                0    4    0    1  |LPM_MUX:75|muxlut:219|muxlut:77|:37
   -      7     -    E    07        OR2                0    4    0    1  |LPM_MUX:75|muxlut:219|muxlut:77|:38
   -      1     -    G    12        OR2    s           0    3    0    1  |LPM_MUX:75|muxlut:240|muxlut:43|~44~1
   -      2     -    B    01        OR2    s           0    3    0    1  |LPM_MUX:75|muxlut:240|muxlut:43|~49~1
   -      1     -    E    06        OR2    s           0    3    0    1  |LPM_MUX:75|muxlut:240|muxlut:60|~44~1
   -      4     -    F    16        OR2    s           0    3    0    1  |LPM_MUX:75|muxlut:240|muxlut:60|~49~1
   -      1     -    B    01        OR2                0    4    0    1  |LPM_MUX:75|muxlut:240|muxlut:77|:37
   -      2     -    E    06        OR2                0    4    0    1  |LPM_MUX:75|muxlut:240|muxlut:77|:38
   -      3     -    G    09        OR2    s           0    3    0    1  |LPM_MUX:75|muxlut:261|muxlut:43|~44~1
   -      1     -    B    09        OR2    s           0    3    0    1  |LPM_MUX:75|muxlut:261|muxlut:43|~49~1
   -      7     -    E    04        OR2    s           0    3    0    1  |LPM_MUX:75|muxlut:261|muxlut:60|~44~1
   -      3     -    F    15        OR2    s           0    3    0    1  |LPM_MUX:75|muxlut:261|muxlut:60|~49~1
   -      8     -    B    09        OR2                0    4    0    1  |LPM_MUX:75|muxlut:261|muxlut:77|:37
   -      6     -    E    04        OR2                0    4    0    1  |LPM_MUX:75|muxlut:261|muxlut:77|:38
   -      4     -    G    11        OR2    s           0    3    0    1  |LPM_MUX:75|muxlut:282|muxlut:43|~44~1
   -      7     -    A    08        OR2    s           0    3    0    1  |LPM_MUX:75|muxlut:282|muxlut:43|~49~1
   -      7     -    E    06        OR2    s           0    3    0    1  |LPM_MUX:75|muxlut:282|muxlut:60|~44~1
   -      6     -    F    14        OR2    s           0    3    0    1  |LPM_MUX:75|muxlut:282|muxlut:60|~49~1
   -      4     -    E    06        OR2                0    4    0    1  |LPM_MUX:75|muxlut:282|muxlut:77|:37
   -      3     -    E    06        OR2                0    4    0    1  |LPM_MUX:75|muxlut:282|muxlut:77|:38
   -      1     -    B    17       AND2                4    0    0   16  :86
   -      6     -    A    16       AND2                4    0    0   16  :87
   -      1     -    H    17       AND2                4    0    0   16  :88
   -      6     -    G    16       AND2                4    0    0   16  :89
   -      1     -    D    10       AND2                4    0    0   16  :90
   -      1     -    F    18       AND2                4    0    0   16  :91
   -      1     -    E    11       AND2                4    0    0   16  :92
   -      5     -    I    04       AND2                4    0    0   16  :93


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
* = PCI I/O is enabled
p = Packed register


Device-Specific Information:         z:\university\circuitry\lab20\lab20_5.rpt
lab20_5

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:      20/144( 13%)    16/ 72( 22%)     0/ 72(  0%)    0/16(  0%)      4/16( 25%)     0/16(  0%)
B:      20/144( 13%)    26/ 72( 36%)     0/ 72(  0%)    0/16(  0%)      3/16( 18%)     0/16(  0%)
C:       2/144(  1%)     0/ 72(  0%)     0/ 72(  0%)    0/16(  0%)      2/16( 12%)     0/16(  0%)
D:      12/144(  8%)    14/ 72( 19%)     0/ 72(  0%)    0/16(  0%)      2/16( 12%)     0/16(  0%)
E:      28/144( 19%)    42/ 72( 58%)     0/ 72(  0%)    1/16(  6%)      4/16( 25%)     0/16(  0%)
F:      27/144( 18%)    15/ 72( 20%)     0/ 72(  0%)    0/16(  0%)      1/16(  6%)     0/16(  0%)
G:      26/144( 18%)    15/ 72( 20%)     0/ 72(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
H:      10/144(  6%)    15/ 72( 20%)     0/ 72(  0%)    0/16(  0%)      1/16(  6%)     0/16(  0%)
I:      11/144(  7%)    14/ 72( 19%)     0/ 72(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
J:       0/144(  0%)     1/ 72(  1%)     0/ 72(  0%)    0/16(  0%)      1/16(  6%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      6/24( 25%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
02:      4/24( 16%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
03:      3/24( 12%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
04:      2/24(  8%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
05:      3/24( 12%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
06:      3/24( 12%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
07:      4/24( 16%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
08:      3/24( 12%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
09:      8/24( 33%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
10:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
11:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
12:      3/24( 12%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
13:      3/24( 12%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
14:      3/24( 12%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
15:      3/24( 12%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
16:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
17:      3/24( 12%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
18:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
19:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
20:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
21:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
22:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
23:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
24:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
25:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
26:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
27:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
28:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
29:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
30:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
31:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
32:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
33:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
34:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
35:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
36:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
EA:     31/24(129%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:         z:\university\circuitry\lab20\lab20_5.rpt
lab20_5

** EQUATIONS **

awr0     : INPUT;
awr1     : INPUT;
awr2     : INPUT;
data0    : INPUT;
data1    : INPUT;
data2    : INPUT;
data3    : INPUT;
data4    : INPUT;
data5    : INPUT;
data6    : INPUT;
data7    : INPUT;
read     : INPUT;
tag0     : INPUT;
tag1     : INPUT;
tag2     : INPUT;
tag3     : INPUT;
tag4     : INPUT;
tag5     : INPUT;
tag6     : INPUT;
tag7     : INPUT;
wr       : INPUT;

-- Node name is 'hit' 
-- Equation name is 'hit', type is output 
hit      =  _LC5_B11;

-- Node name is 'out0_0' 
-- Equation name is 'out0_0', type is output 
out0_0   =  _EC2_B;

-- Node name is 'out0_1' 
-- Equation name is 'out0_1', type is output 
out0_1   =  _EC10_B;

-- Node name is 'out0_2' 
-- Equation name is 'out0_2', type is output 
out0_2   =  _EC1_B;

-- Node name is 'out0_3' 
-- Equation name is 'out0_3', type is output 
out0_3   =  _EC9_B;

-- Node name is 'out0_4' 
-- Equation name is 'out0_4', type is output 
out0_4   =  _EC3_B;

-- Node name is 'out0_5' 
-- Equation name is 'out0_5', type is output 
out0_5   =  _EC11_B;

-- Node name is 'out0_6' 
-- Equation name is 'out0_6', type is output 
out0_6   =  _EC4_B;

-- Node name is 'out0_7' 
-- Equation name is 'out0_7', type is output 
out0_7   =  _EC12_B;

-- Node name is 'out1_0' 
-- Equation name is 'out1_0', type is output 
out1_0   =  _EC2_A;

-- Node name is 'out1_1' 
-- Equation name is 'out1_1', type is output 
out1_1   =  _EC11_A;

-- Node name is 'out1_2' 
-- Equation name is 'out1_2', type is output 
out1_2   =  _EC4_A;

-- Node name is 'out1_3' 
-- Equation name is 'out1_3', type is output 
out1_3   =  _EC10_A;

-- Node name is 'out1_4' 
-- Equation name is 'out1_4', type is output 
out1_4   =  _EC3_A;

-- Node name is 'out1_5' 
-- Equation name is 'out1_5', type is output 
out1_5   =  _EC9_A;

-- Node name is 'out1_6' 
-- Equation name is 'out1_6', type is output 
out1_6   =  _EC1_A;

-- Node name is 'out1_7' 
-- Equation name is 'out1_7', type is output 
out1_7   =  _EC13_A;

-- Node name is 'res0' 
-- Equation name is 'res0', type is output 
res0     =  _LC8_E5;

-- Node name is 'res1' 
-- Equation name is 'res1', type is output 
res1     =  _LC1_E5;

-- Node name is 'res2' 
-- Equation name is 'res2', type is output 
res2     =  _LC2_E4;

-- Node name is 'res3' 
-- Equation name is 'res3', type is output 
res3     =  _LC8_E7;

-- Node name is 'res4' 
-- Equation name is 'res4', type is output 
res4     =  _LC5_E7;

-- Node name is 'res5' 
-- Equation name is 'res5', type is output 
res5     =  _LC6_E6;

-- Node name is 'res6' 
-- Equation name is 'res6', type is output 
res6     =  _LC1_E4;

-- Node name is 'res7' 
-- Equation name is 'res7', type is output 
res7     =  _LC5_E6;

-- Node name is '|BUSMUX:94|lpm_mux:52|muxlut:75|:38' from file "muxlut.tdf" line 128, column 52
-- Equation name is '_LC8_E5', type is buried 
_LC8_E5  = LCELL( _EQ001);
  _EQ001 =  _LC4_E5 &  read
         #  _LC3_E5 &  read;

-- Node name is '|BUSMUX:94|lpm_mux:52|muxlut:88|:38' from file "muxlut.tdf" line 128, column 52
-- Equation name is '_LC1_E5', type is buried 
_LC1_E5  = LCELL( _EQ002);
  _EQ002 =  _LC7_E5 &  read
         #  _LC6_E5 &  read;

-- Node name is '|BUSMUX:94|lpm_mux:52|muxlut:101|:38' from file "muxlut.tdf" line 128, column 52
-- Equation name is '_LC2_E4', type is buried 
_LC2_E4  = LCELL( _EQ003);
  _EQ003 =  _LC3_E4 &  read
         #  _LC4_E4 &  read;

-- Node name is '|BUSMUX:94|lpm_mux:52|muxlut:114|:38' from file "muxlut.tdf" line 128, column 52
-- Equation name is '_LC8_E7', type is buried 
_LC8_E7  = LCELL( _EQ004);
  _EQ004 =  _LC2_E7 &  read
         #  _LC3_E7 &  read;

-- Node name is '|BUSMUX:94|lpm_mux:52|muxlut:127|:38' from file "muxlut.tdf" line 128, column 52
-- Equation name is '_LC5_E7', type is buried 
_LC5_E7  = LCELL( _EQ005);
  _EQ005 =  _LC7_E7 &  read
         #  _LC6_E7 &  read;

-- Node name is '|BUSMUX:94|lpm_mux:52|muxlut:140|:38' from file "muxlut.tdf" line 128, column 52
-- Equation name is '_LC6_E6', type is buried 
_LC6_E6  = LCELL( _EQ006);
  _EQ006 =  _LC2_E6 &  read
         #  _LC1_B1 &  read;

-- Node name is '|BUSMUX:94|lpm_mux:52|muxlut:153|:38' from file "muxlut.tdf" line 128, column 52
-- Equation name is '_LC1_E4', type is buried 
_LC1_E4  = LCELL( _EQ007);
  _EQ007 =  _LC6_E4 &  read
         #  _LC8_B9 &  read;

-- Node name is '|BUSMUX:94|lpm_mux:52|muxlut:166|:38' from file "muxlut.tdf" line 128, column 52
-- Equation name is '_LC5_E6', type is buried 
_LC5_E6  = LCELL( _EQ008);
  _EQ008 =  _LC3_E6 &  read
         #  _LC4_E6 &  read;

-- Node name is '|cachecell:61|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~1' from file "cmpchain.tdf" line 491, column 30
-- Equation name is '_LC6_B11', type is buried 
-- synthesized logic cell 
_LC6_B11 = LCELL( _EQ009);
  _EQ009 =  _EC8_B &  _EC16_B &  tag5 &  tag6
         #  _EC8_B & !_EC16_B & !tag5 &  tag6
         # !_EC8_B &  _EC16_B &  tag5 & !tag6
         # !_EC8_B & !_EC16_B & !tag5 & !tag6;

-- Node name is '|cachecell:61|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~2' from file "cmpchain.tdf" line 491, column 30
-- Equation name is '_LC4_B11', type is buried 
-- synthesized logic cell 
_LC4_B11 = LCELL( _EQ010);
  _EQ010 =  _EC5_B &  _EC13_B &  tag0 &  tag7
         #  _EC5_B & !_EC13_B &  tag0 & !tag7
         # !_EC5_B &  _EC13_B & !tag0 &  tag7
         # !_EC5_B & !_EC13_B & !tag0 & !tag7;

-- Node name is '|cachecell:61|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~3' from file "cmpchain.tdf" line 491, column 30
-- Equation name is '_LC3_B11', type is buried 
-- synthesized logic cell 
_LC3_B11 = LCELL( _EQ011);
  _EQ011 =  _EC7_B &  _EC14_B &  tag1 &  tag2
         #  _EC7_B & !_EC14_B & !tag1 &  tag2
         # !_EC7_B &  _EC14_B &  tag1 & !tag2
         # !_EC7_B & !_EC14_B & !tag1 & !tag2;

-- Node name is '|cachecell:61|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~4' from file "cmpchain.tdf" line 491, column 30
-- Equation name is '_LC2_B11', type is buried 
-- synthesized logic cell 
_LC2_B11 = LCELL( _EQ012);
  _EQ012 =  _EC6_B &  _EC15_B &  tag3 &  tag4
         #  _EC6_B & !_EC15_B & !tag3 &  tag4
         # !_EC6_B &  _EC15_B &  tag3 & !tag4
         # !_EC6_B & !_EC15_B & !tag3 & !tag4;

-- Node name is '|cachecell:61|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|:47' from file "cmpchain.tdf" line 491, column 30
-- Equation name is '_LC1_B11', type is buried 
_LC1_B11 = LCELL( _EQ013);
  _EQ013 =  _LC2_B11 &  _LC3_B11 &  _LC4_B11 &  _LC6_B11;

-- Node name is '|cachecell:62|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~1' from file "cmpchain.tdf" line 491, column 30
-- Equation name is '_LC4_A10', type is buried 
-- synthesized logic cell 
_LC4_A10 = LCELL( _EQ014);
  _EQ014 =  _EC8_A &  _EC15_A &  tag5 &  tag6
         #  _EC8_A & !_EC15_A & !tag5 &  tag6
         # !_EC8_A &  _EC15_A &  tag5 & !tag6
         # !_EC8_A & !_EC15_A & !tag5 & !tag6;

-- Node name is '|cachecell:62|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~2' from file "cmpchain.tdf" line 491, column 30
-- Equation name is '_LC3_A10', type is buried 
-- synthesized logic cell 
_LC3_A10 = LCELL( _EQ015);
  _EQ015 =  _EC7_A &  _EC16_A &  tag0 &  tag7
         #  _EC7_A & !_EC16_A &  tag0 & !tag7
         # !_EC7_A &  _EC16_A & !tag0 &  tag7
         # !_EC7_A & !_EC16_A & !tag0 & !tag7;

-- Node name is '|cachecell:62|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~3' from file "cmpchain.tdf" line 491, column 30
-- Equation name is '_LC2_A10', type is buried 
-- synthesized logic cell 
_LC2_A10 = LCELL( _EQ016);
  _EQ016 =  _EC5_A &  _EC12_A &  tag1 &  tag2
         #  _EC5_A & !_EC12_A & !tag1 &  tag2
         # !_EC5_A &  _EC12_A &  tag1 & !tag2
         # !_EC5_A & !_EC12_A & !tag1 & !tag2;

-- Node name is '|cachecell:62|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~4' from file "cmpchain.tdf" line 491, column 30
-- Equation name is '_LC1_A10', type is buried 
-- synthesized logic cell 
_LC1_A10 = LCELL( _EQ017);
  _EQ017 =  _EC6_A &  _EC14_A &  tag3 &  tag4
         #  _EC6_A & !_EC14_A & !tag3 &  tag4
         # !_EC6_A &  _EC14_A &  tag3 & !tag4
         # !_EC6_A & !_EC14_A & !tag3 & !tag4;

-- Node name is '|cachecell:62|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|:47' from file "cmpchain.tdf" line 491, column 30
-- Equation name is '_LC7_A10', type is buried 
_LC7_A10 = LCELL( _EQ018);
  _EQ018 =  _LC1_A10 &  _LC2_A10 &  _LC3_A10 &  _LC4_A10;

-- Node name is '|cachecell:63|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~1' from file "cmpchain.tdf" line 491, column 30
-- Equation name is '_LC5_H14', type is buried 
-- synthesized logic cell 
!_LC5_H14 = _LC5_H14~NOT;
_LC5_H14~NOT = LCELL( _EQ019);
  _EQ019 =  _EC7_H &  _EC15_H &  tag5 &  tag6
         #  _EC7_H & !_EC15_H & !tag5 &  tag6
         # !_EC7_H &  _EC15_H &  tag5 & !tag6
         # !_EC7_H & !_EC15_H & !tag5 & !tag6;

-- Node name is '|cachecell:63|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~2' from file "cmpchain.tdf" line 491, column 30
-- Equation name is '_LC1_H14', type is buried 
-- synthesized logic cell 
!_LC1_H14 = _LC1_H14~NOT;
_LC1_H14~NOT = LCELL( _EQ020);
  _EQ020 =  _EC1_H &  _EC16_H &  tag0 &  tag7
         #  _EC1_H & !_EC16_H &  tag0 & !tag7
         # !_EC1_H &  _EC16_H & !tag0 &  tag7
         # !_EC1_H & !_EC16_H & !tag0 & !tag7;

-- Node name is '|cachecell:63|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~3' from file "cmpchain.tdf" line 491, column 30
-- Equation name is '_LC2_H14', type is buried 
-- synthesized logic cell 
!_LC2_H14 = _LC2_H14~NOT;
_LC2_H14~NOT = LCELL( _EQ021);
  _EQ021 =  _EC3_H &  _EC11_H &  tag1 &  tag2
         #  _EC3_H & !_EC11_H & !tag1 &  tag2
         # !_EC3_H &  _EC11_H &  tag1 & !tag2
         # !_EC3_H & !_EC11_H & !tag1 & !tag2;

-- Node name is '|cachecell:63|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~4' from file "cmpchain.tdf" line 491, column 30
-- Equation name is '_LC3_H14', type is buried 
-- synthesized logic cell 
!_LC3_H14 = _LC3_H14~NOT;
_LC3_H14~NOT = LCELL( _EQ022);
  _EQ022 =  _EC4_H &  _EC14_H &  tag3 &  tag4
         #  _EC4_H & !_EC14_H & !tag3 &  tag4
         # !_EC4_H &  _EC14_H &  tag3 & !tag4
         # !_EC4_H & !_EC14_H & !tag3 & !tag4;

-- Node name is '|cachecell:63|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|:47' from file "cmpchain.tdf" line 491, column 30
-- Equation name is '_LC4_H14', type is buried 
_LC4_H14 = LCELL( _EQ023);
  _EQ023 = !_LC1_H14 & !_LC2_H14 & !_LC3_H14 & !_LC5_H14;

-- Node name is '|cachecell:64|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~1' from file "cmpchain.tdf" line 491, column 30
-- Equation name is '_LC5_G18', type is buried 
-- synthesized logic cell 
_LC5_G18 = LCELL( _EQ024);
  _EQ024 =  _EC3_G &  _EC10_G &  tag5 &  tag6
         #  _EC3_G & !_EC10_G & !tag5 &  tag6
         # !_EC3_G &  _EC10_G &  tag5 & !tag6
         # !_EC3_G & !_EC10_G & !tag5 & !tag6;

-- Node name is '|cachecell:64|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~2' from file "cmpchain.tdf" line 491, column 30
-- Equation name is '_LC4_G18', type is buried 
-- synthesized logic cell 
_LC4_G18 = LCELL( _EQ025);
  _EQ025 =  _EC7_G &  _EC11_G &  tag0 &  tag7
         #  _EC7_G & !_EC11_G &  tag0 & !tag7
         # !_EC7_G &  _EC11_G & !tag0 &  tag7
         # !_EC7_G & !_EC11_G & !tag0 & !tag7;

-- Node name is '|cachecell:64|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~3' from file "cmpchain.tdf" line 491, column 30
-- Equation name is '_LC2_G18', type is buried 
-- synthesized logic cell 
_LC2_G18 = LCELL( _EQ026);
  _EQ026 =  _EC1_G &  _EC16_G &  tag1 &  tag2
         #  _EC1_G & !_EC16_G & !tag1 &  tag2
         # !_EC1_G &  _EC16_G &  tag1 & !tag2
         # !_EC1_G & !_EC16_G & !tag1 & !tag2;

-- Node name is '|cachecell:64|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~4' from file "cmpchain.tdf" line 491, column 30
-- Equation name is '_LC3_G18', type is buried 
-- synthesized logic cell 
_LC3_G18 = LCELL( _EQ027);
  _EQ027 =  _EC2_G &  _EC9_G &  tag3 &  tag4
         #  _EC2_G & !_EC9_G & !tag3 &  tag4
         # !_EC2_G &  _EC9_G &  tag3 & !tag4
         # !_EC2_G & !_EC9_G & !tag3 & !tag4;

-- Node name is '|cachecell:64|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|:47' from file "cmpchain.tdf" line 491, column 30
-- Equation name is '_LC1_G18', type is buried 
_LC1_G18 = LCELL( _EQ028);
  _EQ028 =  _LC2_G18 &  _LC3_G18 &  _LC4_G18 &  _LC5_G18;

-- Node name is '|cachecell:70|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~1' from file "cmpchain.tdf" line 491, column 30
-- Equation name is '_LC3_I15', type is buried 
-- synthesized logic cell 
_LC3_I15 = LCELL( _EQ029);
  _EQ029 =  _EC2_I &  _EC10_I &  tag5 &  tag6
         #  _EC2_I & !_EC10_I & !tag5 &  tag6
         # !_EC2_I &  _EC10_I &  tag5 & !tag6
         # !_EC2_I & !_EC10_I & !tag5 & !tag6;

-- Node name is '|cachecell:70|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~2' from file "cmpchain.tdf" line 491, column 30
-- Equation name is '_LC4_I15', type is buried 
-- synthesized logic cell 
_LC4_I15 = LCELL( _EQ030);
  _EQ030 =  _EC4_I &  _EC12_I &  tag0 &  tag7
         #  _EC4_I & !_EC12_I &  tag0 & !tag7
         # !_EC4_I &  _EC12_I & !tag0 &  tag7
         # !_EC4_I & !_EC12_I & !tag0 & !tag7;

-- Node name is '|cachecell:70|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~3' from file "cmpchain.tdf" line 491, column 30
-- Equation name is '_LC5_I15', type is buried 
-- synthesized logic cell 
_LC5_I15 = LCELL( _EQ031);
  _EQ031 =  _EC3_I &  _EC11_I &  tag1 &  tag2
         #  _EC3_I & !_EC11_I & !tag1 &  tag2
         # !_EC3_I &  _EC11_I &  tag1 & !tag2
         # !_EC3_I & !_EC11_I & !tag1 & !tag2;

-- Node name is '|cachecell:70|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~4' from file "cmpchain.tdf" line 491, column 30
-- Equation name is '_LC2_I15', type is buried 
-- synthesized logic cell 
_LC2_I15 = LCELL( _EQ032);
  _EQ032 =  _EC1_I &  _EC9_I &  tag3 &  tag4
         #  _EC1_I & !_EC9_I & !tag3 &  tag4
         # !_EC1_I &  _EC9_I &  tag3 & !tag4
         # !_EC1_I & !_EC9_I & !tag3 & !tag4;

-- Node name is '|cachecell:70|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|:47' from file "cmpchain.tdf" line 491, column 30
-- Equation name is '_LC1_I15', type is buried 
_LC1_I15 = LCELL( _EQ033);
  _EQ033 =  _LC2_I15 &  _LC3_I15 &  _LC4_I15 &  _LC5_I15;

-- Node name is '|cachecell:71|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~1' from file "cmpchain.tdf" line 491, column 30
-- Equation name is '_LC1_E18', type is buried 
-- synthesized logic cell 
!_LC1_E18 = _LC1_E18~NOT;
_LC1_E18~NOT = LCELL( _EQ034);
  _EQ034 =  _EC1_E &  _EC14_E &  tag5 &  tag6
         #  _EC1_E & !_EC14_E & !tag5 &  tag6
         # !_EC1_E &  _EC14_E &  tag5 & !tag6
         # !_EC1_E & !_EC14_E & !tag5 & !tag6;

-- Node name is '|cachecell:71|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~2' from file "cmpchain.tdf" line 491, column 30
-- Equation name is '_LC4_E18', type is buried 
-- synthesized logic cell 
!_LC4_E18 = _LC4_E18~NOT;
_LC4_E18~NOT = LCELL( _EQ035);
  _EQ035 =  _EC7_E &  _EC9_E &  tag0 &  tag7
         #  _EC7_E & !_EC9_E &  tag0 & !tag7
         # !_EC7_E &  _EC9_E & !tag0 &  tag7
         # !_EC7_E & !_EC9_E & !tag0 & !tag7;

-- Node name is '|cachecell:71|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~3' from file "cmpchain.tdf" line 491, column 30
-- Equation name is '_LC3_E18', type is buried 
-- synthesized logic cell 
!_LC3_E18 = _LC3_E18~NOT;
_LC3_E18~NOT = LCELL( _EQ036);
  _EQ036 =  _EC8_E &  _EC15_E &  tag1 &  tag2
         #  _EC8_E & !_EC15_E & !tag1 &  tag2
         # !_EC8_E &  _EC15_E &  tag1 & !tag2
         # !_EC8_E & !_EC15_E & !tag1 & !tag2;

-- Node name is '|cachecell:71|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~4' from file "cmpchain.tdf" line 491, column 30
-- Equation name is '_LC2_E18', type is buried 
-- synthesized logic cell 
!_LC2_E18 = _LC2_E18~NOT;
_LC2_E18~NOT = LCELL( _EQ037);
  _EQ037 =  _EC6_E &  _EC16_E &  tag3 &  tag4
         #  _EC6_E & !_EC16_E & !tag3 &  tag4
         # !_EC6_E &  _EC16_E &  tag3 & !tag4
         # !_EC6_E & !_EC16_E & !tag3 & !tag4;

-- Node name is '|cachecell:71|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|:47' from file "cmpchain.tdf" line 491, column 30
-- Equation name is '_LC6_E18', type is buried 
_LC6_E18 = LCELL( _EQ038);
  _EQ038 = !_LC1_E18 & !_LC2_E18 & !_LC3_E18 & !_LC4_E18;

-- Node name is '|cachecell:72|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~1' from file "cmpchain.tdf" line 491, column 30
-- Equation name is '_LC5_F12', type is buried 
-- synthesized logic cell 
_LC5_F12 = LCELL( _EQ039);
  _EQ039 =  _EC4_F &  _EC11_F &  tag5 &  tag6
         #  _EC4_F & !_EC11_F & !tag5 &  tag6
         # !_EC4_F &  _EC11_F &  tag5 & !tag6
         # !_EC4_F & !_EC11_F & !tag5 & !tag6;

-- Node name is '|cachecell:72|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~2' from file "cmpchain.tdf" line 491, column 30
-- Equation name is '_LC4_F12', type is buried 
-- synthesized logic cell 
_LC4_F12 = LCELL( _EQ040);
  _EQ040 =  _EC2_F &  _EC10_F &  tag0 &  tag7
         #  _EC2_F & !_EC10_F &  tag0 & !tag7
         # !_EC2_F &  _EC10_F & !tag0 &  tag7
         # !_EC2_F & !_EC10_F & !tag0 & !tag7;

-- Node name is '|cachecell:72|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~3' from file "cmpchain.tdf" line 491, column 30
-- Equation name is '_LC2_F12', type is buried 
-- synthesized logic cell 
_LC2_F12 = LCELL( _EQ041);
  _EQ041 =  _EC8_F &  _EC16_F &  tag1 &  tag2
         #  _EC8_F & !_EC16_F & !tag1 &  tag2
         # !_EC8_F &  _EC16_F &  tag1 & !tag2
         # !_EC8_F & !_EC16_F & !tag1 & !tag2;

-- Node name is '|cachecell:72|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~4' from file "cmpchain.tdf" line 491, column 30
-- Equation name is '_LC1_F12', type is buried 
-- synthesized logic cell 
_LC1_F12 = LCELL( _EQ042);
  _EQ042 =  _EC5_F &  _EC12_F &  tag3 &  tag4
         #  _EC5_F & !_EC12_F & !tag3 &  tag4
         # !_EC5_F &  _EC12_F &  tag3 & !tag4
         # !_EC5_F & !_EC12_F & !tag3 & !tag4;

-- Node name is '|cachecell:72|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|:47' from file "cmpchain.tdf" line 491, column 30
-- Equation name is '_LC3_F12', type is buried 
_LC3_F12 = LCELL( _EQ043);
  _EQ043 =  _LC1_F12 &  _LC2_F12 &  _LC4_F12 &  _LC5_F12;

-- Node name is '|cachecell:73|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~1' from file "cmpchain.tdf" line 491, column 30
-- Equation name is '_LC5_D17', type is buried 
-- synthesized logic cell 
!_LC5_D17 = _LC5_D17~NOT;
_LC5_D17~NOT = LCELL( _EQ044);
  _EQ044 =  _EC3_D &  _EC12_D &  tag5 &  tag6
         #  _EC3_D & !_EC12_D & !tag5 &  tag6
         # !_EC3_D &  _EC12_D &  tag5 & !tag6
         # !_EC3_D & !_EC12_D & !tag5 & !tag6;

-- Node name is '|cachecell:73|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~2' from file "cmpchain.tdf" line 491, column 30
-- Equation name is '_LC3_D17', type is buried 
-- synthesized logic cell 
!_LC3_D17 = _LC3_D17~NOT;
_LC3_D17~NOT = LCELL( _EQ045);
  _EQ045 =  _EC2_D &  _EC10_D &  tag0 &  tag7
         #  _EC2_D & !_EC10_D &  tag0 & !tag7
         # !_EC2_D &  _EC10_D & !tag0 &  tag7
         # !_EC2_D & !_EC10_D & !tag0 & !tag7;

-- Node name is '|cachecell:73|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~3' from file "cmpchain.tdf" line 491, column 30
-- Equation name is '_LC2_D17', type is buried 
-- synthesized logic cell 
!_LC2_D17 = _LC2_D17~NOT;
_LC2_D17~NOT = LCELL( _EQ046);
  _EQ046 =  _EC1_D &  _EC9_D &  tag1 &  tag2
         #  _EC1_D & !_EC9_D & !tag1 &  tag2
         # !_EC1_D &  _EC9_D &  tag1 & !tag2
         # !_EC1_D & !_EC9_D & !tag1 & !tag2;

-- Node name is '|cachecell:73|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~47~4' from file "cmpchain.tdf" line 491, column 30
-- Equation name is '_LC1_D17', type is buried 
-- synthesized logic cell 
!_LC1_D17 = _LC1_D17~NOT;
_LC1_D17~NOT = LCELL( _EQ047);
  _EQ047 =  _EC8_D &  _EC16_D &  tag3 &  tag4
         #  _EC8_D & !_EC16_D & !tag3 &  tag4
         # !_EC8_D &  _EC16_D &  tag3 & !tag4
         # !_EC8_D & !_EC16_D & !tag3 & !tag4;

-- Node name is '|cachecell:73|LPM_COMPARE:2|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|:47' from file "cmpchain.tdf" line 491, column 30
-- Equation name is '_LC4_D17', type is buried 
_LC4_D17 = LCELL( _EQ048);
  _EQ048 = !_LC1_D17 & !_LC2_D17 & !_LC3_D17 & !_LC5_D17;

-- Node name is '|lab12_1:77|~22~1' 
-- Equation name is '_LC6_B1', type is buried 
-- synthesized logic cell 
_LC6_B1  = LCELL( _EQ049);
  _EQ049 = !_LC1_G18 & !_LC7_A10
         # !_LC1_G18 &  _LC4_H14
         #  _LC4_D17;

-- Node name is '|lab12_1:77|:22' 
-- Equation name is '_LC8_B1', type is buried 
!_LC8_B1 = _LC8_B1~NOT;
_LC8_B1~NOT = LCELL( _EQ050);
  _EQ050 = !_LC1_I15 & !_LC3_F12 &  _LC6_B1
         # !_LC1_I15 &  _LC6_E18;

-- Node name is '|lab12_1:77|:23' 
-- Equation name is '_LC5_B11', type is buried 
_LC5_B11 = LCELL( _EQ051);
  _EQ051 =  _LC4_B1
         #  _LC7_A10
         #  _LC3_B18
         #  _LC1_B11;

-- Node name is '|lab12_1:77|~30~1' 
-- Equation name is '_LC5_B1', type is buried 
-- synthesized logic cell 
!_LC5_B1 = _LC5_B1~NOT;
_LC5_B1~NOT = LCELL( _EQ052);
  _EQ052 =  _LC6_E18
         #  _LC1_I15;

-- Node name is '|lab12_1:77|~30~2' 
-- Equation name is '_LC3_B18', type is buried 
-- synthesized logic cell 
_LC3_B18 = LCELL( _EQ053);
  _EQ053 =  _LC4_H14
         #  _LC1_G18;

-- Node name is '|lab12_1:77|:30' 
-- Equation name is '_LC3_B1', type is buried 
_LC3_B1  = LCELL( _EQ054);
  _EQ054 =  _LC3_B18 & !_LC3_F12 & !_LC4_D17
         # !_LC5_B1;

-- Node name is '|lab12_1:77|:31' 
-- Equation name is '_LC4_B1', type is buried 
_LC4_B1  = LCELL( _EQ055);
  _EQ055 = !_LC5_B1
         #  _LC4_D17
         #  _LC3_F12;

-- Node name is '|LPM_MUX:75|muxlut:135|muxlut:43|~44~1' from file "muxlut.tdf" line 171, column 56
-- Equation name is '_LC1_G10', type is buried 
-- synthesized logic cell 
_LC1_G10 = LCELL( _EQ056);
  _EQ056 =  _EC4_G &  _LC8_B1
         #  _EC6_H & !_LC8_B1;

-- Node name is '|LPM_MUX:75|muxlut:135|muxlut:43|~49~1' from file "muxlut.tdf" line 172, column 50
-- Equation name is '_LC2_A13', type is buried 
-- synthesized logic cell 
_LC2_A13 = LCELL( _EQ057);
  _EQ057 =  _EC2_A &  _LC7_A10
         #  _EC2_B & !_LC7_A10;

-- Node name is '|LPM_MUX:75|muxlut:135|muxlut:60|~44~1' from file "muxlut.tdf" line 171, column 56
-- Equation name is '_LC2_E5', type is buried 
-- synthesized logic cell 
_LC2_E5  = LCELL( _EQ058);
  _EQ058 =  _EC5_I &  _LC8_B1
         #  _EC2_E & !_LC8_B1;

-- Node name is '|LPM_MUX:75|muxlut:135|muxlut:60|~49~1' from file "muxlut.tdf" line 172, column 50
-- Equation name is '_LC3_F13', type is buried 
-- synthesized logic cell 
_LC3_F13 = LCELL( _EQ059);
  _EQ059 =  _EC3_F &  _LC8_B1
         #  _EC7_D & !_LC8_B1;

-- Node name is '|LPM_MUX:75|muxlut:135|muxlut:77|:37' from file "muxlut.tdf" line 128, column 30
-- Equation name is '_LC3_E5', type is buried 
_LC3_E5  = LCELL( _EQ060);
  _EQ060 =  _LC1_G10 &  _LC3_B1 & !_LC4_B1
         #  _LC1_G10 &  _LC2_A13 & !_LC4_B1
         #  _LC2_A13 & !_LC3_B1 & !_LC4_B1;

-- Node name is '|LPM_MUX:75|muxlut:135|muxlut:77|:38' from file "muxlut.tdf" line 128, column 52
-- Equation name is '_LC4_E5', type is buried 
_LC4_E5  = LCELL( _EQ061);
  _EQ061 =  _LC2_E5 &  _LC3_F13 &  _LC4_B1
         #  _LC2_E5 &  _LC3_B1 &  _LC4_B1
         # !_LC3_B1 &  _LC3_F13 &  _LC4_B1;

-- Node name is '|LPM_MUX:75|muxlut:156|muxlut:43|~44~1' from file "muxlut.tdf" line 171, column 56
-- Equation name is '_LC3_G3', type is buried 
-- synthesized logic cell 
_LC3_G3  = LCELL( _EQ062);
  _EQ062 =  _EC12_G &  _LC8_B1
         #  _EC12_H & !_LC8_B1;

-- Node name is '|LPM_MUX:75|muxlut:156|muxlut:43|~49~1' from file "muxlut.tdf" line 172, column 50
-- Equation name is '_LC1_B16', type is buried 
-- synthesized logic cell 
_LC1_B16 = LCELL( _EQ063);
  _EQ063 =  _EC11_A &  _LC7_A10
         #  _EC10_B & !_LC7_A10;

-- Node name is '|LPM_MUX:75|muxlut:156|muxlut:60|~44~1' from file "muxlut.tdf" line 171, column 56
-- Equation name is '_LC5_E5', type is buried 
-- synthesized logic cell 
_LC5_E5  = LCELL( _EQ064);
  _EQ064 =  _EC13_I &  _LC8_B1
         #  _EC10_E & !_LC8_B1;

-- Node name is '|LPM_MUX:75|muxlut:156|muxlut:60|~49~1' from file "muxlut.tdf" line 172, column 50
-- Equation name is '_LC3_F2', type is buried 
-- synthesized logic cell 
_LC3_F2  = LCELL( _EQ065);
  _EQ065 =  _EC15_F &  _LC8_B1
         #  _EC14_D & !_LC8_B1;

-- Node name is '|LPM_MUX:75|muxlut:156|muxlut:77|:37' from file "muxlut.tdf" line 128, column 30
-- Equation name is '_LC6_E5', type is buried 
_LC6_E5  = LCELL( _EQ066);
  _EQ066 =  _LC1_B16 &  _LC3_G3 & !_LC4_B1
         #  _LC1_B16 & !_LC3_B1 & !_LC4_B1
         #  _LC3_B1 &  _LC3_G3 & !_LC4_B1;

-- Node name is '|LPM_MUX:75|muxlut:156|muxlut:77|:38' from file "muxlut.tdf" line 128, column 52
-- Equation name is '_LC7_E5', type is buried 
_LC7_E5  = LCELL( _EQ067);
  _EQ067 =  _LC3_F2 &  _LC4_B1 &  _LC5_E5
         #  _LC3_B1 &  _LC4_B1 &  _LC5_E5
         # !_LC3_B1 &  _LC3_F2 &  _LC4_B1;

-- Node name is '|LPM_MUX:75|muxlut:177|muxlut:43|~44~1' from file "muxlut.tdf" line 171, column 56
-- Equation name is '_LC4_G3', type is buried 
-- synthesized logic cell 
_LC4_G3  = LCELL( _EQ068);
  _EQ068 =  _EC5_G &  _LC8_B1
         #  _EC8_H & !_LC8_B1;

-- Node name is '|LPM_MUX:75|muxlut:177|muxlut:43|~49~1' from file "muxlut.tdf" line 172, column 50
-- Equation name is '_LC4_B9', type is buried 
-- synthesized logic cell 
_LC4_B9  = LCELL( _EQ069);
  _EQ069 =  _EC4_A &  _LC7_A10
         #  _EC1_B & !_LC7_A10;

-- Node name is '|LPM_MUX:75|muxlut:177|muxlut:60|~44~1' from file "muxlut.tdf" line 171, column 56
-- Equation name is '_LC5_E4', type is buried 
-- synthesized logic cell 
_LC5_E4  = LCELL( _EQ070);
  _EQ070 =  _EC6_I &  _LC8_B1
         #  _EC3_E & !_LC8_B1;

-- Node name is '|LPM_MUX:75|muxlut:177|muxlut:60|~49~1' from file "muxlut.tdf" line 172, column 50
-- Equation name is '_LC6_F2', type is buried 
-- synthesized logic cell 
_LC6_F2  = LCELL( _EQ071);
  _EQ071 =  _EC7_F &  _LC8_B1
         #  _EC4_D & !_LC8_B1;

-- Node name is '|LPM_MUX:75|muxlut:177|muxlut:77|:37' from file "muxlut.tdf" line 128, column 30
-- Equation name is '_LC4_E4', type is buried 
_LC4_E4  = LCELL( _EQ072);
  _EQ072 = !_LC4_B1 &  _LC4_B9 &  _LC4_G3
         # !_LC3_B1 & !_LC4_B1 &  _LC4_B9
         #  _LC3_B1 & !_LC4_B1 &  _LC4_G3;

-- Node name is '|LPM_MUX:75|muxlut:177|muxlut:77|:38' from file "muxlut.tdf" line 128, column 52
-- Equation name is '_LC3_E4', type is buried 
_LC3_E4  = LCELL( _EQ073);
  _EQ073 =  _LC4_B1 &  _LC5_E4 &  _LC6_F2
         #  _LC3_B1 &  _LC4_B1 &  _LC5_E4
         # !_LC3_B1 &  _LC4_B1 &  _LC6_F2;

-- Node name is '|LPM_MUX:75|muxlut:198|muxlut:43|~44~1' from file "muxlut.tdf" line 171, column 56
-- Equation name is '_LC5_G3', type is buried 
-- synthesized logic cell 
_LC5_G3  = LCELL( _EQ074);
  _EQ074 =  _EC13_G &  _LC8_B1
         #  _EC10_H & !_LC8_B1;

-- Node name is '|LPM_MUX:75|muxlut:198|muxlut:43|~49~1' from file "muxlut.tdf" line 172, column 50
-- Equation name is '_LC1_A15', type is buried 
-- synthesized logic cell 
_LC1_A15 = LCELL( _EQ075);
  _EQ075 =  _EC10_A &  _LC7_A10
         #  _EC9_B & !_LC7_A10;

-- Node name is '|LPM_MUX:75|muxlut:198|muxlut:60|~44~1' from file "muxlut.tdf" line 171, column 56
-- Equation name is '_LC1_E7', type is buried 
-- synthesized logic cell 
_LC1_E7  = LCELL( _EQ076);
  _EQ076 =  _EC14_I &  _LC8_B1
         #  _EC11_E & !_LC8_B1;

-- Node name is '|LPM_MUX:75|muxlut:198|muxlut:60|~49~1' from file "muxlut.tdf" line 172, column 50
-- Equation name is '_LC1_F2', type is buried 
-- synthesized logic cell 
_LC1_F2  = LCELL( _EQ077);
  _EQ077 =  _EC14_F &  _LC8_B1
         #  _EC11_D & !_LC8_B1;

-- Node name is '|LPM_MUX:75|muxlut:198|muxlut:77|:37' from file "muxlut.tdf" line 128, column 30
-- Equation name is '_LC3_E7', type is buried 
_LC3_E7  = LCELL( _EQ078);
  _EQ078 =  _LC1_A15 & !_LC4_B1 &  _LC5_G3
         #  _LC1_A15 & !_LC3_B1 & !_LC4_B1
         #  _LC3_B1 & !_LC4_B1 &  _LC5_G3;

-- Node name is '|LPM_MUX:75|muxlut:198|muxlut:77|:38' from file "muxlut.tdf" line 128, column 52
-- Equation name is '_LC2_E7', type is buried 
_LC2_E7  = LCELL( _EQ079);
  _EQ079 =  _LC1_E7 &  _LC1_F2 &  _LC4_B1
         #  _LC1_E7 &  _LC3_B1 &  _LC4_B1
         #  _LC1_F2 & !_LC3_B1 &  _LC4_B1;

-- Node name is '|LPM_MUX:75|muxlut:219|muxlut:43|~44~1' from file "muxlut.tdf" line 171, column 56
-- Equation name is '_LC2_G13', type is buried 
-- synthesized logic cell 
_LC2_G13 = LCELL( _EQ080);
  _EQ080 =  _EC6_G &  _LC8_B1
         #  _EC2_H & !_LC8_B1;

-- Node name is '|LPM_MUX:75|muxlut:219|muxlut:43|~49~1' from file "muxlut.tdf" line 172, column 50
-- Equation name is '_LC1_A14', type is buried 
-- synthesized logic cell 
_LC1_A14 = LCELL( _EQ081);
  _EQ081 =  _EC3_A &  _LC7_A10
         #  _EC3_B & !_LC7_A10;

-- Node name is '|LPM_MUX:75|muxlut:219|muxlut:60|~44~1' from file "muxlut.tdf" line 171, column 56
-- Equation name is '_LC4_E7', type is buried 
-- synthesized logic cell 
_LC4_E7  = LCELL( _EQ082);
  _EQ082 =  _EC7_I &  _LC8_B1
         #  _EC4_E & !_LC8_B1;

-- Node name is '|LPM_MUX:75|muxlut:219|muxlut:60|~49~1' from file "muxlut.tdf" line 172, column 50
-- Equation name is '_LC4_F17', type is buried 
-- synthesized logic cell 
_LC4_F17 = LCELL( _EQ083);
  _EQ083 =  _EC6_F &  _LC8_B1
         #  _EC5_D & !_LC8_B1;

-- Node name is '|LPM_MUX:75|muxlut:219|muxlut:77|:37' from file "muxlut.tdf" line 128, column 30
-- Equation name is '_LC6_E7', type is buried 
_LC6_E7  = LCELL( _EQ084);
  _EQ084 =  _LC1_A14 &  _LC2_G13 & !_LC4_B1
         #  _LC1_A14 & !_LC3_B1 & !_LC4_B1
         #  _LC2_G13 &  _LC3_B1 & !_LC4_B1;

-- Node name is '|LPM_MUX:75|muxlut:219|muxlut:77|:38' from file "muxlut.tdf" line 128, column 52
-- Equation name is '_LC7_E7', type is buried 
_LC7_E7  = LCELL( _EQ085);
  _EQ085 =  _LC4_B1 &  _LC4_E7 &  _LC4_F17
         #  _LC3_B1 &  _LC4_B1 &  _LC4_E7
         # !_LC3_B1 &  _LC4_B1 &  _LC4_F17;

-- Node name is '|LPM_MUX:75|muxlut:240|muxlut:43|~44~1' from file "muxlut.tdf" line 171, column 56
-- Equation name is '_LC1_G12', type is buried 
-- synthesized logic cell 
_LC1_G12 = LCELL( _EQ086);
  _EQ086 =  _EC14_G &  _LC8_B1
         #  _EC13_H & !_LC8_B1;

-- Node name is '|LPM_MUX:75|muxlut:240|muxlut:43|~49~1' from file "muxlut.tdf" line 172, column 50
-- Equation name is '_LC2_B1', type is buried 
-- synthesized logic cell 
_LC2_B1  = LCELL( _EQ087);
  _EQ087 =  _EC9_A &  _LC7_A10
         #  _EC11_B & !_LC7_A10;

-- Node name is '|LPM_MUX:75|muxlut:240|muxlut:60|~44~1' from file "muxlut.tdf" line 171, column 56
-- Equation name is '_LC1_E6', type is buried 
-- synthesized logic cell 
_LC1_E6  = LCELL( _EQ088);
  _EQ088 =  _EC15_I &  _LC8_B1
         #  _EC12_E & !_LC8_B1;

-- Node name is '|LPM_MUX:75|muxlut:240|muxlut:60|~49~1' from file "muxlut.tdf" line 172, column 50
-- Equation name is '_LC4_F16', type is buried 
-- synthesized logic cell 
_LC4_F16 = LCELL( _EQ089);
  _EQ089 =  _EC13_F &  _LC8_B1
         #  _EC13_D & !_LC8_B1;

-- Node name is '|LPM_MUX:75|muxlut:240|muxlut:77|:37' from file "muxlut.tdf" line 128, column 30
-- Equation name is '_LC1_B1', type is buried 
_LC1_B1  = LCELL( _EQ090);
  _EQ090 =  _LC1_G12 &  _LC2_B1 & !_LC4_B1
         #  _LC2_B1 & !_LC3_B1 & !_LC4_B1
         #  _LC1_G12 &  _LC3_B1 & !_LC4_B1;

-- Node name is '|LPM_MUX:75|muxlut:240|muxlut:77|:38' from file "muxlut.tdf" line 128, column 52
-- Equation name is '_LC2_E6', type is buried 
_LC2_E6  = LCELL( _EQ091);
  _EQ091 =  _LC1_E6 &  _LC4_B1 &  _LC4_F16
         #  _LC1_E6 &  _LC3_B1 &  _LC4_B1
         # !_LC3_B1 &  _LC4_B1 &  _LC4_F16;

-- Node name is '|LPM_MUX:75|muxlut:261|muxlut:43|~44~1' from file "muxlut.tdf" line 171, column 56
-- Equation name is '_LC3_G9', type is buried 
-- synthesized logic cell 
_LC3_G9  = LCELL( _EQ092);
  _EQ092 =  _EC8_G &  _LC8_B1
         #  _EC5_H & !_LC8_B1;

-- Node name is '|LPM_MUX:75|muxlut:261|muxlut:43|~49~1' from file "muxlut.tdf" line 172, column 50
-- Equation name is '_LC1_B9', type is buried 
-- synthesized logic cell 
_LC1_B9  = LCELL( _EQ093);
  _EQ093 =  _EC1_A &  _LC7_A10
         #  _EC4_B & !_LC7_A10;

-- Node name is '|LPM_MUX:75|muxlut:261|muxlut:60|~44~1' from file "muxlut.tdf" line 171, column 56
-- Equation name is '_LC7_E4', type is buried 
-- synthesized logic cell 
_LC7_E4  = LCELL( _EQ094);
  _EQ094 =  _EC8_I &  _LC8_B1
         #  _EC5_E & !_LC8_B1;

-- Node name is '|LPM_MUX:75|muxlut:261|muxlut:60|~49~1' from file "muxlut.tdf" line 172, column 50
-- Equation name is '_LC3_F15', type is buried 
-- synthesized logic cell 
_LC3_F15 = LCELL( _EQ095);
  _EQ095 =  _EC1_F &  _LC8_B1
         #  _EC6_D & !_LC8_B1;

-- Node name is '|LPM_MUX:75|muxlut:261|muxlut:77|:37' from file "muxlut.tdf" line 128, column 30
-- Equation name is '_LC8_B9', type is buried 
_LC8_B9  = LCELL( _EQ096);
  _EQ096 =  _LC1_B9 &  _LC3_G9 & !_LC4_B1
         #  _LC1_B9 & !_LC3_B1 & !_LC4_B1
         #  _LC3_B1 &  _LC3_G9 & !_LC4_B1;

-- Node name is '|LPM_MUX:75|muxlut:261|muxlut:77|:38' from file "muxlut.tdf" line 128, column 52
-- Equation name is '_LC6_E4', type is buried 
_LC6_E4  = LCELL( _EQ097);
  _EQ097 =  _LC3_F15 &  _LC4_B1 &  _LC7_E4
         #  _LC3_B1 &  _LC4_B1 &  _LC7_E4
         # !_LC3_B1 &  _LC3_F15 &  _LC4_B1;

-- Node name is '|LPM_MUX:75|muxlut:282|muxlut:43|~44~1' from file "muxlut.tdf" line 171, column 56
-- Equation name is '_LC4_G11', type is buried 
-- synthesized logic cell 
_LC4_G11 = LCELL( _EQ098);
  _EQ098 =  _EC15_G &  _LC8_B1
         #  _EC9_H & !_LC8_B1;

-- Node name is '|LPM_MUX:75|muxlut:282|muxlut:43|~49~1' from file "muxlut.tdf" line 172, column 50
-- Equation name is '_LC7_A8', type is buried 
-- synthesized logic cell 
_LC7_A8  = LCELL( _EQ099);
  _EQ099 =  _EC13_A &  _LC7_A10
         #  _EC12_B & !_LC7_A10;

-- Node name is '|LPM_MUX:75|muxlut:282|muxlut:60|~44~1' from file "muxlut.tdf" line 171, column 56
-- Equation name is '_LC7_E6', type is buried 
-- synthesized logic cell 
_LC7_E6  = LCELL( _EQ100);
  _EQ100 =  _EC16_I &  _LC8_B1
         #  _EC13_E & !_LC8_B1;

-- Node name is '|LPM_MUX:75|muxlut:282|muxlut:60|~49~1' from file "muxlut.tdf" line 172, column 50
-- Equation name is '_LC6_F14', type is buried 
-- synthesized logic cell 
_LC6_F14 = LCELL( _EQ101);
  _EQ101 =  _EC9_F &  _LC8_B1
         #  _EC15_D & !_LC8_B1;

-- Node name is '|LPM_MUX:75|muxlut:282|muxlut:77|:37' from file "muxlut.tdf" line 128, column 30
-- Equation name is '_LC4_E6', type is buried 
_LC4_E6  = LCELL( _EQ102);
  _EQ102 = !_LC4_B1 &  _LC4_G11 &  _LC7_A8
         # !_LC3_B1 & !_LC4_B1 &  _LC7_A8
         #  _LC3_B1 & !_LC4_B1 &  _LC4_G11;

-- Node name is '|LPM_MUX:75|muxlut:282|muxlut:77|:38' from file "muxlut.tdf" line 128, column 52
-- Equation name is '_LC3_E6', type is buried 
_LC3_E6  = LCELL( _EQ103);
  _EQ103 =  _LC4_B1 &  _LC6_F14 &  _LC7_E6
         #  _LC3_B1 &  _LC4_B1 &  _LC7_E6
         # !_LC3_B1 &  _LC4_B1 &  _LC6_F14;

-- Node name is '~GND~' 
-- Equation name is '~GND~', location is LC3_I8, type is buried.
-- synthesized logic cell 
_LC3_I8  = LCELL( GND);

-- Node name is ':86' 
-- Equation name is '_LC1_B17', type is buried 
_LC1_B17 = LCELL( _EQ104);
  _EQ104 = !awr0 & !awr1 & !awr2 &  wr;

-- Node name is ':87' 
-- Equation name is '_LC6_A16', type is buried 
_LC6_A16 = LCELL( _EQ105);
  _EQ105 =  awr0 & !awr1 & !awr2 &  wr;

-- Node name is ':88' 
-- Equation name is '_LC1_H17', type is buried 
_LC1_H17 = LCELL( _EQ106);
  _EQ106 = !awr0 &  awr1 & !awr2 &  wr;

-- Node name is ':89' 
-- Equation name is '_LC6_G16', type is buried 
_LC6_G16 = LCELL( _EQ107);
  _EQ107 =  awr0 &  awr1 & !awr2 &  wr;

-- Node name is ':90' 
-- Equation name is '_LC1_D10', type is buried 
_LC1_D10 = LCELL( _EQ108);
  _EQ108 = !awr0 & !awr1 &  awr2 &  wr;

-- Node name is ':91' 
-- Equation name is '_LC1_F18', type is buried 
_LC1_F18 = LCELL( _EQ109);
  _EQ109 =  awr0 & !awr1 &  awr2 &  wr;

-- Node name is ':92' 
-- Equation name is '_LC1_E11', type is buried 
_LC1_E11 = LCELL( _EQ110);
  _EQ110 = !awr0 &  awr1 &  awr2 &  wr;

-- Node name is ':93' 
-- Equation name is '_LC5_I4', type is buried 
_LC5_I4  = LCELL( _EQ111);
  _EQ111 =  awr0 &  awr1 &  awr2 &  wr;

-- Node name is '|cachecell:61|LPM_RAM_DQ:1|altram:sram|segment0_0' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC5_B', type is memory 
_EC5_B   = MEMORY_SEGMENT( tag0, VCC, VCC, _LC1_B17, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:61|LPM_RAM_DQ:1|altram:sram|segment0_1' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC14_B', type is memory 
_EC14_B  = MEMORY_SEGMENT( tag1, VCC, VCC, _LC1_B17, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:61|LPM_RAM_DQ:1|altram:sram|segment0_2' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC7_B', type is memory 
_EC7_B   = MEMORY_SEGMENT( tag2, VCC, VCC, _LC1_B17, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:61|LPM_RAM_DQ:1|altram:sram|segment0_3' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC15_B', type is memory 
_EC15_B  = MEMORY_SEGMENT( tag3, VCC, VCC, _LC1_B17, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:61|LPM_RAM_DQ:1|altram:sram|segment0_4' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC6_B', type is memory 
_EC6_B   = MEMORY_SEGMENT( tag4, VCC, VCC, _LC1_B17, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:61|LPM_RAM_DQ:1|altram:sram|segment0_5' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC16_B', type is memory 
_EC16_B  = MEMORY_SEGMENT( tag5, VCC, VCC, _LC1_B17, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:61|LPM_RAM_DQ:1|altram:sram|segment0_6' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC8_B', type is memory 
_EC8_B   = MEMORY_SEGMENT( tag6, VCC, VCC, _LC1_B17, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:61|LPM_RAM_DQ:1|altram:sram|segment0_7' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC13_B', type is memory 
_EC13_B  = MEMORY_SEGMENT( tag7, VCC, VCC, _LC1_B17, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:61|LPM_RAM_DQ:3|altram:sram|segment0_0' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC2_B', type is memory 
_EC2_B   = MEMORY_SEGMENT( data0, VCC, VCC, _LC1_B17, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:61|LPM_RAM_DQ:3|altram:sram|segment0_1' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC10_B', type is memory 
_EC10_B  = MEMORY_SEGMENT( data1, VCC, VCC, _LC1_B17, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:61|LPM_RAM_DQ:3|altram:sram|segment0_2' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC1_B', type is memory 
_EC1_B   = MEMORY_SEGMENT( data2, VCC, VCC, _LC1_B17, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:61|LPM_RAM_DQ:3|altram:sram|segment0_3' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC9_B', type is memory 
_EC9_B   = MEMORY_SEGMENT( data3, VCC, VCC, _LC1_B17, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:61|LPM_RAM_DQ:3|altram:sram|segment0_4' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC3_B', type is memory 
_EC3_B   = MEMORY_SEGMENT( data4, VCC, VCC, _LC1_B17, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:61|LPM_RAM_DQ:3|altram:sram|segment0_5' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC11_B', type is memory 
_EC11_B  = MEMORY_SEGMENT( data5, VCC, VCC, _LC1_B17, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:61|LPM_RAM_DQ:3|altram:sram|segment0_6' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC4_B', type is memory 
_EC4_B   = MEMORY_SEGMENT( data6, VCC, VCC, _LC1_B17, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:61|LPM_RAM_DQ:3|altram:sram|segment0_7' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC12_B', type is memory 
_EC12_B  = MEMORY_SEGMENT( data7, VCC, VCC, _LC1_B17, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:62|LPM_RAM_DQ:1|altram:sram|segment0_0' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC7_A', type is memory 
_EC7_A   = MEMORY_SEGMENT( tag0, VCC, VCC, _LC6_A16, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:62|LPM_RAM_DQ:1|altram:sram|segment0_1' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC12_A', type is memory 
_EC12_A  = MEMORY_SEGMENT( tag1, VCC, VCC, _LC6_A16, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:62|LPM_RAM_DQ:1|altram:sram|segment0_2' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC5_A', type is memory 
_EC5_A   = MEMORY_SEGMENT( tag2, VCC, VCC, _LC6_A16, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:62|LPM_RAM_DQ:1|altram:sram|segment0_3' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC14_A', type is memory 
_EC14_A  = MEMORY_SEGMENT( tag3, VCC, VCC, _LC6_A16, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:62|LPM_RAM_DQ:1|altram:sram|segment0_4' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC6_A', type is memory 
_EC6_A   = MEMORY_SEGMENT( tag4, VCC, VCC, _LC6_A16, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:62|LPM_RAM_DQ:1|altram:sram|segment0_5' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC15_A', type is memory 
_EC15_A  = MEMORY_SEGMENT( tag5, VCC, VCC, _LC6_A16, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:62|LPM_RAM_DQ:1|altram:sram|segment0_6' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC8_A', type is memory 
_EC8_A   = MEMORY_SEGMENT( tag6, VCC, VCC, _LC6_A16, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:62|LPM_RAM_DQ:1|altram:sram|segment0_7' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC16_A', type is memory 
_EC16_A  = MEMORY_SEGMENT( tag7, VCC, VCC, _LC6_A16, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:62|LPM_RAM_DQ:3|altram:sram|segment0_0' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC2_A', type is memory 
_EC2_A   = MEMORY_SEGMENT( data0, VCC, VCC, _LC6_A16, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:62|LPM_RAM_DQ:3|altram:sram|segment0_1' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC11_A', type is memory 
_EC11_A  = MEMORY_SEGMENT( data1, VCC, VCC, _LC6_A16, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:62|LPM_RAM_DQ:3|altram:sram|segment0_2' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC4_A', type is memory 
_EC4_A   = MEMORY_SEGMENT( data2, VCC, VCC, _LC6_A16, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:62|LPM_RAM_DQ:3|altram:sram|segment0_3' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC10_A', type is memory 
_EC10_A  = MEMORY_SEGMENT( data3, VCC, VCC, _LC6_A16, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:62|LPM_RAM_DQ:3|altram:sram|segment0_4' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC3_A', type is memory 
_EC3_A   = MEMORY_SEGMENT( data4, VCC, VCC, _LC6_A16, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:62|LPM_RAM_DQ:3|altram:sram|segment0_5' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC9_A', type is memory 
_EC9_A   = MEMORY_SEGMENT( data5, VCC, VCC, _LC6_A16, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:62|LPM_RAM_DQ:3|altram:sram|segment0_6' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC1_A', type is memory 
_EC1_A   = MEMORY_SEGMENT( data6, VCC, VCC, _LC6_A16, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:62|LPM_RAM_DQ:3|altram:sram|segment0_7' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC13_A', type is memory 
_EC13_A  = MEMORY_SEGMENT( data7, VCC, VCC, _LC6_A16, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:63|LPM_RAM_DQ:1|altram:sram|segment0_0' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC1_H', type is memory 
_EC1_H   = MEMORY_SEGMENT( tag0, VCC, VCC, _LC1_H17, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:63|LPM_RAM_DQ:1|altram:sram|segment0_1' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC11_H', type is memory 
_EC11_H  = MEMORY_SEGMENT( tag1, VCC, VCC, _LC1_H17, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:63|LPM_RAM_DQ:1|altram:sram|segment0_2' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC3_H', type is memory 
_EC3_H   = MEMORY_SEGMENT( tag2, VCC, VCC, _LC1_H17, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:63|LPM_RAM_DQ:1|altram:sram|segment0_3' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC14_H', type is memory 
_EC14_H  = MEMORY_SEGMENT( tag3, VCC, VCC, _LC1_H17, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:63|LPM_RAM_DQ:1|altram:sram|segment0_4' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC4_H', type is memory 
_EC4_H   = MEMORY_SEGMENT( tag4, VCC, VCC, _LC1_H17, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:63|LPM_RAM_DQ:1|altram:sram|segment0_5' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC15_H', type is memory 
_EC15_H  = MEMORY_SEGMENT( tag5, VCC, VCC, _LC1_H17, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:63|LPM_RAM_DQ:1|altram:sram|segment0_6' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC7_H', type is memory 
_EC7_H   = MEMORY_SEGMENT( tag6, VCC, VCC, _LC1_H17, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:63|LPM_RAM_DQ:1|altram:sram|segment0_7' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC16_H', type is memory 
_EC16_H  = MEMORY_SEGMENT( tag7, VCC, VCC, _LC1_H17, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:63|LPM_RAM_DQ:3|altram:sram|segment0_0' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC6_H', type is memory 
_EC6_H   = MEMORY_SEGMENT( data0, VCC, VCC, _LC1_H17, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:63|LPM_RAM_DQ:3|altram:sram|segment0_1' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC12_H', type is memory 
_EC12_H  = MEMORY_SEGMENT( data1, VCC, VCC, _LC1_H17, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:63|LPM_RAM_DQ:3|altram:sram|segment0_2' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC8_H', type is memory 
_EC8_H   = MEMORY_SEGMENT( data2, VCC, VCC, _LC1_H17, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:63|LPM_RAM_DQ:3|altram:sram|segment0_3' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC10_H', type is memory 
_EC10_H  = MEMORY_SEGMENT( data3, VCC, VCC, _LC1_H17, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:63|LPM_RAM_DQ:3|altram:sram|segment0_4' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC2_H', type is memory 
_EC2_H   = MEMORY_SEGMENT( data4, VCC, VCC, _LC1_H17, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:63|LPM_RAM_DQ:3|altram:sram|segment0_5' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC13_H', type is memory 
_EC13_H  = MEMORY_SEGMENT( data5, VCC, VCC, _LC1_H17, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:63|LPM_RAM_DQ:3|altram:sram|segment0_6' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC5_H', type is memory 
_EC5_H   = MEMORY_SEGMENT( data6, VCC, VCC, _LC1_H17, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:63|LPM_RAM_DQ:3|altram:sram|segment0_7' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC9_H', type is memory 
_EC9_H   = MEMORY_SEGMENT( data7, VCC, VCC, _LC1_H17, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:64|LPM_RAM_DQ:1|altram:sram|segment0_0' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC7_G', type is memory 
_EC7_G   = MEMORY_SEGMENT( tag0, VCC, VCC, _LC6_G16, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:64|LPM_RAM_DQ:1|altram:sram|segment0_1' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC16_G', type is memory 
_EC16_G  = MEMORY_SEGMENT( tag1, VCC, VCC, _LC6_G16, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:64|LPM_RAM_DQ:1|altram:sram|segment0_2' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC1_G', type is memory 
_EC1_G   = MEMORY_SEGMENT( tag2, VCC, VCC, _LC6_G16, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:64|LPM_RAM_DQ:1|altram:sram|segment0_3' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC9_G', type is memory 
_EC9_G   = MEMORY_SEGMENT( tag3, VCC, VCC, _LC6_G16, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:64|LPM_RAM_DQ:1|altram:sram|segment0_4' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC2_G', type is memory 
_EC2_G   = MEMORY_SEGMENT( tag4, VCC, VCC, _LC6_G16, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:64|LPM_RAM_DQ:1|altram:sram|segment0_5' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC10_G', type is memory 
_EC10_G  = MEMORY_SEGMENT( tag5, VCC, VCC, _LC6_G16, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:64|LPM_RAM_DQ:1|altram:sram|segment0_6' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC3_G', type is memory 
_EC3_G   = MEMORY_SEGMENT( tag6, VCC, VCC, _LC6_G16, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:64|LPM_RAM_DQ:1|altram:sram|segment0_7' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC11_G', type is memory 
_EC11_G  = MEMORY_SEGMENT( tag7, VCC, VCC, _LC6_G16, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:64|LPM_RAM_DQ:3|altram:sram|segment0_0' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC4_G', type is memory 
_EC4_G   = MEMORY_SEGMENT( data0, VCC, VCC, _LC6_G16, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:64|LPM_RAM_DQ:3|altram:sram|segment0_1' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC12_G', type is memory 
_EC12_G  = MEMORY_SEGMENT( data1, VCC, VCC, _LC6_G16, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:64|LPM_RAM_DQ:3|altram:sram|segment0_2' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC5_G', type is memory 
_EC5_G   = MEMORY_SEGMENT( data2, VCC, VCC, _LC6_G16, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:64|LPM_RAM_DQ:3|altram:sram|segment0_3' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC13_G', type is memory 
_EC13_G  = MEMORY_SEGMENT( data3, VCC, VCC, _LC6_G16, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:64|LPM_RAM_DQ:3|altram:sram|segment0_4' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC6_G', type is memory 
_EC6_G   = MEMORY_SEGMENT( data4, VCC, VCC, _LC6_G16, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:64|LPM_RAM_DQ:3|altram:sram|segment0_5' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC14_G', type is memory 
_EC14_G  = MEMORY_SEGMENT( data5, VCC, VCC, _LC6_G16, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:64|LPM_RAM_DQ:3|altram:sram|segment0_6' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC8_G', type is memory 
_EC8_G   = MEMORY_SEGMENT( data6, VCC, VCC, _LC6_G16, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:64|LPM_RAM_DQ:3|altram:sram|segment0_7' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC15_G', type is memory 
_EC15_G  = MEMORY_SEGMENT( data7, VCC, VCC, _LC6_G16, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:70|LPM_RAM_DQ:1|altram:sram|segment0_0' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC4_I', type is memory 
_EC4_I   = MEMORY_SEGMENT( tag0, VCC, VCC, _LC5_I4, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:70|LPM_RAM_DQ:1|altram:sram|segment0_1' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC11_I', type is memory 
_EC11_I  = MEMORY_SEGMENT( tag1, VCC, VCC, _LC5_I4, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:70|LPM_RAM_DQ:1|altram:sram|segment0_2' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC3_I', type is memory 
_EC3_I   = MEMORY_SEGMENT( tag2, VCC, VCC, _LC5_I4, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:70|LPM_RAM_DQ:1|altram:sram|segment0_3' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC9_I', type is memory 
_EC9_I   = MEMORY_SEGMENT( tag3, VCC, VCC, _LC5_I4, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:70|LPM_RAM_DQ:1|altram:sram|segment0_4' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC1_I', type is memory 
_EC1_I   = MEMORY_SEGMENT( tag4, VCC, VCC, _LC5_I4, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:70|LPM_RAM_DQ:1|altram:sram|segment0_5' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC10_I', type is memory 
_EC10_I  = MEMORY_SEGMENT( tag5, VCC, VCC, _LC5_I4, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:70|LPM_RAM_DQ:1|altram:sram|segment0_6' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC2_I', type is memory 
_EC2_I   = MEMORY_SEGMENT( tag6, VCC, VCC, _LC5_I4, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:70|LPM_RAM_DQ:1|altram:sram|segment0_7' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC12_I', type is memory 
_EC12_I  = MEMORY_SEGMENT( tag7, VCC, VCC, _LC5_I4, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:70|LPM_RAM_DQ:3|altram:sram|segment0_0' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC5_I', type is memory 
_EC5_I   = MEMORY_SEGMENT( data0, VCC, VCC, _LC5_I4, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:70|LPM_RAM_DQ:3|altram:sram|segment0_1' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC13_I', type is memory 
_EC13_I  = MEMORY_SEGMENT( data1, VCC, VCC, _LC5_I4, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:70|LPM_RAM_DQ:3|altram:sram|segment0_2' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC6_I', type is memory 
_EC6_I   = MEMORY_SEGMENT( data2, VCC, VCC, _LC5_I4, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:70|LPM_RAM_DQ:3|altram:sram|segment0_3' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC14_I', type is memory 
_EC14_I  = MEMORY_SEGMENT( data3, VCC, VCC, _LC5_I4, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:70|LPM_RAM_DQ:3|altram:sram|segment0_4' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC7_I', type is memory 
_EC7_I   = MEMORY_SEGMENT( data4, VCC, VCC, _LC5_I4, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:70|LPM_RAM_DQ:3|altram:sram|segment0_5' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC15_I', type is memory 
_EC15_I  = MEMORY_SEGMENT( data5, VCC, VCC, _LC5_I4, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:70|LPM_RAM_DQ:3|altram:sram|segment0_6' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC8_I', type is memory 
_EC8_I   = MEMORY_SEGMENT( data6, VCC, VCC, _LC5_I4, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:70|LPM_RAM_DQ:3|altram:sram|segment0_7' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC16_I', type is memory 
_EC16_I  = MEMORY_SEGMENT( data7, VCC, VCC, _LC5_I4, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:71|LPM_RAM_DQ:1|altram:sram|segment0_0' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC7_E', type is memory 
_EC7_E   = MEMORY_SEGMENT( tag0, VCC, VCC, _LC1_E11, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:71|LPM_RAM_DQ:1|altram:sram|segment0_1' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC15_E', type is memory 
_EC15_E  = MEMORY_SEGMENT( tag1, VCC, VCC, _LC1_E11, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:71|LPM_RAM_DQ:1|altram:sram|segment0_2' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC8_E', type is memory 
_EC8_E   = MEMORY_SEGMENT( tag2, VCC, VCC, _LC1_E11, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:71|LPM_RAM_DQ:1|altram:sram|segment0_3' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC16_E', type is memory 
_EC16_E  = MEMORY_SEGMENT( tag3, VCC, VCC, _LC1_E11, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:71|LPM_RAM_DQ:1|altram:sram|segment0_4' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC6_E', type is memory 
_EC6_E   = MEMORY_SEGMENT( tag4, VCC, VCC, _LC1_E11, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:71|LPM_RAM_DQ:1|altram:sram|segment0_5' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC14_E', type is memory 
_EC14_E  = MEMORY_SEGMENT( tag5, VCC, VCC, _LC1_E11, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:71|LPM_RAM_DQ:1|altram:sram|segment0_6' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC1_E', type is memory 
_EC1_E   = MEMORY_SEGMENT( tag6, VCC, VCC, _LC1_E11, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:71|LPM_RAM_DQ:1|altram:sram|segment0_7' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC9_E', type is memory 
_EC9_E   = MEMORY_SEGMENT( tag7, VCC, VCC, _LC1_E11, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:71|LPM_RAM_DQ:3|altram:sram|segment0_0' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC2_E', type is memory 
_EC2_E   = MEMORY_SEGMENT( data0, VCC, VCC, _LC1_E11, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:71|LPM_RAM_DQ:3|altram:sram|segment0_1' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC10_E', type is memory 
_EC10_E  = MEMORY_SEGMENT( data1, VCC, VCC, _LC1_E11, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:71|LPM_RAM_DQ:3|altram:sram|segment0_2' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC3_E', type is memory 
_EC3_E   = MEMORY_SEGMENT( data2, VCC, VCC, _LC1_E11, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:71|LPM_RAM_DQ:3|altram:sram|segment0_3' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC11_E', type is memory 
_EC11_E  = MEMORY_SEGMENT( data3, VCC, VCC, _LC1_E11, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:71|LPM_RAM_DQ:3|altram:sram|segment0_4' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC4_E', type is memory 
_EC4_E   = MEMORY_SEGMENT( data4, VCC, VCC, _LC1_E11, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:71|LPM_RAM_DQ:3|altram:sram|segment0_5' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC12_E', type is memory 
_EC12_E  = MEMORY_SEGMENT( data5, VCC, VCC, _LC1_E11, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:71|LPM_RAM_DQ:3|altram:sram|segment0_6' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC5_E', type is memory 
_EC5_E   = MEMORY_SEGMENT( data6, VCC, VCC, _LC1_E11, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:71|LPM_RAM_DQ:3|altram:sram|segment0_7' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC13_E', type is memory 
_EC13_E  = MEMORY_SEGMENT( data7, VCC, VCC, _LC1_E11, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:72|LPM_RAM_DQ:1|altram:sram|segment0_0' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC2_F', type is memory 
_EC2_F   = MEMORY_SEGMENT( tag0, VCC, VCC, _LC1_F18, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:72|LPM_RAM_DQ:1|altram:sram|segment0_1' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC16_F', type is memory 
_EC16_F  = MEMORY_SEGMENT( tag1, VCC, VCC, _LC1_F18, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:72|LPM_RAM_DQ:1|altram:sram|segment0_2' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC8_F', type is memory 
_EC8_F   = MEMORY_SEGMENT( tag2, VCC, VCC, _LC1_F18, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:72|LPM_RAM_DQ:1|altram:sram|segment0_3' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC12_F', type is memory 
_EC12_F  = MEMORY_SEGMENT( tag3, VCC, VCC, _LC1_F18, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:72|LPM_RAM_DQ:1|altram:sram|segment0_4' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC5_F', type is memory 
_EC5_F   = MEMORY_SEGMENT( tag4, VCC, VCC, _LC1_F18, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:72|LPM_RAM_DQ:1|altram:sram|segment0_5' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC11_F', type is memory 
_EC11_F  = MEMORY_SEGMENT( tag5, VCC, VCC, _LC1_F18, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:72|LPM_RAM_DQ:1|altram:sram|segment0_6' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC4_F', type is memory 
_EC4_F   = MEMORY_SEGMENT( tag6, VCC, VCC, _LC1_F18, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:72|LPM_RAM_DQ:1|altram:sram|segment0_7' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC10_F', type is memory 
_EC10_F  = MEMORY_SEGMENT( tag7, VCC, VCC, _LC1_F18, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:72|LPM_RAM_DQ:3|altram:sram|segment0_0' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC3_F', type is memory 
_EC3_F   = MEMORY_SEGMENT( data0, VCC, VCC, _LC1_F18, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:72|LPM_RAM_DQ:3|altram:sram|segment0_1' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC15_F', type is memory 
_EC15_F  = MEMORY_SEGMENT( data1, VCC, VCC, _LC1_F18, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:72|LPM_RAM_DQ:3|altram:sram|segment0_2' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC7_F', type is memory 
_EC7_F   = MEMORY_SEGMENT( data2, VCC, VCC, _LC1_F18, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:72|LPM_RAM_DQ:3|altram:sram|segment0_3' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC14_F', type is memory 
_EC14_F  = MEMORY_SEGMENT( data3, VCC, VCC, _LC1_F18, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:72|LPM_RAM_DQ:3|altram:sram|segment0_4' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC6_F', type is memory 
_EC6_F   = MEMORY_SEGMENT( data4, VCC, VCC, _LC1_F18, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:72|LPM_RAM_DQ:3|altram:sram|segment0_5' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC13_F', type is memory 
_EC13_F  = MEMORY_SEGMENT( data5, VCC, VCC, _LC1_F18, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:72|LPM_RAM_DQ:3|altram:sram|segment0_6' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC1_F', type is memory 
_EC1_F   = MEMORY_SEGMENT( data6, VCC, VCC, _LC1_F18, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:72|LPM_RAM_DQ:3|altram:sram|segment0_7' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC9_F', type is memory 
_EC9_F   = MEMORY_SEGMENT( data7, VCC, VCC, _LC1_F18, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:73|LPM_RAM_DQ:1|altram:sram|segment0_0' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC2_D', type is memory 
_EC2_D   = MEMORY_SEGMENT( tag0, VCC, VCC, _LC1_D10, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:73|LPM_RAM_DQ:1|altram:sram|segment0_1' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC9_D', type is memory 
_EC9_D   = MEMORY_SEGMENT( tag1, VCC, VCC, _LC1_D10, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:73|LPM_RAM_DQ:1|altram:sram|segment0_2' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC1_D', type is memory 
_EC1_D   = MEMORY_SEGMENT( tag2, VCC, VCC, _LC1_D10, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:73|LPM_RAM_DQ:1|altram:sram|segment0_3' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC16_D', type is memory 
_EC16_D  = MEMORY_SEGMENT( tag3, VCC, VCC, _LC1_D10, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:73|LPM_RAM_DQ:1|altram:sram|segment0_4' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC8_D', type is memory 
_EC8_D   = MEMORY_SEGMENT( tag4, VCC, VCC, _LC1_D10, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:73|LPM_RAM_DQ:1|altram:sram|segment0_5' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC12_D', type is memory 
_EC12_D  = MEMORY_SEGMENT( tag5, VCC, VCC, _LC1_D10, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:73|LPM_RAM_DQ:1|altram:sram|segment0_6' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC3_D', type is memory 
_EC3_D   = MEMORY_SEGMENT( tag6, VCC, VCC, _LC1_D10, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:73|LPM_RAM_DQ:1|altram:sram|segment0_7' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC10_D', type is memory 
_EC10_D  = MEMORY_SEGMENT( tag7, VCC, VCC, _LC1_D10, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:73|LPM_RAM_DQ:3|altram:sram|segment0_0' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC7_D', type is memory 
_EC7_D   = MEMORY_SEGMENT( data0, VCC, VCC, _LC1_D10, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:73|LPM_RAM_DQ:3|altram:sram|segment0_1' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC14_D', type is memory 
_EC14_D  = MEMORY_SEGMENT( data1, VCC, VCC, _LC1_D10, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:73|LPM_RAM_DQ:3|altram:sram|segment0_2' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC4_D', type is memory 
_EC4_D   = MEMORY_SEGMENT( data2, VCC, VCC, _LC1_D10, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:73|LPM_RAM_DQ:3|altram:sram|segment0_3' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC11_D', type is memory 
_EC11_D  = MEMORY_SEGMENT( data3, VCC, VCC, _LC1_D10, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:73|LPM_RAM_DQ:3|altram:sram|segment0_4' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC5_D', type is memory 
_EC5_D   = MEMORY_SEGMENT( data4, VCC, VCC, _LC1_D10, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:73|LPM_RAM_DQ:3|altram:sram|segment0_5' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC13_D', type is memory 
_EC13_D  = MEMORY_SEGMENT( data5, VCC, VCC, _LC1_D10, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:73|LPM_RAM_DQ:3|altram:sram|segment0_6' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC6_D', type is memory 
_EC6_D   = MEMORY_SEGMENT( data6, VCC, VCC, _LC1_D10, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);

-- Node name is '|cachecell:73|LPM_RAM_DQ:3|altram:sram|segment0_7' from file "altram.tdf" line 98, column 12
-- Equation name is '_EC15_D', type is memory 
_EC15_D  = MEMORY_SEGMENT( data7, VCC, VCC, _LC1_D10, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, _LC3_I8, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);



Project Information                  z:\university\circuitry\lab20\lab20_5.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX10KE' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:02
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:01
   Partitioner                            00:00:00
   Fitter                                 00:00:03
   Timing SNF Extractor                   00:00:01
   --------------------------             --------
   Total Time                             00:00:07


Memory Allocated
-----------------

Peak memory allocated during compilation  = 32,413K
