Fitter report for qlab5
Sun Mar 08 17:44:08 2020
Quartus II 64-Bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Fitter Partition Statistics
 11. Input Pins
 12. Output Pins
 13. I/O Bank Usage
 14. All Package Pins
 15. Output Pin Default Load For Reported TCO
 16. Fitter Resource Utilization by Entity
 17. Delay Chain Summary
 18. Pad To Core Delay Chain Fanout
 19. Control Signals
 20. Global & Other Fast Signals
 21. Non-Global High Fan-Out Signals
 22. Fitter RAM Summary
 23. Other Routing Usage Summary
 24. LAB Logic Elements
 25. LAB-wide Signals
 26. LAB Signals Sourced
 27. LAB Signals Sourced Out
 28. LAB Distinct Inputs
 29. Fitter Device Options
 30. Operating Settings and Conditions
 31. Fitter Messages
 32. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Fitter Summary                                                                     ;
+------------------------------------+-----------------------------------------------+
; Fitter Status                      ; Successful - Sun Mar 08 17:44:08 2020         ;
; Quartus II 64-Bit Version          ; 12.1 Build 243 01/31/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; qlab5                                         ;
; Top-level Entity Name              ; qlab5                                         ;
; Family                             ; Cyclone II                                    ;
; Device                             ; EP2C5Q208C8                                   ;
; Timing Models                      ; Final                                         ;
; Total logic elements               ; 664 / 4,608 ( 14 % )                          ;
;     Total combinational functions  ; 621 / 4,608 ( 13 % )                          ;
;     Dedicated logic registers      ; 303 / 4,608 ( 7 % )                           ;
; Total registers                    ; 303                                           ;
; Total pins                         ; 3 / 142 ( 2 % )                               ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 66,560 / 119,808 ( 56 % )                     ;
; Embedded Multiplier 9-bit elements ; 0 / 26 ( 0 % )                                ;
; Total PLLs                         ; 0 / 2 ( 0 % )                                 ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                              ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                                     ; Setting                        ; Default Value                  ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                                     ; EP2C5Q208C8                    ;                                ;
; Minimum Core Junction Temperature                                          ; 0                              ;                                ;
; Maximum Core Junction Temperature                                          ; 85                             ;                                ;
; Fit Attempts to Skip                                                       ; 0                              ; 0.0                            ;
; Use smart compilation                                                      ; Off                            ; Off                            ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                             ; On                             ;
; Enable compact report table                                                ; Off                            ; Off                            ;
; Auto Merge PLLs                                                            ; On                             ; On                             ;
; Ignore PLL Mode When Merging PLLs                                          ; Off                            ; Off                            ;
; Router Timing Optimization Level                                           ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                                ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                                   ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                                ; Off                            ; Off                            ;
; Optimize Hold Timing                                                       ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                               ; On                             ; On                             ;
; PowerPlay Power Optimization                                               ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                            ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                                   ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                             ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                                 ; Normal                         ; Normal                         ;
; Limit to One Fitting Attempt                                               ; Off                            ; Off                            ;
; Final Placement Optimizations                                              ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                              ; 1                              ; 1                              ;
; PCI I/O                                                                    ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                                      ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                                  ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                         ; Off                            ; Off                            ;
; Auto Packed Registers                                                      ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                          ; On                             ; On                             ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                               ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                                  ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                                     ; Off                            ; Off                            ;
; Fitter Effort                                                              ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                            ; Normal                         ; Normal                         ;
; Auto Global Clock                                                          ; On                             ; On                             ;
; Auto Global Register Control Signals                                       ; On                             ; On                             ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                            ; Off                            ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 997 ( 0.00 % )     ;
;     -- Achieved     ; 0 / 997 ( 0.00 % )     ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 994     ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 3       ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/study/Labs/Verify/qlab59/qlab5.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 664 / 4,608 ( 14 % )      ;
;     -- Combinational with no register       ; 361                       ;
;     -- Register only                        ; 43                        ;
;     -- Combinational with a register        ; 260                       ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 263                       ;
;     -- 3 input functions                    ; 303                       ;
;     -- <=2 input functions                  ; 55                        ;
;     -- Register only                        ; 43                        ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 542                       ;
;     -- arithmetic mode                      ; 79                        ;
;                                             ;                           ;
; Total registers*                            ; 303 / 5,010 ( 6 % )       ;
;     -- Dedicated logic registers            ; 303 / 4,608 ( 7 % )       ;
;     -- I/O registers                        ; 0 / 402 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 54 / 288 ( 19 % )         ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 3 / 142 ( 2 % )           ;
;     -- Clock pins                           ; 1 / 4 ( 25 % )            ;
;                                             ;                           ;
; Global signals                              ; 3                         ;
; M4Ks                                        ; 18 / 26 ( 69 % )          ;
; Total block memory bits                     ; 66,560 / 119,808 ( 56 % ) ;
; Total block memory implementation bits      ; 82,944 / 119,808 ( 69 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 26 ( 0 % )            ;
; PLLs                                        ; 0 / 2 ( 0 % )             ;
; Global clocks                               ; 3 / 8 ( 38 % )            ;
; JTAGs                                       ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 8% / 8% / 7%              ;
; Peak interconnect usage (total/H/V)         ; 11% / 11% / 11%           ;
; Maximum fan-out                             ; 323                       ;
; Highest non-global fan-out                  ; 51                        ;
; Total fan-out                               ; 3684                      ;
; Average fan-out                             ; 3.72                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                        ;
+---------------------------------------------+---------------------+--------------------------------+
; Statistic                                   ; Top                 ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                            ;
;                                             ;                     ;                                ;
; Total logic elements                        ; 664 / 4608 ( 14 % ) ; 0 / 4608 ( 0 % )               ;
;     -- Combinational with no register       ; 361                 ; 0                              ;
;     -- Register only                        ; 43                  ; 0                              ;
;     -- Combinational with a register        ; 260                 ; 0                              ;
;                                             ;                     ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                                ;
;     -- 4 input functions                    ; 263                 ; 0                              ;
;     -- 3 input functions                    ; 303                 ; 0                              ;
;     -- <=2 input functions                  ; 55                  ; 0                              ;
;     -- Register only                        ; 43                  ; 0                              ;
;                                             ;                     ;                                ;
; Logic elements by mode                      ;                     ;                                ;
;     -- normal mode                          ; 542                 ; 0                              ;
;     -- arithmetic mode                      ; 79                  ; 0                              ;
;                                             ;                     ;                                ;
; Total registers                             ; 303                 ; 0                              ;
;     -- Dedicated logic registers            ; 303 / 4608 ( 7 % )  ; 0 / 4608 ( 0 % )               ;
;                                             ;                     ;                                ;
; Total LABs:  partially or completely used   ; 54 / 288 ( 19 % )   ; 0 / 288 ( 0 % )                ;
;                                             ;                     ;                                ;
; Virtual pins                                ; 0                   ; 0                              ;
; I/O pins                                    ; 3                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 26 ( 0 % )      ; 0 / 26 ( 0 % )                 ;
; Total memory bits                           ; 66560               ; 0                              ;
; Total RAM block bits                        ; 82944               ; 0                              ;
; M4K                                         ; 18 / 26 ( 69 % )    ; 0 / 26 ( 0 % )                 ;
; Clock control block                         ; 3 / 10 ( 30 % )     ; 0 / 10 ( 0 % )                 ;
;                                             ;                     ;                                ;
; Connections                                 ;                     ;                                ;
;     -- Input Connections                    ; 0                   ; 0                              ;
;     -- Registered Input Connections         ; 0                   ; 0                              ;
;     -- Output Connections                   ; 0                   ; 0                              ;
;     -- Registered Output Connections        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Internal Connections                        ;                     ;                                ;
;     -- Total Connections                    ; 3694                ; 0                              ;
;     -- Registered Connections               ; 1404                ; 0                              ;
;                                             ;                     ;                                ;
; External Connections                        ;                     ;                                ;
;     -- Top                                  ; 0                   ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Partition Interface                         ;                     ;                                ;
;     -- Input Ports                          ; 2                   ; 0                              ;
;     -- Output Ports                         ; 1                   ; 0                              ;
;     -- Bidir Ports                          ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Registered Ports                            ;                     ;                                ;
;     -- Registered Input Ports               ; 0                   ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Port Connectivity                           ;                     ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 0                              ;
+---------------------------------------------+---------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                    ;
+---------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+---------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; clk     ; 23    ; 1        ; 0            ; 6            ; 0           ; 1                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; reset_n ; 24    ; 1        ; 0            ; 6            ; 1           ; 1                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
+---------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                            ;
+----------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+----------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; data_out ; 75    ; 4        ; 12           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
+----------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 4 / 34 ( 12 % ) ; 3.3V          ; --           ;
; 2        ; 0 / 35 ( 0 % )  ; 3.3V          ; --           ;
; 3        ; 1 / 37 ( 3 % )  ; 3.3V          ; --           ;
; 4        ; 1 / 36 ( 3 % )  ; 3.3V          ; --           ;
+----------+-----------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 2        ; 1          ; 1        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 3        ; 2          ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 4        ; 3          ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 5        ; 4          ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 6        ; 5          ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 7        ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 8        ; 6          ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 9        ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 7          ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 11       ; 8          ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 12       ; 9          ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 13       ; 10         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 14       ; 11         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 15       ; 12         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 16       ; 13         ; 1        ; #TDO                                     ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ; 14         ; 1        ; #TMS                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 18       ; 15         ; 1        ; #TCK                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 19       ; 16         ; 1        ; #TDI                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 17         ; 1        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 18         ; 1        ; ^DCLK                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ; 19         ; 1        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 20         ; 1        ; clk                                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 24       ; 21         ; 1        ; reset_n                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 25       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 26       ; 22         ; 1        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 27       ; 23         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 28       ; 24         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 29       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 30       ; 25         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 31       ; 26         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 32       ; 27         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 33       ; 28         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 34       ; 29         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 35       ; 30         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 36       ; 31         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 37       ; 32         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 38       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 39       ; 34         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 40       ; 35         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 41       ; 36         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 42       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 43       ; 37         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 44       ; 38         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 45       ; 39         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 46       ; 40         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 47       ; 41         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 48       ; 42         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 49       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 50       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 51       ;            ;          ; VCCD_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 52       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 53       ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 54       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 55       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 56       ; 43         ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 57       ; 44         ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 58       ; 45         ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 59       ; 46         ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 60       ; 47         ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 61       ; 48         ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 62       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 63       ; 49         ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 64       ; 50         ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 65       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 66       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 67       ; 52         ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 68       ; 53         ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 69       ; 54         ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 70       ; 57         ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 71       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 72       ; 58         ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 73       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 74       ; 59         ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 75       ; 60         ; 4        ; data_out                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 76       ; 63         ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 77       ; 64         ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 78       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 80       ; 65         ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 81       ; 66         ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 82       ; 67         ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 83       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 84       ; 68         ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 85       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 86       ; 69         ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 87       ; 70         ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 88       ; 71         ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 89       ; 72         ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 90       ; 73         ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 91       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 92       ; 74         ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 93       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 94       ; 75         ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 95       ; 76         ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 96       ; 77         ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 97       ; 78         ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 98       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 99       ; 79         ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 100      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 101      ; 80         ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 102      ; 81         ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 103      ; 82         ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 104      ; 83         ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 105      ; 84         ; 3        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 106      ; 85         ; 3        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 107      ; 86         ; 3        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 108      ; 87         ; 3        ; ~LVDS41p/nCEO~                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 109      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 110      ; 89         ; 3        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 111      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 112      ; 90         ; 3        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 113      ; 91         ; 3        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 114      ; 92         ; 3        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 115      ; 93         ; 3        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 116      ; 94         ; 3        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 117      ; 95         ; 3        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 118      ; 96         ; 3        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 119      ; 97         ; 3        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 120      ; 98         ; 3        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 121      ; 99         ; 3        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 122      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 123      ; 100        ; 3        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 125      ; 101        ; 3        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 126      ; 102        ; 3        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 127      ; 103        ; 3        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 128      ; 104        ; 3        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 129      ; 105        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 130      ; 106        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 131      ; 107        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 132      ; 108        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 133      ; 109        ; 3        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 134      ; 110        ; 3        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 135      ; 111        ; 3        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 136      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 137      ; 112        ; 3        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 138      ; 113        ; 3        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 139      ; 114        ; 3        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 140      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 115        ; 3        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 142      ; 116        ; 3        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 143      ; 117        ; 3        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 144      ; 118        ; 3        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 145      ; 119        ; 3        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 146      ; 120        ; 3        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 147      ; 121        ; 3        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 148      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 149      ; 123        ; 3        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 150      ; 124        ; 3        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 151      ; 125        ; 3        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 152      ; 126        ; 3        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 153      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 154      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 155      ;            ;          ; VCCD_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 156      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 157      ;            ;          ; VCCA_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 158      ;            ;          ; GNDA_PLL2                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 159      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 160      ; 127        ; 2        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 161      ; 128        ; 2        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 162      ; 129        ; 2        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 163      ; 130        ; 2        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 164      ; 131        ; 2        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 165      ; 132        ; 2        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 166      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 167      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 168      ; 134        ; 2        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 169      ; 135        ; 2        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 170      ; 137        ; 2        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 171      ; 138        ; 2        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 172      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 173      ; 139        ; 2        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 174      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 175      ; 140        ; 2        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 176      ; 141        ; 2        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 177      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 178      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 179      ; 144        ; 2        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 180      ; 145        ; 2        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 181      ; 146        ; 2        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 182      ; 147        ; 2        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 183      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 184      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 185      ; 148        ; 2        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 186      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 187      ; 149        ; 2        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 188      ; 150        ; 2        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 189      ; 151        ; 2        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 190      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 191      ; 152        ; 2        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 192      ; 153        ; 2        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 193      ; 154        ; 2        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 194      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 195      ; 155        ; 2        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 196      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 197      ; 158        ; 2        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 198      ; 159        ; 2        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 199      ; 162        ; 2        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 200      ; 163        ; 2        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 201      ; 164        ; 2        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 202      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 203      ; 165        ; 2        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 204      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 205      ; 166        ; 2        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 206      ; 167        ; 2        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 207      ; 168        ; 2        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 208      ; 169        ; 2        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                           ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                          ; Library Name ;
+--------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+
; |qlab5                                                                               ; 664 (0)     ; 303 (0)                   ; 0 (0)         ; 66560       ; 18   ; 0            ; 0       ; 0         ; 3    ; 0            ; 361 (0)      ; 43 (0)            ; 260 (0)          ; |qlab5                                                                                                                       ;              ;
;    |qlab5_sys:qlab5_cpu|                                                             ; 664 (0)     ; 303 (0)                   ; 0 (0)         ; 66560       ; 18   ; 0            ; 0       ; 0         ; 0    ; 0            ; 361 (0)      ; 43 (0)            ; 260 (0)          ; |qlab5|qlab5_sys:qlab5_cpu                                                                                                   ;              ;
;       |cpu_0:the_cpu_0|                                                              ; 612 (611)   ; 296 (295)                 ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 316 (316)    ; 42 (42)           ; 254 (253)        ; |qlab5|qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0                                                                                   ;              ;
;          |cpu_0_rf_module:cpu_0_rf|                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |qlab5|qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf                                                          ;              ;
;             |altsyncram:the_altsyncram|                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |qlab5|qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram                                ;              ;
;                |altsyncram_1l22:auto_generated|                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |qlab5|qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated ;              ;
;          |cpu_0_test_bench:the_cpu_0_test_bench|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |qlab5|qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench                                             ;              ;
;       |cpu_0_data_master_arbitrator:the_cpu_0_data_master|                           ; 18 (18)     ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 1 (1)            ; |qlab5|qlab5_sys:qlab5_cpu|cpu_0_data_master_arbitrator:the_cpu_0_data_master                                                ;              ;
;       |onchip_memory2_0:the_onchip_memory2_0|                                        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |qlab5|qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0                                                             ;              ;
;          |altsyncram:the_altsyncram|                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |qlab5|qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram                                   ;              ;
;             |altsyncram_u3c1:auto_generated|                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |qlab5|qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated    ;              ;
;       |onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|                       ; 24 (24)     ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 5 (5)            ; |qlab5|qlab5_sys:qlab5_cpu|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1                                            ;              ;
;       |pio_0:the_pio_0|                                                              ; 5 (5)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 1 (1)            ; |qlab5|qlab5_sys:qlab5_cpu|pio_0:the_pio_0                                                                                   ;              ;
;       |pio_0_s1_arbitrator:the_pio_0_s1|                                             ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |qlab5|qlab5_sys:qlab5_cpu|pio_0_s1_arbitrator:the_pio_0_s1                                                                  ;              ;
;       |qlab5_sys_reset_clk_0_domain_synch_module:qlab5_sys_reset_clk_0_domain_synch| ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |qlab5|qlab5_sys:qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch_module:qlab5_sys_reset_clk_0_domain_synch                      ;              ;
+--------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------+
; Delay Chain Summary                                                               ;
+----------+----------+---------------+---------------+-----------------------+-----+
; Name     ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+----------+----------+---------------+---------------+-----------------------+-----+
; data_out ; Output   ; --            ; --            ; --                    ; --  ;
; clk      ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; reset_n  ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
+----------+----------+---------------+---------------+-----------------------+-----+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; clk                 ;                   ;         ;
; reset_n             ;                   ;         ;
+---------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                      ; Location           ; Fan-Out ; Usage                    ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------+--------+----------------------+------------------+---------------------------+
; clk                                                                                                       ; PIN_23             ; 321     ; Clock                    ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_iw[4]                                                               ; LCFF_X9_Y6_N3      ; 43      ; Sync. load               ; no     ; --                   ; --               ; --                        ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_alu_result~36                                                       ; LCCOMB_X14_Y11_N20 ; 15      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_new_inst                                                            ; LCFF_X8_Y9_N21     ; 42      ; Sync. load               ; no     ; --                   ; --               ; --                        ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_valid                                                               ; LCFF_X9_Y9_N15     ; 28      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|F_pc_sel_nxt.10~0                                                     ; LCCOMB_X8_Y10_N22  ; 11      ; Sync. load               ; no     ; --                   ; --               ; --                        ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|F_valid~0                                                             ; LCCOMB_X10_Y6_N24  ; 33      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_ctrl_hi_imm16                                                       ; LCFF_X9_Y6_N17     ; 17      ; Sync. load               ; no     ; --                   ; --               ; --                        ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_ctrl_shift_rot                                                      ; LCFF_X14_Y7_N23    ; 17      ; Sync. load               ; no     ; --                   ; --               ; --                        ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_src1~41                                                             ; LCCOMB_X9_Y7_N16   ; 32      ; Sync. load               ; no     ; --                   ; --               ; --                        ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_src2_hi~2                                                           ; LCCOMB_X15_Y8_N2   ; 15      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_rf_wren_a                                                           ; LCCOMB_X10_Y6_N12  ; 7       ; Write enable             ; no     ; --                   ; --               ; --                        ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_status_reg_pie_inst_nxt~0                                           ; LCCOMB_X8_Y7_N0    ; 12      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_valid                                                               ; LCFF_X9_Y9_N17     ; 15      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte0_data[7]~0                                                 ; LCCOMB_X12_Y5_N18  ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte1_data_en~0                                                 ; LCCOMB_X9_Y10_N14  ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_rshift8~1                                                       ; LCCOMB_X12_Y5_N14  ; 32      ; Clock enable, Sync. load ; no     ; --                   ; --               ; --                        ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|comb~0                                                                ; LCCOMB_X9_Y9_N10   ; 2       ; Write enable             ; no     ; --                   ; --               ; --                        ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|wren~0                                          ; LCCOMB_X10_Y9_N30  ; 16      ; Write enable             ; no     ; --                   ; --               ; --                        ;
; qlab5_sys:qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch_module:qlab5_sys_reset_clk_0_domain_synch|data_out ; LCFF_X1_Y6_N21     ; 301     ; Async. clear             ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; reset_n                                                                                                   ; PIN_24             ; 2       ; Async. clear             ; yes    ; Global Clock         ; GCLK1            ; --                        ;
+-----------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------+----------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                      ; Location       ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------+----------------+---------+----------------------+------------------+---------------------------+
; clk                                                                                                       ; PIN_23         ; 321     ; Global Clock         ; GCLK2            ; --                        ;
; qlab5_sys:qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch_module:qlab5_sys_reset_clk_0_domain_synch|data_out ; LCFF_X1_Y6_N21 ; 301     ; Global Clock         ; GCLK0            ; --                        ;
; reset_n                                                                                                   ; PIN_24         ; 2       ; Global Clock         ; GCLK1            ; --                        ;
+-----------------------------------------------------------------------------------------------------------+----------------+---------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                        ; Fan-Out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_ctrl_br_cmp                                                                                                           ; 51      ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_ctrl_rdctl_inst                                                                                                       ; 50      ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_iw[4]                                                                                                                 ; 43      ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_new_inst                                                                                                              ; 42      ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0                                 ; 34      ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|F_valid~0                                                                                                               ; 33      ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_alu_result[17]~14                                                                                                     ; 33      ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_logic_op[0]                                                                                                           ; 33      ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_rshift8~1                                                                                                         ; 32      ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_ctrl_shift_rot_right                                                                                                  ; 32      ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_src2_use_imm                                                                                                          ; 32      ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_src1~41                                                                                                               ; 32      ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_logic_op[1]                                                                                                           ; 32      ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_aligning_data                                                                                                     ; 29      ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_valid                                                                                                                 ; 28      ;
; qlab5_sys:qlab5_cpu|pio_0_s1_arbitrator:the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3                                                                  ; 25      ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_iw[3]                                                                                                                 ; 24      ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_alu_result[17]~15                                                                                                     ; 23      ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_iw[15]                                                                                                                ; 22      ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_ctrl_jmp_direct                                                                                                       ; 21      ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_iw[14]                                                                                                                ; 20      ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_iw[1]                                                                                                                 ; 20      ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_iw[0]                                                                                                                 ; 20      ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_iw[2]                                                                                                                 ; 20      ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_iw[5]                                                                                                                 ; 19      ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_iw[21]                                                                                                                ; 18      ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_iw[16]                                                                                                                ; 18      ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_iw[12]                                                                                                                ; 18      ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_ctrl_hi_imm16                                                                                                         ; 17      ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_ctrl_shift_rot                                                                                                        ; 17      ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_fill_bit~1                                                                                                           ; 16      ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[10]~10                                               ; 16      ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[9]~9                                                 ; 16      ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[8]~8                                                 ; 16      ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[7]~7                                                 ; 16      ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[6]~6                                                 ; 16      ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[5]~5                                                 ; 16      ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[4]~4                                                 ; 16      ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[3]~3                                                 ; 16      ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[2]~2                                                 ; 16      ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[1]~1                                                 ; 16      ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[0]~0                                                 ; 16      ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|wren~0                                                                                            ; 16      ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_src2_lo~0                                                                                                             ; 16      ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_alu_sub                                                                                                               ; 16      ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_ctrl_logic                                                                                                            ; 16      ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_src2_hi~2                                                                                                             ; 15      ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_valid                                                                                                                 ; 15      ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_iw[11]                                                                                                                ; 15      ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_iw[13]                                                                                                                ; 15      ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_alu_result~36                                                                                                         ; 15      ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1                                            ; 13      ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_status_reg_pie_inst_nxt~0                                                                                             ; 12      ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_src1~40                                                                                                               ; 12      ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Equal2~6                                                                                                                ; 12      ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|F_pc_sel_nxt.10~0                                                                                                       ; 11      ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_rshift8~0                                                                                                         ; 10      ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Equal133~0                                                                                                              ; 10      ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|d_read                                                                                                                  ; 10      ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte3_data_nxt~1                                                                                                  ; 8       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte3_data_nxt~0                                                                                                  ; 8       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte1_data_en~0                                                                                                   ; 8       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte0_data[7]~0                                                                                                   ; 8       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_iw[6]                                                                                                                 ; 8       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Equal2~3                                                                                                                ; 8       ;
; qlab5_sys:qlab5_cpu|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_waitrequest                                                        ; 8       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_ctrl_exception~5                                                                                                      ; 7       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_rf_wren_a                                                                                                             ; 7       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_iw[7]                                                                                                                 ; 7       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_iw[8]                                                                                                                 ; 7       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Equal2~2                                                                                                                ; 7       ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1_shift_register      ; 7       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|i_read                                                                                                                  ; 7       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src1[0]                                                                                                               ; 7       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|d_write                                                                           ; 7       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_ctrl_b_is_dst~1                                                                                                       ; 6       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_ctrl_implicit_dst_retaddr~0                                                                                           ; 6       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Equal101~0                                                                                                              ; 6       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_valid                                                                                                                 ; 6       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_arith_result[1]~5                                                                                                     ; 5       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_arith_result[0]~3                                                                                                     ; 5       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_ctrl_implicit_dst_eretaddr~1                                                                                          ; 5       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_ctrl_break                                                                                                            ; 5       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_ctrl_exception                                                                                                        ; 5       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Equal2~7                                                                                                                ; 5       ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]                                                ; 5       ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~1                        ; 5       ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[3]~4                                              ; 4       ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[2]~3                                              ; 4       ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[1]~2                                              ; 4       ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[0]~1                                              ; 4       ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[3]~0                                              ; 4       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src1[16]                                                                                                              ; 4       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src1[17]                                                                                                              ; 4       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src1[18]                                                                                                              ; 4       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src1[19]                                                                                                              ; 4       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src1[20]                                                                                                              ; 4       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src1[21]                                                                                                              ; 4       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src1[22]                                                                                                              ; 4       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src1[23]                                                                                                              ; 4       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src1[24]                                                                                                              ; 4       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src1[25]                                                                                                              ; 4       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src1[26]                                                                                                              ; 4       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src1[27]                                                                                                              ; 4       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src1[28]                                                                                                              ; 4       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src1[29]                                                                                                              ; 4       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src1[30]                                                                                                              ; 4       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_status_reg_pie                                                                                                        ; 4       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src1[15]                                                                                                              ; 4       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Equal101~4                                                                                                              ; 4       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_align_cycle[0]                                                                                                    ; 4       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_iw[17]                                                                                                                ; 4       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_ctrl_shift_logical~0                                                                                                  ; 4       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Equal2~5                                                                                                                ; 4       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_ctrl_ld                                                                                                               ; 4       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src2[0]                                                                                                               ; 4       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src1[1]                                                                                                               ; 4       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src2[1]                                                                                                               ; 4       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src2[2]                                                                                                               ; 4       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src2[3]                                                                                                               ; 4       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src2[4]                                                                                                               ; 4       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src1[14]                                                                                                              ; 4       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|q_b[1]                                ; 4       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|q_b[2]                                ; 4       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|q_b[3]                                ; 4       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|q_b[4]                                ; 4       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|q_b[5]                                ; 4       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|q_b[6]                                ; 4       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|q_b[7]                                ; 4       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|q_b[0]                                ; 4       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src1[2]                                                                                                               ; 4       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src1[3]                                                                                                               ; 4       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src1[4]                                                                                                               ; 4       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src1[5]                                                                                                               ; 4       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src1[6]                                                                                                               ; 4       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src1[7]                                                                                                               ; 4       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src1[8]                                                                                                               ; 4       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src1[9]                                                                                                               ; 4       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src1[10]                                                                                                              ; 4       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src1[11]                                                                                                              ; 4       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src1[12]                                                                                                              ; 4       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src1[13]                                                                                                              ; 4       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_alu_result[4]                                                                                                         ; 4       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_alu_result[3]                                                                                                         ; 4       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_alu_result[2]                                                                                                         ; 4       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_ctrl_wrctl_inst                                                                                                       ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src2[15]                                                                                                              ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src1[31]                                                                                                              ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_bstatus_reg                                                                                                           ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_estatus_reg                                                                                                           ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Equal101~6                                                                                                              ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Equal101~5                                                                                                              ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_ctrl_force_src2_zero~0                                                                                                ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_ctrl_break~0                                                                                                          ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_align_cycle[1]                                                                                                    ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_iw[26]                                                                                                                ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_iw[25]                                                                                                                ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_iw[24]                                                                                                                ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_iw[23]                                                                                                                ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_iw[22]                                                                                                                ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_ctrl_br_nxt~0                                                                                                         ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_iw[9]                                                                                                                 ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_iw[10]                                                                                                                ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_iw[18]                                                                                                                ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_iw[19]                                                                                                                ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Equal2~9                                                                                                                ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Equal2~8                                                                                                                ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_ctrl_force_src2_zero                                                                                                  ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_iw[20]                                                                                                                ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Equal2~1                                                                                                                ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src2[5]                                                                                                               ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src2[6]                                                                                                               ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src2[7]                                                                                                               ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src2[8]                                                                                                               ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src2[9]                                                                                                               ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src2[10]                                                                                                              ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src2[11]                                                                                                              ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src2[12]                                                                                                              ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src2[13]                                                                                                              ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src2[14]                                                                                                              ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_alu_result[14]                                                                                                        ; 3       ;
; qlab5_sys:qlab5_cpu|pio_0:the_pio_0|data_out                                                                                                                ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result[20]                                                                                                  ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result[21]                                                                                                  ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result[22]                                                                                                  ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result[23]                                                                                                  ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result[24]                                                                                                  ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result[25]                                                                                                  ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result[26]                                                                                                  ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result[27]                                                                                                  ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result[28]                                                                                                  ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result[29]                                                                                                  ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result[19]                                                                                                  ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result[30]                                                                                                  ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result[18]                                                                                                  ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result[31]                                                                                                  ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result[17]                                                                                                  ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte1_data[7]                                                                                                     ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src2[16]                                                                                                              ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src2[17]                                                                                                              ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src2[18]                                                                                                              ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src2[19]                                                                                                              ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src2[20]                                                                                                              ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src2[21]                                                                                                              ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src2[22]                                                                                                              ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src2[23]                                                                                                              ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src2[24]                                                                                                              ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src2[25]                                                                                                              ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src2[26]                                                                                                              ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src2[27]                                                                                                              ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src2[28]                                                                                                              ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src2[29]                                                                                                              ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src2[30]                                                                                                              ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result[0]                                                                                                   ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result[16]                                                                                                  ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result[1]                                                                                                   ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result[15]                                                                                                  ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result[4]                                                                                                   ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result[3]                                                                                                   ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result[2]                                                                                                   ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result[5]                                                                                                   ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result[6]                                                                                                   ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result[7]                                                                                                   ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result[8]                                                                                                   ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result[9]                                                                                                   ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result[10]                                                                                                  ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result[11]                                                                                                  ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result[12]                                                                                                  ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result[13]                                                                                                  ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result[14]                                                                                                  ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_alu_result[5]                                                                                                         ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_alu_result[6]                                                                                                         ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_alu_result[7]                                                                                                         ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_alu_result[8]                                                                                                         ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_alu_result[9]                                                                                                         ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_alu_result[10]                                                                                                        ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_alu_result[11]                                                                                                        ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_alu_result[12]                                                                                                        ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_alu_result[13]                                                                                                        ; 3       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_ctrl_exception~8                                                                                                      ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_alu_result[24]~53                                                                                                     ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte3_data[7]                                                                                                     ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte3_data[0]                                                                                                     ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte3_data[1]                                                                                                     ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte3_data[2]                                                                                                     ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte3_data[3]                                                                                                     ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte3_data[4]                                                                                                     ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte3_data[5]                                                                                                     ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte3_data[6]                                                                                                     ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_ctrl_unsigned_lo_imm16                                                                                                ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_ctrl_crst                                                                                                             ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_fill_bit~0                                                                                                  ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_fill_bit~0                                                                                                           ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_ctrl_ld_signed                                                                                                        ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_logic_result[26]~32                                                                                                   ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_logic_result[27]~31                                                                                                   ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_logic_result[28]~30                                                                                                   ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_logic_result[29]~29                                                                                                   ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_logic_result[30]~28                                                                                                   ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_logic_result[31]~27                                                                                                   ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_logic_result[21]~26                                                                                                   ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_logic_result[1]~25                                                                                                    ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_logic_result[15]~24                                                                                                   ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_logic_result[16]~23                                                                                                   ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_logic_result[17]~22                                                                                                   ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_logic_result[18]~21                                                                                                   ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_logic_result[19]~20                                                                                                   ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_logic_result[20]~19                                                                                                   ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_logic_result[22]~18                                                                                                   ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_logic_result[23]~17                                                                                                   ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_logic_result[24]~16                                                                                                   ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_logic_result[25]~15                                                                                                   ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_arith_src1[31]                                                                                                        ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_arith_src2[31]                                                                                                        ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_invert_arith_src_msb                                                                                                  ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src2[31]                                                                                                              ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_logic_result[0]~14                                                                                                    ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_dst_regnum[2]~9                                                                                                       ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_dst_regnum[0]~7                                                                                                       ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_dst_regnum[4]~5                                                                                                       ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_dst_regnum[3]~3                                                                                                       ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_dst_regnum[1]~1                                                                                                       ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte0_data[7]                                                                                                     ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|F_pc_sel_nxt~0                                                                                                          ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_ctrl_retaddr~2                                                                                                        ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_ctrl_jmp_direct~0                                                                                                     ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_stall~4                                                                                                               ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_aligning_data_nxt~2                                                                                               ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_waiting_for_data_nxt~0                                                                                            ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_aligning_data_nxt~0                                                                                               ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|comb~5                                                                                                                  ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|comb~4                                                                                                                  ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|comb~3                                                                                                                  ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|comb~2                                                                                                                  ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|comb~1                                                                                                                  ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_cmp_result                                                                                                            ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|comb~0                                                                                                                  ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Equal101~1                                                                                                              ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_ctrl_br_cmp~1                                                                                                         ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_ctrl_alu_subtract~0                                                                                                   ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|F_pc[3]                                                                                                                 ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|F_pc[10]                                                                                                                ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Equal2~10                                                                                                               ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_logic_op_raw[0]~0                                                                                                     ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_ctrl_br                                                                                                               ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_ctrl_alu_force_xor~4                                                                                                  ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Equal2~4                                                                                                                ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Equal2~0                                                                                                                ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_logic_result[4]~12                                                                                                    ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_logic_result[3]~11                                                                                                    ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_logic_result[2]~10                                                                                                    ; 2       ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|cpu_0_data_master_read_data_valid_onchip_memory2_0_s1_shift_register             ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_arith_result[5]~2                                                                                                     ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_logic_result[5]~9                                                                                                     ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_logic_result[6]~8                                                                                                     ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_logic_result[7]~7                                                                                                     ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_logic_result[8]~6                                                                                                     ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_logic_result[9]~5                                                                                                     ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_logic_result[10]~4                                                                                                    ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_logic_result[11]~3                                                                                                    ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_arith_result[12]~1                                                                                                    ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_logic_result[12]~2                                                                                                    ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_arith_result[13]~0                                                                                                    ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_logic_result[13]~1                                                                                                    ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_logic_result[14]~0                                                                                                    ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|d_write_nxt                                                                                                             ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|d_writedata[0]                                                                                                          ; 2       ;
; qlab5_sys:qlab5_cpu|pio_0:the_pio_0|Equal2~0                                                                                                                ; 2       ;
; qlab5_sys:qlab5_cpu|pio_0:the_pio_0|wr_strobe~0                                                                                                             ; 2       ;
; qlab5_sys:qlab5_cpu|pio_0_s1_arbitrator:the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~2                                                                  ; 2       ;
; qlab5_sys:qlab5_cpu|pio_0_s1_arbitrator:the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~1                                                                  ; 2       ;
; qlab5_sys:qlab5_cpu|pio_0_s1_arbitrator:the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~0                                                                  ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|d_writedata[24]~5                                                                                                       ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|d_writedata[25]~6                                                                                                       ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|d_writedata[26]~7                                                                                                       ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte2_data[7]                                                                                                     ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|d_writedata[27]~0                                                                                                       ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|d_writedata[31]~4                                                                                                       ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|d_writedata[30]~3                                                                                                       ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|d_writedata[28]~1                                                                                                       ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|d_writedata[29]~2                                                                                                       ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|q_b[25]                               ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|q_b[26]                               ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|q_b[27]                               ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|q_b[28]                               ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|q_b[29]                               ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|q_b[17]                               ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|q_b[18]                               ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|q_b[19]                               ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|q_b[20]                               ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|q_b[21]                               ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|q_b[22]                               ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|q_b[23]                               ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|q_b[24]                               ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|q_b[16]                               ; 2       ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated|q_a[23]                                  ; 2       ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated|q_a[21]                                  ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte2_data[0]                                                                                                     ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte2_data[1]                                                                                                     ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte2_data[2]                                                                                                     ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte2_data[3]                                                                                                     ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte2_data[4]                                                                                                     ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte2_data[5]                                                                                                     ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte2_data[6]                                                                                                     ; 2       ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated|q_a[26]                                  ; 2       ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated|q_a[25]                                  ; 2       ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated|q_a[31]                                  ; 2       ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated|q_a[24]                                  ; 2       ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated|q_a[30]                                  ; 2       ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated|q_a[29]                                  ; 2       ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated|q_a[28]                                  ; 2       ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated|q_a[27]                                  ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_alu_result[1]                                                                                                         ; 2       ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated|q_a[7]                                   ; 2       ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated|q_a[6]                                   ; 2       ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated|q_a[9]                                   ; 2       ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated|q_a[8]                                   ; 2       ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated|q_a[11]                                  ; 2       ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated|q_a[10]                                  ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte1_data[0]                                                                                                     ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte1_data[1]                                                                                                     ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte1_data[2]                                                                                                     ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte1_data[3]                                                                                                     ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte1_data[4]                                                                                                     ; 2       ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated|q_a[22]                                  ; 2       ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated|q_a[18]                                  ; 2       ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated|q_a[19]                                  ; 2       ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated|q_a[17]                                  ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte1_data[5]                                                                                                     ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte1_data[6]                                                                                                     ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_cnt[4]                                                                                                      ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_cnt[3]                                                                                                      ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_cnt[2]                                                                                                      ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_cnt[1]                                                                                                      ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_cnt[0]                                                                                                      ; 2       ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated|q_a[20]                                  ; 2       ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated|q_a[16]                                  ; 2       ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated|q_a[15]                                  ; 2       ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated|q_a[14]                                  ; 2       ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated|q_a[13]                                  ; 2       ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated|q_a[12]                                  ; 2       ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated|q_a[5]                                   ; 2       ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated|q_a[3]                                   ; 2       ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated|q_a[4]                                   ; 2       ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated|q_a[1]                                   ; 2       ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated|q_a[2]                                   ; 2       ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated|q_a[0]                                   ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_alu_result[0]                                                                                                         ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|F_pc_plus_one[11]~22                                                                                                    ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|F_pc_plus_one[10]~20                                                                                                    ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|F_pc_plus_one[9]~18                                                                                                     ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|F_pc_plus_one[8]~16                                                                                                     ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|F_pc_plus_one[7]~14                                                                                                     ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|F_pc_plus_one[6]~12                                                                                                     ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|F_pc_plus_one[5]~10                                                                                                     ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|F_pc_plus_one[4]~8                                                                                                      ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|F_pc_plus_one[3]~6                                                                                                      ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|F_pc_plus_one[2]~4                                                                                                      ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|F_pc_plus_one[1]~2                                                                                                      ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|F_pc_plus_one[0]~0                                                                                                      ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|F_pc[0]                                                                                                                 ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|F_pc[1]                                                                                                                 ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|F_pc[2]                                                                                                                 ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|F_pc[4]                                                                                                                 ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|F_pc[5]                                                                                                                 ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|F_pc[6]                                                                                                                 ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|F_pc[7]                                                                                                                 ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|F_pc[8]                                                                                                                 ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|F_pc[9]                                                                                                                 ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|q_b[9]                                ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|q_b[10]                               ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|q_b[11]                               ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|q_b[12]                               ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|q_b[13]                               ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|q_b[14]                               ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|q_b[15]                               ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|q_b[30]                               ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|q_b[31]                               ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|q_b[8]                                ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|F_pc[2]~0                                                                                                               ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|F_pc[1]~1                                                                                                               ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|F_pc[0]~2                                                                                                               ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|F_pc[4]~8                                                                                                               ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|F_pc[5]~7                                                                                                               ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|F_pc[6]~6                                                                                                               ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|F_pc[7]~5                                                                                                               ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|F_pc[8]~4                                                                                                               ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|F_pc[9]~3                                                                                                               ; 2       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add2~0                                                                                                                  ; 2       ;
; qlab5_sys:qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch_module:qlab5_sys_reset_clk_0_domain_synch|data_in_d1~feeder                                          ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_wr_dst_reg~4                                                                                                          ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_wr_dst_reg~3                                                                                                          ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_alu_result[16]~88                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_alu_result[17]~87                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_alu_result[18]~86                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_alu_result[19]~85                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_alu_result[20]~84                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_alu_result[21]~83                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_alu_result[23]~82                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_alu_result[24]~81                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_alu_result[25]~80                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_alu_result[26]~79                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_alu_result[27]~78                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_alu_result[28]~77                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_alu_result[29]~76                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_alu_result[30]~75                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_alu_result[31]~74                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_alu_result[15]~73                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_mem_byte_en[1]~7                                                                                                      ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_mem_byte_en[0]~6                                                                                                      ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_src1[16]~61                                                                                                           ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_src1[17]~60                                                                                                           ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_src1[18]~59                                                                                                           ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_src1[19]~58                                                                                                           ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_src1[20]~57                                                                                                           ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_src1[21]~56                                                                                                           ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_src1[22]~55                                                                                                           ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_src1[23]~54                                                                                                           ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_src1[24]~53                                                                                                           ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_src1[25]~52                                                                                                           ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_src1[26]~51                                                                                                           ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_src1[27]~50                                                                                                           ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_src1[28]~49                                                                                                           ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_src1[29]~48                                                                                                           ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_src1[30]~47                                                                                                           ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_src1[31]~46                                                                                                           ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_src1[15]~45                                                                                                           ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte0_data_nxt[1]~30                                                                                              ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte0_data_nxt[3]~29                                                                                              ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte0_data_nxt[4]~28                                                                                              ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte0_data_nxt[5]~27                                                                                              ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte0_data_nxt[6]~26                                                                                              ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte0_data_nxt[7]~25                                                                                              ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_ctrl_uncond_cti_non_br~4                                                                                              ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte0_data_nxt[0]~24                                                                                              ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_ctrl_exception~9                                                                                                      ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_ctrl_ld                                                                                                               ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_src1[0]~44                                                                                                            ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_src1[1]~43                                                                                                            ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_src1[14]~42                                                                                                           ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_alu_result[14]~72                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result_nxt[20]~31                                                                                           ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result_nxt[21]~30                                                                                           ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result_nxt[22]~29                                                                                           ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result_nxt[23]~28                                                                                           ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result_nxt[24]~27                                                                                           ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result_nxt[25]~26                                                                                           ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result_nxt[26]~25                                                                                           ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result_nxt[27]~24                                                                                           ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result_nxt[28]~23                                                                                           ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result_nxt[29]~22                                                                                           ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result_nxt[19]~21                                                                                           ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_alu_result[16]~71                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_alu_result[16]~70                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_alu_result[17]~69                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_alu_result[17]~68                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_alu_result[18]~67                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_alu_result[18]~66                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_alu_result[19]~65                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_alu_result[19]~64                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_alu_result[20]~63                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_alu_result[20]~62                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_alu_result[21]~61                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_alu_result[21]~60                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_alu_result[22]~59                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_alu_result[22]~58                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_alu_result[22]~57                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_alu_result[23]~56                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_alu_result[23]~55                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_alu_result[24]~54                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_alu_result[25]~52                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_alu_result[25]~51                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_alu_result[26]~50                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_alu_result[26]~49                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_alu_result[27]~48                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_alu_result[27]~47                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_alu_result[28]~46                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_alu_result[28]~45                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_alu_result[29]~44                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_alu_result[29]~43                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_alu_result[30]~42                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_alu_result[30]~41                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte3_data_nxt~9                                                                                                  ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_alu_result[31]~40                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_alu_result[31]~39                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_st_data[21]~7                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result_nxt[30]~20                                                                                           ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_alu_result[15]~38                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_alu_result[15]~37                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result_nxt[18]~19                                                                                           ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte3_data_nxt~8                                                                                                  ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte3_data_nxt~7                                                                                                  ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte3_data_nxt~6                                                                                                  ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte3_data_nxt~5                                                                                                  ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte3_data_nxt~4                                                                                                  ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte3_data_nxt~3                                                                                                  ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte3_data_nxt~2                                                                                                  ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[23]~15                                                    ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_st_data[23]~6                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_st_data[22]~5                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_mem_byte_en[3]~5                                                                                                      ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_wr_data[16]~32                                                                                                        ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_alu_result[16]                                                                                                        ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_wr_data[17]~31                                                                                                        ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_alu_result[17]                                                                                                        ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_wr_data[18]~30                                                                                                        ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_alu_result[18]                                                                                                        ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_wr_data[19]~29                                                                                                        ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_alu_result[19]                                                                                                        ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_wr_data[20]~28                                                                                                        ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_alu_result[20]                                                                                                        ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_wr_data[21]~27                                                                                                        ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_alu_result[21]                                                                                                        ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_wr_data[22]~26                                                                                                        ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_alu_result[22]                                                                                                        ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_wr_data[23]~25                                                                                                        ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_alu_result[23]                                                                                                        ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_wr_data[24]~24                                                                                                        ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_alu_result[24]                                                                                                        ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_wr_data[25]~23                                                                                                        ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_alu_result[25]                                                                                                        ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_wr_data[26]~22                                                                                                        ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_alu_result[26]                                                                                                        ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_wr_data[27]~21                                                                                                        ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_alu_result[27]                                                                                                        ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_wr_data[28]~20                                                                                                        ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_alu_result[28]                                                                                                        ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_wr_data[29]~19                                                                                                        ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_alu_result[29]                                                                                                        ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_wr_data[30]~18                                                                                                        ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_alu_result[30]                                                                                                        ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_ctrl_unsigned_lo_imm16~2                                                                                              ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_ctrl_unsigned_lo_imm16~1                                                                                              ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_ctrl_unsigned_lo_imm16~0                                                                                              ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_wr_data[31]~17                                                                                                        ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_alu_result[31]                                                                                                        ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_ctrl_crst~0                                                                                                           ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Equal101~7                                                                                                              ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|d_writedata[21]                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_ctrl_shift_logical~1                                                                                                  ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_ctrl_rot_right~0                                                                                                      ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result_nxt[31]~18                                                                                           ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_wr_data[15]~16                                                                                                        ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_alu_result[15]                                                                                                        ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result_nxt[17]~17                                                                                           ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[16]~14                                                    ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[17]~13                                                    ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[18]~12                                                    ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[19]~11                                                    ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[20]~10                                                    ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_st_data[18]~4                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_st_data[17]~3                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[21]~9                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_st_data[19]~2                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_st_data[20]~1                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[22]~8                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[15]~7                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_ctrl_ld_signed~0                                                                                                      ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_mem_byte_en[2]~4                                                                                                      ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_st_data[16]~0                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|d_writedata[23]                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|d_writedata[22]                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|d_byteenable[3]                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_logic_op_raw[1]~1                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_src2_lo[15]~16                                                                                                        ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_invert_arith_src_msb~3                                                                                                ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_invert_arith_src_msb~2                                                                                                ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_invert_arith_src_msb~1                                                                                                ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_invert_arith_src_msb~0                                                                                                ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_src2_hi[15]~1                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_src2_hi[15]~0                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_status_reg_pie_inst_nxt~4                                                                                             ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_status_reg_pie_inst_nxt~3                                                                                             ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_status_reg_pie_inst_nxt~2                                                                                             ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_wrctl_status~0                                                                                                        ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_status_reg_pie_inst_nxt~1                                                                                             ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_bstatus_reg_inst_nxt~1                                                                                                ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_bstatus_reg_inst_nxt~0                                                                                                ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_wrctl_bstatus~0                                                                                                       ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_estatus_reg_inst_nxt~1                                                                                                ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_estatus_reg_inst_nxt~0                                                                                                ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_wrctl_estatus~0                                                                                                       ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result_nxt[0]~16                                                                                            ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_ctrl_shift_logical                                                                                                    ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_ctrl_rot_right                                                                                                        ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result_nxt[16]~15                                                                                           ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte0_data_nxt[1]~23                                                                                              ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|d_writedata[6]                                                                                                          ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte0_data_nxt[2]~22                                                                                              ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte0_data_nxt[2]~21                                                                                              ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|d_writedata[7]                                                                                                          ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte0_data_nxt[3]~20                                                                                              ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|d_writedata[8]                                                                                                          ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte0_data_nxt[4]~19                                                                                              ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|d_writedata[9]                                                                                                          ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte0_data_nxt[5]~18                                                                                              ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|d_writedata[10]                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte0_data_nxt[6]~17                                                                                              ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte0_data_nxt[7]~16                                                                                              ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[8]~6                                                      ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[9]~5                                                      ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[10]~4                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[11]~3                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[12]~2                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|d_writedata[18]                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_ctrl_uncond_cti_non_br~3                                                                                              ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_ctrl_uncond_cti_non_br~2                                                                                              ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_ctrl_break~1                                                                                                          ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_ctrl_exception                                                                                                        ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_ctrl_exception~7                                                                                                      ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_ctrl_exception~6                                                                                                      ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|d_writedata[17]                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[13]~1                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|d_writedata[19]                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|d_writedata[20]                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[14]~0                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_align_cycle_nxt[1]~1                                                                                              ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_align_cycle_nxt[0]~0                                                                                              ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|d_writedata[11]                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|d_writedata[15]                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|d_byteenable[2]                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|d_writedata[16]                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|d_writedata[14]                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|d_writedata[12]                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|d_byteenable[1]                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|d_writedata[13]                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|d_writedata[3]                                                                                                          ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|d_writedata[5]                                                                                                          ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|d_writedata[4]                                                                                                          ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|d_writedata[1]                                                                                                          ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|d_byteenable[0]                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|d_writedata[2]                                                                                                          ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte0_data_nxt[0]~15                                                                                              ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte0_data_nxt[0]~14                                                                                              ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_cmp_result~0                                                                                                          ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Equal122~10                                                                                                             ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Equal122~9                                                                                                              ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Equal122~8                                                                                                              ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Equal122~7                                                                                                              ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Equal122~6                                                                                                              ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Equal122~5                                                                                                              ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Equal122~4                                                                                                              ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Equal122~3                                                                                                              ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Equal122~2                                                                                                              ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Equal122~1                                                                                                              ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Equal122~0                                                                                                              ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_compare_op[0]                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_compare_op[1]                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_arith_result[32]~4                                                                                                    ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_logic_result[0]~13                                                                                                    ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_control_rd_data[0]~1                                                                                                  ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_control_rd_data[0]~0                                                                                                  ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_wr_dst_reg~2                                                                                                          ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_dst_regnum[2]~8                                                                                                       ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_dst_regnum[0]~6                                                                                                       ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_dst_regnum[4]~4                                                                                                       ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_dst_regnum[3]~2                                                                                                       ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_ctrl_implicit_dst_eretaddr~0                                                                                          ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_dst_regnum[1]~0                                                                                                       ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result_nxt[1]~14                                                                                            ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_valid~0                                                                                                               ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_ctrl_shift_rot_right~0                                                                                                ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result_nxt[15]~13                                                                                           ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte0_data[1]                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_wr_data[1]~15                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte0_data[2]                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_wr_data[2]~14                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte0_data[3]                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_wr_data[3]~13                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte0_data[4]                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_wr_data[4]~12                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte0_data[5]                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_wr_data[5]~11                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte0_data[6]                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_wr_data[6]~10                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_wr_data[7]~9                                                                                                          ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_wr_data[8]~8                                                                                                          ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_wr_data[9]~7                                                                                                          ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_wr_data[10]~6                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_wr_data[11]~5                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_wr_data[12]~4                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|F_pc_no_crst_nxt[3]~2                                                                                                   ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|F_pc_no_crst_nxt[10]~1                                                                                                  ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|F_pc_no_crst_nxt[11]~0                                                                                                  ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_ctrl_uncond_cti_non_br                                                                                                ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_wr_data[13]~3                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_ctrl_force_src2_zero~5                                                                                                ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_ctrl_force_src2_zero~4                                                                                                ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Equal2~14                                                                                                               ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Equal2~13                                                                                                               ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_ctrl_force_src2_zero~3                                                                                                ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_ctrl_force_src2_zero~2                                                                                                ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_ctrl_force_src2_zero~1                                                                                                ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_ctrl_hi_imm16~1                                                                                                       ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_ctrl_hi_imm16~0                                                                                                       ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_src2_use_imm~1                                                                                                        ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_ctrl_b_is_dst~0                                                                                                       ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Equal2~12                                                                                                               ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Equal2~11                                                                                                               ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_src2_use_imm~0                                                                                                        ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_ctrl_retaddr~3                                                                                                        ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_ctrl_exception~4                                                                                                      ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_ctrl_retaddr~1                                                                                                        ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Equal101~3                                                                                                              ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_ctrl_retaddr~0                                                                                                        ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_wr_data[14]~2                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_valid~0                                                                                                               ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_stall~3                                                                                                               ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_aligning_data_nxt~1                                                                                               ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_waiting_for_data                                                                                                  ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_stall~2                                                                                                               ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_stall~1                                                                                                               ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_stall~0                                                                                                               ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_valid                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte0_data[0]                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_iw[31]                                                                                                                ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_dst_regnum[4]                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_iw[30]                                                                                                                ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_dst_regnum[3]                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_iw[29]                                                                                                                ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_dst_regnum[2]                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_iw[28]                                                                                                                ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_dst_regnum[1]                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_iw[27]                                                                                                                ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_dst_regnum[0]                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_wr_data[0]~1                                                                                                          ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_wr_data[0]~0                                                                                                          ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_control_rd_data[0]                                                                                                    ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_wr_dst_reg                                                                                                            ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result_nxt[4]~12                                                                                            ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result_nxt[3]~11                                                                                            ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result_nxt[2]~10                                                                                            ; 1       ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1_shift_register_in~0 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|i_read_nxt~0                                                                                                            ; 1       ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]~0                                              ; 1       ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|registered_cpu_0_data_master_read_data_valid_onchip_memory2_0_s1                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result_nxt[5]~9                                                                                             ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result_nxt[6]~8                                                                                             ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result_nxt[7]~7                                                                                             ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result_nxt[8]~6                                                                                             ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result_nxt[9]~5                                                                                             ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result_nxt[10]~4                                                                                            ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result_nxt[11]~3                                                                                            ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result_nxt[12]~2                                                                                            ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result_nxt[13]~1                                                                                            ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Equal101~2                                                                                                              ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_ctrl_br_cmp~3                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_ctrl_br_cmp~2                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_ctrl_br_cmp~0                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result_nxt[14]~0                                                                                            ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_alu_sub~0                                                                                                             ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_ctrl_alu_subtract~3                                                                                                   ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_ctrl_alu_subtract~2                                                                                                   ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_ctrl_alu_subtract~1                                                                                                   ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_src2_lo[0]~15                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_src2_lo[1]~14                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_src2_lo[2]~13                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_src2_lo[3]~12                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_src2_lo[4]~11                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_src2_lo[5]~10                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_src2_lo[6]~9                                                                                                          ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_src2_lo[7]~8                                                                                                          ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_src2_lo[8]~7                                                                                                          ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_src2_lo[9]~6                                                                                                          ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_src2_lo[10]~5                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_src2_lo[11]~4                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_src2_lo[12]~3                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|F_pc[11]                                                                                                                ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_src2_lo[13]~2                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_ctrl_logic                                                                                                            ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_ctrl_logic~0                                                                                                          ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_logic_op[0]~1                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_src2_lo[14]~1                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_ctrl_retaddr                                                                                                          ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_logic_op[1]~0                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_ctrl_alu_force_xor~3                                                                                                  ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_ctrl_alu_force_xor~2                                                                                                  ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_ctrl_alu_force_xor~1                                                                                                  ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_ctrl_alu_force_xor~0                                                                                                  ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_ctrl_st~0                                                                                                             ; 1       ;
; qlab5_sys:qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch_module:qlab5_sys_reset_clk_0_domain_synch|data_in_d1                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_waitrequest~1                                                      ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_waitrequest~0                                                      ; 1       ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~0                                            ; 1       ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~0                        ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|d_read_nxt                                                                                                              ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_alu_result[14]~35                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_alu_result[14]~34                                                                                                     ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_ctrl_st                                                                                                               ; 1       ;
; qlab5_sys:qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch_module:qlab5_sys_reset_clk_0_domain_synch|data_out                                                   ; 1       ;
; qlab5_sys:qlab5_cpu|pio_0:the_pio_0|data_out~1                                                                                                              ; 1       ;
; qlab5_sys:qlab5_cpu|pio_0:the_pio_0|always0~0                                                                                                               ; 1       ;
; qlab5_sys:qlab5_cpu|pio_0:the_pio_0|data_out~0                                                                                                              ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte2_data[7]~7                                                                                                   ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte2_data[0]~0                                                                                                   ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte2_data[1]~6                                                                                                   ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte2_data[2]~5                                                                                                   ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte2_data[3]~4                                                                                                   ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte2_data[4]~3                                                                                                   ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte2_data[5]~2                                                                                                   ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte2_data[6]~1                                                                                                   ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte1_data[7]~7                                                                                                   ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|d_writedata[26]                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|d_writedata[25]                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|d_writedata[24]                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|d_writedata[31]                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|d_writedata[30]                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|d_writedata[29]                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|d_writedata[28]                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|d_writedata[27]                                                                                                         ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src2[16]~8                                                                                                            ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|q_a[25]                               ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|q_a[26]                               ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|q_a[27]                               ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|q_a[28]                               ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|q_a[29]                               ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|q_a[17]                               ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|q_a[18]                               ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|q_a[19]                               ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|q_a[20]                               ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|q_a[21]                               ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|q_a[22]                               ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|q_a[23]                               ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|q_a[24]                               ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|q_a[16]                               ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src2[17]~7                                                                                                            ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src2[18]~6                                                                                                            ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src2[19]~5                                                                                                            ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src2[20]~4                                                                                                            ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src2[21]~9                                                                                                            ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src2[22]~3                                                                                                            ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src2[23]~2                                                                                                            ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src2[24]~1                                                                                                            ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src2[25]~0                                                                                                            ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src2[26]~14                                                                                                           ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src2[27]~13                                                                                                           ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src2[28]~12                                                                                                           ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src2[29]~11                                                                                                           ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src2[30]~10                                                                                                           ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_alu_result[1]~13                                                                                                      ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte1_data[0]~0                                                                                                   ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte1_data[1]~6                                                                                                   ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte1_data[2]~5                                                                                                   ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte1_data[3]~4                                                                                                   ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte1_data[4]~3                                                                                                   ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte1_data[5]~2                                                                                                   ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte1_data[6]~1                                                                                                   ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_cnt[4]~13                                                                                                   ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_cnt[3]~12                                                                                                   ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_cnt[3]~11                                                                                                   ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_cnt[2]~10                                                                                                   ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_cnt[2]~9                                                                                                    ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_cnt[1]~8                                                                                                    ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_cnt[1]~7                                                                                                    ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_cnt[0]~6                                                                                                    ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_cnt[0]~5                                                                                                    ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add2~64                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add2~63                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add2~62                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add2~61                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add2~60                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add2~59                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add2~58                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add2~57                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add2~56                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add2~55                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add2~54                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add2~53                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add2~52                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add2~51                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add2~50                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add2~49                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add2~48                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add2~47                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add2~46                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add2~45                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add2~44                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add2~43                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add2~42                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add2~41                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add2~40                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add2~39                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add2~38                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add2~37                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add2~36                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add2~35                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add2~34                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add2~33                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add2~32                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add2~31                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add2~30                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add1~64                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add1~63                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add1~62                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add1~61                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add1~60                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add1~59                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add1~58                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add1~57                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add1~56                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add1~55                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add1~54                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add1~53                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add1~52                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add1~51                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add1~50                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add1~49                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add1~48                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add1~47                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add1~46                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add1~45                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add1~44                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add1~43                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add1~42                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add1~41                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add1~40                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add1~39                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add1~38                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add1~37                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add1~36                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add1~35                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add1~34                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add1~33                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add1~32                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add1~31                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|Add1~30                                                                                                                 ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_alu_result[0]~12                                                                                                      ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src1[2]~2                                                                                                             ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src1[3]~1                                                                                                             ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src1[4]~0                                                                                                             ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src1[5]~11                                                                                                            ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src1[6]~10                                                                                                            ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src1[7]~9                                                                                                             ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src1[8]~8                                                                                                             ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src1[9]~7                                                                                                             ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src1[10]~6                                                                                                            ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src1[11]~5                                                                                                            ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src1[12]~4                                                                                                            ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|F_pc_plus_one[10]~21                                                                                                    ; 1       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|F_pc_plus_one[9]~19                                                                                                     ; 1       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                             ; Type ; Mode           ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M4Ks ; MIF                  ; Location                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks  ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 2    ; cpu_0_rf_ram.mif     ; M4K_X11_Y9, M4K_X11_Y10                                                                                                                                                                             ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated|ALTSYNCRAM    ; AUTO ; Single Port    ; Single Clock ; 2048         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 65536 ; 2048                        ; 32                          ; --                          ; --                          ; 65536               ; 16   ; onchip_memory2_0.hex ; M4K_X11_Y4, M4K_X11_Y8, M4K_X23_Y5, M4K_X23_Y9, M4K_X11_Y6, M4K_X23_Y7, M4K_X11_Y5, M4K_X11_Y7, M4K_X23_Y8, M4K_X23_Y10, M4K_X11_Y12, M4K_X23_Y6, M4K_X11_Y13, M4K_X23_Y11, M4K_X11_Y11, M4K_X11_Y3 ;
+----------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------------+
; Other Routing Usage Summary                          ;
+-----------------------------+------------------------+
; Other Routing Resource Type ; Usage                  ;
+-----------------------------+------------------------+
; Block interconnects         ; 1,468 / 15,666 ( 9 % ) ;
; C16 interconnects           ; 5 / 812 ( < 1 % )      ;
; C4 interconnects            ; 870 / 11,424 ( 8 % )   ;
; Direct links                ; 113 / 15,666 ( < 1 % ) ;
; Global clocks               ; 3 / 8 ( 38 % )         ;
; Local interconnects         ; 311 / 4,608 ( 7 % )    ;
; R24 interconnects           ; 17 / 652 ( 3 % )       ;
; R4 interconnects            ; 1,128 / 13,328 ( 8 % ) ;
+-----------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 12.30) ; Number of LABs  (Total = 54) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 7                            ;
; 2                                           ; 3                            ;
; 3                                           ; 0                            ;
; 4                                           ; 0                            ;
; 5                                           ; 0                            ;
; 6                                           ; 1                            ;
; 7                                           ; 0                            ;
; 8                                           ; 1                            ;
; 9                                           ; 1                            ;
; 10                                          ; 1                            ;
; 11                                          ; 1                            ;
; 12                                          ; 0                            ;
; 13                                          ; 1                            ;
; 14                                          ; 3                            ;
; 15                                          ; 8                            ;
; 16                                          ; 27                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 2.85) ; Number of LABs  (Total = 54) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 52                           ;
; 1 Clock                            ; 52                           ;
; 1 Clock enable                     ; 21                           ;
; 1 Sync. clear                      ; 6                            ;
; 1 Sync. load                       ; 23                           ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 17.83) ; Number of LABs  (Total = 54) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 2                            ;
; 2                                            ; 5                            ;
; 3                                            ; 1                            ;
; 4                                            ; 2                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 0                            ;
; 9                                            ; 1                            ;
; 10                                           ; 0                            ;
; 11                                           ; 1                            ;
; 12                                           ; 1                            ;
; 13                                           ; 0                            ;
; 14                                           ; 0                            ;
; 15                                           ; 0                            ;
; 16                                           ; 1                            ;
; 17                                           ; 2                            ;
; 18                                           ; 3                            ;
; 19                                           ; 5                            ;
; 20                                           ; 4                            ;
; 21                                           ; 5                            ;
; 22                                           ; 5                            ;
; 23                                           ; 3                            ;
; 24                                           ; 6                            ;
; 25                                           ; 1                            ;
; 26                                           ; 1                            ;
; 27                                           ; 0                            ;
; 28                                           ; 1                            ;
; 29                                           ; 2                            ;
; 30                                           ; 0                            ;
; 31                                           ; 0                            ;
; 32                                           ; 2                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 9.76) ; Number of LABs  (Total = 54) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 9                            ;
; 2                                               ; 1                            ;
; 3                                               ; 0                            ;
; 4                                               ; 1                            ;
; 5                                               ; 1                            ;
; 6                                               ; 2                            ;
; 7                                               ; 4                            ;
; 8                                               ; 4                            ;
; 9                                               ; 3                            ;
; 10                                              ; 3                            ;
; 11                                              ; 6                            ;
; 12                                              ; 2                            ;
; 13                                              ; 1                            ;
; 14                                              ; 2                            ;
; 15                                              ; 1                            ;
; 16                                              ; 9                            ;
; 17                                              ; 3                            ;
; 18                                              ; 1                            ;
; 19                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 21.67) ; Number of LABs  (Total = 54) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 1                            ;
; 3                                            ; 1                            ;
; 4                                            ; 6                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 1                            ;
; 8                                            ; 1                            ;
; 9                                            ; 1                            ;
; 10                                           ; 0                            ;
; 11                                           ; 1                            ;
; 12                                           ; 1                            ;
; 13                                           ; 0                            ;
; 14                                           ; 1                            ;
; 15                                           ; 1                            ;
; 16                                           ; 0                            ;
; 17                                           ; 1                            ;
; 18                                           ; 1                            ;
; 19                                           ; 0                            ;
; 20                                           ; 1                            ;
; 21                                           ; 3                            ;
; 22                                           ; 2                            ;
; 23                                           ; 1                            ;
; 24                                           ; 1                            ;
; 25                                           ; 3                            ;
; 26                                           ; 1                            ;
; 27                                           ; 4                            ;
; 28                                           ; 1                            ;
; 29                                           ; 4                            ;
; 30                                           ; 6                            ;
; 31                                           ; 3                            ;
; 32                                           ; 5                            ;
; 33                                           ; 1                            ;
; 34                                           ; 0                            ;
; 35                                           ; 0                            ;
; 36                                           ; 0                            ;
; 37                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+----------------------------------------------------------------------------------------+
; Fitter Device Options                                                                  ;
+----------------------------------------------+-----------------------------------------+
; Option                                       ; Setting                                 ;
+----------------------------------------------+-----------------------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                                     ;
; Enable device-wide reset (DEV_CLRn)          ; Off                                     ;
; Enable device-wide output enable (DEV_OE)    ; Off                                     ;
; Enable INIT_DONE output                      ; Off                                     ;
; Configuration scheme                         ; Active Serial                           ;
; Error detection CRC                          ; Off                                     ;
; nCEO                                         ; As output driving ground                ;
; ASDO,nCSO                                    ; As input tri-stated                     ;
; Reserve all unused pins                      ; As output driving an unspecified signal ;
; Base pin-out file on sameframe device        ; Off                                     ;
+----------------------------------------------+-----------------------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Fitter
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Mar 08 17:44:00 2020
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off qlab5 -c qlab5
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP2C5Q208C8 for design "qlab5"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP2C5Q208I8 is compatible
    Info (176445): Device EP2C8Q208C8 is compatible
    Info (176445): Device EP2C8Q208I8 is compatible
Info (169124): Fitter converted 3 user pins into dedicated programming pins
    Info (169125): Pin ~ASDO~ is reserved at location 1
    Info (169125): Pin ~nCSO~ is reserved at location 2
    Info (169125): Pin ~LVDS41p/nCEO~ is reserved at location 108
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 3 pins of 3 total pins
    Info (169086): Pin data_out not assigned to an exact location on the device
    Info (169086): Pin clk not assigned to an exact location on the device
    Info (169086): Pin reset_n not assigned to an exact location on the device
Critical Warning (332012): Synopsys Design Constraints File file not found: 'qlab5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk (placed in PIN 23 (CLK0, LVDSCLK0p, Input))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node reset_n (placed in PIN 24 (CLK1, LVDSCLK0n, Input))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info (176353): Automatically promoted node qlab5_sys:qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch_module:qlab5_sys_reset_clk_0_domain_synch|data_out 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_rf_wren_a
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)
        Info (176212): I/O standards used: 3.3-V LVTTL.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  30 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  36 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 6% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 1 output pins without output pin load capacitance assignment
    Info (306007): Pin "data_out" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:00
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (144001): Generated suppressed messages file E:/study/Labs/Verify/qlab59/qlab5.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 586 megabytes
    Info: Processing ended: Sun Mar 08 17:44:08 2020
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in E:/study/Labs/Verify/qlab59/qlab5.fit.smsg.


