// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module processPseudoHeader (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rxEng_dataBuffer2_V_dout,
        rxEng_dataBuffer2_V_empty_n,
        rxEng_dataBuffer2_V_read,
        rxEng_checksumValidF_1_dout,
        rxEng_checksumValidF_1_empty_n,
        rxEng_checksumValidF_1_read,
        rxEng_dataBuffer3a_V_din,
        rxEng_dataBuffer3a_V_full_n,
        rxEng_dataBuffer3a_V_write,
        rxEng_metaDataFifo_V_din,
        rxEng_metaDataFifo_V_full_n,
        rxEng_metaDataFifo_V_write,
        rxEng2portTable_chec_1_din,
        rxEng2portTable_chec_1_full_n,
        rxEng2portTable_chec_1_write,
        rxEng_tupleBuffer_V_din,
        rxEng_tupleBuffer_V_full_n,
        rxEng_tupleBuffer_V_write,
        rxEng_optionalFields_2_din,
        rxEng_optionalFields_2_full_n,
        rxEng_optionalFields_2_write,
        rxEng_optionalFields_3_din,
        rxEng_optionalFields_3_full_n,
        rxEng_optionalFields_3_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;
parameter    ap_const_lv108_0 = 108'd0;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [72:0] rxEng_dataBuffer2_V_dout;
input   rxEng_dataBuffer2_V_empty_n;
output   rxEng_dataBuffer2_V_read;
input  [0:0] rxEng_checksumValidF_1_dout;
input   rxEng_checksumValidF_1_empty_n;
output   rxEng_checksumValidF_1_read;
output  [72:0] rxEng_dataBuffer3a_V_din;
input   rxEng_dataBuffer3a_V_full_n;
output   rxEng_dataBuffer3a_V_write;
output  [107:0] rxEng_metaDataFifo_V_din;
input   rxEng_metaDataFifo_V_full_n;
output   rxEng_metaDataFifo_V_write;
output  [15:0] rxEng2portTable_chec_1_din;
input   rxEng2portTable_chec_1_full_n;
output   rxEng2portTable_chec_1_write;
output  [95:0] rxEng_tupleBuffer_V_din;
input   rxEng_tupleBuffer_V_full_n;
output   rxEng_tupleBuffer_V_write;
output  [3:0] rxEng_optionalFields_2_din;
input   rxEng_optionalFields_2_full_n;
output   rxEng_optionalFields_2_write;
output  [0:0] rxEng_optionalFields_3_din;
input   rxEng_optionalFields_3_full_n;
output   rxEng_optionalFields_3_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rxEng_dataBuffer2_V_read;
reg rxEng_checksumValidF_1_read;
reg rxEng_dataBuffer3a_V_write;
reg rxEng_metaDataFifo_V_write;
reg rxEng2portTable_chec_1_write;
reg rxEng_tupleBuffer_V_write;
reg rxEng_optionalFields_2_write;
reg rxEng_optionalFields_3_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire   [0:0] tmp_nbreadreq_fu_220_p3;
wire   [0:0] tmp_4_nbreadreq_fu_228_p3;
reg    ap_predicate_op11_read_state1;
reg    ap_predicate_op35_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] tmp_reg_994;
reg   [0:0] tmp_reg_994_pp0_iter1_reg;
reg   [0:0] tmp_4_reg_1002;
reg   [0:0] tmp_4_reg_1002_pp0_iter1_reg;
reg   [0:0] and_ln450_reg_1068;
reg   [0:0] firstWord_1_load_reg_998;
reg   [0:0] firstWord_1_load_reg_998_pp0_iter1_reg;
reg    ap_predicate_op82_write_state3;
reg   [0:0] or_ln455_reg_1072;
reg   [0:0] pkgValid_loc_0_i_reg_316;
reg    ap_predicate_op112_write_state3;
reg    ap_predicate_op114_write_state3;
reg    ap_predicate_op118_write_state3;
reg    ap_block_state3_pp0_stage0_iter2;
wire    io_acc_block_signal_op134;
reg   [0:0] tmp_reg_994_pp0_iter2_reg;
reg   [0:0] tmp_4_reg_1002_pp0_iter2_reg;
reg   [0:0] or_ln455_reg_1072_pp0_iter2_reg;
reg   [0:0] pkgValid_loc_0_i_reg_316_pp0_iter2_reg;
reg   [0:0] or_ln478_reg_1090;
reg   [0:0] firstWord_1_load_reg_998_pp0_iter2_reg;
reg    ap_predicate_op134_write_state4;
reg    ap_block_state4_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] firstWord_1;
reg   [0:0] header_ready_1;
reg   [15:0] header_idx_6;
reg   [255:0] header_header_V_5;
reg   [0:0] pkgValid;
reg   [0:0] metaWritten_1;
reg    rxEng_dataBuffer2_V_blk_n;
wire    ap_block_pp0_stage0;
reg    rxEng_checksumValidF_1_blk_n;
reg    rxEng_dataBuffer3a_V_blk_n;
reg    rxEng_metaDataFifo_V_blk_n;
reg    rxEng2portTable_chec_1_blk_n;
reg    rxEng_tupleBuffer_V_blk_n;
reg    rxEng_optionalFields_2_blk_n;
reg    rxEng_optionalFields_3_blk_n;
reg   [72:0] tmp_1_reg_1006;
reg   [72:0] tmp_1_reg_1006_pp0_iter1_reg;
wire   [63:0] tmp_data_V_fu_341_p1;
reg   [63:0] tmp_data_V_reg_1011;
wire   [0:0] tmp_last_V_fu_345_p3;
reg   [0:0] tmp_last_V_reg_1016;
wire   [0:0] header_ready_1_load_load_fu_353_p1;
reg   [0:0] header_ready_1_load_reg_1021;
wire   [2:0] trunc_ln58_fu_362_p1;
reg   [2:0] trunc_ln58_reg_1025;
wire   [0:0] icmp_ln58_2_fu_414_p2;
reg   [0:0] icmp_ln58_2_reg_1030;
wire   [8:0] trunc_ln58_2_fu_420_p1;
reg   [8:0] trunc_ln58_2_reg_1038;
wire   [0:0] or_ln73_fu_438_p2;
reg   [0:0] or_ln73_reg_1044;
wire   [0:0] or_ln492_fu_454_p2;
wire   [0:0] xor_ln492_fu_460_p2;
reg   [0:0] xor_ln492_reg_1063;
wire   [0:0] and_ln450_fu_630_p2;
wire   [0:0] or_ln455_fu_641_p2;
wire   [0:0] or_ln492_1_fu_647_p2;
wire   [3:0] meta_dataOffset_V_fu_821_p4;
reg   [3:0] meta_dataOffset_V_reg_1080;
reg   [0:0] p_Result_77_reg_1085;
wire   [0:0] or_ln478_fu_982_p2;
reg    ap_block_pp0_stage0_subdone;
reg   [15:0] ap_phi_mux_phi_ln73_phi_fu_289_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln73_reg_286;
wire   [15:0] add_ln67_fu_431_p2;
reg   [0:0] ap_phi_mux_write_flag_1_i_i_phi_fu_298_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_write_flag_1_i_i_reg_295;
wire   [0:0] xor_ln58_fu_424_p2;
reg   [0:0] ap_phi_mux_firstWord_1_flag_0_i_phi_fu_308_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_firstWord_1_flag_0_i_reg_305;
wire   [0:0] ap_phi_reg_pp0_iter0_pkgValid_loc_0_i_reg_316;
reg   [0:0] ap_phi_reg_pp0_iter1_pkgValid_loc_0_i_reg_316;
reg   [0:0] ap_phi_mux_metaWritten_1_flag_1_phi_fu_329_p4;
wire   [0:0] ap_phi_reg_pp0_iter1_metaWritten_1_flag_1_reg_326;
wire   [0:0] and_ln492_fu_466_p2;
wire   [15:0] select_ln492_fu_472_p3;
wire   [255:0] or_ln58_fu_614_p2;
reg    ap_block_pp0_stage0_01001;
wire   [21:0] Lo_assign_fu_366_p3;
wire   [22:0] zext_ln58_fu_374_p1;
wire   [22:0] add_ln58_fu_378_p2;
wire   [14:0] tmp_195_fu_384_p4;
wire   [0:0] icmp_ln58_fu_394_p2;
wire   [21:0] or_ln60_fu_400_p2;
wire   [21:0] select_ln58_fu_406_p3;
wire   [8:0] tmp_196_fu_505_p3;
wire   [8:0] sub_ln58_fu_512_p2;
wire   [8:0] select_ln58_5_fu_518_p3;
wire   [8:0] select_ln58_7_fu_530_p3;
wire   [8:0] select_ln58_6_fu_524_p3;
wire   [8:0] sub_ln58_2_fu_537_p2;
wire   [255:0] tmp_V_12_fu_502_p1;
wire   [255:0] zext_ln58_4_fu_543_p1;
wire   [255:0] shl_ln58_fu_555_p2;
reg   [255:0] tmp_197_fu_561_p4;
wire   [255:0] zext_ln58_5_fu_547_p1;
wire   [255:0] zext_ln58_6_fu_551_p1;
wire   [255:0] shl_ln58_2_fu_578_p2;
wire   [255:0] lshr_ln58_fu_584_p2;
wire   [255:0] and_ln58_fu_590_p2;
wire   [255:0] xor_ln58_2_fu_596_p2;
wire   [255:0] select_ln58_8_fu_571_p3;
wire   [255:0] and_ln58_3_fu_602_p2;
wire   [255:0] and_ln58_4_fu_608_p2;
wire   [0:0] xor_ln455_fu_636_p2;
wire   [7:0] p_Result_124_3_i_i_fu_691_p4;
wire   [7:0] p_Result_124_2_i_i_fu_681_p4;
wire   [7:0] p_Result_124_1_i_i_fu_671_p4;
wire   [7:0] p_Result_124_i_i_i_fu_661_p4;
wire   [7:0] p_Result_124_3_i_i_2_fu_743_p4;
wire   [7:0] p_Result_124_2_i_i_2_fu_733_p4;
wire   [7:0] p_Result_124_1_i_i_2_fu_723_p4;
wire   [7:0] p_Result_124_i_i_fu_713_p4;
wire   [7:0] p_Result_126_1_i_i_fu_775_p4;
wire   [7:0] p_Result_126_i_i_i_fu_765_p4;
wire   [7:0] p_Result_126_1_i_i_2_fu_803_p4;
wire   [7:0] p_Result_126_i_i_fu_793_p4;
wire   [5:0] shl_ln_fu_831_p3;
wire   [15:0] agg_result_V_0_1_i_i_fu_813_p3;
wire   [15:0] zext_ln214_8_fu_839_p1;
wire   [31:0] meta_seqNumb_V_fu_701_p5;
wire   [107:0] tmp_2_fu_865_p5;
wire   [31:0] meta_ackNumb_V_fu_753_p5;
wire   [107:0] tmp_2_6_fu_877_p5;
wire   [15:0] meta_winSize_V_fu_785_p3;
reg   [2:0] tmp_201_fu_901_p4;
wire   [0:0] p_Result_s_fu_849_p3;
wire   [15:0] meta_length_V_fu_843_p2;
wire   [107:0] tmp_2_7_fu_889_p5;
wire   [23:0] tmp_107_i_fu_911_p5;
wire   [31:0] tmp_s_fu_947_p4;
wire   [63:0] trunc_ln162_fu_957_p1;
wire   [0:0] icmp_ln478_fu_970_p2;
wire   [0:0] icmp_ln895_fu_976_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to2;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_345;
reg    ap_condition_329;
reg    ap_condition_336;
reg    ap_condition_331;
reg    ap_condition_303;
reg    ap_condition_249;
reg    ap_condition_198;
reg    ap_condition_65;
reg    ap_condition_184;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 firstWord_1 = 1'd1;
#0 header_ready_1 = 1'd0;
#0 header_idx_6 = 16'd0;
#0 header_header_V_5 = 256'd28334198897217871282176;
#0 pkgValid = 1'd0;
#0 metaWritten_1 = 1'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_184)) begin
        if (((firstWord_1 == 1'd0) & (tmp_nbreadreq_fu_220_p3 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_pkgValid_loc_0_i_reg_316 <= pkgValid;
        end else if ((1'b1 == ap_condition_65)) begin
            ap_phi_reg_pp0_iter1_pkgValid_loc_0_i_reg_316 <= rxEng_checksumValidF_1_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pkgValid_loc_0_i_reg_316 <= ap_phi_reg_pp0_iter0_pkgValid_loc_0_i_reg_316;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((firstWord_1_load_reg_998 == 1'd0) & (tmp_reg_994 == 1'd1)) | ((tmp_4_reg_1002 == 1'd1) & (tmp_reg_994 == 1'd1))))) begin
        and_ln450_reg_1068 <= and_ln450_fu_630_p2;
        or_ln455_reg_1072 <= or_ln455_fu_641_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((firstWord_1 == 1'd0) & (or_ln492_fu_454_p2 == 1'd1) & (tmp_nbreadreq_fu_220_p3 == 1'd1)) | ((tmp_4_nbreadreq_fu_228_p3 == 1'd1) & (or_ln492_fu_454_p2 == 1'd1) & (tmp_nbreadreq_fu_220_p3 == 1'd1))))) begin
        firstWord_1 <= rxEng_dataBuffer2_V_dout[32'd72];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_nbreadreq_fu_220_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        firstWord_1_load_reg_998 <= firstWord_1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        firstWord_1_load_reg_998_pp0_iter1_reg <= firstWord_1_load_reg_998;
        tmp_1_reg_1006_pp0_iter1_reg <= tmp_1_reg_1006;
        tmp_4_reg_1002_pp0_iter1_reg <= tmp_4_reg_1002;
        tmp_reg_994 <= tmp_nbreadreq_fu_220_p3;
        tmp_reg_994_pp0_iter1_reg <= tmp_reg_994;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        firstWord_1_load_reg_998_pp0_iter2_reg <= firstWord_1_load_reg_998_pp0_iter1_reg;
        or_ln455_reg_1072_pp0_iter2_reg <= or_ln455_reg_1072;
        pkgValid_loc_0_i_reg_316_pp0_iter2_reg <= pkgValid_loc_0_i_reg_316;
        tmp_4_reg_1002_pp0_iter2_reg <= tmp_4_reg_1002_pp0_iter1_reg;
        tmp_reg_994_pp0_iter2_reg <= tmp_reg_994_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((firstWord_1_load_reg_998 == 1'd0) & (header_ready_1_load_reg_1021 == 1'd0) & (tmp_reg_994 == 1'd1)) | ((header_ready_1_load_reg_1021 == 1'd0) & (tmp_4_reg_1002 == 1'd1) & (tmp_reg_994 == 1'd1))))) begin
        header_header_V_5 <= or_ln58_fu_614_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((firstWord_1 == 1'd0) & (tmp_nbreadreq_fu_220_p3 == 1'd1)) | ((tmp_4_nbreadreq_fu_228_p3 == 1'd1) & (tmp_nbreadreq_fu_220_p3 == 1'd1))))) begin
        header_idx_6 <= select_ln492_fu_472_p3;
        header_ready_1 <= and_ln492_fu_466_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((firstWord_1 == 1'd0) & (tmp_nbreadreq_fu_220_p3 == 1'd1)) | ((tmp_4_nbreadreq_fu_228_p3 == 1'd1) & (tmp_nbreadreq_fu_220_p3 == 1'd1))))) begin
        header_ready_1_load_reg_1021 <= header_ready_1;
        or_ln73_reg_1044 <= or_ln73_fu_438_p2;
        tmp_data_V_reg_1011 <= tmp_data_V_fu_341_p1;
        tmp_last_V_reg_1016 <= rxEng_dataBuffer2_V_dout[32'd72];
        xor_ln492_reg_1063 <= xor_ln492_fu_460_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((header_ready_1_load_load_fu_353_p1 == 1'd0) & (firstWord_1 == 1'd0) & (tmp_nbreadreq_fu_220_p3 == 1'd1)) | ((header_ready_1_load_load_fu_353_p1 == 1'd0) & (tmp_4_nbreadreq_fu_228_p3 == 1'd1) & (tmp_nbreadreq_fu_220_p3 == 1'd1))))) begin
        icmp_ln58_2_reg_1030 <= icmp_ln58_2_fu_414_p2;
        trunc_ln58_2_reg_1038[8 : 6] <= trunc_ln58_2_fu_420_p1[8 : 6];
        trunc_ln58_reg_1025 <= trunc_ln58_fu_362_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((firstWord_1_load_reg_998 == 1'd0) & (tmp_reg_994 == 1'd1) & (or_ln492_1_fu_647_p2 == 1'd1)) | ((tmp_4_reg_1002 == 1'd1) & (tmp_reg_994 == 1'd1) & (or_ln492_1_fu_647_p2 == 1'd1))))) begin
        metaWritten_1 <= xor_ln492_reg_1063;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (((firstWord_1_load_reg_998_pp0_iter1_reg == 1'd0) & (or_ln455_reg_1072 == 1'd0) & (tmp_reg_994_pp0_iter1_reg == 1'd1)) | ((or_ln455_reg_1072 == 1'd0) & (tmp_4_reg_1002_pp0_iter1_reg == 1'd1) & (tmp_reg_994_pp0_iter1_reg == 1'd1))))) begin
        meta_dataOffset_V_reg_1080 <= {{header_header_V_5[199:196]}};
        p_Result_77_reg_1085 <= header_header_V_5[32'd201];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (((firstWord_1_load_reg_998_pp0_iter1_reg == 1'd0) & (or_ln455_reg_1072 == 1'd0) & (tmp_reg_994_pp0_iter1_reg == 1'd1) & (pkgValid_loc_0_i_reg_316 == 1'd1)) | ((or_ln455_reg_1072 == 1'd0) & (tmp_4_reg_1002_pp0_iter1_reg == 1'd1) & (tmp_reg_994_pp0_iter1_reg == 1'd1) & (pkgValid_loc_0_i_reg_316 == 1'd1))))) begin
        or_ln478_reg_1090 <= or_ln478_fu_982_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((firstWord_1 == 1'd1) & (tmp_4_nbreadreq_fu_228_p3 == 1'd1) & (tmp_nbreadreq_fu_220_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pkgValid <= rxEng_checksumValidF_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pkgValid_loc_0_i_reg_316 <= ap_phi_reg_pp0_iter1_pkgValid_loc_0_i_reg_316;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op11_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_1_reg_1006 <= rxEng_dataBuffer2_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((firstWord_1 == 1'd1) & (tmp_nbreadreq_fu_220_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_4_reg_1002 <= tmp_4_nbreadreq_fu_228_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_345)) begin
        if ((firstWord_1 == 1'd0)) begin
            ap_phi_mux_firstWord_1_flag_0_i_phi_fu_308_p4 = 1'd0;
        end else if (((firstWord_1 == 1'd1) & (tmp_4_nbreadreq_fu_228_p3 == 1'd1))) begin
            ap_phi_mux_firstWord_1_flag_0_i_phi_fu_308_p4 = 1'd1;
        end else begin
            ap_phi_mux_firstWord_1_flag_0_i_phi_fu_308_p4 = ap_phi_reg_pp0_iter0_firstWord_1_flag_0_i_reg_305;
        end
    end else begin
        ap_phi_mux_firstWord_1_flag_0_i_phi_fu_308_p4 = ap_phi_reg_pp0_iter0_firstWord_1_flag_0_i_reg_305;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_331)) begin
        if ((1'b1 == ap_condition_336)) begin
            ap_phi_mux_metaWritten_1_flag_1_phi_fu_329_p4 = 1'd1;
        end else if ((1'b1 == ap_condition_329)) begin
            ap_phi_mux_metaWritten_1_flag_1_phi_fu_329_p4 = 1'd0;
        end else begin
            ap_phi_mux_metaWritten_1_flag_1_phi_fu_329_p4 = ap_phi_reg_pp0_iter1_metaWritten_1_flag_1_reg_326;
        end
    end else begin
        ap_phi_mux_metaWritten_1_flag_1_phi_fu_329_p4 = ap_phi_reg_pp0_iter1_metaWritten_1_flag_1_reg_326;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_198)) begin
        if ((1'b1 == ap_condition_249)) begin
            ap_phi_mux_phi_ln73_phi_fu_289_p4 = add_ln67_fu_431_p2;
        end else if ((1'b1 == ap_condition_303)) begin
            ap_phi_mux_phi_ln73_phi_fu_289_p4 = header_idx_6;
        end else begin
            ap_phi_mux_phi_ln73_phi_fu_289_p4 = ap_phi_reg_pp0_iter0_phi_ln73_reg_286;
        end
    end else begin
        ap_phi_mux_phi_ln73_phi_fu_289_p4 = ap_phi_reg_pp0_iter0_phi_ln73_reg_286;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_198)) begin
        if ((1'b1 == ap_condition_249)) begin
            ap_phi_mux_write_flag_1_i_i_phi_fu_298_p4 = xor_ln58_fu_424_p2;
        end else if ((1'b1 == ap_condition_303)) begin
            ap_phi_mux_write_flag_1_i_i_phi_fu_298_p4 = 1'd0;
        end else begin
            ap_phi_mux_write_flag_1_i_i_phi_fu_298_p4 = ap_phi_reg_pp0_iter0_write_flag_1_i_i_reg_295;
        end
    end else begin
        ap_phi_mux_write_flag_1_i_i_phi_fu_298_p4 = ap_phi_reg_pp0_iter0_write_flag_1_i_i_reg_295;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op114_write_state3 == 1'b1))) begin
        rxEng2portTable_chec_1_blk_n = rxEng2portTable_chec_1_full_n;
    end else begin
        rxEng2portTable_chec_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op114_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rxEng2portTable_chec_1_write = 1'b1;
    end else begin
        rxEng2portTable_chec_1_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op35_read_state1 == 1'b1))) begin
        rxEng_checksumValidF_1_blk_n = rxEng_checksumValidF_1_empty_n;
    end else begin
        rxEng_checksumValidF_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op35_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rxEng_checksumValidF_1_read = 1'b1;
    end else begin
        rxEng_checksumValidF_1_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op11_read_state1 == 1'b1))) begin
        rxEng_dataBuffer2_V_blk_n = rxEng_dataBuffer2_V_empty_n;
    end else begin
        rxEng_dataBuffer2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op11_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rxEng_dataBuffer2_V_read = 1'b1;
    end else begin
        rxEng_dataBuffer2_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op82_write_state3 == 1'b1))) begin
        rxEng_dataBuffer3a_V_blk_n = rxEng_dataBuffer3a_V_full_n;
    end else begin
        rxEng_dataBuffer3a_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op82_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rxEng_dataBuffer3a_V_write = 1'b1;
    end else begin
        rxEng_dataBuffer3a_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op112_write_state3 == 1'b1))) begin
        rxEng_metaDataFifo_V_blk_n = rxEng_metaDataFifo_V_full_n;
    end else begin
        rxEng_metaDataFifo_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op112_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rxEng_metaDataFifo_V_write = 1'b1;
    end else begin
        rxEng_metaDataFifo_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op134_write_state4 == 1'b1))) begin
        rxEng_optionalFields_2_blk_n = rxEng_optionalFields_2_full_n;
    end else begin
        rxEng_optionalFields_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op134_write_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rxEng_optionalFields_2_write = 1'b1;
    end else begin
        rxEng_optionalFields_2_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op134_write_state4 == 1'b1))) begin
        rxEng_optionalFields_3_blk_n = rxEng_optionalFields_3_full_n;
    end else begin
        rxEng_optionalFields_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op134_write_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rxEng_optionalFields_3_write = 1'b1;
    end else begin
        rxEng_optionalFields_3_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op118_write_state3 == 1'b1))) begin
        rxEng_tupleBuffer_V_blk_n = rxEng_tupleBuffer_V_full_n;
    end else begin
        rxEng_tupleBuffer_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op118_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rxEng_tupleBuffer_V_write = 1'b1;
    end else begin
        rxEng_tupleBuffer_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Lo_assign_fu_366_p3 = {{header_idx_6}, {6'd0}};

assign add_ln58_fu_378_p2 = (zext_ln58_fu_374_p1 + 23'd64);

assign add_ln67_fu_431_p2 = (header_idx_6 + 16'd1);

assign agg_result_V_0_1_i_i_fu_813_p3 = {{p_Result_126_1_i_i_2_fu_803_p4}, {p_Result_126_i_i_fu_793_p4}};

assign and_ln450_fu_630_p2 = (metaWritten_1 & ap_phi_reg_pp0_iter1_pkgValid_loc_0_i_reg_316);

assign and_ln492_fu_466_p2 = (xor_ln492_fu_460_p2 & or_ln73_fu_438_p2);

assign and_ln58_3_fu_602_p2 = (xor_ln58_2_fu_596_p2 & header_header_V_5);

assign and_ln58_4_fu_608_p2 = (select_ln58_8_fu_571_p3 & and_ln58_fu_590_p2);

assign and_ln58_fu_590_p2 = (shl_ln58_2_fu_578_p2 & lshr_ln58_fu_584_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((rxEng_checksumValidF_1_empty_n == 1'b0) & (ap_predicate_op35_read_state1 == 1'b1)) | ((rxEng_dataBuffer2_V_empty_n == 1'b0) & (ap_predicate_op11_read_state1 == 1'b1)))) | ((io_acc_block_signal_op134 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op134_write_state4 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((rxEng_dataBuffer3a_V_full_n == 1'b0) & (ap_predicate_op82_write_state3 == 1'b1)) | ((rxEng_tupleBuffer_V_full_n == 1'b0) & (ap_predicate_op118_write_state3 == 1'b1)) | ((rxEng2portTable_chec_1_full_n == 1'b0) & (ap_predicate_op114_write_state3 == 1'b1)) | ((rxEng_metaDataFifo_V_full_n == 1'b0) & (ap_predicate_op112_write_state3 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((rxEng_checksumValidF_1_empty_n == 1'b0) & (ap_predicate_op35_read_state1 == 1'b1)) | ((rxEng_dataBuffer2_V_empty_n == 1'b0) & (ap_predicate_op11_read_state1 == 1'b1)))) | ((io_acc_block_signal_op134 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op134_write_state4 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((rxEng_dataBuffer3a_V_full_n == 1'b0) & (ap_predicate_op82_write_state3 == 1'b1)) | ((rxEng_tupleBuffer_V_full_n == 1'b0) & (ap_predicate_op118_write_state3 == 1'b1)) | ((rxEng2portTable_chec_1_full_n == 1'b0) & (ap_predicate_op114_write_state3 == 1'b1)) | ((rxEng_metaDataFifo_V_full_n == 1'b0) & (ap_predicate_op112_write_state3 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((rxEng_checksumValidF_1_empty_n == 1'b0) & (ap_predicate_op35_read_state1 == 1'b1)) | ((rxEng_dataBuffer2_V_empty_n == 1'b0) & (ap_predicate_op11_read_state1 == 1'b1)))) | ((io_acc_block_signal_op134 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op134_write_state4 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((rxEng_dataBuffer3a_V_full_n == 1'b0) & (ap_predicate_op82_write_state3 == 1'b1)) | ((rxEng_tupleBuffer_V_full_n == 1'b0) & (ap_predicate_op118_write_state3 == 1'b1)) | ((rxEng2portTable_chec_1_full_n == 1'b0) & (ap_predicate_op114_write_state3 == 1'b1)) | ((rxEng_metaDataFifo_V_full_n == 1'b0) & (ap_predicate_op112_write_state3 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((rxEng_checksumValidF_1_empty_n == 1'b0) & (ap_predicate_op35_read_state1 == 1'b1)) | ((rxEng_dataBuffer2_V_empty_n == 1'b0) & (ap_predicate_op11_read_state1 == 1'b1)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = (((rxEng_dataBuffer3a_V_full_n == 1'b0) & (ap_predicate_op82_write_state3 == 1'b1)) | ((rxEng_tupleBuffer_V_full_n == 1'b0) & (ap_predicate_op118_write_state3 == 1'b1)) | ((rxEng2portTable_chec_1_full_n == 1'b0) & (ap_predicate_op114_write_state3 == 1'b1)) | ((rxEng_metaDataFifo_V_full_n == 1'b0) & (ap_predicate_op112_write_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = ((io_acc_block_signal_op134 == 1'b0) & (ap_predicate_op134_write_state4 == 1'b1));
end

always @ (*) begin
    ap_condition_184 = ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_198 = ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_249 = (((header_ready_1_load_load_fu_353_p1 == 1'd0) & (firstWord_1 == 1'd0) & (tmp_nbreadreq_fu_220_p3 == 1'd1)) | ((header_ready_1_load_load_fu_353_p1 == 1'd0) & (tmp_4_nbreadreq_fu_228_p3 == 1'd1) & (tmp_nbreadreq_fu_220_p3 == 1'd1)));
end

always @ (*) begin
    ap_condition_303 = (((firstWord_1 == 1'd0) & (header_ready_1_load_load_fu_353_p1 == 1'd1) & (tmp_nbreadreq_fu_220_p3 == 1'd1)) | ((tmp_4_nbreadreq_fu_228_p3 == 1'd1) & (header_ready_1_load_load_fu_353_p1 == 1'd1) & (tmp_nbreadreq_fu_220_p3 == 1'd1)));
end

always @ (*) begin
    ap_condition_329 = (((firstWord_1_load_reg_998 == 1'd0) & (tmp_reg_994 == 1'd1) & (or_ln455_fu_641_p2 == 1'd1)) | ((tmp_4_reg_1002 == 1'd1) & (tmp_reg_994 == 1'd1) & (or_ln455_fu_641_p2 == 1'd1)));
end

always @ (*) begin
    ap_condition_331 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_336 = (((firstWord_1_load_reg_998 == 1'd0) & (or_ln455_fu_641_p2 == 1'd0) & (tmp_reg_994 == 1'd1)) | ((or_ln455_fu_641_p2 == 1'd0) & (tmp_4_reg_1002 == 1'd1) & (tmp_reg_994 == 1'd1)));
end

always @ (*) begin
    ap_condition_345 = ((tmp_nbreadreq_fu_220_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_65 = ((firstWord_1 == 1'd1) & (tmp_4_nbreadreq_fu_228_p3 == 1'd1) & (tmp_nbreadreq_fu_220_p3 == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_firstWord_1_flag_0_i_reg_305 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln73_reg_286 = 'bx;

assign ap_phi_reg_pp0_iter0_pkgValid_loc_0_i_reg_316 = 'bx;

assign ap_phi_reg_pp0_iter0_write_flag_1_i_i_reg_295 = 'bx;

assign ap_phi_reg_pp0_iter1_metaWritten_1_flag_1_reg_326 = 'bx;

always @ (*) begin
    ap_predicate_op112_write_state3 = (((firstWord_1_load_reg_998_pp0_iter1_reg == 1'd0) & (or_ln455_reg_1072 == 1'd0) & (tmp_reg_994_pp0_iter1_reg == 1'd1) & (pkgValid_loc_0_i_reg_316 == 1'd1)) | ((or_ln455_reg_1072 == 1'd0) & (tmp_4_reg_1002_pp0_iter1_reg == 1'd1) & (tmp_reg_994_pp0_iter1_reg == 1'd1) & (pkgValid_loc_0_i_reg_316 == 1'd1)));
end

always @ (*) begin
    ap_predicate_op114_write_state3 = (((firstWord_1_load_reg_998_pp0_iter1_reg == 1'd0) & (or_ln455_reg_1072 == 1'd0) & (tmp_reg_994_pp0_iter1_reg == 1'd1) & (pkgValid_loc_0_i_reg_316 == 1'd1)) | ((or_ln455_reg_1072 == 1'd0) & (tmp_4_reg_1002_pp0_iter1_reg == 1'd1) & (tmp_reg_994_pp0_iter1_reg == 1'd1) & (pkgValid_loc_0_i_reg_316 == 1'd1)));
end

always @ (*) begin
    ap_predicate_op118_write_state3 = (((firstWord_1_load_reg_998_pp0_iter1_reg == 1'd0) & (or_ln455_reg_1072 == 1'd0) & (tmp_reg_994_pp0_iter1_reg == 1'd1) & (pkgValid_loc_0_i_reg_316 == 1'd1)) | ((or_ln455_reg_1072 == 1'd0) & (tmp_4_reg_1002_pp0_iter1_reg == 1'd1) & (tmp_reg_994_pp0_iter1_reg == 1'd1) & (pkgValid_loc_0_i_reg_316 == 1'd1)));
end

always @ (*) begin
    ap_predicate_op11_read_state1 = (((firstWord_1 == 1'd0) & (tmp_nbreadreq_fu_220_p3 == 1'd1)) | ((tmp_4_nbreadreq_fu_228_p3 == 1'd1) & (tmp_nbreadreq_fu_220_p3 == 1'd1)));
end

always @ (*) begin
    ap_predicate_op134_write_state4 = (((firstWord_1_load_reg_998_pp0_iter2_reg == 1'd0) & (or_ln455_reg_1072_pp0_iter2_reg == 1'd0) & (or_ln478_reg_1090 == 1'd1) & (pkgValid_loc_0_i_reg_316_pp0_iter2_reg == 1'd1) & (tmp_reg_994_pp0_iter2_reg == 1'd1)) | ((or_ln455_reg_1072_pp0_iter2_reg == 1'd0) & (or_ln478_reg_1090 == 1'd1) & (pkgValid_loc_0_i_reg_316_pp0_iter2_reg == 1'd1) & (tmp_4_reg_1002_pp0_iter2_reg == 1'd1) & (tmp_reg_994_pp0_iter2_reg == 1'd1)));
end

always @ (*) begin
    ap_predicate_op35_read_state1 = ((firstWord_1 == 1'd1) & (tmp_4_nbreadreq_fu_228_p3 == 1'd1) & (tmp_nbreadreq_fu_220_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op82_write_state3 = (((firstWord_1_load_reg_998_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln450_reg_1068) & (tmp_reg_994_pp0_iter1_reg == 1'd1)) | ((1'd1 == and_ln450_reg_1068) & (tmp_4_reg_1002_pp0_iter1_reg == 1'd1) & (tmp_reg_994_pp0_iter1_reg == 1'd1)));
end

assign header_ready_1_load_load_fu_353_p1 = header_ready_1;

assign icmp_ln478_fu_970_p2 = ((agg_result_V_0_1_i_i_fu_813_p3 != zext_ln214_8_fu_839_p1) ? 1'b1 : 1'b0);

assign icmp_ln58_2_fu_414_p2 = ((Lo_assign_fu_366_p3 > select_ln58_fu_406_p3) ? 1'b1 : 1'b0);

assign icmp_ln58_fu_394_p2 = ((tmp_195_fu_384_p4 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_fu_976_p2 = ((meta_dataOffset_V_fu_821_p4 > 4'd5) ? 1'b1 : 1'b0);

assign io_acc_block_signal_op134 = (rxEng_optionalFields_3_full_n & rxEng_optionalFields_2_full_n);

assign lshr_ln58_fu_584_p2 = 256'd115792089237316195423570985008687907853269984665640564039457584007913129639935 >> zext_ln58_6_fu_551_p1;

assign meta_ackNumb_V_fu_753_p5 = {{{{p_Result_124_3_i_i_2_fu_743_p4}, {p_Result_124_2_i_i_2_fu_733_p4}}, {p_Result_124_1_i_i_2_fu_723_p4}}, {p_Result_124_i_i_fu_713_p4}};

assign meta_dataOffset_V_fu_821_p4 = {{header_header_V_5[199:196]}};

assign meta_length_V_fu_843_p2 = (agg_result_V_0_1_i_i_fu_813_p3 - zext_ln214_8_fu_839_p1);

assign meta_seqNumb_V_fu_701_p5 = {{{{p_Result_124_3_i_i_fu_691_p4}, {p_Result_124_2_i_i_fu_681_p4}}, {p_Result_124_1_i_i_fu_671_p4}}, {p_Result_124_i_i_i_fu_661_p4}};

assign meta_winSize_V_fu_785_p3 = {{p_Result_126_1_i_i_fu_775_p4}, {p_Result_126_i_i_i_fu_765_p4}};

assign or_ln455_fu_641_p2 = (xor_ln455_fu_636_p2 | metaWritten_1);

assign or_ln478_fu_982_p2 = (icmp_ln895_fu_976_p2 | icmp_ln478_fu_970_p2);

assign or_ln492_1_fu_647_p2 = (tmp_last_V_reg_1016 | ap_phi_mux_metaWritten_1_flag_1_phi_fu_329_p4);

assign or_ln492_fu_454_p2 = (tmp_last_V_fu_345_p3 | ap_phi_mux_firstWord_1_flag_0_i_phi_fu_308_p4);

assign or_ln58_fu_614_p2 = (and_ln58_4_fu_608_p2 | and_ln58_3_fu_602_p2);

assign or_ln60_fu_400_p2 = (22'd63 | Lo_assign_fu_366_p3);

assign or_ln73_fu_438_p2 = (header_ready_1 | ap_phi_mux_write_flag_1_i_i_phi_fu_298_p4);

assign p_Result_124_1_i_i_2_fu_723_p4 = {{header_header_V_5[183:176]}};

assign p_Result_124_1_i_i_fu_671_p4 = {{header_header_V_5[151:144]}};

assign p_Result_124_2_i_i_2_fu_733_p4 = {{header_header_V_5[175:168]}};

assign p_Result_124_2_i_i_fu_681_p4 = {{header_header_V_5[143:136]}};

assign p_Result_124_3_i_i_2_fu_743_p4 = {{header_header_V_5[167:160]}};

assign p_Result_124_3_i_i_fu_691_p4 = {{header_header_V_5[135:128]}};

assign p_Result_124_i_i_fu_713_p4 = {{header_header_V_5[191:184]}};

assign p_Result_124_i_i_i_fu_661_p4 = {{header_header_V_5[159:152]}};

assign p_Result_126_1_i_i_2_fu_803_p4 = {{header_header_V_5[87:80]}};

assign p_Result_126_1_i_i_fu_775_p4 = {{header_header_V_5[215:208]}};

assign p_Result_126_i_i_fu_793_p4 = {{header_header_V_5[95:88]}};

assign p_Result_126_i_i_i_fu_765_p4 = {{header_header_V_5[223:216]}};

assign p_Result_s_fu_849_p3 = header_header_V_5[32'd204];

assign rxEng2portTable_chec_1_din = {{header_header_V_5[127:112]}};

assign rxEng_dataBuffer3a_V_din = tmp_1_reg_1006_pp0_iter1_reg;

assign rxEng_metaDataFifo_V_din = {{tmp_107_i_fu_911_p5}, {tmp_2_7_fu_889_p5[83:0]}};

assign rxEng_optionalFields_2_din = ($signed(meta_dataOffset_V_reg_1080) + $signed(4'd11));

assign rxEng_optionalFields_3_din = p_Result_77_reg_1085;

assign rxEng_tupleBuffer_V_din = {{tmp_s_fu_947_p4}, {trunc_ln162_fu_957_p1}};

assign select_ln492_fu_472_p3 = ((tmp_last_V_fu_345_p3[0:0] === 1'b1) ? 16'd0 : ap_phi_mux_phi_ln73_phi_fu_289_p4);

assign select_ln58_5_fu_518_p3 = ((icmp_ln58_2_reg_1030[0:0] === 1'b1) ? tmp_196_fu_505_p3 : trunc_ln58_2_reg_1038);

assign select_ln58_6_fu_524_p3 = ((icmp_ln58_2_reg_1030[0:0] === 1'b1) ? trunc_ln58_2_reg_1038 : tmp_196_fu_505_p3);

assign select_ln58_7_fu_530_p3 = ((icmp_ln58_2_reg_1030[0:0] === 1'b1) ? sub_ln58_fu_512_p2 : tmp_196_fu_505_p3);

assign select_ln58_8_fu_571_p3 = ((icmp_ln58_2_reg_1030[0:0] === 1'b1) ? tmp_197_fu_561_p4 : shl_ln58_fu_555_p2);

assign select_ln58_fu_406_p3 = ((icmp_ln58_fu_394_p2[0:0] === 1'b1) ? or_ln60_fu_400_p2 : 22'd255);

assign shl_ln58_2_fu_578_p2 = 256'd115792089237316195423570985008687907853269984665640564039457584007913129639935 << zext_ln58_5_fu_547_p1;

assign shl_ln58_fu_555_p2 = tmp_V_12_fu_502_p1 << zext_ln58_4_fu_543_p1;

assign shl_ln_fu_831_p3 = {{meta_dataOffset_V_fu_821_p4}, {2'd0}};

assign sub_ln58_2_fu_537_p2 = (9'd255 - select_ln58_5_fu_518_p3);

assign sub_ln58_fu_512_p2 = (9'd255 - tmp_196_fu_505_p3);

assign tmp_107_i_fu_911_p5 = {{{{meta_dataOffset_V_fu_821_p4}, {tmp_201_fu_901_p4}}, {p_Result_s_fu_849_p3}}, {meta_length_V_fu_843_p2}};

assign tmp_195_fu_384_p4 = {{add_ln58_fu_378_p2[22:8]}};

assign tmp_196_fu_505_p3 = {{trunc_ln58_reg_1025}, {6'd0}};

integer ap_tvar_int_0;

always @ (shl_ln58_fu_555_p2) begin
    for (ap_tvar_int_0 = 256 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 255 - 0) begin
            tmp_197_fu_561_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_197_fu_561_p4[ap_tvar_int_0] = shl_ln58_fu_555_p2[255 - ap_tvar_int_0];
        end
    end
end

integer ap_tvar_int_1;

always @ (header_header_V_5) begin
    for (ap_tvar_int_1 = 3 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 202 - 200) begin
            tmp_201_fu_901_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            tmp_201_fu_901_p4[ap_tvar_int_1] = header_header_V_5[202 - ap_tvar_int_1];
        end
    end
end

assign tmp_2_6_fu_877_p5 = {{tmp_2_fu_865_p5[107:64]}, {meta_ackNumb_V_fu_753_p5}, {tmp_2_fu_865_p5[31:0]}};

assign tmp_2_7_fu_889_p5 = {{tmp_2_6_fu_877_p5[107:80]}, {meta_winSize_V_fu_785_p3}, {tmp_2_6_fu_877_p5[63:0]}};

assign tmp_2_fu_865_p5 = {{ap_const_lv108_0[107:32]}, {meta_seqNumb_V_fu_701_p5}};

assign tmp_4_nbreadreq_fu_228_p3 = rxEng_checksumValidF_1_empty_n;

assign tmp_V_12_fu_502_p1 = tmp_data_V_reg_1011;

assign tmp_data_V_fu_341_p1 = rxEng_dataBuffer2_V_dout[63:0];

assign tmp_last_V_fu_345_p3 = rxEng_dataBuffer2_V_dout[32'd72];

assign tmp_nbreadreq_fu_220_p3 = rxEng_dataBuffer2_V_empty_n;

assign tmp_s_fu_947_p4 = {{header_header_V_5[127:96]}};

assign trunc_ln162_fu_957_p1 = header_header_V_5[63:0];

assign trunc_ln58_2_fu_420_p1 = select_ln58_fu_406_p3[8:0];

assign trunc_ln58_fu_362_p1 = header_idx_6[2:0];

assign xor_ln455_fu_636_p2 = (or_ln73_reg_1044 ^ 1'd1);

assign xor_ln492_fu_460_p2 = (tmp_last_V_fu_345_p3 ^ 1'd1);

assign xor_ln58_2_fu_596_p2 = (256'd115792089237316195423570985008687907853269984665640564039457584007913129639935 ^ and_ln58_fu_590_p2);

assign xor_ln58_fu_424_p2 = (icmp_ln58_fu_394_p2 ^ 1'd1);

assign zext_ln214_8_fu_839_p1 = shl_ln_fu_831_p3;

assign zext_ln58_4_fu_543_p1 = select_ln58_7_fu_530_p3;

assign zext_ln58_5_fu_547_p1 = select_ln58_6_fu_524_p3;

assign zext_ln58_6_fu_551_p1 = sub_ln58_2_fu_537_p2;

assign zext_ln58_fu_374_p1 = Lo_assign_fu_366_p3;

always @ (posedge ap_clk) begin
    trunc_ln58_2_reg_1038[5:0] <= 6'b111111;
end

endmodule //processPseudoHeader
