<?xml version="1.0" encoding="UTF-8"?>
<module id="RAC_3_GCCP1" HW_revision="" XML_version="1" description="">
  <!-- csl_gccp2_cfgregs -->
  <register id="tpm_tpm_fd_w0" offset="0x00000" width="32" description="(1 of 3072, stride 16)">
    <bitfield id="ib_rd_ite" width="3" begin="29" end="27" description="" rwaccess="RW" />
    <bitfield id="str_id" width="6" begin="26" end="21" description="" rwaccess="RW" />
    <bitfield id="samp_off" width="3" begin="20" end="18" description="" rwaccess="RW" />
    <bitfield id="fr_off" width="2" begin="17" end="16" description="" rwaccess="RW" />
    <bitfield id="sl_off" width="4" begin="15" end="12" description="" rwaccess="RW" />
    <bitfield id="ch_off" width="12" begin="11" end="0" description="" rwaccess="RW" />
  </register>
  <register id="tpm_tpm_fd_w1" offset="0x00004" width="32" description="(1 of 3072, stride 16)">
    <bitfield id="sym2_flg" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="sym1_flg" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="sym0_flg" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="obh_f0" width="2" begin="7" end="6" description="" rwaccess="RW" />
    <bitfield id="out_tsk_id" width="6" begin="5" end="0" description="" rwaccess="RW" />
  </register>
  <register id="tpm_tpm_fd_w2" offset="0x00008" width="32" description="(1 of 3072, stride 16)">
    <bitfield id="obh_f1" width="2" begin="31" end="30" description="" rwaccess="RW" />
    <bitfield id="amp_adj" width="8" begin="29" end="22" description="" rwaccess="RW" />
    <bitfield id="ph_value" width="11" begin="21" end="11" description="" rwaccess="RW" />
    <bitfield id="ph_incr" width="11" begin="10" end="0" description="" rwaccess="RW" />
  </register>
  <register id="tpm_tpm_fd_w3" offset="0x0000c" width="32" description="(1 of 3072, stride 16)">
    <bitfield id="obh_f2" width="8" begin="30" end="23" description="" rwaccess="RW" />
    <bitfield id="coh_add" width="11" begin="10" end="0" description="" rwaccess="RW" />
  </register>
  <register id="mtpm_mtpm_fd_w0" offset="0x10000" width="32" description="(1 of 768, stride 32)">
    <bitfield id="phy_chan" width="1" begin="18" end="18" description="" rwaccess="RW" />
    <bitfield id="slot_msk" width="15" begin="17" end="3" description="" rwaccess="RW" />
    <bitfield id="gccp_mode" width="3" begin="2" end="0" description="" rwaccess="RW" />
  </register>
  <register id="mtpm_mtpm_fd_w1" offset="0x10004" width="32" description="(1 of 768, stride 32)">
    <bitfield id="cgt_ptr" width="4" begin="29" end="26" description="" rwaccess="RW" />
    <bitfield id="scr_byp" width="1" begin="25" end="25" description="" rwaccess="RW" />
    <bitfield id="scr_id" width="25" begin="24" end="0" description="" rwaccess="RW" />
  </register>
  <register id="mtpm_mtpm_fd_w2" offset="0x10008" width="32" description="(1 of 768, stride 32)">
    <bitfield id="bit_mode" width="1" begin="22" end="22" description="" rwaccess="RW" />
    <bitfield id="sf" width="3" begin="21" end="19" description="" rwaccess="RW" />
    <bitfield id="prt_id" width="5" begin="18" end="14" description="" rwaccess="RW" />
    <bitfield id="acc_shift" width="4" begin="13" end="10" description="" rwaccess="RW" />
    <bitfield id="scr_sh" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="scr_type" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="ch_id" width="8" begin="7" end="0" description="" rwaccess="RW" />
  </register>
  <register id="mtpm_mtpm_fd_w3" offset="0x1000c" width="32" description="(1 of 768, stride 32)">
    <bitfield id="tsk_cnt" width="6" begin="29" end="24" description="" rwaccess="RW" />
    <bitfield id="obd_f" width="8" begin="23" end="16" description="" rwaccess="RW" />
    <bitfield id="sym_prio" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="sym0_msk" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="och_id" width="10" begin="9" end="0" description="" rwaccess="RW" />
  </register>
  <register id="mtpm_mtpm_fd_w4" offset="0x10010" width="32" description="(1 of 768, stride 32)">
    <bitfield id="sym2_msk" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="sym2_id" width="4" begin="8" end="5" description="" rwaccess="RW" />
    <bitfield id="sym1_msk" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="sym1_id" width="4" begin="3" end="0" description="" rwaccess="RW" />
  </register>
  <register id="tam" offset="0x18000" width="32" description="(1 of 3072, stride 4)">
    <bitfield id="can" width="6" begin="27" end="22" description="" rwaccess="RW" />
    <bitfield id="mtpm_ptr" width="10" begin="21" end="12" description="" rwaccess="RW" />
    <bitfield id="tpm_ptr" width="12" begin="11" end="0" description="" rwaccess="RW" />
  </register>
  <register id="trm_trm_w0" offset="0x1c000" width="32" description="(1 of 1536, stride 8)">
    <bitfield id="reset_ena2" width="1" begin="29" end="29" description="" rwaccess="RW" />
    <bitfield id="req_id2" width="2" begin="28" end="27" description="" rwaccess="RW" />
    <bitfield id="ite_id2_p1" width="11" begin="26" end="16" description="" rwaccess="RW" />
    <bitfield id="reset_ena1" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="req_id1" width="2" begin="12" end="11" description="" rwaccess="RW" />
    <bitfield id="ite_id1_p1" width="11" begin="10" end="0" description="" rwaccess="RW" />
  </register>
  <register id="trm_trm_w1" offset="0x1c004" width="32" description="(1 of 1536, stride 8)">
    <bitfield id="ite_id2_p2" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="ite_id1_p2" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="frame_id" width="12" begin="11" end="0" description="" rwaccess="RW" />
  </register>
  <register id="gccp_seq_ena" offset="0x1f000" width="32" description="">
    <bitfield id="enable" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="gccp_seq_act" offset="0x1f004" width="32" description="">
    <bitfield id="act_count" width="12" begin="11" end="0" description="" rwaccess="RW" />
  </register>
  <register id="gccp_seq_cyc" offset="0x1f008" width="32" description="">
    <bitfield id="seq_count" width="12" begin="11" end="0" description="" rwaccess="RW" />
  </register>
  <register id="gccp_cyc_over" offset="0x1f00c" width="32" description="">
    <bitfield id="ite_nb" width="11" begin="22" end="12" description="" rwaccess="RW" />
    <bitfield id="cyc_over_flg" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="page_idx" width="7" begin="10" end="4" description="" rwaccess="RW" />
    <bitfield id="task_idx" width="4" begin="3" end="0" description="" rwaccess="RW" />
  </register>
  <register id="gccp_fifo_over" offset="0x1f010" width="32" description="">
    <bitfield id="ite_nb" width="11" begin="24" end="14" description="" rwaccess="RW" />
    <bitfield id="fifo_id" width="2" begin="13" end="12" description="" rwaccess="RW" />
    <bitfield id="cyc_over_flg" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="page_idx" width="7" begin="10" end="4" description="" rwaccess="RW" />
    <bitfield id="task_idx" width="4" begin="3" end="0" description="" rwaccess="RW" />
  </register>
  <register id="gccp_fifo_reset" offset="0x1f014" width="32" description="">
    <bitfield id="low_reset" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="high_reset" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="gccp_rd_sys_time" offset="0x1f018" width="32" description="">
  </register>
  <register id="tra_ctl" offset="0x1f020" width="32" description="">
    <bitfield id="devent_flag" width="1" begin="30" end="30" description="" rwaccess="RW" />
    <bitfield id="cycle_id" width="6" begin="29" end="24" description="" rwaccess="RW" />
    <bitfield id="req_id" width="11" begin="23" end="13" description="" rwaccess="RW" />
    <bitfield id="ite_id" width="11" begin="12" end="2" description="" rwaccess="RW" />
    <bitfield id="tra_mode" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="tra_ena" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="tra_stat" offset="0x1f024" width="32" description="">
    <bitfield id="local_time" width="11" begin="22" end="12" description="" rwaccess="RW" />
    <bitfield id="sys_time" width="11" begin="11" end="1" description="" rwaccess="RW" />
    <bitfield id="task_status" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="tra_in" offset="0x1f028" width="32" description="(1 of 2, stride 4)">
    <bitfield id="samp1_q" width="8" begin="31" end="24" description="" rwaccess="RW" />
    <bitfield id="samp1_i" width="8" begin="23" end="16" description="" rwaccess="RW" />
    <bitfield id="samp0_q" width="8" begin="15" end="8" description="" rwaccess="RW" />
    <bitfield id="samp0_i" width="8" begin="7" end="0" description="" rwaccess="RW" />
  </register>
  <register id="tra_ref" offset="0x1f030" width="32" description="(1 of 2, stride 4)">
    <bitfield id="ref_code" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="tra_add" offset="0x1f038" width="32" description="(1 of 2, stride 4)">
    <bitfield id="corr_q" width="16" begin="31" end="16" description="" rwaccess="RW" />
    <bitfield id="corr_i" width="16" begin="15" end="0" description="" rwaccess="RW" />
  </register>
  <register id="tra_inta" offset="0x1f040" width="32" description="">
    <bitfield id="coeff3" width="8" begin="31" end="24" description="" rwaccess="RW" />
    <bitfield id="coeff2" width="8" begin="23" end="16" description="" rwaccess="RW" />
    <bitfield id="coeff1" width="8" begin="15" end="8" description="" rwaccess="RW" />
    <bitfield id="coeff0" width="8" begin="7" end="0" description="" rwaccess="RW" />
  </register>
  <register id="tra_intb" offset="0x1f044" width="32" description="">
    <bitfield id="int_q" width="16" begin="31" end="16" description="" rwaccess="RW" />
    <bitfield id="int_i" width="16" begin="15" end="0" description="" rwaccess="RW" />
  </register>
  <register id="tra_rota" offset="0x1f048" width="32" description="">
    <bitfield id="phas_q" width="8" begin="15" end="8" description="" rwaccess="RW" />
    <bitfield id="phas_i" width="8" begin="7" end="0" description="" rwaccess="RW" />
  </register>
  <register id="tra_rotb" offset="0x1f04c" width="32" description="">
    <bitfield id="rot_q" width="16" begin="31" end="16" description="" rwaccess="RW" />
    <bitfield id="rot_i" width="16" begin="15" end="0" description="" rwaccess="RW" />
  </register>
  <register id="tra_coh" offset="0x1f050" width="32" description="(1 of 2, stride 4)">
    <bitfield id="coh_acc" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="tra_cohc" offset="0x1f058" width="32" description="">
    <bitfield id="coh_out_q" width="16" begin="31" end="16" description="" rwaccess="RW" />
    <bitfield id="coh_out_i" width="16" begin="15" end="0" description="" rwaccess="RW" />
  </register>
  <register id="tra_amp" offset="0x1f05c" width="32" description="">
    <bitfield id="amplitude" width="16" begin="15" end="0" description="" rwaccess="RW" />
  </register>
  <register id="tra_ncoh" offset="0x1f060" width="32" description="">
    <bitfield id="ncoh_acc" width="16" begin="15" end="0" description="" rwaccess="RW" />
  </register>
  <register id="tra_acc" offset="0x1f064" width="32" description="">
    <bitfield id="ncoh_acc_stat" width="3" begin="9" end="7" description="" rwaccess="RW" />
    <bitfield id="coh_acc_stat" width="3" begin="6" end="4" description="" rwaccess="RW" />
    <bitfield id="rot_stat" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="int_stat" width="3" begin="2" end="0" description="" rwaccess="RW" />
  </register>
  <register id="tra_tpm" offset="0x1f068" width="32" description="(1 of 4, stride 4)">
    <bitfield id="word" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="tra_mtpm" offset="0x1f078" width="32" description="(1 of 5, stride 4)">
    <bitfield id="word" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="prt_prt_w0" offset="0x1f100" width="32" description="(1 of 24, stride 32)">
    <bitfield id="slot2" width="10" begin="29" end="20" description="" rwaccess="RW" />
    <bitfield id="slot1" width="10" begin="19" end="10" description="" rwaccess="RW" />
    <bitfield id="slot0" width="10" begin="9" end="0" description="" rwaccess="RW" />
  </register>
  <register id="prt_prt_w1" offset="0x1f104" width="32" description="(1 of 24, stride 32)">
    <bitfield id="slot5" width="10" begin="29" end="20" description="" rwaccess="RW" />
    <bitfield id="slot4" width="10" begin="19" end="10" description="" rwaccess="RW" />
    <bitfield id="slot3" width="10" begin="9" end="0" description="" rwaccess="RW" />
  </register>
  <register id="prt_prt_w2" offset="0x1f108" width="32" description="(1 of 24, stride 32)">
    <bitfield id="slot8" width="10" begin="29" end="20" description="" rwaccess="RW" />
    <bitfield id="slot7" width="10" begin="19" end="10" description="" rwaccess="RW" />
    <bitfield id="slot6" width="10" begin="9" end="0" description="" rwaccess="RW" />
  </register>
  <register id="prt_prt_w3" offset="0x1f10c" width="32" description="(1 of 24, stride 32)">
    <bitfield id="slot11" width="10" begin="29" end="20" description="" rwaccess="RW" />
    <bitfield id="slot10" width="10" begin="19" end="10" description="" rwaccess="RW" />
    <bitfield id="slot9" width="10" begin="9" end="0" description="" rwaccess="RW" />
  </register>
  <register id="prt_prt_w4" offset="0x1f110" width="32" description="(1 of 24, stride 32)">
    <bitfield id="slot14" width="10" begin="29" end="20" description="" rwaccess="RW" />
    <bitfield id="slot13" width="10" begin="19" end="10" description="" rwaccess="RW" />
    <bitfield id="slot12" width="10" begin="9" end="0" description="" rwaccess="RW" />
  </register>
  <register id="tsm" offset="0x1f500" width="32" description="(1 of 48, stride 4)">
    <bitfield id="ts_31" width="1" begin="31" end="31" description="" rwaccess="RW" />
    <bitfield id="ts_30" width="1" begin="30" end="30" description="" rwaccess="RW" />
    <bitfield id="ts_29" width="1" begin="29" end="29" description="" rwaccess="RW" />
    <bitfield id="ts_28" width="1" begin="28" end="28" description="" rwaccess="RW" />
    <bitfield id="ts_27" width="1" begin="27" end="27" description="" rwaccess="RW" />
    <bitfield id="ts_26" width="1" begin="26" end="26" description="" rwaccess="RW" />
    <bitfield id="ts_25" width="1" begin="25" end="25" description="" rwaccess="RW" />
    <bitfield id="ts_24" width="1" begin="24" end="24" description="" rwaccess="RW" />
    <bitfield id="ts_23" width="1" begin="23" end="23" description="" rwaccess="RW" />
    <bitfield id="ts_22" width="1" begin="22" end="22" description="" rwaccess="RW" />
    <bitfield id="ts_21" width="1" begin="21" end="21" description="" rwaccess="RW" />
    <bitfield id="ts_20" width="1" begin="20" end="20" description="" rwaccess="RW" />
    <bitfield id="ts_19" width="1" begin="19" end="19" description="" rwaccess="RW" />
    <bitfield id="ts_18" width="1" begin="18" end="18" description="" rwaccess="RW" />
    <bitfield id="ts_17" width="1" begin="17" end="17" description="" rwaccess="RW" />
    <bitfield id="ts_16" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="ts_15" width="1" begin="15" end="15" description="" rwaccess="RW" />
    <bitfield id="ts_14" width="1" begin="14" end="14" description="" rwaccess="RW" />
    <bitfield id="ts_13" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="ts_12" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="ts_11" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="ts_10" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="ts_9" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="ts_8" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="ts_7" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="ts_6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="ts_5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="ts_4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="ts_3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="ts_2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="ts_1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="ts_0" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="pat" offset="0x1f600" width="32" description="(1 of 3, stride 4)">
    <bitfield id="page_31" width="1" begin="31" end="31" description="" rwaccess="RW" />
    <bitfield id="page_30" width="1" begin="30" end="30" description="" rwaccess="RW" />
    <bitfield id="page_29" width="1" begin="29" end="29" description="" rwaccess="RW" />
    <bitfield id="page_28" width="1" begin="28" end="28" description="" rwaccess="RW" />
    <bitfield id="page_27" width="1" begin="27" end="27" description="" rwaccess="RW" />
    <bitfield id="page_26" width="1" begin="26" end="26" description="" rwaccess="RW" />
    <bitfield id="page_25" width="1" begin="25" end="25" description="" rwaccess="RW" />
    <bitfield id="page_24" width="1" begin="24" end="24" description="" rwaccess="RW" />
    <bitfield id="page_23" width="1" begin="23" end="23" description="" rwaccess="RW" />
    <bitfield id="page_22" width="1" begin="22" end="22" description="" rwaccess="RW" />
    <bitfield id="page_21" width="1" begin="21" end="21" description="" rwaccess="RW" />
    <bitfield id="page_20" width="1" begin="20" end="20" description="" rwaccess="RW" />
    <bitfield id="page_19" width="1" begin="19" end="19" description="" rwaccess="RW" />
    <bitfield id="page_18" width="1" begin="18" end="18" description="" rwaccess="RW" />
    <bitfield id="page_17" width="1" begin="17" end="17" description="" rwaccess="RW" />
    <bitfield id="page_16" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="page_15" width="1" begin="15" end="15" description="" rwaccess="RW" />
    <bitfield id="page_14" width="1" begin="14" end="14" description="" rwaccess="RW" />
    <bitfield id="page_13" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="page_12" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="page_11" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="page_10" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="page_9" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="page_8" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="page_7" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="page_6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="page_5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="page_4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="page_3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="page_2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="page_1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="page_0" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="int_coef" offset="0x1f700" width="32" description="(1 of 5, stride 4)">
    <bitfield id="coeff3" width="8" begin="31" end="24" description="" rwaccess="RW" />
    <bitfield id="coeff2" width="8" begin="23" end="16" description="" rwaccess="RW" />
    <bitfield id="coeff1" width="8" begin="15" end="8" description="" rwaccess="RW" />
    <bitfield id="coeff0" width="8" begin="7" end="0" description="" rwaccess="RW" />
  </register>
  <register id="hcq_curr_lvl" offset="0x1f800" width="32" description="">
    <bitfield id="curr_lvl" width="8" begin="7" end="0" description="" rwaccess="RW" />
  </register>
  <register id="hcq_wtmk_lvl" offset="0x1f804" width="32" description="">
    <bitfield id="watermark" width="8" begin="7" end="0" description="" rwaccess="RW" />
  </register>
  <register id="hdq_curr_lvl" offset="0x1f808" width="32" description="">
    <bitfield id="curr_lvl" width="8" begin="7" end="0" description="" rwaccess="RW" />
  </register>
  <register id="hdq_wtmk_lvl" offset="0x1f80c" width="32" description="">
    <bitfield id="watermark" width="8" begin="7" end="0" description="" rwaccess="RW" />
  </register>
  <register id="lcq_curr_lvl" offset="0x1f810" width="32" description="">
    <bitfield id="curr_lvl" width="11" begin="10" end="0" description="" rwaccess="RW" />
  </register>
  <register id="lcq_wtmk_lvl" offset="0x1f814" width="32" description="">
    <bitfield id="watermark" width="11" begin="10" end="0" description="" rwaccess="RW" />
  </register>
  <register id="ldq_curr_lvl" offset="0x1f818" width="32" description="">
    <bitfield id="curr_lvl" width="12" begin="11" end="0" description="" rwaccess="RW" />
  </register>
  <register id="ldq_wtmk_lvl" offset="0x1f81c" width="32" description="">
    <bitfield id="watermark" width="12" begin="11" end="0" description="" rwaccess="RW" />
  </register>
  <register id="cgt" offset="0x1f900" width="32" description="(1 of 16, stride 4)">
    <bitfield id="y_part" width="25" begin="24" end="0" description="" rwaccess="RW" />
  </register>
</module>
<!-- KeyStone2 Emupack version __KEYSTONE2_EMUPACK_VERSION__ -->
