{
   "arrays" : [
      {
         "name" : "MemRef_call2",
         "sizes" : [ "*", "%n" ],
         "type" : "i64"
      },
      {
         "name" : "MemRef_moves",
         "sizes" : [ "*", "%n" ],
         "type" : "i64"
      },
      {
         "name" : "MemRef_call",
         "sizes" : [ "*", "%n" ],
         "type" : "i64"
      },
      {
         "name" : "MemRef_call4",
         "sizes" : [ "*", "%n" ],
         "type" : "i64"
      }
   ],
   "context" : "[n] -> {  : -9223372036854775808 <= n <= 9223372036854775807 }",
   "name" : "%while.cond5.preheader---%blklab0",
   "statements" : [
      {
         "accesses" : [
            {
               "kind" : "write",
               "relation" : "[n] -> { Stmt_if_end9[i0, i1] -> MemRef_call2[i1, i0 + i1] }"
            }
         ],
         "domain" : "[n] -> { Stmt_if_end9[i0, i1] : i0 >= 0 and 0 <= i1 < n - i0 }",
         "name" : "Stmt_if_end9",
         "schedule" : "[n] -> { Stmt_if_end9[i0, i1] -> [1, o1, o2, i0 - 32o1, i1 - 32o2, 0] : -31 + i0 <= 32o1 <= i0 and -31 + i1 <= 32o2 <= i1 }"
      },
      {
         "accesses" : [
            {
               "kind" : "read",
               "relation" : "[n] -> { Stmt_if_end17[i0, i1] -> MemRef_moves[1 + i1, -1 + i0 + i1] }"
            },
            {
               "kind" : "write",
               "relation" : "[n] -> { Stmt_if_end17[i0, i1] -> MemRef_call2[i1, i0 + i1] }"
            }
         ],
         "domain" : "[n] -> { Stmt_if_end17[i0, i1] : i0 >= 0 and i1 >= 0 and -i0 < i1 < n - i0 and i1 <= -2 + n }",
         "name" : "Stmt_if_end17",
         "schedule" : "[n] -> { Stmt_if_end17[i0, i1] -> [3, o1, o2, i0 - 32o1, i0 + i1 - 32o2, 3] : -31 + i0 <= 32o1 <= i0 and -31 + i0 + i1 <= 32o2 <= i0 + i1 }"
      },
      {
         "accesses" : [
            {
               "kind" : "write",
               "relation" : "[n] -> { Stmt_blklab4[i0, i1] -> MemRef_call[i1, i0 + i1] }"
            }
         ],
         "domain" : "[n] -> { Stmt_blklab4[i0, i1] : i0 >= 0 and 0 <= i1 < n - i0 }",
         "name" : "Stmt_blklab4",
         "schedule" : "[n] -> { Stmt_blklab4[i0, i1] -> [0, o1, o2, i0 - 32o1, i1 - 32o2, 0] : -31 + i0 <= 32o1 <= i0 and -31 + i1 <= 32o2 <= i1 }"
      },
      {
         "accesses" : [
            {
               "kind" : "read",
               "relation" : "[n] -> { Stmt_if_end32[i0, i1] -> MemRef_moves[2 + i1, i0 + i1] }"
            },
            {
               "kind" : "write",
               "relation" : "[n] -> { Stmt_if_end32[i0, i1] -> MemRef_call[i1, i0 + i1] }"
            }
         ],
         "domain" : "[n] -> { Stmt_if_end32[i0, i1] : i0 >= 0 and 0 <= i1 < n - i0 and i1 <= -3 + n }",
         "name" : "Stmt_if_end32",
         "schedule" : "[n] -> { Stmt_if_end32[i0, i1] -> [3, o1, o2, i0 - 32o1, 1 + i0 + i1 - 32o2, 2] : -31 + i0 <= 32o1 <= i0 and -30 + i0 + i1 <= 32o2 <= 1 + i0 + i1 }"
      },
      {
         "accesses" : [
            {
               "kind" : "write",
               "relation" : "[n] -> { Stmt_blklab5[i0, i1] -> MemRef_call4[i1, i0 + i1] }"
            }
         ],
         "domain" : "[n] -> { Stmt_blklab5[i0, i1] : i0 >= 0 and 0 <= i1 < n - i0 }",
         "name" : "Stmt_blklab5",
         "schedule" : "[n] -> { Stmt_blklab5[i0, i1] -> [2, o1, o2, i0 - 32o1, i1 - 32o2, 0] : -31 + i0 <= 32o1 <= i0 and -31 + i1 <= 32o2 <= i1 }"
      },
      {
         "accesses" : [
            {
               "kind" : "read",
               "relation" : "[n] -> { Stmt_if_end46[i0, i1] -> MemRef_moves[i1, -2 + i0 + i1] }"
            },
            {
               "kind" : "write",
               "relation" : "[n] -> { Stmt_if_end46[i0, i1] -> MemRef_call4[i1, i0 + i1] }"
            }
         ],
         "domain" : "[n] -> { Stmt_if_end46[i0, i1] : i0 >= 0 and i1 >= 0 and 2 - i0 <= i1 < n - i0 }",
         "name" : "Stmt_if_end46",
         "schedule" : "[n] -> { Stmt_if_end46[i0, i1] -> [3, o1, o2, i0 - 32o1, i0 + i1 - 32o2, 1] : -31 + i0 <= 32o1 <= i0 and -31 + i0 + i1 <= 32o2 <= i0 + i1 }"
      },
      {
         "accesses" : [
            {
               "kind" : "read",
               "relation" : "[n] -> { Stmt_blklab6[i0, i1] -> MemRef_call[i1, i0 + i1] }"
            },
            {
               "kind" : "read",
               "relation" : "[n] -> { Stmt_blklab6[i0, i1] -> MemRef_call2[i1, i0 + i1] }"
            },
            {
               "kind" : "read",
               "relation" : "[n] -> { Stmt_blklab6[i0, i1] -> MemRef_call4[i1, i0 + i1] }"
            },
            {
               "kind" : "write",
               "relation" : "[n] -> { Stmt_blklab6[i0, i1] -> MemRef_moves[i1, i0 + i1] }"
            }
         ],
         "domain" : "[n] -> { Stmt_blklab6[i0, i1] : i0 >= 0 and 0 <= i1 < n - i0 }",
         "name" : "Stmt_blklab6",
         "schedule" : "[n] -> { Stmt_blklab6[i0, i1] -> [3, o1, o2, 1 + i0 - 32o1, 1 + i0 + i1 - 32o2, 0] : -30 + i0 <= 32o1 <= 1 + i0 and -30 + i0 + i1 <= 32o2 <= 1 + i0 + i1 }"
      }
   ]
}
