// Seed: 2262111770
module module_0 ();
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    output tri1 id_2,
    input supply0 id_3,
    output supply0 id_4,
    input wor id_5
);
  assign id_4 = -1;
  and primCall (id_2, id_3, id_5);
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_3 = 32'd12,
    parameter id_9 = 32'd59
) (
    id_1,
    id_2[id_9 :-1'b0],
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10
);
  input wire id_10;
  input wire _id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  module_0 modCall_1 ();
  output wire id_4;
  input wire _id_3;
  inout logic [7:0] id_2;
  input wire id_1;
  parameter id_11 = 1;
  uwire [id_3 : "" -  -1] id_12 = 1, id_13 = id_11;
  wire id_14;
  ;
  assign id_4 = (id_6);
endmodule
