Execute     source -notrace -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
INFO-FLOW: Workspace C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls opened at Thu Jan 09 21:42:15 -0500 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.115 sec.
Execute   apply_ini C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/steve/thesis-monte-carlo/SABR/test.c' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/steve/thesis-monte-carlo/SABR/test.c' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(8)
Execute     add_files C:/Users/steve/thesis-monte-carlo/SABR/test.c 
INFO: [HLS 200-10] Adding design file 'C:/Users/steve/thesis-monte-carlo/SABR/test.c' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/steve/thesis-monte-carlo/SABR/in.dat' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/SABR/in.dat' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(9)
Execute     add_files -tb C:/Users/steve/thesis-monte-carlo/SABR/in.dat 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/SABR/in.dat' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/steve/thesis-monte-carlo/SABR/out.golden.dat' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/SABR/out.golden.dat' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(10)
Execute     add_files -tb C:/Users/steve/thesis-monte-carlo/SABR/out.golden.dat 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/SABR/out.golden.dat' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/steve/thesis-monte-carlo/SABR/test_func.c' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/SABR/test_func.c' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(11)
Execute     add_files -tb C:/Users/steve/thesis-monte-carlo/SABR/test_func.c 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/SABR/test_func.c' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=SABR' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=SABR' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(7)
Execute     set_top SABR 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vitis' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7s15cpga196-2' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7s15cpga196-2' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(1)
Execute     set_part xc7s15cpga196-2 
Execute       create_platform xc7s15cpga196-2 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7s15-cpga196-2'
Command       create_platform done; 2.978 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7s15-cpga196-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.097 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=8ns' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'clock=8ns' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(12)
Execute     create_clock -period 8ns 
Execute       ap_set_clock -name default -period 8 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
Execute     send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=12%' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=12%' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(13)
Execute     set_clock_uncertainty 12% 
Execute       ap_set_clock -name default -uncertainty 0.96 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.96ns.
Execute     send_msg_by_id INFO @200-1465@%s 'cosim.enable_dataflow_profiling=1' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'cosim.enable_dataflow_profiling=1' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(17)
Execute     config_cosim -enable_dataflow_profiling=1 
Execute     send_msg_by_id INFO @200-1465@%s 'cosim.enable_fifo_sizing=1' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'cosim.enable_fifo_sizing=1' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(18)
Execute     config_cosim -enable_fifo_sizing=1 
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(16)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.file=/User/steve/thesis-monte-carlo/SABR/sabr/output.xo' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'package.output.file=/User/steve/thesis-monte-carlo/SABR/sabr/output.xo' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(15)
Execute     config_export -output=/User/steve/thesis-monte-carlo/SABR/sabr/output.xo 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=xo' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(5)
Execute     config_export -format=xo 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.unroll.tripcount_threshold=5' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'syn.unroll.tripcount_threshold=5' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(14)
Execute     config_unroll -tripcount_threshold=5 
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 5.
Command   apply_ini done; 3.149 sec.
Execute   apply_ini C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/config.cmdline 
Execute   ::AP::init_summary_file csynth-xo 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::get_vpp_package_output_file
Execute   csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.21 seconds; current allocated memory: 620.141 MB.
Execute       set_directive_top SABR -name=SABR 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file 'C:/Users/steve/thesis-monte-carlo/SABR/test.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling C:/Users/steve/thesis-monte-carlo/SABR/test.c as C
Execute       ap_part_info -name xc7s15-cpga196-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang C:/Users/steve/thesis-monte-carlo/SABR/test.c -foptimization-record-file=C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/test.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=8 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-mingw32 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/test.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=spartan7_medium -device-resource-info=BRAM_20.000000_DSP_20.000000_FF_16000.000000_LUT_8000.000000_SLICE_2000.000000_URAM_0.000000 -device-name-info=xc7s15cpga196-2 > C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/test.c.clang.out.log 2> C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/test.c.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/test.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=spartan7_medium -device-resource-info=BRAM_20.000000_DSP_20.000000_FF_16000.000000_LUT_8000.000000_SLICE_2000.000000_URAM_0.000000 -device-name-info=xc7s15cpga196-2 > C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/clang.out.log 2> C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/test.pp.0.c std=gnu99 -target fpga  -directive=C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/.systemc_flag -fix-errors C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/test.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/test.pp.0.c std=gnu99 -target fpga  -directive=C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/all.directive.json -fix-errors C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/test.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/test.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/test.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/test.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/test.pp.0.c.clang-tidy.loop-label.out.log 2> C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/test.pp.0.c.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/test.pp.0.c.xilinx-dataflow-lawyer.diag.yml C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/test.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/test.pp.0.c.xilinx-dataflow-lawyer.out.log 2> C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/test.pp.0.c.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7s15-cpga196-2 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/test.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/test.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=8 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/test.bc {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=spartan7_medium -device-resource-info=BRAM_20.000000_DSP_20.000000_FF_16000.000000_LUT_8000.000000_SLICE_2000.000000_URAM_0.000000 -device-name-info=xc7s15cpga196-2 > C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/test.pp.0.c.clang.out.log 2> C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/test.pp.0.c.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.051 seconds; current allocated memory: 622.734 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/test.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/test.g.bc -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/a.g.ld.0.bc > C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command       run_link_or_opt done; 1.541 sec.
Execute       run_link_or_opt -opt -out C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=SABR -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=SABR -reflow-float-conversion -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.737 sec.
Execute       run_link_or_opt -out C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Command       run_link_or_opt done; 0.13 sec.
Execute       run_link_or_opt -opt -out C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=SABR 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=SABR -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.142 sec.
Execute       send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=SABR -mllvm -hls-db-dir -mllvm C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/../../kernel.xml -mllvm -top-io-mapping-info=C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=64 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=5 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -mllvm -default-clock-period=8 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=0.96 -x ir C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=spartan7_medium -device-resource-info=BRAM_20.000000_DSP_20.000000_FF_16000.000000_LUT_8000.000000_SLICE_2000.000000_URAM_0.000000 -device-name-info=xc7s15cpga196-2 2> C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 26,919 Compile/Link C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 26,919 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,423 Unroll/Inline (step 1) C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,423 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 985 Unroll/Inline (step 2) C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 985 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 995 Unroll/Inline (step 3) C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 995 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 766 Unroll/Inline (step 4) C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 766 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 767 Array/Struct (step 1) C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 767 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 767 Array/Struct (step 2) C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 767 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 767 Array/Struct (step 3) C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 767 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 767 Array/Struct (step 4) C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 767 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 797 Array/Struct (step 5) C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 797 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 754 Performance (step 1) C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 754 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 32,231 Performance (step 2) C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 32,231 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 32,231 Performance (step 3) C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 32,231 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 32,229 Performance (step 4) C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 32,229 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 32,699 HW Transforms (step 1) C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 32,699 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 32,465 HW Transforms (step 2) C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 32,465 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/report/csynth_design_size.rpt
Command       send_msg_by_id done; 0.55 sec.
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.103.113.123.156)' into 'fp_struct<double>::to_double() const (.100.110.120.153)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:494:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.100.110.120.153)' into 'fp_struct<double>::to_ieee() const' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:509:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>(ap_ufixed<71, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>(ap_ufixed<73, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<83, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>(ap_ufixed<83, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<92, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>(ap_ufixed<92, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<87, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>(ap_ufixed<87, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<82, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>(ap_ufixed<82, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<77, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>(ap_ufixed<77, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<72, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double pow_reduce::pow_generic<double>(double, double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double pow_reduce::pow_generic<double>(double, double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'pow' into 'SABR' (C:/Users/steve/thesis-monte-carlo/SABR/test.c:10:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_12_1> at C:/Users/steve/thesis-monte-carlo/SABR/test.c:12:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_17_2> at C:/Users/steve/thesis-monte-carlo/SABR/test.c:17:22 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_19_3' is marked as complete unroll implied by the pipeline pragma (C:/Users/steve/thesis-monte-carlo/SABR/test.c:19:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_19_3' (C:/Users/steve/thesis-monte-carlo/SABR/test.c:19:26) in function 'SABR' completely with a factor of 49 (C:/Users/steve/thesis-monte-carlo/SABR/test.c:10:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'S' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test.c:10:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'V' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test.c:10:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test.c:10:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/../../kernel.xml -> C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 10.418 seconds; current allocated memory: 625.977 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 625.980 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top SABR -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/a.g.0.bc -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.134 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 637.148 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/a.g.1.bc -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:383) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) automatically.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/a.g.2.prechk.bc -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 643.152 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/a.g.1.bc to C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/a.o.1.bc -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:383) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) automatically.
Command         transform done; 0.266 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/a.o.1.tmp.bc -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:293:9) to (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:661:3) in function 'pow_reduce::pow_generic<double>'... converting 27 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<double>' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:291)...7 expression(s) balanced.
Command         transform done; 0.148 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.417 seconds; current allocated memory: 672.840 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/a.o.2.bc -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
Command         transform done; 0.405 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/a.o.3.bc -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.126 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.532 seconds; current allocated memory: 697.902 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.209 sec.
Command     elaborate done; 14.669 sec.
Execute     ap_eval exec zip -j C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.539 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'SABR' ...
Execute       ap_set_top_model SABR 
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
Execute       get_model_list SABR -filter all-wo-channel -topdown 
Execute       preproc_iomode -model SABR 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_17_2 
Execute       preproc_iomode -model pow_generic<double> 
Execute       preproc_iomode -model SABR_Pipeline_VITIS_LOOP_12_1 
Execute       get_model_list SABR -filter all-wo-channel 
INFO-FLOW: Model list for configure: SABR_Pipeline_VITIS_LOOP_12_1 pow_generic<double> SABR_Pipeline_VITIS_LOOP_17_2 SABR
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_12_1 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_12_1 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_12_1 
INFO-FLOW: Configuring Module : pow_generic<double> ...
Execute       set_default_model pow_generic<double> 
Execute       apply_spec_resource_limit pow_generic<double> 
INFO-FLOW: Configuring Module : SABR_Pipeline_VITIS_LOOP_17_2 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_17_2 
Execute       apply_spec_resource_limit SABR_Pipeline_VITIS_LOOP_17_2 
INFO-FLOW: Configuring Module : SABR ...
Execute       set_default_model SABR 
Execute       apply_spec_resource_limit SABR 
INFO-FLOW: Model list for preprocess: SABR_Pipeline_VITIS_LOOP_12_1 pow_generic<double> SABR_Pipeline_VITIS_LOOP_17_2 SABR
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_12_1 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_12_1 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_12_1 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_12_1 
INFO-FLOW: Preprocessing Module: pow_generic<double> ...
Execute       set_default_model pow_generic<double> 
Execute       cdfg_preprocess -model pow_generic<double> 
Execute       rtl_gen_preprocess pow_generic<double> 
INFO-FLOW: Preprocessing Module: SABR_Pipeline_VITIS_LOOP_17_2 ...
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_17_2 
Execute       cdfg_preprocess -model SABR_Pipeline_VITIS_LOOP_17_2 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_17_2 
INFO-FLOW: Preprocessing Module: SABR ...
Execute       set_default_model SABR 
Execute       cdfg_preprocess -model SABR 
Execute       rtl_gen_preprocess SABR 
INFO-FLOW: Model list for synthesis: SABR_Pipeline_VITIS_LOOP_12_1 pow_generic<double> SABR_Pipeline_VITIS_LOOP_17_2 SABR
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_12_1 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_12_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
WARNING: [HLS 200-885] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to schedule bus request operation ('gmem_addr_1_req', C:/Users/steve/thesis-monte-carlo/SABR/test.c:14) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/SABR/test.c:14) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 72, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.676 seconds; current allocated memory: 702.363 MB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_12_1.verbose.sched.rpt 
Execute         list_part -family xc7s15-cpga196-2 
Execute           ap_family_info -name xc7s15-cpga196-2 -data names 
Execute           ap_part_info -quiet -name xc7s15-cpga196-2 -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_12_1.sched.adb -f 
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_12_1.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_12_1 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_12_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 703.480 MB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_12_1.verbose.bind.rpt 
Execute         list_part -family xc7s15-cpga196-2 
Execute           ap_family_info -name xc7s15-cpga196-2 -data names 
Execute           ap_part_info -quiet -name xc7s15-cpga196-2 -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_12_1.bind.adb -f 
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_12_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pow_generic<double> 
Execute       schedule -model pow_generic<double> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln563) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 79, function 'pow_generic<double>'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.251 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 707.688 MB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/pow_generic_double_s.verbose.sched.rpt 
Execute         list_part -family xc7s15-cpga196-2 
Execute           ap_family_info -name xc7s15-cpga196-2 -data names 
Execute           ap_part_info -quiet -name xc7s15-cpga196-2 -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/pow_generic_double_s.sched.adb -f 
INFO-FLOW: Finish scheduling pow_generic<double>.
Execute       set_default_model pow_generic<double> 
Execute       bind -model pow_generic<double> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 708.168 MB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/pow_generic_double_s.verbose.bind.rpt 
Execute         list_part -family xc7s15-cpga196-2 
Execute           ap_family_info -name xc7s15-cpga196-2 -data names 
Execute           ap_part_info -quiet -name xc7s15-cpga196-2 -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/pow_generic_double_s.bind.adb -f 
INFO-FLOW: Finish binding pow_generic<double>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_17_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_17_2 
Execute       schedule -model SABR_Pipeline_VITIS_LOOP_17_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_2'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_17_2' (loop 'VITIS_LOOP_17_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('empty_319', C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) and bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/SABR/test.c:24).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_17_2' (loop 'VITIS_LOOP_17_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('empty_319', C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) and bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/SABR/test.c:24).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_17_2' (loop 'VITIS_LOOP_17_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('empty_319', C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) and bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/SABR/test.c:24).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_17_2' (loop 'VITIS_LOOP_17_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('empty_319', C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) and bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/SABR/test.c:24).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_17_2' (loop 'VITIS_LOOP_17_2'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus response operation ('empty_319', C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) and bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/SABR/test.c:24).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_17_2' (loop 'VITIS_LOOP_17_2'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between bus response operation ('empty_319', C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) and bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/SABR/test.c:24).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_17_2' (loop 'VITIS_LOOP_17_2'): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between bus response operation ('empty_319', C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) and bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/SABR/test.c:24).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_17_2' (loop 'VITIS_LOOP_17_2'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between bus response operation ('empty_319', C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) and bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/SABR/test.c:24).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_17_2' (loop 'VITIS_LOOP_17_2'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between bus response operation ('empty_319', C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) and bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/SABR/test.c:24).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_17_2' (loop 'VITIS_LOOP_17_2'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between bus response operation ('empty_319', C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) and bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/SABR/test.c:24).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_17_2' (loop 'VITIS_LOOP_17_2'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between bus response operation ('empty_319', C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) and bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/SABR/test.c:24).
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_17_2' (loop 'VITIS_LOOP_17_2'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between bus response operation ('empty_319', C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) and bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/SABR/test.c:24).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_17_2': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.966 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 6.067 seconds; current allocated memory: 744.836 MB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_17_2.verbose.sched.rpt 
Execute         list_part -family xc7s15-cpga196-2 
Execute           ap_family_info -name xc7s15-cpga196-2 -data names 
Execute           ap_part_info -quiet -name xc7s15-cpga196-2 -data family 
Command       syn_report done; 0.763 sec.
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_17_2.sched.adb -f 
Command       db_write done; 0.243 sec.
INFO-FLOW: Finish scheduling SABR_Pipeline_VITIS_LOOP_17_2.
Execute       set_default_model SABR_Pipeline_VITIS_LOOP_17_2 
Execute       bind -model SABR_Pipeline_VITIS_LOOP_17_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (9.052ns) exceeds the target (target clock period: 8.000ns, clock uncertainty: 0.960ns, effective delay budget: 7.040ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dadd' operation 64 bit ('x', C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) (9.05203 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 44.964 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 44 seconds. CPU system time: 1 seconds. Elapsed time: 45.971 seconds; current allocated memory: 948.949 MB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_17_2.verbose.bind.rpt 
Execute         list_part -family xc7s15-cpga196-2 
Execute           ap_family_info -name xc7s15-cpga196-2 -data names 
Execute           ap_part_info -quiet -name xc7s15-cpga196-2 -data family 
Command       syn_report done; 0.637 sec.
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_17_2.bind.adb -f 
Command       db_write done; 0.497 sec.
INFO-FLOW: Finish binding SABR_Pipeline_VITIS_LOOP_17_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SABR 
Execute       schedule -model SABR 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.159 seconds; current allocated memory: 948.949 MB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.verbose.sched.rpt 
Execute         list_part -family xc7s15-cpga196-2 
Execute           ap_family_info -name xc7s15-cpga196-2 -data names 
Execute           ap_part_info -quiet -name xc7s15-cpga196-2 -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.sched.adb -f 
INFO-FLOW: Finish scheduling SABR.
Execute       set_default_model SABR 
Execute       bind -model SABR 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 948.949 MB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.verbose.bind.rpt 
Execute         list_part -family xc7s15-cpga196-2 
Execute           ap_family_info -name xc7s15-cpga196-2 -data names 
Execute           ap_part_info -quiet -name xc7s15-cpga196-2 -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.bind.adb -f 
INFO-FLOW: Finish binding SABR.
Execute       get_model_list SABR -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_12_1 
Execute       rtl_gen_preprocess pow_generic<double> 
Execute       rtl_gen_preprocess SABR_Pipeline_VITIS_LOOP_17_2 
Execute       rtl_gen_preprocess SABR 
INFO-FLOW: Model list for RTL generation: SABR_Pipeline_VITIS_LOOP_12_1 pow_generic<double> SABR_Pipeline_VITIS_LOOP_17_2 SABR
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_12_1 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_12_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 950.375 MB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_12_1 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_12_1 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_12_1 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_12_1 
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_12_1 -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_12_1_csynth.rpt 
Execute         list_part -family xc7s15-cpga196-2 
Execute           ap_family_info -name xc7s15-cpga196-2 -data names 
Execute           ap_part_info -quiet -name xc7s15-cpga196-2 -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_12_1 -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_12_1_csynth.xml 
Execute         list_part -family xc7s15-cpga196-2 
Execute           ap_family_info -name xc7s15-cpga196-2 -data names 
Execute           ap_part_info -quiet -name xc7s15-cpga196-2 -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_12_1 -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_12_1.verbose.rpt 
Execute         list_part -family xc7s15-cpga196-2 
Execute           ap_family_info -name xc7s15-cpga196-2 -data names 
Execute           ap_part_info -quiet -name xc7s15-cpga196-2 -data family 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_12_1 -f -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_12_1.adb 
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_12_1 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_12_1 -p C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_12_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pow_generic<double> -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/pow_generic_double_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6' due to the length limit 80
INFO: [RTGEN 206-104] Estimated max fanout for 'pow_generic_double_s' is 19685 from HDL expression: ((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Generating core module 'bitselect_1ns_52ns_32s_1_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_80ns_90_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40ns_40ns_79_2_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_2_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_3_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_99_3_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_54s_6ns_54_3_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_71ns_4ns_75_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_73ns_6ns_79_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_77ns_6ns_82_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_78s_54s_131_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_82ns_6ns_87_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_83ns_6ns_89_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_87ns_6ns_92_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_92ns_6ns_97_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_19_8_64_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_1_1_0': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [RTMG 210-279] Implementing memory 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM' using auto ROMs.
INFO: [HLS 200-2168] Implementing memory 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW' using auto ROMs with 2 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [RTMG 210-279] Implementing memory 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6' using auto ROMs.
Command       create_rtl_model done; 2.211 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.38 seconds; current allocated memory: 951.605 MB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl pow_generic<double> -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/vhdl/SABR_pow_generic_double_s 
Execute       gen_rtl pow_generic<double> -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/verilog/SABR_pow_generic_double_s 
Execute       syn_report -csynth -model pow_generic<double> -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/report/pow_generic_double_s_csynth.rpt 
Execute         list_part -family xc7s15-cpga196-2 
Execute           ap_family_info -name xc7s15-cpga196-2 -data names 
Execute           ap_part_info -quiet -name xc7s15-cpga196-2 -data family 
Execute       syn_report -rtlxml -model pow_generic<double> -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/report/pow_generic_double_s_csynth.xml 
Execute         list_part -family xc7s15-cpga196-2 
Execute           ap_family_info -name xc7s15-cpga196-2 -data names 
Execute           ap_part_info -quiet -name xc7s15-cpga196-2 -data family 
Execute       syn_report -verbosereport -model pow_generic<double> -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/pow_generic_double_s.verbose.rpt 
Execute         list_part -family xc7s15-cpga196-2 
Execute           ap_family_info -name xc7s15-cpga196-2 -data names 
Execute           ap_part_info -quiet -name xc7s15-cpga196-2 -data family 
Execute       db_write -model pow_generic<double> -f -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/pow_generic_double_s.adb 
Execute       db_write -model pow_generic<double> -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pow_generic<double> -p C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/pow_generic_double_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_17_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR_Pipeline_VITIS_LOOP_17_2 -top_prefix SABR_ -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_17_2.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'SABR_Pipeline_VITIS_LOOP_17_2' is 20005 from HDL expression: ((1'b1 == ap_CS_fsm_state4877) | (1'b1 == ap_CS_fsm_state4467) | (1'b1 == ap_CS_fsm_state4369) | (1'b1 == ap_CS_fsm_state4271) | (1'b1 == ap_CS_fsm_state4173) | (1'b1 == ap_CS_fsm_state4075) | (1'b1 == ap_CS_fsm_state3977) | (1'b1 == ap_CS_fsm_state3879) | (1'b1 == ap_CS_fsm_state3781) | (1'b1 == ap_CS_fsm_state3683) | (1'b1 == ap_CS_fsm_state3585) | (1'b1 == ap_CS_fsm_state3487) | (1'b1 == ap_CS_fsm_state3389) | (1'b1 == ap_CS_fsm_state3291) | (1'b1 == ap_CS_fsm_state3193) | (1'b1 == ap_CS_fsm_state3095) | (1'b1 == ap_CS_fsm_state2997) | (1'b1 == ap_CS_fsm_state2899) | (1'b1 == ap_CS_fsm_state2801) | (1'b1 == ap_CS_fsm_state2703) | (1'b1 == ap_CS_fsm_state2605) | (1'b1 == ap_CS_fsm_state2507) | (1'b1 == ap_CS_fsm_state2409) | (1'b1 == ap_CS_fsm_state2311) | (1'b1 == ap_CS_fsm_state2213) | (1'b1 == ap_CS_fsm_state2115) | (1'b1 == ap_CS_fsm_state2017) | (1'b1 == ap_CS_fsm_state1919) | (1'b1 == ap_CS_fsm_state1821) | (1'b1 == ap_CS_fsm_state1723) | (1'b1 == ap_CS_fsm_state1625) | (1'b1 == ap_CS_fsm_state1527) | 
    (1'b1 == ap_CS_fsm_state1429) | (1'b1 == ap_CS_fsm_state1331) | (1'b1 == ap_CS_fsm_state1233) | (1'b1 == ap_CS_fsm_state1135) | (1'b1 == ap_CS_fsm_state1037) | (1'b1 == ap_CS_fsm_state939) | (1'b1 == ap_CS_fsm_state841) | (1'b1 == ap_CS_fsm_state743) | (1'b1 == ap_CS_fsm_state645) | (1'b1 == ap_CS_fsm_state547) | (1'b1 == ap_CS_fsm_state449) | (1'b1 == ap_CS_fsm_state351) | (1'b1 == ap_CS_fsm_state253) | (1'b1 == ap_CS_fsm_state155) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state4766) | (1'b1 == ap_CS_fsm_state4668) | (1'b1 == ap_CS_fsm_state4876) | (1'b1 == ap_CS_fsm_state4778) | (1'b1 == ap_CS_fsm_state4680) | (1'b1 == ap_CS_fsm_state4484) | (1'b1 == ap_CS_fsm_state4386) | (1'b1 == ap_CS_fsm_state4288) | (1'b1 == ap_CS_fsm_state4190) | (1'b1 == ap_CS_fsm_state4092) | (1'b1 == ap_CS_fsm_state3994) | (1'b1 == ap_CS_fsm_state3896) | (1'b1 == ap_CS_fsm_state3798) | (1'b1 == ap_CS_fsm_state3700) | (1'b1 == ap_CS_fsm_state3602) | (1'b1 == ap_CS_fsm_state3504) | (1'b1 == ap_CS_fsm_state3406) | (1'b1 == ap_CS_fsm_state3308) 
    | (1'b1 == ap_CS_fsm_state3210) | (1'b1 == ap_CS_fsm_state3112) | (1'b1 == ap_CS_fsm_state3014) | (1'b1 == ap_CS_fsm_state2916) | (1'b1 == ap_CS_fsm_state2818) | (1'b1 == ap_CS_fsm_state2720) | (1'b1 == ap_CS_fsm_state2622) | (1'b1 == ap_CS_fsm_state2524) | (1'b1 == ap_CS_fsm_state2426) | (1'b1 == ap_CS_fsm_state2328) | (1'b1 == ap_CS_fsm_state2230) | (1'b1 == ap_CS_fsm_state2132) | (1'b1 == ap_CS_fsm_state2034) | (1'b1 == ap_CS_fsm_state1936) | (1'b1 == ap_CS_fsm_state1838) | (1'b1 == ap_CS_fsm_state1740) | (1'b1 == ap_CS_fsm_state1642) | (1'b1 == ap_CS_fsm_state1544) | (1'b1 == ap_CS_fsm_state1446) | (1'b1 == ap_CS_fsm_state1348) | (1'b1 == ap_CS_fsm_state1250) | (1'b1 == ap_CS_fsm_state1152) | (1'b1 == ap_CS_fsm_state1054) | (1'b1 == ap_CS_fsm_state956) | (1'b1 == ap_CS_fsm_state858) | (1'b1 == ap_CS_fsm_state760) | (1'b1 == ap_CS_fsm_state662) | (1'b1 == ap_CS_fsm_state564) | (1'b1 == ap_CS_fsm_state466) | (1'b1 == ap_CS_fsm_state368) | (1'b1 == ap_CS_fsm_state270) | (1'b1 == ap_CS_fsm_state172) | (1'b1 == 
    ap_CS_fsm_state4772) | (1'b1 == ap_CS_fsm_state4674) | (1'b1 == ap_CS_fsm_state4478) | (1'b1 == ap_CS_fsm_state4472) | (1'b1 == ap_CS_fsm_state4380) | (1'b1 == ap_CS_fsm_state4374) | (1'b1 == ap_CS_fsm_state4282) | (1'b1 == ap_CS_fsm_state4276) | (1'b1 == ap_CS_fsm_state4184) | (1'b1 == ap_CS_fsm_state4178) | (1'b1 == ap_CS_fsm_state4086) | (1'b1 == ap_CS_fsm_state4080) | (1'b1 == ap_CS_fsm_state3988) | (1'b1 == ap_CS_fsm_state3982) | (1'b1 == ap_CS_fsm_state3890) | (1'b1 == ap_CS_fsm_state3884) | (1'b1 == ap_CS_fsm_state3792) | (1'b1 == ap_CS_fsm_state3786) | (1'b1 == ap_CS_fsm_state3694) | (1'b1 == ap_CS_fsm_state3688) | (1'b1 == ap_CS_fsm_state3596) | (1'b1 == ap_CS_fsm_state3590) | (1'b1 == ap_CS_fsm_state3498) | (1'b1 == ap_CS_fsm_state3492) | (1'b1 == ap_CS_fsm_state3400) | (1'b1 == ap_CS_fsm_state3394) | (1'b1 == ap_CS_fsm_state3302) | (1'b1 == ap_CS_fsm_state3296) | (1'b1 == ap_CS_fsm_state3204) | (1'b1 == ap_CS_fsm_state3198) | (1'b1 == ap_CS_fsm_state3106) | (1'b1 == ap_CS_fsm_state3100) | (1'b1 == ap_CS_fsm_state3008) 
    | (1'b1 == ap_CS_fsm_state3002) | (1'b1 == ap_CS_fsm_state2910) | (1'b1 == ap_CS_fsm_state2904) | (1'b1 == ap_CS_fsm_state2812) | (1'b1 == ap_CS_fsm_state2806) | (1'b1 == ap_CS_fsm_state2714) | (1'b1 == ap_CS_fsm_state2708) | (1'b1 == ap_CS_fsm_state2616) | (1'b1 == ap_CS_fsm_state2610) | (1'b1 == ap_CS_fsm_state2518) | (1'b1 == ap_CS_fsm_state2512) | (1'b1 == ap_CS_fsm_state2420) | (1'b1 == ap_CS_fsm_state2414) | (1'b1 == ap_CS_fsm_state2322) | (1'b1 == ap_CS_fsm_state2316) | (1'b1 == ap_CS_fsm_state2224) | (1'b1 == ap_CS_fsm_state2218) | (1'b1 == ap_CS_fsm_state2126) | (1'b1 == ap_CS_fsm_state2120) | (1'b1 == ap_CS_fsm_state2028) | (1'b1 == ap_CS_fsm_state2022) | (1'b1 == ap_CS_fsm_state1930) | (1'b1 == ap_CS_fsm_state1924) | (1'b1 == ap_CS_fsm_state1832) | (1'b1 == ap_CS_fsm_state1826) | (1'b1 == ap_CS_fsm_state1734) | (1'b1 == ap_CS_fsm_state1728) | (1'b1 == ap_CS_fsm_state1636) | (1'b1 == ap_CS_fsm_state1630) | (1'b1 == ap_CS_fsm_state1538) | (1'b1 == ap_CS_fsm_state1532) | (1'b1 == ap_CS_fsm_state1440) | 
    (1'b1 == ap_CS_fsm_state1434) | (1'b1 == ap_CS_fsm_state1342) | (1'b1 == ap_CS_fsm_state1336) | (1'b1 == ap_CS_fsm_state1244) | (1'b1 == ap_CS_fsm_state1238) | (1'b1 == ap_CS_fsm_state1146) | (1'b1 == ap_CS_fsm_state1140) | (1'b1 == ap_CS_fsm_state1048) | (1'b1 == ap_CS_fsm_state1042) | (1'b1 == ap_CS_fsm_state950) | (1'b1 == ap_CS_fsm_state944) | (1'b1 == ap_CS_fsm_state852) | (1'b1 == ap_CS_fsm_state846) | (1'b1 == ap_CS_fsm_state754) | (1'b1 == ap_CS_fsm_state748) | (1'b1 == ap_CS_fsm_state656) | (1'b1 == ap_CS_fsm_state650) | (1'b1 == ap_CS_fsm_state558) | (1'b1 == ap_CS_fsm_state552) | (1'b1 == ap_CS_fsm_state460) | (1'b1 == ap_CS_fsm_state454) | (1'b1 == ap_CS_fsm_state362) | (1'b1 == ap_CS_fsm_state356) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state258) | (1'b1 == ap_CS_fsm_state4870) | (1'b1 == ap_CS_fsm_state4864) | (1'b1 == ap_CS_fsm_state4582) | (1'b1 == ap_CS_fsm_state4576) | (1'b1 == ap_CS_fsm_state4570) | (1'b1 == ap_CS_fsm_state166) | (1'b1 == ap_CS_fsm_state160) | (1'b1 == ap_CS_fsm_state4947) 
    | (1'b1 == ap_CS_fsm_state4879) | (1'b1 == ap_CS_fsm_state4946) | (1'b1 == ap_CS_fsm_state4878) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state4945) | (1'b1 == ap_CS_fsm_state4944) | (1'b1 == ap_CS_fsm_state4943) | (1'b1 == ap_CS_fsm_state4942) | (1'b1 == ap_CS_fsm_state4941) | (1'b1 == ap_CS_fsm_state4940) | (1'b1 == ap_CS_fsm_state4939) | (1'b1 == ap_CS_fsm_state4938) | (1'b1 == ap_CS_fsm_state4937) | (1'b1 == ap_CS_fsm_state4936) | (1'b1 == ap_CS_fsm_state4935) | (1'b1 == ap_CS_fsm_state4934) | (1'b1 == ap_CS_fsm_state4933) | (1'b1 == ap_CS_fsm_state4932) | (1'b1 == ap_CS_fsm_state4931) | (1'b1 == ap_CS_fsm_state4930) | (1'b1 == ap_CS_fsm_state4929) | (1'b1 == ap_CS_fsm_state4928) | (1'b1 == ap_CS_fsm_state4927) | (1'b1 == ap_CS_fsm_state4926) | (1'b1 == ap_CS_fsm_state4925) | (1'b1 == ap_CS_fsm_state4924) | (1'b1 == ap_CS_fsm_state4923) | (1'b1 == ap_CS_fsm_state4922) | (1'b1 == ap_CS_fsm_state4921) | (1'b1 == ap_CS_fsm_state4920) | (1'b1 == 
    ap_CS_fsm_state4919) | (1'b1 == ap_CS_fsm_state4918) | (1'b1 == ap_CS_fsm_state4917) | (1'b1 == ap_CS_fsm_state4916) | (1'b1 == ap_CS_fsm_state4915) | (1'b1 == ap_CS_fsm_state4914) | (1'b1 == ap_CS_fsm_state4913) | (1'b1 == ap_CS_fsm_state4912) | (1'b1 == ap_CS_fsm_state4911) | (1'b1 == ap_CS_fsm_state4910) | (1'b1 == ap_CS_fsm_state4909) | (1'b1 == ap_CS_fsm_state4908) | (1'b1 == ap_CS_fsm_state4907) | (1'b1 == ap_CS_fsm_state4906) | (1'b1 == ap_CS_fsm_state4905) | (1'b1 == ap_CS_fsm_state4904) | (1'b1 == ap_CS_fsm_state4903) | (1'b1 == ap_CS_fsm_state4902) | (1'b1 == ap_CS_fsm_state4901) | (1'b1 == ap_CS_fsm_state4900) | (1'b1 == ap_CS_fsm_state4899) | (1'b1 == ap_CS_fsm_state4898) | (1'b1 == ap_CS_fsm_state4897) | (1'b1 == ap_CS_fsm_state4896) | (1'b1 == ap_CS_fsm_state4895) | (1'b1 == ap_CS_fsm_state4894) | (1'b1 == ap_CS_fsm_state4893) | (1'b1 == ap_CS_fsm_state4892) | (1'b1 == ap_CS_fsm_state4891) | (1'b1 == ap_CS_fsm_state4890) | (1'b1 == ap_CS_fsm_state4889) | (1'b1 == ap_CS_fsm_state4888) | (1'b1 == ap_CS_fsm_state4887) 
    | (1'b1 == ap_CS_fsm_state4886) | (1'b1 == ap_CS_fsm_state4885) | (1'b1 == ap_CS_fsm_state4884) | (1'b1 == ap_CS_fsm_state4883) | (1'b1 == ap_CS_fsm_state4882) | (1'b1 == ap_CS_fsm_state4881) | (1'b1 == ap_CS_fsm_state4880) | (1'b1 == ap_CS_fsm_state4875) | (1'b1 == ap_CS_fsm_state4874) | (1'b1 == ap_CS_fsm_state4873) | (1'b1 == ap_CS_fsm_state4872) | (1'b1 == ap_CS_fsm_state4871) | (1'b1 == ap_CS_fsm_state4869) | (1'b1 == ap_CS_fsm_state4868) | (1'b1 == ap_CS_fsm_state4867) | (1'b1 == ap_CS_fsm_state4866) | (1'b1 == ap_CS_fsm_state4865) | (1'b1 == ap_CS_fsm_state4863) | (1'b1 == ap_CS_fsm_state4862) | (1'b1 == ap_CS_fsm_state4861) | (1'b1 == ap_CS_fsm_state4860) | (1'b1 == ap_CS_fsm_state4859) | (1'b1 == ap_CS_fsm_state4777) | (1'b1 == ap_CS_fsm_state4776) | (1'b1 == ap_CS_fsm_state4775) | (1'b1 == ap_CS_fsm_state4774) | (1'b1 == ap_CS_fsm_state4773) | (1'b1 == ap_CS_fsm_state4771) | (1'b1 == ap_CS_fsm_state4770) | (1'b1 == ap_CS_fsm_state4769) | (1'b1 == ap_CS_fsm_state4768) | (1'b1 == ap_CS_fsm_state4767) | 
    (1'b1 == ap_CS_fsm_state4765) | (1'b1 == ap_CS_fsm_state4764) | (1'b1 == ap_CS_fsm_state4763) | (1'b1 == ap_CS_fsm_state4762) | (1'b1 == ap_CS_fsm_state4761) | (1'b1 == ap_CS_fsm_state4679) | (1'b1 == ap_CS_fsm_state4678) | (1'b1 == ap_CS_fsm_state4677) | (1'b1 == ap_CS_fsm_state4676) | (1'b1 == ap_CS_fsm_state4675) | (1'b1 == ap_CS_fsm_state4673) | (1'b1 == ap_CS_fsm_state4672) | (1'b1 == ap_CS_fsm_state4671) | (1'b1 == ap_CS_fsm_state4670) | (1'b1 == ap_CS_fsm_state4669) | (1'b1 == ap_CS_fsm_state4667) | (1'b1 == ap_CS_fsm_state4666) | (1'b1 == ap_CS_fsm_state4665) | (1'b1 == ap_CS_fsm_state4664) | (1'b1 == ap_CS_fsm_state4663) | (1'b1 == ap_CS_fsm_state4581) | (1'b1 == ap_CS_fsm_state4580) | (1'b1 == ap_CS_fsm_state4579) | (1'b1 == ap_CS_fsm_state4578) | (1'b1 == ap_CS_fsm_state4577) | (1'b1 == ap_CS_fsm_state4575) | (1'b1 == ap_CS_fsm_state4574) | (1'b1 == ap_CS_fsm_state4573) | (1'b1 == ap_CS_fsm_state4572) | (1'b1 == ap_CS_fsm_state4571) | (1'b1 == ap_CS_fsm_state4569) | (1'b1 == ap_CS_fsm_state4568) | (1'b1 
    == ap_CS_fsm_state4567) | (1'b1 == ap_CS_fsm_state4566) | (1'b1 == ap_CS_fsm_state4565) | (1'b1 == ap_CS_fsm_state4483) | (1'b1 == ap_CS_fsm_state4482) | (1'b1 == ap_CS_fsm_state4481) | (1'b1 == ap_CS_fsm_state4480) | (1'b1 == ap_CS_fsm_state4479) | (1'b1 == ap_CS_fsm_state4477) | (1'b1 == ap_CS_fsm_state4476) | (1'b1 == ap_CS_fsm_state4475) | (1'b1 == ap_CS_fsm_state4474) | (1'b1 == ap_CS_fsm_state4473) | (1'b1 == ap_CS_fsm_state4471) | (1'b1 == ap_CS_fsm_state4470) | (1'b1 == ap_CS_fsm_state4469) | (1'b1 == ap_CS_fsm_state4468) | (1'b1 == ap_CS_fsm_state4385) | (1'b1 == ap_CS_fsm_state4384) | (1'b1 == ap_CS_fsm_state4383) | (1'b1 == ap_CS_fsm_state4382) | (1'b1 == ap_CS_fsm_state4381) | (1'b1 == ap_CS_fsm_state4379) | (1'b1 == ap_CS_fsm_state4378) | (1'b1 == ap_CS_fsm_state4377) | (1'b1 == ap_CS_fsm_state4376) | (1'b1 == ap_CS_fsm_state4375) | (1'b1 == ap_CS_fsm_state4373) | (1'b1 == ap_CS_fsm_state4372) | (1'b1 == ap_CS_fsm_state4371) | (1'b1 == ap_CS_fsm_state4370) | (1'b1 == ap_CS_fsm_state4287) | (1'b1 == 
    ap_CS_fsm_state4286) | (1'b1 == ap_CS_fsm_state4285) | (1'b1 == ap_CS_fsm_state4284) | (1'b1 == ap_CS_fsm_state4283) | (1'b1 == ap_CS_fsm_state4281) | (1'b1 == ap_CS_fsm_state4280) | (1'b1 == ap_CS_fsm_state4279) | (1'b1 == ap_CS_fsm_state4278) | (1'b1 == ap_CS_fsm_state4277) | (1'b1 == ap_CS_fsm_state4275) | (1'b1 == ap_CS_fsm_state4274) | (1'b1 == ap_CS_fsm_state4273) | (1'b1 == ap_CS_fsm_state4272) | (1'b1 == ap_CS_fsm_state4189) | (1'b1 == ap_CS_fsm_state4188) | (1'b1 == ap_CS_fsm_state4187) | (1'b1 == ap_CS_fsm_state4186) | (1'b1 == ap_CS_fsm_state4185) | (1'b1 == ap_CS_fsm_state4183) | (1'b1 == ap_CS_fsm_state4182) | (1'b1 == ap_CS_fsm_state4181) | (1'b1 == ap_CS_fsm_state4180) | (1'b1 == ap_CS_fsm_state4179) | (1'b1 == ap_CS_fsm_state4177) | (1'b1 == ap_CS_fsm_state4176) | (1'b1 == ap_CS_fsm_state4175) | (1'b1 == ap_CS_fsm_state4174) | (1'b1 == ap_CS_fsm_state4091) | (1'b1 == ap_CS_fsm_state4090) | (1'b1 == ap_CS_fsm_state4089) | (1'b1 == ap_CS_fsm_state4088) | (1'b1 == ap_CS_fsm_state4087) | (1'b1 == ap_CS_fsm_state4085) 
    | (1'b1 == ap_CS_fsm_state4084) | (1'b1 == ap_CS_fsm_state4083) | (1'b1 == ap_CS_fsm_state4082) | (1'b1 == ap_CS_fsm_state4081) | (1'b1 == ap_CS_fsm_state4079) | (1'b1 == ap_CS_fsm_state4078) | (1'b1 == ap_CS_fsm_state4077) | (1'b1 == ap_CS_fsm_state4076) | (1'b1 == ap_CS_fsm_state3993) | (1'b1 == ap_CS_fsm_state3992) | (1'b1 == ap_CS_fsm_state3991) | (1'b1 == ap_CS_fsm_state3990) | (1'b1 == ap_CS_fsm_state3989) | (1'b1 == ap_CS_fsm_state3987) | (1'b1 == ap_CS_fsm_state3986) | (1'b1 == ap_CS_fsm_state3985) | (1'b1 == ap_CS_fsm_state3984) | (1'b1 == ap_CS_fsm_state3983) | (1'b1 == ap_CS_fsm_state3981) | (1'b1 == ap_CS_fsm_state3980) | (1'b1 == ap_CS_fsm_state3979) | (1'b1 == ap_CS_fsm_state3978) | (1'b1 == ap_CS_fsm_state3895) | (1'b1 == ap_CS_fsm_state3894) | (1'b1 == ap_CS_fsm_state3893) | (1'b1 == ap_CS_fsm_state3892) | (1'b1 == ap_CS_fsm_state3891) | (1'b1 == ap_CS_fsm_state3889) | (1'b1 == ap_CS_fsm_state3888) | (1'b1 == ap_CS_fsm_state3887) | (1'b1 == ap_CS_fsm_state3886) | (1'b1 == ap_CS_fsm_state3885) | 
    (1'b1 == ap_CS_fsm_state3883) | (1'b1 == ap_CS_fsm_state3882) | (1'b1 == ap_CS_fsm_state3881) | (1'b1 == ap_CS_fsm_state3880) | (1'b1 == ap_CS_fsm_state3797) | (1'b1 == ap_CS_fsm_state3796) | (1'b1 == ap_CS_fsm_state3795) | (1'b1 == ap_CS_fsm_state3794) | (1'b1 == ap_CS_fsm_state3793) | (1'b1 == ap_CS_fsm_state3791) | (1'b1 == ap_CS_fsm_state3790) | (1'b1 == ap_CS_fsm_state3789) | (1'b1 == ap_CS_fsm_state3788) | (1'b1 == ap_CS_fsm_state3787) | (1'b1 == ap_CS_fsm_state3785) | (1'b1 == ap_CS_fsm_state3784) | (1'b1 == ap_CS_fsm_state3783) | (1'b1 == ap_CS_fsm_state3782) | (1'b1 == ap_CS_fsm_state3699) | (1'b1 == ap_CS_fsm_state3698) | (1'b1 == ap_CS_fsm_state3697) | (1'b1 == ap_CS_fsm_state3696) | (1'b1 == ap_CS_fsm_state3695) | (1'b1 == ap_CS_fsm_state3693) | (1'b1 == ap_CS_fsm_state3692) | (1'b1 == ap_CS_fsm_state3691) | (1'b1 == ap_CS_fsm_state3690) | (1'b1 == ap_CS_fsm_state3689) | (1'b1 == ap_CS_fsm_state3687) | (1'b1 == ap_CS_fsm_state3686) | (1'b1 == ap_CS_fsm_state3685) | (1'b1 == ap_CS_fsm_state3684) | (1'b1 
    == ap_CS_fsm_state3601) | (1'b1 == ap_CS_fsm_state3600) | (1'b1 == ap_CS_fsm_state3599) | (1'b1 == ap_CS_fsm_state3598) | (1'b1 == ap_CS_fsm_state3597) | (1'b1 == ap_CS_fsm_state3595) | (1'b1 == ap_CS_fsm_state3594) | (1'b1 == ap_CS_fsm_state3593) | (1'b1 == ap_CS_fsm_state3592) | (1'b1 == ap_CS_fsm_state3591) | (1'b1 == ap_CS_fsm_state3589) | (1'b1 == ap_CS_fsm_state3588) | (1'b1 == ap_CS_fsm_state3587) | (1'b1 == ap_CS_fsm_state3586) | (1'b1 == ap_CS_fsm_state3503) | (1'b1 == ap_CS_fsm_state3502) | (1'b1 == ap_CS_fsm_state3501) | (1'b1 == ap_CS_fsm_state3500) | (1'b1 == ap_CS_fsm_state3499) | (1'b1 == ap_CS_fsm_state3497) | (1'b1 == ap_CS_fsm_state3496) | (1'b1 == ap_CS_fsm_state3495) | (1'b1 == ap_CS_fsm_state3494) | (1'b1 == ap_CS_fsm_state3493) | (1'b1 == ap_CS_fsm_state3491) | (1'b1 == ap_CS_fsm_state3490) | (1'b1 == ap_CS_fsm_state3489) | (1'b1 == ap_CS_fsm_state3488) | (1'b1 == ap_CS_fsm_state3405) | (1'b1 == ap_CS_fsm_state3404) | (1'b1 == ap_CS_fsm_state3403) | (1'b1 == ap_CS_fsm_state3402) | (1'b1 == 
    ap_CS_fsm_state3401) | (1'b1 == ap_CS_fsm_state3399) | (1'b1 == ap_CS_fsm_state3398) | (1'b1 == ap_CS_fsm_state3397) | (1'b1 == ap_CS_fsm_state3396) | (1'b1 == ap_CS_fsm_state3395) | (1'b1 == ap_CS_fsm_state3393) | (1'b1 == ap_CS_fsm_state3392) | (1'b1 == ap_CS_fsm_state3391) | (1'b1 == ap_CS_fsm_state3390) | (1'b1 == ap_CS_fsm_state3307) | (1'b1 == ap_CS_fsm_state3306) | (1'b1 == ap_CS_fsm_state3305) | (1'b1 == ap_CS_fsm_state3304) | (1'b1 == ap_CS_fsm_state3303) | (1'b1 == ap_CS_fsm_state3301) | (1'b1 == ap_CS_fsm_state3300) | (1'b1 == ap_CS_fsm_state3299) | (1'b1 == ap_CS_fsm_state3298) | (1'b1 == ap_CS_fsm_state3297) | (1'b1 == ap_CS_fsm_state3295) | (1'b1 == ap_CS_fsm_state3294) | (1'b1 == ap_CS_fsm_state3293) | (1'b1 == ap_CS_fsm_state3292) | (1'b1 == ap_CS_fsm_state3209) | (1'b1 == ap_CS_fsm_state3208) | (1'b1 == ap_CS_fsm_state3207) | (1'b1 == ap_CS_fsm_state3206) | (1'b1 == ap_CS_fsm_state3205) | (1'b1 == ap_CS_fsm_state3203) | (1'b1 == ap_CS_fsm_state3202) | (1'b1 == ap_CS_fsm_state3201) | (1'b1 == ap_CS_fsm_state3200) 
    | (1'b1 == ap_CS_fsm_state3199) | (1'b1 == ap_CS_fsm_state3197) | (1'b1 == ap_CS_fsm_state3196) | (1'b1 == ap_CS_fsm_state3195) | (1'b1 == ap_CS_fsm_state3194) | (1'b1 == ap_CS_fsm_state3111) | (1'b1 == ap_CS_fsm_state3110) | (1'b1 == ap_CS_fsm_state3109) | (1'b1 == ap_CS_fsm_state3108) | (1'b1 == ap_CS_fsm_state3107) | (1'b1 == ap_CS_fsm_state3105) | (1'b1 == ap_CS_fsm_state3104) | (1'b1 == ap_CS_fsm_state3103) | (1'b1 == ap_CS_fsm_state3102) | (1'b1 == ap_CS_fsm_state3101) | (1'b1 == ap_CS_fsm_state3099) | (1'b1 == ap_CS_fsm_state3098) | (1'b1 == ap_CS_fsm_state3097) | (1'b1 == ap_CS_fsm_state3096) | (1'b1 == ap_CS_fsm_state3013) | (1'b1 == ap_CS_fsm_state3012) | (1'b1 == ap_CS_fsm_state3011) | (1'b1 == ap_CS_fsm_state3010) | (1'b1 == ap_CS_fsm_state3009) | (1'b1 == ap_CS_fsm_state3007) | (1'b1 == ap_CS_fsm_state3006) | (1'b1 == ap_CS_fsm_state3005) | (1'b1 == ap_CS_fsm_state3004) | (1'b1 == ap_CS_fsm_state3003) | (1'b1 == ap_CS_fsm_state3001) | (1'b1 == ap_CS_fsm_state3000) | (1'b1 == ap_CS_fsm_state2999) | 
    (1'b1 == ap_CS_fsm_state2998) | (1'b1 == ap_CS_fsm_state2915) | (1'b1 == ap_CS_fsm_state2914) | (1'b1 == ap_CS_fsm_state2913) | (1'b1 == ap_CS_fsm_state2912) | (1'b1 == ap_CS_fsm_state2911) | (1'b1 == ap_CS_fsm_state2909) | (1'b1 == ap_CS_fsm_state2908) | (1'b1 == ap_CS_fsm_state2907) | (1'b1 == ap_CS_fsm_state2906) | (1'b1 == ap_CS_fsm_state2905) | (1'b1 == ap_CS_fsm_state2903) | (1'b1 == ap_CS_fsm_state2902) | (1'b1 == ap_CS_fsm_state2901) | (1'b1 == ap_CS_fsm_state2900) | (1'b1 == ap_CS_fsm_state2817) | (1'b1 == ap_CS_fsm_state2816) | (1'b1 == ap_CS_fsm_state2815) | (1'b1 == ap_CS_fsm_state2814) | (1'b1 == ap_CS_fsm_state2813) | (1'b1 == ap_CS_fsm_state2811) | (1'b1 == ap_CS_fsm_state2810) | (1'b1 == ap_CS_fsm_state2809) | (1'b1 == ap_CS_fsm_state2808) | (1'b1 == ap_CS_fsm_state2807) | (1'b1 == ap_CS_fsm_state2805) | (1'b1 == ap_CS_fsm_state2804) | (1'b1 == ap_CS_fsm_state2803) | (1'b1 == ap_CS_fsm_state2802) | (1'b1 == ap_CS_fsm_state2719) | (1'b1 == ap_CS_fsm_state2718) | (1'b1 == ap_CS_fsm_state2717) | (1'b1 
    == ap_CS_fsm_state2716) | (1'b1 == ap_CS_fsm_state2715) | (1'b1 == ap_CS_fsm_state2713) | (1'b1 == ap_CS_fsm_state2712) | (1'b1 == ap_CS_fsm_state2711) | (1'b1 == ap_CS_fsm_state2710) | (1'b1 == ap_CS_fsm_state2709) | (1'b1 == ap_CS_fsm_state2707) | (1'b1 == ap_CS_fsm_state2706) | (1'b1 == ap_CS_fsm_state2705) | (1'b1 == ap_CS_fsm_state2704) | (1'b1 == ap_CS_fsm_state2621) | (1'b1 == ap_CS_fsm_state2620) | (1'b1 == ap_CS_fsm_state2619) | (1'b1 == ap_CS_fsm_state2618) | (1'b1 == ap_CS_fsm_state2617) | (1'b1 == ap_CS_fsm_state2615) | (1'b1 == ap_CS_fsm_state2614) | (1'b1 == ap_CS_fsm_state2613) | (1'b1 == ap_CS_fsm_state2612) | (1'b1 == ap_CS_fsm_state2611) | (1'b1 == ap_CS_fsm_state2609) | (1'b1 == ap_CS_fsm_state2608) | (1'b1 == ap_CS_fsm_state2607) | (1'b1 == ap_CS_fsm_state2606) | (1'b1 == ap_CS_fsm_state2523) | (1'b1 == ap_CS_fsm_state2522) | (1'b1 == ap_CS_fsm_state2521) | (1'b1 == ap_CS_fsm_state2520) | (1'b1 == ap_CS_fsm_state2519) | (1'b1 == ap_CS_fsm_state2517) | (1'b1 == ap_CS_fsm_state2516) | (1'b1 == 
    ap_CS_fsm_state2515) | (1'b1 == ap_CS_fsm_state2514) | (1'b1 == ap_CS_fsm_state2513) | (1'b1 == ap_CS_fsm_state2511) | (1'b1 == ap_CS_fsm_state2510) | (1'b1 == ap_CS_fsm_state2509) | (1'b1 == ap_CS_fsm_state2508) | (1'b1 == ap_CS_fsm_state2425) | (1'b1 == ap_CS_fsm_state2424) | (1'b1 == ap_CS_fsm_state2423) | (1'b1 == ap_CS_fsm_state2422) | (1'b1 == ap_CS_fsm_state2421) | (1'b1 == ap_CS_fsm_state2419) | (1'b1 == ap_CS_fsm_state2418) | (1'b1 == ap_CS_fsm_state2417) | (1'b1 == ap_CS_fsm_state2416) | (1'b1 == ap_CS_fsm_state2415) | (1'b1 == ap_CS_fsm_state2413) | (1'b1 == ap_CS_fsm_state2412) | (1'b1 == ap_CS_fsm_state2411) | (1'b1 == ap_CS_fsm_state2410) | (1'b1 == ap_CS_fsm_state2327) | (1'b1 == ap_CS_fsm_state2326) | (1'b1 == ap_CS_fsm_state2325) | (1'b1 == ap_CS_fsm_state2324) | (1'b1 == ap_CS_fsm_state2323) | (1'b1 == ap_CS_fsm_state2321) | (1'b1 == ap_CS_fsm_state2320) | (1'b1 == ap_CS_fsm_state2319) | (1'b1 == ap_CS_fsm_state2318) | (1'b1 == ap_CS_fsm_state2317) | (1'b1 == ap_CS_fsm_state2315) | (1'b1 == ap_CS_fsm_state2314) 
    | (1'b1 == ap_CS_fsm_state2313) | (1'b1 == ap_CS_fsm_state2312) | (1'b1 == ap_CS_fsm_state2229) | (1'b1 == ap_CS_fsm_state2228) | (1'b1 == ap_CS_fsm_state2227) | (1'b1 == ap_CS_fsm_state2226) | (1'b1 == ap_CS_fsm_state2225) | (1'b1 == ap_CS_fsm_state2223) | (1'b1 == ap_CS_fsm_state2222) | (1'b1 == ap_CS_fsm_state2221) | (1'b1 == ap_CS_fsm_state2220) | (1'b1 == ap_CS_fsm_state2219) | (1'b1 == ap_CS_fsm_state2217) | (1'b1 == ap_CS_fsm_state2216) | (1'b1 == ap_CS_fsm_state2215) | (1'b1 == ap_CS_fsm_state2214) | (1'b1 == ap_CS_fsm_state2131) | (1'b1 == ap_CS_fsm_state2130) | (1'b1 == ap_CS_fsm_state2129) | (1'b1 == ap_CS_fsm_state2128) | (1'b1 == ap_CS_fsm_state2127) | (1'b1 == ap_CS_fsm_state2125) | (1'b1 == ap_CS_fsm_state2124) | (1'b1 == ap_CS_fsm_state2123) | (1'b1 == ap_CS_fsm_state2122) | (1'b1 == ap_CS_fsm_state2121) | (1'b1 == ap_CS_fsm_state2119) | (1'b1 == ap_CS_fsm_state2118) | (1'b1 == ap_CS_fsm_state2117) | (1'b1 == ap_CS_fsm_state2116) | (1'b1 == ap_CS_fsm_state2033) | (1'b1 == ap_CS_fsm_state2032) | 
    (1'b1 == ap_CS_fsm_state2031) | (1'b1 == ap_CS_fsm_state2030) | (1'b1 == ap_CS_fsm_state2029) | (1'b1 == ap_CS_fsm_state2027) | (1'b1 == ap_CS_fsm_state2026) | (1'b1 == ap_CS_fsm_state2025) | (1'b1 == ap_CS_fsm_state2024) | (1'b1 == ap_CS_fsm_state2023) | (1'b1 == ap_CS_fsm_state2021) | (1'b1 == ap_CS_fsm_state2020) | (1'b1 == ap_CS_fsm_state2019) | (1'b1 == ap_CS_fsm_state2018) | (1'b1 == ap_CS_fsm_state1935) | (1'b1 == ap_CS_fsm_state1934) | (1'b1 == ap_CS_fsm_state1933) | (1'b1 == ap_CS_fsm_state1932) | (1'b1 == ap_CS_fsm_state1931) | (1'b1 == ap_CS_fsm_state1929) | (1'b1 == ap_CS_fsm_state1928) | (1'b1 == ap_CS_fsm_state1927) | (1'b1 == ap_CS_fsm_state1926) | (1'b1 == ap_CS_fsm_state1925) | (1'b1 == ap_CS_fsm_state1923) | (1'b1 == ap_CS_fsm_state1922) | (1'b1 == ap_CS_fsm_state1921) | (1'b1 == ap_CS_fsm_state1920) | (1'b1 == ap_CS_fsm_state1837) | (1'b1 == ap_CS_fsm_state1836) | (1'b1 == ap_CS_fsm_state1835) | (1'b1 == ap_CS_fsm_state1834) | (1'b1 == ap_CS_fsm_state1833) | (1'b1 == ap_CS_fsm_state1831) | (1'b1 
    == ap_CS_fsm_state1830) | (1'b1 == ap_CS_fsm_state1829) | (1'b1 == ap_CS_fsm_state1828) | (1'b1 == ap_CS_fsm_state1827) | (1'b1 == ap_CS_fsm_state1825) | (1'b1 == ap_CS_fsm_state1824) | (1'b1 == ap_CS_fsm_state1823) | (1'b1 == ap_CS_fsm_state1822) | (1'b1 == ap_CS_fsm_state1739) | (1'b1 == ap_CS_fsm_state1738) | (1'b1 == ap_CS_fsm_state1737) | (1'b1 == ap_CS_fsm_state1736) | (1'b1 == ap_CS_fsm_state1735) | (1'b1 == ap_CS_fsm_state1733) | (1'b1 == ap_CS_fsm_state1732) | (1'b1 == ap_CS_fsm_state1731) | (1'b1 == ap_CS_fsm_state1730) | (1'b1 == ap_CS_fsm_state1729) | (1'b1 == ap_CS_fsm_state1727) | (1'b1 == ap_CS_fsm_state1726) | (1'b1 == ap_CS_fsm_state1725) | (1'b1 == ap_CS_fsm_state1724) | (1'b1 == ap_CS_fsm_state1641) | (1'b1 == ap_CS_fsm_state1640) | (1'b1 == ap_CS_fsm_state1639) | (1'b1 == ap_CS_fsm_state1638) | (1'b1 == ap_CS_fsm_state1637) | (1'b1 == ap_CS_fsm_state1635) | (1'b1 == ap_CS_fsm_state1634) | (1'b1 == ap_CS_fsm_state1633) | (1'b1 == ap_CS_fsm_state1632) | (1'b1 == ap_CS_fsm_state1631) | (1'b1 == 
    ap_CS_fsm_state1629) | (1'b1 == ap_CS_fsm_state1628) | (1'b1 == ap_CS_fsm_state1627) | (1'b1 == ap_CS_fsm_state1626) | (1'b1 == ap_CS_fsm_state1543) | (1'b1 == ap_CS_fsm_state1542) | (1'b1 == ap_CS_fsm_state1541) | (1'b1 == ap_CS_fsm_state1540) | (1'b1 == ap_CS_fsm_state1539) | (1'b1 == ap_CS_fsm_state1537) | (1'b1 == ap_CS_fsm_state1536) | (1'b1 == ap_CS_fsm_state1535) | (1'b1 == ap_CS_fsm_state1534) | (1'b1 == ap_CS_fsm_state1533) | (1'b1 == ap_CS_fsm_state1531) | (1'b1 == ap_CS_fsm_state1530) | (1'b1 == ap_CS_fsm_state1529) | (1'b1 == ap_CS_fsm_state1528) | (1'b1 == ap_CS_fsm_state1445) | (1'b1 == ap_CS_fsm_state1444) | (1'b1 == ap_CS_fsm_state1443) | (1'b1 == ap_CS_fsm_state1442) | (1'b1 == ap_CS_fsm_state1441) | (1'b1 == ap_CS_fsm_state1439) | (1'b1 == ap_CS_fsm_state1438) | (1'b1 == ap_CS_fsm_state1437) | (1'b1 == ap_CS_fsm_state1436) | (1'b1 == ap_CS_fsm_state1435) | (1'b1 == ap_CS_fsm_state1433) | (1'b1 == ap_CS_fsm_state1432) | (1'b1 == ap_CS_fsm_state1431) | (1'b1 == ap_CS_fsm_state1430) | (1'b1 == ap_CS_fsm_state1347) 
    | (1'b1 == ap_CS_fsm_state1346) | (1'b1 == ap_CS_fsm_state1345) | (1'b1 == ap_CS_fsm_state1344) | (1'b1 == ap_CS_fsm_state1343) | (1'b1 == ap_CS_fsm_state1341) | (1'b1 == ap_CS_fsm_state1340) | (1'b1 == ap_CS_fsm_state1339) | (1'b1 == ap_CS_fsm_state1338) | (1'b1 == ap_CS_fsm_state1337) | (1'b1 == ap_CS_fsm_state1335) | (1'b1 == ap_CS_fsm_state1334) | (1'b1 == ap_CS_fsm_state1333) | (1'b1 == ap_CS_fsm_state1332) | (1'b1 == ap_CS_fsm_state1249) | (1'b1 == ap_CS_fsm_state1248) | (1'b1 == ap_CS_fsm_state1247) | (1'b1 == ap_CS_fsm_state1246) | (1'b1 == ap_CS_fsm_state1245) | (1'b1 == ap_CS_fsm_state1243) | (1'b1 == ap_CS_fsm_state1242) | (1'b1 == ap_CS_fsm_state1241) | (1'b1 == ap_CS_fsm_state1240) | (1'b1 == ap_CS_fsm_state1239) | (1'b1 == ap_CS_fsm_state1237) | (1'b1 == ap_CS_fsm_state1236) | (1'b1 == ap_CS_fsm_state1235) | (1'b1 == ap_CS_fsm_state1234) | (1'b1 == ap_CS_fsm_state1151) | (1'b1 == ap_CS_fsm_state1150) | (1'b1 == ap_CS_fsm_state1149) | (1'b1 == ap_CS_fsm_state1148) | (1'b1 == ap_CS_fsm_state1147) | 
    (1'b1 == ap_CS_fsm_state1145) | (1'b1 == ap_CS_fsm_state1144) | (1'b1 == ap_CS_fsm_state1143) | (1'b1 == ap_CS_fsm_state1142) | (1'b1 == ap_CS_fsm_state1141) | (1'b1 == ap_CS_fsm_state1139) | (1'b1 == ap_CS_fsm_state1138) | (1'b1 == ap_CS_fsm_state1137) | (1'b1 == ap_CS_fsm_state1136) | (1'b1 == ap_CS_fsm_state1053) | (1'b1 == ap_CS_fsm_state1052) | (1'b1 == ap_CS_fsm_state1051) | (1'b1 == ap_CS_fsm_state1050) | (1'b1 == ap_CS_fsm_state1049) | (1'b1 == ap_CS_fsm_state1047) | (1'b1 == ap_CS_fsm_state1046) | (1'b1 == ap_CS_fsm_state1045) | (1'b1 == ap_CS_fsm_state1044) | (1'b1 == ap_CS_fsm_state1043) | (1'b1 == ap_CS_fsm_state1041) | (1'b1 == ap_CS_fsm_state1040) | (1'b1 == ap_CS_fsm_state1039) | (1'b1 == ap_CS_fsm_state1038) | (1'b1 == ap_CS_fsm_state955) | (1'b1 == ap_CS_fsm_state954) | (1'b1 == ap_CS_fsm_state953) | (1'b1 == ap_CS_fsm_state952) | (1'b1 == ap_CS_fsm_state951) | (1'b1 == ap_CS_fsm_state949) | (1'b1 == ap_CS_fsm_state948) | (1'b1 == ap_CS_fsm_state947) | (1'b1 == ap_CS_fsm_state946) | (1'b1 == ap_CS_fsm_state945) 
    | (1'b1 == ap_CS_fsm_state943) | (1'b1 == ap_CS_fsm_state942) | (1'b1 == ap_CS_fsm_state941) | (1'b1 == ap_CS_fsm_state940) | (1'b1 == ap_CS_fsm_state857) | (1'b1 == ap_CS_fsm_state856) | (1'b1 == ap_CS_fsm_state855) | (1'b1 == ap_CS_fsm_state854) | (1'b1 == ap_CS_fsm_state853) | (1'b1 == ap_CS_fsm_state851) | (1'b1 == ap_CS_fsm_state850) | (1'b1 == ap_CS_fsm_state849) | (1'b1 == ap_CS_fsm_state848) | (1'b1 == ap_CS_fsm_state847) | (1'b1 == ap_CS_fsm_state845) | (1'b1 == ap_CS_fsm_state844) | (1'b1 == ap_CS_fsm_state843) | (1'b1 == ap_CS_fsm_state842) | (1'b1 == ap_CS_fsm_state759) | (1'b1 == ap_CS_fsm_state758) | (1'b1 == ap_CS_fsm_state757) | (1'b1 == ap_CS_fsm_state756) | (1'b1 == ap_CS_fsm_state755) | (1'b1 == ap_CS_fsm_state753) | (1'b1 == ap_CS_fsm_state752) | (1'b1 == ap_CS_fsm_state751) | (1'b1 == ap_CS_fsm_state750) | (1'b1 == ap_CS_fsm_state749) | (1'b1 == ap_CS_fsm_state747) | (1'b1 == ap_CS_fsm_state746) | (1'b1 == ap_CS_fsm_state745) | (1'b1 == ap_CS_fsm_state744) | (1'b1 == ap_CS_fsm_state661) | 
    (1'b1 == ap_CS_fsm_state660) | (1'b1 == ap_CS_fsm_state659) | (1'b1 == ap_CS_fsm_state658) | (1'b1 == ap_CS_fsm_state657) | (1'b1 == ap_CS_fsm_state655) | (1'b1 == ap_CS_fsm_state654) | (1'b1 == ap_CS_fsm_state653) | (1'b1 == ap_CS_fsm_state652) | (1'b1 == ap_CS_fsm_state651) | (1'b1 == ap_CS_fsm_state649) | (1'b1 == ap_CS_fsm_state648) | (1'b1 == ap_CS_fsm_state647) | (1'b1 == ap_CS_fsm_state646) | (1'b1 == ap_CS_fsm_state563) | (1'b1 == ap_CS_fsm_state562) | (1'b1 == ap_CS_fsm_state561) | (1'b1 == ap_CS_fsm_state560) | (1'b1 == ap_CS_fsm_state559) | (1'b1 == ap_CS_fsm_state557) | (1'b1 == ap_CS_fsm_state556) | (1'b1 == ap_CS_fsm_state555) | (1'b1 == ap_CS_fsm_state554) | (1'b1 == ap_CS_fsm_state553) | (1'b1 == ap_CS_fsm_state551) | (1'b1 == ap_CS_fsm_state550) | (1'b1 == ap_CS_fsm_state549) | (1'b1 == ap_CS_fsm_state548) | (1'b1 == ap_CS_fsm_state465) | (1'b1 == ap_CS_fsm_state464) | (1'b1 == ap_CS_fsm_state463) | (1'b1 == ap_CS_fsm_state462) | (1'b1 == ap_CS_fsm_state461) | (1'b1 == ap_CS_fsm_state459) | (1'b1 
    == ap_CS_fsm_state458) | (1'b1 == ap_CS_fsm_state457) | (1'b1 == ap_CS_fsm_state456) | (1'b1 == ap_CS_fsm_state455) | (1'b1 == ap_CS_fsm_state453) | (1'b1 == ap_CS_fsm_state452) | (1'b1 == ap_CS_fsm_state451) | (1'b1 == ap_CS_fsm_state450) | (1'b1 == ap_CS_fsm_state367) | (1'b1 == ap_CS_fsm_state366) | (1'b1 == ap_CS_fsm_state365) | (1'b1 == ap_CS_fsm_state364) | (1'b1 == ap_CS_fsm_state363) | (1'b1 == ap_CS_fsm_state361) | (1'b1 == ap_CS_fsm_state360) | (1'b1 == ap_CS_fsm_state359) | (1'b1 == ap_CS_fsm_state358) | (1'b1 == ap_CS_fsm_state357) | (1'b1 == ap_CS_fsm_state355) | (1'b1 == ap_CS_fsm_state354) | (1'b1 == ap_CS_fsm_state353) | (1'b1 == ap_CS_fsm_state352) | (1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state268) | (1'b1 == ap_CS_fsm_state267) | (1'b1 == ap_CS_fsm_state266) | (1'b1 == ap_CS_fsm_state265) | (1'b1 == ap_CS_fsm_state263) | (1'b1 == ap_CS_fsm_state262) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state260) | (1'b1 == ap_CS_fsm_state259) | (1'b1 == ap_CS_fsm_state257) | (1'b1 == 
    ap_CS_fsm_state256) | (1'b1 == ap_CS_fsm_state255) | (1'b1 == ap_CS_fsm_state254) | (1'b1 == ap_CS_fsm_state171) | (1'b1 == ap_CS_fsm_state170) | (1'b1 == ap_CS_fsm_state169) | (1'b1 == ap_CS_fsm_state168) | (1'b1 == ap_CS_fsm_state167) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state164) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state162) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state157) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) 
    | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 
    == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state4518)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state4517)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state4516)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state4515)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state4465)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state4367)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state4269)) | ((m_axi_gmem_0_RVALID 
    == 1'b0) & (1'b1 == ap_CS_fsm_state4171)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state4073)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state3975)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state3877)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state3779)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state3681)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state3583)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state3485)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state3387)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state3289)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state3191)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state3093)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state2995)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state2897)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state2799)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state2701)) 
    | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state2603)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state2505)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state2407)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state2309)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state2211)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state2113)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state2015)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state1917)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state1819)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state1721)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state1623)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state1525)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state1427)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state1329)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state1231)) | ((m_axi_gmem_0_RVALID == 1'b0) & 
    (1'b1 == ap_CS_fsm_state1133)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state1035)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state937)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state839)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state741)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state643)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state545)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state447)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state349)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state251)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state153)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state152)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state4447)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state4446)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state4445)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state4444)) | ((m_axi_gmem_0_ARREADY 
    == 1'b0) & (1'b1 == ap_CS_fsm_state4394)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state4296)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state4198)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state4100)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state4002)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state3904)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state3806)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state3708)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state3610)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state3512)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state3414)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state3316)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state3218)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state3120)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state3022)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == 
    ap_CS_fsm_state2924)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state2826)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state2728)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state2630)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state2532)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state2434)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state2336)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state2238)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state2140)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state2042)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state1944)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state1846)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state1748)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state1650)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state1552)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state1454)) 
    | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state1356)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state1258)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state1160)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state1062)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state964)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state866)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state768)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state670)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state572)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state474)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state376)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state278)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state180)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state82)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state81)) | ((m_axi_gmem_0_AWREADY == 1'b0) 
    & (1'b1 == ap_CS_fsm_state4448)) | ((m_axi_gmem_0_AWREADY == 1'b0) & (1'b1 == ap_CS_fsm_state75)))
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_6_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_6_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_18_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_17_2'.
Command       create_rtl_model done; 19.234 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 18 seconds. CPU system time: 1 seconds. Elapsed time: 20.104 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_17_2 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/vhdl/SABR_SABR_Pipeline_VITIS_LOOP_17_2 
Command       gen_rtl done; 2.18 sec.
Execute       gen_rtl SABR_Pipeline_VITIS_LOOP_17_2 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/verilog/SABR_SABR_Pipeline_VITIS_LOOP_17_2 
Command       gen_rtl done; 2.726 sec.
Execute       syn_report -csynth -model SABR_Pipeline_VITIS_LOOP_17_2 -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_17_2_csynth.rpt 
Execute         list_part -family xc7s15-cpga196-2 
Execute           ap_family_info -name xc7s15-cpga196-2 -data names 
Execute           ap_part_info -quiet -name xc7s15-cpga196-2 -data family 
Execute       syn_report -rtlxml -model SABR_Pipeline_VITIS_LOOP_17_2 -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/report/SABR_Pipeline_VITIS_LOOP_17_2_csynth.xml 
Execute         list_part -family xc7s15-cpga196-2 
Execute           ap_family_info -name xc7s15-cpga196-2 -data names 
Execute           ap_part_info -quiet -name xc7s15-cpga196-2 -data family 
Execute       syn_report -verbosereport -model SABR_Pipeline_VITIS_LOOP_17_2 -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_17_2.verbose.rpt 
Execute         list_part -family xc7s15-cpga196-2 
Execute           ap_family_info -name xc7s15-cpga196-2 -data names 
Execute           ap_part_info -quiet -name xc7s15-cpga196-2 -data family 
Command       syn_report done; 0.681 sec.
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_17_2 -f -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_17_2.adb 
Command       db_write done; 0.554 sec.
Execute       db_write -model SABR_Pipeline_VITIS_LOOP_17_2 -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR_Pipeline_VITIS_LOOP_17_2 -p C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_17_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SABR -top_prefix  -sub_prefix SABR_ -mg_file C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/sigma_init' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/alpha' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/beta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/rho' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/T' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SABR' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'S', 'V', 'S0', 'r', 'sigma_init', 'alpha', 'beta', 'rho', 'T', 'random_increments' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_6_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_31_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_57_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR'.
Command       create_rtl_model done; 0.118 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7 seconds. CPU system time: 2 seconds. Elapsed time: 8.179 seconds; current allocated memory: 1.139 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       gen_rtl SABR -istop -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/vhdl/SABR 
Execute       gen_rtl SABR -istop -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/verilog/SABR 
Execute       syn_report -csynth -model SABR -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/report/SABR_csynth.rpt 
Execute         list_part -family xc7s15-cpga196-2 
Execute           ap_family_info -name xc7s15-cpga196-2 -data names 
Execute           ap_part_info -quiet -name xc7s15-cpga196-2 -data family 
Execute       syn_report -rtlxml -model SABR -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/report/SABR_csynth.xml 
Execute         list_part -family xc7s15-cpga196-2 
Execute           ap_family_info -name xc7s15-cpga196-2 -data names 
Execute           ap_part_info -quiet -name xc7s15-cpga196-2 -data family 
Execute       syn_report -verbosereport -model SABR -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.verbose.rpt 
Execute         list_part -family xc7s15-cpga196-2 
Execute           ap_family_info -name xc7s15-cpga196-2 -data names 
Execute           ap_part_info -quiet -name xc7s15-cpga196-2 -data family 
Execute       db_write -model SABR -f -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.adb 
Execute       db_write -model SABR -bindview -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SABR -p C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR 
Execute       export_constraint_db -f -tool general -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.constraint.tcl 
Execute       syn_report -designview -model SABR -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.design.xml 
Command       syn_report done; 0.112 sec.
Execute       syn_report -csynthDesign -model SABR -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/report/csynth.rpt -MHOut C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7s15-cpga196-2 
Execute           ap_family_info -name xc7s15-cpga196-2 -data names 
Execute           ap_part_info -quiet -name xc7s15-cpga196-2 -data family 
Execute       syn_report -wcfg -model SABR -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model SABR -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.protoinst 
Execute       sc_get_clocks SABR 
Execute       sc_get_portdomain SABR 
INFO-FLOW: Model list for RTL component generation: SABR_Pipeline_VITIS_LOOP_12_1 pow_generic<double> SABR_Pipeline_VITIS_LOOP_17_2 SABR
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_12_1] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_12_1.compgen.tcl 
INFO-FLOW: Found component SABR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pow_generic_double_s] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/pow_generic_double_s.compgen.tcl 
INFO-FLOW: Found component SABR_mul_12s_80ns_90_5_0.
INFO-FLOW: Append model SABR_mul_12s_80ns_90_5_0
INFO-FLOW: Found component SABR_mul_13s_71s_71_5_0.
INFO-FLOW: Append model SABR_mul_13s_71s_71_5_0
INFO-FLOW: Found component SABR_mul_40ns_40ns_79_2_0.
INFO-FLOW: Append model SABR_mul_40ns_40ns_79_2_0
INFO-FLOW: Found component SABR_mul_43ns_36ns_79_2_0.
INFO-FLOW: Append model SABR_mul_43ns_36ns_79_2_0
INFO-FLOW: Found component SABR_mul_49ns_44ns_93_3_0.
INFO-FLOW: Append model SABR_mul_49ns_44ns_93_3_0
INFO-FLOW: Found component SABR_mul_50ns_50ns_99_3_0.
INFO-FLOW: Append model SABR_mul_50ns_50ns_99_3_0
INFO-FLOW: Found component SABR_mul_54s_6ns_54_3_0.
INFO-FLOW: Append model SABR_mul_54s_6ns_54_3_0
INFO-FLOW: Found component SABR_mul_73ns_6ns_79_5_0.
INFO-FLOW: Append model SABR_mul_73ns_6ns_79_5_0
INFO-FLOW: Found component SABR_mul_77ns_6ns_82_5_0.
INFO-FLOW: Append model SABR_mul_77ns_6ns_82_5_0
INFO-FLOW: Found component SABR_mul_78s_54s_131_5_0.
INFO-FLOW: Append model SABR_mul_78s_54s_131_5_0
INFO-FLOW: Found component SABR_mul_82ns_6ns_87_5_0.
INFO-FLOW: Append model SABR_mul_82ns_6ns_87_5_0
INFO-FLOW: Found component SABR_mul_83ns_6ns_89_5_0.
INFO-FLOW: Append model SABR_mul_83ns_6ns_89_5_0
INFO-FLOW: Found component SABR_mul_87ns_6ns_92_5_0.
INFO-FLOW: Append model SABR_mul_87ns_6ns_92_5_0
INFO-FLOW: Found component SABR_mul_92ns_6ns_97_5_0.
INFO-FLOW: Append model SABR_mul_92ns_6ns_97_5_0
INFO-FLOW: Found component SABR_mul_71ns_4ns_75_5_0.
INFO-FLOW: Append model SABR_mul_71ns_4ns_75_5_0
INFO-FLOW: Found component SABR_bitselect_1ns_52ns_32s_1_1_0.
INFO-FLOW: Append model SABR_bitselect_1ns_52ns_32s_1_1_0
INFO-FLOW: Found component SABR_sparsemux_7_2_1_1_0.
INFO-FLOW: Append model SABR_sparsemux_7_2_1_1_0
INFO-FLOW: Found component SABR_sparsemux_19_8_64_1_0.
INFO-FLOW: Append model SABR_sparsemux_19_8_64_1_0
INFO-FLOW: Found component SABR_mac_muladd_16s_15ns_19s_31_4_0.
INFO-FLOW: Append model SABR_mac_muladd_16s_15ns_19s_31_4_0
INFO-FLOW: Found component SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.
INFO-FLOW: Append model SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb
INFO-FLOW: Found component SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud.
INFO-FLOW: Append model SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud
INFO-FLOW: Found component SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe.
INFO-FLOW: Append model SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe
INFO-FLOW: Found component SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg.
INFO-FLOW: Append model SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg
INFO-FLOW: Found component SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.
INFO-FLOW: Append model SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi
INFO-FLOW: Found component SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j.
INFO-FLOW: Append model SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j
INFO-FLOW: Found component SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi.
INFO-FLOW: Append model SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi
INFO-FLOW: Found component SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs.
INFO-FLOW: Append model SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs
INFO-FLOW: Found component SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC.
INFO-FLOW: Append model SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC
INFO-FLOW: Found component SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM.
INFO-FLOW: Append model SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM
INFO-FLOW: Found component SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW.
INFO-FLOW: Append model SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW
INFO-FLOW: Found component SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6.
INFO-FLOW: Append model SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6
INFO-FLOW: Handling components in module [SABR_Pipeline_VITIS_LOOP_17_2] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_17_2.compgen.tcl 
INFO-FLOW: Found component SABR_dadd_64ns_64ns_64_6_full_dsp_1.
INFO-FLOW: Append model SABR_dadd_64ns_64ns_64_6_full_dsp_1
INFO-FLOW: Found component SABR_dmul_64ns_64ns_64_6_max_dsp_1.
INFO-FLOW: Append model SABR_dmul_64ns_64ns_64_6_max_dsp_1
INFO-FLOW: Found component SABR_dexp_64ns_64ns_64_18_full_dsp_1.
INFO-FLOW: Append model SABR_dexp_64ns_64ns_64_18_full_dsp_1
INFO-FLOW: Handling components in module [SABR] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.compgen.tcl 
INFO-FLOW: Found component SABR_dadddsub_64ns_64ns_64_6_full_dsp_1.
INFO-FLOW: Append model SABR_dadddsub_64ns_64ns_64_6_full_dsp_1
INFO-FLOW: Found component SABR_dmul_64ns_64ns_64_6_max_dsp_1.
INFO-FLOW: Append model SABR_dmul_64ns_64ns_64_6_max_dsp_1
INFO-FLOW: Found component SABR_dmul_64ns_64ns_64_6_max_dsp_1.
INFO-FLOW: Append model SABR_dmul_64ns_64ns_64_6_max_dsp_1
INFO-FLOW: Found component SABR_ddiv_64ns_64ns_64_31_no_dsp_1.
INFO-FLOW: Append model SABR_ddiv_64ns_64ns_64_31_no_dsp_1
INFO-FLOW: Found component SABR_dsqrt_64ns_64ns_64_57_no_dsp_1.
INFO-FLOW: Append model SABR_dsqrt_64ns_64ns_64_57_no_dsp_1
INFO-FLOW: Found component SABR_gmem_m_axi.
INFO-FLOW: Append model SABR_gmem_m_axi
INFO-FLOW: Found component SABR_control_s_axi.
INFO-FLOW: Append model SABR_control_s_axi
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_12_1
INFO-FLOW: Append model pow_generic_double_s
INFO-FLOW: Append model SABR_Pipeline_VITIS_LOOP_17_2
INFO-FLOW: Append model SABR
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: SABR_flow_control_loop_pipe_sequential_init SABR_mul_12s_80ns_90_5_0 SABR_mul_13s_71s_71_5_0 SABR_mul_40ns_40ns_79_2_0 SABR_mul_43ns_36ns_79_2_0 SABR_mul_49ns_44ns_93_3_0 SABR_mul_50ns_50ns_99_3_0 SABR_mul_54s_6ns_54_3_0 SABR_mul_73ns_6ns_79_5_0 SABR_mul_77ns_6ns_82_5_0 SABR_mul_78s_54s_131_5_0 SABR_mul_82ns_6ns_87_5_0 SABR_mul_83ns_6ns_89_5_0 SABR_mul_87ns_6ns_92_5_0 SABR_mul_92ns_6ns_97_5_0 SABR_mul_71ns_4ns_75_5_0 SABR_bitselect_1ns_52ns_32s_1_1_0 SABR_sparsemux_7_2_1_1_0 SABR_sparsemux_19_8_64_1_0 SABR_mac_muladd_16s_15ns_19s_31_4_0 SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6 SABR_dadd_64ns_64ns_64_6_full_dsp_1 SABR_dmul_64ns_64ns_64_6_max_dsp_1 SABR_dexp_64ns_64ns_64_18_full_dsp_1 SABR_dadddsub_64ns_64ns_64_6_full_dsp_1 SABR_dmul_64ns_64ns_64_6_max_dsp_1 SABR_dmul_64ns_64ns_64_6_max_dsp_1 SABR_ddiv_64ns_64ns_64_31_no_dsp_1 SABR_dsqrt_64ns_64ns_64_57_no_dsp_1 SABR_gmem_m_axi SABR_control_s_axi SABR_Pipeline_VITIS_LOOP_12_1 pow_generic_double_s SABR_Pipeline_VITIS_LOOP_17_2 SABR
INFO-FLOW: Generating C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model SABR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SABR_mul_12s_80ns_90_5_0
INFO-FLOW: To file: write model SABR_mul_13s_71s_71_5_0
INFO-FLOW: To file: write model SABR_mul_40ns_40ns_79_2_0
INFO-FLOW: To file: write model SABR_mul_43ns_36ns_79_2_0
INFO-FLOW: To file: write model SABR_mul_49ns_44ns_93_3_0
INFO-FLOW: To file: write model SABR_mul_50ns_50ns_99_3_0
INFO-FLOW: To file: write model SABR_mul_54s_6ns_54_3_0
INFO-FLOW: To file: write model SABR_mul_73ns_6ns_79_5_0
INFO-FLOW: To file: write model SABR_mul_77ns_6ns_82_5_0
INFO-FLOW: To file: write model SABR_mul_78s_54s_131_5_0
INFO-FLOW: To file: write model SABR_mul_82ns_6ns_87_5_0
INFO-FLOW: To file: write model SABR_mul_83ns_6ns_89_5_0
INFO-FLOW: To file: write model SABR_mul_87ns_6ns_92_5_0
INFO-FLOW: To file: write model SABR_mul_92ns_6ns_97_5_0
INFO-FLOW: To file: write model SABR_mul_71ns_4ns_75_5_0
INFO-FLOW: To file: write model SABR_bitselect_1ns_52ns_32s_1_1_0
INFO-FLOW: To file: write model SABR_sparsemux_7_2_1_1_0
INFO-FLOW: To file: write model SABR_sparsemux_19_8_64_1_0
INFO-FLOW: To file: write model SABR_mac_muladd_16s_15ns_19s_31_4_0
INFO-FLOW: To file: write model SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb
INFO-FLOW: To file: write model SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud
INFO-FLOW: To file: write model SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe
INFO-FLOW: To file: write model SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg
INFO-FLOW: To file: write model SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi
INFO-FLOW: To file: write model SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j
INFO-FLOW: To file: write model SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi
INFO-FLOW: To file: write model SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs
INFO-FLOW: To file: write model SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC
INFO-FLOW: To file: write model SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM
INFO-FLOW: To file: write model SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW
INFO-FLOW: To file: write model SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6
INFO-FLOW: To file: write model SABR_dadd_64ns_64ns_64_6_full_dsp_1
INFO-FLOW: To file: write model SABR_dmul_64ns_64ns_64_6_max_dsp_1
INFO-FLOW: To file: write model SABR_dexp_64ns_64ns_64_18_full_dsp_1
INFO-FLOW: To file: write model SABR_dadddsub_64ns_64ns_64_6_full_dsp_1
INFO-FLOW: To file: write model SABR_dmul_64ns_64ns_64_6_max_dsp_1
INFO-FLOW: To file: write model SABR_dmul_64ns_64ns_64_6_max_dsp_1
INFO-FLOW: To file: write model SABR_ddiv_64ns_64ns_64_31_no_dsp_1
INFO-FLOW: To file: write model SABR_dsqrt_64ns_64ns_64_57_no_dsp_1
INFO-FLOW: To file: write model SABR_gmem_m_axi
INFO-FLOW: To file: write model SABR_control_s_axi
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_12_1
INFO-FLOW: To file: write model pow_generic_double_s
INFO-FLOW: To file: write model SABR_Pipeline_VITIS_LOOP_17_2
INFO-FLOW: To file: write model SABR
INFO-FLOW: Generating C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=8.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/vhdl' dstVlogDir='C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/vlog' tclDir='C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db' modelList='SABR_flow_control_loop_pipe_sequential_init
SABR_mul_12s_80ns_90_5_0
SABR_mul_13s_71s_71_5_0
SABR_mul_40ns_40ns_79_2_0
SABR_mul_43ns_36ns_79_2_0
SABR_mul_49ns_44ns_93_3_0
SABR_mul_50ns_50ns_99_3_0
SABR_mul_54s_6ns_54_3_0
SABR_mul_73ns_6ns_79_5_0
SABR_mul_77ns_6ns_82_5_0
SABR_mul_78s_54s_131_5_0
SABR_mul_82ns_6ns_87_5_0
SABR_mul_83ns_6ns_89_5_0
SABR_mul_87ns_6ns_92_5_0
SABR_mul_92ns_6ns_97_5_0
SABR_mul_71ns_4ns_75_5_0
SABR_bitselect_1ns_52ns_32s_1_1_0
SABR_sparsemux_7_2_1_1_0
SABR_sparsemux_19_8_64_1_0
SABR_mac_muladd_16s_15ns_19s_31_4_0
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6
SABR_dadd_64ns_64ns_64_6_full_dsp_1
SABR_dmul_64ns_64ns_64_6_max_dsp_1
SABR_dexp_64ns_64ns_64_18_full_dsp_1
SABR_dadddsub_64ns_64ns_64_6_full_dsp_1
SABR_dmul_64ns_64ns_64_6_max_dsp_1
SABR_dmul_64ns_64ns_64_6_max_dsp_1
SABR_ddiv_64ns_64ns_64_31_no_dsp_1
SABR_dsqrt_64ns_64ns_64_57_no_dsp_1
SABR_gmem_m_axi
SABR_control_s_axi
SABR_Pipeline_VITIS_LOOP_12_1
pow_generic_double_s
SABR_Pipeline_VITIS_LOOP_17_2
SABR
' expOnly='0'
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7s15-cpga196-2 -data names -quiet 
Execute       ap_part_info -name xc7s15-cpga196-2 -data info -quiet 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_12_1.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/pow_generic_double_s.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_17_2.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.731 seconds; current allocated memory: 1.139 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='SABR_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='SABR_flow_control_loop_pipe_sequential_init
SABR_mul_12s_80ns_90_5_0
SABR_mul_13s_71s_71_5_0
SABR_mul_40ns_40ns_79_2_0
SABR_mul_43ns_36ns_79_2_0
SABR_mul_49ns_44ns_93_3_0
SABR_mul_50ns_50ns_99_3_0
SABR_mul_54s_6ns_54_3_0
SABR_mul_73ns_6ns_79_5_0
SABR_mul_77ns_6ns_82_5_0
SABR_mul_78s_54s_131_5_0
SABR_mul_82ns_6ns_87_5_0
SABR_mul_83ns_6ns_89_5_0
SABR_mul_87ns_6ns_92_5_0
SABR_mul_92ns_6ns_97_5_0
SABR_mul_71ns_4ns_75_5_0
SABR_bitselect_1ns_52ns_32s_1_1_0
SABR_sparsemux_7_2_1_1_0
SABR_sparsemux_19_8_64_1_0
SABR_mac_muladd_16s_15ns_19s_31_4_0
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6
SABR_dadd_64ns_64ns_64_6_full_dsp_1
SABR_dmul_64ns_64ns_64_6_max_dsp_1
SABR_dexp_64ns_64ns_64_18_full_dsp_1
SABR_dadddsub_64ns_64ns_64_6_full_dsp_1
SABR_dmul_64ns_64ns_64_6_max_dsp_1
SABR_dmul_64ns_64ns_64_6_max_dsp_1
SABR_ddiv_64ns_64ns_64_31_no_dsp_1
SABR_dsqrt_64ns_64ns_64_57_no_dsp_1
SABR_gmem_m_axi
SABR_control_s_axi
SABR_Pipeline_VITIS_LOOP_12_1
pow_generic_double_s
SABR_Pipeline_VITIS_LOOP_17_2
SABR
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.compgen.dataonly.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.compgen.dataonly.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.compgen.dataonly.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_12_1.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/pow_generic_double_s.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_17_2.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7s15-cpga196-2 -data names -quiet 
Execute       ap_part_info -name xc7s15-cpga196-2 -data info -quiet 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.constraint.tcl 
Execute       sc_get_clocks SABR 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/misc/SABR_dadd_64ns_64ns_64_6_full_dsp_1_ip.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/misc/SABR_dadddsub_64ns_64ns_64_6_full_dsp_1_ip.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/misc/SABR_ddiv_64ns_64ns_64_31_no_dsp_1_ip.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/misc/SABR_dexp_64ns_64ns_64_18_full_dsp_1_ip.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/misc/SABR_dmul_64ns_64ns_64_6_max_dsp_1_ip.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/misc/SABR_dsqrt_64ns_64ns_64_57_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 30 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST SABR MODULE2INSTS {SABR SABR SABR_Pipeline_VITIS_LOOP_12_1 grp_SABR_Pipeline_VITIS_LOOP_12_1_fu_184 SABR_Pipeline_VITIS_LOOP_17_2 grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194 pow_generic_double_s grp_pow_generic_double_s_fu_920} INST2MODULE {SABR SABR grp_SABR_Pipeline_VITIS_LOOP_12_1_fu_184 SABR_Pipeline_VITIS_LOOP_12_1 grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194 SABR_Pipeline_VITIS_LOOP_17_2 grp_pow_generic_double_s_fu_920 pow_generic_double_s} INSTDATA {SABR {DEPTH 1 CHILDREN {grp_SABR_Pipeline_VITIS_LOOP_12_1_fu_184 grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194}} grp_SABR_Pipeline_VITIS_LOOP_12_1_fu_184 {DEPTH 2 CHILDREN {}} grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_920} grp_pow_generic_double_s_fu_920 {DEPTH 3 CHILDREN {}}} MODULEDATA {SABR_Pipeline_VITIS_LOOP_12_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln12_fu_178_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:12 VARIABLE icmp_ln12 LOOP VITIS_LOOP_12_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_fu_184_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:12 VARIABLE add_ln12 LOOP VITIS_LOOP_12_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln13_fu_208_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:13 VARIABLE icmp_ln13 LOOP VITIS_LOOP_12_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln13_fu_252_p3 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:13 VARIABLE select_ln13 LOOP VITIS_LOOP_12_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_fu_214_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:13 VARIABLE add_ln13 LOOP VITIS_LOOP_12_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_fu_220_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:14 VARIABLE add_ln14 LOOP VITIS_LOOP_12_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln14_fu_315_p3 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:14 VARIABLE select_ln14 LOOP VITIS_LOOP_12_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} pow_generic_double_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME b_exp_fu_1323_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486} VARIABLE b_exp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_exp_fu_1922_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486} VARIABLE m_exp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME y_is_0_fu_1616_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:334} VARIABLE y_is_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln340_fu_1329_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:340} VARIABLE icmp_ln340 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln340_1_fu_709_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:340} VARIABLE icmp_ln340_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME x_is_1_fu_1335_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:340} VARIABLE x_is_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln341_fu_1622_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:341} VARIABLE xor_ln341 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME x_is_p1_fu_1627_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:341} VARIABLE x_is_p1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME x_is_n1_fu_1632_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:342} VARIABLE x_is_n1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln18_fu_1636_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_isinf.h:18} VARIABLE icmp_ln18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln18_1_fu_1642_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_isinf.h:18} VARIABLE icmp_ln18_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME y_is_inf_fu_1648_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_isinf.h:18} VARIABLE y_is_inf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln18_2_fu_1654_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18} VARIABLE icmp_ln18_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME y_is_NaN_fu_1927_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18} VARIABLE y_is_NaN LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln18_3_fu_1340_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18} VARIABLE icmp_ln18_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln18_4_fu_714_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18} VARIABLE icmp_ln18_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME x_is_NaN_fu_1931_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18} VARIABLE x_is_NaN LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME x_is_0_fu_1345_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:350} VARIABLE x_is_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME x_is_inf_fu_1660_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_isinf.h:18} VARIABLE x_is_inf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln357_fu_1664_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:357} VARIABLE or_ln357 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln357_fu_1669_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:357} VARIABLE xor_ln357 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME x_is_neg_fu_1675_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:357} VARIABLE x_is_neg LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln372_fu_1935_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:372} VARIABLE icmp_ln372 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln373_fu_1690_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373} VARIABLE add_ln373 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln373_fu_1700_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373} VARIABLE lshr_ln373 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln373_1_fu_1706_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373} VARIABLE and_ln373_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln373_fu_1712_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373} VARIABLE icmp_ln373 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln373_fu_1949_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373} VARIABLE or_ln373 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln373_fu_1955_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373} VARIABLE xor_ln373 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_1_1_0_U22 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373} VARIABLE y_is_int LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln378_fu_1718_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378} VARIABLE and_ln378 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln378_fu_1724_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378} VARIABLE or_ln378 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln378_1_fu_1730_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378} VARIABLE or_ln378_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln386_fu_1988_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386} VARIABLE or_ln386 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln386_fu_1993_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386} VARIABLE xor_ln386 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln386_fu_1999_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386} VARIABLE and_ln386 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln386_1_fu_2004_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386} VARIABLE or_ln386_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln386_2_fu_2010_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386} VARIABLE or_ln386_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME y_is_pos_fu_1736_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:413} VARIABLE y_is_pos LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME y_is_pinf_fu_1742_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:413} VARIABLE y_is_pinf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME y_is_ninf_fu_1748_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:414} VARIABLE y_is_ninf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME x_abs_greater_1_fu_1754_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:416} VARIABLE x_abs_greater_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln421_fu_2056_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:421} VARIABLE icmp_ln421 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln422_fu_2061_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422} VARIABLE icmp_ln422 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln422_1_fu_2066_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422} VARIABLE icmp_ln422_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln422_fu_1759_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422} VARIABLE sub_ln422 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE bitselect PRAGMA {} RTLNAME bitselect_1ns_52ns_32s_1_1_0_U21 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422} VARIABLE y_is_odd LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op bitselect} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln421_fu_2071_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:421} VARIABLE xor_ln421 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln422_fu_2077_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422} VARIABLE and_ln422 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln422_1_fu_2083_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422} VARIABLE and_ln422_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_1_1_0_U23 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422} VARIABLE y_is_odd_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME r_sign_fu_2116_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:424} VARIABLE r_sign LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln431_fu_1777_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431} VARIABLE and_ln431 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln431_1_fu_1783_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431} VARIABLE and_ln431_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln431_2_fu_1788_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431} VARIABLE and_ln431_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln431_3_fu_1794_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431} VARIABLE and_ln431_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln431_fu_1799_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431} VARIABLE or_ln431 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln431_1_fu_1805_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431} VARIABLE or_ln431_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln431_2_fu_1811_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431} VARIABLE or_ln431_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln431_fu_2691_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431} VARIABLE xor_ln431 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln438_fu_1817_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438} VARIABLE and_ln438 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln438_1_fu_1822_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438} VARIABLE and_ln438_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln438_2_fu_1828_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438} VARIABLE and_ln438_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln438_3_fu_1833_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438} VARIABLE and_ln438_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln438_fu_1839_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438} VARIABLE or_ln438 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln438_1_fu_1845_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438} VARIABLE or_ln438_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln438_2_fu_1851_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438} VARIABLE or_ln438_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln438_fu_2696_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438} VARIABLE xor_ln438 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME b_exp_1_fu_1358_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:486} VARIABLE b_exp_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME b_frac_2_fu_739_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:484} VARIABLE b_frac_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME b_exp_2_fu_1364_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:484} VARIABLE b_exp_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_12s_80ns_90_5_0_U6 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:494} VARIABLE Elog2 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_54s_6ns_54_3_0_U12 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:516} VARIABLE mul_ln516 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln42_fu_814_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:42} VARIABLE select_ln42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_71ns_4ns_75_5_0_U20 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44} VARIABLE mul_ln44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_73ns_6ns_79_5_0_U13 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44} VARIABLE mul_ln44_1 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_83ns_6ns_89_5_0_U17 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44} VARIABLE mul_ln44_2 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_92ns_6ns_97_5_0_U19 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44} VARIABLE mul_ln44_3 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_87ns_6ns_92_5_0_U18 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44} VARIABLE mul_ln44_4 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_82ns_6ns_87_5_0_U16 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44} VARIABLE mul_ln44_5 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_77ns_6ns_82_5_0_U14 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44} VARIABLE mul_ln44_6 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln209_fu_1509_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209} VARIABLE add_ln209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln209_1_fu_1515_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209} VARIABLE add_ln209_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln209_4_fu_1480_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209} VARIABLE add_ln209_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40ns_40ns_79_2_0_U8 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522} VARIABLE mul_ln522 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln522_fu_1573_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522} VARIABLE sub_ln522 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME e_frac_1_fu_1908_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:537} VARIABLE e_frac_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_frac_2_fu_1914_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:537} VARIABLE e_frac_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_78s_54s_131_5_0_U15 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539} VARIABLE m_frac_l LOOP {} BUNDLEDNAME {} DSP 15 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln545_fu_2024_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545} VARIABLE sub_ln545 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln545_fu_2121_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545} VARIABLE select_ln545 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln545_fu_2134_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545} VARIABLE ashr_ln545 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln545_fu_2139_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545} VARIABLE shl_ln545 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_fix_l_fu_2152_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545} VARIABLE m_fix_l LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln546_fu_2245_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546} VARIABLE shl_ln546 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln546_fu_2250_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546} VARIABLE ashr_ln546 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_fix_back_fu_2255_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546} VARIABLE m_fix_back LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln552_fu_2166_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:552} VARIABLE shl_ln552 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln553_fu_2041_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553} VARIABLE select_ln553 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln553_fu_2178_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553} VARIABLE shl_ln553 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln553_fu_2183_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553} VARIABLE ashr_ln553 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln553_1_fu_2188_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553} VARIABLE select_ln553_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_fix_0_in_in_v_v_fu_2195_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373} VARIABLE m_fix_0_in_in_v_v LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_19s_31_4_0_U25 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563} VARIABLE mul_ln563 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_19s_31_4_0_U25 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563} VARIABLE add_ln563 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln563_fu_2299_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563} VARIABLE icmp_ln563 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln563_1_fu_2305_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563} VARIABLE add_ln563_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln563_fu_2311_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563} VARIABLE select_ln563 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME r_exp_fu_2319_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563} VARIABLE r_exp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_13s_71s_71_5_0_U7 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568} VARIABLE mul_ln568 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln574_fu_2341_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:574} VARIABLE sub_ln574 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp_Z4_m_1_fu_2416_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:250} VARIABLE exp_Z4_m_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_43ns_36ns_79_2_0_U9 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:258} VARIABLE mul_ln258 LOOP {} BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln261_fu_2459_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:261} VARIABLE add_ln261 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp_Z2P_m_1_fu_2468_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:261} VARIABLE exp_Z2P_m_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_49ns_44ns_93_3_0_U10 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277} VARIABLE mul_ln277 LOOP {} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln280_fu_2532_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280} VARIABLE add_ln280 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp_Z1P_m_1_l_fu_2541_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280} VARIABLE exp_Z1P_m_1_l LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln616_fu_2575_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616} VARIABLE add_ln616 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_50ns_50ns_99_3_0_U11 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616} VARIABLE mul_ln616 LOOP {} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln616_1_fu_2590_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616} VARIABLE add_ln616_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_exp_1_fu_2604_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:624} VARIABLE r_exp_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME r_exp_2_fu_2609_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:622} VARIABLE r_exp_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln628_fu_2275_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628} VARIABLE icmp_ln628 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln628_fu_2616_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628} VARIABLE and_ln628 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln628_1_fu_2630_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628} VARIABLE icmp_ln628_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln628_fu_2636_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628} VARIABLE or_ln628 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln645_fu_2642_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645} VARIABLE icmp_ln645 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_sig_fu_2668_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:622} VARIABLE out_sig LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_exp_fu_2723_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:657} VARIABLE out_exp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln386_3_fu_2740_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386} VARIABLE or_ln386_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln386_1_fu_2744_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386} VARIABLE xor_ln386_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln342_fu_2750_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:342} VARIABLE and_ln342 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln386_2_fu_2755_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386} VARIABLE xor_ln386_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln386_1_fu_2760_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386} VARIABLE and_ln386_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln342_fu_2765_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:342} VARIABLE xor_ln342 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln342_1_fu_2770_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:342} VARIABLE and_ln342_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln431_4_fu_2776_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431} VARIABLE and_ln431_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln431_5_fu_2781_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431} VARIABLE and_ln431_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln438_4_fu_2787_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438} VARIABLE and_ln438_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln438_5_fu_2792_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438} VARIABLE and_ln438_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln628_1_fu_2798_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628} VARIABLE and_ln628_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln629_fu_2803_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:629} VARIABLE and_ln629 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln629_fu_2808_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:629} VARIABLE xor_ln629 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln629_1_fu_2813_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:629} VARIABLE and_ln629_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln628_fu_2819_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628} VARIABLE xor_ln628 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln645_fu_2824_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645} VARIABLE and_ln645 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln645_1_fu_2829_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645} VARIABLE and_ln645_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_19_8_64_1_0_U24 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:497} VARIABLE retval_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log0_lut_table_array_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log0_lut_table_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {109 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {105 16 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {102 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {97 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {92 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {87 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {82 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {77 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {58 256 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {26 256 1} STORAGEUSAGE rom_2p DISPNAME {bind_storage rom_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {42 256 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 85 BRAM 30 URAM 0}} SABR_Pipeline_VITIS_LOOP_17_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln17_fu_1114_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:17 VARIABLE icmp_ln17 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_1120_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:17 VARIABLE add_ln17 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_1138_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:17 VARIABLE empty LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_317_fu_1143_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:17 VARIABLE empty_317 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln24_fu_1202_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE lshr_ln24 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln24_1_fu_1284_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE lshr_ln24_1 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_97_fu_1229_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_97 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_1239_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln21_fu_1308_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE lshr_ln21 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul9 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul5 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U65 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 5 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_6_full_dsp_1_U60 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE x_assign_1 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U66 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:25 VARIABLE tmp_13 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_1_fu_1335_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_1 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_2_fu_1344_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_2 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln21_1_fu_1384_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE lshr_ln21_1 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul33_1 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul38_1 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U65 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul39_1 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 5 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_6_full_dsp_1_U60 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE x_assign_2 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U66 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:25 VARIABLE tmp_15 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_3_fu_1411_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_3 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_4_fu_1420_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_4 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln21_2_fu_1460_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE lshr_ln21_2 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul33_2 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul38_2 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U65 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul39_2 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 5 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_6_full_dsp_1_U60 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE x_assign_3 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U66 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:25 VARIABLE tmp_17 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_5_fu_1487_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_5 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_6_fu_1496_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_6 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln21_3_fu_1536_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE lshr_ln21_3 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul33_3 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul38_3 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U65 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul39_3 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 5 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_6_full_dsp_1_U60 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE x_assign_4 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U66 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:25 VARIABLE tmp_19 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_7_fu_1563_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_7 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_8_fu_1572_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_8 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln21_4_fu_1612_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE lshr_ln21_4 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul33_4 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul38_4 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U65 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul39_4 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 5 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_6_full_dsp_1_U60 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE x_assign_5 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U66 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:25 VARIABLE tmp_21 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_9_fu_1639_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_9 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_10_fu_1648_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_10 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln21_5_fu_1688_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE lshr_ln21_5 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul33_5 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul38_5 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U65 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul39_5 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 5 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_6_full_dsp_1_U60 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE x_assign_6 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U66 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:25 VARIABLE tmp_23 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_11_fu_1715_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_11 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_12_fu_1724_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_12 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln21_6_fu_1764_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE lshr_ln21_6 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul33_6 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul38_6 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U65 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul39_6 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 5 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_6_full_dsp_1_U60 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE x_assign_7 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U66 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:25 VARIABLE tmp_25 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_13_fu_1791_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_13 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_14_fu_1800_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_14 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln21_7_fu_1840_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE lshr_ln21_7 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul33_7 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul38_7 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U65 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul39_7 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 5 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_6_full_dsp_1_U60 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE x_assign_8 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U66 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:25 VARIABLE tmp_27 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_15_fu_1867_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_15 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_16_fu_1876_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_16 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln21_8_fu_1916_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE lshr_ln21_8 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul33_8 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul38_8 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U65 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul39_8 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 5 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_6_full_dsp_1_U60 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE x_assign_9 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U66 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:25 VARIABLE tmp_29 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_17_fu_1943_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_17 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_18_fu_1952_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_18 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln21_9_fu_1992_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE lshr_ln21_9 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul33_9 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul38_9 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U65 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul39_9 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 5 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_6_full_dsp_1_U60 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE x_assign_s LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U66 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:25 VARIABLE tmp_31 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_19_fu_2019_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_19 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_20_fu_2028_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_20 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln21_10_fu_2068_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE lshr_ln21_10 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul33_s LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul38_s LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U65 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul39_s LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 5 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_6_full_dsp_1_U60 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE x_assign_10 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U66 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:25 VARIABLE tmp_33 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_21_fu_2095_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_21 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_22_fu_2104_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_22 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln21_11_fu_2144_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE lshr_ln21_11 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul33_10 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul38_10 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U65 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul39_10 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 5 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_6_full_dsp_1_U60 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE x_assign_11 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U66 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:25 VARIABLE tmp_35 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_23_fu_2171_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_23 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_24_fu_2180_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_24 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln21_12_fu_2220_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE lshr_ln21_12 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul33_11 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul38_11 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U65 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul39_11 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 5 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_6_full_dsp_1_U60 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE x_assign_12 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U66 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:25 VARIABLE tmp_37 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_25_fu_2247_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_25 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_26_fu_2256_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_26 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln21_13_fu_2296_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE lshr_ln21_13 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul33_12 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul38_12 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U65 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul39_12 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 5 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_6_full_dsp_1_U60 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE x_assign_13 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U66 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:25 VARIABLE tmp_39 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_27_fu_2323_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_27 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_28_fu_2332_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_28 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln21_14_fu_2372_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE lshr_ln21_14 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul33_13 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul38_13 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U65 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul39_13 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 5 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_6_full_dsp_1_U60 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE x_assign_14 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U66 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:25 VARIABLE tmp_41 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_29_fu_2399_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_29 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_30_fu_2408_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_30 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln21_15_fu_2448_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE lshr_ln21_15 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul33_14 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul38_14 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U65 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul39_14 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 5 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_6_full_dsp_1_U60 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE x_assign_15 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U66 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:25 VARIABLE tmp_43 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_31_fu_2475_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_31 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_32_fu_2484_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_32 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln21_16_fu_2524_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE lshr_ln21_16 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul33_15 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul38_15 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U65 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul39_15 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 5 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_6_full_dsp_1_U60 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE x_assign_16 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U66 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:25 VARIABLE tmp_45 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_33_fu_2551_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_33 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_34_fu_2560_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_34 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln21_17_fu_2600_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE lshr_ln21_17 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul33_16 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul38_16 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U65 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul39_16 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 5 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_6_full_dsp_1_U60 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE x_assign_17 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U66 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:25 VARIABLE tmp_47 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_35_fu_2627_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_35 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_36_fu_2636_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_36 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln21_18_fu_2676_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE lshr_ln21_18 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul33_17 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul38_17 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U65 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul39_17 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 5 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_6_full_dsp_1_U60 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE x_assign_18 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U66 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:25 VARIABLE tmp_49 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_37_fu_2703_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_37 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_38_fu_2712_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_38 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln21_19_fu_2752_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE lshr_ln21_19 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul33_18 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul38_18 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U65 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul39_18 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 5 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_6_full_dsp_1_U60 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE x_assign_19 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U66 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:25 VARIABLE tmp_51 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_39_fu_2779_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_39 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_40_fu_2788_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_40 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln21_20_fu_2828_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE lshr_ln21_20 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul33_19 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul38_19 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U65 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul39_19 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 5 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_6_full_dsp_1_U60 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE x_assign_20 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U66 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:25 VARIABLE tmp_53 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_41_fu_2855_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_41 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_42_fu_2864_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_42 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln21_21_fu_2904_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE lshr_ln21_21 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul33_20 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul38_20 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U65 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul39_20 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 5 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_6_full_dsp_1_U60 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE x_assign_21 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U66 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:25 VARIABLE tmp_55 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_43_fu_2931_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_43 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_44_fu_2940_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_44 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln21_22_fu_2980_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE lshr_ln21_22 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul33_21 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul38_21 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U65 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul39_21 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 5 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_6_full_dsp_1_U60 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE x_assign_22 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U66 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:25 VARIABLE tmp_57 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_45_fu_3007_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_45 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_46_fu_3016_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_46 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln21_23_fu_3056_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE lshr_ln21_23 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul33_22 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul38_22 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U65 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul39_22 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 5 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_6_full_dsp_1_U60 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE x_assign_23 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U66 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:25 VARIABLE tmp_59 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_47_fu_3083_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_47 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_48_fu_3092_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_48 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln21_24_fu_3132_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE lshr_ln21_24 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul33_23 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul38_23 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U65 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul39_23 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 5 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_6_full_dsp_1_U60 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE x_assign_24 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U66 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:25 VARIABLE tmp_61 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_49_fu_3159_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_49 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_50_fu_3168_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_50 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln21_25_fu_3208_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE lshr_ln21_25 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul33_24 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul38_24 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U65 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul39_24 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 5 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_6_full_dsp_1_U60 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE x_assign_25 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U66 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:25 VARIABLE tmp_63 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_51_fu_3235_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_51 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_52_fu_3244_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_52 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln21_26_fu_3284_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE lshr_ln21_26 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul33_25 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul38_25 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U65 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul39_25 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 5 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_6_full_dsp_1_U60 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE x_assign_26 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U66 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:25 VARIABLE tmp_65 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_53_fu_3311_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_53 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_54_fu_3320_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_54 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln21_27_fu_3360_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE lshr_ln21_27 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul33_26 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul38_26 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U65 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul39_26 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 5 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_6_full_dsp_1_U60 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE x_assign_27 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U66 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:25 VARIABLE tmp_67 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_55_fu_3387_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_55 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_56_fu_3396_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_56 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln21_28_fu_3436_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE lshr_ln21_28 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul33_27 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul38_27 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U65 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul39_27 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 5 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_6_full_dsp_1_U60 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE x_assign_28 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U66 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:25 VARIABLE tmp_69 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_57_fu_3463_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_57 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_58_fu_3472_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_58 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln21_29_fu_3512_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE lshr_ln21_29 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul33_28 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul38_28 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U65 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul39_28 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 5 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_6_full_dsp_1_U60 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE x_assign_29 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U66 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:25 VARIABLE tmp_71 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_59_fu_3539_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_59 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_60_fu_3548_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_60 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln21_30_fu_3588_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE lshr_ln21_30 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul33_29 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul38_29 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U65 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul39_29 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 5 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_6_full_dsp_1_U60 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE x_assign_30 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U66 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:25 VARIABLE tmp_73 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_61_fu_3615_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_61 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_62_fu_3624_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_62 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln21_31_fu_3664_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE lshr_ln21_31 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul33_30 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul38_30 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U65 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul39_30 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 5 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_6_full_dsp_1_U60 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE x_assign_31 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U66 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:25 VARIABLE tmp_75 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_63_fu_3691_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_63 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_64_fu_3700_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_64 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln21_32_fu_3740_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE lshr_ln21_32 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul33_31 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul38_31 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U65 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul39_31 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 5 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_6_full_dsp_1_U60 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE x_assign_32 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U66 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:25 VARIABLE tmp_77 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_65_fu_3767_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_65 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_66_fu_3776_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_66 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln21_33_fu_3816_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE lshr_ln21_33 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul33_32 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul38_32 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U65 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul39_32 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 5 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_6_full_dsp_1_U60 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE x_assign_33 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U66 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:25 VARIABLE tmp_79 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_67_fu_3843_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_67 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_68_fu_3852_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_68 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln21_34_fu_3892_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE lshr_ln21_34 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul33_33 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul38_33 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U65 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul39_33 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 5 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_6_full_dsp_1_U60 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE x_assign_34 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U66 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:25 VARIABLE tmp_81 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_69_fu_3919_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_69 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_70_fu_3928_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_70 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln21_35_fu_3968_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE lshr_ln21_35 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul33_34 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul38_34 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U65 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul39_34 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 5 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_6_full_dsp_1_U60 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE x_assign_35 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U66 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:25 VARIABLE tmp_83 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_71_fu_3995_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_71 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_72_fu_4004_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_72 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln21_36_fu_4044_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE lshr_ln21_36 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul33_35 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul38_35 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U65 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul39_35 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 5 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_6_full_dsp_1_U60 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE x_assign_36 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U66 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:25 VARIABLE tmp_85 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_73_fu_4071_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_73 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_74_fu_4080_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_74 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln21_37_fu_4120_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE lshr_ln21_37 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul33_36 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul38_36 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U65 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul39_36 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 5 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_6_full_dsp_1_U60 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE x_assign_37 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U66 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:25 VARIABLE tmp_87 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_75_fu_4147_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_75 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_76_fu_4156_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_76 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln21_38_fu_4196_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE lshr_ln21_38 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul33_37 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul38_37 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U65 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul39_37 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 5 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_6_full_dsp_1_U60 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE x_assign_38 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U66 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:25 VARIABLE tmp_89 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_77_fu_4223_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_77 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_78_fu_4232_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_78 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln21_39_fu_4272_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE lshr_ln21_39 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul33_38 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul38_38 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U65 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul39_38 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 5 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_6_full_dsp_1_U60 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE x_assign_39 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U66 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:25 VARIABLE tmp_91 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_79_fu_4299_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_79 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_80_fu_4308_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_80 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln21_40_fu_4348_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE lshr_ln21_40 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul33_39 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul38_39 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U65 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul39_39 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 5 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_6_full_dsp_1_U60 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE x_assign_40 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U66 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:25 VARIABLE tmp_93 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_81_fu_4375_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_81 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_82_fu_4384_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_82 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln21_41_fu_4424_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE lshr_ln21_41 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul33_40 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul38_40 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U65 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul39_40 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 5 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_6_full_dsp_1_U60 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE x_assign_41 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U66 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:25 VARIABLE tmp_95 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_83_fu_4451_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_83 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_84_fu_4460_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_84 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln21_42_fu_4500_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE lshr_ln21_42 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul33_41 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul38_41 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U65 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul39_41 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 5 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_6_full_dsp_1_U60 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE x_assign_42 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U66 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:25 VARIABLE tmp_97 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_85_fu_4527_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_85 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_86_fu_4536_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_86 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln21_43_fu_4576_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE lshr_ln21_43 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul33_42 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul38_42 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U65 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul39_42 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 5 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_6_full_dsp_1_U60 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE x_assign_43 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U66 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:25 VARIABLE tmp_99 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_87_fu_4603_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_87 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_88_fu_4612_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_88 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln21_44_fu_4804_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE lshr_ln21_44 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul33_43 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul38_43 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U65 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE mul39_43 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 5 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_6_full_dsp_1_U60 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE x_assign_44 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U66 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:25 VARIABLE tmp_101 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_89_fu_4641_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_89 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_90_fu_4650_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_90 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln21_45_fu_4842_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE lshr_ln21_45 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U66 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:25 VARIABLE tmp_103 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_91_fu_4679_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_91 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_92_fu_4688_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_92 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln21_46_fu_4880_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE lshr_ln21_46 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U66 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:25 VARIABLE tmp_105 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:25 VARIABLE mul50_45 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_93_fu_4717_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_93 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_94_fu_4726_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_94 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln21_47_fu_4918_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE lshr_ln21_47 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fulldsp LATENCY 5 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_6_full_dsp_1_U60 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:25 VARIABLE add47_46 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U66 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:25 VARIABLE tmp_107 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_95_fu_4745_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_95 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_96_fu_4754_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE add_ln21_96 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln21_48_fu_4948_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE lshr_ln21_48 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE z1_48 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:22 VARIABLE mul17_47 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U65 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:22 VARIABLE mul26_47 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U65 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:22 VARIABLE mul27_47 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 5 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_6_full_dsp_1_U60 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:22 VARIABLE z2_48 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 5 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_6_full_dsp_1_U61 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:25 VARIABLE add47_47 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U66 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:25 VARIABLE tmp_109 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln24_fu_5007_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE shl_ln24 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln24_2_fu_5013_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE shl_ln24_2 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln24_3_fu_5021_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE shl_ln24_3 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln24_4_fu_4991_p2 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:24 VARIABLE shl_ln24_4 LOOP VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false}} AREA {DSP 139 BRAM 30 URAM 0}} SABR {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U84 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:11 VARIABLE deltat LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 56 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_57_no_dsp_1_U85 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:21 VARIABLE tmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsqrt} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U82 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:10 VARIABLE mul LOOP {} BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 5 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_6_full_dsp_1_U81 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:10 VARIABLE sub LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 56 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_57_no_dsp_1_U86 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:22 VARIABLE tmp_s LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsqrt} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U82 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:11 VARIABLE mul1 LOOP {} BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 5 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_6_full_dsp_1_U81 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:11 VARIABLE add LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U82 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:10 VARIABLE mul2 LOOP {} BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U83 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:10 VARIABLE mul3 LOOP {} BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U82 SOURCE C:/Users/steve/thesis-monte-carlo/SABR/test.c:10 VARIABLE mul4 LOOP {} BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 164 BRAM 60 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.062 seconds; current allocated memory: 1.147 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for SABR.
INFO: [VLOG 209-307] Generating Verilog RTL for SABR.
Execute       syn_report -model SABR -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 110.47 MHz
Command     autosyn done; 86.587 sec.
Command   csynth_design done; 101.872 sec.
Execute   export_design -flow none -format xo 
Execute     config_export -flow=none -format=xo 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format xo -rtl verilog
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=SABR xml_exists=0
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to SABR
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS:       kernel.xml check internal_kernel_xml(1)=C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/kernel.internal.xml top=SABR
INFO-FLOW: DBG:PUTS:       kernel.xml check proj_kernel_xml    (1)=C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS:       copy internal kernel.xml to project: C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS:       update_final_kernel_xml C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS: Updating C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/../../kernel.xml with values: interrupt true debug false compileOptions {} name SABR vlnv xilinx.com:hls:SABR:1.0 swReset false mailbox none countedAutoRestart 0 deadlockDetection local
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=11
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=true #modelList=46 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='true' modelList='SABR_flow_control_loop_pipe_sequential_init
SABR_mul_12s_80ns_90_5_0
SABR_mul_13s_71s_71_5_0
SABR_mul_40ns_40ns_79_2_0
SABR_mul_43ns_36ns_79_2_0
SABR_mul_49ns_44ns_93_3_0
SABR_mul_50ns_50ns_99_3_0
SABR_mul_54s_6ns_54_3_0
SABR_mul_73ns_6ns_79_5_0
SABR_mul_77ns_6ns_82_5_0
SABR_mul_78s_54s_131_5_0
SABR_mul_82ns_6ns_87_5_0
SABR_mul_83ns_6ns_89_5_0
SABR_mul_87ns_6ns_92_5_0
SABR_mul_92ns_6ns_97_5_0
SABR_mul_71ns_4ns_75_5_0
SABR_bitselect_1ns_52ns_32s_1_1_0
SABR_sparsemux_7_2_1_1_0
SABR_sparsemux_19_8_64_1_0
SABR_mac_muladd_16s_15ns_19s_31_4_0
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6
SABR_dadd_64ns_64ns_64_6_full_dsp_1
SABR_dmul_64ns_64ns_64_6_max_dsp_1
SABR_dexp_64ns_64ns_64_18_full_dsp_1
SABR_dadddsub_64ns_64ns_64_6_full_dsp_1
SABR_dmul_64ns_64ns_64_6_max_dsp_1
SABR_dmul_64ns_64ns_64_6_max_dsp_1
SABR_ddiv_64ns_64ns_64_31_no_dsp_1
SABR_dsqrt_64ns_64ns_64_57_no_dsp_1
SABR_gmem_m_axi
SABR_control_s_axi
SABR_Pipeline_VITIS_LOOP_12_1
pow_generic_double_s
SABR_Pipeline_VITIS_LOOP_17_2
SABR
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/top-io-be.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.compgen.dataonly.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.compgen.dataonly.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.compgen.dataonly.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_12_1.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/pow_generic_double_s.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_17_2.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7s15-cpga196-2 -data names -quiet 
Execute     ap_part_info -name xc7s15-cpga196-2 -data info -quiet 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.constraint.tcl 
Execute     sc_get_clocks SABR 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/misc/SABR_dadd_64ns_64ns_64_6_full_dsp_1_ip.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/misc/SABR_dadddsub_64ns_64ns_64_6_full_dsp_1_ip.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/misc/SABR_ddiv_64ns_64ns_64_31_no_dsp_1_ip.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/misc/SABR_dexp_64ns_64ns_64_18_full_dsp_1_ip.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/misc/SABR_dmul_64ns_64ns_64_6_max_dsp_1_ip.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/misc/SABR_dsqrt_64ns_64ns_64_57_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7s15-cpga196-2 -data names -quiet 
Execute     ap_part_info -name xc7s15-cpga196-2 -data info -quiet 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7s15-cpga196-2 -data names -quiet 
Execute     ap_part_info -name xc7s15-cpga196-2 -data info -quiet 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.constraint.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7s15-cpga196-2 -data names -quiet 
Execute     ap_part_info -name xc7s15-cpga196-2 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/ip/pack.bat
Execute     send_msg_by_id INFO @200-802@%s C:/User/steve/thesis-monte-carlo/SABR/sabr/output.xo 
INFO: [HLS 200-802] Generated output file C:/User/steve/thesis-monte-carlo/SABR/sabr/output.xo
Command   export_design done; 29.979 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Command       cleanup_all done; 0.172 sec.
Execute       cleanup_all 
Execute     source -notrace -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
INFO-FLOW: Workspace C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls opened at Thu Jan 09 21:44:59 -0500 2025
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xc7s15-cpga196-2 
Execute       create_platform xc7s15-cpga196-2 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7s15-cpga196-2'
Command       create_platform done; 3.019 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7s15-cpga196-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.145 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 3.26 sec.
Execute   apply_ini C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/steve/thesis-monte-carlo/SABR/test.c' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/steve/thesis-monte-carlo/SABR/test.c' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(8)
Execute     add_files C:/Users/steve/thesis-monte-carlo/SABR/test.c 
INFO: [HLS 200-10] Adding design file 'C:/Users/steve/thesis-monte-carlo/SABR/test.c' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/steve/thesis-monte-carlo/SABR/in.dat' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/SABR/in.dat' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(9)
Execute     add_files -tb C:/Users/steve/thesis-monte-carlo/SABR/in.dat 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/SABR/in.dat' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/steve/thesis-monte-carlo/SABR/out.golden.dat' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/SABR/out.golden.dat' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(10)
Execute     add_files -tb C:/Users/steve/thesis-monte-carlo/SABR/out.golden.dat 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/SABR/out.golden.dat' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/steve/thesis-monte-carlo/SABR/test_func.c' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/SABR/test_func.c' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(11)
Execute     add_files -tb C:/Users/steve/thesis-monte-carlo/SABR/test_func.c 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/SABR/test_func.c' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=SABR' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=SABR' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(7)
Execute     set_top SABR 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vitis' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7s15cpga196-2' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7s15cpga196-2' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(1)
Execute     set_part xc7s15cpga196-2 
Execute       create_platform xc7s15cpga196-2 -board  
Command       create_platform done; 0.155 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7s15-cpga196-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.27 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=8ns' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'clock=8ns' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(12)
Execute     create_clock -period 8ns 
Execute       ap_set_clock -name default -period 8 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
Execute     send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=12%' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=12%' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(13)
Execute     set_clock_uncertainty 12% 
Execute       ap_set_clock -name default -uncertainty 0.96 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.96ns.
Execute     send_msg_by_id INFO @200-1465@%s 'cosim.enable_dataflow_profiling=1' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'cosim.enable_dataflow_profiling=1' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(17)
Execute     config_cosim -enable_dataflow_profiling=1 
Execute     send_msg_by_id INFO @200-1465@%s 'cosim.enable_fifo_sizing=1' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'cosim.enable_fifo_sizing=1' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(18)
Execute     config_cosim -enable_fifo_sizing=1 
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(16)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.file=/User/steve/thesis-monte-carlo/SABR/sabr/output.xo' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'package.output.file=/User/steve/thesis-monte-carlo/SABR/sabr/output.xo' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(15)
Execute     config_export -output=/User/steve/thesis-monte-carlo/SABR/sabr/output.xo 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=xo' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(5)
Execute     config_export -format=xo 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.unroll.tripcount_threshold=5' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'syn.unroll.tripcount_threshold=5' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(14)
Execute     config_unroll -tripcount_threshold=5 
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 5.
Command   apply_ini done; 0.321 sec.
Execute   apply_ini C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/config.cmdline 
Execute   ::AP::init_summary_file cosim 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   cosim_design 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=8.000 (was NA)
Execute     ap_part_info -name xc7s15-cpga196-2 -data names -quiet 
Execute     ap_part_info -name xc7s15-cpga196-2 -data info -quiet 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7s15-cpga196-2 -data info 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -Wno-unknown-pragmas -Wno-unknown-pragmas -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -D__USE_XOPEN2K8 -I C:/Xilinx/Vitis/2024.2/include -I include C:/Users/steve/thesis-monte-carlo/SABR/test_func.c -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/./sim/autowrap/testbench/test_func.c_pre.c -std=gnu99 -D__DSP48E1__ --sysroot=C:/Xilinx/Vitis/2024.2/tps/mingw/10.0.0/win64.o/nt > C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/test_func.c.clang.autosim-tb.out.log 2> C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/test_func.c.clang.autosim-tb.err.log
INFO-FLOW: TB processing: C:/Users/steve/thesis-monte-carlo/SABR/test_func.c C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/./sim/autowrap/testbench/test_func.c_pre.c
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/./sim/autowrap/testbench/test_func.c_pre.c.tb.c std=gnu99 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/./sim/autowrap/testbench/test_func.c_pre.c.tb.c -- -std=gnu99 -fhls -ferror-limit=0
Execute     ap_part_info -name xc7s15-cpga196-2 -data info 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -D__USE_XOPEN2K8 -I C:/Xilinx/Vitis/2024.2/include -I include C:/Users/steve/thesis-monte-carlo/SABR/test.c -o C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/./sim/autowrap/testbench/test.c_pre.c -std=gnu99 -D__DSP48E1__ --sysroot=C:/Xilinx/Vitis/2024.2/tps/mingw/10.0.0/win64.o/nt > C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/test.c.clang.autosim-tb.out.log 2> C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/test.c.clang.autosim-tb.err.log
INFO-FLOW: TB processing: C:/Users/steve/thesis-monte-carlo/SABR/test.c C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/./sim/autowrap/testbench/test.c_pre.c
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/./sim/autowrap/testbench/test.c_pre.c.tb.c std=gnu99 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/./sim/autowrap/testbench/test.c_pre.c.tb.c -- -std=gnu99 -fhls -ferror-limit=0
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     ap_part_info -name xc7s15-cpga196-2 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 4.171 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.DependenceCheck.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     ap_part_info -name xc7s15-cpga196-2 -data names -quiet 
Execute     ap_part_info -name xc7s15-cpga196-2 -data info -quiet 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source fifo_sizing.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 3678.84 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 3713.38 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
Execute     source -notrace -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
INFO-FLOW: Workspace C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls opened at Thu Jan 09 22:47:41 -0500 2025
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xc7s15-cpga196-2 
Execute       create_platform xc7s15-cpga196-2 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7s15-cpga196-2'
Command       create_platform done; 2.893 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7s15-cpga196-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.01 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 3.124 sec.
Execute   apply_ini C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/steve/thesis-monte-carlo/SABR/test.c' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/steve/thesis-monte-carlo/SABR/test.c' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(8)
Execute     add_files C:/Users/steve/thesis-monte-carlo/SABR/test.c 
INFO: [HLS 200-10] Adding design file 'C:/Users/steve/thesis-monte-carlo/SABR/test.c' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/steve/thesis-monte-carlo/SABR/in.dat' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/SABR/in.dat' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(9)
Execute     add_files -tb C:/Users/steve/thesis-monte-carlo/SABR/in.dat 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/SABR/in.dat' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/steve/thesis-monte-carlo/SABR/out.golden.dat' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/SABR/out.golden.dat' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(10)
Execute     add_files -tb C:/Users/steve/thesis-monte-carlo/SABR/out.golden.dat 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/SABR/out.golden.dat' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/steve/thesis-monte-carlo/SABR/test_func.c' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/SABR/test_func.c' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(11)
Execute     add_files -tb C:/Users/steve/thesis-monte-carlo/SABR/test_func.c 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/SABR/test_func.c' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=SABR' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=SABR' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(7)
Execute     set_top SABR 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vitis' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7s15cpga196-2' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7s15cpga196-2' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(1)
Execute     set_part xc7s15cpga196-2 
Execute       create_platform xc7s15cpga196-2 -board  
Command       create_platform done; 0.146 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7s15-cpga196-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.257 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=8ns' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'clock=8ns' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(12)
Execute     create_clock -period 8ns 
Execute       ap_set_clock -name default -period 8 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
Execute     send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=12%' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=12%' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(13)
Execute     set_clock_uncertainty 12% 
Execute       ap_set_clock -name default -uncertainty 0.96 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.96ns.
Execute     send_msg_by_id INFO @200-1465@%s 'cosim.enable_dataflow_profiling=1' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'cosim.enable_dataflow_profiling=1' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(17)
Execute     config_cosim -enable_dataflow_profiling=1 
Execute     send_msg_by_id INFO @200-1465@%s 'cosim.enable_fifo_sizing=1' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'cosim.enable_fifo_sizing=1' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(18)
Execute     config_cosim -enable_fifo_sizing=1 
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(16)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.file=/User/steve/thesis-monte-carlo/SABR/sabr/output.xo' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'package.output.file=/User/steve/thesis-monte-carlo/SABR/sabr/output.xo' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(15)
Execute     config_export -output=/User/steve/thesis-monte-carlo/SABR/sabr/output.xo 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=xo' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(5)
Execute     config_export -format=xo 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.unroll.tripcount_threshold=5' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'syn.unroll.tripcount_threshold=5' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(14)
Execute     config_unroll -tripcount_threshold=5 
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 5.
Command   apply_ini done; 0.306 sec.
Execute   apply_ini C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/config.cmdline 
Execute   ::AP::init_summary_file package-xo 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::get_vpp_package_output_file
Execute   export_design -flow none 
Execute     config_export -flow=none 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format xo -rtl verilog
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=8.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=SABR xml_exists=1
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to SABR
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS:       kernel.xml check internal_kernel_xml(1)=C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/kernel.internal.xml top=SABR
INFO-FLOW: DBG:PUTS:       kernel.xml check proj_kernel_xml    (1)=C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS:       copy internal kernel.xml to project: C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS:       update_final_kernel_xml C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS: Updating C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/../../kernel.xml with values: interrupt true debug false compileOptions {} name SABR vlnv xilinx.com:hls:SABR:1.0 swReset false mailbox none countedAutoRestart 0 deadlockDetection local
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=11
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=true #modelList=46 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='true' modelList='SABR_flow_control_loop_pipe_sequential_init
SABR_mul_12s_80ns_90_5_0
SABR_mul_13s_71s_71_5_0
SABR_mul_40ns_40ns_79_2_0
SABR_mul_43ns_36ns_79_2_0
SABR_mul_49ns_44ns_93_3_0
SABR_mul_50ns_50ns_99_3_0
SABR_mul_54s_6ns_54_3_0
SABR_mul_73ns_6ns_79_5_0
SABR_mul_77ns_6ns_82_5_0
SABR_mul_78s_54s_131_5_0
SABR_mul_82ns_6ns_87_5_0
SABR_mul_83ns_6ns_89_5_0
SABR_mul_87ns_6ns_92_5_0
SABR_mul_92ns_6ns_97_5_0
SABR_mul_71ns_4ns_75_5_0
SABR_bitselect_1ns_52ns_32s_1_1_0
SABR_sparsemux_7_2_1_1_0
SABR_sparsemux_19_8_64_1_0
SABR_mac_muladd_16s_15ns_19s_31_4_0
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6
SABR_dadd_64ns_64ns_64_6_full_dsp_1
SABR_dmul_64ns_64ns_64_6_max_dsp_1
SABR_dexp_64ns_64ns_64_18_full_dsp_1
SABR_dadddsub_64ns_64ns_64_6_full_dsp_1
SABR_dmul_64ns_64ns_64_6_max_dsp_1
SABR_dmul_64ns_64ns_64_6_max_dsp_1
SABR_ddiv_64ns_64ns_64_31_no_dsp_1
SABR_dsqrt_64ns_64ns_64_57_no_dsp_1
SABR_gmem_m_axi
SABR_control_s_axi
SABR_Pipeline_VITIS_LOOP_12_1
pow_generic_double_s
SABR_Pipeline_VITIS_LOOP_17_2
SABR
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/top-io-be.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.compgen.dataonly.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.compgen.dataonly.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.compgen.dataonly.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_12_1.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/pow_generic_double_s.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_17_2.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7s15-cpga196-2 -data names -quiet 
Execute     ap_part_info -name xc7s15-cpga196-2 -data info -quiet 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.constraint.tcl 
Execute     sc_get_clocks SABR 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/misc/SABR_dadd_64ns_64ns_64_6_full_dsp_1_ip.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/misc/SABR_dadddsub_64ns_64ns_64_6_full_dsp_1_ip.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/misc/SABR_ddiv_64ns_64ns_64_31_no_dsp_1_ip.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/misc/SABR_dexp_64ns_64ns_64_18_full_dsp_1_ip.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/misc/SABR_dmul_64ns_64ns_64_6_max_dsp_1_ip.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/misc/SABR_dsqrt_64ns_64ns_64_57_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7s15-cpga196-2 -data names -quiet 
Execute     ap_part_info -name xc7s15-cpga196-2 -data info -quiet 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7s15-cpga196-2 -data names -quiet 
Execute     ap_part_info -name xc7s15-cpga196-2 -data info -quiet 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.constraint.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7s15-cpga196-2 -data names -quiet 
Execute     ap_part_info -name xc7s15-cpga196-2 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/ip/pack.bat
Execute     send_msg_by_id INFO @200-802@%s C:/User/steve/thesis-monte-carlo/SABR/sabr/output.xo 
INFO: [HLS 200-802] Generated output file C:/User/steve/thesis-monte-carlo/SABR/sabr/output.xo
Command   export_design done; 29.917 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
Execute     source -notrace -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
INFO-FLOW: Workspace C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls opened at Thu Jan 09 22:48:39 -0500 2025
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xc7s15-cpga196-2 
Execute       create_platform xc7s15-cpga196-2 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7s15-cpga196-2'
Command       create_platform done; 2.906 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7s15-cpga196-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.024 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 3.14 sec.
Execute   apply_ini C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/steve/thesis-monte-carlo/SABR/test.c' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/steve/thesis-monte-carlo/SABR/test.c' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(8)
Execute     add_files C:/Users/steve/thesis-monte-carlo/SABR/test.c 
INFO: [HLS 200-10] Adding design file 'C:/Users/steve/thesis-monte-carlo/SABR/test.c' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/steve/thesis-monte-carlo/SABR/in.dat' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/SABR/in.dat' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(9)
Execute     add_files -tb C:/Users/steve/thesis-monte-carlo/SABR/in.dat 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/SABR/in.dat' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/steve/thesis-monte-carlo/SABR/out.golden.dat' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/SABR/out.golden.dat' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(10)
Execute     add_files -tb C:/Users/steve/thesis-monte-carlo/SABR/out.golden.dat 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/SABR/out.golden.dat' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/steve/thesis-monte-carlo/SABR/test_func.c' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/SABR/test_func.c' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(11)
Execute     add_files -tb C:/Users/steve/thesis-monte-carlo/SABR/test_func.c 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/SABR/test_func.c' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=SABR' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=SABR' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(7)
Execute     set_top SABR 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vitis' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7s15cpga196-2' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7s15cpga196-2' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(1)
Execute     set_part xc7s15cpga196-2 
Execute       create_platform xc7s15cpga196-2 -board  
Command       create_platform done; 0.15 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7s15-cpga196-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.26 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=8ns' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'clock=8ns' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(12)
Execute     create_clock -period 8ns 
Execute       ap_set_clock -name default -period 8 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
Execute     send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=12%' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=12%' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(13)
Execute     set_clock_uncertainty 12% 
Execute       ap_set_clock -name default -uncertainty 0.96 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.96ns.
Execute     send_msg_by_id INFO @200-1465@%s 'cosim.enable_dataflow_profiling=1' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'cosim.enable_dataflow_profiling=1' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(17)
Execute     config_cosim -enable_dataflow_profiling=1 
Execute     send_msg_by_id INFO @200-1465@%s 'cosim.enable_fifo_sizing=1' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'cosim.enable_fifo_sizing=1' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(18)
Execute     config_cosim -enable_fifo_sizing=1 
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(16)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.file=/User/steve/thesis-monte-carlo/SABR/sabr/output.xo' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'package.output.file=/User/steve/thesis-monte-carlo/SABR/sabr/output.xo' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(15)
Execute     config_export -output=/User/steve/thesis-monte-carlo/SABR/sabr/output.xo 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=xo' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(5)
Execute     config_export -format=xo 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.unroll.tripcount_threshold=5' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'syn.unroll.tripcount_threshold=5' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(14)
Execute     config_unroll -tripcount_threshold=5 
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 5.
Command   apply_ini done; 0.312 sec.
Execute   apply_ini C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/config.cmdline 
Execute   ::AP::init_summary_file vivado-impl 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   export_design -flow impl 
Execute     config_export -flow=impl 
INFO-FLOW: DBG:PUTS: export_design_wrap: -flow impl -format xo -rtl verilog
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=8.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=SABR xml_exists=1
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to SABR
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS:       kernel.xml check internal_kernel_xml(1)=C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/kernel.internal.xml top=SABR
INFO-FLOW: DBG:PUTS:       kernel.xml check proj_kernel_xml    (1)=C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS:       copy internal kernel.xml to project: C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS:       update_final_kernel_xml C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS: Updating C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/../../kernel.xml with values: interrupt true debug false compileOptions {} name SABR vlnv xilinx.com:hls:SABR:1.0 swReset false mailbox none countedAutoRestart 0 deadlockDetection local
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=11
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=true #modelList=46 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='true' modelList='SABR_flow_control_loop_pipe_sequential_init
SABR_mul_12s_80ns_90_5_0
SABR_mul_13s_71s_71_5_0
SABR_mul_40ns_40ns_79_2_0
SABR_mul_43ns_36ns_79_2_0
SABR_mul_49ns_44ns_93_3_0
SABR_mul_50ns_50ns_99_3_0
SABR_mul_54s_6ns_54_3_0
SABR_mul_73ns_6ns_79_5_0
SABR_mul_77ns_6ns_82_5_0
SABR_mul_78s_54s_131_5_0
SABR_mul_82ns_6ns_87_5_0
SABR_mul_83ns_6ns_89_5_0
SABR_mul_87ns_6ns_92_5_0
SABR_mul_92ns_6ns_97_5_0
SABR_mul_71ns_4ns_75_5_0
SABR_bitselect_1ns_52ns_32s_1_1_0
SABR_sparsemux_7_2_1_1_0
SABR_sparsemux_19_8_64_1_0
SABR_mac_muladd_16s_15ns_19s_31_4_0
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW
SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6
SABR_dadd_64ns_64ns_64_6_full_dsp_1
SABR_dmul_64ns_64ns_64_6_max_dsp_1
SABR_dexp_64ns_64ns_64_18_full_dsp_1
SABR_dadddsub_64ns_64ns_64_6_full_dsp_1
SABR_dmul_64ns_64ns_64_6_max_dsp_1
SABR_dmul_64ns_64ns_64_6_max_dsp_1
SABR_ddiv_64ns_64ns_64_31_no_dsp_1
SABR_dsqrt_64ns_64ns_64_57_no_dsp_1
SABR_gmem_m_axi
SABR_control_s_axi
SABR_Pipeline_VITIS_LOOP_12_1
pow_generic_double_s
SABR_Pipeline_VITIS_LOOP_17_2
SABR
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/top-io-be.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.compgen.dataonly.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.compgen.dataonly.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.rtl_wrap.cfg.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.compgen.dataonly.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_12_1.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/pow_generic_double_s.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR_Pipeline_VITIS_LOOP_17_2.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7s15-cpga196-2 -data names -quiet 
Execute     ap_part_info -name xc7s15-cpga196-2 -data info -quiet 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.constraint.tcl 
Execute     sc_get_clocks SABR 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/misc/SABR_dadd_64ns_64ns_64_6_full_dsp_1_ip.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/misc/SABR_dadddsub_64ns_64ns_64_6_full_dsp_1_ip.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/misc/SABR_ddiv_64ns_64ns_64_31_no_dsp_1_ip.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/misc/SABR_dexp_64ns_64ns_64_18_full_dsp_1_ip.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/misc/SABR_dmul_64ns_64ns_64_6_max_dsp_1_ip.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/misc/SABR_dsqrt_64ns_64ns_64_57_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7s15-cpga196-2 -data names -quiet 
Execute     ap_part_info -name xc7s15-cpga196-2 -data info -quiet 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7s15-cpga196-2 -data names -quiet 
Execute     ap_part_info -name xc7s15-cpga196-2 -data info -quiet 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.constraint.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7s15-cpga196-2 -data names -quiet 
Execute     ap_part_info -name xc7s15-cpga196-2 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow impl -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow impl -rtl verilog'
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       kernel.xml check internal_kernel_xml(1)=C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/kernel.internal.xml top=SABR
INFO-FLOW: DBG:PUTS:       kernel.xml check proj_kernel_xml    (1)=C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS:       copy internal kernel.xml to project: C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS:       update_final_kernel_xml C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS: Updating C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/../../kernel.xml with values: interrupt true debug false compileOptions {} name SABR vlnv xilinx.com:hls:SABR:1.0 swReset false mailbox none countedAutoRestart 0 deadlockDetection local
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7s15-cpga196-2 -data names -quiet 
Execute     ap_part_info -name xc7s15-cpga196-2 -data info -quiet 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7s15-cpga196-2 -data names -quiet 
Execute     ap_part_info -name xc7s15-cpga196-2 -data info -quiet 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.constraint.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/SABR.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7s15-cpga196-2 -data names -quiet 
Execute     ap_part_info -name xc7s15-cpga196-2 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/autopilot.rtl.models.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7s15-cpga196-2 -data names -quiet 
Execute     ap_part_info -name xc7s15-cpga196-2 -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog exec C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/impl.bat
Execute     send_msg_by_id ERROR @200-478@%s%s vivado  
ERROR: [HLS 200-478] vivado returned an error 
INFO-FLOW: DBG:PUTS: auto_impl caught error 
Caught error from vivado 
    while executing
"error "Caught error from $::AESL_AUTOIMPL::g_tool $err""
    (procedure "::AESL_AUTOIMPL::auto_impl" line 620)
    invoked from within
"::AESL_AUTOIMPL::auto_impl {*}$args"
INFO-FLOW: Caught error in export_design: 
    while executing
"auto_impl_catch $gStartDir {*}$auto_impl_eval_args"
    (procedure "::AESL_AUTOIMPL::export_design_wrap" line 108)
    invoked from within
"::AESL_AUTOIMPL::export_design_wrap {*}$args"
    (procedure "ap_internal_export_design" line 123)
    invoked from within
"ap_internal_export_design "
Command   export_design done; error code: 2; 2276.3 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
