CMakeFiles/fsbl.elf.dir/sd.c.obj: \
 C:/Verilog-lab/AXI_UART_SW/platform/zynq_fsbl/sd.c \
 C:/Verilog-lab/AXI_UART_SW/platform/zynq_fsbl/fsbl.h \
 C:/Verilog-lab/AXI_UART_SW/platform/zynq_fsbl/pcap.h \
 C:/Verilog-lab/AXI_UART_SW/platform/zynq_fsbl/fsbl_debug.h \
 C:/Verilog-lab/AXI_UART_SW/platform/zynq_fsbl/ps7_init.h \
 C:/Verilog-lab/AXI_UART_SW/platform/zynq_fsbl/sd.h
C:/Verilog-lab/AXI_UART_SW/platform/zynq_fsbl/fsbl.h:
C:/Verilog-lab/AXI_UART_SW/platform/zynq_fsbl/pcap.h:
C:/Verilog-lab/AXI_UART_SW/platform/zynq_fsbl/fsbl_debug.h:
C:/Verilog-lab/AXI_UART_SW/platform/zynq_fsbl/ps7_init.h:
C:/Verilog-lab/AXI_UART_SW/platform/zynq_fsbl/sd.h:
