Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Mar 29 12:14:10 2023
| Host         : ShansLappie running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: ai/sclk_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clk100/clk_out_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: clk2/clk_out_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clk20k/clk_out_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: current_option_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: current_option_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: current_option_reg[2]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: lvl/clk1/clk_out_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: lvl/volume_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: lvl/volume_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: lvl/volume_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: task_option_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: task_option_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: wm/clk1hz/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 385 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.764        0.000                      0                  831        0.131        0.000                      0                  831        4.500        0.000                       0                   461  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.764        0.000                      0                  831        0.131        0.000                      0                  831        4.500        0.000                       0                   461  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.764ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.764ns  (required time - arrival time)
  Source:                 mouse/ypos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wm/pixel_color_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.006ns  (logic 2.749ns (30.525%)  route 6.257ns (69.475%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.261ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.740     5.261    mouse/clock_IBUF_BUFG
    SLICE_X17Y105        FDRE                                         r  mouse/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y105        FDRE (Prop_fdre_C_Q)         0.456     5.717 f  mouse/ypos_reg[10]/Q
                         net (fo=1, routed)           1.035     6.752    mouse/ypos[10]
    SLICE_X16Y105        LUT6 (Prop_lut6_I0_O)        0.124     6.876 f  mouse/mole_down2_i_10/O
                         net (fo=49, routed)          0.601     7.477    mouse/mole_down2_i_10_n_0
    SLICE_X15Y103        LUT2 (Prop_lut2_I0_O)        0.117     7.594 r  mouse/task_option[0]_i_3/O
                         net (fo=39, routed)          1.349     8.943    mouse/pixel_color[15]_i_260_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.975     9.918 r  mouse/pixel_color_reg[15]_i_255/O[3]
                         net (fo=4, routed)           0.745    10.662    oled/ypos_reg[0]_2[2]
    SLICE_X4Y95          LUT4 (Prop_lut4_I1_O)        0.307    10.969 r  oled/pixel_color[15]_i_163/O
                         net (fo=1, routed)           0.000    10.969    mouse/FSM_onehot_state_reg[13]_2[2]
    SLICE_X4Y95          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.367 r  mouse/pixel_color_reg[15]_i_60/CO[3]
                         net (fo=1, routed)           1.071    12.438    mouse/pixel_color_reg[15]_i_60_n_0
    SLICE_X4Y102         LUT5 (Prop_lut5_I4_O)        0.124    12.562 r  mouse/pixel_color[15]_i_15/O
                         net (fo=1, routed)           1.116    13.678    oled/xpos_reg[0]
    SLICE_X3Y99          LUT6 (Prop_lut6_I2_O)        0.124    13.802 r  oled/pixel_color[15]_i_5/O
                         net (fo=3, routed)           0.341    14.143    oled/pixel_color[15]_i_5_n_0
    SLICE_X4Y98          LUT6 (Prop_lut6_I4_O)        0.124    14.267 r  oled/pixel_color[4]_i_1/O
                         net (fo=1, routed)           0.000    14.267    wm/pixel_color_reg[4]_2
    SLICE_X4Y98          FDRE                                         r  wm/pixel_color_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.508    14.849    wm/clock_IBUF_BUFG
    SLICE_X4Y98          FDRE                                         r  wm/pixel_color_reg[4]/C
                         clock pessimism              0.187    15.036    
                         clock uncertainty           -0.035    15.000    
    SLICE_X4Y98          FDRE (Setup_fdre_C_D)        0.031    15.031    wm/pixel_color_reg[4]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -14.267    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 mouse/ypos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wm/pixel_color_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.001ns  (logic 2.749ns (30.540%)  route 6.252ns (69.460%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.261ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.740     5.261    mouse/clock_IBUF_BUFG
    SLICE_X17Y105        FDRE                                         r  mouse/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y105        FDRE (Prop_fdre_C_Q)         0.456     5.717 f  mouse/ypos_reg[10]/Q
                         net (fo=1, routed)           1.035     6.752    mouse/ypos[10]
    SLICE_X16Y105        LUT6 (Prop_lut6_I0_O)        0.124     6.876 f  mouse/mole_down2_i_10/O
                         net (fo=49, routed)          0.601     7.477    mouse/mole_down2_i_10_n_0
    SLICE_X15Y103        LUT2 (Prop_lut2_I0_O)        0.117     7.594 r  mouse/task_option[0]_i_3/O
                         net (fo=39, routed)          1.349     8.943    mouse/pixel_color[15]_i_260_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.975     9.918 r  mouse/pixel_color_reg[15]_i_255/O[3]
                         net (fo=4, routed)           0.745    10.662    oled/ypos_reg[0]_2[2]
    SLICE_X4Y95          LUT4 (Prop_lut4_I1_O)        0.307    10.969 r  oled/pixel_color[15]_i_163/O
                         net (fo=1, routed)           0.000    10.969    mouse/FSM_onehot_state_reg[13]_2[2]
    SLICE_X4Y95          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.367 r  mouse/pixel_color_reg[15]_i_60/CO[3]
                         net (fo=1, routed)           1.071    12.438    mouse/pixel_color_reg[15]_i_60_n_0
    SLICE_X4Y102         LUT5 (Prop_lut5_I4_O)        0.124    12.562 r  mouse/pixel_color[15]_i_15/O
                         net (fo=1, routed)           1.116    13.678    oled/xpos_reg[0]
    SLICE_X3Y99          LUT6 (Prop_lut6_I2_O)        0.124    13.802 r  oled/pixel_color[15]_i_5/O
                         net (fo=3, routed)           0.337    14.139    oled/pixel_color[15]_i_5_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I3_O)        0.124    14.263 r  oled/pixel_color[15]_i_1/O
                         net (fo=1, routed)           0.000    14.263    wm/pixel_color_reg[15]_11
    SLICE_X5Y98          FDRE                                         r  wm/pixel_color_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.508    14.849    wm/clock_IBUF_BUFG
    SLICE_X5Y98          FDRE                                         r  wm/pixel_color_reg[15]/C
                         clock pessimism              0.187    15.036    
                         clock uncertainty           -0.035    15.000    
    SLICE_X5Y98          FDRE (Setup_fdre_C_D)        0.029    15.029    wm/pixel_color_reg[15]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -14.263    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.772ns  (required time - arrival time)
  Source:                 mouse/ypos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wm/pixel_color_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.998ns  (logic 2.749ns (30.550%)  route 6.249ns (69.450%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.261ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.740     5.261    mouse/clock_IBUF_BUFG
    SLICE_X17Y105        FDRE                                         r  mouse/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y105        FDRE (Prop_fdre_C_Q)         0.456     5.717 f  mouse/ypos_reg[10]/Q
                         net (fo=1, routed)           1.035     6.752    mouse/ypos[10]
    SLICE_X16Y105        LUT6 (Prop_lut6_I0_O)        0.124     6.876 f  mouse/mole_down2_i_10/O
                         net (fo=49, routed)          0.601     7.477    mouse/mole_down2_i_10_n_0
    SLICE_X15Y103        LUT2 (Prop_lut2_I0_O)        0.117     7.594 r  mouse/task_option[0]_i_3/O
                         net (fo=39, routed)          1.349     8.943    mouse/pixel_color[15]_i_260_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.975     9.918 r  mouse/pixel_color_reg[15]_i_255/O[3]
                         net (fo=4, routed)           0.745    10.662    oled/ypos_reg[0]_2[2]
    SLICE_X4Y95          LUT4 (Prop_lut4_I1_O)        0.307    10.969 r  oled/pixel_color[15]_i_163/O
                         net (fo=1, routed)           0.000    10.969    mouse/FSM_onehot_state_reg[13]_2[2]
    SLICE_X4Y95          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.367 r  mouse/pixel_color_reg[15]_i_60/CO[3]
                         net (fo=1, routed)           1.071    12.438    mouse/pixel_color_reg[15]_i_60_n_0
    SLICE_X4Y102         LUT5 (Prop_lut5_I4_O)        0.124    12.562 r  mouse/pixel_color[15]_i_15/O
                         net (fo=1, routed)           1.116    13.678    oled/xpos_reg[0]
    SLICE_X3Y99          LUT6 (Prop_lut6_I2_O)        0.124    13.802 r  oled/pixel_color[15]_i_5/O
                         net (fo=3, routed)           0.334    14.136    oled/pixel_color[15]_i_5_n_0
    SLICE_X5Y98          LUT6 (Prop_lut6_I4_O)        0.124    14.260 r  oled/pixel_color[10]_i_1/O
                         net (fo=1, routed)           0.000    14.260    wm/pixel_color_reg[10]_8
    SLICE_X5Y98          FDRE                                         r  wm/pixel_color_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.508    14.849    wm/clock_IBUF_BUFG
    SLICE_X5Y98          FDRE                                         r  wm/pixel_color_reg[10]/C
                         clock pessimism              0.187    15.036    
                         clock uncertainty           -0.035    15.000    
    SLICE_X5Y98          FDRE (Setup_fdre_C_D)        0.031    15.031    wm/pixel_color_reg[10]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -14.260    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             1.490ns  (required time - arrival time)
  Source:                 mouse/ypos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_option_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.464ns  (logic 2.491ns (29.430%)  route 5.973ns (70.570%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    5.261ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.740     5.261    mouse/clock_IBUF_BUFG
    SLICE_X17Y105        FDRE                                         r  mouse/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y105        FDRE (Prop_fdre_C_Q)         0.456     5.717 f  mouse/ypos_reg[10]/Q
                         net (fo=1, routed)           1.035     6.752    mouse/ypos[10]
    SLICE_X16Y105        LUT6 (Prop_lut6_I0_O)        0.124     6.876 f  mouse/mole_down2_i_10/O
                         net (fo=49, routed)          0.602     7.478    mouse/mole_down2_i_10_n_0
    SLICE_X15Y103        LUT2 (Prop_lut2_I0_O)        0.120     7.598 r  mouse/mole_down2_i_7/O
                         net (fo=37, routed)          1.097     8.695    mouse/pixel_color[15]_i_245_n_0
    SLICE_X25Y103        LUT4 (Prop_lut4_I1_O)        0.327     9.022 r  mouse/current_option[2]_i_494/O
                         net (fo=1, routed)           0.000     9.022    mouse/current_option[2]_i_494_n_0
    SLICE_X25Y103        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.420 r  mouse/current_option_reg[2]_i_304/CO[3]
                         net (fo=1, routed)           0.000     9.420    mouse/current_option_reg[2]_i_304_n_0
    SLICE_X25Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.534 r  mouse/current_option_reg[2]_i_150/CO[3]
                         net (fo=1, routed)           0.000     9.534    mouse/current_option_reg[2]_i_150_n_0
    SLICE_X25Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.648 r  mouse/current_option_reg[2]_i_64/CO[3]
                         net (fo=1, routed)           0.000     9.648    mouse/current_option_reg[2]_i_64_n_0
    SLICE_X25Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.762 r  mouse/current_option_reg[2]_i_13/CO[3]
                         net (fo=2, routed)           1.331    11.093    mouse/current_option313_in
    SLICE_X19Y101        LUT6 (Prop_lut6_I0_O)        0.124    11.217 r  mouse/current_option[0]_i_6/O
                         net (fo=1, routed)           0.802    12.020    mouse/current_option[0]_i_6_n_0
    SLICE_X20Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.144 r  mouse/current_option[0]_i_1/O
                         net (fo=3, routed)           0.642    12.786    mouse/D[0]
    SLICE_X21Y100        LUT3 (Prop_lut3_I0_O)        0.150    12.936 r  mouse/task_option[1]_i_5/O
                         net (fo=2, routed)           0.464    13.400    mouse/task_option[1]_i_5_n_0
    SLICE_X23Y100        LUT6 (Prop_lut6_I5_O)        0.326    13.726 r  mouse/task_option[0]_i_1/O
                         net (fo=1, routed)           0.000    13.726    mouse_n_91
    SLICE_X23Y100        FDRE                                         r  task_option_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.614    14.955    clock_IBUF_BUFG
    SLICE_X23Y100        FDRE                                         r  task_option_reg[0]/C
                         clock pessimism              0.267    15.222    
                         clock uncertainty           -0.035    15.187    
    SLICE_X23Y100        FDRE (Setup_fdre_C_D)        0.029    15.216    task_option_reg[0]
  -------------------------------------------------------------------
                         required time                         15.216    
                         arrival time                         -13.726    
  -------------------------------------------------------------------
                         slack                                  1.490    

Slack (MET) :             1.537ns  (required time - arrival time)
  Source:                 mouse/ypos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_option_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.419ns  (logic 2.491ns (29.587%)  route 5.928ns (70.413%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    5.261ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.740     5.261    mouse/clock_IBUF_BUFG
    SLICE_X17Y105        FDRE                                         r  mouse/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y105        FDRE (Prop_fdre_C_Q)         0.456     5.717 f  mouse/ypos_reg[10]/Q
                         net (fo=1, routed)           1.035     6.752    mouse/ypos[10]
    SLICE_X16Y105        LUT6 (Prop_lut6_I0_O)        0.124     6.876 f  mouse/mole_down2_i_10/O
                         net (fo=49, routed)          0.602     7.478    mouse/mole_down2_i_10_n_0
    SLICE_X15Y103        LUT2 (Prop_lut2_I0_O)        0.120     7.598 r  mouse/mole_down2_i_7/O
                         net (fo=37, routed)          1.097     8.695    mouse/pixel_color[15]_i_245_n_0
    SLICE_X25Y103        LUT4 (Prop_lut4_I1_O)        0.327     9.022 r  mouse/current_option[2]_i_494/O
                         net (fo=1, routed)           0.000     9.022    mouse/current_option[2]_i_494_n_0
    SLICE_X25Y103        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.420 r  mouse/current_option_reg[2]_i_304/CO[3]
                         net (fo=1, routed)           0.000     9.420    mouse/current_option_reg[2]_i_304_n_0
    SLICE_X25Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.534 r  mouse/current_option_reg[2]_i_150/CO[3]
                         net (fo=1, routed)           0.000     9.534    mouse/current_option_reg[2]_i_150_n_0
    SLICE_X25Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.648 r  mouse/current_option_reg[2]_i_64/CO[3]
                         net (fo=1, routed)           0.000     9.648    mouse/current_option_reg[2]_i_64_n_0
    SLICE_X25Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.762 r  mouse/current_option_reg[2]_i_13/CO[3]
                         net (fo=2, routed)           1.331    11.093    mouse/current_option313_in
    SLICE_X19Y101        LUT6 (Prop_lut6_I0_O)        0.124    11.217 r  mouse/current_option[0]_i_6/O
                         net (fo=1, routed)           0.802    12.020    mouse/current_option[0]_i_6_n_0
    SLICE_X20Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.144 r  mouse/current_option[0]_i_1/O
                         net (fo=3, routed)           0.642    12.786    mouse/D[0]
    SLICE_X21Y100        LUT3 (Prop_lut3_I0_O)        0.150    12.936 r  mouse/task_option[1]_i_5/O
                         net (fo=2, routed)           0.419    13.354    mouse/task_option[1]_i_5_n_0
    SLICE_X23Y100        LUT6 (Prop_lut6_I5_O)        0.326    13.680 r  mouse/task_option[1]_i_1/O
                         net (fo=1, routed)           0.000    13.680    mouse_n_90
    SLICE_X23Y100        FDRE                                         r  task_option_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.614    14.955    clock_IBUF_BUFG
    SLICE_X23Y100        FDRE                                         r  task_option_reg[1]/C
                         clock pessimism              0.267    15.222    
                         clock uncertainty           -0.035    15.187    
    SLICE_X23Y100        FDRE (Setup_fdre_C_D)        0.031    15.218    task_option_reg[1]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                         -13.680    
  -------------------------------------------------------------------
                         slack                                  1.537    

Slack (MET) :             1.889ns  (required time - arrival time)
  Source:                 mouse/ypos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_menu_option_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.979ns  (logic 2.139ns (26.809%)  route 5.840ns (73.191%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    5.261ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.740     5.261    mouse/clock_IBUF_BUFG
    SLICE_X17Y105        FDRE                                         r  mouse/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y105        FDRE (Prop_fdre_C_Q)         0.456     5.717 f  mouse/ypos_reg[10]/Q
                         net (fo=1, routed)           1.035     6.752    mouse/ypos[10]
    SLICE_X16Y105        LUT6 (Prop_lut6_I0_O)        0.124     6.876 f  mouse/mole_down2_i_10/O
                         net (fo=49, routed)          0.602     7.478    mouse/mole_down2_i_10_n_0
    SLICE_X15Y103        LUT2 (Prop_lut2_I0_O)        0.120     7.598 r  mouse/mole_down2_i_7/O
                         net (fo=37, routed)          1.097     8.695    mouse/pixel_color[15]_i_245_n_0
    SLICE_X25Y103        LUT4 (Prop_lut4_I1_O)        0.327     9.022 r  mouse/current_option[2]_i_494/O
                         net (fo=1, routed)           0.000     9.022    mouse/current_option[2]_i_494_n_0
    SLICE_X25Y103        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.420 r  mouse/current_option_reg[2]_i_304/CO[3]
                         net (fo=1, routed)           0.000     9.420    mouse/current_option_reg[2]_i_304_n_0
    SLICE_X25Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.534 r  mouse/current_option_reg[2]_i_150/CO[3]
                         net (fo=1, routed)           0.000     9.534    mouse/current_option_reg[2]_i_150_n_0
    SLICE_X25Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.648 r  mouse/current_option_reg[2]_i_64/CO[3]
                         net (fo=1, routed)           0.000     9.648    mouse/current_option_reg[2]_i_64_n_0
    SLICE_X25Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.762 r  mouse/current_option_reg[2]_i_13/CO[3]
                         net (fo=2, routed)           1.331    11.093    mouse/current_option313_in
    SLICE_X19Y101        LUT6 (Prop_lut6_I0_O)        0.124    11.217 r  mouse/current_option[0]_i_6/O
                         net (fo=1, routed)           0.802    12.020    mouse/current_option[0]_i_6_n_0
    SLICE_X20Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.144 r  mouse/current_option[0]_i_1/O
                         net (fo=3, routed)           0.642    12.786    mouse/D[0]
    SLICE_X21Y100        LUT5 (Prop_lut5_I3_O)        0.124    12.910 r  mouse/main_menu_option[0]_i_1/O
                         net (fo=1, routed)           0.330    13.240    mouse_n_92
    SLICE_X21Y100        FDRE                                         r  main_menu_option_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.614    14.955    clock_IBUF_BUFG
    SLICE_X21Y100        FDRE                                         r  main_menu_option_reg[0]/C
                         clock pessimism              0.267    15.222    
                         clock uncertainty           -0.035    15.187    
    SLICE_X21Y100        FDRE (Setup_fdre_C_D)       -0.058    15.129    main_menu_option_reg[0]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -13.240    
  -------------------------------------------------------------------
                         slack                                  1.889    

Slack (MET) :             2.576ns  (required time - arrival time)
  Source:                 mouse/ypos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_option_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.288ns  (logic 2.015ns (27.647%)  route 5.273ns (72.353%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    5.261ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.740     5.261    mouse/clock_IBUF_BUFG
    SLICE_X17Y105        FDRE                                         r  mouse/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y105        FDRE (Prop_fdre_C_Q)         0.456     5.717 f  mouse/ypos_reg[10]/Q
                         net (fo=1, routed)           1.035     6.752    mouse/ypos[10]
    SLICE_X16Y105        LUT6 (Prop_lut6_I0_O)        0.124     6.876 f  mouse/mole_down2_i_10/O
                         net (fo=49, routed)          0.602     7.478    mouse/mole_down2_i_10_n_0
    SLICE_X15Y103        LUT2 (Prop_lut2_I0_O)        0.120     7.598 r  mouse/mole_down2_i_7/O
                         net (fo=37, routed)          1.012     8.610    mouse/pixel_color[15]_i_245_n_0
    SLICE_X9Y102         LUT4 (Prop_lut4_I1_O)        0.327     8.937 r  mouse/current_option[2]_i_406/O
                         net (fo=1, routed)           0.000     8.937    mouse/current_option[2]_i_406_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.335 r  mouse/current_option_reg[2]_i_209/CO[3]
                         net (fo=1, routed)           0.000     9.335    mouse/current_option_reg[2]_i_209_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.449 r  mouse/current_option_reg[2]_i_103/CO[3]
                         net (fo=1, routed)           0.000     9.449    mouse/current_option_reg[2]_i_103_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.563 r  mouse/current_option_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.563    mouse/current_option_reg[2]_i_26_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.677 r  mouse/current_option_reg[2]_i_6/CO[3]
                         net (fo=2, routed)           1.429    11.106    mouse/current_option416_in
    SLICE_X19Y101        LUT6 (Prop_lut6_I1_O)        0.124    11.230 r  mouse/current_option[2]_i_2/O
                         net (fo=2, routed)           0.667    11.897    mouse/current_option[2]_i_2_n_0
    SLICE_X20Y100        LUT5 (Prop_lut5_I0_O)        0.124    12.021 r  mouse/current_option[2]_i_1/O
                         net (fo=3, routed)           0.529    12.550    mouse_n_93
    SLICE_X21Y100        FDRE                                         r  current_option_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.614    14.955    clock_IBUF_BUFG
    SLICE_X21Y100        FDRE                                         r  current_option_reg[2]/C
                         clock pessimism              0.267    15.222    
                         clock uncertainty           -0.035    15.187    
    SLICE_X21Y100        FDRE (Setup_fdre_C_D)       -0.061    15.126    current_option_reg[2]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -12.550    
  -------------------------------------------------------------------
                         slack                                  2.576    

Slack (MET) :             2.595ns  (required time - arrival time)
  Source:                 mouse/ypos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_option_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.250ns  (logic 2.015ns (27.794%)  route 5.235ns (72.206%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    5.261ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.740     5.261    mouse/clock_IBUF_BUFG
    SLICE_X17Y105        FDRE                                         r  mouse/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y105        FDRE (Prop_fdre_C_Q)         0.456     5.717 f  mouse/ypos_reg[10]/Q
                         net (fo=1, routed)           1.035     6.752    mouse/ypos[10]
    SLICE_X16Y105        LUT6 (Prop_lut6_I0_O)        0.124     6.876 f  mouse/mole_down2_i_10/O
                         net (fo=49, routed)          0.602     7.478    mouse/mole_down2_i_10_n_0
    SLICE_X15Y103        LUT2 (Prop_lut2_I0_O)        0.120     7.598 r  mouse/mole_down2_i_7/O
                         net (fo=37, routed)          1.012     8.610    mouse/pixel_color[15]_i_245_n_0
    SLICE_X9Y102         LUT4 (Prop_lut4_I1_O)        0.327     8.937 r  mouse/current_option[2]_i_406/O
                         net (fo=1, routed)           0.000     8.937    mouse/current_option[2]_i_406_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.335 r  mouse/current_option_reg[2]_i_209/CO[3]
                         net (fo=1, routed)           0.000     9.335    mouse/current_option_reg[2]_i_209_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.449 r  mouse/current_option_reg[2]_i_103/CO[3]
                         net (fo=1, routed)           0.000     9.449    mouse/current_option_reg[2]_i_103_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.563 r  mouse/current_option_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.563    mouse/current_option_reg[2]_i_26_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.677 f  mouse/current_option_reg[2]_i_6/CO[3]
                         net (fo=2, routed)           1.429    11.106    mouse/current_option416_in
    SLICE_X19Y101        LUT6 (Prop_lut6_I1_O)        0.124    11.230 f  mouse/current_option[2]_i_2/O
                         net (fo=2, routed)           0.674    11.903    mouse/current_option[2]_i_2_n_0
    SLICE_X20Y100        LUT5 (Prop_lut5_I0_O)        0.124    12.027 r  mouse/current_option[1]_i_1/O
                         net (fo=3, routed)           0.484    12.511    mouse_n_94
    SLICE_X21Y100        FDRE                                         r  current_option_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.614    14.955    clock_IBUF_BUFG
    SLICE_X21Y100        FDRE                                         r  current_option_reg[1]/C
                         clock pessimism              0.267    15.222    
                         clock uncertainty           -0.035    15.187    
    SLICE_X21Y100        FDRE (Setup_fdre_C_D)       -0.081    15.106    current_option_reg[1]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -12.511    
  -------------------------------------------------------------------
                         slack                                  2.595    

Slack (MET) :             2.637ns  (required time - arrival time)
  Source:                 mouse/ypos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_option_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.222ns  (logic 2.015ns (27.902%)  route 5.207ns (72.098%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    5.261ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.740     5.261    mouse/clock_IBUF_BUFG
    SLICE_X17Y105        FDRE                                         r  mouse/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y105        FDRE (Prop_fdre_C_Q)         0.456     5.717 f  mouse/ypos_reg[10]/Q
                         net (fo=1, routed)           1.035     6.752    mouse/ypos[10]
    SLICE_X16Y105        LUT6 (Prop_lut6_I0_O)        0.124     6.876 f  mouse/mole_down2_i_10/O
                         net (fo=49, routed)          0.602     7.478    mouse/mole_down2_i_10_n_0
    SLICE_X15Y103        LUT2 (Prop_lut2_I0_O)        0.120     7.598 r  mouse/mole_down2_i_7/O
                         net (fo=37, routed)          1.097     8.695    mouse/pixel_color[15]_i_245_n_0
    SLICE_X25Y103        LUT4 (Prop_lut4_I1_O)        0.327     9.022 r  mouse/current_option[2]_i_494/O
                         net (fo=1, routed)           0.000     9.022    mouse/current_option[2]_i_494_n_0
    SLICE_X25Y103        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.420 r  mouse/current_option_reg[2]_i_304/CO[3]
                         net (fo=1, routed)           0.000     9.420    mouse/current_option_reg[2]_i_304_n_0
    SLICE_X25Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.534 r  mouse/current_option_reg[2]_i_150/CO[3]
                         net (fo=1, routed)           0.000     9.534    mouse/current_option_reg[2]_i_150_n_0
    SLICE_X25Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.648 r  mouse/current_option_reg[2]_i_64/CO[3]
                         net (fo=1, routed)           0.000     9.648    mouse/current_option_reg[2]_i_64_n_0
    SLICE_X25Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.762 r  mouse/current_option_reg[2]_i_13/CO[3]
                         net (fo=2, routed)           1.331    11.093    mouse/current_option313_in
    SLICE_X19Y101        LUT6 (Prop_lut6_I0_O)        0.124    11.217 r  mouse/current_option[0]_i_6/O
                         net (fo=1, routed)           0.802    12.020    mouse/current_option[0]_i_6_n_0
    SLICE_X20Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.144 r  mouse/current_option[0]_i_1/O
                         net (fo=3, routed)           0.339    12.483    mouse_n_95
    SLICE_X21Y100        FDRE                                         r  current_option_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.614    14.955    clock_IBUF_BUFG
    SLICE_X21Y100        FDRE                                         r  current_option_reg[0]/C
                         clock pessimism              0.267    15.222    
                         clock uncertainty           -0.035    15.187    
    SLICE_X21Y100        FDRE (Setup_fdre_C_D)       -0.067    15.120    current_option_reg[0]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -12.483    
  -------------------------------------------------------------------
                         slack                                  2.637    

Slack (MET) :             3.294ns  (required time - arrival time)
  Source:                 mouse/xpos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wm/mole_down2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.593ns  (logic 1.262ns (19.141%)  route 5.331ns (80.859%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.809     5.330    mouse/clock_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  mouse/xpos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDRE (Prop_fdre_C_Q)         0.518     5.848 r  mouse/xpos_reg[7]/Q
                         net (fo=11, routed)          0.688     6.537    mouse/xpos[7]
    SLICE_X2Y104         LUT5 (Prop_lut5_I0_O)        0.124     6.661 r  mouse/count_i_6/O
                         net (fo=54, routed)          0.801     7.462    mouse/count_i_6_n_0
    SLICE_X2Y102         LUT3 (Prop_lut3_I0_O)        0.124     7.586 f  mouse/mole_down3_i_20/O
                         net (fo=30, routed)          1.938     9.524    mouse/nxpos[0]
    SLICE_X19Y104        LUT5 (Prop_lut5_I1_O)        0.124     9.648 f  mouse/mole_down2_i_12/O
                         net (fo=1, routed)           0.797    10.445    mouse/mole_down2_i_12_n_0
    SLICE_X19Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.569 r  mouse/mole_down2_i_8/O
                         net (fo=1, routed)           0.622    11.191    mouse/mole_down2_i_8_n_0
    SLICE_X19Y102        LUT6 (Prop_lut6_I4_O)        0.124    11.315 r  mouse/mole_down2_i_4/O
                         net (fo=1, routed)           0.485    11.799    mouse/mole_down2_i_4_n_0
    SLICE_X19Y100        LUT6 (Prop_lut6_I5_O)        0.124    11.923 r  mouse/mole_down2_i_1/O
                         net (fo=1, routed)           0.000    11.923    wm/mole_down2_reg_2
    SLICE_X19Y100        FDRE                                         r  wm/mole_down2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.615    14.956    wm/clock_IBUF_BUFG
    SLICE_X19Y100        FDRE                                         r  wm/mole_down2_reg/C
                         clock pessimism              0.267    15.223    
                         clock uncertainty           -0.035    15.188    
    SLICE_X19Y100        FDRE (Setup_fdre_C_D)        0.029    15.217    wm/mole_down2_reg
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                         -11.923    
  -------------------------------------------------------------------
                         slack                                  3.294    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.371%)  route 0.078ns (29.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.673     1.557    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.078     1.776    mouse/Inst_Ps2Interface/FSM_onehot_state_reg_n_0_[2]
    SLICE_X2Y110         LUT6 (Prop_lut6_I5_O)        0.045     1.821 r  mouse/Inst_Ps2Interface/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.821    mouse/Inst_Ps2Interface/FSM_onehot_state[3]_i_1_n_0
    SLICE_X2Y110         FDRE                                         r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.948     2.076    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.506     1.570    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.120     1.690    mouse/Inst_Ps2Interface/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/frame_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/frame_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.806%)  route 0.098ns (34.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.674     1.558    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  mouse/Inst_Ps2Interface/frame_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  mouse/Inst_Ps2Interface/frame_reg[10]/Q
                         net (fo=2, routed)           0.098     1.797    mouse/Inst_Ps2Interface/frame_reg_n_0_[10]
    SLICE_X2Y109         LUT3 (Prop_lut3_I2_O)        0.048     1.845 r  mouse/Inst_Ps2Interface/frame[9]_i_2/O
                         net (fo=1, routed)           0.000     1.845    mouse/Inst_Ps2Interface/p_1_in[9]
    SLICE_X2Y109         FDRE                                         r  mouse/Inst_Ps2Interface/frame_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.949     2.077    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X2Y109         FDRE                                         r  mouse/Inst_Ps2Interface/frame_reg[9]/C
                         clock pessimism             -0.506     1.571    
    SLICE_X2Y109         FDRE (Hold_fdre_C_D)         0.131     1.702    mouse/Inst_Ps2Interface/frame_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 mouse/y_pos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/ypos_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.822%)  route 0.131ns (48.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.646     1.530    mouse/clock_IBUF_BUFG
    SLICE_X15Y105        FDRE                                         r  mouse/y_pos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.141     1.671 r  mouse/y_pos_reg[11]/Q
                         net (fo=3, routed)           0.131     1.802    mouse/y_pos[11]
    SLICE_X17Y105        FDRE                                         r  mouse/ypos_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.919     2.047    mouse/clock_IBUF_BUFG
    SLICE_X17Y105        FDRE                                         r  mouse/ypos_reg[11]/C
                         clock pessimism             -0.482     1.565    
    SLICE_X17Y105        FDRE (Hold_fdre_C_D)         0.066     1.631    mouse/ypos_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/delay_63clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/delay_63clk_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.642     1.526    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X9Y114         FDRE                                         r  mouse/Inst_Ps2Interface/delay_63clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  mouse/Inst_Ps2Interface/delay_63clk_count_reg[0]/Q
                         net (fo=7, routed)           0.120     1.787    mouse/Inst_Ps2Interface/delay_63clk_count_reg__0[0]
    SLICE_X8Y114         LUT5 (Prop_lut5_I2_O)        0.045     1.832 r  mouse/Inst_Ps2Interface/delay_63clk_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.832    mouse/Inst_Ps2Interface/plusOp__1[4]
    SLICE_X8Y114         FDRE                                         r  mouse/Inst_Ps2Interface/delay_63clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.916     2.044    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X8Y114         FDRE                                         r  mouse/Inst_Ps2Interface/delay_63clk_count_reg[4]/C
                         clock pessimism             -0.505     1.539    
    SLICE_X8Y114         FDRE (Hold_fdre_C_D)         0.120     1.659    mouse/Inst_Ps2Interface/delay_63clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/delay_63clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/delay_63clk_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.920%)  route 0.124ns (40.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.642     1.526    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X9Y114         FDRE                                         r  mouse/Inst_Ps2Interface/delay_63clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  mouse/Inst_Ps2Interface/delay_63clk_count_reg[0]/Q
                         net (fo=7, routed)           0.124     1.791    mouse/Inst_Ps2Interface/delay_63clk_count_reg__0[0]
    SLICE_X8Y114         LUT6 (Prop_lut6_I3_O)        0.045     1.836 r  mouse/Inst_Ps2Interface/delay_63clk_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.836    mouse/Inst_Ps2Interface/plusOp__1[5]
    SLICE_X8Y114         FDRE                                         r  mouse/Inst_Ps2Interface/delay_63clk_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.916     2.044    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X8Y114         FDRE                                         r  mouse/Inst_Ps2Interface/delay_63clk_count_reg[5]/C
                         clock pessimism             -0.505     1.539    
    SLICE_X8Y114         FDRE (Hold_fdre_C_D)         0.121     1.660    mouse/Inst_Ps2Interface/delay_63clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/FSM_onehot_state_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/ps2_data_h_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.761%)  route 0.125ns (40.239%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.673     1.557    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[14]/Q
                         net (fo=4, routed)           0.125     1.823    mouse/Inst_Ps2Interface/FSM_onehot_state_reg_n_0_[14]
    SLICE_X2Y111         LUT6 (Prop_lut6_I1_O)        0.045     1.868 r  mouse/Inst_Ps2Interface/ps2_data_h_inv_i_2/O
                         net (fo=1, routed)           0.000     1.868    mouse/Inst_Ps2Interface/ps2_data_h_inv_i_1_n_0
    SLICE_X2Y111         FDRE                                         r  mouse/Inst_Ps2Interface/ps2_data_h_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.948     2.076    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  mouse/Inst_Ps2Interface/ps2_data_h_reg_inv/C
                         clock pessimism             -0.506     1.570    
    SLICE_X2Y111         FDRE (Hold_fdre_C_D)         0.121     1.691    mouse/Inst_Ps2Interface/ps2_data_h_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 mouse/tx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/tx_parity_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.207%)  route 0.123ns (39.793%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.673     1.557    mouse/clock_IBUF_BUFG
    SLICE_X4Y109         FDRE                                         r  mouse/tx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  mouse/tx_data_reg[0]/Q
                         net (fo=2, routed)           0.123     1.821    mouse/Inst_Ps2Interface/Q[0]
    SLICE_X3Y109         LUT4 (Prop_lut4_I0_O)        0.045     1.866 r  mouse/Inst_Ps2Interface/tx_parity_i_1/O
                         net (fo=1, routed)           0.000     1.866    mouse/Inst_Ps2Interface/tx_parity_i_1_n_0
    SLICE_X3Y109         FDRE                                         r  mouse/Inst_Ps2Interface/tx_parity_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.949     2.077    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  mouse/Inst_Ps2Interface/tx_parity_reg/C
                         clock pessimism             -0.482     1.595    
    SLICE_X3Y109         FDRE (Hold_fdre_C_D)         0.092     1.687    mouse/Inst_Ps2Interface/tx_parity_reg
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/x_inc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.185%)  route 0.145ns (43.815%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.673     1.557    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X5Y109         FDRE                                         r  mouse/Inst_Ps2Interface/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  mouse/Inst_Ps2Interface/rx_data_reg[3]/Q
                         net (fo=8, routed)           0.145     1.843    mouse/Inst_Ps2Interface/rx_data_reg_n_0_[3]
    SLICE_X6Y109         LUT2 (Prop_lut2_I1_O)        0.045     1.888 r  mouse/Inst_Ps2Interface/x_inc[3]_i_1/O
                         net (fo=1, routed)           0.000     1.888    mouse/Inst_Ps2Interface_n_60
    SLICE_X6Y109         FDRE                                         r  mouse/x_inc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.947     2.075    mouse/clock_IBUF_BUFG
    SLICE_X6Y109         FDRE                                         r  mouse/x_inc_reg[3]/C
                         clock pessimism             -0.502     1.573    
    SLICE_X6Y109         FDRE (Hold_fdre_C_D)         0.121     1.694    mouse/x_inc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/x_inc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.007%)  route 0.146ns (43.993%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.673     1.557    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X5Y109         FDRE                                         r  mouse/Inst_Ps2Interface/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  mouse/Inst_Ps2Interface/rx_data_reg[1]/Q
                         net (fo=10, routed)          0.146     1.844    mouse/Inst_Ps2Interface/rx_data_reg_n_0_[1]
    SLICE_X6Y109         LUT2 (Prop_lut2_I1_O)        0.045     1.889 r  mouse/Inst_Ps2Interface/x_inc[1]_i_1/O
                         net (fo=1, routed)           0.000     1.889    mouse/Inst_Ps2Interface_n_62
    SLICE_X6Y109         FDRE                                         r  mouse/x_inc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.947     2.075    mouse/clock_IBUF_BUFG
    SLICE_X6Y109         FDRE                                         r  mouse/x_inc_reg[1]/C
                         clock pessimism             -0.502     1.573    
    SLICE_X6Y109         FDRE (Hold_fdre_C_D)         0.121     1.694    mouse/x_inc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/delay_100us_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/FSM_onehot_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.688%)  route 0.120ns (39.312%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.673     1.557    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X1Y110         FDRE                                         r  mouse/Inst_Ps2Interface/delay_100us_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  mouse/Inst_Ps2Interface/delay_100us_done_reg/Q
                         net (fo=2, routed)           0.120     1.818    mouse/Inst_Ps2Interface/delay_100us_done
    SLICE_X1Y108         LUT4 (Prop_lut4_I2_O)        0.045     1.863 r  mouse/Inst_Ps2Interface/FSM_onehot_state[7]_i_1/O
                         net (fo=1, routed)           0.000     1.863    mouse/Inst_Ps2Interface/FSM_onehot_state[7]_i_1_n_0
    SLICE_X1Y108         FDRE                                         r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.949     2.077    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[7]/C
                         clock pessimism             -0.503     1.574    
    SLICE_X1Y108         FDRE (Hold_fdre_C_D)         0.091     1.665    mouse/Inst_Ps2Interface/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y120   ai/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y122   ai/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y122   ai/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y120   ai/count2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y120   ai/count2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y120   ai/count2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y121   ai/count2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y41   clk2/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y124   clk20k/count_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y109   mouse/tx_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y109   mouse/tx_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y110   mouse/tx_data_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y110   mouse/tx_data_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y110   mouse/tx_data_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y110   mouse/tx_data_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y109   mouse/x_inc_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y109   mouse/x_inc_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y109   mouse/x_inc_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y109   mouse/x_inc_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y120   ai/count2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y120   ai/count2_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y120   ai/count2_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y120   ai/count2_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y124   clk20k/count_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y124   clk20k/count_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y111   mouse/Inst_Ps2Interface/data_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y111   mouse/Inst_Ps2Interface/data_count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y111   mouse/Inst_Ps2Interface/data_count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y111   mouse/Inst_Ps2Interface/data_count_reg[3]/C



