#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\Users\JOSEAD~1\Desktop\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\Users\JOSEAD~1\Desktop\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\JOSEAD~1\Desktop\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\JOSEAD~1\Desktop\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\JOSEAD~1\Desktop\iverilog\lib\ivl\va_math.vpi";
S_000000000090dc60 .scope module, "testbench" "testbench" 2 2;
 .timescale 0 0;
v0000000001134650_0 .net "DataAdr", 31 0, v000000000112d3d0_0;  1 drivers
v0000000001134150_0 .net "MemWrite", 0 0, L_00000000009091a0;  1 drivers
v00000000011357d0_0 .net "WriteData", 31 0, L_000000000118f1c0;  1 drivers
v0000000001135910_0 .var "clk", 0 0;
v0000000001135af0_0 .var "reset", 0 0;
E_00000000008fa530 .event negedge, v0000000000901710_0;
S_00000000008d9510 .scope module, "dut" "top" 2 8, 3 4 0, S_000000000090dc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "DataAdr";
    .port_info 4 /OUTPUT 1 "MemWrite";
v0000000001135730_0 .net "DataAdr", 31 0, v000000000112d3d0_0;  alias, 1 drivers
v00000000011354b0_0 .net "Instr", 31 0, L_0000000000908950;  1 drivers
v0000000001135a50_0 .net "MemWrite", 0 0, L_00000000009091a0;  alias, 1 drivers
v0000000001134830_0 .net "PC", 31 0, v000000000112f840_0;  1 drivers
v0000000001135e10_0 .net "ReadData", 31 0, L_0000000000909130;  1 drivers
v00000000011345b0_0 .net "WriteData", 31 0, L_000000000118f1c0;  alias, 1 drivers
v00000000011348d0_0 .net "clk", 0 0, v0000000001135910_0;  1 drivers
v0000000001135370_0 .net "reset", 0 0, v0000000001135af0_0;  1 drivers
S_00000000008d96a0 .scope module, "arm" "arm" 3 19, 4 3 0, S_00000000008d9510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "Instr";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 32 "ALUResult";
    .port_info 6 /OUTPUT 32 "WriteData";
    .port_info 7 /INPUT 32 "ReadData";
v0000000001130130_0 .net "ALUControl", 2 0, v000000000112ac40_0;  1 drivers
v0000000001131b70_0 .net "ALUFlags", 3 0, L_000000000118f3a0;  1 drivers
v0000000001131170_0 .net "ALUResult", 31 0, v000000000112d3d0_0;  alias, 1 drivers
v00000000011301d0_0 .net "ALUSrc", 0 0, L_00000000011341f0;  1 drivers
v0000000001131c10_0 .net "ImmSrc", 1 0, L_0000000001134dd0;  1 drivers
v0000000001130590_0 .net "Instr", 31 0, L_0000000000908950;  alias, 1 drivers
v0000000001131530_0 .net "MemWrite", 0 0, L_00000000009091a0;  alias, 1 drivers
v00000000011312b0_0 .net "MemtoReg", 0 0, L_00000000011352d0;  1 drivers
v0000000001130630_0 .net "PC", 31 0, v000000000112f840_0;  alias, 1 drivers
v0000000001130270_0 .net "PCSrc", 0 0, L_0000000000908f00;  1 drivers
v0000000001131350_0 .net "ReadData", 31 0, L_0000000000909130;  alias, 1 drivers
v0000000001131d50_0 .net "RegSrc", 1 0, L_0000000001134970;  1 drivers
v00000000011315d0_0 .net "RegWrite", 0 0, L_0000000000908a30;  1 drivers
v0000000001130950_0 .net "WriteData", 31 0, L_000000000118f1c0;  alias, 1 drivers
v0000000001130bd0_0 .net "clk", 0 0, v0000000001135910_0;  alias, 1 drivers
v00000000011303b0_0 .net "reset", 0 0, v0000000001135af0_0;  alias, 1 drivers
L_0000000001134bf0 .part L_0000000000908950, 12, 20;
S_00000000008d9830 .scope module, "c" "controller" 4 29, 5 3 0, S_00000000008d96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 20 "Instr";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /OUTPUT 2 "RegSrc";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 2 "ImmSrc";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 3 "ALUControl";
    .port_info 9 /OUTPUT 1 "MemWrite";
    .port_info 10 /OUTPUT 1 "MemtoReg";
    .port_info 11 /OUTPUT 1 "PCSrc";
v000000000112b960_0 .net "ALUControl", 2 0, v000000000112ac40_0;  alias, 1 drivers
v000000000112bb40_0 .net "ALUFlags", 3 0, L_000000000118f3a0;  alias, 1 drivers
v000000000112a920_0 .net "ALUSrc", 0 0, L_00000000011341f0;  alias, 1 drivers
v000000000112a560_0 .net "FlagW", 1 0, v000000000112b780_0;  1 drivers
v000000000112ad80_0 .net "ImmSrc", 1 0, L_0000000001134dd0;  alias, 1 drivers
v000000000112bdc0_0 .net "Instr", 31 12, L_0000000001134bf0;  1 drivers
v000000000112bf00_0 .net "MemW", 0 0, L_0000000001135550;  1 drivers
v000000000112a060_0 .net "MemWrite", 0 0, L_00000000009091a0;  alias, 1 drivers
v000000000112ace0_0 .net "MemtoReg", 0 0, L_00000000011352d0;  alias, 1 drivers
v000000000112ae20_0 .net "PCS", 0 0, L_0000000000908d40;  1 drivers
v000000000112b460_0 .net "PCSrc", 0 0, L_0000000000908f00;  alias, 1 drivers
v000000000112aec0_0 .net "RegSrc", 1 0, L_0000000001134970;  alias, 1 drivers
v000000000112b5a0_0 .net "RegW", 0 0, L_00000000011355f0;  1 drivers
v000000000112c390_0 .net "RegWrite", 0 0, L_0000000000908a30;  alias, 1 drivers
v000000000112cc50_0 .net "clk", 0 0, v0000000001135910_0;  alias, 1 drivers
v000000000112d970_0 .net "reset", 0 0, v0000000001135af0_0;  alias, 1 drivers
L_00000000011346f0 .part L_0000000001134bf0, 14, 2;
L_0000000001134290 .part L_0000000001134bf0, 8, 6;
L_0000000001134330 .part L_0000000001134bf0, 0, 4;
L_0000000001134ab0 .part L_0000000001134bf0, 16, 4;
S_00000000008dbab0 .scope module, "cl" "condlogic" 5 47, 6 3 0, S_00000000008d9830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "Cond";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /INPUT 2 "FlagW";
    .port_info 5 /INPUT 1 "PCS";
    .port_info 6 /INPUT 1 "RegW";
    .port_info 7 /INPUT 1 "MemW";
    .port_info 8 /OUTPUT 1 "PCSrc";
    .port_info 9 /OUTPUT 1 "RegWrite";
    .port_info 10 /OUTPUT 1 "MemWrite";
L_0000000000908c60 .functor AND 2, v000000000112b780_0, L_0000000001134fb0, C4<11>, C4<11>;
L_0000000000908a30 .functor AND 1, L_00000000011355f0, v0000000000902e30_0, C4<1>, C4<1>;
L_00000000009091a0 .functor AND 1, L_0000000001135550, v0000000000902e30_0, C4<1>, C4<1>;
L_0000000000908f00 .functor AND 1, L_0000000000908d40, v0000000000902e30_0, C4<1>, C4<1>;
v000000000112aa60_0 .net "ALUFlags", 3 0, L_000000000118f3a0;  alias, 1 drivers
v000000000112b8c0_0 .net "Cond", 3 0, L_0000000001134ab0;  1 drivers
v000000000112b6e0_0 .net "CondEx", 0 0, v0000000000902e30_0;  1 drivers
v000000000112ab00_0 .net "FlagW", 1 0, v000000000112b780_0;  alias, 1 drivers
v000000000112b1e0_0 .net "FlagWrite", 1 0, L_0000000000908c60;  1 drivers
v000000000112b280_0 .net "Flags", 3 0, L_0000000001135f50;  1 drivers
v000000000112b320_0 .net "MemW", 0 0, L_0000000001135550;  alias, 1 drivers
v000000000112a100_0 .net "MemWrite", 0 0, L_00000000009091a0;  alias, 1 drivers
v000000000112a7e0_0 .net "PCS", 0 0, L_0000000000908d40;  alias, 1 drivers
v000000000112aba0_0 .net "PCSrc", 0 0, L_0000000000908f00;  alias, 1 drivers
v000000000112bd20_0 .net "RegW", 0 0, L_00000000011355f0;  alias, 1 drivers
v000000000112b140_0 .net "RegWrite", 0 0, L_0000000000908a30;  alias, 1 drivers
v000000000112a1a0_0 .net *"_ivl_13", 1 0, L_0000000001134fb0;  1 drivers
v000000000112a240_0 .net "clk", 0 0, v0000000001135910_0;  alias, 1 drivers
v000000000112a4c0_0 .net "reset", 0 0, v0000000001135af0_0;  alias, 1 drivers
L_0000000001135cd0 .part L_0000000000908c60, 1, 1;
L_0000000001135d70 .part L_000000000118f3a0, 2, 2;
L_0000000001135eb0 .part L_0000000000908c60, 0, 1;
L_0000000001135870 .part L_000000000118f3a0, 0, 2;
L_0000000001135f50 .concat8 [ 2 2 0 0], v00000000008ef6c0_0, v000000000112a740_0;
L_0000000001134fb0 .concat [ 1 1 0 0], v0000000000902e30_0, v0000000000902e30_0;
S_00000000008dbd00 .scope module, "cc" "condcheck" 6 44, 7 1 0, S_00000000008dbab0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Cond";
    .port_info 1 /INPUT 4 "Flags";
    .port_info 2 /OUTPUT 1 "CondEx";
L_0000000000908b10 .functor BUFZ 4, L_0000000001135f50, C4<0000>, C4<0000>, C4<0000>;
L_0000000000909360 .functor XNOR 1, L_00000000011343d0, L_00000000011359b0, C4<0>, C4<0>;
v0000000000902cf0_0 .net "Cond", 3 0, L_0000000001134ab0;  alias, 1 drivers
v0000000000902e30_0 .var "CondEx", 0 0;
v0000000000901b70_0 .net "Flags", 3 0, L_0000000001135f50;  alias, 1 drivers
v0000000000901ad0_0 .net *"_ivl_6", 3 0, L_0000000000908b10;  1 drivers
v0000000000902890_0 .net "carry", 0 0, L_0000000001134470;  1 drivers
v0000000000901850_0 .net "ge", 0 0, L_0000000000909360;  1 drivers
v0000000000902930_0 .net "neg", 0 0, L_00000000011343d0;  1 drivers
v0000000000901530_0 .net "overflow", 0 0, L_00000000011359b0;  1 drivers
v00000000009015d0_0 .net "zero", 0 0, L_0000000001134f10;  1 drivers
E_00000000008fa1b0/0 .event edge, v0000000000902cf0_0, v00000000009015d0_0, v0000000000902890_0, v0000000000902930_0;
E_00000000008fa1b0/1 .event edge, v0000000000901530_0, v0000000000901850_0;
E_00000000008fa1b0 .event/or E_00000000008fa1b0/0, E_00000000008fa1b0/1;
L_00000000011343d0 .part L_0000000000908b10, 3, 1;
L_0000000001134f10 .part L_0000000000908b10, 2, 1;
L_0000000001134470 .part L_0000000000908b10, 1, 1;
L_00000000011359b0 .part L_0000000000908b10, 0, 1;
S_00000000008bdc80 .scope module, "flagreg0" "flopenr" 6 37, 8 1 0, S_00000000008dbab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_00000000008f98b0 .param/l "WIDTH" 0 8 8, +C4<00000000000000000000000000000010>;
v0000000000901710_0 .net "clk", 0 0, v0000000001135910_0;  alias, 1 drivers
v00000000009018f0_0 .net "d", 1 0, L_0000000001135870;  1 drivers
v0000000000901990_0 .net "en", 0 0, L_0000000001135eb0;  1 drivers
v00000000008ef6c0_0 .var "q", 1 0;
v00000000008ef080_0 .net "reset", 0 0, v0000000001135af0_0;  alias, 1 drivers
E_00000000008f9cf0 .event posedge, v00000000008ef080_0, v0000000000901710_0;
S_00000000008bde10 .scope module, "flagreg1" "flopenr" 6 30, 8 1 0, S_00000000008dbab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_00000000008fa770 .param/l "WIDTH" 0 8 8, +C4<00000000000000000000000000000010>;
v00000000008ef120_0 .net "clk", 0 0, v0000000001135910_0;  alias, 1 drivers
v00000000008ef9e0_0 .net "d", 1 0, L_0000000001135d70;  1 drivers
v000000000112be60_0 .net "en", 0 0, L_0000000001135cd0;  1 drivers
v000000000112a740_0 .var "q", 1 0;
v000000000112b000_0 .net "reset", 0 0, v0000000001135af0_0;  alias, 1 drivers
S_00000000008bdfa0 .scope module, "dec" "decode" 5 33, 9 1 0, S_00000000008d9830;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Op";
    .port_info 1 /INPUT 6 "Funct";
    .port_info 2 /INPUT 4 "Rd";
    .port_info 3 /OUTPUT 2 "FlagW";
    .port_info 4 /OUTPUT 1 "PCS";
    .port_info 5 /OUTPUT 1 "RegW";
    .port_info 6 /OUTPUT 1 "MemW";
    .port_info 7 /OUTPUT 1 "MemtoReg";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 2 "ImmSrc";
    .port_info 10 /OUTPUT 2 "RegSrc";
    .port_info 11 /OUTPUT 3 "ALUControl";
L_0000000000908bf0 .functor AND 1, L_0000000001135690, L_00000000011355f0, C4<1>, C4<1>;
L_0000000000908d40 .functor OR 1, L_0000000000908bf0, L_0000000001135b90, C4<0>, C4<0>;
v000000000112ac40_0 .var "ALUControl", 2 0;
v000000000112ba00_0 .net "ALUOp", 0 0, L_0000000001135c30;  1 drivers
v000000000112b500_0 .net "ALUSrc", 0 0, L_00000000011341f0;  alias, 1 drivers
v000000000112b640_0 .net "Branch", 0 0, L_0000000001135b90;  1 drivers
v000000000112b780_0 .var "FlagW", 1 0;
v000000000112bbe0_0 .net "Funct", 5 0, L_0000000001134290;  1 drivers
v000000000112baa0_0 .net "ImmSrc", 1 0, L_0000000001134dd0;  alias, 1 drivers
v000000000112b0a0_0 .net "MemW", 0 0, L_0000000001135550;  alias, 1 drivers
v000000000112a6a0_0 .net "MemtoReg", 0 0, L_00000000011352d0;  alias, 1 drivers
v000000000112a2e0_0 .net "Op", 1 0, L_00000000011346f0;  1 drivers
v000000000112a9c0_0 .net "PCS", 0 0, L_0000000000908d40;  alias, 1 drivers
v000000000112af60_0 .net "Rd", 3 0, L_0000000001134330;  1 drivers
v000000000112a380_0 .net "RegSrc", 1 0, L_0000000001134970;  alias, 1 drivers
v000000000112b820_0 .net "RegW", 0 0, L_00000000011355f0;  alias, 1 drivers
v000000000112a880_0 .net *"_ivl_10", 9 0, v000000000112a600_0;  1 drivers
L_0000000001136078 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v000000000112b3c0_0 .net/2u *"_ivl_11", 3 0, L_0000000001136078;  1 drivers
v000000000112a420_0 .net *"_ivl_13", 0 0, L_0000000001135690;  1 drivers
v000000000112bc80_0 .net *"_ivl_15", 0 0, L_0000000000908bf0;  1 drivers
v000000000112a600_0 .var "controls", 9 0;
E_00000000008f9bb0 .event edge, v000000000112ba00_0, v000000000112bbe0_0, v000000000112ac40_0;
E_00000000008fa4b0 .event edge, v000000000112a2e0_0, v000000000112bbe0_0;
L_0000000001134970 .part v000000000112a600_0, 8, 2;
L_0000000001134dd0 .part v000000000112a600_0, 6, 2;
L_00000000011341f0 .part v000000000112a600_0, 5, 1;
L_00000000011352d0 .part v000000000112a600_0, 4, 1;
L_00000000011355f0 .part v000000000112a600_0, 3, 1;
L_0000000001135550 .part v000000000112a600_0, 2, 1;
L_0000000001135b90 .part v000000000112a600_0, 1, 1;
L_0000000001135c30 .part v000000000112a600_0, 0, 1;
L_0000000001135690 .cmp/eq 4, L_0000000001134330, L_0000000001136078;
S_00000000008b68a0 .scope module, "dp" "datapath" 4 43, 10 7 0, S_00000000008d96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "RegSrc";
    .port_info 3 /INPUT 1 "RegWrite";
    .port_info 4 /INPUT 2 "ImmSrc";
    .port_info 5 /INPUT 1 "ALUSrc";
    .port_info 6 /INPUT 3 "ALUControl";
    .port_info 7 /INPUT 1 "MemtoReg";
    .port_info 8 /INPUT 1 "PCSrc";
    .port_info 9 /OUTPUT 4 "ALUFlags";
    .port_info 10 /OUTPUT 32 "PC";
    .port_info 11 /INPUT 32 "Instr";
    .port_info 12 /OUTPUT 32 "ALUResult";
    .port_info 13 /OUTPUT 32 "WriteData";
    .port_info 14 /INPUT 32 "ReadData";
v000000000112f700_0 .net "ALUControl", 2 0, v000000000112ac40_0;  alias, 1 drivers
v000000000112f7a0_0 .net "ALUFlags", 3 0, L_000000000118f3a0;  alias, 1 drivers
v0000000001130f90_0 .net "ALUResult", 31 0, v000000000112d3d0_0;  alias, 1 drivers
v00000000011310d0_0 .net "ALUSrc", 0 0, L_00000000011341f0;  alias, 1 drivers
v0000000001130810_0 .net "ExtImm", 31 0, v000000000112d150_0;  1 drivers
v0000000001130c70_0 .net "ImmSrc", 1 0, L_0000000001134dd0;  alias, 1 drivers
v0000000001131f30_0 .net "Instr", 31 0, L_0000000000908950;  alias, 1 drivers
v00000000011306d0_0 .net "MemtoReg", 0 0, L_00000000011352d0;  alias, 1 drivers
v0000000001131670_0 .net "PC", 31 0, v000000000112f840_0;  alias, 1 drivers
v0000000001131710_0 .net "PCNext", 31 0, L_0000000001134510;  1 drivers
v0000000001131990_0 .net "PCPlus4", 31 0, L_0000000001134790;  1 drivers
v0000000001130770_0 .net "PCPlus8", 31 0, L_0000000001134a10;  1 drivers
v0000000001131cb0_0 .net "PCSrc", 0 0, L_0000000000908f00;  alias, 1 drivers
v0000000001130d10_0 .net "RA1", 3 0, L_0000000001135230;  1 drivers
v0000000001131e90_0 .net "RA2", 3 0, L_0000000001134c90;  1 drivers
v00000000011308b0_0 .net "ReadData", 31 0, L_0000000000909130;  alias, 1 drivers
v0000000001131030_0 .net "RegSrc", 1 0, L_0000000001134970;  alias, 1 drivers
v0000000001131a30_0 .net "RegWrite", 0 0, L_0000000000908a30;  alias, 1 drivers
v0000000001130db0_0 .net "Result", 31 0, L_000000000118ea40;  1 drivers
v0000000001131ad0_0 .net "SrcA", 31 0, L_000000000118f800;  1 drivers
v0000000001130a90_0 .net "SrcB", 31 0, L_000000000118fa80;  1 drivers
v0000000001131210_0 .net "WriteData", 31 0, L_000000000118f1c0;  alias, 1 drivers
v0000000001131490_0 .net "clk", 0 0, v0000000001135910_0;  alias, 1 drivers
v00000000011317b0_0 .net "reset", 0 0, v0000000001135af0_0;  alias, 1 drivers
L_0000000001134b50 .part L_0000000000908950, 16, 4;
L_0000000001135410 .part L_0000000001134970, 0, 1;
L_0000000001134d30 .part L_0000000000908950, 0, 4;
L_0000000001134e70 .part L_0000000000908950, 12, 4;
L_0000000001135050 .part L_0000000001134970, 1, 1;
L_000000000118e0e0 .part L_0000000000908950, 12, 4;
L_000000000118ec20 .part L_0000000000908950, 0, 24;
S_00000000008bc9d0 .scope module, "alu" "alu" 10 110, 11 1 0, S_00000000008b68a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 4 "ALUFlags";
L_0000000000908cd0 .functor NOT 32, L_000000000118fa80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000001136420 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000000909210 .functor XNOR 1, L_000000000118e360, L_0000000001136420, C4<0>, C4<0>;
L_0000000000908aa0 .functor AND 1, L_0000000000909210, L_000000000118f6c0, C4<1>, C4<1>;
L_0000000001136468 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000000908fe0 .functor XNOR 1, L_000000000118fbc0, L_0000000001136468, C4<0>, C4<0>;
L_00000000009088e0 .functor XOR 1, L_000000000118e5e0, L_000000000118e860, C4<0>, C4<0>;
L_00000000009093d0 .functor XOR 1, L_00000000009088e0, L_000000000118fd00, C4<0>, C4<0>;
L_0000000000909590 .functor NOT 1, L_00000000009093d0, C4<0>, C4<0>, C4<0>;
L_0000000000909520 .functor AND 1, L_0000000000908fe0, L_0000000000909590, C4<1>, C4<1>;
L_0000000000908f70 .functor XOR 1, L_000000000118e180, L_000000000118e680, C4<0>, C4<0>;
L_0000000000909050 .functor AND 1, L_0000000000909520, L_0000000000908f70, C4<1>, C4<1>;
v000000000112d5b0_0 .net "ALUControl", 2 0, v000000000112ac40_0;  alias, 1 drivers
v000000000112d1f0_0 .net "ALUFlags", 3 0, L_000000000118f3a0;  alias, 1 drivers
v000000000112d3d0_0 .var "Result", 31 0;
L_00000000011362b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000112ca70_0 .net/2u *"_ivl_0", 0 0, L_00000000011362b8;  1 drivers
v000000000112d470_0 .net *"_ivl_10", 32 0, L_000000000118eb80;  1 drivers
L_0000000001136348 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000112de70_0 .net/2u *"_ivl_12", 0 0, L_0000000001136348;  1 drivers
v000000000112c7f0_0 .net *"_ivl_14", 32 0, L_000000000118e220;  1 drivers
v000000000112ce30_0 .net *"_ivl_16", 32 0, L_000000000118f080;  1 drivers
v000000000112da10_0 .net *"_ivl_18", 32 0, L_000000000118e2c0;  1 drivers
v000000000112d650_0 .net *"_ivl_2", 32 0, L_000000000118fda0;  1 drivers
v000000000112d510_0 .net *"_ivl_21", 0 0, L_000000000118ecc0;  1 drivers
v000000000112c1b0_0 .net *"_ivl_22", 32 0, L_000000000118fe40;  1 drivers
L_0000000001136390 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000112d0b0_0 .net *"_ivl_25", 31 0, L_0000000001136390;  1 drivers
L_00000000011363d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000112df10_0 .net/2u *"_ivl_30", 31 0, L_00000000011363d8;  1 drivers
v000000000112c4d0_0 .net *"_ivl_35", 0 0, L_000000000118e360;  1 drivers
v000000000112d290_0 .net/2u *"_ivl_36", 0 0, L_0000000001136420;  1 drivers
v000000000112ccf0_0 .net *"_ivl_38", 0 0, L_0000000000909210;  1 drivers
v000000000112c070_0 .net *"_ivl_41", 0 0, L_000000000118f6c0;  1 drivers
v000000000112c750_0 .net *"_ivl_45", 0 0, L_000000000118fbc0;  1 drivers
v000000000112c110_0 .net/2u *"_ivl_46", 0 0, L_0000000001136468;  1 drivers
v000000000112cd90_0 .net *"_ivl_48", 0 0, L_0000000000908fe0;  1 drivers
v000000000112db50_0 .net *"_ivl_5", 0 0, L_000000000118fb20;  1 drivers
v000000000112dc90_0 .net *"_ivl_51", 0 0, L_000000000118e5e0;  1 drivers
v000000000112ced0_0 .net *"_ivl_53", 0 0, L_000000000118e860;  1 drivers
v000000000112c250_0 .net *"_ivl_54", 0 0, L_00000000009088e0;  1 drivers
v000000000112c9d0_0 .net *"_ivl_57", 0 0, L_000000000118fd00;  1 drivers
v000000000112d330_0 .net *"_ivl_58", 0 0, L_00000000009093d0;  1 drivers
L_0000000001136300 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000112dbf0_0 .net/2u *"_ivl_6", 0 0, L_0000000001136300;  1 drivers
v000000000112dd30_0 .net *"_ivl_60", 0 0, L_0000000000909590;  1 drivers
v000000000112cf70_0 .net *"_ivl_62", 0 0, L_0000000000909520;  1 drivers
v000000000112d6f0_0 .net *"_ivl_65", 0 0, L_000000000118e180;  1 drivers
v000000000112d790_0 .net *"_ivl_67", 0 0, L_000000000118e680;  1 drivers
v000000000112c890_0 .net *"_ivl_68", 0 0, L_0000000000908f70;  1 drivers
v000000000112d010_0 .net *"_ivl_8", 31 0, L_0000000000908cd0;  1 drivers
v000000000112dab0_0 .net "a", 31 0, L_000000000118f800;  alias, 1 drivers
v000000000112d830_0 .net "b", 31 0, L_000000000118fa80;  alias, 1 drivers
v000000000112d8d0_0 .net "carry", 0 0, L_0000000000908aa0;  1 drivers
v000000000112c430_0 .net "negative", 0 0, L_000000000118f620;  1 drivers
v000000000112cb10_0 .net "overflow", 0 0, L_0000000000909050;  1 drivers
v000000000112ddd0_0 .net "sum", 32 0, L_000000000118e4a0;  1 drivers
v000000000112c2f0_0 .net "zero", 0 0, L_000000000118e540;  1 drivers
E_00000000008f9fb0 .event edge, v000000000112ac40_0, v000000000112ddd0_0, v000000000112dab0_0, v000000000112d830_0;
L_000000000118fda0 .concat [ 32 1 0 0], L_000000000118f800, L_00000000011362b8;
L_000000000118fb20 .part v000000000112ac40_0, 0, 1;
L_000000000118eb80 .concat [ 32 1 0 0], L_0000000000908cd0, L_0000000001136300;
L_000000000118e220 .concat [ 32 1 0 0], L_000000000118fa80, L_0000000001136348;
L_000000000118f080 .functor MUXZ 33, L_000000000118e220, L_000000000118eb80, L_000000000118fb20, C4<>;
L_000000000118e2c0 .arith/sum 33, L_000000000118fda0, L_000000000118f080;
L_000000000118ecc0 .part v000000000112ac40_0, 0, 1;
L_000000000118fe40 .concat [ 1 32 0 0], L_000000000118ecc0, L_0000000001136390;
L_000000000118e4a0 .arith/sum 33, L_000000000118e2c0, L_000000000118fe40;
L_000000000118f620 .part v000000000112d3d0_0, 31, 1;
L_000000000118e540 .cmp/eq 32, v000000000112d3d0_0, L_00000000011363d8;
L_000000000118e360 .part v000000000112ac40_0, 1, 1;
L_000000000118f6c0 .part L_000000000118e4a0, 32, 1;
L_000000000118fbc0 .part v000000000112ac40_0, 1, 1;
L_000000000118e5e0 .part L_000000000118f800, 31, 1;
L_000000000118e860 .part L_000000000118fa80, 31, 1;
L_000000000118fd00 .part v000000000112ac40_0, 0, 1;
L_000000000118e180 .part L_000000000118f800, 31, 1;
L_000000000118e680 .part L_000000000118e4a0, 31, 1;
L_000000000118f3a0 .concat [ 1 1 1 1], L_0000000000909050, L_0000000000908aa0, L_000000000118e540, L_000000000118f620;
S_00000000008999d0 .scope module, "ext" "extend" 10 99, 12 1 0, S_00000000008b68a0;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "Instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ExtImm";
v000000000112d150_0 .var "ExtImm", 31 0;
v000000000112c6b0_0 .net "ImmSrc", 1 0, L_0000000001134dd0;  alias, 1 drivers
v000000000112c570_0 .net "Instr", 23 0, L_000000000118ec20;  1 drivers
E_00000000008fa070 .event edge, v000000000112baa0_0, v000000000112c570_0;
S_0000000000899b60 .scope module, "pcadd1" "adder" 10 60, 13 1 0, S_00000000008b68a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_00000000008fa6f0 .param/l "WIDTH" 0 13 6, +C4<00000000000000000000000000100000>;
v000000000112c610_0 .net "a", 31 0, v000000000112f840_0;  alias, 1 drivers
L_00000000011360c0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000000000112c930_0 .net "b", 31 0, L_00000000011360c0;  1 drivers
v000000000112cbb0_0 .net "y", 31 0, L_0000000001134790;  alias, 1 drivers
L_0000000001134790 .arith/sum 32, v000000000112f840_0, L_00000000011360c0;
S_0000000000899cf0 .scope module, "pcadd2" "adder" 10 65, 13 1 0, S_00000000008b68a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_00000000008f9bf0 .param/l "WIDTH" 0 13 6, +C4<00000000000000000000000000100000>;
v000000000112eda0_0 .net "a", 31 0, L_0000000001134790;  alias, 1 drivers
L_0000000001136108 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000000000112f020_0 .net "b", 31 0, L_0000000001136108;  1 drivers
v000000000112e120_0 .net "y", 31 0, L_0000000001134a10;  alias, 1 drivers
L_0000000001134a10 .arith/sum 32, L_0000000001134790, L_0000000001136108;
S_00000000008c2b40 .scope module, "pcmux" "mux2" 10 48, 14 1 0, S_00000000008b68a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_00000000008fa170 .param/l "WIDTH" 0 14 7, +C4<00000000000000000000000000100000>;
v000000000112e3a0_0 .net "d0", 31 0, L_0000000001134790;  alias, 1 drivers
v000000000112fd40_0 .net "d1", 31 0, L_000000000118ea40;  alias, 1 drivers
v000000000112e940_0 .net "s", 0 0, L_0000000000908f00;  alias, 1 drivers
v000000000112e440_0 .net "y", 31 0, L_0000000001134510;  alias, 1 drivers
L_0000000001134510 .functor MUXZ 32, L_0000000001134790, L_000000000118ea40, L_0000000000908f00, C4<>;
S_00000000008c2cd0 .scope module, "pcreg" "flopr" 10 54, 15 1 0, S_00000000008b68a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_00000000008f9db0 .param/l "WIDTH" 0 15 7, +C4<00000000000000000000000000100000>;
v000000000112ee40_0 .net "clk", 0 0, v0000000001135910_0;  alias, 1 drivers
v000000000112e760_0 .net "d", 31 0, L_0000000001134510;  alias, 1 drivers
v000000000112f840_0 .var "q", 31 0;
v000000000112f520_0 .net "reset", 0 0, v0000000001135af0_0;  alias, 1 drivers
S_000000000094d520 .scope module, "ra1mux" "mux2" 10 70, 14 1 0, S_00000000008b68a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_00000000008f9e30 .param/l "WIDTH" 0 14 7, +C4<00000000000000000000000000000100>;
v000000000112f980_0 .net "d0", 3 0, L_0000000001134b50;  1 drivers
L_0000000001136150 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v000000000112fb60_0 .net "d1", 3 0, L_0000000001136150;  1 drivers
v000000000112fc00_0 .net "s", 0 0, L_0000000001135410;  1 drivers
v000000000112f0c0_0 .net "y", 3 0, L_0000000001135230;  alias, 1 drivers
L_0000000001135230 .functor MUXZ 4, L_0000000001134b50, L_0000000001136150, L_0000000001135410, C4<>;
S_000000000094d6b0 .scope module, "ra2mux" "mux2" 10 76, 14 1 0, S_00000000008b68a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_00000000008fa4f0 .param/l "WIDTH" 0 14 7, +C4<00000000000000000000000000000100>;
v000000000112fca0_0 .net "d0", 3 0, L_0000000001134d30;  1 drivers
v000000000112eb20_0 .net "d1", 3 0, L_0000000001134e70;  1 drivers
v000000000112f8e0_0 .net "s", 0 0, L_0000000001135050;  1 drivers
v000000000112f160_0 .net "y", 3 0, L_0000000001134c90;  alias, 1 drivers
L_0000000001134c90 .functor MUXZ 4, L_0000000001134d30, L_0000000001134e70, L_0000000001135050, C4<>;
S_000000000094de80 .scope module, "resmux" "mux2" 10 93, 14 1 0, S_00000000008b68a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_00000000008fa7b0 .param/l "WIDTH" 0 14 7, +C4<00000000000000000000000000100000>;
v000000000112fac0_0 .net "d0", 31 0, v000000000112d3d0_0;  alias, 1 drivers
v000000000112f3e0_0 .net "d1", 31 0, L_0000000000909130;  alias, 1 drivers
v000000000112e1c0_0 .net "s", 0 0, L_00000000011352d0;  alias, 1 drivers
v000000000112e9e0_0 .net "y", 31 0, L_000000000118ea40;  alias, 1 drivers
L_000000000118ea40 .functor MUXZ 32, v000000000112d3d0_0, L_0000000000909130, L_00000000011352d0, C4<>;
S_000000000094e010 .scope module, "rf" "regfile" 10 82, 16 1 0, S_00000000008b68a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 4 "ra1";
    .port_info 3 /INPUT 4 "ra2";
    .port_info 4 /INPUT 4 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /INPUT 32 "r15";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
L_0000000001136198 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v000000000112ea80_0 .net/2u *"_ivl_0", 3 0, L_0000000001136198;  1 drivers
L_0000000001136228 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v000000000112f200_0 .net/2u *"_ivl_12", 3 0, L_0000000001136228;  1 drivers
v000000000112e300_0 .net *"_ivl_14", 0 0, L_000000000118f120;  1 drivers
v000000000112f2a0_0 .net *"_ivl_16", 31 0, L_000000000118fc60;  1 drivers
v000000000112fde0_0 .net *"_ivl_18", 5 0, L_000000000118f9e0;  1 drivers
v000000000112ebc0_0 .net *"_ivl_2", 0 0, L_00000000011350f0;  1 drivers
L_0000000001136270 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000112ec60_0 .net *"_ivl_21", 1 0, L_0000000001136270;  1 drivers
v000000000112f480_0 .net *"_ivl_4", 31 0, L_0000000001135190;  1 drivers
v000000000112fa20_0 .net *"_ivl_6", 5 0, L_000000000118efe0;  1 drivers
L_00000000011361e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000112e8a0_0 .net *"_ivl_9", 1 0, L_00000000011361e0;  1 drivers
v000000000112e4e0_0 .net "clk", 0 0, v0000000001135910_0;  alias, 1 drivers
v000000000112ed00_0 .net "r15", 31 0, L_0000000001134a10;  alias, 1 drivers
v000000000112e580_0 .net "ra1", 3 0, L_0000000001135230;  alias, 1 drivers
v000000000112fe80_0 .net "ra2", 3 0, L_0000000001134c90;  alias, 1 drivers
v000000000112ff20_0 .net "rd1", 31 0, L_000000000118f800;  alias, 1 drivers
v000000000112e800_0 .net "rd2", 31 0, L_000000000118f1c0;  alias, 1 drivers
v000000000112f340 .array "rf", 0 14, 31 0;
v000000000112e080_0 .net "wa3", 3 0, L_000000000118e0e0;  1 drivers
v000000000112f5c0_0 .net "wd3", 31 0, L_000000000118ea40;  alias, 1 drivers
v000000000112eee0_0 .net "we3", 0 0, L_0000000000908a30;  alias, 1 drivers
E_00000000008f9ff0 .event posedge, v0000000000901710_0;
L_00000000011350f0 .cmp/eq 4, L_0000000001135230, L_0000000001136198;
L_0000000001135190 .array/port v000000000112f340, L_000000000118efe0;
L_000000000118efe0 .concat [ 4 2 0 0], L_0000000001135230, L_00000000011361e0;
L_000000000118f800 .functor MUXZ 32, L_0000000001135190, L_0000000001134a10, L_00000000011350f0, C4<>;
L_000000000118f120 .cmp/eq 4, L_0000000001134c90, L_0000000001136228;
L_000000000118fc60 .array/port v000000000112f340, L_000000000118f9e0;
L_000000000118f9e0 .concat [ 4 2 0 0], L_0000000001134c90, L_0000000001136270;
L_000000000118f1c0 .functor MUXZ 32, L_000000000118fc60, L_0000000001134a10, L_000000000118f120, C4<>;
S_000000000094e1a0 .scope module, "srcbmux" "mux2" 10 104, 14 1 0, S_00000000008b68a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_00000000008fa730 .param/l "WIDTH" 0 14 7, +C4<00000000000000000000000000100000>;
v000000000112ef80_0 .net "d0", 31 0, L_000000000118f1c0;  alias, 1 drivers
v000000000112f660_0 .net "d1", 31 0, v000000000112d150_0;  alias, 1 drivers
v000000000112e620_0 .net "s", 0 0, L_00000000011341f0;  alias, 1 drivers
v000000000112e6c0_0 .net "y", 31 0, L_000000000118fa80;  alias, 1 drivers
L_000000000118fa80 .functor MUXZ 32, L_000000000118f1c0, v000000000112d150_0, L_00000000011341f0, C4<>;
S_000000000094d840 .scope module, "dmem" "dmem" 3 33, 17 1 0, S_00000000008d9510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0000000000909130 .functor BUFZ 32, L_000000000118fee0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000001130e50 .array "RAM", 0 63, 31 0;
v00000000011309f0_0 .net *"_ivl_0", 31 0, L_000000000118fee0;  1 drivers
v0000000001131850_0 .net *"_ivl_3", 29 0, L_000000000118f4e0;  1 drivers
v00000000011318f0_0 .net "a", 31 0, v000000000112d3d0_0;  alias, 1 drivers
v0000000001131df0_0 .net "clk", 0 0, v0000000001135910_0;  alias, 1 drivers
v0000000001130090_0 .net "rd", 31 0, L_0000000000909130;  alias, 1 drivers
v00000000011313f0_0 .net "wd", 31 0, L_000000000118f1c0;  alias, 1 drivers
v0000000001130b30_0 .net "we", 0 0, L_00000000009091a0;  alias, 1 drivers
L_000000000118fee0 .array/port v0000000001130e50, L_000000000118f4e0;
L_000000000118f4e0 .part v000000000112d3d0_0, 2, 30;
S_000000000094db60 .scope module, "imem" "imem" 3 29, 18 1 0, S_00000000008d9510;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0000000000908950 .functor BUFZ 32, L_000000000118e720, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000001130310 .array "RAM", 0 63, 31 0;
v0000000001130ef0_0 .net *"_ivl_0", 31 0, L_000000000118e720;  1 drivers
v0000000001130450_0 .net *"_ivl_3", 29 0, L_000000000118e400;  1 drivers
v00000000011304f0_0 .net "a", 31 0, v000000000112f840_0;  alias, 1 drivers
v00000000011340b0_0 .net "rd", 31 0, L_0000000000908950;  alias, 1 drivers
L_000000000118e720 .array/port v0000000001130310, L_000000000118e400;
L_000000000118e400 .part v000000000112f840_0, 2, 30;
    .scope S_00000000008bdfa0;
T_0 ;
    %wait E_00000000008fa4b0;
    %load/vec4 v000000000112a2e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/x;
    %jmp/1 T_0.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/x;
    %jmp/1 T_0.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_0.2, 4;
    %pushi/vec4 1023, 1023, 10;
    %store/vec4 v000000000112a600_0, 0, 10;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v000000000112bbe0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %pushi/vec4 41, 0, 10;
    %store/vec4 v000000000112a600_0, 0, 10;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 9, 0, 10;
    %store/vec4 v000000000112a600_0, 0, 10;
T_0.6 ;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v000000000112bbe0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %pushi/vec4 120, 0, 10;
    %store/vec4 v000000000112a600_0, 0, 10;
    %jmp T_0.8;
T_0.7 ;
    %pushi/vec4 628, 0, 10;
    %store/vec4 v000000000112a600_0, 0, 10;
T_0.8 ;
    %jmp T_0.4;
T_0.2 ;
    %pushi/vec4 418, 0, 10;
    %store/vec4 v000000000112a600_0, 0, 10;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000000008bdfa0;
T_1 ;
    %wait E_00000000008f9bb0;
    %load/vec4 v000000000112ba00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000000000112bbe0_0;
    %parti/s 4, 1, 2;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v000000000112ac40_0, 0, 3;
    %jmp T_1.8;
T_1.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000112ac40_0, 0, 3;
    %jmp T_1.8;
T_1.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000000000112ac40_0, 0, 3;
    %jmp T_1.8;
T_1.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000000000112ac40_0, 0, 3;
    %jmp T_1.8;
T_1.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000000000112ac40_0, 0, 3;
    %jmp T_1.8;
T_1.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000000000112ac40_0, 0, 3;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %load/vec4 v000000000112bbe0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000112b780_0, 4, 1;
    %load/vec4 v000000000112bbe0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000000000112ac40_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000112ac40_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000112b780_0, 4, 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000112ac40_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000112b780_0, 0, 2;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000000008bde10;
T_2 ;
    %wait E_00000000008f9cf0;
    %load/vec4 v000000000112b000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000000000112a740_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000000000112be60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v00000000008ef9e0_0;
    %assign/vec4 v000000000112a740_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000008bdc80;
T_3 ;
    %wait E_00000000008f9cf0;
    %load/vec4 v00000000008ef080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000008ef6c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000000901990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v00000000009018f0_0;
    %assign/vec4 v00000000008ef6c0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000008dbd00;
T_4 ;
    %wait E_00000000008fa1b0;
    %load/vec4 v0000000000902cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000000000902e30_0, 0, 1;
    %jmp T_4.16;
T_4.0 ;
    %load/vec4 v00000000009015d0_0;
    %store/vec4 v0000000000902e30_0, 0, 1;
    %jmp T_4.16;
T_4.1 ;
    %load/vec4 v00000000009015d0_0;
    %inv;
    %store/vec4 v0000000000902e30_0, 0, 1;
    %jmp T_4.16;
T_4.2 ;
    %load/vec4 v0000000000902890_0;
    %store/vec4 v0000000000902e30_0, 0, 1;
    %jmp T_4.16;
T_4.3 ;
    %load/vec4 v0000000000902890_0;
    %inv;
    %store/vec4 v0000000000902e30_0, 0, 1;
    %jmp T_4.16;
T_4.4 ;
    %load/vec4 v0000000000902930_0;
    %store/vec4 v0000000000902e30_0, 0, 1;
    %jmp T_4.16;
T_4.5 ;
    %load/vec4 v0000000000902930_0;
    %inv;
    %store/vec4 v0000000000902e30_0, 0, 1;
    %jmp T_4.16;
T_4.6 ;
    %load/vec4 v0000000000901530_0;
    %store/vec4 v0000000000902e30_0, 0, 1;
    %jmp T_4.16;
T_4.7 ;
    %load/vec4 v0000000000901530_0;
    %inv;
    %store/vec4 v0000000000902e30_0, 0, 1;
    %jmp T_4.16;
T_4.8 ;
    %load/vec4 v0000000000902890_0;
    %load/vec4 v00000000009015d0_0;
    %inv;
    %and;
    %store/vec4 v0000000000902e30_0, 0, 1;
    %jmp T_4.16;
T_4.9 ;
    %load/vec4 v0000000000902890_0;
    %load/vec4 v00000000009015d0_0;
    %inv;
    %and;
    %inv;
    %store/vec4 v0000000000902e30_0, 0, 1;
    %jmp T_4.16;
T_4.10 ;
    %load/vec4 v0000000000901850_0;
    %store/vec4 v0000000000902e30_0, 0, 1;
    %jmp T_4.16;
T_4.11 ;
    %load/vec4 v0000000000901850_0;
    %inv;
    %store/vec4 v0000000000902e30_0, 0, 1;
    %jmp T_4.16;
T_4.12 ;
    %load/vec4 v00000000009015d0_0;
    %inv;
    %load/vec4 v0000000000901850_0;
    %and;
    %store/vec4 v0000000000902e30_0, 0, 1;
    %jmp T_4.16;
T_4.13 ;
    %load/vec4 v00000000009015d0_0;
    %inv;
    %load/vec4 v0000000000901850_0;
    %and;
    %inv;
    %store/vec4 v0000000000902e30_0, 0, 1;
    %jmp T_4.16;
T_4.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000902e30_0, 0, 1;
    %jmp T_4.16;
T_4.16 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000000008c2cd0;
T_5 ;
    %wait E_00000000008f9cf0;
    %load/vec4 v000000000112f520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000112f840_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000000000112e760_0;
    %assign/vec4 v000000000112f840_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000000000094e010;
T_6 ;
    %wait E_00000000008f9ff0;
    %load/vec4 v000000000112eee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000000000112f5c0_0;
    %load/vec4 v000000000112e080_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000112f340, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000000008999d0;
T_7 ;
    %wait E_00000000008fa070;
    %load/vec4 v000000000112c6b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000000000112d150_0, 0, 32;
    %jmp T_7.4;
T_7.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000000000112c570_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000112d150_0, 0, 32;
    %jmp T_7.4;
T_7.1 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v000000000112c570_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000112d150_0, 0, 32;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v000000000112c570_0;
    %parti/s 1, 23, 6;
    %replicate 6;
    %load/vec4 v000000000112c570_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v000000000112d150_0, 0, 32;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000000008bc9d0;
T_8 ;
    %wait E_00000000008f9fb0;
    %load/vec4 v000000000112d5b0_0;
    %dup/vec4;
    %pushi/vec4 0, 1, 3;
    %cmp/x;
    %jmp/1 T_8.0, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/x;
    %jmp/1 T_8.1, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/x;
    %jmp/1 T_8.2, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/x;
    %jmp/1 T_8.3, 4;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v000000000112ddd0_0;
    %pad/u 32;
    %store/vec4 v000000000112d3d0_0, 0, 32;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v000000000112dab0_0;
    %load/vec4 v000000000112d830_0;
    %and;
    %store/vec4 v000000000112d3d0_0, 0, 32;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v000000000112dab0_0;
    %load/vec4 v000000000112d830_0;
    %or;
    %store/vec4 v000000000112d3d0_0, 0, 32;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v000000000112dab0_0;
    %load/vec4 v000000000112d830_0;
    %xor;
    %store/vec4 v000000000112d3d0_0, 0, 32;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000000000094db60;
T_9 ;
    %vpi_call 18 8 "$readmemh", "memfile2.dat", v0000000001130310 {0 0 0};
    %end;
    .thread T_9;
    .scope S_000000000094d840;
T_10 ;
    %wait E_00000000008f9ff0;
    %load/vec4 v0000000001130b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v00000000011313f0_0;
    %load/vec4 v00000000011318f0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001130e50, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000000000090dc60;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001135af0_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001135af0_0, 0;
    %end;
    .thread T_11;
    .scope S_000000000090dc60;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001135910_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001135910_0, 0;
    %delay 5, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000000000090dc60;
T_13 ;
    %wait E_00000000008fa530;
    %load/vec4 v0000000001134150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0000000001134650_0;
    %cmpi/e 196, 0, 32;
    %jmp/0xz  T_13.2, 6;
    %vpi_call 2 32 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call 2 33 "$finish" {0 0 0};
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0000000001134650_0;
    %cmpi/ne 96, 0, 32;
    %jmp/0xz  T_13.4, 6;
    %vpi_call 2 36 "$display", "Simulation failed" {0 0 0};
    %vpi_call 2 37 "$finish" {0 0 0};
T_13.4 ;
T_13.3 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000000000090dc60;
T_14 ;
    %vpi_call 2 41 "$dumpfile", "arm.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    ".\arm_tb2.v";
    "./top.v";
    "./arm.v";
    "./control_unit.v";
    "./condlogic.v";
    "./condcheck.v";
    "./flopenr.v";
    "./decode.v";
    "./datapath.v";
    "./alu.v";
    "./additional_hw.v";
    "./adder.v";
    "./mux2.v";
    "./flopr.v";
    "./regfile.v";
    "./data_mem.v";
    "./instruction_mem.v";
