## Signal Processing and Embedded Applications: The Digital Signal Processor

A digital signal processor (DSP) is a special-purpose processor optimized for executing digital signal processing algorithms. Most of these algorithms, from time-domain filtering (e.g., infinite impulse response and finite impulse response filtering), to convolution, to transforms (e.g., fast Fourier transform, discrete cosine transform), to even forward error correction (FEC) encodings, all have as their kernel the same operation: a multiply-accumulate operation. For example, the discrete Fourier transform has the form:

> 数字信号处理器(DSP)是优化用于执行数字信号处理算法的特殊用途处理器。这些算法中的大多数，从时间域滤波(例如，无限的脉冲响应和有限的脉冲响应过滤)到卷积，转换(例如，快速的傅立叶变换，离散的余弦变换)，甚至转变到转换，甚至到正向误差校正(FEC)编码，编码(FEC)编码(FEC)编码(FEC)所有人都具有相同的操作作为内核：多重收益操作。例如，离散的傅立叶变换具有以下形式：

The discrete cosine transform is often a replacement for this because it does not require complex number operations. Either transform has as its core the `sum` of a `product_. To accelerate this, DSPs typically feature special-purpose hardware to perform _multiply-accumulate` (MAC). A MAC instruction of  "MAC A,B,C"  has the semantics of  "A A+B\* C."  In some situations, the performance of this operation is so critical that a DSP is selected for an application based solely upon its MAC operation throughput.

> 离散余弦变换通常可以替代它，因为它不需要复数运算。两种转换都以 "product\_" 的 "sum" 为核心。为了加速这一过程，DSP 通常具有**专用硬件来执行乘法累加** (MAC)。"MAC A,B,C" 的 MAC 指令具有 "A A+B\* C" 的语义。在某些情况下，此操作的性能非常关键，以至于仅根据其 MAC 操作吞吐量为应用选择 DSP。

DSPs often employ `fixed-point` arithmetic. If you think of integers as having a binary point to the right of the least-significant bit, fixed point has a binary point just to the right of the sign bit. Hence, fixed-point data are fractions between 1 and +1.

> DSP 通常采用 "定点" 算法。如果您认为整数在最低有效位的右边有一个二进制小数点，那么定点数在符号位的右边有一个小数点。因此，定点数据是 1 和 +1 之间的分数。

What values do they represent if they are two’s complement integers? Fixedpoint numbers?

> 如果他们是两个人的补充整数，它们代表什么值？固定点号？

Fixed point can be thought of as a low-cost floating point. It doesn’t include an exponent in every word and doesn’t have hardware that automatically aligns and normalizes operands. Instead, fixed point relies on the DSP programmer to keep the exponent in a separate variable and ensure that each result is shifted left or right to keep the answer aligned to that variable. Since this exponent variable is often shared by a set of fixed-point variables, this style of arithmetic is also called _blocked floating point_, since a block of variables has a common exponent.

> **定点可以被认为是一种低成本的浮点。** 它没有在每个单词中包含指数，也没有自动对齐和规范化操作数的硬件。相反，定点依赖于 DSP 程序员将指数保存在一个单独的变量中，并确保每个结果都左移或右移以使答案与该变量对齐。由于这个指数变量通常由一组定点变量共享，因此这种算术风格也称为*块浮点*，因为一组变量有一个共同的指数。

To support such manual calculations, DSPs usually have some registers that are wider to guard against round-off error, just as floating-point units internally have extra guard bits. Figure E.2 surveys four generations of DSPs, listing data sizes and width of the accumulating registers. Note that DSP architects are not bound by the powers of 2 for word sizes. Figure E.3 shows the size of data operands for the TI TMS320C55 DSP.

> 为了支持这种手动计算，DSP 通常有一些更宽的寄存器来防止舍入错误，就像浮点单元内部有额外的保护位一样。图 E.2 调查了四代 DSP，列出了数据大小和累积寄存器的宽度。请注意，DSP 架构师不受字长的 2 次方的约束。图 E.3 显示了 TI TMS320C55 DSP 的数据操作数的大小。

In addition to MAC operations, DSPs often also have operations to accelerate portions of communications algorithms. An important class of these algorithms revolve around encoding and decoding `forward error correction codes`—codes in which extra information is added to the digital bit stream to guard against errors in transmission. A code of rate `m/n` has `m` information bits for (`m + n`) check bits. So, for example, a 1/2 rate code would have 1 information bit per every 2 bits. Such codes are often called `trellis codes` because one popular graphical flow diagram of their encoding resembles a garden trellis. A common algorithm for decoding trellis codes is due to Viterbi. This algorithm requires a sequence of compares and selects in order to recover a transmitted bit’s true value. Thus DSPs often have compare- select operations to support Viterbi decode for FEC codes.

> 除了 MAC 操作之外，DSP 通常还具有**加速部分通信算法**的操作。这些算法中的一类重要算法围绕编码和解码 "前向纠错码" 展开——这些代码将额外信息添加到数字比特流中以防止传输错误。速率为 "m/n" 的代码具有用于 ( "m + n" ) 个校验位的 "m" 个信息位。因此，例如，一个 1/2 速率的代码每 2 位就有 1 个信息位。此类代码通常称为 "格子代码" ，因为其编码的一种流行图形流程图类似于花园格子。用于解码格状码的通用算法归功于维特比。该算法需要一系列比较和选择才能恢复传输位的真实值。因此，DSP 通常具有比较选择操作以支持 FEC 代码的维特比解码。

Figure E.3 Size of data operands for the TMS320C55 DSP. About 90% of operands are 16 bits. This DSP has two 40-bit accumulators. There are no floating-point operations, as is typical of many DSPs, so these data are all fixed-point integers.

> 图 E.3 TMS320C55 DSP 的数据操作数大小。约 90％的操作数为 16 位。该 DSP 具有两个 40 位蓄能器。与许多 DSP 一样，没有浮点操作，因此这些数据都是定点整数。

To explain DSPs better, we will take a detailed look at two DSPs, both pro- duced by Texas Instruments. The TMS320C55 series is a DSP family targeted toward battery-powered embedded applications. In stark contrast to this, the TMS VelociTI 320C6x series is a line of powerful, eight-issue VLIW processors targeted toward a broader range of applications that may be less power sensitive.

> 为了更好地解释 DSP，我们将详细了解两种 DSP，它们均由 Texas Instruments 生产。TMS320C55 系列是面向电池供电嵌入式应用的 DSP 系列。与此形成鲜明对比的是，TMS VelociTI 320C6x 系列是一系列功能强大的八级 VLIW 处理器，目标是更广泛的对功耗敏感度较低的应用。

### The TI 320C55

At one end of the DSP spectrum is the TI 320C55 architecture. The C55 is opti- mized for low-power, embedded applications. Its overall architecture is shown in [Figure E.4](#_bookmark577). At the heart of it, the C55 is a seven-staged pipelined CPU. The stages are outlined below:

> DSP 范围的一端是 TI 320C55 架构。C55 针对低功耗嵌入式应用进行了优化。其整体架构如【图 E.4】(#\_bookmark577)所示。C55 的核心是一个七级流水线 CPU。这些阶段概述如下：

- `Fetch stage` reads program data from memory into the instruction buffer queue.
- `Decode stage` decodes instructions and dispatches tasks to the other primary functional units.
- `Address stage` computes addresses for data accesses and branch addresses for program discontinuities.
- `Access 1/Access 2 stages` send data read addresses to memory.
- `Read stage` transfers operand data on the B bus, C bus, and D bus.
- `Execute stage` executes operation in the A unit and D unit and performs writes on the E bus and F bus.

> - `Fetch stage` 将程序数据从内存读取到指令缓冲区队列中。
> - `Decode stage` 解码指令并将任务分派给其他主要功能单元。
> - `Address stage` 计算数据访问的地址和程序不连续的分支地址。
> - `Access 1/Access 2 stages` 将数据读取地址发送到内存。
> - `Read stage` 在 B 总线、C 总线和 D 总线上传输操作数数据。
> - `Execute stage` 在 A 单元和 D 单元中执行操作并在 E 总线和 F 总线上执行写入。

Figure E.4 Architecture of the TMS320C55 DSP. The C55 is a seven-stage pipelined pro- cessor with some unique instruction execution facilities. (Courtesy Texas Instruments.)

> 图 E.4 TMS320C55 DSP 的体系结构。C55 是一个七个阶段的管道专业，具有一些独特的指令执行设施。(德克萨斯州的仪器。)

The C55 pipeline performs pipeline hazard detection and will stall on write after read (WAR) and read after write (RAW) hazards.

> C55 管道执行管道危险检测，并在阅读后写下(战争)并在写入(原始)危险后读取。

The C55 does have a 24 KB instruction cache, but it is configurable to support various workloads. It may be configured to be two-way set associative, direct- mapped, or as a  "ramset."  This latter mode is a way to support hard realtime appli- cations. In this mode, blocks in the cache cannot be replaced.

> C55 确实具有 24 KB 的指令缓存，但是可以配置以支持各种工作负载。它可以配置为双向集合的关联，直接映射或为 " ramset" 。后一种模式是支持硬实时应用的一种方式。在此模式下，无法更换缓存中的块。

The C55 also has advanced power management. It allows dynamic power man- agement through software-programmable  "idle domains."  Blocks of circuitry on the device are organized into these idle domains. Each domain can operate nor- mally or can be placed in a low-power idle state. A programmer-accessible Idle Control Register (ICR) determines which domains will be placed in the idle state when the execution of the next IDLE instruction occurs. The six domains are CPU, direct memory access (DMA), peripherals, clock generator, instruction cache, and external memory interface. When each domain is in the idle state, the functions of that particular domain are not available. However, in the peripheral domain, each peripheral has an Idle Enable bit that controls whether or not the peripheral will respond to the changes in the idle state. Thus, peripherals can be individually con- figured to idle or remain active when the peripheral domain is idled.

> C55 还具有先进的电源管理功能。它允许通过软件可编程的 "空闲域" 进行动态电源管理。设备上的电路块被组织到这些空闲域中。每个域都可以正常运行或处于低功耗空闲状态。程序员可访问的空闲控制寄存器 (ICR) 确定在执行下一条 IDLE 指令时哪些域将处于空闲状态。这六个域是 CPU、直接存储器访问 (DMA)、外设、时钟发生器、指令缓存和外部存储器接口。当每个域都处于空闲状态时，该特定域的功能不可用。但是，在外设域中，每个外设都有一个空闲使能位，控制外设是否响应空闲状态的变化。因此，外设可以单独配置为空闲或在外设域空闲时保持活动状态。

Since the C55 is a DSP, the central feature is its MAC units. The C55 has two MAC units, each comprised of a 17-bit by 17-bit multiplier coupled to a 40-bit dedicated adder. Each MAC unit performs its work in a single cycle; thus, the C55 can execute two MACs per cycle in full pipelined operation. This kind of capability is critical for efficiently performing signal processing applications. The C55 also has a compare, select, and store unit (CSSU) for the add/compare section of the Viterbi decoder.

> 由于 C55 是 DSP，其核心功能是其 MAC 单元。C55 有两个 MAC 单元，每个单元都包含一个 17 位 x 17 位乘法器，耦合到一个 40 位专用加法器。每个 MAC 单元在一个周期内执行其工作；因此，C55 可以在全流水线操作中每个周期执行两个 MAC。这种能力对于高效执行信号处理应用至关重要。C55 还有一个比较、选择和存储单元 (CSSU)，用于维特比解码器的加法/比较部分。

### The TI 320C6x

In stark contrast to the C55 DSP family is the high-end Texas Instruments VelociTI 320C6x family of processors. The C6x processors are closer to traditional very long instruction word (VLIW) processors because they seek to exploit the high levels of instruction-level parallelism (ILP) in many signal processing algorithms. Texas Instruments is not alone in selecting VLIW for exploiting ILP in the embed- ded space. Other VLIW DSP vendors include Ceva, StarCore, Philips/TriMedia, and STMicroelectronics. Why do these vendors favor VLIW over superscalar? For the embedded space, code compatibility is less of a problem, and so new applica- tions can be either hand tuned or recompiled for the newest generation of proces- sor. The other reason superscalar excels on the desktop is because the compiler cannot predict memory latencies at compile time. In embedded, however, memory latencies are often much more predictable. In fact, hard real-time constraints force memory latencies to be statically predictable. Of course, a superscalar would also perform well in this environment with these constraints, but the extra hardware to dynamically schedule instructions is both wasteful in terms of precious chip area and in terms of power consumption. Thus VLIW is a natural choice for high- performance embedded.

> 与 C55 DSP 系列形成鲜明对比的是高端 Texas Instruments VelociTI 320C6x 系列处理器。C6x 处理器更接近于传统的超长指令字 (VLIW) 处理器，因为它们寻求在许多信号处理算法中利用高水平的指令级并行 (ILP)。德州仪器并不是唯一一家选择 VLIW 在嵌入式空间中开发 ILP 的公司。其他 VLIW DSP 供应商包括 Ceva、StarCore、Philips/TriMedia 和 STMicroelectronics。为什么这些供应商更喜欢 VLIW 而不是超标量？ 对于嵌入式领域，代码兼容性不是问题，因此新应用程序可以手动调整或重新编译以适应最新一代处理器。超标量在桌面上表现出色的另一个原因是编译器无法在编译时预测内存延迟。然而，在嵌入式中，内存延迟通常更容易预测。事实上，硬实时约束迫使内存延迟可以静态预测。当然，超标量在这种具有这些限制的环境中也能表现良好，但动态调度指令的额外硬件在宝贵的芯片面积和功耗方面都是浪费。因此，VLIW 是高性能嵌入式的自然选择。

The C6x family employs different pipeline depths depending on the family member. For the C64x, for example, the pipeline has 11 stages. The first four stages of the pipeline perform instruction fetch, followed by two stages for instruction decode, and finally four stages for instruction execution. The overall architecture of the C64x is shown below in [Figure E.5](#_bookmark578).

> C6x 系列根据系列成员采用不同的流水线深度。例如，对于 C64x，流水线有 11 个阶段。流水线的前四个阶段执行指令获取，然后是指令解码的两个阶段，最后是指令执行的四个阶段。C64x 的总体架构如下图 E.5(#\_bookmark578) 所示。

The C6x family’s execution stage is divided into two parts, the left or  "1"  side and the right or  "2"  side. The L1 and L2 units perform logical and arithmetic oper- ations. D units in contrast perform a subset of logical and arithmetic operations but also perform memory accesses (loads and stores). The two M units perform multi- plication and related operations (e.g., shifts). Finally the S units perform compari- sons, branches, and some SIMD operations (see the next subsection for a detailed explanation of SIMD operations). Each side has its own 32-entry, 32-bit register file (the A file for the 1 side, the B file for the 2 side). A side may access the other side’s registers, but with a 1- cycle penalty. Thus, an instruction executing on side 1 may access B5, for example, but it will take 1- cycle extra to execute because of this.

> C6x 系列的执行阶段分为两部分，左侧或 "1" 侧和右侧或 "2" 侧。L1 和 L2 单元执行逻辑和算术运算。相反，D 单元执行逻辑和算术运算的子集，但也执行内存访问(加载和存储)。两个 M 单元执行乘法和相关操作(例如，移位)。最后，S 单元执行比较、分支和一些 SIMD 操作(有关 SIMD 操作的详细说明，请参见下一小节)。每一侧都有自己的 32 条目、32 位寄存器文件(A 文件用于 1 侧，B 文件用于 2 侧)。一方可以访问另一方的寄存器，但会受到 1 个周期的惩罚。因此，例如，在 side 1 上执行的指令可能会访问 B5，但因此需要额外执行 1 个周期。

VLIWs are traditionally very bad when it comes to code size, which runs con- trary to the needs of embedded systems. However, the C6x family’s approach  "compresses"  instructions, allowing the VLIW code to achieve the same density as equivalent RISC (reduced instruction set computer) code. To do so, instruction fetch is carried out on an  "instruction packet,"  shown in [Figure E.6](#_bookmark579). Each instruc- tion has a `p` bit that specifies whether this instruction is a member of the current

> VLIW 传统上在代码大小方面非常糟糕，这与嵌入式系统的需求背道而驰。然而，C6x 系列的方法 "压缩" 指令，允许 VLIW 代码达到与等效 RISC(精简指令集计算机)代码相同的密度。为此，在 [图 E.6](#_bookmark579) 中所示的 "指令包" 上执行指令提取。每条指令都有一个 "p" 位，用于指定该指令是否是当前指令的成员

Figure E.5 Architecture of the TMS320C64x family of DSPs. The C6x is an eight-issue traditional VLIW processor. (Courtesy Texas Instruments.)

> 图 E.5 TMS320C64X DSP 家族的体系结构。C6X 是一个八发的传统 VLIW 处理器。(德克萨斯州的仪器。)

Figure E.6 Instruction packet of the TMS320C6x family of DSPs. The `p` bits determine whether an instruction begins a new VLIW word or not. If the `p` bit of instruction `i` is 1, then instruction `i` + 1 is to be executed in parallel with (in the same cycle as) instruction `i`. If the `p` bit of instruction `i` is 0, then instruction `i` + 1 is executed in the cycle after instruc- tion _i_. (Courtesy Texas Instruments.)

> 图 E.6 TMS320C6x 系列 DSP 的指令包。`p` 位决定一条指令是否开始一个新的 VLIW 字。如果指令 `i` 的 `p` 位为 1，则指令 `i` + 1 将与指令 `i` 并行执行(在同一周期内)。如果指令 `i` 的 `p` 位为 0，则指令 `i` + 1 在指令 _i_ 之后的循环中执行。(由德州仪器提供。)

VLIW word or the next VLIW word (see the figure for a detailed explanation). Thus, there are now no NOPs that are needed for VLIW encoding.

> vliw word 或下一个 vliw 单词(有关详细说明，请参见图)。因此，现在不需要 vliw 编码了。

Software pipelining is an important technique for achieving high performance in a VLIW. But software pipelining relies on each iteration of the loop having an identical schedule to all other iterations. Because conditional branch instructions disrupt this pattern, the C6x family provides a means to conditionally execute instructions using `predication.` In predication, the instruction performs its work. But when it is done executing, an additional register, for example A1, is checked. If A1 is zero, the instruction does not write its results. If A1 is nonzero, the instruc- tion proceeds normally. This allows simple if-then and if-then-else structures to be collapsed into straight-line code for software pipelining.

> 软件流水线是在 VLIW 中实现高性能的重要技术。但是软件流水线依赖于循环的每次迭代都具有与所有其他迭代相同的时间表。由于条件分支指令破坏了这种模式，因此 C6x 系列提供了一种使用 "预测" 有条件地执行指令的方法。在预测中，指令执行其工作。但是当它完成执行时，会检查一个额外的寄存器，例如 A1。如果 A1 为零，则指令不写入其结果。如果 A1 不为零，则指令正常执行。这允许将简单的 if-then 和 if-then-else 结构折叠成用于软件流水线的直线代码。

### Media Extensions

There is a middle ground between DSPs and microcontrollers: `media extensions.` These extensions add DSP-like capabilities to microcontroller architectures at rela- tively low cost. Because media processing is judged by human perception, the data for multimedia operations are often much narrower than the 64-bit data word of mod- ern desktop and server processors. For example, floating-point operations for graphics are normally in single precision, not double precision, and often at a pre- cision less than is required by IEEE 754. Rather than waste the 64-bit arithmetic- logical units (ALUs) when operating on 32-bit, 16-bit, or even 8-bit integers, mul- timedia instructions can operate on several narrower data items at the same time. Thus, a `partitioned add` operation on 16-bit data with a 64-bit ALU would perform four 16-bit adds in a single clock cycle. The extra hardware cost is simply to prevent carries between the four 16-bit partitions of the ALU. For example, such instructions might be used for graphical operations on pixels. These operations are commonly called `single-instruction multiple-data` (SIMD) or `vector` instructions.

> DSP 和微控制器之间有一个中间地带： "媒体扩展" 。这些扩展以相对较低的成本向微控制器架构添加类似 DSP 的功能。由于媒体处理是通过人类感知来判断的，因此多媒体操作的数据通常比现代台式机和服务器处理器的 64 位数据字要窄得多。例如，图形的浮点运算通常是单精度的，而不是双精度的，而且精度通常低于 IEEE 754 的要求。而不是在运算时浪费 64 位算术逻辑单元 (ALU) 在 32 位、16 位甚至 8 位整数上，多媒体指令可以同时对几个较窄的数据项进行操作。因此，使用 64 位 ALU 对 16 位数据进行 "分区加法" 操作将在单个时钟周期内执行四个 16 位加法。额外的硬件成本只是为了防止 ALU 的四个 16 位分区之间进位。例如，此类指令可用于像素上的图形操作。这些操作通常称为 "单指令多数据" (SIMD) 或 "向量" 指令。

Most graphics multimedia applications use 32-bit floating-point operations. Some computers double peak performance of single-precision, floating-point oper- ations; they allow a single instruction to launch two 32-bit operations on operands found side by side in a double-precision register. The two partitions must be insu- lated to prevent operations on one half from affecting the other. Such floating-point operations are called `paired single operations.` For example, such an operation might be used for graphical transformations of vertices. This doubling in perfor- mance is typically accomplished by doubling the number of floating-point units, making it more expensive than just suppressing carries in integer adders.

> 大多数图形多媒体应用程序使用 32 位浮点运算。一些计算机的单精度、浮点运算的双峰性能；它们允许一条指令对双精度寄存器中并排找到的操作数启动两个 32 位操作。两个隔板必须绝缘，以防止对一半的操作影响另一半。这种浮点运算被称为 "成对的单一运算" 。例如，这种运算可能用于顶点的图形变换。这种性能的翻倍通常是通过将浮点单元的数量翻倍来实现的，这使得它比整数加法器中仅抑制进位的成本更高。

Figure E.7 summarizes the SIMD multimedia instructions found in several recent computers.

DSPs also provide operations found in the first three rows of Figure E.7, but they change the semantics a bit. First, because they are often used in real-time applications, there is not an option of causing an exception on arithmetic overflow (otherwise it could miss an event); thus, the result will be used no matter what the inputs. To support such an unyielding environment, DSP architectures use _saturat- ing arithmetic_: If the result is too large to be represented, it is set to the largest rep- resentable number, depending on the sign of the result. In contrast, two’s complement arithmetic can add a small positive number to a large positive.

> DSP 还提供图 E.7 前三行中的操作，但它们稍微改变了语义。首先，因为它们经常用于实时应用程序，所以没有选项导致算术溢出异常(否则它可能会错过一个事件)；因此，无论输入是什么，结果都将被使用。为了支持这种不屈不挠的环境，DSP 架构使用*饱和算法*：如果结果太大而无法表示，则根据结果的符号将其设置为可表示的最大数。相反，二进制补码算法可以将一个小的正数加到一个大的正数上。

Figure E.7 Summary of multimedia support for desktop processors. Note the diversity of support, with little in common across the five architectures. All are fixed-width operations, performing multiple narrow operations on either a 64-bit or 128-bit ALU. B stands for byte (8 bits), H for half word (16 bits), and W for word (32 bits). Thus, 8B means an operation on 8 bytes in a single instruction. Note that AltiVec assumes a 128-bit ALU, and the rest assume 64 bits. Pack and unpack use the notation 2\*2W to mean 2 operands each with 2 words. This table is a sim- plification of the full multimedia architectures, leaving out many details. For example, HP MAX2 includes an instruc- tion to calculate averages, and SPARC VIS includes instructions to set registers to constants. Also, this table does not include the memory alignment operation of AltiVec, MAX, and VIS.

> 图 E.7 台式机处理器的多媒体支持摘要。请注意支持的多样性，五种架构之间几乎没有共同之处。所有都是固定宽度的操作，在 64 位或 128 位 ALU 上执行多个窄操作。B 代表字节(8 位)，H 代表半字(16 位)，W 代表字(32 位)。因此，8B 表示在单个指令中对 8 个字节进行操作。请注意，AltiVec 假定为 128 位 ALU，其余假定为 64 位。打包和解包使用符号 2\*2W 表示 2 个操作数，每个操作数有 2 个字。该表是对完整多媒体架构的简化，省略了许多细节。例如，HP MAX2 包含计算平均值的指令，而 SPARC VIS 包含将寄存器设置为常量的指令。此外，该表不包括 AltiVec、MAX 和 VIS 的内存对齐操作。
