-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dft is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    real_sample_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    real_sample_0_ce0 : OUT STD_LOGIC;
    real_sample_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    real_sample_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    real_sample_1_ce0 : OUT STD_LOGIC;
    real_sample_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    real_sample_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    real_sample_2_ce0 : OUT STD_LOGIC;
    real_sample_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    real_sample_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    real_sample_3_ce0 : OUT STD_LOGIC;
    real_sample_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    real_sample_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    real_sample_4_ce0 : OUT STD_LOGIC;
    real_sample_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    real_sample_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    real_sample_5_ce0 : OUT STD_LOGIC;
    real_sample_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    real_sample_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    real_sample_6_ce0 : OUT STD_LOGIC;
    real_sample_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    real_sample_7_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    real_sample_7_ce0 : OUT STD_LOGIC;
    real_sample_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    real_sample_8_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    real_sample_8_ce0 : OUT STD_LOGIC;
    real_sample_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    real_sample_9_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    real_sample_9_ce0 : OUT STD_LOGIC;
    real_sample_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    real_sample_10_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    real_sample_10_ce0 : OUT STD_LOGIC;
    real_sample_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    real_sample_11_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    real_sample_11_ce0 : OUT STD_LOGIC;
    real_sample_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    real_sample_12_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    real_sample_12_ce0 : OUT STD_LOGIC;
    real_sample_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    real_sample_13_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    real_sample_13_ce0 : OUT STD_LOGIC;
    real_sample_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    real_sample_14_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    real_sample_14_ce0 : OUT STD_LOGIC;
    real_sample_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    real_sample_15_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    real_sample_15_ce0 : OUT STD_LOGIC;
    real_sample_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    imag_sample_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    imag_sample_ce0 : OUT STD_LOGIC;
    imag_sample_we0 : OUT STD_LOGIC;
    imag_sample_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    imag_sample_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    imag_sample_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    imag_sample_ce1 : OUT STD_LOGIC;
    imag_sample_we1 : OUT STD_LOGIC;
    imag_sample_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    imag_sample_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_r_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    sum_r_ce0 : OUT STD_LOGIC;
    sum_r_we0 : OUT STD_LOGIC;
    sum_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    sum_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_i_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    sum_i_ce0 : OUT STD_LOGIC;
    sum_i_we0 : OUT STD_LOGIC;
    sum_i_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    sum_i_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of dft is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "dft_dft,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.208800,HLS_SYN_LAT=669441,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=3269,HLS_SYN_LUT=3499,HLS_VERSION=2022_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv9_100 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal trunc_ln12_fu_227_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln12_reg_282 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln12_fu_209_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_r_addr_reg_288 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_i_addr_reg_293 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_r_load_reg_298 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal bitcast_ln18_fu_236_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln18_reg_303 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal sum_i_load_reg_308 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal bitcast_ln28_fu_248_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln28_reg_313 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_ap_start : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_ap_done : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_ap_idle : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_ap_ready : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_0_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_1_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_2_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_3_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_4_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_5_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_6_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_7_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_8_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_8_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_9_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_9_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_10_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_10_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_11_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_11_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_12_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_12_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_13_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_13_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_14_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_14_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_15_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_15_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_p_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_p_out_ap_vld : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_grp_fu_318_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_grp_fu_318_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_grp_fu_318_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_grp_fu_318_p_ce : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_grp_fu_322_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_grp_fu_322_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_grp_fu_322_p_ce : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_ap_start : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_ap_done : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_ap_idle : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_ap_ready : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_0_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_1_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_2_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_3_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_4_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_5_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_6_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_7_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_8_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_8_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_9_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_9_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_10_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_10_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_11_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_11_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_12_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_12_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_13_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_13_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_14_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_14_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_15_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_15_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_p_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_p_out_ap_vld : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_grp_fu_318_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_grp_fu_318_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_grp_fu_318_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_grp_fu_318_p_ce : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_grp_fu_322_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_grp_fu_322_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_grp_fu_322_p_ce : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_ap_start_reg : STD_LOGIC := '0';
    signal grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal zext_ln12_fu_221_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal k_fu_82 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln12_fu_215_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_fu_318_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_318_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_318_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_318_ce : STD_LOGIC;
    signal grp_fu_322_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_322_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_322_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_322_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component dft_dft_Pipeline_VITIS_LOOP_14_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        bitcast_ln18 : IN STD_LOGIC_VECTOR (31 downto 0);
        real_sample_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        real_sample_0_ce0 : OUT STD_LOGIC;
        real_sample_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        trunc_ln : IN STD_LOGIC_VECTOR (7 downto 0);
        real_sample_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        real_sample_1_ce0 : OUT STD_LOGIC;
        real_sample_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        real_sample_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        real_sample_2_ce0 : OUT STD_LOGIC;
        real_sample_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        real_sample_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        real_sample_3_ce0 : OUT STD_LOGIC;
        real_sample_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        real_sample_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        real_sample_4_ce0 : OUT STD_LOGIC;
        real_sample_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        real_sample_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        real_sample_5_ce0 : OUT STD_LOGIC;
        real_sample_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        real_sample_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        real_sample_6_ce0 : OUT STD_LOGIC;
        real_sample_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        real_sample_7_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        real_sample_7_ce0 : OUT STD_LOGIC;
        real_sample_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        real_sample_8_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        real_sample_8_ce0 : OUT STD_LOGIC;
        real_sample_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        real_sample_9_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        real_sample_9_ce0 : OUT STD_LOGIC;
        real_sample_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        real_sample_10_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        real_sample_10_ce0 : OUT STD_LOGIC;
        real_sample_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        real_sample_11_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        real_sample_11_ce0 : OUT STD_LOGIC;
        real_sample_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        real_sample_12_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        real_sample_12_ce0 : OUT STD_LOGIC;
        real_sample_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        real_sample_13_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        real_sample_13_ce0 : OUT STD_LOGIC;
        real_sample_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        real_sample_14_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        real_sample_14_ce0 : OUT STD_LOGIC;
        real_sample_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        real_sample_15_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        real_sample_15_ce0 : OUT STD_LOGIC;
        real_sample_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out_ap_vld : OUT STD_LOGIC;
        grp_fu_318_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_318_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_318_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_318_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_318_p_ce : OUT STD_LOGIC;
        grp_fu_322_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_322_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_322_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_322_p_ce : OUT STD_LOGIC );
    end component;


    component dft_dft_Pipeline_VITIS_LOOP_24_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        bitcast_ln28 : IN STD_LOGIC_VECTOR (31 downto 0);
        real_sample_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        real_sample_0_ce0 : OUT STD_LOGIC;
        real_sample_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        trunc_ln : IN STD_LOGIC_VECTOR (7 downto 0);
        real_sample_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        real_sample_1_ce0 : OUT STD_LOGIC;
        real_sample_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        real_sample_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        real_sample_2_ce0 : OUT STD_LOGIC;
        real_sample_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        real_sample_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        real_sample_3_ce0 : OUT STD_LOGIC;
        real_sample_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        real_sample_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        real_sample_4_ce0 : OUT STD_LOGIC;
        real_sample_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        real_sample_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        real_sample_5_ce0 : OUT STD_LOGIC;
        real_sample_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        real_sample_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        real_sample_6_ce0 : OUT STD_LOGIC;
        real_sample_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        real_sample_7_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        real_sample_7_ce0 : OUT STD_LOGIC;
        real_sample_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        real_sample_8_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        real_sample_8_ce0 : OUT STD_LOGIC;
        real_sample_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        real_sample_9_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        real_sample_9_ce0 : OUT STD_LOGIC;
        real_sample_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        real_sample_10_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        real_sample_10_ce0 : OUT STD_LOGIC;
        real_sample_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        real_sample_11_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        real_sample_11_ce0 : OUT STD_LOGIC;
        real_sample_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        real_sample_12_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        real_sample_12_ce0 : OUT STD_LOGIC;
        real_sample_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        real_sample_13_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        real_sample_13_ce0 : OUT STD_LOGIC;
        real_sample_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        real_sample_14_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        real_sample_14_ce0 : OUT STD_LOGIC;
        real_sample_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        real_sample_15_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        real_sample_15_ce0 : OUT STD_LOGIC;
        real_sample_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out_ap_vld : OUT STD_LOGIC;
        grp_fu_318_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_318_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_318_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_318_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_318_p_ce : OUT STD_LOGIC;
        grp_fu_322_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_322_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_322_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_322_p_ce : OUT STD_LOGIC );
    end component;


    component dft_fadd_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component dft_fmul_32ns_32ns_32_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119 : component dft_dft_Pipeline_VITIS_LOOP_14_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_ap_start,
        ap_done => grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_ap_done,
        ap_idle => grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_ap_idle,
        ap_ready => grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_ap_ready,
        bitcast_ln18 => bitcast_ln18_reg_303,
        real_sample_0_address0 => grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_0_address0,
        real_sample_0_ce0 => grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_0_ce0,
        real_sample_0_q0 => real_sample_0_q0,
        trunc_ln => trunc_ln12_reg_282,
        real_sample_1_address0 => grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_1_address0,
        real_sample_1_ce0 => grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_1_ce0,
        real_sample_1_q0 => real_sample_1_q0,
        real_sample_2_address0 => grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_2_address0,
        real_sample_2_ce0 => grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_2_ce0,
        real_sample_2_q0 => real_sample_2_q0,
        real_sample_3_address0 => grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_3_address0,
        real_sample_3_ce0 => grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_3_ce0,
        real_sample_3_q0 => real_sample_3_q0,
        real_sample_4_address0 => grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_4_address0,
        real_sample_4_ce0 => grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_4_ce0,
        real_sample_4_q0 => real_sample_4_q0,
        real_sample_5_address0 => grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_5_address0,
        real_sample_5_ce0 => grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_5_ce0,
        real_sample_5_q0 => real_sample_5_q0,
        real_sample_6_address0 => grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_6_address0,
        real_sample_6_ce0 => grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_6_ce0,
        real_sample_6_q0 => real_sample_6_q0,
        real_sample_7_address0 => grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_7_address0,
        real_sample_7_ce0 => grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_7_ce0,
        real_sample_7_q0 => real_sample_7_q0,
        real_sample_8_address0 => grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_8_address0,
        real_sample_8_ce0 => grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_8_ce0,
        real_sample_8_q0 => real_sample_8_q0,
        real_sample_9_address0 => grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_9_address0,
        real_sample_9_ce0 => grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_9_ce0,
        real_sample_9_q0 => real_sample_9_q0,
        real_sample_10_address0 => grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_10_address0,
        real_sample_10_ce0 => grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_10_ce0,
        real_sample_10_q0 => real_sample_10_q0,
        real_sample_11_address0 => grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_11_address0,
        real_sample_11_ce0 => grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_11_ce0,
        real_sample_11_q0 => real_sample_11_q0,
        real_sample_12_address0 => grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_12_address0,
        real_sample_12_ce0 => grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_12_ce0,
        real_sample_12_q0 => real_sample_12_q0,
        real_sample_13_address0 => grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_13_address0,
        real_sample_13_ce0 => grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_13_ce0,
        real_sample_13_q0 => real_sample_13_q0,
        real_sample_14_address0 => grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_14_address0,
        real_sample_14_ce0 => grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_14_ce0,
        real_sample_14_q0 => real_sample_14_q0,
        real_sample_15_address0 => grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_15_address0,
        real_sample_15_ce0 => grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_15_ce0,
        real_sample_15_q0 => real_sample_15_q0,
        p_out => grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_p_out,
        p_out_ap_vld => grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_p_out_ap_vld,
        grp_fu_318_p_din0 => grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_grp_fu_318_p_din0,
        grp_fu_318_p_din1 => grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_grp_fu_318_p_din1,
        grp_fu_318_p_opcode => grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_grp_fu_318_p_opcode,
        grp_fu_318_p_dout0 => grp_fu_318_p2,
        grp_fu_318_p_ce => grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_grp_fu_318_p_ce,
        grp_fu_322_p_din0 => grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_grp_fu_322_p_din0,
        grp_fu_322_p_din1 => grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_grp_fu_322_p_din1,
        grp_fu_322_p_dout0 => grp_fu_322_p2,
        grp_fu_322_p_ce => grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_grp_fu_322_p_ce);

    grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160 : component dft_dft_Pipeline_VITIS_LOOP_24_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_ap_start,
        ap_done => grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_ap_done,
        ap_idle => grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_ap_idle,
        ap_ready => grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_ap_ready,
        bitcast_ln28 => bitcast_ln28_reg_313,
        real_sample_0_address0 => grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_0_address0,
        real_sample_0_ce0 => grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_0_ce0,
        real_sample_0_q0 => real_sample_0_q0,
        trunc_ln => trunc_ln12_reg_282,
        real_sample_1_address0 => grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_1_address0,
        real_sample_1_ce0 => grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_1_ce0,
        real_sample_1_q0 => real_sample_1_q0,
        real_sample_2_address0 => grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_2_address0,
        real_sample_2_ce0 => grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_2_ce0,
        real_sample_2_q0 => real_sample_2_q0,
        real_sample_3_address0 => grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_3_address0,
        real_sample_3_ce0 => grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_3_ce0,
        real_sample_3_q0 => real_sample_3_q0,
        real_sample_4_address0 => grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_4_address0,
        real_sample_4_ce0 => grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_4_ce0,
        real_sample_4_q0 => real_sample_4_q0,
        real_sample_5_address0 => grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_5_address0,
        real_sample_5_ce0 => grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_5_ce0,
        real_sample_5_q0 => real_sample_5_q0,
        real_sample_6_address0 => grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_6_address0,
        real_sample_6_ce0 => grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_6_ce0,
        real_sample_6_q0 => real_sample_6_q0,
        real_sample_7_address0 => grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_7_address0,
        real_sample_7_ce0 => grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_7_ce0,
        real_sample_7_q0 => real_sample_7_q0,
        real_sample_8_address0 => grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_8_address0,
        real_sample_8_ce0 => grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_8_ce0,
        real_sample_8_q0 => real_sample_8_q0,
        real_sample_9_address0 => grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_9_address0,
        real_sample_9_ce0 => grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_9_ce0,
        real_sample_9_q0 => real_sample_9_q0,
        real_sample_10_address0 => grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_10_address0,
        real_sample_10_ce0 => grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_10_ce0,
        real_sample_10_q0 => real_sample_10_q0,
        real_sample_11_address0 => grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_11_address0,
        real_sample_11_ce0 => grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_11_ce0,
        real_sample_11_q0 => real_sample_11_q0,
        real_sample_12_address0 => grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_12_address0,
        real_sample_12_ce0 => grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_12_ce0,
        real_sample_12_q0 => real_sample_12_q0,
        real_sample_13_address0 => grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_13_address0,
        real_sample_13_ce0 => grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_13_ce0,
        real_sample_13_q0 => real_sample_13_q0,
        real_sample_14_address0 => grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_14_address0,
        real_sample_14_ce0 => grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_14_ce0,
        real_sample_14_q0 => real_sample_14_q0,
        real_sample_15_address0 => grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_15_address0,
        real_sample_15_ce0 => grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_15_ce0,
        real_sample_15_q0 => real_sample_15_q0,
        p_out => grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_p_out,
        p_out_ap_vld => grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_p_out_ap_vld,
        grp_fu_318_p_din0 => grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_grp_fu_318_p_din0,
        grp_fu_318_p_din1 => grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_grp_fu_318_p_din1,
        grp_fu_318_p_opcode => grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_grp_fu_318_p_opcode,
        grp_fu_318_p_dout0 => grp_fu_318_p2,
        grp_fu_318_p_ce => grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_grp_fu_318_p_ce,
        grp_fu_322_p_din0 => grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_grp_fu_322_p_din0,
        grp_fu_322_p_din1 => grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_grp_fu_322_p_din1,
        grp_fu_322_p_dout0 => grp_fu_322_p2,
        grp_fu_322_p_ce => grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_grp_fu_322_p_ce);

    fadd_32ns_32ns_32_5_full_dsp_1_U48 : component dft_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_318_p0,
        din1 => grp_fu_318_p1,
        ce => grp_fu_318_ce,
        dout => grp_fu_318_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U49 : component dft_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_322_p0,
        din1 => grp_fu_322_p1,
        ce => grp_fu_322_ce,
        dout => grp_fu_322_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_ap_ready = ap_const_logic_1)) then 
                    grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_ap_ready = ap_const_logic_1)) then 
                    grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    k_fu_82_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                k_fu_82 <= ap_const_lv9_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln12_fu_209_p2 = ap_const_lv1_0))) then 
                k_fu_82 <= add_ln12_fu_215_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                bitcast_ln18_reg_303 <= bitcast_ln18_fu_236_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                bitcast_ln28_reg_313 <= bitcast_ln28_fu_248_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln12_fu_209_p2 = ap_const_lv1_0))) then
                sum_i_addr_reg_293 <= zext_ln12_fu_221_p1(8 - 1 downto 0);
                sum_r_addr_reg_288 <= zext_ln12_fu_221_p1(8 - 1 downto 0);
                trunc_ln12_reg_282 <= trunc_ln12_fu_227_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                sum_i_load_reg_308 <= sum_i_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                sum_r_load_reg_298 <= sum_r_q0;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln12_fu_209_p2, ap_CS_fsm_state5, grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_ap_done, grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_ap_done, ap_CS_fsm_state7)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln12_fu_209_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    add_ln12_fu_215_p2 <= std_logic_vector(unsigned(k_fu_82) + unsigned(ap_const_lv9_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_ap_done)
    begin
        if ((grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_ap_done)
    begin
        if ((grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_CS_fsm_state2, icmp_ln12_fu_209_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln12_fu_209_p2 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln12_fu_209_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln12_fu_209_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln18_fu_236_p1 <= sum_r_load_reg_298;
    bitcast_ln28_fu_248_p1 <= sum_i_load_reg_308;
    grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_ap_start <= grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_ap_start_reg;
    grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_ap_start <= grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_ap_start_reg;

    grp_fu_318_ce_assign_proc : process(ap_CS_fsm_state5, grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_grp_fu_318_p_ce, grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_grp_fu_318_p_ce, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_318_ce <= grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_grp_fu_318_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_318_ce <= grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_grp_fu_318_p_ce;
        else 
            grp_fu_318_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_318_p0_assign_proc : process(ap_CS_fsm_state5, grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_grp_fu_318_p_din0, grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_grp_fu_318_p_din0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_318_p0 <= grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_grp_fu_318_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_318_p0 <= grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_grp_fu_318_p_din0;
        else 
            grp_fu_318_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_318_p1_assign_proc : process(ap_CS_fsm_state5, grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_grp_fu_318_p_din1, grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_grp_fu_318_p_din1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_318_p1 <= grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_grp_fu_318_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_318_p1 <= grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_grp_fu_318_p_din1;
        else 
            grp_fu_318_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_322_ce_assign_proc : process(ap_CS_fsm_state5, grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_grp_fu_322_p_ce, grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_grp_fu_322_p_ce, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_322_ce <= grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_grp_fu_322_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_322_ce <= grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_grp_fu_322_p_ce;
        else 
            grp_fu_322_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_322_p0_assign_proc : process(ap_CS_fsm_state5, grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_grp_fu_322_p_din0, grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_grp_fu_322_p_din0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_322_p0 <= grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_grp_fu_322_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_322_p0 <= grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_grp_fu_322_p_din0;
        else 
            grp_fu_322_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_322_p1_assign_proc : process(ap_CS_fsm_state5, grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_grp_fu_322_p_din1, grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_grp_fu_322_p_din1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_322_p1 <= grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_grp_fu_322_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_322_p1 <= grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_grp_fu_322_p_din1;
        else 
            grp_fu_322_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    icmp_ln12_fu_209_p2 <= "1" when (k_fu_82 = ap_const_lv9_100) else "0";
    imag_sample_address0 <= ap_const_lv8_0;
    imag_sample_address1 <= ap_const_lv8_0;
    imag_sample_ce0 <= ap_const_logic_0;
    imag_sample_ce1 <= ap_const_logic_0;
    imag_sample_d0 <= ap_const_lv32_0;
    imag_sample_d1 <= ap_const_lv32_0;
    imag_sample_we0 <= ap_const_logic_0;
    imag_sample_we1 <= ap_const_logic_0;

    real_sample_0_address0_assign_proc : process(ap_CS_fsm_state5, grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_0_address0, grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_0_address0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            real_sample_0_address0 <= grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            real_sample_0_address0 <= grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_0_address0;
        else 
            real_sample_0_address0 <= "XXXX";
        end if; 
    end process;


    real_sample_0_ce0_assign_proc : process(ap_CS_fsm_state5, grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_0_ce0, grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_0_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            real_sample_0_ce0 <= grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            real_sample_0_ce0 <= grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_0_ce0;
        else 
            real_sample_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    real_sample_10_address0_assign_proc : process(ap_CS_fsm_state5, grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_10_address0, grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_10_address0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            real_sample_10_address0 <= grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            real_sample_10_address0 <= grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_10_address0;
        else 
            real_sample_10_address0 <= "XXXX";
        end if; 
    end process;


    real_sample_10_ce0_assign_proc : process(ap_CS_fsm_state5, grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_10_ce0, grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_10_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            real_sample_10_ce0 <= grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            real_sample_10_ce0 <= grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_10_ce0;
        else 
            real_sample_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    real_sample_11_address0_assign_proc : process(ap_CS_fsm_state5, grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_11_address0, grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_11_address0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            real_sample_11_address0 <= grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            real_sample_11_address0 <= grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_11_address0;
        else 
            real_sample_11_address0 <= "XXXX";
        end if; 
    end process;


    real_sample_11_ce0_assign_proc : process(ap_CS_fsm_state5, grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_11_ce0, grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_11_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            real_sample_11_ce0 <= grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            real_sample_11_ce0 <= grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_11_ce0;
        else 
            real_sample_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    real_sample_12_address0_assign_proc : process(ap_CS_fsm_state5, grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_12_address0, grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_12_address0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            real_sample_12_address0 <= grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            real_sample_12_address0 <= grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_12_address0;
        else 
            real_sample_12_address0 <= "XXXX";
        end if; 
    end process;


    real_sample_12_ce0_assign_proc : process(ap_CS_fsm_state5, grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_12_ce0, grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_12_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            real_sample_12_ce0 <= grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            real_sample_12_ce0 <= grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_12_ce0;
        else 
            real_sample_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    real_sample_13_address0_assign_proc : process(ap_CS_fsm_state5, grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_13_address0, grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_13_address0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            real_sample_13_address0 <= grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            real_sample_13_address0 <= grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_13_address0;
        else 
            real_sample_13_address0 <= "XXXX";
        end if; 
    end process;


    real_sample_13_ce0_assign_proc : process(ap_CS_fsm_state5, grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_13_ce0, grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_13_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            real_sample_13_ce0 <= grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            real_sample_13_ce0 <= grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_13_ce0;
        else 
            real_sample_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    real_sample_14_address0_assign_proc : process(ap_CS_fsm_state5, grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_14_address0, grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_14_address0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            real_sample_14_address0 <= grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            real_sample_14_address0 <= grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_14_address0;
        else 
            real_sample_14_address0 <= "XXXX";
        end if; 
    end process;


    real_sample_14_ce0_assign_proc : process(ap_CS_fsm_state5, grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_14_ce0, grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_14_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            real_sample_14_ce0 <= grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            real_sample_14_ce0 <= grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_14_ce0;
        else 
            real_sample_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    real_sample_15_address0_assign_proc : process(ap_CS_fsm_state5, grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_15_address0, grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_15_address0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            real_sample_15_address0 <= grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            real_sample_15_address0 <= grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_15_address0;
        else 
            real_sample_15_address0 <= "XXXX";
        end if; 
    end process;


    real_sample_15_ce0_assign_proc : process(ap_CS_fsm_state5, grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_15_ce0, grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_15_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            real_sample_15_ce0 <= grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            real_sample_15_ce0 <= grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_15_ce0;
        else 
            real_sample_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    real_sample_1_address0_assign_proc : process(ap_CS_fsm_state5, grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_1_address0, grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_1_address0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            real_sample_1_address0 <= grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            real_sample_1_address0 <= grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_1_address0;
        else 
            real_sample_1_address0 <= "XXXX";
        end if; 
    end process;


    real_sample_1_ce0_assign_proc : process(ap_CS_fsm_state5, grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_1_ce0, grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_1_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            real_sample_1_ce0 <= grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            real_sample_1_ce0 <= grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_1_ce0;
        else 
            real_sample_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    real_sample_2_address0_assign_proc : process(ap_CS_fsm_state5, grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_2_address0, grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_2_address0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            real_sample_2_address0 <= grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            real_sample_2_address0 <= grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_2_address0;
        else 
            real_sample_2_address0 <= "XXXX";
        end if; 
    end process;


    real_sample_2_ce0_assign_proc : process(ap_CS_fsm_state5, grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_2_ce0, grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_2_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            real_sample_2_ce0 <= grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            real_sample_2_ce0 <= grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_2_ce0;
        else 
            real_sample_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    real_sample_3_address0_assign_proc : process(ap_CS_fsm_state5, grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_3_address0, grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_3_address0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            real_sample_3_address0 <= grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            real_sample_3_address0 <= grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_3_address0;
        else 
            real_sample_3_address0 <= "XXXX";
        end if; 
    end process;


    real_sample_3_ce0_assign_proc : process(ap_CS_fsm_state5, grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_3_ce0, grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_3_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            real_sample_3_ce0 <= grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            real_sample_3_ce0 <= grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_3_ce0;
        else 
            real_sample_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    real_sample_4_address0_assign_proc : process(ap_CS_fsm_state5, grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_4_address0, grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_4_address0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            real_sample_4_address0 <= grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            real_sample_4_address0 <= grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_4_address0;
        else 
            real_sample_4_address0 <= "XXXX";
        end if; 
    end process;


    real_sample_4_ce0_assign_proc : process(ap_CS_fsm_state5, grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_4_ce0, grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_4_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            real_sample_4_ce0 <= grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            real_sample_4_ce0 <= grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_4_ce0;
        else 
            real_sample_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    real_sample_5_address0_assign_proc : process(ap_CS_fsm_state5, grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_5_address0, grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_5_address0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            real_sample_5_address0 <= grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            real_sample_5_address0 <= grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_5_address0;
        else 
            real_sample_5_address0 <= "XXXX";
        end if; 
    end process;


    real_sample_5_ce0_assign_proc : process(ap_CS_fsm_state5, grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_5_ce0, grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_5_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            real_sample_5_ce0 <= grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            real_sample_5_ce0 <= grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_5_ce0;
        else 
            real_sample_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    real_sample_6_address0_assign_proc : process(ap_CS_fsm_state5, grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_6_address0, grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_6_address0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            real_sample_6_address0 <= grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            real_sample_6_address0 <= grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_6_address0;
        else 
            real_sample_6_address0 <= "XXXX";
        end if; 
    end process;


    real_sample_6_ce0_assign_proc : process(ap_CS_fsm_state5, grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_6_ce0, grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_6_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            real_sample_6_ce0 <= grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            real_sample_6_ce0 <= grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_6_ce0;
        else 
            real_sample_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    real_sample_7_address0_assign_proc : process(ap_CS_fsm_state5, grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_7_address0, grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_7_address0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            real_sample_7_address0 <= grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            real_sample_7_address0 <= grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_7_address0;
        else 
            real_sample_7_address0 <= "XXXX";
        end if; 
    end process;


    real_sample_7_ce0_assign_proc : process(ap_CS_fsm_state5, grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_7_ce0, grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_7_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            real_sample_7_ce0 <= grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            real_sample_7_ce0 <= grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_7_ce0;
        else 
            real_sample_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    real_sample_8_address0_assign_proc : process(ap_CS_fsm_state5, grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_8_address0, grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_8_address0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            real_sample_8_address0 <= grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            real_sample_8_address0 <= grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_8_address0;
        else 
            real_sample_8_address0 <= "XXXX";
        end if; 
    end process;


    real_sample_8_ce0_assign_proc : process(ap_CS_fsm_state5, grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_8_ce0, grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_8_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            real_sample_8_ce0 <= grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            real_sample_8_ce0 <= grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_8_ce0;
        else 
            real_sample_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    real_sample_9_address0_assign_proc : process(ap_CS_fsm_state5, grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_9_address0, grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_9_address0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            real_sample_9_address0 <= grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            real_sample_9_address0 <= grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_9_address0;
        else 
            real_sample_9_address0 <= "XXXX";
        end if; 
    end process;


    real_sample_9_ce0_assign_proc : process(ap_CS_fsm_state5, grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_9_ce0, grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_9_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            real_sample_9_ce0 <= grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_real_sample_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            real_sample_9_ce0 <= grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_real_sample_9_ce0;
        else 
            real_sample_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    sum_i_address0 <= sum_i_addr_reg_293;

    sum_i_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            sum_i_ce0 <= ap_const_logic_1;
        else 
            sum_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    sum_i_d0 <= grp_dft_Pipeline_VITIS_LOOP_24_3_fu_160_p_out;

    sum_i_we0_assign_proc : process(ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            sum_i_we0 <= ap_const_logic_1;
        else 
            sum_i_we0 <= ap_const_logic_0;
        end if; 
    end process;


    sum_r_address0_assign_proc : process(ap_CS_fsm_state2, sum_r_addr_reg_288, ap_CS_fsm_state6, zext_ln12_fu_221_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            sum_r_address0 <= sum_r_addr_reg_288;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sum_r_address0 <= zext_ln12_fu_221_p1(8 - 1 downto 0);
        else 
            sum_r_address0 <= "XXXXXXXX";
        end if; 
    end process;


    sum_r_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            sum_r_ce0 <= ap_const_logic_1;
        else 
            sum_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    sum_r_d0 <= grp_dft_Pipeline_VITIS_LOOP_14_2_fu_119_p_out;

    sum_r_we0_assign_proc : process(ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            sum_r_we0 <= ap_const_logic_1;
        else 
            sum_r_we0 <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln12_fu_227_p1 <= k_fu_82(8 - 1 downto 0);
    zext_ln12_fu_221_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(k_fu_82),64));
end behav;
