<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="175" />
   <irq preferredWidth="47" />
   <name preferredWidth="191" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="172" />
   <clocksource preferredWidth="172" />
   <frequency preferredWidth="153" />
  </columns>
 </clocktable>
 <window width="1511" height="901" x="6" y="25" />
 <library
   expandedCategories="Library/Memories and Memory Controllers/External Memory Interfaces/DDR Interfaces,Library/Memories and Memory Controllers/External Memory Interfaces/DDR3 Interfaces,Library/Memories and Memory Controllers/External Memory Interfaces/SDRAM Interfaces,Library,Library/Memories and Memory Controllers/External Memory Interfaces,Project,Library/Memories and Memory Controllers,Library/Memories and Memory Controllers/External Memory Interfaces/DDR2 Interfaces,Library/Memories and Memory Controllers/External Memory Interfaces/LPDDR2 Interfaces" />
 <generation simulation="VERILOG" />
 <hdlexample language="VERILOG" />
</preferences>
