EESchema Schematic File Version 4
LIBS:8-BitSteck-cache
EELAYER 26 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 66
Title "8-Bit FlexCPU"
Date "2018-11-14"
Rev "A"
Comp "JDCoorp"
Comment1 ""
Comment2 "for public use"
Comment3 ""
Comment4 "Building blocks for an 8-Bit CPU"
$EndDescr
$Sheet
S 7200 1300 550  200 
U 5BD0EC1C
F0 "clock" 50
F1 "clock.sch" 50
F2 "Clock" I R 7750 1400 50 
$EndSheet
$Sheet
S 3750 1400 550  200 
U 5BD2AC42
F0 "8Bit?" 50
F1 "8Bit.sch" 50
F2 "BUS[0..7]" I L 3750 1500 50 
$EndSheet
$Sheet
S 5850 3150 800  1450
U 5BD2B43F
F0 "multlogic" 50
F1 "multlogic.sch" 50
F2 "AND_A" I L 5850 3250 50 
F3 "AND_B" I L 5850 3350 50 
F4 "AND_C" I L 5850 3450 50 
F5 "AND_D" I L 5850 3550 50 
F6 "OR_A" I L 5850 3700 50 
F7 "OR_B" I L 5850 3800 50 
F8 "OR_C" I L 5850 3900 50 
F9 "OR_D" I L 5850 4000 50 
F10 "NAND_A" I L 5850 4150 50 
F11 "NAND_B" I L 5850 4250 50 
F12 "NOR_A" I L 5850 4400 50 
F13 "NOR_B" I L 5850 4500 50 
F14 "AND_Q" O R 6650 3400 50 
F15 "OR_Q" O R 6650 3850 50 
F16 "NAND_Q" O R 6650 4200 50 
F17 "NOR_Q" O R 6650 4450 50 
$EndSheet
$Sheet
S 4650 1400 550  200 
U 5BDE2529
F0 "1Bit?" 50
F1 "1Bit.sch" 50
F2 "Signal" I L 4650 1500 50 
$EndSheet
$Sheet
S 4700 1900 550  200 
U 5BE1A0B6
F0 "Sheet5BE1A0B5" 50
F1 "8Bit_CONST.sch" 50
F2 "OUT[0..7]" O R 5250 2000 50 
$EndSheet
$Sheet
S 6250 1900 550  950 
U 5BE1C820
F0 "Sheet5BE1C81F" 50
F1 "1Bit_CONST.sch" 50
F2 "HI1" O R 6800 2100 50 
F3 "HI2" O R 6800 2200 50 
F4 "HI3" O R 6800 2300 50 
F5 "HI0" O R 6800 2000 50 
F6 "LO0" O R 6800 2450 50 
F7 "LO1" O R 6800 2550 50 
F8 "LO2" O R 6800 2650 50 
F9 "LO3" O R 6800 2750 50 
$EndSheet
$Sheet
S 3450 2700 800  550 
U 5BE1CDAC
F0 "Sheet5BE1CDAB" 50
F1 "MUX.sch" 50
F2 "A[0..7]" I L 3450 2800 50 
F3 "B[0..7]" I L 3450 2900 50 
F4 "OUT[0..7]" O R 4250 2850 50 
F5 "S" I L 3450 3050 50 
F6 "~E" I L 3450 3150 50 
$EndSheet
$Sheet
S 3400 4050 900  1050
U 5BE42934
F0 "Sheet5BE42933" 50
F1 "SM.sch" 50
F2 "IN[0..7]" I L 3400 4150 50 
F3 "OUT[0..7]" O R 4300 4150 50 
F4 "bus_0" O R 4300 4300 50 
F5 "bus_1" O R 4300 4400 50 
F6 "bus_2" O R 4300 4500 50 
F7 "bus_3" O R 4300 4600 50 
F8 "bus_4" O R 4300 4700 50 
F9 "bus_5" O R 4300 4800 50 
F10 "bus_6" O R 4300 4900 50 
F11 "bus_7" O R 4300 5000 50 
$EndSheet
$Sheet
S 2800 1400 550  200 
U 5BE4465D
F0 "Sheet5BE4465C" 50
F1 "8Bit_LEDs.sch" 50
F2 "BUS[0..7]" I L 2800 1500 50 
$EndSheet
$Sheet
S 7200 1900 1000 600 
U 5BE65893
F0 "Sheet5BE65892" 50
F1 "alu.sch" 50
F2 "A[0..7]" I L 7200 2000 50 
F3 "B[0..7]" I L 7200 2100 50 
F4 "S[0..3]" I L 7200 2250 50 
F5 "C_in" I L 7200 2400 50 
F6 "C_out" O R 8200 2400 50 
F7 "A=B" O R 8200 2300 50 
F8 "OUT[0..7]" O R 8200 2050 50 
$EndSheet
$EndSCHEMATC
