

================================================================
== Vitis HLS Report for 'fp2_decode_2_Pipeline_VITIS_LOOP_53_2'
================================================================
* Date:           Tue May 20 14:37:33 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      137|      137|  1.370 us|  1.370 us|  128|  128|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_53_2  |      135|      135|        12|          2|          1|    63|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    566|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    133|    -|
|Register         |        -|    -|     194|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     194|    731|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+-----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+-----+------------+------------+
    |add_ln53_fu_161_p2              |         +|   0|  0|   14|           6|           1|
    |add_ln55_1_fu_198_p2            |         +|   0|  0|   14|           9|           9|
    |add_ln55_fu_149_p2              |         +|   0|  0|   39|          32|          32|
    |add_ln56_1_fu_169_p2            |         +|   0|  0|   14|           7|           6|
    |add_ln56_2_fu_263_p2            |         +|   0|  0|   14|           9|           9|
    |add_ln56_fu_179_p2              |         +|   0|  0|   39|          32|          32|
    |ap_block_pp0_stage0_11001_grp2  |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_11001_grp4  |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage1_11001_grp1  |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage1_11001_grp3  |       and|   0|  0|    2|           1|           1|
    |ap_block_state2_io_grp1         |       and|   0|  0|    2|           1|           1|
    |ap_condition_205                |       and|   0|  0|    2|           1|           1|
    |ap_condition_244                |       and|   0|  0|    2|           1|           1|
    |icmp_ln53_fu_139_p2             |      icmp|   0|  0|   14|           6|           2|
    |ap_block_pp0_stage0_subdone     |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage1_11001       |        or|   0|  0|    2|           1|           1|
    |shl_ln55_2_fu_241_p2            |       shl|   0|  0|  182|          64|          64|
    |shl_ln55_fu_223_p2              |       shl|   0|  0|   17|           1|           8|
    |shl_ln56_2_fu_306_p2            |       shl|   0|  0|  182|          64|          64|
    |shl_ln56_fu_288_p2              |       shl|   0|  0|   17|           1|           8|
    |ap_enable_pp0                   |       xor|   0|  0|    2|           1|           2|
    +--------------------------------+----------+----+---+-----+------------+------------+
    |Total                           |          |   0|  0|  566|         241|         246|
    +--------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |PKB_address0_local       |  14|          3|    6|         18|
    |PKB_d0_local             |  14|          3|   64|        192|
    |PKB_we0_local            |  14|          3|    8|         24|
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    6|         12|
    |gmem2_blk_n_AR           |   9|          2|    1|          2|
    |gmem2_blk_n_R            |   9|          2|    1|          2|
    |i_243_fu_72              |   9|          2|    6|         12|
    |m_axi_gmem2_0_ARADDR     |  14|          3|   32|         96|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 133|         29|  128|        367|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   2|   0|    2|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp2_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp4_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp1_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp3_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg           |   1|   0|    1|          0|
    |gmem2_addr_1_read_reg_375                  |   8|   0|    8|          0|
    |gmem2_addr_1_reg_353                       |  32|   0|   32|          0|
    |gmem2_addr_read_reg_359                    |   8|   0|    8|          0|
    |gmem2_addr_reg_347                         |  32|   0|   32|          0|
    |i_243_fu_72                                |   6|   0|    6|          0|
    |i_reg_335                                  |   6|   0|    6|          0|
    |icmp_ln53_reg_343                          |   1|   0|    1|          0|
    |lshr_ln1_reg_386                           |   6|   0|    6|          0|
    |lshr_ln_reg_370                            |   6|   0|    6|          0|
    |trunc_ln55_reg_364                         |   3|   0|    3|          0|
    |trunc_ln56_reg_380                         |   3|   0|    3|          0|
    |i_reg_335                                  |  64|  32|    6|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 194|  32|  136|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  fp2_decode.2_Pipeline_VITIS_LOOP_53_2|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  fp2_decode.2_Pipeline_VITIS_LOOP_53_2|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  fp2_decode.2_Pipeline_VITIS_LOOP_53_2|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  fp2_decode.2_Pipeline_VITIS_LOOP_53_2|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  fp2_decode.2_Pipeline_VITIS_LOOP_53_2|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  fp2_decode.2_Pipeline_VITIS_LOOP_53_2|  return value|
|m_axi_gmem2_0_AWVALID   |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_AWREADY   |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_AWADDR    |  out|   32|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_AWID      |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_AWLEN     |  out|   32|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_AWSIZE    |  out|    3|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_AWBURST   |  out|    2|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_AWLOCK    |  out|    2|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_AWCACHE   |  out|    4|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_AWPROT    |  out|    3|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_AWQOS     |  out|    4|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_AWREGION  |  out|    4|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_AWUSER    |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_WVALID    |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_WREADY    |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_WDATA     |  out|    8|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_WSTRB     |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_WLAST     |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_WID       |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_WUSER     |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_ARVALID   |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_ARREADY   |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_ARADDR    |  out|   32|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_ARID      |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_ARLEN     |  out|   32|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_ARSIZE    |  out|    3|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_ARBURST   |  out|    2|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_ARLOCK    |  out|    2|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_ARCACHE   |  out|    4|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_ARPROT    |  out|    3|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_ARQOS     |  out|    4|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_ARREGION  |  out|    4|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_ARUSER    |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_RVALID    |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_RREADY    |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_RDATA     |   in|    8|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_RLAST     |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_RID       |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_RFIFONUM  |   in|   11|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_RUSER     |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_RRESP     |   in|    2|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_BVALID    |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_BREADY    |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_BRESP     |   in|    2|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_BID       |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_BUSER     |   in|    1|       m_axi|                                  gmem2|       pointer|
|enc                     |   in|   32|     ap_none|                                    enc|        scalar|
|x                       |   in|    9|     ap_none|                                      x|        scalar|
|PKB_address0            |  out|    6|   ap_memory|                                    PKB|         array|
|PKB_ce0                 |  out|    1|   ap_memory|                                    PKB|         array|
|PKB_we0                 |  out|    8|   ap_memory|                                    PKB|         array|
|PKB_d0                  |  out|   64|   ap_memory|                                    PKB|         array|
+------------------------+-----+-----+------------+---------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 2, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.14>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_243 = alloca i32 1" [src/sidh.c:49]   --->   Operation 15 'alloca' 'i_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %PKB"   --->   Operation 16 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem2, void @empty_88, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_73, void @empty_58, void @empty_44, i32 16, i32 16, i32 16, i32 16, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %x"   --->   Operation 18 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%enc_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %enc"   --->   Operation 19 'read' 'enc_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln49 = store i6 0, i6 %i_243" [src/sidh.c:49]   --->   Operation 20 'store' 'store_ln49' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc13"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i = load i6 %i_243" [src/sidh.c:53]   --->   Operation 22 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.82ns)   --->   "%icmp_ln53 = icmp_eq  i6 %i, i6 63" [src/sidh.c:53]   --->   Operation 23 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i6 %i" [src/sidh.c:49]   --->   Operation 24 'zext' 'zext_ln49' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.55ns)   --->   "%add_ln55 = add i32 %zext_ln49, i32 %enc_read" [src/sidh.c:55]   --->   Operation 25 'add' 'add_ln55' <Predicate = (!icmp_ln53)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i8 %gmem2, i32 %add_ln55" [src/sidh.c:55]   --->   Operation 26 'getelementptr' 'gmem2_addr' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 27 [1/1] (1.82ns)   --->   "%add_ln53 = add i6 %i, i6 1" [src/sidh.c:53]   --->   Operation 27 'add' 'add_ln53' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %for.inc13.split, void %memset.loop.i.i.i.preheader.exitStub" [src/sidh.c:53]   --->   Operation 28 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i6 %i" [src/sidh.c:53]   --->   Operation 29 'zext' 'zext_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 30 [8/8] (7.30ns)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i32 %gmem2_addr, i32 1" [src/sidh.c:55]   --->   Operation 30 'readreq' 'gmem2_load_req' <Predicate = (!icmp_ln53)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 31 [1/1] (1.87ns)   --->   "%add_ln56_1 = add i7 %zext_ln53, i7 63" [src/sidh.c:56]   --->   Operation 31 'add' 'add_ln56_1' <Predicate = (!icmp_ln53)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln56_2 = zext i7 %add_ln56_1" [src/sidh.c:56]   --->   Operation 32 'zext' 'zext_ln56_2' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (2.55ns)   --->   "%add_ln56 = add i32 %zext_ln56_2, i32 %enc_read" [src/sidh.c:56]   --->   Operation 33 'add' 'add_ln56' <Predicate = (!icmp_ln53)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%gmem2_addr_1 = getelementptr i8 %gmem2, i32 %add_ln56" [src/sidh.c:56]   --->   Operation 34 'getelementptr' 'gmem2_addr_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln49 = store i6 %add_ln53, i6 %i_243" [src/sidh.c:49]   --->   Operation 35 'store' 'store_ln49' <Predicate = (!icmp_ln53)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 36 [7/8] (7.30ns)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i32 %gmem2_addr, i32 1" [src/sidh.c:55]   --->   Operation 36 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 37 [8/8] (7.30ns)   --->   "%gmem2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i32 %gmem2_addr_1, i32 1" [src/sidh.c:56]   --->   Operation 37 'readreq' 'gmem2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 38 [6/8] (7.30ns)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i32 %gmem2_addr, i32 1" [src/sidh.c:55]   --->   Operation 38 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 39 [7/8] (7.30ns)   --->   "%gmem2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i32 %gmem2_addr_1, i32 1" [src/sidh.c:56]   --->   Operation 39 'readreq' 'gmem2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 40 [5/8] (7.30ns)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i32 %gmem2_addr, i32 1" [src/sidh.c:55]   --->   Operation 40 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 41 [6/8] (7.30ns)   --->   "%gmem2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i32 %gmem2_addr_1, i32 1" [src/sidh.c:56]   --->   Operation 41 'readreq' 'gmem2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 42 [4/8] (7.30ns)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i32 %gmem2_addr, i32 1" [src/sidh.c:55]   --->   Operation 42 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 43 [5/8] (7.30ns)   --->   "%gmem2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i32 %gmem2_addr_1, i32 1" [src/sidh.c:56]   --->   Operation 43 'readreq' 'gmem2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 44 [3/8] (7.30ns)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i32 %gmem2_addr, i32 1" [src/sidh.c:55]   --->   Operation 44 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 45 [4/8] (7.30ns)   --->   "%gmem2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i32 %gmem2_addr_1, i32 1" [src/sidh.c:56]   --->   Operation 45 'readreq' 'gmem2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 46 [2/8] (7.30ns)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i32 %gmem2_addr, i32 1" [src/sidh.c:55]   --->   Operation 46 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 47 [3/8] (7.30ns)   --->   "%gmem2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i32 %gmem2_addr_1, i32 1" [src/sidh.c:56]   --->   Operation 47 'readreq' 'gmem2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 48 [1/8] (7.30ns)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i32 %gmem2_addr, i32 1" [src/sidh.c:55]   --->   Operation 48 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 49 [2/8] (7.30ns)   --->   "%gmem2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i32 %gmem2_addr_1, i32 1" [src/sidh.c:56]   --->   Operation 49 'readreq' 'gmem2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln53_1 = zext i6 %i" [src/sidh.c:53]   --->   Operation 50 'zext' 'zext_ln53_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 51 [1/1] (7.30ns)   --->   "%gmem2_addr_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i32 %gmem2_addr" [src/sidh.c:55]   --->   Operation 51 'read' 'gmem2_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 52 [1/1] (1.82ns)   --->   "%add_ln55_1 = add i9 %zext_ln53_1, i9 %x_read" [src/sidh.c:55]   --->   Operation 52 'add' 'add_ln55_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i9 %add_ln55_1" [src/sidh.c:55]   --->   Operation 53 'trunc' 'trunc_ln55' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %add_ln55_1, i32 3, i32 8" [src/sidh.c:55]   --->   Operation 54 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 55 [1/8] (7.30ns)   --->   "%gmem2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i32 %gmem2_addr_1, i32 1" [src/sidh.c:56]   --->   Operation 55 'readreq' 'gmem2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 84 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 84 'ret' 'ret_ln0' <Predicate = (icmp_ln53)> <Delay = 1.58>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i8 %gmem2_addr_read" [src/sidh.c:55]   --->   Operation 56 'zext' 'zext_ln55' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i3 %trunc_ln55" [src/sidh.c:55]   --->   Operation 57 'zext' 'zext_ln55_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 58 [1/1] (2.12ns)   --->   "%shl_ln55 = shl i8 1, i8 %zext_ln55_1" [src/sidh.c:55]   --->   Operation 58 'shl' 'shl_ln55' <Predicate = true> <Delay = 2.12> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%shl_ln55_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln55, i3 0" [src/sidh.c:55]   --->   Operation 59 'bitconcatenate' 'shl_ln55_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln55_2 = zext i6 %shl_ln55_1" [src/sidh.c:55]   --->   Operation 60 'zext' 'zext_ln55_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 61 [1/1] (3.14ns)   --->   "%shl_ln55_2 = shl i64 %zext_ln55, i64 %zext_ln55_2" [src/sidh.c:55]   --->   Operation 61 'shl' 'shl_ln55_2' <Predicate = true> <Delay = 3.14> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln55_3 = zext i6 %lshr_ln" [src/sidh.c:55]   --->   Operation 62 'zext' 'zext_ln55_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 63 [1/1] (0.00ns)   --->   "%PKB_addr = getelementptr i64 %PKB, i32 0, i32 %zext_ln55_3" [src/sidh.c:55]   --->   Operation 63 'getelementptr' 'PKB_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 64 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln55 = store void @_ssdm_op_Write.bram.p0i64, i6 %PKB_addr, i64 %shl_ln55_2, i8 %shl_ln55" [src/sidh.c:55]   --->   Operation 64 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_11 : Operation 65 [1/1] (7.30ns)   --->   "%gmem2_addr_1_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i32 %gmem2_addr_1" [src/sidh.c:56]   --->   Operation 65 'read' 'gmem2_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln56_3_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 1, i6 %i" [src/sidh.c:56]   --->   Operation 66 'bitconcatenate' 'zext_ln56_3_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln56_3 = zext i7 %zext_ln56_3_cast" [src/sidh.c:56]   --->   Operation 67 'zext' 'zext_ln56_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 68 [1/1] (1.82ns)   --->   "%add_ln56_2 = add i9 %zext_ln56_3, i9 %x_read" [src/sidh.c:56]   --->   Operation 68 'add' 'add_ln56_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i9 %add_ln56_2" [src/sidh.c:56]   --->   Operation 69 'trunc' 'trunc_ln56' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %add_ln56_2, i32 3, i32 8" [src/sidh.c:56]   --->   Operation 70 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 6.40>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "%specpipeline_ln49 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/sidh.c:49]   --->   Operation 71 'specpipeline' 'specpipeline_ln49' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%speclooptripcount_ln49 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 63, i64 63, i64 63" [src/sidh.c:49]   --->   Operation 72 'speclooptripcount' 'speclooptripcount_ln49' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [src/sidh.c:53]   --->   Operation 73 'specloopname' 'specloopname_ln53' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i8 %gmem2_addr_1_read" [src/sidh.c:56]   --->   Operation 74 'zext' 'zext_ln56' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln56_1 = zext i3 %trunc_ln56" [src/sidh.c:56]   --->   Operation 75 'zext' 'zext_ln56_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (2.12ns)   --->   "%shl_ln56 = shl i8 1, i8 %zext_ln56_1" [src/sidh.c:56]   --->   Operation 76 'shl' 'shl_ln56' <Predicate = true> <Delay = 2.12> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%shl_ln56_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln56, i3 0" [src/sidh.c:56]   --->   Operation 77 'bitconcatenate' 'shl_ln56_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln56_4 = zext i6 %shl_ln56_1" [src/sidh.c:56]   --->   Operation 78 'zext' 'zext_ln56_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (3.14ns)   --->   "%shl_ln56_2 = shl i64 %zext_ln56, i64 %zext_ln56_4" [src/sidh.c:56]   --->   Operation 79 'shl' 'shl_ln56_2' <Predicate = true> <Delay = 3.14> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln56_5 = zext i6 %lshr_ln1" [src/sidh.c:56]   --->   Operation 80 'zext' 'zext_ln56_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%PKB_addr_14 = getelementptr i64 %PKB, i32 0, i32 %zext_ln56_5" [src/sidh.c:56]   --->   Operation 81 'getelementptr' 'PKB_addr_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 82 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln56 = store void @_ssdm_op_Write.bram.p0i64, i6 %PKB_addr_14, i64 %shl_ln56_2, i8 %shl_ln56" [src/sidh.c:56]   --->   Operation 82 'store' 'store_ln56' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln53 = br void %for.inc13" [src/sidh.c:53]   --->   Operation 83 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ enc]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ PKB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_243                      (alloca                ) [ 0110000000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000000000000]
specinterface_ln0          (specinterface         ) [ 0000000000000]
x_read                     (read                  ) [ 0111111111110]
enc_read                   (read                  ) [ 0010000000000]
store_ln49                 (store                 ) [ 0000000000000]
br_ln0                     (br                    ) [ 0000000000000]
i                          (load                  ) [ 0111111111110]
icmp_ln53                  (icmp                  ) [ 0111111111100]
zext_ln49                  (zext                  ) [ 0000000000000]
add_ln55                   (add                   ) [ 0000000000000]
gmem2_addr                 (getelementptr         ) [ 0111111111100]
add_ln53                   (add                   ) [ 0000000000000]
br_ln53                    (br                    ) [ 0000000000000]
zext_ln53                  (zext                  ) [ 0000000000000]
add_ln56_1                 (add                   ) [ 0000000000000]
zext_ln56_2                (zext                  ) [ 0000000000000]
add_ln56                   (add                   ) [ 0000000000000]
gmem2_addr_1               (getelementptr         ) [ 0111111111110]
store_ln49                 (store                 ) [ 0000000000000]
gmem2_load_req             (readreq               ) [ 0000000000000]
zext_ln53_1                (zext                  ) [ 0000000000000]
gmem2_addr_read            (read                  ) [ 0100000000010]
add_ln55_1                 (add                   ) [ 0000000000000]
trunc_ln55                 (trunc                 ) [ 0100000000010]
lshr_ln                    (partselect            ) [ 0100000000010]
gmem2_load_1_req           (readreq               ) [ 0000000000000]
zext_ln55                  (zext                  ) [ 0000000000000]
zext_ln55_1                (zext                  ) [ 0000000000000]
shl_ln55                   (shl                   ) [ 0000000000000]
shl_ln55_1                 (bitconcatenate        ) [ 0000000000000]
zext_ln55_2                (zext                  ) [ 0000000000000]
shl_ln55_2                 (shl                   ) [ 0000000000000]
zext_ln55_3                (zext                  ) [ 0000000000000]
PKB_addr                   (getelementptr         ) [ 0000000000000]
store_ln55                 (store                 ) [ 0000000000000]
gmem2_addr_1_read          (read                  ) [ 0010000000001]
zext_ln56_3_cast           (bitconcatenate        ) [ 0000000000000]
zext_ln56_3                (zext                  ) [ 0000000000000]
add_ln56_2                 (add                   ) [ 0000000000000]
trunc_ln56                 (trunc                 ) [ 0010000000001]
lshr_ln1                   (partselect            ) [ 0010000000001]
specpipeline_ln49          (specpipeline          ) [ 0000000000000]
speclooptripcount_ln49     (speclooptripcount     ) [ 0000000000000]
specloopname_ln53          (specloopname          ) [ 0000000000000]
zext_ln56                  (zext                  ) [ 0000000000000]
zext_ln56_1                (zext                  ) [ 0000000000000]
shl_ln56                   (shl                   ) [ 0000000000000]
shl_ln56_1                 (bitconcatenate        ) [ 0000000000000]
zext_ln56_4                (zext                  ) [ 0000000000000]
shl_ln56_2                 (shl                   ) [ 0000000000000]
zext_ln56_5                (zext                  ) [ 0000000000000]
PKB_addr_14                (getelementptr         ) [ 0000000000000]
store_ln56                 (store                 ) [ 0000000000000]
br_ln53                    (br                    ) [ 0000000000000]
ret_ln0                    (ret                   ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="enc">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="enc"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="PKB">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PKB"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_88"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_73"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_58"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.p0i64"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i1.i6"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="i_243_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_243/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="x_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="9" slack="0"/>
<pin id="78" dir="0" index="1" bw="9" slack="0"/>
<pin id="79" dir="1" index="2" bw="9" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="enc_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="enc_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_readreq_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="1"/>
<pin id="91" dir="0" index="2" bw="1" slack="0"/>
<pin id="92" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem2_load_req/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_readreq_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="8" slack="1"/>
<pin id="98" dir="0" index="2" bw="1" slack="0"/>
<pin id="99" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem2_load_1_req/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="gmem2_addr_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="9"/>
<pin id="105" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem2_addr_read/10 "/>
</bind>
</comp>

<comp id="107" class="1004" name="gmem2_addr_1_read_read_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="0"/>
<pin id="109" dir="0" index="1" bw="8" slack="9"/>
<pin id="110" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem2_addr_1_read/11 "/>
</bind>
</comp>

<comp id="112" class="1004" name="PKB_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="6" slack="0"/>
<pin id="116" dir="1" index="3" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="PKB_addr/11 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="121" dir="0" index="1" bw="64" slack="0"/>
<pin id="122" dir="0" index="2" bw="8" slack="0"/>
<pin id="123" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/11 store_ln56/12 "/>
</bind>
</comp>

<comp id="124" class="1004" name="PKB_addr_14_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="6" slack="0"/>
<pin id="128" dir="1" index="3" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="PKB_addr_14/12 "/>
</bind>
</comp>

<comp id="131" class="1004" name="store_ln49_store_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="6" slack="0"/>
<pin id="134" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="i_load_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="6" slack="0"/>
<pin id="138" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="icmp_ln53_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="6" slack="0"/>
<pin id="141" dir="0" index="1" bw="6" slack="0"/>
<pin id="142" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="zext_ln49_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="6" slack="0"/>
<pin id="147" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="add_ln55_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="6" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="gmem2_addr_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="0"/>
<pin id="158" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="add_ln53_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="6" slack="1"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="zext_ln53_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="6" slack="1"/>
<pin id="168" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="add_ln56_1_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="6" slack="0"/>
<pin id="171" dir="0" index="1" bw="7" slack="0"/>
<pin id="172" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56_1/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="zext_ln56_2_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="7" slack="0"/>
<pin id="177" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56_2/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="add_ln56_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="7" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="1"/>
<pin id="182" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="gmem2_addr_1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr_1/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln49_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="6" slack="0"/>
<pin id="192" dir="0" index="1" bw="6" slack="1"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="zext_ln53_1_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="6" slack="9"/>
<pin id="197" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53_1/10 "/>
</bind>
</comp>

<comp id="198" class="1004" name="add_ln55_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="6" slack="0"/>
<pin id="200" dir="0" index="1" bw="9" slack="9"/>
<pin id="201" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_1/10 "/>
</bind>
</comp>

<comp id="203" class="1004" name="trunc_ln55_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="9" slack="0"/>
<pin id="205" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln55/10 "/>
</bind>
</comp>

<comp id="207" class="1004" name="lshr_ln_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="6" slack="0"/>
<pin id="209" dir="0" index="1" bw="9" slack="0"/>
<pin id="210" dir="0" index="2" bw="3" slack="0"/>
<pin id="211" dir="0" index="3" bw="5" slack="0"/>
<pin id="212" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/10 "/>
</bind>
</comp>

<comp id="217" class="1004" name="zext_ln55_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="1"/>
<pin id="219" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55/11 "/>
</bind>
</comp>

<comp id="220" class="1004" name="zext_ln55_1_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="3" slack="1"/>
<pin id="222" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_1/11 "/>
</bind>
</comp>

<comp id="223" class="1004" name="shl_ln55_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="3" slack="0"/>
<pin id="226" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln55/11 "/>
</bind>
</comp>

<comp id="230" class="1004" name="shl_ln55_1_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="6" slack="0"/>
<pin id="232" dir="0" index="1" bw="3" slack="1"/>
<pin id="233" dir="0" index="2" bw="1" slack="0"/>
<pin id="234" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln55_1/11 "/>
</bind>
</comp>

<comp id="237" class="1004" name="zext_ln55_2_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="6" slack="0"/>
<pin id="239" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_2/11 "/>
</bind>
</comp>

<comp id="241" class="1004" name="shl_ln55_2_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="0" index="1" bw="6" slack="0"/>
<pin id="244" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln55_2/11 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln55_3_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="6" slack="1"/>
<pin id="250" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_3/11 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln56_3_cast_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="7" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="6" slack="10"/>
<pin id="256" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln56_3_cast/11 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln56_3_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="7" slack="0"/>
<pin id="261" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56_3/11 "/>
</bind>
</comp>

<comp id="263" class="1004" name="add_ln56_2_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="7" slack="0"/>
<pin id="265" dir="0" index="1" bw="9" slack="10"/>
<pin id="266" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56_2/11 "/>
</bind>
</comp>

<comp id="268" class="1004" name="trunc_ln56_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="9" slack="0"/>
<pin id="270" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln56/11 "/>
</bind>
</comp>

<comp id="272" class="1004" name="lshr_ln1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="6" slack="0"/>
<pin id="274" dir="0" index="1" bw="9" slack="0"/>
<pin id="275" dir="0" index="2" bw="3" slack="0"/>
<pin id="276" dir="0" index="3" bw="5" slack="0"/>
<pin id="277" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/11 "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln56_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="1"/>
<pin id="284" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/12 "/>
</bind>
</comp>

<comp id="285" class="1004" name="zext_ln56_1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="3" slack="1"/>
<pin id="287" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56_1/12 "/>
</bind>
</comp>

<comp id="288" class="1004" name="shl_ln56_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="3" slack="0"/>
<pin id="291" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln56/12 "/>
</bind>
</comp>

<comp id="295" class="1004" name="shl_ln56_1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="6" slack="0"/>
<pin id="297" dir="0" index="1" bw="3" slack="1"/>
<pin id="298" dir="0" index="2" bw="1" slack="0"/>
<pin id="299" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln56_1/12 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln56_4_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="6" slack="0"/>
<pin id="304" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56_4/12 "/>
</bind>
</comp>

<comp id="306" class="1004" name="shl_ln56_2_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="0"/>
<pin id="308" dir="0" index="1" bw="6" slack="0"/>
<pin id="309" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln56_2/12 "/>
</bind>
</comp>

<comp id="313" class="1004" name="zext_ln56_5_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="6" slack="1"/>
<pin id="315" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56_5/12 "/>
</bind>
</comp>

<comp id="317" class="1005" name="i_243_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="6" slack="0"/>
<pin id="319" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_243 "/>
</bind>
</comp>

<comp id="324" class="1005" name="x_read_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="9" slack="9"/>
<pin id="326" dir="1" index="1" bw="9" slack="9"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="330" class="1005" name="enc_read_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="1"/>
<pin id="332" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="enc_read "/>
</bind>
</comp>

<comp id="335" class="1005" name="i_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="6" slack="1"/>
<pin id="337" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="343" class="1005" name="icmp_ln53_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="1"/>
<pin id="345" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln53 "/>
</bind>
</comp>

<comp id="347" class="1005" name="gmem2_addr_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="1"/>
<pin id="349" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem2_addr "/>
</bind>
</comp>

<comp id="353" class="1005" name="gmem2_addr_1_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="1"/>
<pin id="355" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem2_addr_1 "/>
</bind>
</comp>

<comp id="359" class="1005" name="gmem2_addr_read_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="1"/>
<pin id="361" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem2_addr_read "/>
</bind>
</comp>

<comp id="364" class="1005" name="trunc_ln55_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="3" slack="1"/>
<pin id="366" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln55 "/>
</bind>
</comp>

<comp id="370" class="1005" name="lshr_ln_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="6" slack="1"/>
<pin id="372" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="375" class="1005" name="gmem2_addr_1_read_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="1"/>
<pin id="377" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem2_addr_1_read "/>
</bind>
</comp>

<comp id="380" class="1005" name="trunc_ln56_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="3" slack="1"/>
<pin id="382" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln56 "/>
</bind>
</comp>

<comp id="386" class="1005" name="lshr_ln1_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="6" slack="1"/>
<pin id="388" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="28" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="30" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="38" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="8" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="100"><net_src comp="38" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="95" pin=2"/></net>

<net id="106"><net_src comp="42" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="42" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="16" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="16" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="32" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="143"><net_src comp="136" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="34" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="148"><net_src comp="136" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="153"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="82" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="2" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="149" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="36" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="166" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="40" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="178"><net_src comp="169" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="175" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="2" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="179" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="161" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="202"><net_src comp="195" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="198" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="44" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="198" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="215"><net_src comp="46" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="216"><net_src comp="48" pin="0"/><net_sink comp="207" pin=3"/></net>

<net id="227"><net_src comp="50" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="220" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="229"><net_src comp="223" pin="2"/><net_sink comp="119" pin=2"/></net>

<net id="235"><net_src comp="52" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="54" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="240"><net_src comp="230" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="217" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="237" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="247"><net_src comp="241" pin="2"/><net_sink comp="119" pin=1"/></net>

<net id="251"><net_src comp="248" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="257"><net_src comp="58" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="60" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="252" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="263" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="44" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="263" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="280"><net_src comp="46" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="281"><net_src comp="48" pin="0"/><net_sink comp="272" pin=3"/></net>

<net id="292"><net_src comp="50" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="285" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="294"><net_src comp="288" pin="2"/><net_sink comp="119" pin=2"/></net>

<net id="300"><net_src comp="52" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="54" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="305"><net_src comp="295" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="282" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="302" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="312"><net_src comp="306" pin="2"/><net_sink comp="119" pin=1"/></net>

<net id="316"><net_src comp="313" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="320"><net_src comp="72" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="322"><net_src comp="317" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="323"><net_src comp="317" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="327"><net_src comp="76" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="333"><net_src comp="82" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="338"><net_src comp="136" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="340"><net_src comp="335" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="341"><net_src comp="335" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="342"><net_src comp="335" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="346"><net_src comp="139" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="155" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="352"><net_src comp="347" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="356"><net_src comp="184" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="358"><net_src comp="353" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="362"><net_src comp="102" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="367"><net_src comp="203" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="369"><net_src comp="364" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="373"><net_src comp="207" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="378"><net_src comp="107" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="383"><net_src comp="268" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="385"><net_src comp="380" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="389"><net_src comp="272" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="313" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {}
	Port: PKB | {11 12 }
 - Input state : 
	Port: fp2_decode.2_Pipeline_VITIS_LOOP_53_2 : enc | {1 }
	Port: fp2_decode.2_Pipeline_VITIS_LOOP_53_2 : gmem2 | {2 3 4 5 6 7 8 9 10 11 }
	Port: fp2_decode.2_Pipeline_VITIS_LOOP_53_2 : x | {1 }
	Port: fp2_decode.2_Pipeline_VITIS_LOOP_53_2 : PKB | {}
  - Chain level:
	State 1
		store_ln49 : 1
		i : 1
		icmp_ln53 : 2
		zext_ln49 : 2
		add_ln55 : 3
		gmem2_addr : 4
	State 2
		add_ln56_1 : 1
		zext_ln56_2 : 2
		add_ln56 : 3
		gmem2_addr_1 : 4
		store_ln49 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		add_ln55_1 : 1
		trunc_ln55 : 2
		lshr_ln : 2
	State 11
		shl_ln55 : 1
		zext_ln55_2 : 1
		shl_ln55_2 : 2
		PKB_addr : 1
		store_ln55 : 3
		zext_ln56_3 : 1
		add_ln56_2 : 2
		trunc_ln56 : 3
		lshr_ln1 : 3
	State 12
		shl_ln56 : 1
		zext_ln56_4 : 1
		shl_ln56_2 : 2
		PKB_addr_14 : 1
		store_ln56 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |        add_ln55_fu_149        |    0    |    39   |
|          |        add_ln53_fu_161        |    0    |    14   |
|    add   |       add_ln56_1_fu_169       |    0    |    14   |
|          |        add_ln56_fu_179        |    0    |    39   |
|          |       add_ln55_1_fu_198       |    0    |    14   |
|          |       add_ln56_2_fu_263       |    0    |    14   |
|----------|-------------------------------|---------|---------|
|          |        shl_ln55_fu_223        |    0    |    7    |
|    shl   |       shl_ln55_2_fu_241       |    0    |    17   |
|          |        shl_ln56_fu_288        |    0    |    7    |
|          |       shl_ln56_2_fu_306       |    0    |    17   |
|----------|-------------------------------|---------|---------|
|   icmp   |        icmp_ln53_fu_139       |    0    |    14   |
|----------|-------------------------------|---------|---------|
|          |       x_read_read_fu_76       |    0    |    0    |
|   read   |      enc_read_read_fu_82      |    0    |    0    |
|          |  gmem2_addr_read_read_fu_102  |    0    |    0    |
|          | gmem2_addr_1_read_read_fu_107 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|  readreq |       grp_readreq_fu_88       |    0    |    0    |
|          |       grp_readreq_fu_95       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        zext_ln49_fu_145       |    0    |    0    |
|          |        zext_ln53_fu_166       |    0    |    0    |
|          |       zext_ln56_2_fu_175      |    0    |    0    |
|          |       zext_ln53_1_fu_195      |    0    |    0    |
|          |        zext_ln55_fu_217       |    0    |    0    |
|          |       zext_ln55_1_fu_220      |    0    |    0    |
|   zext   |       zext_ln55_2_fu_237      |    0    |    0    |
|          |       zext_ln55_3_fu_248      |    0    |    0    |
|          |       zext_ln56_3_fu_259      |    0    |    0    |
|          |        zext_ln56_fu_282       |    0    |    0    |
|          |       zext_ln56_1_fu_285      |    0    |    0    |
|          |       zext_ln56_4_fu_302      |    0    |    0    |
|          |       zext_ln56_5_fu_313      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |       trunc_ln55_fu_203       |    0    |    0    |
|          |       trunc_ln56_fu_268       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|partselect|         lshr_ln_fu_207        |    0    |    0    |
|          |        lshr_ln1_fu_272        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       shl_ln55_1_fu_230       |    0    |    0    |
|bitconcatenate|    zext_ln56_3_cast_fu_252    |    0    |    0    |
|          |       shl_ln56_1_fu_295       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   196   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     enc_read_reg_330    |   32   |
|gmem2_addr_1_read_reg_375|    8   |
|   gmem2_addr_1_reg_353  |    8   |
| gmem2_addr_read_reg_359 |    8   |
|    gmem2_addr_reg_347   |    8   |
|      i_243_reg_317      |    6   |
|        i_reg_335        |    6   |
|    icmp_ln53_reg_343    |    1   |
|     lshr_ln1_reg_386    |    6   |
|     lshr_ln_reg_370     |    6   |
|    trunc_ln55_reg_364   |    3   |
|    trunc_ln56_reg_380   |    3   |
|      x_read_reg_324     |    9   |
+-------------------------+--------+
|          Total          |   104  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_119 |  p1  |   2  |  64  |   128  ||    0    ||    9    |
| grp_access_fu_119 |  p2  |   2  |   8  |   16   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   144  ||  3.176  ||    0    ||    18   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   196  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    0   |   18   |
|  Register |    -   |   104  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   104  |   214  |
+-----------+--------+--------+--------+
