#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jul 15 06:44:22 2021
# Process ID: 11400
# Current directory: C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw3_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17668 C:\Users\micha\Documents\Vivado_ws\DLIC_2020_hw3_1\DLIC_2020_hw3_1.xpr
# Log file: C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw3_1/vivado.log
# Journal file: C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw3_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw3_1/DLIC_2020_hw3_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/micha/Desktop/DLIC_2020_hw3_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] Board Part Repository Path: Directory not found as 'C:/Users/micha/Documents/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'; using path 'C:/Users/micha/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 903.484 ; gain = 280.617
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
[Thu Jul 15 06:45:05 2021] Launched synth_1...
Run output will be captured here: C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw3_1/DLIC_2020_hw3_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Thu Jul 15 06:45:46 2021] Launched impl_1...
Run output will be captured here: C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw3_1/DLIC_2020_hw3_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Jul 15 06:48:20 2021] Launched impl_1...
Run output will be captured here: C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw3_1/DLIC_2020_hw3_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.281 . Memory (MB): peak = 1863.500 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.281 . Memory (MB): peak = 1863.500 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1863.500 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1998.410 ; gain = 1057.512
close_design
reset_run synth_1
launch_runs synth_1 -jobs 12
[Thu Jul 15 06:51:52 2021] Launched synth_1...
Run output will be captured here: C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw3_1/DLIC_2020_hw3_1.runs/synth_1/runme.log
open_bd_design {C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw3_1/DLIC_2020_hw3_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Successfully read diagram <design_1> from BD file <C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw3_1/DLIC_2020_hw3_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1998.445 ; gain = 0.000
launch_runs impl_1 -jobs 12
[Thu Jul 15 06:52:33 2021] Launched impl_1...
Run output will be captured here: C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw3_1/DLIC_2020_hw3_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Jul 15 06:53:52 2021] Launched impl_1...
Run output will be captured here: C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw3_1/DLIC_2020_hw3_1.runs/impl_1/runme.log
write_bd_tcl -force C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw3_1/hw3_1.tcl
INFO: [BD 5-148] Tcl file written out <C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw3_1/hw3_1.tcl>.

file copy -force C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw3_1/DLIC_2020_hw3_1.runs/impl_1/design_1_wrapper.bit C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw3_1/hw3_1.bit
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul 15 07:15:15 2021...
