----------------------------------------------------------------------------- 
-- Altera DSP Builder Advanced Flow Tools Release Version 13.0
-- Quartus II development tool and MATLAB/Simulink Interface
-- 
-- Legal Notice: Copyright 2012 Altera Corporation.  All rights reserved.    
-- Your use of  Altera  Corporation's design tools,  logic functions and other 
-- software and tools,  and its AMPP  partner logic functions, and  any output 
-- files  any of the  foregoing  device programming or simulation files),  and 
-- any associated  documentation or information are expressly subject  to  the 
-- terms and conditions  of the Altera Program License Subscription Agreement, 
-- Altera  MegaCore  Function  License  Agreement, or other applicable license 
-- agreement,  including,  without limitation,  that your use  is for the sole 
-- purpose of  programming  logic  devices  manufactured by Altera and sold by 
-- Altera or its authorized  distributors.  Please  refer  to  the  applicable 
-- agreement for further details.
----------------------------------------------------------------------------- 

-- VHDL created from Chol_Fw_DUT_Cholesky_Fw
-- VHDL created on Thu Oct  4 06:06:36 2012


library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.NUMERIC_STD.all;
use IEEE.MATH_REAL.all;
use std.TextIO.all;
use work.hcc_package.all;
use work.math_package.all;
use work.fpc_library_package.all;
use work.dspba_library_package.all;
USE work.Chol_Fw_safe_path.all;

LIBRARY altera_mf;
USE altera_mf.altera_mf_components.all;
LIBRARY lpm;
USE lpm.lpm_components.all;

-- Text written from /data/rkay/daily_build/13.0/38.3/p4/ip/aion/src/mip_common/hw_model.cpp:1242
entity Chol_Fw_DUT_Cholesky_Fw is
    port (
        InDataV_s : in std_logic_vector(0 downto 0);
        InData_re : in std_logic_vector(31 downto 0);
        InData_im : in std_logic_vector(31 downto 0);
        InColumnIdx_s : in std_logic_vector(7 downto 0);
        InRowIdx_s : in std_logic_vector(7 downto 0);
        InUpper_s : in std_logic_vector(0 downto 0);
        go_s : in std_logic_vector(0 downto 0);
        MatSizeIn_s : in std_logic_vector(7 downto 0);
        ProcUpper_s : in std_logic_vector(0 downto 0);
        Lij_v_s : out std_logic_vector(0 downto 0);
        y_v_o_s : out std_logic_vector(0 downto 0);
        q_re : out std_logic_vector(31 downto 0);
        q_im : out std_logic_vector(31 downto 0);
        qv_s : out std_logic_vector(0 downto 0);
        q2_re : out std_logic_vector(31 downto 0);
        q2_im : out std_logic_vector(31 downto 0);
        ColumnIdx_s : out std_logic_vector(7 downto 0);
        RowIdx_s : out std_logic_vector(7 downto 0);
        FwDone_s : out std_logic_vector(0 downto 0);
        clk : in std_logic;
        areset : in std_logic
        );
end;

architecture normal of Chol_Fw_DUT_Cholesky_Fw is

    attribute altera_attribute : string;
    attribute altera_attribute of normal : architecture is "-name NOT_GATE_PUSH_BACK OFF; -name PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ON; -name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410";

    signal GND_q : std_logic_vector (0 downto 0);
    signal VCC_q : std_logic_vector (0 downto 0);
    signal Bottom_Path_RecipSqRt_reset : std_logic;
    signal Bottom_Path_RecipSqRt_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Bottom_Path_RecipSqRt_q_real : REAL;
    -- synopsys translate on
    signal Bottom_Path_latch_Lsqii_SampleDelay_q : std_logic_vector (44 downto 0);
    signal Control_InPort_Const1_q : std_logic_vector (1 downto 0);
    signal Control_InPort_Const2_q : std_logic_vector (9 downto 0);
    signal Control_InPort_FIFO_reset : std_logic;
    signal Control_InPort_FIFO_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO_q : std_logic_vector (9 downto 0);
    signal Control_InPort_FIFO_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_0_reset : std_logic;
    signal Control_InPort_FIFO1_0_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_0_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_0_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_0_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_0_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_0_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_1_reset : std_logic;
    signal Control_InPort_FIFO1_1_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_1_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_1_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_1_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_1_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_1_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_2_reset : std_logic;
    signal Control_InPort_FIFO1_2_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_2_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_2_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_2_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_2_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_2_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_3_reset : std_logic;
    signal Control_InPort_FIFO1_3_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_3_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_3_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_3_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_3_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_3_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_4_reset : std_logic;
    signal Control_InPort_FIFO1_4_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_4_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_4_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_4_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_4_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_4_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_5_reset : std_logic;
    signal Control_InPort_FIFO1_5_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_5_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_5_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_5_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_5_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_5_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_6_reset : std_logic;
    signal Control_InPort_FIFO1_6_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_6_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_6_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_6_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_6_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_6_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_7_reset : std_logic;
    signal Control_InPort_FIFO1_7_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_7_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_7_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_7_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_7_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_7_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_8_reset : std_logic;
    signal Control_InPort_FIFO1_8_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_8_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_8_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_8_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_8_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_8_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_9_reset : std_logic;
    signal Control_InPort_FIFO1_9_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_9_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_9_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_9_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_9_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_9_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_10_reset : std_logic;
    signal Control_InPort_FIFO1_10_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_10_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_10_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_10_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_10_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_10_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_11_reset : std_logic;
    signal Control_InPort_FIFO1_11_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_11_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_11_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_11_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_11_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_11_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_12_reset : std_logic;
    signal Control_InPort_FIFO1_12_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_12_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_12_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_12_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_12_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_12_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_13_reset : std_logic;
    signal Control_InPort_FIFO1_13_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_13_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_13_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_13_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_13_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_13_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_14_reset : std_logic;
    signal Control_InPort_FIFO1_14_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_14_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_14_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_14_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_14_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_14_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_15_reset : std_logic;
    signal Control_InPort_FIFO1_15_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_15_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_15_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_15_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_15_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_15_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_16_reset : std_logic;
    signal Control_InPort_FIFO1_16_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_16_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_16_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_16_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_16_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_16_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_17_reset : std_logic;
    signal Control_InPort_FIFO1_17_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_17_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_17_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_17_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_17_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_17_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_18_reset : std_logic;
    signal Control_InPort_FIFO1_18_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_18_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_18_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_18_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_18_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_18_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_19_reset : std_logic;
    signal Control_InPort_FIFO1_19_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_19_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_19_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_19_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_19_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_19_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_20_reset : std_logic;
    signal Control_InPort_FIFO1_20_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_20_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_20_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_20_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_20_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_20_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_21_reset : std_logic;
    signal Control_InPort_FIFO1_21_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_21_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_21_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_21_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_21_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_21_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_22_reset : std_logic;
    signal Control_InPort_FIFO1_22_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_22_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_22_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_22_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_22_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_22_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_23_reset : std_logic;
    signal Control_InPort_FIFO1_23_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_23_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_23_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_23_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_23_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_23_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_24_reset : std_logic;
    signal Control_InPort_FIFO1_24_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_24_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_24_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_24_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_24_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_24_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_25_reset : std_logic;
    signal Control_InPort_FIFO1_25_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_25_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_25_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_25_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_25_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_25_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_26_reset : std_logic;
    signal Control_InPort_FIFO1_26_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_26_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_26_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_26_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_26_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_26_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_27_reset : std_logic;
    signal Control_InPort_FIFO1_27_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_27_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_27_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_27_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_27_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_27_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_28_reset : std_logic;
    signal Control_InPort_FIFO1_28_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_28_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_28_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_28_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_28_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_28_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_29_reset : std_logic;
    signal Control_InPort_FIFO1_29_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_29_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_29_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_29_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_29_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_29_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_30_reset : std_logic;
    signal Control_InPort_FIFO1_30_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_30_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_30_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_30_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_30_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_30_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_31_reset : std_logic;
    signal Control_InPort_FIFO1_31_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_31_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_31_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_31_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_31_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_31_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_32_reset : std_logic;
    signal Control_InPort_FIFO1_32_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_32_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_32_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_32_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_32_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_32_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_33_reset : std_logic;
    signal Control_InPort_FIFO1_33_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_33_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_33_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_33_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_33_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_33_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_34_reset : std_logic;
    signal Control_InPort_FIFO1_34_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_34_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_34_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_34_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_34_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_34_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_35_reset : std_logic;
    signal Control_InPort_FIFO1_35_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_35_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_35_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_35_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_35_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_35_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_36_reset : std_logic;
    signal Control_InPort_FIFO1_36_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_36_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_36_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_36_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_36_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_36_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_37_reset : std_logic;
    signal Control_InPort_FIFO1_37_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_37_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_37_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_37_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_37_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_37_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_38_reset : std_logic;
    signal Control_InPort_FIFO1_38_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_38_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_38_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_38_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_38_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_38_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_39_reset : std_logic;
    signal Control_InPort_FIFO1_39_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_39_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_39_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_39_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_39_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_39_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_40_reset : std_logic;
    signal Control_InPort_FIFO1_40_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_40_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_40_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_40_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_40_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_40_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_41_reset : std_logic;
    signal Control_InPort_FIFO1_41_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_41_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_41_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_41_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_41_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_41_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_42_reset : std_logic;
    signal Control_InPort_FIFO1_42_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_42_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_42_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_42_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_42_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_42_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_43_reset : std_logic;
    signal Control_InPort_FIFO1_43_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_43_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_43_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_43_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_43_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_43_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_44_reset : std_logic;
    signal Control_InPort_FIFO1_44_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_44_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_44_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_44_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_44_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_44_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_45_reset : std_logic;
    signal Control_InPort_FIFO1_45_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_45_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_45_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_45_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_45_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_45_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_46_reset : std_logic;
    signal Control_InPort_FIFO1_46_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_46_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_46_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_46_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_46_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_46_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_47_reset : std_logic;
    signal Control_InPort_FIFO1_47_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_47_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_47_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_47_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_47_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_47_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_48_reset : std_logic;
    signal Control_InPort_FIFO1_48_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_48_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_48_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_48_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_48_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_48_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_49_reset : std_logic;
    signal Control_InPort_FIFO1_49_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_49_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_49_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_49_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_49_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_49_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_50_reset : std_logic;
    signal Control_InPort_FIFO1_50_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_50_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_50_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_50_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_50_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_50_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_51_reset : std_logic;
    signal Control_InPort_FIFO1_51_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_51_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_51_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_51_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_51_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_51_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_52_reset : std_logic;
    signal Control_InPort_FIFO1_52_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_52_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_52_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_52_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_52_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_52_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_53_reset : std_logic;
    signal Control_InPort_FIFO1_53_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_53_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_53_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_53_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_53_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_53_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_54_reset : std_logic;
    signal Control_InPort_FIFO1_54_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_54_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_54_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_54_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_54_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_54_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_55_reset : std_logic;
    signal Control_InPort_FIFO1_55_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_55_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_55_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_55_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_55_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_55_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_56_reset : std_logic;
    signal Control_InPort_FIFO1_56_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_56_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_56_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_56_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_56_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_56_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_57_reset : std_logic;
    signal Control_InPort_FIFO1_57_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_57_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_57_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_57_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_57_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_57_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_58_reset : std_logic;
    signal Control_InPort_FIFO1_58_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_58_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_58_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_58_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_58_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_58_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_59_reset : std_logic;
    signal Control_InPort_FIFO1_59_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_59_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_59_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_59_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_59_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_59_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_60_reset : std_logic;
    signal Control_InPort_FIFO1_60_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_60_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_60_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_60_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_60_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_60_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_61_reset : std_logic;
    signal Control_InPort_FIFO1_61_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_61_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_61_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_61_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_61_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_61_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_62_reset : std_logic;
    signal Control_InPort_FIFO1_62_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_62_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_62_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_62_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_62_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_62_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_63_reset : std_logic;
    signal Control_InPort_FIFO1_63_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_63_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_63_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_63_q : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_63_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_63_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO2_re_reset : std_logic;
    signal Control_InPort_FIFO2_re_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO2_re_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO2_re_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO2_re_q : std_logic_vector (31 downto 0);
    signal Control_InPort_FIFO2_re_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO2_re_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO2_im_reset : std_logic;
    signal Control_InPort_FIFO2_im_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO2_im_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO2_im_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO2_im_q : std_logic_vector (31 downto 0);
    signal Control_InPort_FIFO2_im_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO2_im_v : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_1_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_1_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_2_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_2_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_3_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_3_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_4_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_4_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_5_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_5_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_6_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_6_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_7_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_7_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_8_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_8_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_9_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_9_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_10_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_10_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_11_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_11_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_12_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_12_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_13_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_13_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_14_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_14_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_15_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_15_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_16_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_16_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_17_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_17_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_18_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_18_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_19_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_19_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_20_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_20_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_21_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_21_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_22_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_22_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_23_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_23_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_24_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_24_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_25_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_25_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_26_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_26_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_27_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_27_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_28_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_28_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_29_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_29_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_30_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_30_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_31_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_31_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_32_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_32_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_33_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_33_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_34_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_34_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_35_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_35_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_36_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_36_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_37_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_37_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_38_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_38_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_39_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_39_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_40_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_40_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_41_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_41_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_42_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_42_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_43_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_43_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_44_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_44_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_45_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_45_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_46_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_46_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_47_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_47_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_48_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_48_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_49_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_49_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_50_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_50_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_51_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_51_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_52_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_52_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_53_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_53_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_54_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_54_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_55_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_55_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_56_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_56_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_57_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_57_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_58_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_58_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_59_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_59_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_60_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_60_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_61_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_61_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_62_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_62_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_63_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_63_q : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Detect_Pulses_SRlatch1_SampleDelay1_q : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Detect_Pulses_SampleDelay_q : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForBanks_FLB_ls : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForBanks_FLB_la : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForBanks_FLB_init : std_logic_vector (3 downto 0);
    signal Control_MasterLoops_ForBanks_FLB_step : std_logic_vector (3 downto 0);
    signal Control_MasterLoops_ForBanks_FLB_limit : std_logic_vector (3 downto 0);
    signal Control_MasterLoops_ForBanks_FLB_en : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForBanks_FLB_el : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForBanks_FLB_fl : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForBanks_FLB_ll : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForBanks_FLB_bs : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForBanks_FLB_v : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForBanks_FLB_c : std_logic_vector (1 downto 0);
    signal Control_MasterLoops_ForBanks_FLB_firstpass : std_logic;
    signal Control_MasterLoops_ForBanks_FLB_firstnextpass : std_logic;
    signal Control_MasterLoops_ForBanks_FLB_nextnextpass : std_logic;
    signal Control_MasterLoops_ForBanks_FLB_nextpass : std_logic;
    signal Control_MasterLoops_ForBanks_FLB_pass : std_logic;
    signal Control_MasterLoops_ForBanks_FLB_count : std_logic_vector (3 downto 0);
    signal Control_MasterLoops_ForBanks_FLB_nextcount : std_logic_vector (3 downto 0);
    signal Control_MasterLoops_ForBanks_FLB_firstloop : std_logic;
    signal Control_MasterLoops_ForBanks_FLB_limit2 : std_logic_vector (3 downto 0);
    signal Control_MasterLoops_ForBanks_FLB_prevpass : std_logic;
    signal Control_MasterLoops_ForBanks_FLB_prevnextpass : std_logic;
    signal Control_MasterLoops_ForBanks_FLB_prevcount : std_logic_vector (3 downto 0);
    signal Control_MasterLoops_ForBanks_FLB_prevnextcount : std_logic_vector (3 downto 0);
    signal Control_MasterLoops_ForColumn_FLB_ls : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForColumn_FLB_la : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForColumn_FLB_init : std_logic_vector (9 downto 0);
    signal Control_MasterLoops_ForColumn_FLB_step : std_logic_vector (9 downto 0);
    signal Control_MasterLoops_ForColumn_FLB_limit : std_logic_vector (9 downto 0);
    signal Control_MasterLoops_ForColumn_FLB_en : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForColumn_FLB_el : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForColumn_FLB_fl : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForColumn_FLB_ll : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForColumn_FLB_bs : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForColumn_FLB_v : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForColumn_FLB_c : std_logic_vector (7 downto 0);
    signal Control_MasterLoops_ForColumn_FLB_firstpass : std_logic;
    signal Control_MasterLoops_ForColumn_FLB_firstnextpass : std_logic;
    signal Control_MasterLoops_ForColumn_FLB_nextnextpass : std_logic;
    signal Control_MasterLoops_ForColumn_FLB_nextpass : std_logic;
    signal Control_MasterLoops_ForColumn_FLB_pass : std_logic;
    signal Control_MasterLoops_ForColumn_FLB_count : std_logic_vector (9 downto 0);
    signal Control_MasterLoops_ForColumn_FLB_nextcount : std_logic_vector (9 downto 0);
    signal Control_MasterLoops_ForColumn_FLB_firstloop : std_logic;
    signal Control_MasterLoops_ForColumn_FLB_limit2 : std_logic_vector (9 downto 0);
    signal Control_MasterLoops_ForColumn_FLB_prevpass : std_logic;
    signal Control_MasterLoops_ForColumn_FLB_prevnextpass : std_logic;
    signal Control_MasterLoops_ForColumn_FLB_prevcount : std_logic_vector (9 downto 0);
    signal Control_MasterLoops_ForColumn_FLB_prevnextcount : std_logic_vector (9 downto 0);
    signal Control_MasterLoops_ForRows_FLB_ls : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForRows_FLB_la : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForRows_FLB_init : std_logic_vector (9 downto 0);
    signal Control_MasterLoops_ForRows_FLB_step : std_logic_vector (9 downto 0);
    signal Control_MasterLoops_ForRows_FLB_limit : std_logic_vector (9 downto 0);
    signal Control_MasterLoops_ForRows_FLB_en : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForRows_FLB_el : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForRows_FLB_fl : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForRows_FLB_ll : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForRows_FLB_bs : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForRows_FLB_v : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForRows_FLB_c : std_logic_vector (7 downto 0);
    signal Control_MasterLoops_ForRows_FLB_testpass : std_logic;
    signal Control_MasterLoops_ForRows_FLB_nextpass : std_logic;
    signal Control_MasterLoops_ForRows_FLB_pass : std_logic;
    signal Control_MasterLoops_ForRows_FLB_count : std_logic_vector (9 downto 0);
    signal Control_MasterLoops_ForRows_FLB_nextcount : std_logic_vector (9 downto 0);
    signal Control_MasterLoops_ForRows_FLB_firstloop : std_logic;
    signal Control_MasterLoops_ForRows_FLB_limit2 : std_logic_vector (9 downto 0);
    signal Control_MasterLoops_ForRows_FLB_prevpass : std_logic;
    signal Control_MasterLoops_ForRows_FLB_prevcount : std_logic_vector (9 downto 0);
    signal Control_MasterLoops_ForRows_FLB_prevnextcount : std_logic_vector (9 downto 0);
    signal Control_MasterLoops_latch_0L1_SampleDelay_q : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_latch_0L3_SampleDelay_q : std_logic_vector (7 downto 0);
    signal Control_PingPongAddr_Const1_q : std_logic_vector (5 downto 0);
    signal Control_WrBackPath_DelayMatchA0_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_ForRowUpdate_FLB_ls : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_ForRowUpdate_FLB_la : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_ForRowUpdate_FLB_init : std_logic_vector (9 downto 0);
    signal Control_WrBackPath_ForRowUpdate_FLB_step : std_logic_vector (9 downto 0);
    signal Control_WrBackPath_ForRowUpdate_FLB_limit : std_logic_vector (9 downto 0);
    signal Control_WrBackPath_ForRowUpdate_FLB_en : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_ForRowUpdate_FLB_el : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_ForRowUpdate_FLB_fl : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_ForRowUpdate_FLB_ll : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_ForRowUpdate_FLB_bs : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_ForRowUpdate_FLB_v : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_ForRowUpdate_FLB_c : std_logic_vector (7 downto 0);
    signal Control_WrBackPath_ForRowUpdate_FLB_testpass : std_logic;
    signal Control_WrBackPath_ForRowUpdate_FLB_nextpass : std_logic;
    signal Control_WrBackPath_ForRowUpdate_FLB_pass : std_logic;
    signal Control_WrBackPath_ForRowUpdate_FLB_count : std_logic_vector (9 downto 0);
    signal Control_WrBackPath_ForRowUpdate_FLB_nextcount : std_logic_vector (9 downto 0);
    signal Control_WrBackPath_ForRowUpdate_FLB_firstloop : std_logic;
    signal Control_WrBackPath_ForRowUpdate_FLB_limit2 : std_logic_vector (9 downto 0);
    signal Control_WrBackPath_ForRowUpdate_FLB_prevpass : std_logic;
    signal Control_WrBackPath_ForRowUpdate_FLB_prevcount : std_logic_vector (9 downto 0);
    signal Control_WrBackPath_ForRowUpdate_FLB_prevnextcount : std_logic_vector (9 downto 0);
    signal Control_WrBackPath_latch_0L_SampleDelay_q : std_logic_vector (1 downto 0);
    signal Control_WrBackPath_latch_0L1_SampleDelay_q : std_logic_vector (5 downto 0);
    signal Control_WrBackPath_latch_0L2_SampleDelay_q : std_logic_vector (1 downto 0);
    signal Top_Path_Const_0_q : std_logic_vector (31 downto 0) := "00000000000000000000000000000000";
    signal Top_Path_DualMem_0_re_reset0 : std_logic;
    signal Top_Path_DualMem_0_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_0_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_0_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_0_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_0_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_0_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_0_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_0_im_reset0 : std_logic;
    signal Top_Path_DualMem_0_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_0_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_0_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_0_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_0_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_0_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_0_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_1_re_reset0 : std_logic;
    signal Top_Path_DualMem_1_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_1_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_1_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_1_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_1_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_1_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_1_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_1_im_reset0 : std_logic;
    signal Top_Path_DualMem_1_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_1_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_1_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_1_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_1_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_1_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_1_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_2_re_reset0 : std_logic;
    signal Top_Path_DualMem_2_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_2_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_2_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_2_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_2_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_2_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_2_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_2_im_reset0 : std_logic;
    signal Top_Path_DualMem_2_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_2_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_2_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_2_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_2_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_2_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_2_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_3_re_reset0 : std_logic;
    signal Top_Path_DualMem_3_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_3_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_3_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_3_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_3_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_3_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_3_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_3_im_reset0 : std_logic;
    signal Top_Path_DualMem_3_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_3_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_3_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_3_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_3_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_3_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_3_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_4_re_reset0 : std_logic;
    signal Top_Path_DualMem_4_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_4_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_4_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_4_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_4_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_4_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_4_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_4_im_reset0 : std_logic;
    signal Top_Path_DualMem_4_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_4_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_4_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_4_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_4_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_4_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_4_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_5_re_reset0 : std_logic;
    signal Top_Path_DualMem_5_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_5_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_5_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_5_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_5_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_5_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_5_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_5_im_reset0 : std_logic;
    signal Top_Path_DualMem_5_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_5_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_5_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_5_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_5_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_5_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_5_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_6_re_reset0 : std_logic;
    signal Top_Path_DualMem_6_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_6_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_6_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_6_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_6_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_6_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_6_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_6_im_reset0 : std_logic;
    signal Top_Path_DualMem_6_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_6_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_6_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_6_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_6_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_6_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_6_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_7_re_reset0 : std_logic;
    signal Top_Path_DualMem_7_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_7_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_7_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_7_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_7_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_7_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_7_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_7_im_reset0 : std_logic;
    signal Top_Path_DualMem_7_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_7_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_7_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_7_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_7_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_7_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_7_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_8_re_reset0 : std_logic;
    signal Top_Path_DualMem_8_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_8_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_8_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_8_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_8_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_8_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_8_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_8_im_reset0 : std_logic;
    signal Top_Path_DualMem_8_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_8_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_8_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_8_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_8_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_8_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_8_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_9_re_reset0 : std_logic;
    signal Top_Path_DualMem_9_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_9_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_9_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_9_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_9_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_9_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_9_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_9_im_reset0 : std_logic;
    signal Top_Path_DualMem_9_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_9_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_9_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_9_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_9_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_9_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_9_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_10_re_reset0 : std_logic;
    signal Top_Path_DualMem_10_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_10_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_10_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_10_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_10_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_10_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_10_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_10_im_reset0 : std_logic;
    signal Top_Path_DualMem_10_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_10_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_10_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_10_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_10_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_10_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_10_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_11_re_reset0 : std_logic;
    signal Top_Path_DualMem_11_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_11_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_11_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_11_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_11_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_11_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_11_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_11_im_reset0 : std_logic;
    signal Top_Path_DualMem_11_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_11_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_11_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_11_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_11_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_11_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_11_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_12_re_reset0 : std_logic;
    signal Top_Path_DualMem_12_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_12_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_12_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_12_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_12_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_12_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_12_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_12_im_reset0 : std_logic;
    signal Top_Path_DualMem_12_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_12_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_12_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_12_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_12_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_12_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_12_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_13_re_reset0 : std_logic;
    signal Top_Path_DualMem_13_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_13_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_13_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_13_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_13_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_13_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_13_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_13_im_reset0 : std_logic;
    signal Top_Path_DualMem_13_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_13_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_13_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_13_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_13_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_13_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_13_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_14_re_reset0 : std_logic;
    signal Top_Path_DualMem_14_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_14_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_14_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_14_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_14_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_14_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_14_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_14_im_reset0 : std_logic;
    signal Top_Path_DualMem_14_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_14_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_14_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_14_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_14_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_14_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_14_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_15_re_reset0 : std_logic;
    signal Top_Path_DualMem_15_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_15_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_15_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_15_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_15_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_15_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_15_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_15_im_reset0 : std_logic;
    signal Top_Path_DualMem_15_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_15_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_15_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_15_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_15_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_15_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_15_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_16_re_reset0 : std_logic;
    signal Top_Path_DualMem_16_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_16_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_16_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_16_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_16_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_16_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_16_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_16_im_reset0 : std_logic;
    signal Top_Path_DualMem_16_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_16_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_16_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_16_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_16_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_16_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_16_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_17_re_reset0 : std_logic;
    signal Top_Path_DualMem_17_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_17_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_17_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_17_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_17_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_17_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_17_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_17_im_reset0 : std_logic;
    signal Top_Path_DualMem_17_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_17_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_17_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_17_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_17_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_17_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_17_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_18_re_reset0 : std_logic;
    signal Top_Path_DualMem_18_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_18_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_18_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_18_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_18_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_18_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_18_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_18_im_reset0 : std_logic;
    signal Top_Path_DualMem_18_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_18_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_18_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_18_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_18_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_18_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_18_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_19_re_reset0 : std_logic;
    signal Top_Path_DualMem_19_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_19_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_19_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_19_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_19_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_19_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_19_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_19_im_reset0 : std_logic;
    signal Top_Path_DualMem_19_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_19_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_19_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_19_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_19_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_19_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_19_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_20_re_reset0 : std_logic;
    signal Top_Path_DualMem_20_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_20_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_20_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_20_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_20_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_20_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_20_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_20_im_reset0 : std_logic;
    signal Top_Path_DualMem_20_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_20_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_20_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_20_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_20_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_20_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_20_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_21_re_reset0 : std_logic;
    signal Top_Path_DualMem_21_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_21_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_21_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_21_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_21_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_21_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_21_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_21_im_reset0 : std_logic;
    signal Top_Path_DualMem_21_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_21_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_21_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_21_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_21_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_21_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_21_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_22_re_reset0 : std_logic;
    signal Top_Path_DualMem_22_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_22_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_22_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_22_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_22_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_22_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_22_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_22_im_reset0 : std_logic;
    signal Top_Path_DualMem_22_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_22_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_22_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_22_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_22_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_22_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_22_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_23_re_reset0 : std_logic;
    signal Top_Path_DualMem_23_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_23_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_23_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_23_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_23_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_23_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_23_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_23_im_reset0 : std_logic;
    signal Top_Path_DualMem_23_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_23_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_23_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_23_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_23_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_23_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_23_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_24_re_reset0 : std_logic;
    signal Top_Path_DualMem_24_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_24_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_24_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_24_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_24_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_24_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_24_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_24_im_reset0 : std_logic;
    signal Top_Path_DualMem_24_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_24_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_24_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_24_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_24_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_24_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_24_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_25_re_reset0 : std_logic;
    signal Top_Path_DualMem_25_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_25_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_25_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_25_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_25_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_25_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_25_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_25_im_reset0 : std_logic;
    signal Top_Path_DualMem_25_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_25_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_25_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_25_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_25_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_25_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_25_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_26_re_reset0 : std_logic;
    signal Top_Path_DualMem_26_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_26_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_26_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_26_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_26_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_26_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_26_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_26_im_reset0 : std_logic;
    signal Top_Path_DualMem_26_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_26_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_26_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_26_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_26_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_26_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_26_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_27_re_reset0 : std_logic;
    signal Top_Path_DualMem_27_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_27_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_27_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_27_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_27_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_27_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_27_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_27_im_reset0 : std_logic;
    signal Top_Path_DualMem_27_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_27_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_27_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_27_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_27_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_27_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_27_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_28_re_reset0 : std_logic;
    signal Top_Path_DualMem_28_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_28_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_28_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_28_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_28_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_28_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_28_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_28_im_reset0 : std_logic;
    signal Top_Path_DualMem_28_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_28_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_28_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_28_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_28_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_28_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_28_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_29_re_reset0 : std_logic;
    signal Top_Path_DualMem_29_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_29_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_29_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_29_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_29_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_29_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_29_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_29_im_reset0 : std_logic;
    signal Top_Path_DualMem_29_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_29_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_29_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_29_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_29_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_29_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_29_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_30_re_reset0 : std_logic;
    signal Top_Path_DualMem_30_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_30_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_30_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_30_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_30_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_30_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_30_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_30_im_reset0 : std_logic;
    signal Top_Path_DualMem_30_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_30_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_30_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_30_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_30_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_30_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_30_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_31_re_reset0 : std_logic;
    signal Top_Path_DualMem_31_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_31_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_31_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_31_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_31_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_31_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_31_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_31_im_reset0 : std_logic;
    signal Top_Path_DualMem_31_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_31_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_31_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_31_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_31_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_31_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_31_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_32_re_reset0 : std_logic;
    signal Top_Path_DualMem_32_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_32_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_32_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_32_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_32_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_32_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_32_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_32_im_reset0 : std_logic;
    signal Top_Path_DualMem_32_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_32_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_32_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_32_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_32_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_32_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_32_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_33_re_reset0 : std_logic;
    signal Top_Path_DualMem_33_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_33_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_33_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_33_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_33_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_33_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_33_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_33_im_reset0 : std_logic;
    signal Top_Path_DualMem_33_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_33_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_33_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_33_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_33_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_33_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_33_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_34_re_reset0 : std_logic;
    signal Top_Path_DualMem_34_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_34_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_34_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_34_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_34_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_34_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_34_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_34_im_reset0 : std_logic;
    signal Top_Path_DualMem_34_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_34_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_34_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_34_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_34_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_34_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_34_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_35_re_reset0 : std_logic;
    signal Top_Path_DualMem_35_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_35_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_35_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_35_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_35_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_35_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_35_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_35_im_reset0 : std_logic;
    signal Top_Path_DualMem_35_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_35_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_35_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_35_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_35_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_35_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_35_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_36_re_reset0 : std_logic;
    signal Top_Path_DualMem_36_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_36_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_36_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_36_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_36_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_36_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_36_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_36_im_reset0 : std_logic;
    signal Top_Path_DualMem_36_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_36_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_36_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_36_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_36_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_36_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_36_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_37_re_reset0 : std_logic;
    signal Top_Path_DualMem_37_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_37_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_37_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_37_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_37_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_37_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_37_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_37_im_reset0 : std_logic;
    signal Top_Path_DualMem_37_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_37_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_37_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_37_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_37_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_37_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_37_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_38_re_reset0 : std_logic;
    signal Top_Path_DualMem_38_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_38_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_38_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_38_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_38_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_38_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_38_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_38_im_reset0 : std_logic;
    signal Top_Path_DualMem_38_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_38_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_38_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_38_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_38_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_38_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_38_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_39_re_reset0 : std_logic;
    signal Top_Path_DualMem_39_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_39_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_39_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_39_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_39_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_39_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_39_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_39_im_reset0 : std_logic;
    signal Top_Path_DualMem_39_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_39_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_39_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_39_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_39_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_39_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_39_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_40_re_reset0 : std_logic;
    signal Top_Path_DualMem_40_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_40_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_40_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_40_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_40_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_40_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_40_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_40_im_reset0 : std_logic;
    signal Top_Path_DualMem_40_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_40_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_40_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_40_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_40_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_40_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_40_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_41_re_reset0 : std_logic;
    signal Top_Path_DualMem_41_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_41_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_41_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_41_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_41_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_41_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_41_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_41_im_reset0 : std_logic;
    signal Top_Path_DualMem_41_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_41_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_41_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_41_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_41_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_41_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_41_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_42_re_reset0 : std_logic;
    signal Top_Path_DualMem_42_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_42_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_42_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_42_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_42_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_42_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_42_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_42_im_reset0 : std_logic;
    signal Top_Path_DualMem_42_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_42_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_42_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_42_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_42_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_42_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_42_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_43_re_reset0 : std_logic;
    signal Top_Path_DualMem_43_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_43_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_43_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_43_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_43_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_43_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_43_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_43_im_reset0 : std_logic;
    signal Top_Path_DualMem_43_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_43_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_43_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_43_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_43_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_43_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_43_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_44_re_reset0 : std_logic;
    signal Top_Path_DualMem_44_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_44_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_44_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_44_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_44_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_44_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_44_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_44_im_reset0 : std_logic;
    signal Top_Path_DualMem_44_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_44_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_44_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_44_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_44_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_44_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_44_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_45_re_reset0 : std_logic;
    signal Top_Path_DualMem_45_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_45_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_45_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_45_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_45_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_45_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_45_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_45_im_reset0 : std_logic;
    signal Top_Path_DualMem_45_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_45_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_45_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_45_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_45_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_45_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_45_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_46_re_reset0 : std_logic;
    signal Top_Path_DualMem_46_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_46_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_46_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_46_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_46_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_46_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_46_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_46_im_reset0 : std_logic;
    signal Top_Path_DualMem_46_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_46_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_46_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_46_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_46_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_46_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_46_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_47_re_reset0 : std_logic;
    signal Top_Path_DualMem_47_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_47_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_47_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_47_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_47_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_47_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_47_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_47_im_reset0 : std_logic;
    signal Top_Path_DualMem_47_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_47_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_47_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_47_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_47_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_47_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_47_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_48_re_reset0 : std_logic;
    signal Top_Path_DualMem_48_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_48_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_48_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_48_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_48_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_48_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_48_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_48_im_reset0 : std_logic;
    signal Top_Path_DualMem_48_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_48_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_48_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_48_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_48_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_48_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_48_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_49_re_reset0 : std_logic;
    signal Top_Path_DualMem_49_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_49_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_49_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_49_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_49_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_49_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_49_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_49_im_reset0 : std_logic;
    signal Top_Path_DualMem_49_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_49_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_49_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_49_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_49_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_49_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_49_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_50_re_reset0 : std_logic;
    signal Top_Path_DualMem_50_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_50_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_50_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_50_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_50_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_50_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_50_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_50_im_reset0 : std_logic;
    signal Top_Path_DualMem_50_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_50_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_50_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_50_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_50_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_50_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_50_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_51_re_reset0 : std_logic;
    signal Top_Path_DualMem_51_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_51_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_51_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_51_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_51_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_51_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_51_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_51_im_reset0 : std_logic;
    signal Top_Path_DualMem_51_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_51_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_51_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_51_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_51_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_51_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_51_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_52_re_reset0 : std_logic;
    signal Top_Path_DualMem_52_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_52_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_52_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_52_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_52_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_52_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_52_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_52_im_reset0 : std_logic;
    signal Top_Path_DualMem_52_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_52_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_52_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_52_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_52_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_52_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_52_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_53_re_reset0 : std_logic;
    signal Top_Path_DualMem_53_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_53_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_53_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_53_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_53_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_53_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_53_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_53_im_reset0 : std_logic;
    signal Top_Path_DualMem_53_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_53_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_53_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_53_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_53_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_53_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_53_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_54_re_reset0 : std_logic;
    signal Top_Path_DualMem_54_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_54_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_54_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_54_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_54_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_54_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_54_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_54_im_reset0 : std_logic;
    signal Top_Path_DualMem_54_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_54_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_54_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_54_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_54_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_54_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_54_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_55_re_reset0 : std_logic;
    signal Top_Path_DualMem_55_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_55_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_55_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_55_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_55_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_55_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_55_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_55_im_reset0 : std_logic;
    signal Top_Path_DualMem_55_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_55_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_55_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_55_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_55_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_55_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_55_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_56_re_reset0 : std_logic;
    signal Top_Path_DualMem_56_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_56_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_56_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_56_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_56_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_56_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_56_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_56_im_reset0 : std_logic;
    signal Top_Path_DualMem_56_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_56_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_56_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_56_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_56_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_56_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_56_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_57_re_reset0 : std_logic;
    signal Top_Path_DualMem_57_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_57_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_57_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_57_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_57_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_57_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_57_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_57_im_reset0 : std_logic;
    signal Top_Path_DualMem_57_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_57_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_57_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_57_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_57_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_57_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_57_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_58_re_reset0 : std_logic;
    signal Top_Path_DualMem_58_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_58_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_58_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_58_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_58_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_58_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_58_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_58_im_reset0 : std_logic;
    signal Top_Path_DualMem_58_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_58_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_58_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_58_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_58_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_58_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_58_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_59_re_reset0 : std_logic;
    signal Top_Path_DualMem_59_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_59_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_59_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_59_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_59_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_59_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_59_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_59_im_reset0 : std_logic;
    signal Top_Path_DualMem_59_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_59_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_59_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_59_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_59_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_59_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_59_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_60_re_reset0 : std_logic;
    signal Top_Path_DualMem_60_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_60_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_60_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_60_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_60_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_60_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_60_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_60_im_reset0 : std_logic;
    signal Top_Path_DualMem_60_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_60_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_60_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_60_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_60_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_60_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_60_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_61_re_reset0 : std_logic;
    signal Top_Path_DualMem_61_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_61_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_61_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_61_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_61_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_61_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_61_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_61_im_reset0 : std_logic;
    signal Top_Path_DualMem_61_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_61_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_61_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_61_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_61_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_61_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_61_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_62_re_reset0 : std_logic;
    signal Top_Path_DualMem_62_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_62_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_62_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_62_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_62_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_62_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_62_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_62_im_reset0 : std_logic;
    signal Top_Path_DualMem_62_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_62_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_62_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_62_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_62_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_62_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_62_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_63_re_reset0 : std_logic;
    signal Top_Path_DualMem_63_re_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_63_re_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_63_re_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_63_re_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_63_re_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_63_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_63_re_r : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_63_im_reset0 : std_logic;
    signal Top_Path_DualMem_63_im_iq : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_63_im_ia : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_63_im_ir : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_63_im_aa : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_63_im_ab : std_logic_vector (9 downto 0);
    signal Top_Path_DualMem_63_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_DualMem_63_im_r : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_0_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_0_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_0_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_0_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_1_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_1_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_1_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_1_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_2_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_2_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_2_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_2_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_3_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_3_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_3_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_3_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_4_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_4_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_4_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_4_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_5_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_5_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_5_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_5_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_6_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_6_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_6_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_6_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_7_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_7_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_7_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_7_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_8_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_8_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_8_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_8_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_9_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_9_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_9_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_9_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_10_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_10_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_10_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_10_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_11_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_11_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_11_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_11_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_12_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_12_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_12_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_12_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_13_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_13_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_13_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_13_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_14_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_14_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_14_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_14_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_15_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_15_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_15_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_15_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_16_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_16_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_16_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_16_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_17_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_17_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_17_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_17_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_18_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_18_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_18_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_18_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_19_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_19_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_19_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_19_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_20_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_20_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_20_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_20_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_21_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_21_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_21_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_21_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_22_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_22_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_22_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_22_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_23_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_23_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_23_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_23_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_24_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_24_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_24_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_24_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_25_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_25_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_25_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_25_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_26_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_26_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_26_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_26_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_27_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_27_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_27_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_27_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_28_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_28_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_28_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_28_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_29_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_29_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_29_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_29_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_30_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_30_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_30_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_30_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_31_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_31_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_31_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_31_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_32_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_32_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_32_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_32_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_33_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_33_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_33_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_33_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_34_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_34_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_34_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_34_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_35_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_35_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_35_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_35_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_36_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_36_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_36_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_36_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_37_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_37_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_37_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_37_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_38_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_38_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_38_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_38_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_39_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_39_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_39_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_39_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_40_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_40_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_40_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_40_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_41_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_41_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_41_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_41_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_42_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_42_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_42_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_42_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_43_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_43_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_43_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_43_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_44_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_44_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_44_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_44_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_45_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_45_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_45_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_45_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_46_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_46_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_46_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_46_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_47_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_47_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_47_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_47_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_48_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_48_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_48_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_48_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_49_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_49_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_49_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_49_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_50_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_50_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_50_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_50_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_51_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_51_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_51_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_51_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_52_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_52_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_52_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_52_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_53_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_53_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_53_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_53_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_54_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_54_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_54_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_54_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_55_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_55_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_55_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_55_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_56_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_56_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_56_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_56_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_57_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_57_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_57_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_57_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_58_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_58_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_58_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_58_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_59_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_59_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_59_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_59_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_60_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_60_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_60_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_60_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_61_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_61_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_61_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_61_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_62_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_62_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_62_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_62_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_63_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_EffVecLength_63_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_63_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_63_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_FP_Acc_AccFifo_re_reset : std_logic;
    signal Top_Path_FP_Acc_AccFifo_re_f : std_logic_vector (0 downto 0);
    signal Top_Path_FP_Acc_AccFifo_re_e : std_logic_vector (0 downto 0);
    signal Top_Path_FP_Acc_AccFifo_re_t : std_logic_vector (0 downto 0);
    signal Top_Path_FP_Acc_AccFifo_re_q : std_logic_vector (44 downto 0);
    signal Top_Path_FP_Acc_AccFifo_re_empty : std_logic_vector (0 downto 0);
    signal Top_Path_FP_Acc_AccFifo_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_FP_Acc_AccFifo_im_reset : std_logic;
    signal Top_Path_FP_Acc_AccFifo_im_f : std_logic_vector (0 downto 0);
    signal Top_Path_FP_Acc_AccFifo_im_e : std_logic_vector (0 downto 0);
    signal Top_Path_FP_Acc_AccFifo_im_t : std_logic_vector (0 downto 0);
    signal Top_Path_FP_Acc_AccFifo_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_FP_Acc_AccFifo_im_empty : std_logic_vector (0 downto 0);
    signal Top_Path_FP_Acc_AccFifo_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_FP_Acc_SampleDelay1_q : std_logic_vector (0 downto 0);
    signal Top_Path_Fw_Fifo_FIFO1_re_reset : std_logic;
    signal Top_Path_Fw_Fifo_FIFO1_re_f : std_logic_vector (0 downto 0);
    signal Top_Path_Fw_Fifo_FIFO1_re_e : std_logic_vector (0 downto 0);
    signal Top_Path_Fw_Fifo_FIFO1_re_t : std_logic_vector (0 downto 0);
    signal Top_Path_Fw_Fifo_FIFO1_re_q : std_logic_vector (44 downto 0);
    signal Top_Path_Fw_Fifo_FIFO1_re_empty : std_logic_vector (0 downto 0);
    signal Top_Path_Fw_Fifo_FIFO1_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_Fw_Fifo_FIFO1_im_reset : std_logic;
    signal Top_Path_Fw_Fifo_FIFO1_im_f : std_logic_vector (0 downto 0);
    signal Top_Path_Fw_Fifo_FIFO1_im_e : std_logic_vector (0 downto 0);
    signal Top_Path_Fw_Fifo_FIFO1_im_t : std_logic_vector (0 downto 0);
    signal Top_Path_Fw_Fifo_FIFO1_im_q : std_logic_vector (44 downto 0);
    signal Top_Path_Fw_Fifo_FIFO1_im_empty : std_logic_vector (0 downto 0);
    signal Top_Path_Fw_Fifo_FIFO1_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_Fw_Fifo_FIFO2_0_reset : std_logic;
    signal Top_Path_Fw_Fifo_FIFO2_0_f : std_logic_vector (0 downto 0);
    signal Top_Path_Fw_Fifo_FIFO2_0_e : std_logic_vector (0 downto 0);
    signal Top_Path_Fw_Fifo_FIFO2_0_t : std_logic_vector (0 downto 0);
    signal Top_Path_Fw_Fifo_FIFO2_0_q : std_logic_vector (0 downto 0);
    signal Top_Path_Fw_Fifo_FIFO2_0_empty : std_logic_vector (0 downto 0);
    signal Top_Path_Fw_Fifo_FIFO2_0_v : std_logic_vector (0 downto 0);
    signal Top_Path_Fw_Fifo_FIFO2_1_reset : std_logic;
    signal Top_Path_Fw_Fifo_FIFO2_1_f : std_logic_vector (0 downto 0);
    signal Top_Path_Fw_Fifo_FIFO2_1_e : std_logic_vector (0 downto 0);
    signal Top_Path_Fw_Fifo_FIFO2_1_t : std_logic_vector (0 downto 0);
    signal Top_Path_Fw_Fifo_FIFO2_1_q : std_logic_vector (0 downto 0);
    signal Top_Path_Fw_Fifo_FIFO2_1_empty : std_logic_vector (0 downto 0);
    signal Top_Path_Fw_Fifo_FIFO2_1_v : std_logic_vector (0 downto 0);
    signal Top_Path_Fw_Fifo_FIFO2_2_reset : std_logic;
    signal Top_Path_Fw_Fifo_FIFO2_2_f : std_logic_vector (0 downto 0);
    signal Top_Path_Fw_Fifo_FIFO2_2_e : std_logic_vector (0 downto 0);
    signal Top_Path_Fw_Fifo_FIFO2_2_t : std_logic_vector (0 downto 0);
    signal Top_Path_Fw_Fifo_FIFO2_2_q : std_logic_vector (0 downto 0);
    signal Top_Path_Fw_Fifo_FIFO2_2_empty : std_logic_vector (0 downto 0);
    signal Top_Path_Fw_Fifo_FIFO2_2_v : std_logic_vector (0 downto 0);
    signal Top_Path_Fw_Fifo_FIFO2_3_reset : std_logic;
    signal Top_Path_Fw_Fifo_FIFO2_3_f : std_logic_vector (0 downto 0);
    signal Top_Path_Fw_Fifo_FIFO2_3_e : std_logic_vector (0 downto 0);
    signal Top_Path_Fw_Fifo_FIFO2_3_t : std_logic_vector (0 downto 0);
    signal Top_Path_Fw_Fifo_FIFO2_3_q : std_logic_vector (0 downto 0);
    signal Top_Path_Fw_Fifo_FIFO2_3_empty : std_logic_vector (0 downto 0);
    signal Top_Path_Fw_Fifo_FIFO2_3_v : std_logic_vector (0 downto 0);
    signal Top_Path_Fw_Fifo_FIFO3_re_reset : std_logic;
    signal Top_Path_Fw_Fifo_FIFO3_re_f : std_logic_vector (0 downto 0);
    signal Top_Path_Fw_Fifo_FIFO3_re_e : std_logic_vector (0 downto 0);
    signal Top_Path_Fw_Fifo_FIFO3_re_t : std_logic_vector (0 downto 0);
    signal Top_Path_Fw_Fifo_FIFO3_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_Fw_Fifo_FIFO3_re_empty : std_logic_vector (0 downto 0);
    signal Top_Path_Fw_Fifo_FIFO3_re_v : std_logic_vector (0 downto 0);
    signal Top_Path_Fw_Fifo_FIFO3_im_reset : std_logic;
    signal Top_Path_Fw_Fifo_FIFO3_im_f : std_logic_vector (0 downto 0);
    signal Top_Path_Fw_Fifo_FIFO3_im_e : std_logic_vector (0 downto 0);
    signal Top_Path_Fw_Fifo_FIFO3_im_t : std_logic_vector (0 downto 0);
    signal Top_Path_Fw_Fifo_FIFO3_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_Fw_Fifo_FIFO3_im_empty : std_logic_vector (0 downto 0);
    signal Top_Path_Fw_Fifo_FIFO3_im_v : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_SampleDelay_0_re_0_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_0_im_0_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_1_re_1_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_1_im_1_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_2_re_2_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_2_im_2_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_3_re_3_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_3_im_3_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_4_re_4_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_4_im_4_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_5_re_5_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_5_im_5_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_6_re_6_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_6_im_6_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_7_re_7_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_7_im_7_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_8_re_8_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_8_im_8_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_9_re_9_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_9_im_9_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_10_re_10_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_10_im_10_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_11_re_11_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_11_im_11_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_12_re_12_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_12_im_12_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_13_re_13_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_13_im_13_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_14_re_14_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_14_im_14_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_15_re_15_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_15_im_15_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_16_re_16_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_16_im_16_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_17_re_17_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_17_im_17_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_18_re_18_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_18_im_18_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_19_re_19_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_19_im_19_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_20_re_20_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_20_im_20_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_21_re_21_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_21_im_21_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_22_re_22_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_22_im_22_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_23_re_23_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_23_im_23_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_24_re_24_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_24_im_24_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_25_re_25_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_25_im_25_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_26_re_26_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_26_im_26_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_27_re_27_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_27_im_27_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_28_re_28_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_28_im_28_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_29_re_29_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_29_im_29_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_30_re_30_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_30_im_30_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_31_re_31_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_31_im_31_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_32_re_32_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_32_im_32_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_33_re_33_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_33_im_33_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_34_re_34_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_34_im_34_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_35_re_35_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_35_im_35_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_36_re_36_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_36_im_36_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_37_re_37_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_37_im_37_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_38_re_38_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_38_im_38_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_39_re_39_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_39_im_39_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_40_re_40_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_40_im_40_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_41_re_41_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_41_im_41_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_42_re_42_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_42_im_42_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_43_re_43_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_43_im_43_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_44_re_44_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_44_im_44_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_45_re_45_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_45_im_45_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_46_re_46_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_46_im_46_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_47_re_47_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_47_im_47_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_48_re_48_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_48_im_48_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_49_re_49_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_49_im_49_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_50_re_50_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_50_im_50_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_51_re_51_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_51_im_51_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_52_re_52_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_52_im_52_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_53_re_53_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_53_im_53_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_54_re_54_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_54_im_54_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_55_re_55_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_55_im_55_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_56_re_56_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_56_im_56_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_57_re_57_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_57_im_57_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_58_re_58_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_58_im_58_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_59_re_59_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_59_im_59_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_60_re_60_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_60_im_60_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_61_re_61_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_61_im_61_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_62_re_62_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_62_im_62_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_63_re_63_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_SampleDelay_63_im_63_im_q : std_logic_vector (31 downto 0);
    signal Bottom_Path_L_ij_aR_x_bR_f_reset : std_logic;
    signal Bottom_Path_L_ij_aR_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Bottom_Path_L_ij_aR_x_bR_f_a_real : REAL;
    signal Bottom_Path_L_ij_aR_x_bR_f_b_real : REAL;
    signal Bottom_Path_L_ij_aR_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Bottom_Path_L_ij_aR_x_bI_f_reset : std_logic;
    signal Bottom_Path_L_ij_aR_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Bottom_Path_L_ij_aR_x_bI_f_a_real : REAL;
    signal Bottom_Path_L_ij_aR_x_bI_f_b_real : REAL;
    signal Bottom_Path_L_ij_aR_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_0_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_0_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_0_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_0_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_0_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_1_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_1_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_1_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_1_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_1_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_2_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_2_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_2_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_2_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_2_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_3_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_3_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_3_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_3_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_3_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_4_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_4_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_4_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_4_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_4_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_5_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_5_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_5_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_5_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_5_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_6_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_6_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_6_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_6_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_6_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_7_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_7_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_7_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_7_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_7_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_8_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_8_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_8_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_8_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_8_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_9_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_9_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_9_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_9_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_9_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_10_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_10_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_10_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_10_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_10_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_11_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_11_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_11_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_11_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_11_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_12_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_12_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_12_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_12_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_12_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_13_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_13_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_13_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_13_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_13_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_14_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_14_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_14_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_14_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_14_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_15_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_15_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_15_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_15_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_15_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_16_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_16_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_16_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_16_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_16_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_17_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_17_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_17_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_17_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_17_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_18_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_18_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_18_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_18_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_18_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_19_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_19_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_19_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_19_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_19_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_20_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_20_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_20_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_20_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_20_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_21_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_21_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_21_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_21_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_21_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_22_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_22_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_22_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_22_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_22_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_23_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_23_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_23_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_23_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_23_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_24_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_24_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_24_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_24_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_24_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_25_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_25_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_25_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_25_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_25_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_26_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_26_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_26_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_26_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_26_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_27_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_27_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_27_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_27_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_27_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_28_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_28_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_28_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_28_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_28_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_29_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_29_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_29_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_29_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_29_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_30_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_30_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_30_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_30_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_30_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_31_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_31_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_31_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_31_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_31_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_32_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_32_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_32_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_32_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_32_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_33_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_33_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_33_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_33_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_33_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_34_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_34_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_34_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_34_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_34_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_35_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_35_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_35_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_35_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_35_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_36_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_36_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_36_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_36_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_36_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_37_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_37_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_37_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_37_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_37_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_38_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_38_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_38_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_38_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_38_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_39_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_39_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_39_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_39_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_39_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_40_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_40_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_40_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_40_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_40_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_41_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_41_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_41_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_41_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_41_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_42_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_42_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_42_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_42_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_42_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_43_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_43_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_43_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_43_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_43_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_44_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_44_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_44_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_44_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_44_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_45_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_45_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_45_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_45_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_45_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_46_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_46_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_46_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_46_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_46_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_47_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_47_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_47_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_47_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_47_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_48_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_48_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_48_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_48_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_48_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_49_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_49_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_49_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_49_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_49_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_50_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_50_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_50_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_50_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_50_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_51_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_51_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_51_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_51_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_51_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_52_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_52_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_52_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_52_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_52_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_53_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_53_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_53_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_53_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_53_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_54_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_54_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_54_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_54_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_54_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_55_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_55_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_55_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_55_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_55_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_56_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_56_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_56_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_56_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_56_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_57_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_57_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_57_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_57_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_57_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_58_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_58_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_58_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_58_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_58_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_59_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_59_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_59_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_59_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_59_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_60_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_60_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_60_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_60_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_60_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_61_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_61_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_61_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_61_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_61_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_62_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_62_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_62_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_62_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_62_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multii_63_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multii_63_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multii_63_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multii_63_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multii_63_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_0_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_0_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_0_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_0_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_0_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_1_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_1_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_1_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_1_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_1_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_2_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_2_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_2_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_2_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_2_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_3_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_3_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_3_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_3_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_3_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_4_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_4_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_4_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_4_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_4_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_5_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_5_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_5_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_5_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_5_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_6_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_6_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_6_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_6_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_6_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_7_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_7_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_7_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_7_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_7_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_8_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_8_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_8_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_8_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_8_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_9_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_9_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_9_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_9_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_9_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_10_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_10_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_10_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_10_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_10_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_11_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_11_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_11_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_11_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_11_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_12_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_12_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_12_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_12_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_12_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_13_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_13_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_13_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_13_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_13_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_14_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_14_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_14_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_14_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_14_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_15_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_15_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_15_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_15_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_15_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_16_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_16_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_16_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_16_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_16_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_17_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_17_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_17_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_17_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_17_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_18_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_18_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_18_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_18_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_18_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_19_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_19_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_19_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_19_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_19_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_20_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_20_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_20_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_20_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_20_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_21_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_21_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_21_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_21_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_21_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_22_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_22_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_22_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_22_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_22_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_23_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_23_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_23_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_23_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_23_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_24_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_24_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_24_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_24_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_24_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_25_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_25_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_25_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_25_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_25_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_26_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_26_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_26_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_26_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_26_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_27_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_27_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_27_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_27_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_27_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_28_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_28_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_28_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_28_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_28_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_29_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_29_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_29_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_29_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_29_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_30_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_30_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_30_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_30_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_30_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_31_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_31_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_31_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_31_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_31_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_32_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_32_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_32_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_32_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_32_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_33_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_33_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_33_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_33_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_33_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_34_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_34_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_34_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_34_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_34_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_35_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_35_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_35_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_35_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_35_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_36_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_36_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_36_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_36_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_36_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_37_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_37_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_37_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_37_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_37_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_38_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_38_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_38_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_38_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_38_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_39_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_39_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_39_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_39_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_39_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_40_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_40_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_40_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_40_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_40_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_41_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_41_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_41_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_41_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_41_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_42_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_42_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_42_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_42_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_42_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_43_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_43_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_43_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_43_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_43_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_44_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_44_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_44_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_44_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_44_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_45_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_45_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_45_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_45_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_45_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_46_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_46_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_46_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_46_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_46_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_47_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_47_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_47_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_47_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_47_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_48_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_48_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_48_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_48_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_48_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_49_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_49_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_49_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_49_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_49_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_50_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_50_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_50_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_50_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_50_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_51_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_51_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_51_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_51_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_51_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_52_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_52_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_52_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_52_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_52_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_53_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_53_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_53_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_53_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_53_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_54_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_54_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_54_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_54_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_54_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_55_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_55_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_55_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_55_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_55_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_56_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_56_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_56_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_56_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_56_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_57_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_57_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_57_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_57_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_57_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_58_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_58_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_58_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_58_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_58_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_59_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_59_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_59_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_59_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_59_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_60_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_60_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_60_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_60_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_60_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_61_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_61_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_61_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_61_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_61_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_62_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_62_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_62_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_62_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_62_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multir_63_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multir_63_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multir_63_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multir_63_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multir_63_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_0_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_0_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_0_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_0_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_0_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_1_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_1_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_1_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_1_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_1_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_2_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_2_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_2_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_2_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_2_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_3_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_3_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_3_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_3_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_3_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_4_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_4_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_4_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_4_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_4_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_5_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_5_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_5_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_5_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_5_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_6_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_6_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_6_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_6_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_6_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_7_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_7_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_7_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_7_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_7_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_8_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_8_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_8_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_8_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_8_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_9_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_9_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_9_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_9_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_9_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_10_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_10_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_10_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_10_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_10_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_11_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_11_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_11_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_11_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_11_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_12_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_12_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_12_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_12_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_12_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_13_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_13_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_13_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_13_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_13_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_14_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_14_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_14_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_14_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_14_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_15_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_15_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_15_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_15_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_15_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_16_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_16_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_16_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_16_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_16_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_17_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_17_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_17_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_17_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_17_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_18_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_18_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_18_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_18_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_18_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_19_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_19_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_19_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_19_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_19_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_20_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_20_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_20_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_20_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_20_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_21_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_21_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_21_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_21_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_21_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_22_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_22_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_22_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_22_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_22_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_23_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_23_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_23_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_23_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_23_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_24_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_24_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_24_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_24_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_24_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_25_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_25_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_25_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_25_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_25_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_26_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_26_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_26_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_26_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_26_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_27_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_27_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_27_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_27_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_27_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_28_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_28_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_28_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_28_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_28_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_29_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_29_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_29_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_29_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_29_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_30_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_30_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_30_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_30_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_30_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_31_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_31_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_31_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_31_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_31_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_32_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_32_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_32_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_32_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_32_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_33_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_33_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_33_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_33_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_33_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_34_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_34_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_34_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_34_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_34_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_35_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_35_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_35_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_35_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_35_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_36_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_36_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_36_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_36_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_36_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_37_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_37_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_37_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_37_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_37_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_38_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_38_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_38_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_38_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_38_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_39_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_39_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_39_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_39_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_39_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_40_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_40_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_40_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_40_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_40_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_41_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_41_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_41_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_41_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_41_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_42_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_42_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_42_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_42_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_42_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_43_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_43_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_43_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_43_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_43_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_44_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_44_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_44_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_44_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_44_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_45_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_45_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_45_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_45_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_45_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_46_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_46_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_46_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_46_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_46_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_47_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_47_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_47_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_47_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_47_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_48_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_48_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_48_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_48_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_48_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_49_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_49_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_49_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_49_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_49_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_50_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_50_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_50_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_50_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_50_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_51_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_51_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_51_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_51_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_51_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_52_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_52_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_52_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_52_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_52_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_53_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_53_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_53_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_53_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_53_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_54_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_54_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_54_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_54_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_54_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_55_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_55_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_55_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_55_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_55_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_56_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_56_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_56_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_56_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_56_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_57_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_57_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_57_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_57_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_57_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_58_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_58_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_58_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_58_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_58_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_59_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_59_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_59_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_59_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_59_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_60_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_60_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_60_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_60_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_60_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_61_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_61_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_61_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_61_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_61_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_62_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_62_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_62_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_62_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_62_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multri_63_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multri_63_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multri_63_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multri_63_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multri_63_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_0_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_0_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_0_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_0_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_0_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_1_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_1_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_1_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_1_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_1_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_2_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_2_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_2_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_2_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_2_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_3_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_3_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_3_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_3_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_3_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_4_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_4_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_4_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_4_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_4_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_5_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_5_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_5_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_5_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_5_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_6_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_6_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_6_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_6_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_6_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_7_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_7_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_7_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_7_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_7_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_8_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_8_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_8_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_8_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_8_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_9_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_9_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_9_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_9_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_9_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_10_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_10_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_10_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_10_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_10_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_11_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_11_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_11_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_11_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_11_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_12_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_12_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_12_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_12_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_12_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_13_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_13_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_13_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_13_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_13_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_14_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_14_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_14_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_14_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_14_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_15_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_15_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_15_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_15_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_15_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_16_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_16_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_16_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_16_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_16_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_17_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_17_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_17_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_17_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_17_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_18_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_18_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_18_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_18_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_18_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_19_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_19_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_19_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_19_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_19_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_20_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_20_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_20_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_20_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_20_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_21_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_21_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_21_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_21_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_21_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_22_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_22_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_22_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_22_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_22_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_23_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_23_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_23_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_23_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_23_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_24_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_24_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_24_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_24_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_24_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_25_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_25_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_25_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_25_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_25_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_26_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_26_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_26_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_26_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_26_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_27_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_27_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_27_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_27_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_27_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_28_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_28_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_28_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_28_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_28_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_29_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_29_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_29_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_29_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_29_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_30_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_30_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_30_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_30_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_30_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_31_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_31_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_31_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_31_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_31_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_32_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_32_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_32_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_32_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_32_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_33_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_33_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_33_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_33_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_33_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_34_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_34_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_34_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_34_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_34_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_35_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_35_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_35_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_35_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_35_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_36_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_36_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_36_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_36_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_36_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_37_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_37_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_37_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_37_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_37_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_38_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_38_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_38_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_38_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_38_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_39_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_39_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_39_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_39_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_39_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_40_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_40_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_40_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_40_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_40_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_41_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_41_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_41_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_41_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_41_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_42_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_42_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_42_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_42_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_42_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_43_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_43_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_43_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_43_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_43_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_44_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_44_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_44_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_44_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_44_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_45_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_45_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_45_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_45_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_45_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_46_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_46_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_46_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_46_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_46_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_47_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_47_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_47_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_47_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_47_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_48_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_48_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_48_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_48_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_48_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_49_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_49_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_49_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_49_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_49_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_50_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_50_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_50_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_50_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_50_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_51_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_51_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_51_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_51_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_51_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_52_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_52_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_52_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_52_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_52_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_53_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_53_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_53_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_53_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_53_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_54_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_54_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_54_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_54_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_54_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_55_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_55_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_55_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_55_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_55_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_56_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_56_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_56_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_56_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_56_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_57_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_57_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_57_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_57_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_57_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_58_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_58_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_58_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_58_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_58_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_59_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_59_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_59_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_59_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_59_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_60_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_60_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_60_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_60_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_60_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_61_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_61_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_61_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_61_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_61_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_62_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_62_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_62_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_62_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_62_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Multrr_63_f_reset : std_logic;
    signal Top_Path_ConjMult1_Multrr_63_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Multrr_63_f_a_real : REAL;
    signal Top_Path_ConjMult1_Multrr_63_f_b_real : REAL;
    signal Top_Path_ConjMult1_Multrr_63_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_FP_Acc_Acc_R_add_f_reset : std_logic;
    signal Top_Path_FP_Acc_Acc_R_add_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_FP_Acc_Acc_R_add_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_FP_Acc_Acc_R_add_f_a_real : REAL;
    signal Top_Path_FP_Acc_Acc_R_add_f_b_real : REAL;
    signal Top_Path_FP_Acc_Acc_R_add_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_FP_Acc_Acc_R_add_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_FP_Acc_Acc_R_add_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_FP_Acc_Acc_I_add_f_reset : std_logic;
    signal Top_Path_FP_Acc_Acc_I_add_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_FP_Acc_Acc_I_add_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_FP_Acc_Acc_I_add_f_a_real : REAL;
    signal Top_Path_FP_Acc_Acc_I_add_f_b_real : REAL;
    signal Top_Path_FP_Acc_Acc_I_add_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_FP_Acc_Acc_I_add_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_FP_Acc_Acc_I_add_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_L_top_R_sub_f_reset : std_logic;
    signal Top_Path_L_top_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_L_top_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_L_top_R_sub_f_a_real : REAL;
    signal Top_Path_L_top_R_sub_f_b_real : REAL;
    signal Top_Path_L_top_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_L_top_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_L_top_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_L_top_I_sub_f_reset : std_logic;
    signal Top_Path_L_top_I_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_L_top_I_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_L_top_I_sub_f_a_real : REAL;
    signal Top_Path_L_top_I_sub_f_b_real : REAL;
    signal Top_Path_L_top_I_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_L_top_I_sub_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_L_top_I_sub_f_n : std_logic_vector (0 downto 0);
    signal Bottom_Path_RecipSqRt_0_cast_reset : std_logic;
    signal Bottom_Path_RecipSqRt_0_cast_a : std_logic_vector (44 downto 0);
    signal Bottom_Path_RecipSqRt_0_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Bottom_Path_RecipSqRt_0_cast_q_real : REAL;
    -- synopsys translate on
    signal ChannelOut_3_cast_reset : std_logic;
    signal ChannelOut_3_cast_a : std_logic_vector (44 downto 0);
    signal ChannelOut_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal ChannelOut_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ChannelOut_4_cast_reset : std_logic;
    signal ChannelOut_4_cast_a : std_logic_vector (44 downto 0);
    signal ChannelOut_4_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal ChannelOut_4_cast_q_real : REAL;
    -- synopsys translate on
    signal Control_Input_WrBk_Mux_Mux3_re_2_cast_reset : std_logic;
    signal Control_Input_WrBk_Mux_Mux3_re_2_cast_a : std_logic_vector (31 downto 0);
    signal Control_Input_WrBk_Mux_Mux3_re_2_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Control_Input_WrBk_Mux_Mux3_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Control_Input_WrBk_Mux_Mux3_im_2_cast_reset : std_logic;
    signal Control_Input_WrBk_Mux_Mux3_im_2_cast_a : std_logic_vector (31 downto 0);
    signal Control_Input_WrBk_Mux_Mux3_im_2_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Control_Input_WrBk_Mux_Mux3_im_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_DualMem_0_re_3_cast_reset : std_logic;
    signal Top_Path_DualMem_0_re_3_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_DualMem_0_re_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_DualMem_0_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_DualMem_0_im_3_cast_reset : std_logic;
    signal Top_Path_DualMem_0_im_3_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_DualMem_0_im_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_DualMem_0_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_0_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_0_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_0_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_0_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_1_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_1_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_1_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_1_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_2_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_2_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_2_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_2_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_3_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_3_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_3_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_3_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_4_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_4_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_4_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_4_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_5_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_5_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_5_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_5_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_6_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_6_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_6_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_6_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_7_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_7_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_7_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_7_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_8_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_8_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_8_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_8_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_9_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_9_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_9_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_9_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_10_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_10_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_10_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_10_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_11_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_11_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_11_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_11_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_12_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_12_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_12_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_12_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_13_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_13_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_13_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_13_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_14_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_14_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_14_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_14_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_15_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_15_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_15_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_15_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_16_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_16_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_16_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_16_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_17_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_17_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_17_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_17_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_18_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_18_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_18_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_18_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_19_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_19_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_19_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_19_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_20_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_20_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_20_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_20_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_21_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_21_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_21_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_21_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_22_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_22_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_22_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_22_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_23_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_23_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_23_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_23_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_24_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_24_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_24_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_24_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_25_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_25_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_25_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_25_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_26_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_26_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_26_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_26_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_27_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_27_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_27_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_27_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_28_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_28_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_28_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_28_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_29_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_29_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_29_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_29_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_30_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_30_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_30_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_30_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_31_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_31_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_31_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_31_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_32_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_32_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_32_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_32_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_33_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_33_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_33_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_33_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_34_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_34_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_34_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_34_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_35_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_35_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_35_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_35_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_36_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_36_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_36_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_36_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_37_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_37_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_37_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_37_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_38_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_38_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_38_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_38_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_39_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_39_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_39_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_39_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_40_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_40_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_40_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_40_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_41_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_41_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_41_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_41_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_42_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_42_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_42_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_42_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_43_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_43_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_43_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_43_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_44_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_44_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_44_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_44_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_45_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_45_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_45_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_45_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_46_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_46_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_46_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_46_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_47_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_47_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_47_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_47_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_48_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_48_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_48_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_48_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_49_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_49_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_49_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_49_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_50_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_50_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_50_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_50_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_51_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_51_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_51_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_51_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_52_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_52_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_52_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_52_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_53_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_53_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_53_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_53_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_54_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_54_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_54_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_54_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_55_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_55_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_55_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_55_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_56_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_56_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_56_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_56_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_57_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_57_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_57_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_57_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_58_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_58_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_58_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_58_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_59_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_59_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_59_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_59_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_60_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_60_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_60_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_60_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_61_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_61_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_61_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_61_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_62_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_62_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_62_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_62_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_EffVecLength_63_re_2_cast_reset : std_logic;
    signal Top_Path_EffVecLength_63_re_2_cast_a : std_logic_vector (44 downto 0);
    signal Top_Path_EffVecLength_63_re_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal Top_Path_EffVecLength_63_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_1_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_1_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_1_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_1_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_2_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_2_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_2_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_3_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_3_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_4_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_4_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_4_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_4_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_5_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_5_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_5_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_5_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_6_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_6_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_6_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_6_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_7_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_7_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_7_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_7_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_8_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_8_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_8_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_8_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_9_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_9_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_9_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_9_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_10_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_10_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_10_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_10_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_11_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_11_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_11_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_11_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_12_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_12_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_12_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_12_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_13_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_13_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_13_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_13_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_14_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_14_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_14_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_14_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_15_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_15_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_15_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_15_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_16_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_16_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_16_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_16_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_17_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_17_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_17_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_17_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_18_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_18_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_18_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_18_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_19_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_19_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_19_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_19_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_20_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_20_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_20_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_20_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_21_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_21_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_21_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_21_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_22_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_22_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_22_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_22_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_23_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_23_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_23_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_23_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_24_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_24_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_24_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_24_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_25_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_25_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_25_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_25_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_26_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_26_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_26_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_26_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_27_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_27_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_27_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_27_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_28_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_28_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_28_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_28_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_29_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_29_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_29_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_29_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_30_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_30_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_30_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_30_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_31_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_31_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_31_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_31_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_32_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_32_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_32_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_32_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_33_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_33_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_33_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_33_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_34_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_34_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_34_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_34_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_35_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_35_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_35_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_35_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_36_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_36_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_36_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_36_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_37_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_37_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_37_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_37_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_38_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_38_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_38_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_38_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_39_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_39_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_39_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_39_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_40_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_40_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_40_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_40_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_41_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_41_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_41_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_41_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_42_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_42_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_42_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_42_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_43_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_43_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_43_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_43_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_44_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_44_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_44_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_44_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_45_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_45_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_45_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_45_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_46_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_46_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_46_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_46_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_47_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_47_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_47_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_47_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_48_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_48_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_48_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_48_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_49_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_49_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_49_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_49_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_50_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_50_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_50_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_50_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_51_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_51_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_51_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_51_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_52_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_52_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_52_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_52_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_53_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_53_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_53_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_53_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_54_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_54_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_54_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_54_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_55_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_55_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_55_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_55_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_56_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_56_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_56_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_56_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_57_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_57_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_57_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_57_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_58_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_58_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_58_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_58_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_59_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_59_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_59_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_59_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_60_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_60_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_60_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_60_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_61_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_61_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_61_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_61_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_62_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_62_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_62_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_62_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_63_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_63_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_63_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_63_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_64_cast_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_64_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_VectorDotP_0_re_64_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_64_cast_q_real : REAL;
    -- synopsys translate on
    signal Bottom_Path_L_ij_aR_x_bR_f_0_cast_reset : std_logic;
    signal Bottom_Path_L_ij_aR_x_bR_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Bottom_Path_L_ij_aR_x_bR_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Bottom_Path_L_ij_aR_x_bR_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Bottom_Path_L_ij_aR_x_bR_f_1_cast_reset : std_logic;
    signal Bottom_Path_L_ij_aR_x_bR_f_1_cast_a : std_logic_vector (44 downto 0);
    signal Bottom_Path_L_ij_aR_x_bR_f_1_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Bottom_Path_L_ij_aR_x_bR_f_1_cast_q_real : REAL;
    -- synopsys translate on
    signal Bottom_Path_L_ij_aI_x_bI_f_1_cast_reset : std_logic;
    signal Bottom_Path_L_ij_aI_x_bI_f_1_cast_a : std_logic_vector (44 downto 0);
    signal Bottom_Path_L_ij_aI_x_bI_f_1_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Bottom_Path_L_ij_aI_x_bI_f_1_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_L_top_R_sub_f_0_cast_reset : std_logic;
    signal Top_Path_L_top_R_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_L_top_R_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_L_top_R_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_L_top_I_sub_f_0_cast_reset : std_logic;
    signal Top_Path_L_top_I_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Top_Path_L_top_I_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_L_top_I_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_0_0_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_0_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_0_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_0_0_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_0_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_0_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_0_0_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_0_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_1_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_1_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_1_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_0_1_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_1_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_1_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_0_1_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_1_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_2_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_2_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_2_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_0_2_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_2_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_2_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_0_2_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_2_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_3_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_3_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_3_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_0_3_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_3_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_3_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_0_3_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_3_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_4_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_4_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_4_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_0_4_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_4_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_4_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_0_4_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_4_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_5_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_5_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_5_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_0_5_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_5_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_5_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_0_5_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_5_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_6_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_6_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_6_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_0_6_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_6_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_6_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_0_6_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_6_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_7_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_7_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_7_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_0_7_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_7_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_7_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_0_7_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_7_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_8_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_8_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_8_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_0_8_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_8_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_8_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_0_8_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_8_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_9_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_9_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_9_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_0_9_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_9_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_9_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_0_9_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_9_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_10_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_10_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_10_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_0_10_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_10_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_10_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_0_10_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_10_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_11_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_11_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_11_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_0_11_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_11_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_11_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_0_11_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_11_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_12_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_12_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_12_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_0_12_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_12_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_12_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_0_12_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_12_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_13_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_13_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_13_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_0_13_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_13_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_13_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_0_13_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_13_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_14_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_14_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_14_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_0_14_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_14_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_14_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_0_14_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_14_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_15_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_15_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_15_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_0_15_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_15_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_15_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_0_15_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_15_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_16_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_16_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_16_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_0_16_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_16_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_16_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_0_16_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_16_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_17_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_17_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_17_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_0_17_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_17_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_17_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_0_17_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_17_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_18_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_18_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_18_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_0_18_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_18_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_18_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_0_18_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_18_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_19_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_19_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_19_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_0_19_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_19_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_19_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_0_19_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_19_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_20_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_20_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_20_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_0_20_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_20_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_20_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_0_20_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_20_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_21_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_21_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_21_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_0_21_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_21_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_21_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_0_21_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_21_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_22_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_22_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_22_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_0_22_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_22_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_22_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_0_22_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_22_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_23_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_23_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_23_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_0_23_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_23_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_23_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_0_23_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_23_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_24_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_24_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_24_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_0_24_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_24_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_24_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_0_24_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_24_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_25_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_25_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_25_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_0_25_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_25_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_25_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_0_25_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_25_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_26_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_26_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_26_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_0_26_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_26_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_26_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_0_26_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_26_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_27_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_27_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_27_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_0_27_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_27_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_27_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_0_27_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_27_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_28_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_28_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_28_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_0_28_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_28_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_28_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_0_28_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_28_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_29_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_29_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_29_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_0_29_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_29_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_29_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_0_29_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_29_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_30_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_30_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_30_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_0_30_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_30_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_30_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_0_30_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_30_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_31_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_31_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_31_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_0_31_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_31_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_0_31_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_0_31_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_0_31_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_1_0_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_1_0_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_1_0_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_1_0_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_1_0_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_1_0_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_1_0_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_1_0_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_1_1_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_1_1_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_1_1_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_1_1_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_1_1_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_1_1_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_1_1_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_1_1_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_1_2_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_1_2_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_1_2_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_1_2_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_1_2_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_1_2_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_1_2_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_1_2_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_1_3_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_1_3_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_1_3_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_1_3_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_1_3_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_1_3_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_1_3_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_1_3_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_1_4_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_1_4_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_1_4_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_1_4_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_1_4_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_1_4_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_1_4_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_1_4_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_1_5_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_1_5_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_1_5_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_1_5_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_1_5_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_1_5_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_1_5_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_1_5_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_1_6_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_1_6_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_1_6_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_1_6_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_1_6_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_1_6_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_1_6_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_1_6_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_1_7_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_1_7_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_1_7_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_1_7_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_1_7_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_1_7_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_1_7_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_1_7_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_1_8_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_1_8_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_1_8_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_1_8_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_1_8_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_1_8_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_1_8_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_1_8_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_1_9_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_1_9_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_1_9_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_1_9_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_1_9_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_1_9_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_1_9_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_1_9_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_1_10_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_1_10_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_1_10_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_1_10_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_1_10_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_1_10_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_1_10_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_1_10_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_1_11_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_1_11_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_1_11_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_1_11_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_1_11_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_1_11_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_1_11_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_1_11_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_1_12_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_1_12_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_1_12_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_1_12_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_1_12_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_1_12_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_1_12_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_1_12_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_1_13_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_1_13_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_1_13_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_1_13_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_1_13_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_1_13_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_1_13_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_1_13_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_1_14_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_1_14_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_1_14_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_1_14_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_1_14_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_1_14_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_1_14_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_1_14_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_1_15_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_1_15_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_1_15_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_1_15_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_1_15_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_1_15_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_1_15_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_1_15_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_2_0_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_2_0_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_2_0_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_2_0_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_2_0_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_2_0_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_2_0_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_2_0_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_2_1_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_2_1_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_2_1_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_2_1_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_2_1_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_2_1_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_2_1_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_2_1_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_2_2_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_2_2_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_2_2_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_2_2_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_2_2_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_2_2_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_2_2_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_2_2_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_2_3_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_2_3_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_2_3_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_2_3_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_2_3_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_2_3_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_2_3_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_2_3_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_2_4_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_2_4_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_2_4_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_2_4_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_2_4_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_2_4_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_2_4_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_2_4_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_2_5_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_2_5_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_2_5_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_2_5_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_2_5_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_2_5_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_2_5_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_2_5_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_2_6_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_2_6_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_2_6_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_2_6_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_2_6_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_2_6_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_2_6_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_2_6_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_2_7_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_2_7_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_2_7_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_2_7_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_2_7_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_2_7_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_2_7_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_2_7_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_3_0_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_3_0_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_3_0_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_3_0_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_3_0_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_3_0_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_3_0_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_3_0_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_3_1_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_3_1_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_3_1_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_3_1_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_3_1_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_3_1_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_3_1_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_3_1_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_3_2_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_3_2_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_3_2_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_3_2_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_3_2_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_3_2_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_3_2_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_3_2_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_3_3_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_3_3_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_3_3_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_3_3_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_3_3_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_3_3_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_3_3_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_3_3_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_4_0_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_4_0_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_4_0_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_4_0_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_4_0_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_4_0_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_4_0_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_4_0_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_4_1_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_4_1_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_4_1_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_4_1_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_4_1_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_4_1_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_4_1_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_4_1_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_5_0_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_5_0_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_5_0_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_5_0_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_5_0_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_re_0_re_add_5_0_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_5_0_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_re_0_re_add_5_0_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_0_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_0_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_0_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_0_0_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_0_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_0_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_0_0_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_0_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_1_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_1_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_1_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_0_1_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_1_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_1_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_0_1_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_1_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_2_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_2_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_2_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_0_2_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_2_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_2_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_0_2_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_2_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_3_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_3_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_3_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_0_3_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_3_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_3_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_0_3_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_3_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_4_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_4_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_4_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_0_4_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_4_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_4_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_0_4_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_4_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_5_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_5_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_5_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_0_5_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_5_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_5_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_0_5_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_5_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_6_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_6_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_6_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_0_6_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_6_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_6_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_0_6_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_6_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_7_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_7_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_7_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_0_7_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_7_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_7_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_0_7_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_7_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_8_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_8_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_8_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_0_8_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_8_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_8_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_0_8_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_8_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_9_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_9_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_9_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_0_9_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_9_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_9_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_0_9_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_9_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_10_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_10_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_10_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_0_10_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_10_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_10_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_0_10_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_10_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_11_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_11_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_11_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_0_11_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_11_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_11_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_0_11_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_11_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_12_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_12_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_12_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_0_12_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_12_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_12_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_0_12_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_12_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_13_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_13_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_13_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_0_13_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_13_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_13_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_0_13_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_13_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_14_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_14_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_14_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_0_14_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_14_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_14_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_0_14_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_14_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_15_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_15_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_15_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_0_15_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_15_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_15_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_0_15_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_15_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_16_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_16_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_16_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_0_16_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_16_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_16_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_0_16_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_16_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_17_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_17_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_17_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_0_17_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_17_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_17_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_0_17_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_17_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_18_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_18_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_18_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_0_18_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_18_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_18_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_0_18_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_18_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_19_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_19_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_19_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_0_19_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_19_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_19_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_0_19_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_19_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_20_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_20_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_20_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_0_20_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_20_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_20_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_0_20_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_20_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_21_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_21_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_21_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_0_21_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_21_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_21_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_0_21_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_21_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_22_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_22_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_22_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_0_22_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_22_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_22_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_0_22_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_22_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_23_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_23_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_23_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_0_23_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_23_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_23_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_0_23_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_23_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_24_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_24_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_24_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_0_24_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_24_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_24_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_0_24_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_24_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_25_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_25_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_25_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_0_25_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_25_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_25_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_0_25_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_25_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_26_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_26_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_26_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_0_26_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_26_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_26_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_0_26_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_26_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_27_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_27_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_27_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_0_27_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_27_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_27_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_0_27_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_27_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_28_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_28_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_28_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_0_28_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_28_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_28_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_0_28_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_28_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_29_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_29_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_29_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_0_29_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_29_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_29_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_0_29_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_29_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_30_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_30_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_30_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_0_30_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_30_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_30_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_0_30_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_30_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_31_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_31_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_31_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_0_31_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_31_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_0_31_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_0_31_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_0_31_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_1_0_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_1_0_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_1_0_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_1_0_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_1_0_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_1_0_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_1_0_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_1_0_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_1_1_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_1_1_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_1_1_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_1_1_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_1_1_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_1_1_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_1_1_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_1_1_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_1_2_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_1_2_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_1_2_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_1_2_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_1_2_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_1_2_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_1_2_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_1_2_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_1_3_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_1_3_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_1_3_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_1_3_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_1_3_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_1_3_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_1_3_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_1_3_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_1_4_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_1_4_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_1_4_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_1_4_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_1_4_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_1_4_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_1_4_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_1_4_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_1_5_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_1_5_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_1_5_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_1_5_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_1_5_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_1_5_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_1_5_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_1_5_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_1_6_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_1_6_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_1_6_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_1_6_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_1_6_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_1_6_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_1_6_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_1_6_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_1_7_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_1_7_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_1_7_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_1_7_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_1_7_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_1_7_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_1_7_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_1_7_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_1_8_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_1_8_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_1_8_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_1_8_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_1_8_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_1_8_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_1_8_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_1_8_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_1_9_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_1_9_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_1_9_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_1_9_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_1_9_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_1_9_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_1_9_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_1_9_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_1_10_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_1_10_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_1_10_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_1_10_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_1_10_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_1_10_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_1_10_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_1_10_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_1_11_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_1_11_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_1_11_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_1_11_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_1_11_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_1_11_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_1_11_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_1_11_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_1_12_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_1_12_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_1_12_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_1_12_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_1_12_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_1_12_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_1_12_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_1_12_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_1_13_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_1_13_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_1_13_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_1_13_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_1_13_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_1_13_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_1_13_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_1_13_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_1_14_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_1_14_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_1_14_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_1_14_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_1_14_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_1_14_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_1_14_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_1_14_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_1_15_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_1_15_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_1_15_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_1_15_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_1_15_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_1_15_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_1_15_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_1_15_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_2_0_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_2_0_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_2_0_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_2_0_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_2_0_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_2_0_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_2_0_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_2_0_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_2_1_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_2_1_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_2_1_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_2_1_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_2_1_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_2_1_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_2_1_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_2_1_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_2_2_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_2_2_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_2_2_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_2_2_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_2_2_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_2_2_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_2_2_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_2_2_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_2_3_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_2_3_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_2_3_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_2_3_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_2_3_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_2_3_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_2_3_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_2_3_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_2_4_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_2_4_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_2_4_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_2_4_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_2_4_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_2_4_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_2_4_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_2_4_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_2_5_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_2_5_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_2_5_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_2_5_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_2_5_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_2_5_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_2_5_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_2_5_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_2_6_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_2_6_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_2_6_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_2_6_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_2_6_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_2_6_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_2_6_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_2_6_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_2_7_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_2_7_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_2_7_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_2_7_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_2_7_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_2_7_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_2_7_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_2_7_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_3_0_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_3_0_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_3_0_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_3_0_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_3_0_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_3_0_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_3_0_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_3_0_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_3_1_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_3_1_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_3_1_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_3_1_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_3_1_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_3_1_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_3_1_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_3_1_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_3_2_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_3_2_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_3_2_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_3_2_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_3_2_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_3_2_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_3_2_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_3_2_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_3_3_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_3_3_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_3_3_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_3_3_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_3_3_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_3_3_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_3_3_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_3_3_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_4_0_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_4_0_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_4_0_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_4_0_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_4_0_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_4_0_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_4_0_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_4_0_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_4_1_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_4_1_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_4_1_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_4_1_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_4_1_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_4_1_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_4_1_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_4_1_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_5_0_f_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_5_0_f_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_5_0_f_a_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_5_0_f_b_real : REAL;
    signal Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_5_0_f_p : std_logic_vector (0 downto 0);
    signal Top_Path_VectorDotP_0_im_0_im_add_5_0_f_n : std_logic_vector (0 downto 0);
    signal Top_Path_EffVecLength_0_im_4_cast_q_const_q : std_logic_vector (44 downto 0) := '0' & '0' & '0' & "00000100000000000000000000000" & "000" & "0000000000";
    signal Control_DerivedSignals_RowVecElmSel1_lutmem_reset0 : std_logic;
    signal Control_DerivedSignals_RowVecElmSel1_lutmem_iq : std_logic_vector (5 downto 0);
    signal Control_DerivedSignals_RowVecElmSel1_lutmem_ia : std_logic_vector (5 downto 0);
    signal Control_DerivedSignals_RowVecElmSel1_lutmem_ir : std_logic_vector (5 downto 0);
    signal Control_DerivedSignals_RowVecElmSel1_lutmem_aa : std_logic_vector (7 downto 0);
    signal Control_DerivedSignals_RowVecElmSel1_lutmem_ab : std_logic_vector (7 downto 0);
    signal Control_DerivedSignals_RowVecElmSel1_lutmem_q : std_logic_vector (5 downto 0);
    signal Control_InPort_ColIdx2Bank_lutmem_reset0 : std_logic;
    signal Control_InPort_ColIdx2Bank_lutmem_iq : std_logic_vector (1 downto 0);
    signal Control_InPort_ColIdx2Bank_lutmem_ia : std_logic_vector (1 downto 0);
    signal Control_InPort_ColIdx2Bank_lutmem_ir : std_logic_vector (1 downto 0);
    signal Control_InPort_ColIdx2Bank_lutmem_aa : std_logic_vector (7 downto 0);
    signal Control_InPort_ColIdx2Bank_lutmem_ab : std_logic_vector (7 downto 0);
    signal Control_InPort_ColIdx2Bank_lutmem_q : std_logic_vector (1 downto 0);
    signal Control_InPort_Add_add_Control_InPort_Mux_merged_a : std_logic_vector(11 downto 0);
    signal Control_InPort_Add_add_Control_InPort_Mux_merged_b : std_logic_vector(11 downto 0);
    signal Control_InPort_Add_add_Control_InPort_Mux_merged_i : std_logic_vector (11 downto 0);
    signal Control_InPort_Add_add_Control_InPort_Mux_merged_o : std_logic_vector (11 downto 0);
    signal Control_InPort_Add_add_Control_InPort_Mux_merged_cin : std_logic_vector (0 downto 0);
    signal Control_InPort_Add_add_Control_InPort_Mux_merged_q : std_logic_vector (9 downto 0);
    signal Control_InPort_RowVecElmSel1_lutmem_reset0 : std_logic;
    signal Control_InPort_RowVecElmSel1_lutmem_iq : std_logic_vector (5 downto 0);
    signal Control_InPort_RowVecElmSel1_lutmem_ia : std_logic_vector (5 downto 0);
    signal Control_InPort_RowVecElmSel1_lutmem_ir : std_logic_vector (5 downto 0);
    signal Control_InPort_RowVecElmSel1_lutmem_aa : std_logic_vector (7 downto 0);
    signal Control_InPort_RowVecElmSel1_lutmem_ab : std_logic_vector (7 downto 0);
    signal Control_InPort_RowVecElmSel1_lutmem_q : std_logic_vector (5 downto 0);
    signal Control_MasterLoops_ColIdx2Bank_lutmem_reset0 : std_logic;
    signal Control_MasterLoops_ColIdx2Bank_lutmem_iq : std_logic_vector (1 downto 0);
    signal Control_MasterLoops_ColIdx2Bank_lutmem_ia : std_logic_vector (1 downto 0);
    signal Control_MasterLoops_ColIdx2Bank_lutmem_ir : std_logic_vector (1 downto 0);
    signal Control_MasterLoops_ColIdx2Bank_lutmem_aa : std_logic_vector (7 downto 0);
    signal Control_MasterLoops_ColIdx2Bank_lutmem_ab : std_logic_vector (7 downto 0);
    signal Control_MasterLoops_ColIdx2Bank_lutmem_q : std_logic_vector (1 downto 0);
    signal Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_a : std_logic_vector(7 downto 0);
    signal Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_b : std_logic_vector(7 downto 0);
    signal Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_i : std_logic_vector (7 downto 0);
    signal Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_o : std_logic_vector (7 downto 0);
    signal Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_cin : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_q : std_logic_vector (5 downto 0);
    signal Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_1_add_f_Top_Path_ConjMult1_Sub_1_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_1_add_f_Top_Path_ConjMult1_Sub_1_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_1_add_f_Top_Path_ConjMult1_Sub_1_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_1_add_f_Top_Path_ConjMult1_Sub_1_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_1_add_f_Top_Path_ConjMult1_Sub_1_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_1_add_f_Top_Path_ConjMult1_Sub_1_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_1_add_f_Top_Path_ConjMult1_Sub_1_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_1_add_f_Top_Path_ConjMult1_Sub_1_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_2_add_f_Top_Path_ConjMult1_Sub_2_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_2_add_f_Top_Path_ConjMult1_Sub_2_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_2_add_f_Top_Path_ConjMult1_Sub_2_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_2_add_f_Top_Path_ConjMult1_Sub_2_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_2_add_f_Top_Path_ConjMult1_Sub_2_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_2_add_f_Top_Path_ConjMult1_Sub_2_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_2_add_f_Top_Path_ConjMult1_Sub_2_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_2_add_f_Top_Path_ConjMult1_Sub_2_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_3_add_f_Top_Path_ConjMult1_Sub_3_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_3_add_f_Top_Path_ConjMult1_Sub_3_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_3_add_f_Top_Path_ConjMult1_Sub_3_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_3_add_f_Top_Path_ConjMult1_Sub_3_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_3_add_f_Top_Path_ConjMult1_Sub_3_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_3_add_f_Top_Path_ConjMult1_Sub_3_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_3_add_f_Top_Path_ConjMult1_Sub_3_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_3_add_f_Top_Path_ConjMult1_Sub_3_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_4_add_f_Top_Path_ConjMult1_Sub_4_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_4_add_f_Top_Path_ConjMult1_Sub_4_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_4_add_f_Top_Path_ConjMult1_Sub_4_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_4_add_f_Top_Path_ConjMult1_Sub_4_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_4_add_f_Top_Path_ConjMult1_Sub_4_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_4_add_f_Top_Path_ConjMult1_Sub_4_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_4_add_f_Top_Path_ConjMult1_Sub_4_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_4_add_f_Top_Path_ConjMult1_Sub_4_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_5_add_f_Top_Path_ConjMult1_Sub_5_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_5_add_f_Top_Path_ConjMult1_Sub_5_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_5_add_f_Top_Path_ConjMult1_Sub_5_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_5_add_f_Top_Path_ConjMult1_Sub_5_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_5_add_f_Top_Path_ConjMult1_Sub_5_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_5_add_f_Top_Path_ConjMult1_Sub_5_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_5_add_f_Top_Path_ConjMult1_Sub_5_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_5_add_f_Top_Path_ConjMult1_Sub_5_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_6_add_f_Top_Path_ConjMult1_Sub_6_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_6_add_f_Top_Path_ConjMult1_Sub_6_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_6_add_f_Top_Path_ConjMult1_Sub_6_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_6_add_f_Top_Path_ConjMult1_Sub_6_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_6_add_f_Top_Path_ConjMult1_Sub_6_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_6_add_f_Top_Path_ConjMult1_Sub_6_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_6_add_f_Top_Path_ConjMult1_Sub_6_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_6_add_f_Top_Path_ConjMult1_Sub_6_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_7_add_f_Top_Path_ConjMult1_Sub_7_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_7_add_f_Top_Path_ConjMult1_Sub_7_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_7_add_f_Top_Path_ConjMult1_Sub_7_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_7_add_f_Top_Path_ConjMult1_Sub_7_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_7_add_f_Top_Path_ConjMult1_Sub_7_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_7_add_f_Top_Path_ConjMult1_Sub_7_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_7_add_f_Top_Path_ConjMult1_Sub_7_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_7_add_f_Top_Path_ConjMult1_Sub_7_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_8_add_f_Top_Path_ConjMult1_Sub_8_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_8_add_f_Top_Path_ConjMult1_Sub_8_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_8_add_f_Top_Path_ConjMult1_Sub_8_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_8_add_f_Top_Path_ConjMult1_Sub_8_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_8_add_f_Top_Path_ConjMult1_Sub_8_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_8_add_f_Top_Path_ConjMult1_Sub_8_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_8_add_f_Top_Path_ConjMult1_Sub_8_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_8_add_f_Top_Path_ConjMult1_Sub_8_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_9_add_f_Top_Path_ConjMult1_Sub_9_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_9_add_f_Top_Path_ConjMult1_Sub_9_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_9_add_f_Top_Path_ConjMult1_Sub_9_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_9_add_f_Top_Path_ConjMult1_Sub_9_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_9_add_f_Top_Path_ConjMult1_Sub_9_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_9_add_f_Top_Path_ConjMult1_Sub_9_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_9_add_f_Top_Path_ConjMult1_Sub_9_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_9_add_f_Top_Path_ConjMult1_Sub_9_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_10_add_f_Top_Path_ConjMult1_Sub_10_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_10_add_f_Top_Path_ConjMult1_Sub_10_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_10_add_f_Top_Path_ConjMult1_Sub_10_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_10_add_f_Top_Path_ConjMult1_Sub_10_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_10_add_f_Top_Path_ConjMult1_Sub_10_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_10_add_f_Top_Path_ConjMult1_Sub_10_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_10_add_f_Top_Path_ConjMult1_Sub_10_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_10_add_f_Top_Path_ConjMult1_Sub_10_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_11_add_f_Top_Path_ConjMult1_Sub_11_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_11_add_f_Top_Path_ConjMult1_Sub_11_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_11_add_f_Top_Path_ConjMult1_Sub_11_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_11_add_f_Top_Path_ConjMult1_Sub_11_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_11_add_f_Top_Path_ConjMult1_Sub_11_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_11_add_f_Top_Path_ConjMult1_Sub_11_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_11_add_f_Top_Path_ConjMult1_Sub_11_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_11_add_f_Top_Path_ConjMult1_Sub_11_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_12_add_f_Top_Path_ConjMult1_Sub_12_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_12_add_f_Top_Path_ConjMult1_Sub_12_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_12_add_f_Top_Path_ConjMult1_Sub_12_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_12_add_f_Top_Path_ConjMult1_Sub_12_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_12_add_f_Top_Path_ConjMult1_Sub_12_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_12_add_f_Top_Path_ConjMult1_Sub_12_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_12_add_f_Top_Path_ConjMult1_Sub_12_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_12_add_f_Top_Path_ConjMult1_Sub_12_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_13_add_f_Top_Path_ConjMult1_Sub_13_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_13_add_f_Top_Path_ConjMult1_Sub_13_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_13_add_f_Top_Path_ConjMult1_Sub_13_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_13_add_f_Top_Path_ConjMult1_Sub_13_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_13_add_f_Top_Path_ConjMult1_Sub_13_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_13_add_f_Top_Path_ConjMult1_Sub_13_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_13_add_f_Top_Path_ConjMult1_Sub_13_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_13_add_f_Top_Path_ConjMult1_Sub_13_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_14_add_f_Top_Path_ConjMult1_Sub_14_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_14_add_f_Top_Path_ConjMult1_Sub_14_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_14_add_f_Top_Path_ConjMult1_Sub_14_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_14_add_f_Top_Path_ConjMult1_Sub_14_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_14_add_f_Top_Path_ConjMult1_Sub_14_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_14_add_f_Top_Path_ConjMult1_Sub_14_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_14_add_f_Top_Path_ConjMult1_Sub_14_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_14_add_f_Top_Path_ConjMult1_Sub_14_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_15_add_f_Top_Path_ConjMult1_Sub_15_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_15_add_f_Top_Path_ConjMult1_Sub_15_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_15_add_f_Top_Path_ConjMult1_Sub_15_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_15_add_f_Top_Path_ConjMult1_Sub_15_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_15_add_f_Top_Path_ConjMult1_Sub_15_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_15_add_f_Top_Path_ConjMult1_Sub_15_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_15_add_f_Top_Path_ConjMult1_Sub_15_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_15_add_f_Top_Path_ConjMult1_Sub_15_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_16_add_f_Top_Path_ConjMult1_Sub_16_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_16_add_f_Top_Path_ConjMult1_Sub_16_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_16_add_f_Top_Path_ConjMult1_Sub_16_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_16_add_f_Top_Path_ConjMult1_Sub_16_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_16_add_f_Top_Path_ConjMult1_Sub_16_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_16_add_f_Top_Path_ConjMult1_Sub_16_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_16_add_f_Top_Path_ConjMult1_Sub_16_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_16_add_f_Top_Path_ConjMult1_Sub_16_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_17_add_f_Top_Path_ConjMult1_Sub_17_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_17_add_f_Top_Path_ConjMult1_Sub_17_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_17_add_f_Top_Path_ConjMult1_Sub_17_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_17_add_f_Top_Path_ConjMult1_Sub_17_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_17_add_f_Top_Path_ConjMult1_Sub_17_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_17_add_f_Top_Path_ConjMult1_Sub_17_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_17_add_f_Top_Path_ConjMult1_Sub_17_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_17_add_f_Top_Path_ConjMult1_Sub_17_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_18_add_f_Top_Path_ConjMult1_Sub_18_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_18_add_f_Top_Path_ConjMult1_Sub_18_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_18_add_f_Top_Path_ConjMult1_Sub_18_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_18_add_f_Top_Path_ConjMult1_Sub_18_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_18_add_f_Top_Path_ConjMult1_Sub_18_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_18_add_f_Top_Path_ConjMult1_Sub_18_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_18_add_f_Top_Path_ConjMult1_Sub_18_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_18_add_f_Top_Path_ConjMult1_Sub_18_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_19_add_f_Top_Path_ConjMult1_Sub_19_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_19_add_f_Top_Path_ConjMult1_Sub_19_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_19_add_f_Top_Path_ConjMult1_Sub_19_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_19_add_f_Top_Path_ConjMult1_Sub_19_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_19_add_f_Top_Path_ConjMult1_Sub_19_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_19_add_f_Top_Path_ConjMult1_Sub_19_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_19_add_f_Top_Path_ConjMult1_Sub_19_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_19_add_f_Top_Path_ConjMult1_Sub_19_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_20_add_f_Top_Path_ConjMult1_Sub_20_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_20_add_f_Top_Path_ConjMult1_Sub_20_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_20_add_f_Top_Path_ConjMult1_Sub_20_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_20_add_f_Top_Path_ConjMult1_Sub_20_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_20_add_f_Top_Path_ConjMult1_Sub_20_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_20_add_f_Top_Path_ConjMult1_Sub_20_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_20_add_f_Top_Path_ConjMult1_Sub_20_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_20_add_f_Top_Path_ConjMult1_Sub_20_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_21_add_f_Top_Path_ConjMult1_Sub_21_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_21_add_f_Top_Path_ConjMult1_Sub_21_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_21_add_f_Top_Path_ConjMult1_Sub_21_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_21_add_f_Top_Path_ConjMult1_Sub_21_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_21_add_f_Top_Path_ConjMult1_Sub_21_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_21_add_f_Top_Path_ConjMult1_Sub_21_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_21_add_f_Top_Path_ConjMult1_Sub_21_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_21_add_f_Top_Path_ConjMult1_Sub_21_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_22_add_f_Top_Path_ConjMult1_Sub_22_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_22_add_f_Top_Path_ConjMult1_Sub_22_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_22_add_f_Top_Path_ConjMult1_Sub_22_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_22_add_f_Top_Path_ConjMult1_Sub_22_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_22_add_f_Top_Path_ConjMult1_Sub_22_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_22_add_f_Top_Path_ConjMult1_Sub_22_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_22_add_f_Top_Path_ConjMult1_Sub_22_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_22_add_f_Top_Path_ConjMult1_Sub_22_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_23_add_f_Top_Path_ConjMult1_Sub_23_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_23_add_f_Top_Path_ConjMult1_Sub_23_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_23_add_f_Top_Path_ConjMult1_Sub_23_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_23_add_f_Top_Path_ConjMult1_Sub_23_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_23_add_f_Top_Path_ConjMult1_Sub_23_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_23_add_f_Top_Path_ConjMult1_Sub_23_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_23_add_f_Top_Path_ConjMult1_Sub_23_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_23_add_f_Top_Path_ConjMult1_Sub_23_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_24_add_f_Top_Path_ConjMult1_Sub_24_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_24_add_f_Top_Path_ConjMult1_Sub_24_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_24_add_f_Top_Path_ConjMult1_Sub_24_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_24_add_f_Top_Path_ConjMult1_Sub_24_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_24_add_f_Top_Path_ConjMult1_Sub_24_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_24_add_f_Top_Path_ConjMult1_Sub_24_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_24_add_f_Top_Path_ConjMult1_Sub_24_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_24_add_f_Top_Path_ConjMult1_Sub_24_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_25_add_f_Top_Path_ConjMult1_Sub_25_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_25_add_f_Top_Path_ConjMult1_Sub_25_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_25_add_f_Top_Path_ConjMult1_Sub_25_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_25_add_f_Top_Path_ConjMult1_Sub_25_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_25_add_f_Top_Path_ConjMult1_Sub_25_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_25_add_f_Top_Path_ConjMult1_Sub_25_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_25_add_f_Top_Path_ConjMult1_Sub_25_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_25_add_f_Top_Path_ConjMult1_Sub_25_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_26_add_f_Top_Path_ConjMult1_Sub_26_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_26_add_f_Top_Path_ConjMult1_Sub_26_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_26_add_f_Top_Path_ConjMult1_Sub_26_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_26_add_f_Top_Path_ConjMult1_Sub_26_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_26_add_f_Top_Path_ConjMult1_Sub_26_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_26_add_f_Top_Path_ConjMult1_Sub_26_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_26_add_f_Top_Path_ConjMult1_Sub_26_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_26_add_f_Top_Path_ConjMult1_Sub_26_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_27_add_f_Top_Path_ConjMult1_Sub_27_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_27_add_f_Top_Path_ConjMult1_Sub_27_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_27_add_f_Top_Path_ConjMult1_Sub_27_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_27_add_f_Top_Path_ConjMult1_Sub_27_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_27_add_f_Top_Path_ConjMult1_Sub_27_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_27_add_f_Top_Path_ConjMult1_Sub_27_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_27_add_f_Top_Path_ConjMult1_Sub_27_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_27_add_f_Top_Path_ConjMult1_Sub_27_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_28_add_f_Top_Path_ConjMult1_Sub_28_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_28_add_f_Top_Path_ConjMult1_Sub_28_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_28_add_f_Top_Path_ConjMult1_Sub_28_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_28_add_f_Top_Path_ConjMult1_Sub_28_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_28_add_f_Top_Path_ConjMult1_Sub_28_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_28_add_f_Top_Path_ConjMult1_Sub_28_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_28_add_f_Top_Path_ConjMult1_Sub_28_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_28_add_f_Top_Path_ConjMult1_Sub_28_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_29_add_f_Top_Path_ConjMult1_Sub_29_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_29_add_f_Top_Path_ConjMult1_Sub_29_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_29_add_f_Top_Path_ConjMult1_Sub_29_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_29_add_f_Top_Path_ConjMult1_Sub_29_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_29_add_f_Top_Path_ConjMult1_Sub_29_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_29_add_f_Top_Path_ConjMult1_Sub_29_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_29_add_f_Top_Path_ConjMult1_Sub_29_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_29_add_f_Top_Path_ConjMult1_Sub_29_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_30_add_f_Top_Path_ConjMult1_Sub_30_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_30_add_f_Top_Path_ConjMult1_Sub_30_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_30_add_f_Top_Path_ConjMult1_Sub_30_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_30_add_f_Top_Path_ConjMult1_Sub_30_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_30_add_f_Top_Path_ConjMult1_Sub_30_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_30_add_f_Top_Path_ConjMult1_Sub_30_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_30_add_f_Top_Path_ConjMult1_Sub_30_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_30_add_f_Top_Path_ConjMult1_Sub_30_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_31_add_f_Top_Path_ConjMult1_Sub_31_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_31_add_f_Top_Path_ConjMult1_Sub_31_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_31_add_f_Top_Path_ConjMult1_Sub_31_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_31_add_f_Top_Path_ConjMult1_Sub_31_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_31_add_f_Top_Path_ConjMult1_Sub_31_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_31_add_f_Top_Path_ConjMult1_Sub_31_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_31_add_f_Top_Path_ConjMult1_Sub_31_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_31_add_f_Top_Path_ConjMult1_Sub_31_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_32_add_f_Top_Path_ConjMult1_Sub_32_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_32_add_f_Top_Path_ConjMult1_Sub_32_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_32_add_f_Top_Path_ConjMult1_Sub_32_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_32_add_f_Top_Path_ConjMult1_Sub_32_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_32_add_f_Top_Path_ConjMult1_Sub_32_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_32_add_f_Top_Path_ConjMult1_Sub_32_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_32_add_f_Top_Path_ConjMult1_Sub_32_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_32_add_f_Top_Path_ConjMult1_Sub_32_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_33_add_f_Top_Path_ConjMult1_Sub_33_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_33_add_f_Top_Path_ConjMult1_Sub_33_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_33_add_f_Top_Path_ConjMult1_Sub_33_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_33_add_f_Top_Path_ConjMult1_Sub_33_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_33_add_f_Top_Path_ConjMult1_Sub_33_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_33_add_f_Top_Path_ConjMult1_Sub_33_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_33_add_f_Top_Path_ConjMult1_Sub_33_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_33_add_f_Top_Path_ConjMult1_Sub_33_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_34_add_f_Top_Path_ConjMult1_Sub_34_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_34_add_f_Top_Path_ConjMult1_Sub_34_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_34_add_f_Top_Path_ConjMult1_Sub_34_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_34_add_f_Top_Path_ConjMult1_Sub_34_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_34_add_f_Top_Path_ConjMult1_Sub_34_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_34_add_f_Top_Path_ConjMult1_Sub_34_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_34_add_f_Top_Path_ConjMult1_Sub_34_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_34_add_f_Top_Path_ConjMult1_Sub_34_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_35_add_f_Top_Path_ConjMult1_Sub_35_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_35_add_f_Top_Path_ConjMult1_Sub_35_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_35_add_f_Top_Path_ConjMult1_Sub_35_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_35_add_f_Top_Path_ConjMult1_Sub_35_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_35_add_f_Top_Path_ConjMult1_Sub_35_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_35_add_f_Top_Path_ConjMult1_Sub_35_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_35_add_f_Top_Path_ConjMult1_Sub_35_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_35_add_f_Top_Path_ConjMult1_Sub_35_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_36_add_f_Top_Path_ConjMult1_Sub_36_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_36_add_f_Top_Path_ConjMult1_Sub_36_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_36_add_f_Top_Path_ConjMult1_Sub_36_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_36_add_f_Top_Path_ConjMult1_Sub_36_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_36_add_f_Top_Path_ConjMult1_Sub_36_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_36_add_f_Top_Path_ConjMult1_Sub_36_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_36_add_f_Top_Path_ConjMult1_Sub_36_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_36_add_f_Top_Path_ConjMult1_Sub_36_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_37_add_f_Top_Path_ConjMult1_Sub_37_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_37_add_f_Top_Path_ConjMult1_Sub_37_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_37_add_f_Top_Path_ConjMult1_Sub_37_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_37_add_f_Top_Path_ConjMult1_Sub_37_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_37_add_f_Top_Path_ConjMult1_Sub_37_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_37_add_f_Top_Path_ConjMult1_Sub_37_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_37_add_f_Top_Path_ConjMult1_Sub_37_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_37_add_f_Top_Path_ConjMult1_Sub_37_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_38_add_f_Top_Path_ConjMult1_Sub_38_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_38_add_f_Top_Path_ConjMult1_Sub_38_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_38_add_f_Top_Path_ConjMult1_Sub_38_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_38_add_f_Top_Path_ConjMult1_Sub_38_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_38_add_f_Top_Path_ConjMult1_Sub_38_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_38_add_f_Top_Path_ConjMult1_Sub_38_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_38_add_f_Top_Path_ConjMult1_Sub_38_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_38_add_f_Top_Path_ConjMult1_Sub_38_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_39_add_f_Top_Path_ConjMult1_Sub_39_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_39_add_f_Top_Path_ConjMult1_Sub_39_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_39_add_f_Top_Path_ConjMult1_Sub_39_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_39_add_f_Top_Path_ConjMult1_Sub_39_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_39_add_f_Top_Path_ConjMult1_Sub_39_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_39_add_f_Top_Path_ConjMult1_Sub_39_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_39_add_f_Top_Path_ConjMult1_Sub_39_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_39_add_f_Top_Path_ConjMult1_Sub_39_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_40_add_f_Top_Path_ConjMult1_Sub_40_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_40_add_f_Top_Path_ConjMult1_Sub_40_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_40_add_f_Top_Path_ConjMult1_Sub_40_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_40_add_f_Top_Path_ConjMult1_Sub_40_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_40_add_f_Top_Path_ConjMult1_Sub_40_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_40_add_f_Top_Path_ConjMult1_Sub_40_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_40_add_f_Top_Path_ConjMult1_Sub_40_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_40_add_f_Top_Path_ConjMult1_Sub_40_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_41_add_f_Top_Path_ConjMult1_Sub_41_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_41_add_f_Top_Path_ConjMult1_Sub_41_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_41_add_f_Top_Path_ConjMult1_Sub_41_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_41_add_f_Top_Path_ConjMult1_Sub_41_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_41_add_f_Top_Path_ConjMult1_Sub_41_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_41_add_f_Top_Path_ConjMult1_Sub_41_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_41_add_f_Top_Path_ConjMult1_Sub_41_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_41_add_f_Top_Path_ConjMult1_Sub_41_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_42_add_f_Top_Path_ConjMult1_Sub_42_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_42_add_f_Top_Path_ConjMult1_Sub_42_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_42_add_f_Top_Path_ConjMult1_Sub_42_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_42_add_f_Top_Path_ConjMult1_Sub_42_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_42_add_f_Top_Path_ConjMult1_Sub_42_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_42_add_f_Top_Path_ConjMult1_Sub_42_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_42_add_f_Top_Path_ConjMult1_Sub_42_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_42_add_f_Top_Path_ConjMult1_Sub_42_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_43_add_f_Top_Path_ConjMult1_Sub_43_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_43_add_f_Top_Path_ConjMult1_Sub_43_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_43_add_f_Top_Path_ConjMult1_Sub_43_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_43_add_f_Top_Path_ConjMult1_Sub_43_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_43_add_f_Top_Path_ConjMult1_Sub_43_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_43_add_f_Top_Path_ConjMult1_Sub_43_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_43_add_f_Top_Path_ConjMult1_Sub_43_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_43_add_f_Top_Path_ConjMult1_Sub_43_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_44_add_f_Top_Path_ConjMult1_Sub_44_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_44_add_f_Top_Path_ConjMult1_Sub_44_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_44_add_f_Top_Path_ConjMult1_Sub_44_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_44_add_f_Top_Path_ConjMult1_Sub_44_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_44_add_f_Top_Path_ConjMult1_Sub_44_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_44_add_f_Top_Path_ConjMult1_Sub_44_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_44_add_f_Top_Path_ConjMult1_Sub_44_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_44_add_f_Top_Path_ConjMult1_Sub_44_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_45_add_f_Top_Path_ConjMult1_Sub_45_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_45_add_f_Top_Path_ConjMult1_Sub_45_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_45_add_f_Top_Path_ConjMult1_Sub_45_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_45_add_f_Top_Path_ConjMult1_Sub_45_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_45_add_f_Top_Path_ConjMult1_Sub_45_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_45_add_f_Top_Path_ConjMult1_Sub_45_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_45_add_f_Top_Path_ConjMult1_Sub_45_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_45_add_f_Top_Path_ConjMult1_Sub_45_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_46_add_f_Top_Path_ConjMult1_Sub_46_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_46_add_f_Top_Path_ConjMult1_Sub_46_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_46_add_f_Top_Path_ConjMult1_Sub_46_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_46_add_f_Top_Path_ConjMult1_Sub_46_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_46_add_f_Top_Path_ConjMult1_Sub_46_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_46_add_f_Top_Path_ConjMult1_Sub_46_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_46_add_f_Top_Path_ConjMult1_Sub_46_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_46_add_f_Top_Path_ConjMult1_Sub_46_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_47_add_f_Top_Path_ConjMult1_Sub_47_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_47_add_f_Top_Path_ConjMult1_Sub_47_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_47_add_f_Top_Path_ConjMult1_Sub_47_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_47_add_f_Top_Path_ConjMult1_Sub_47_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_47_add_f_Top_Path_ConjMult1_Sub_47_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_47_add_f_Top_Path_ConjMult1_Sub_47_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_47_add_f_Top_Path_ConjMult1_Sub_47_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_47_add_f_Top_Path_ConjMult1_Sub_47_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_48_add_f_Top_Path_ConjMult1_Sub_48_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_48_add_f_Top_Path_ConjMult1_Sub_48_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_48_add_f_Top_Path_ConjMult1_Sub_48_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_48_add_f_Top_Path_ConjMult1_Sub_48_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_48_add_f_Top_Path_ConjMult1_Sub_48_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_48_add_f_Top_Path_ConjMult1_Sub_48_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_48_add_f_Top_Path_ConjMult1_Sub_48_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_48_add_f_Top_Path_ConjMult1_Sub_48_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_49_add_f_Top_Path_ConjMult1_Sub_49_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_49_add_f_Top_Path_ConjMult1_Sub_49_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_49_add_f_Top_Path_ConjMult1_Sub_49_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_49_add_f_Top_Path_ConjMult1_Sub_49_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_49_add_f_Top_Path_ConjMult1_Sub_49_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_49_add_f_Top_Path_ConjMult1_Sub_49_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_49_add_f_Top_Path_ConjMult1_Sub_49_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_49_add_f_Top_Path_ConjMult1_Sub_49_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_50_add_f_Top_Path_ConjMult1_Sub_50_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_50_add_f_Top_Path_ConjMult1_Sub_50_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_50_add_f_Top_Path_ConjMult1_Sub_50_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_50_add_f_Top_Path_ConjMult1_Sub_50_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_50_add_f_Top_Path_ConjMult1_Sub_50_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_50_add_f_Top_Path_ConjMult1_Sub_50_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_50_add_f_Top_Path_ConjMult1_Sub_50_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_50_add_f_Top_Path_ConjMult1_Sub_50_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_51_add_f_Top_Path_ConjMult1_Sub_51_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_51_add_f_Top_Path_ConjMult1_Sub_51_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_51_add_f_Top_Path_ConjMult1_Sub_51_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_51_add_f_Top_Path_ConjMult1_Sub_51_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_51_add_f_Top_Path_ConjMult1_Sub_51_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_51_add_f_Top_Path_ConjMult1_Sub_51_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_51_add_f_Top_Path_ConjMult1_Sub_51_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_51_add_f_Top_Path_ConjMult1_Sub_51_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_52_add_f_Top_Path_ConjMult1_Sub_52_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_52_add_f_Top_Path_ConjMult1_Sub_52_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_52_add_f_Top_Path_ConjMult1_Sub_52_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_52_add_f_Top_Path_ConjMult1_Sub_52_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_52_add_f_Top_Path_ConjMult1_Sub_52_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_52_add_f_Top_Path_ConjMult1_Sub_52_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_52_add_f_Top_Path_ConjMult1_Sub_52_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_52_add_f_Top_Path_ConjMult1_Sub_52_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_53_add_f_Top_Path_ConjMult1_Sub_53_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_53_add_f_Top_Path_ConjMult1_Sub_53_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_53_add_f_Top_Path_ConjMult1_Sub_53_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_53_add_f_Top_Path_ConjMult1_Sub_53_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_53_add_f_Top_Path_ConjMult1_Sub_53_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_53_add_f_Top_Path_ConjMult1_Sub_53_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_53_add_f_Top_Path_ConjMult1_Sub_53_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_53_add_f_Top_Path_ConjMult1_Sub_53_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_54_add_f_Top_Path_ConjMult1_Sub_54_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_54_add_f_Top_Path_ConjMult1_Sub_54_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_54_add_f_Top_Path_ConjMult1_Sub_54_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_54_add_f_Top_Path_ConjMult1_Sub_54_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_54_add_f_Top_Path_ConjMult1_Sub_54_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_54_add_f_Top_Path_ConjMult1_Sub_54_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_54_add_f_Top_Path_ConjMult1_Sub_54_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_54_add_f_Top_Path_ConjMult1_Sub_54_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_55_add_f_Top_Path_ConjMult1_Sub_55_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_55_add_f_Top_Path_ConjMult1_Sub_55_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_55_add_f_Top_Path_ConjMult1_Sub_55_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_55_add_f_Top_Path_ConjMult1_Sub_55_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_55_add_f_Top_Path_ConjMult1_Sub_55_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_55_add_f_Top_Path_ConjMult1_Sub_55_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_55_add_f_Top_Path_ConjMult1_Sub_55_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_55_add_f_Top_Path_ConjMult1_Sub_55_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_56_add_f_Top_Path_ConjMult1_Sub_56_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_56_add_f_Top_Path_ConjMult1_Sub_56_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_56_add_f_Top_Path_ConjMult1_Sub_56_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_56_add_f_Top_Path_ConjMult1_Sub_56_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_56_add_f_Top_Path_ConjMult1_Sub_56_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_56_add_f_Top_Path_ConjMult1_Sub_56_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_56_add_f_Top_Path_ConjMult1_Sub_56_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_56_add_f_Top_Path_ConjMult1_Sub_56_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_57_add_f_Top_Path_ConjMult1_Sub_57_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_57_add_f_Top_Path_ConjMult1_Sub_57_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_57_add_f_Top_Path_ConjMult1_Sub_57_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_57_add_f_Top_Path_ConjMult1_Sub_57_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_57_add_f_Top_Path_ConjMult1_Sub_57_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_57_add_f_Top_Path_ConjMult1_Sub_57_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_57_add_f_Top_Path_ConjMult1_Sub_57_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_57_add_f_Top_Path_ConjMult1_Sub_57_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_58_add_f_Top_Path_ConjMult1_Sub_58_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_58_add_f_Top_Path_ConjMult1_Sub_58_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_58_add_f_Top_Path_ConjMult1_Sub_58_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_58_add_f_Top_Path_ConjMult1_Sub_58_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_58_add_f_Top_Path_ConjMult1_Sub_58_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_58_add_f_Top_Path_ConjMult1_Sub_58_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_58_add_f_Top_Path_ConjMult1_Sub_58_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_58_add_f_Top_Path_ConjMult1_Sub_58_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_59_add_f_Top_Path_ConjMult1_Sub_59_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_59_add_f_Top_Path_ConjMult1_Sub_59_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_59_add_f_Top_Path_ConjMult1_Sub_59_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_59_add_f_Top_Path_ConjMult1_Sub_59_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_59_add_f_Top_Path_ConjMult1_Sub_59_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_59_add_f_Top_Path_ConjMult1_Sub_59_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_59_add_f_Top_Path_ConjMult1_Sub_59_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_59_add_f_Top_Path_ConjMult1_Sub_59_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_60_add_f_Top_Path_ConjMult1_Sub_60_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_60_add_f_Top_Path_ConjMult1_Sub_60_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_60_add_f_Top_Path_ConjMult1_Sub_60_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_60_add_f_Top_Path_ConjMult1_Sub_60_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_60_add_f_Top_Path_ConjMult1_Sub_60_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_60_add_f_Top_Path_ConjMult1_Sub_60_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_60_add_f_Top_Path_ConjMult1_Sub_60_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_60_add_f_Top_Path_ConjMult1_Sub_60_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_61_add_f_Top_Path_ConjMult1_Sub_61_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_61_add_f_Top_Path_ConjMult1_Sub_61_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_61_add_f_Top_Path_ConjMult1_Sub_61_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_61_add_f_Top_Path_ConjMult1_Sub_61_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_61_add_f_Top_Path_ConjMult1_Sub_61_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_61_add_f_Top_Path_ConjMult1_Sub_61_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_61_add_f_Top_Path_ConjMult1_Sub_61_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_61_add_f_Top_Path_ConjMult1_Sub_61_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_62_add_f_Top_Path_ConjMult1_Sub_62_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_62_add_f_Top_Path_ConjMult1_Sub_62_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_62_add_f_Top_Path_ConjMult1_Sub_62_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_62_add_f_Top_Path_ConjMult1_Sub_62_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_62_add_f_Top_Path_ConjMult1_Sub_62_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_62_add_f_Top_Path_ConjMult1_Sub_62_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_62_add_f_Top_Path_ConjMult1_Sub_62_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_62_add_f_Top_Path_ConjMult1_Sub_62_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_63_add_f_Top_Path_ConjMult1_Sub_63_R_sub_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Add2_63_add_f_Top_Path_ConjMult1_Sub_63_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_63_add_f_Top_Path_ConjMult1_Sub_63_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Add2_63_add_f_Top_Path_ConjMult1_Sub_63_R_sub_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Add2_63_add_f_Top_Path_ConjMult1_Sub_63_R_sub_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Add2_63_add_f_Top_Path_ConjMult1_Sub_63_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Add2_63_add_f_Top_Path_ConjMult1_Sub_63_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Add2_63_add_f_Top_Path_ConjMult1_Sub_63_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_0_R_sub_f_Top_Path_ConjMult1_Add1_0_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_0_R_sub_f_Top_Path_ConjMult1_Add1_0_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_0_R_sub_f_Top_Path_ConjMult1_Add1_0_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_0_R_sub_f_Top_Path_ConjMult1_Add1_0_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_0_R_sub_f_Top_Path_ConjMult1_Add1_0_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_0_R_sub_f_Top_Path_ConjMult1_Add1_0_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_0_R_sub_f_Top_Path_ConjMult1_Add1_0_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_0_R_sub_f_Top_Path_ConjMult1_Add1_0_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_1_R_sub_f_Top_Path_ConjMult1_Add1_1_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_1_R_sub_f_Top_Path_ConjMult1_Add1_1_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_1_R_sub_f_Top_Path_ConjMult1_Add1_1_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_1_R_sub_f_Top_Path_ConjMult1_Add1_1_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_1_R_sub_f_Top_Path_ConjMult1_Add1_1_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_1_R_sub_f_Top_Path_ConjMult1_Add1_1_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_1_R_sub_f_Top_Path_ConjMult1_Add1_1_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_1_R_sub_f_Top_Path_ConjMult1_Add1_1_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_2_R_sub_f_Top_Path_ConjMult1_Add1_2_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_2_R_sub_f_Top_Path_ConjMult1_Add1_2_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_2_R_sub_f_Top_Path_ConjMult1_Add1_2_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_2_R_sub_f_Top_Path_ConjMult1_Add1_2_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_2_R_sub_f_Top_Path_ConjMult1_Add1_2_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_2_R_sub_f_Top_Path_ConjMult1_Add1_2_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_2_R_sub_f_Top_Path_ConjMult1_Add1_2_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_2_R_sub_f_Top_Path_ConjMult1_Add1_2_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_3_R_sub_f_Top_Path_ConjMult1_Add1_3_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_3_R_sub_f_Top_Path_ConjMult1_Add1_3_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_3_R_sub_f_Top_Path_ConjMult1_Add1_3_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_3_R_sub_f_Top_Path_ConjMult1_Add1_3_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_3_R_sub_f_Top_Path_ConjMult1_Add1_3_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_3_R_sub_f_Top_Path_ConjMult1_Add1_3_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_3_R_sub_f_Top_Path_ConjMult1_Add1_3_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_3_R_sub_f_Top_Path_ConjMult1_Add1_3_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_4_R_sub_f_Top_Path_ConjMult1_Add1_4_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_4_R_sub_f_Top_Path_ConjMult1_Add1_4_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_4_R_sub_f_Top_Path_ConjMult1_Add1_4_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_4_R_sub_f_Top_Path_ConjMult1_Add1_4_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_4_R_sub_f_Top_Path_ConjMult1_Add1_4_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_4_R_sub_f_Top_Path_ConjMult1_Add1_4_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_4_R_sub_f_Top_Path_ConjMult1_Add1_4_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_4_R_sub_f_Top_Path_ConjMult1_Add1_4_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_5_R_sub_f_Top_Path_ConjMult1_Add1_5_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_5_R_sub_f_Top_Path_ConjMult1_Add1_5_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_5_R_sub_f_Top_Path_ConjMult1_Add1_5_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_5_R_sub_f_Top_Path_ConjMult1_Add1_5_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_5_R_sub_f_Top_Path_ConjMult1_Add1_5_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_5_R_sub_f_Top_Path_ConjMult1_Add1_5_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_5_R_sub_f_Top_Path_ConjMult1_Add1_5_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_5_R_sub_f_Top_Path_ConjMult1_Add1_5_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_6_R_sub_f_Top_Path_ConjMult1_Add1_6_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_6_R_sub_f_Top_Path_ConjMult1_Add1_6_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_6_R_sub_f_Top_Path_ConjMult1_Add1_6_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_6_R_sub_f_Top_Path_ConjMult1_Add1_6_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_6_R_sub_f_Top_Path_ConjMult1_Add1_6_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_6_R_sub_f_Top_Path_ConjMult1_Add1_6_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_6_R_sub_f_Top_Path_ConjMult1_Add1_6_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_6_R_sub_f_Top_Path_ConjMult1_Add1_6_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_7_R_sub_f_Top_Path_ConjMult1_Add1_7_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_7_R_sub_f_Top_Path_ConjMult1_Add1_7_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_7_R_sub_f_Top_Path_ConjMult1_Add1_7_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_7_R_sub_f_Top_Path_ConjMult1_Add1_7_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_7_R_sub_f_Top_Path_ConjMult1_Add1_7_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_7_R_sub_f_Top_Path_ConjMult1_Add1_7_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_7_R_sub_f_Top_Path_ConjMult1_Add1_7_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_7_R_sub_f_Top_Path_ConjMult1_Add1_7_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_8_R_sub_f_Top_Path_ConjMult1_Add1_8_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_8_R_sub_f_Top_Path_ConjMult1_Add1_8_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_8_R_sub_f_Top_Path_ConjMult1_Add1_8_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_8_R_sub_f_Top_Path_ConjMult1_Add1_8_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_8_R_sub_f_Top_Path_ConjMult1_Add1_8_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_8_R_sub_f_Top_Path_ConjMult1_Add1_8_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_8_R_sub_f_Top_Path_ConjMult1_Add1_8_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_8_R_sub_f_Top_Path_ConjMult1_Add1_8_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_9_R_sub_f_Top_Path_ConjMult1_Add1_9_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_9_R_sub_f_Top_Path_ConjMult1_Add1_9_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_9_R_sub_f_Top_Path_ConjMult1_Add1_9_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_9_R_sub_f_Top_Path_ConjMult1_Add1_9_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_9_R_sub_f_Top_Path_ConjMult1_Add1_9_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_9_R_sub_f_Top_Path_ConjMult1_Add1_9_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_9_R_sub_f_Top_Path_ConjMult1_Add1_9_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_9_R_sub_f_Top_Path_ConjMult1_Add1_9_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_10_R_sub_f_Top_Path_ConjMult1_Add1_10_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_10_R_sub_f_Top_Path_ConjMult1_Add1_10_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_10_R_sub_f_Top_Path_ConjMult1_Add1_10_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_10_R_sub_f_Top_Path_ConjMult1_Add1_10_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_10_R_sub_f_Top_Path_ConjMult1_Add1_10_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_10_R_sub_f_Top_Path_ConjMult1_Add1_10_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_10_R_sub_f_Top_Path_ConjMult1_Add1_10_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_10_R_sub_f_Top_Path_ConjMult1_Add1_10_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_11_R_sub_f_Top_Path_ConjMult1_Add1_11_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_11_R_sub_f_Top_Path_ConjMult1_Add1_11_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_11_R_sub_f_Top_Path_ConjMult1_Add1_11_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_11_R_sub_f_Top_Path_ConjMult1_Add1_11_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_11_R_sub_f_Top_Path_ConjMult1_Add1_11_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_11_R_sub_f_Top_Path_ConjMult1_Add1_11_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_11_R_sub_f_Top_Path_ConjMult1_Add1_11_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_11_R_sub_f_Top_Path_ConjMult1_Add1_11_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_12_R_sub_f_Top_Path_ConjMult1_Add1_12_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_12_R_sub_f_Top_Path_ConjMult1_Add1_12_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_12_R_sub_f_Top_Path_ConjMult1_Add1_12_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_12_R_sub_f_Top_Path_ConjMult1_Add1_12_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_12_R_sub_f_Top_Path_ConjMult1_Add1_12_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_12_R_sub_f_Top_Path_ConjMult1_Add1_12_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_12_R_sub_f_Top_Path_ConjMult1_Add1_12_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_12_R_sub_f_Top_Path_ConjMult1_Add1_12_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_13_R_sub_f_Top_Path_ConjMult1_Add1_13_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_13_R_sub_f_Top_Path_ConjMult1_Add1_13_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_13_R_sub_f_Top_Path_ConjMult1_Add1_13_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_13_R_sub_f_Top_Path_ConjMult1_Add1_13_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_13_R_sub_f_Top_Path_ConjMult1_Add1_13_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_13_R_sub_f_Top_Path_ConjMult1_Add1_13_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_13_R_sub_f_Top_Path_ConjMult1_Add1_13_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_13_R_sub_f_Top_Path_ConjMult1_Add1_13_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_14_R_sub_f_Top_Path_ConjMult1_Add1_14_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_14_R_sub_f_Top_Path_ConjMult1_Add1_14_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_14_R_sub_f_Top_Path_ConjMult1_Add1_14_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_14_R_sub_f_Top_Path_ConjMult1_Add1_14_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_14_R_sub_f_Top_Path_ConjMult1_Add1_14_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_14_R_sub_f_Top_Path_ConjMult1_Add1_14_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_14_R_sub_f_Top_Path_ConjMult1_Add1_14_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_14_R_sub_f_Top_Path_ConjMult1_Add1_14_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_15_R_sub_f_Top_Path_ConjMult1_Add1_15_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_15_R_sub_f_Top_Path_ConjMult1_Add1_15_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_15_R_sub_f_Top_Path_ConjMult1_Add1_15_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_15_R_sub_f_Top_Path_ConjMult1_Add1_15_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_15_R_sub_f_Top_Path_ConjMult1_Add1_15_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_15_R_sub_f_Top_Path_ConjMult1_Add1_15_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_15_R_sub_f_Top_Path_ConjMult1_Add1_15_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_15_R_sub_f_Top_Path_ConjMult1_Add1_15_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_16_R_sub_f_Top_Path_ConjMult1_Add1_16_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_16_R_sub_f_Top_Path_ConjMult1_Add1_16_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_16_R_sub_f_Top_Path_ConjMult1_Add1_16_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_16_R_sub_f_Top_Path_ConjMult1_Add1_16_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_16_R_sub_f_Top_Path_ConjMult1_Add1_16_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_16_R_sub_f_Top_Path_ConjMult1_Add1_16_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_16_R_sub_f_Top_Path_ConjMult1_Add1_16_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_16_R_sub_f_Top_Path_ConjMult1_Add1_16_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_17_R_sub_f_Top_Path_ConjMult1_Add1_17_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_17_R_sub_f_Top_Path_ConjMult1_Add1_17_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_17_R_sub_f_Top_Path_ConjMult1_Add1_17_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_17_R_sub_f_Top_Path_ConjMult1_Add1_17_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_17_R_sub_f_Top_Path_ConjMult1_Add1_17_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_17_R_sub_f_Top_Path_ConjMult1_Add1_17_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_17_R_sub_f_Top_Path_ConjMult1_Add1_17_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_17_R_sub_f_Top_Path_ConjMult1_Add1_17_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_18_R_sub_f_Top_Path_ConjMult1_Add1_18_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_18_R_sub_f_Top_Path_ConjMult1_Add1_18_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_18_R_sub_f_Top_Path_ConjMult1_Add1_18_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_18_R_sub_f_Top_Path_ConjMult1_Add1_18_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_18_R_sub_f_Top_Path_ConjMult1_Add1_18_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_18_R_sub_f_Top_Path_ConjMult1_Add1_18_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_18_R_sub_f_Top_Path_ConjMult1_Add1_18_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_18_R_sub_f_Top_Path_ConjMult1_Add1_18_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_19_R_sub_f_Top_Path_ConjMult1_Add1_19_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_19_R_sub_f_Top_Path_ConjMult1_Add1_19_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_19_R_sub_f_Top_Path_ConjMult1_Add1_19_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_19_R_sub_f_Top_Path_ConjMult1_Add1_19_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_19_R_sub_f_Top_Path_ConjMult1_Add1_19_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_19_R_sub_f_Top_Path_ConjMult1_Add1_19_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_19_R_sub_f_Top_Path_ConjMult1_Add1_19_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_19_R_sub_f_Top_Path_ConjMult1_Add1_19_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_20_R_sub_f_Top_Path_ConjMult1_Add1_20_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_20_R_sub_f_Top_Path_ConjMult1_Add1_20_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_20_R_sub_f_Top_Path_ConjMult1_Add1_20_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_20_R_sub_f_Top_Path_ConjMult1_Add1_20_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_20_R_sub_f_Top_Path_ConjMult1_Add1_20_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_20_R_sub_f_Top_Path_ConjMult1_Add1_20_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_20_R_sub_f_Top_Path_ConjMult1_Add1_20_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_20_R_sub_f_Top_Path_ConjMult1_Add1_20_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_21_R_sub_f_Top_Path_ConjMult1_Add1_21_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_21_R_sub_f_Top_Path_ConjMult1_Add1_21_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_21_R_sub_f_Top_Path_ConjMult1_Add1_21_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_21_R_sub_f_Top_Path_ConjMult1_Add1_21_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_21_R_sub_f_Top_Path_ConjMult1_Add1_21_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_21_R_sub_f_Top_Path_ConjMult1_Add1_21_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_21_R_sub_f_Top_Path_ConjMult1_Add1_21_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_21_R_sub_f_Top_Path_ConjMult1_Add1_21_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_22_R_sub_f_Top_Path_ConjMult1_Add1_22_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_22_R_sub_f_Top_Path_ConjMult1_Add1_22_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_22_R_sub_f_Top_Path_ConjMult1_Add1_22_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_22_R_sub_f_Top_Path_ConjMult1_Add1_22_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_22_R_sub_f_Top_Path_ConjMult1_Add1_22_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_22_R_sub_f_Top_Path_ConjMult1_Add1_22_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_22_R_sub_f_Top_Path_ConjMult1_Add1_22_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_22_R_sub_f_Top_Path_ConjMult1_Add1_22_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_23_R_sub_f_Top_Path_ConjMult1_Add1_23_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_23_R_sub_f_Top_Path_ConjMult1_Add1_23_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_23_R_sub_f_Top_Path_ConjMult1_Add1_23_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_23_R_sub_f_Top_Path_ConjMult1_Add1_23_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_23_R_sub_f_Top_Path_ConjMult1_Add1_23_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_23_R_sub_f_Top_Path_ConjMult1_Add1_23_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_23_R_sub_f_Top_Path_ConjMult1_Add1_23_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_23_R_sub_f_Top_Path_ConjMult1_Add1_23_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_24_R_sub_f_Top_Path_ConjMult1_Add1_24_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_24_R_sub_f_Top_Path_ConjMult1_Add1_24_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_24_R_sub_f_Top_Path_ConjMult1_Add1_24_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_24_R_sub_f_Top_Path_ConjMult1_Add1_24_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_24_R_sub_f_Top_Path_ConjMult1_Add1_24_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_24_R_sub_f_Top_Path_ConjMult1_Add1_24_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_24_R_sub_f_Top_Path_ConjMult1_Add1_24_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_24_R_sub_f_Top_Path_ConjMult1_Add1_24_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_25_R_sub_f_Top_Path_ConjMult1_Add1_25_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_25_R_sub_f_Top_Path_ConjMult1_Add1_25_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_25_R_sub_f_Top_Path_ConjMult1_Add1_25_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_25_R_sub_f_Top_Path_ConjMult1_Add1_25_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_25_R_sub_f_Top_Path_ConjMult1_Add1_25_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_25_R_sub_f_Top_Path_ConjMult1_Add1_25_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_25_R_sub_f_Top_Path_ConjMult1_Add1_25_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_25_R_sub_f_Top_Path_ConjMult1_Add1_25_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_26_R_sub_f_Top_Path_ConjMult1_Add1_26_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_26_R_sub_f_Top_Path_ConjMult1_Add1_26_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_26_R_sub_f_Top_Path_ConjMult1_Add1_26_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_26_R_sub_f_Top_Path_ConjMult1_Add1_26_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_26_R_sub_f_Top_Path_ConjMult1_Add1_26_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_26_R_sub_f_Top_Path_ConjMult1_Add1_26_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_26_R_sub_f_Top_Path_ConjMult1_Add1_26_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_26_R_sub_f_Top_Path_ConjMult1_Add1_26_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_27_R_sub_f_Top_Path_ConjMult1_Add1_27_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_27_R_sub_f_Top_Path_ConjMult1_Add1_27_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_27_R_sub_f_Top_Path_ConjMult1_Add1_27_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_27_R_sub_f_Top_Path_ConjMult1_Add1_27_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_27_R_sub_f_Top_Path_ConjMult1_Add1_27_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_27_R_sub_f_Top_Path_ConjMult1_Add1_27_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_27_R_sub_f_Top_Path_ConjMult1_Add1_27_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_27_R_sub_f_Top_Path_ConjMult1_Add1_27_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_28_R_sub_f_Top_Path_ConjMult1_Add1_28_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_28_R_sub_f_Top_Path_ConjMult1_Add1_28_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_28_R_sub_f_Top_Path_ConjMult1_Add1_28_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_28_R_sub_f_Top_Path_ConjMult1_Add1_28_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_28_R_sub_f_Top_Path_ConjMult1_Add1_28_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_28_R_sub_f_Top_Path_ConjMult1_Add1_28_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_28_R_sub_f_Top_Path_ConjMult1_Add1_28_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_28_R_sub_f_Top_Path_ConjMult1_Add1_28_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_29_R_sub_f_Top_Path_ConjMult1_Add1_29_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_29_R_sub_f_Top_Path_ConjMult1_Add1_29_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_29_R_sub_f_Top_Path_ConjMult1_Add1_29_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_29_R_sub_f_Top_Path_ConjMult1_Add1_29_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_29_R_sub_f_Top_Path_ConjMult1_Add1_29_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_29_R_sub_f_Top_Path_ConjMult1_Add1_29_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_29_R_sub_f_Top_Path_ConjMult1_Add1_29_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_29_R_sub_f_Top_Path_ConjMult1_Add1_29_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_30_R_sub_f_Top_Path_ConjMult1_Add1_30_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_30_R_sub_f_Top_Path_ConjMult1_Add1_30_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_30_R_sub_f_Top_Path_ConjMult1_Add1_30_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_30_R_sub_f_Top_Path_ConjMult1_Add1_30_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_30_R_sub_f_Top_Path_ConjMult1_Add1_30_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_30_R_sub_f_Top_Path_ConjMult1_Add1_30_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_30_R_sub_f_Top_Path_ConjMult1_Add1_30_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_30_R_sub_f_Top_Path_ConjMult1_Add1_30_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_31_R_sub_f_Top_Path_ConjMult1_Add1_31_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_31_R_sub_f_Top_Path_ConjMult1_Add1_31_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_31_R_sub_f_Top_Path_ConjMult1_Add1_31_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_31_R_sub_f_Top_Path_ConjMult1_Add1_31_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_31_R_sub_f_Top_Path_ConjMult1_Add1_31_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_31_R_sub_f_Top_Path_ConjMult1_Add1_31_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_31_R_sub_f_Top_Path_ConjMult1_Add1_31_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_31_R_sub_f_Top_Path_ConjMult1_Add1_31_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_32_R_sub_f_Top_Path_ConjMult1_Add1_32_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_32_R_sub_f_Top_Path_ConjMult1_Add1_32_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_32_R_sub_f_Top_Path_ConjMult1_Add1_32_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_32_R_sub_f_Top_Path_ConjMult1_Add1_32_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_32_R_sub_f_Top_Path_ConjMult1_Add1_32_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_32_R_sub_f_Top_Path_ConjMult1_Add1_32_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_32_R_sub_f_Top_Path_ConjMult1_Add1_32_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_32_R_sub_f_Top_Path_ConjMult1_Add1_32_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_33_R_sub_f_Top_Path_ConjMult1_Add1_33_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_33_R_sub_f_Top_Path_ConjMult1_Add1_33_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_33_R_sub_f_Top_Path_ConjMult1_Add1_33_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_33_R_sub_f_Top_Path_ConjMult1_Add1_33_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_33_R_sub_f_Top_Path_ConjMult1_Add1_33_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_33_R_sub_f_Top_Path_ConjMult1_Add1_33_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_33_R_sub_f_Top_Path_ConjMult1_Add1_33_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_33_R_sub_f_Top_Path_ConjMult1_Add1_33_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_34_R_sub_f_Top_Path_ConjMult1_Add1_34_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_34_R_sub_f_Top_Path_ConjMult1_Add1_34_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_34_R_sub_f_Top_Path_ConjMult1_Add1_34_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_34_R_sub_f_Top_Path_ConjMult1_Add1_34_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_34_R_sub_f_Top_Path_ConjMult1_Add1_34_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_34_R_sub_f_Top_Path_ConjMult1_Add1_34_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_34_R_sub_f_Top_Path_ConjMult1_Add1_34_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_34_R_sub_f_Top_Path_ConjMult1_Add1_34_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_35_R_sub_f_Top_Path_ConjMult1_Add1_35_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_35_R_sub_f_Top_Path_ConjMult1_Add1_35_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_35_R_sub_f_Top_Path_ConjMult1_Add1_35_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_35_R_sub_f_Top_Path_ConjMult1_Add1_35_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_35_R_sub_f_Top_Path_ConjMult1_Add1_35_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_35_R_sub_f_Top_Path_ConjMult1_Add1_35_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_35_R_sub_f_Top_Path_ConjMult1_Add1_35_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_35_R_sub_f_Top_Path_ConjMult1_Add1_35_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_36_R_sub_f_Top_Path_ConjMult1_Add1_36_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_36_R_sub_f_Top_Path_ConjMult1_Add1_36_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_36_R_sub_f_Top_Path_ConjMult1_Add1_36_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_36_R_sub_f_Top_Path_ConjMult1_Add1_36_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_36_R_sub_f_Top_Path_ConjMult1_Add1_36_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_36_R_sub_f_Top_Path_ConjMult1_Add1_36_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_36_R_sub_f_Top_Path_ConjMult1_Add1_36_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_36_R_sub_f_Top_Path_ConjMult1_Add1_36_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_37_R_sub_f_Top_Path_ConjMult1_Add1_37_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_37_R_sub_f_Top_Path_ConjMult1_Add1_37_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_37_R_sub_f_Top_Path_ConjMult1_Add1_37_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_37_R_sub_f_Top_Path_ConjMult1_Add1_37_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_37_R_sub_f_Top_Path_ConjMult1_Add1_37_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_37_R_sub_f_Top_Path_ConjMult1_Add1_37_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_37_R_sub_f_Top_Path_ConjMult1_Add1_37_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_37_R_sub_f_Top_Path_ConjMult1_Add1_37_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_38_R_sub_f_Top_Path_ConjMult1_Add1_38_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_38_R_sub_f_Top_Path_ConjMult1_Add1_38_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_38_R_sub_f_Top_Path_ConjMult1_Add1_38_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_38_R_sub_f_Top_Path_ConjMult1_Add1_38_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_38_R_sub_f_Top_Path_ConjMult1_Add1_38_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_38_R_sub_f_Top_Path_ConjMult1_Add1_38_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_38_R_sub_f_Top_Path_ConjMult1_Add1_38_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_38_R_sub_f_Top_Path_ConjMult1_Add1_38_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_39_R_sub_f_Top_Path_ConjMult1_Add1_39_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_39_R_sub_f_Top_Path_ConjMult1_Add1_39_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_39_R_sub_f_Top_Path_ConjMult1_Add1_39_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_39_R_sub_f_Top_Path_ConjMult1_Add1_39_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_39_R_sub_f_Top_Path_ConjMult1_Add1_39_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_39_R_sub_f_Top_Path_ConjMult1_Add1_39_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_39_R_sub_f_Top_Path_ConjMult1_Add1_39_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_39_R_sub_f_Top_Path_ConjMult1_Add1_39_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_40_R_sub_f_Top_Path_ConjMult1_Add1_40_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_40_R_sub_f_Top_Path_ConjMult1_Add1_40_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_40_R_sub_f_Top_Path_ConjMult1_Add1_40_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_40_R_sub_f_Top_Path_ConjMult1_Add1_40_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_40_R_sub_f_Top_Path_ConjMult1_Add1_40_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_40_R_sub_f_Top_Path_ConjMult1_Add1_40_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_40_R_sub_f_Top_Path_ConjMult1_Add1_40_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_40_R_sub_f_Top_Path_ConjMult1_Add1_40_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_41_R_sub_f_Top_Path_ConjMult1_Add1_41_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_41_R_sub_f_Top_Path_ConjMult1_Add1_41_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_41_R_sub_f_Top_Path_ConjMult1_Add1_41_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_41_R_sub_f_Top_Path_ConjMult1_Add1_41_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_41_R_sub_f_Top_Path_ConjMult1_Add1_41_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_41_R_sub_f_Top_Path_ConjMult1_Add1_41_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_41_R_sub_f_Top_Path_ConjMult1_Add1_41_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_41_R_sub_f_Top_Path_ConjMult1_Add1_41_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_42_R_sub_f_Top_Path_ConjMult1_Add1_42_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_42_R_sub_f_Top_Path_ConjMult1_Add1_42_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_42_R_sub_f_Top_Path_ConjMult1_Add1_42_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_42_R_sub_f_Top_Path_ConjMult1_Add1_42_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_42_R_sub_f_Top_Path_ConjMult1_Add1_42_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_42_R_sub_f_Top_Path_ConjMult1_Add1_42_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_42_R_sub_f_Top_Path_ConjMult1_Add1_42_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_42_R_sub_f_Top_Path_ConjMult1_Add1_42_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_43_R_sub_f_Top_Path_ConjMult1_Add1_43_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_43_R_sub_f_Top_Path_ConjMult1_Add1_43_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_43_R_sub_f_Top_Path_ConjMult1_Add1_43_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_43_R_sub_f_Top_Path_ConjMult1_Add1_43_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_43_R_sub_f_Top_Path_ConjMult1_Add1_43_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_43_R_sub_f_Top_Path_ConjMult1_Add1_43_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_43_R_sub_f_Top_Path_ConjMult1_Add1_43_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_43_R_sub_f_Top_Path_ConjMult1_Add1_43_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_44_R_sub_f_Top_Path_ConjMult1_Add1_44_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_44_R_sub_f_Top_Path_ConjMult1_Add1_44_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_44_R_sub_f_Top_Path_ConjMult1_Add1_44_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_44_R_sub_f_Top_Path_ConjMult1_Add1_44_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_44_R_sub_f_Top_Path_ConjMult1_Add1_44_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_44_R_sub_f_Top_Path_ConjMult1_Add1_44_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_44_R_sub_f_Top_Path_ConjMult1_Add1_44_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_44_R_sub_f_Top_Path_ConjMult1_Add1_44_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_45_R_sub_f_Top_Path_ConjMult1_Add1_45_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_45_R_sub_f_Top_Path_ConjMult1_Add1_45_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_45_R_sub_f_Top_Path_ConjMult1_Add1_45_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_45_R_sub_f_Top_Path_ConjMult1_Add1_45_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_45_R_sub_f_Top_Path_ConjMult1_Add1_45_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_45_R_sub_f_Top_Path_ConjMult1_Add1_45_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_45_R_sub_f_Top_Path_ConjMult1_Add1_45_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_45_R_sub_f_Top_Path_ConjMult1_Add1_45_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_46_R_sub_f_Top_Path_ConjMult1_Add1_46_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_46_R_sub_f_Top_Path_ConjMult1_Add1_46_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_46_R_sub_f_Top_Path_ConjMult1_Add1_46_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_46_R_sub_f_Top_Path_ConjMult1_Add1_46_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_46_R_sub_f_Top_Path_ConjMult1_Add1_46_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_46_R_sub_f_Top_Path_ConjMult1_Add1_46_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_46_R_sub_f_Top_Path_ConjMult1_Add1_46_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_46_R_sub_f_Top_Path_ConjMult1_Add1_46_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_47_R_sub_f_Top_Path_ConjMult1_Add1_47_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_47_R_sub_f_Top_Path_ConjMult1_Add1_47_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_47_R_sub_f_Top_Path_ConjMult1_Add1_47_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_47_R_sub_f_Top_Path_ConjMult1_Add1_47_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_47_R_sub_f_Top_Path_ConjMult1_Add1_47_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_47_R_sub_f_Top_Path_ConjMult1_Add1_47_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_47_R_sub_f_Top_Path_ConjMult1_Add1_47_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_47_R_sub_f_Top_Path_ConjMult1_Add1_47_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_48_R_sub_f_Top_Path_ConjMult1_Add1_48_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_48_R_sub_f_Top_Path_ConjMult1_Add1_48_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_48_R_sub_f_Top_Path_ConjMult1_Add1_48_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_48_R_sub_f_Top_Path_ConjMult1_Add1_48_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_48_R_sub_f_Top_Path_ConjMult1_Add1_48_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_48_R_sub_f_Top_Path_ConjMult1_Add1_48_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_48_R_sub_f_Top_Path_ConjMult1_Add1_48_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_48_R_sub_f_Top_Path_ConjMult1_Add1_48_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_49_R_sub_f_Top_Path_ConjMult1_Add1_49_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_49_R_sub_f_Top_Path_ConjMult1_Add1_49_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_49_R_sub_f_Top_Path_ConjMult1_Add1_49_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_49_R_sub_f_Top_Path_ConjMult1_Add1_49_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_49_R_sub_f_Top_Path_ConjMult1_Add1_49_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_49_R_sub_f_Top_Path_ConjMult1_Add1_49_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_49_R_sub_f_Top_Path_ConjMult1_Add1_49_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_49_R_sub_f_Top_Path_ConjMult1_Add1_49_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_50_R_sub_f_Top_Path_ConjMult1_Add1_50_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_50_R_sub_f_Top_Path_ConjMult1_Add1_50_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_50_R_sub_f_Top_Path_ConjMult1_Add1_50_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_50_R_sub_f_Top_Path_ConjMult1_Add1_50_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_50_R_sub_f_Top_Path_ConjMult1_Add1_50_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_50_R_sub_f_Top_Path_ConjMult1_Add1_50_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_50_R_sub_f_Top_Path_ConjMult1_Add1_50_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_50_R_sub_f_Top_Path_ConjMult1_Add1_50_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_51_R_sub_f_Top_Path_ConjMult1_Add1_51_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_51_R_sub_f_Top_Path_ConjMult1_Add1_51_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_51_R_sub_f_Top_Path_ConjMult1_Add1_51_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_51_R_sub_f_Top_Path_ConjMult1_Add1_51_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_51_R_sub_f_Top_Path_ConjMult1_Add1_51_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_51_R_sub_f_Top_Path_ConjMult1_Add1_51_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_51_R_sub_f_Top_Path_ConjMult1_Add1_51_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_51_R_sub_f_Top_Path_ConjMult1_Add1_51_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_52_R_sub_f_Top_Path_ConjMult1_Add1_52_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_52_R_sub_f_Top_Path_ConjMult1_Add1_52_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_52_R_sub_f_Top_Path_ConjMult1_Add1_52_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_52_R_sub_f_Top_Path_ConjMult1_Add1_52_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_52_R_sub_f_Top_Path_ConjMult1_Add1_52_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_52_R_sub_f_Top_Path_ConjMult1_Add1_52_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_52_R_sub_f_Top_Path_ConjMult1_Add1_52_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_52_R_sub_f_Top_Path_ConjMult1_Add1_52_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_53_R_sub_f_Top_Path_ConjMult1_Add1_53_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_53_R_sub_f_Top_Path_ConjMult1_Add1_53_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_53_R_sub_f_Top_Path_ConjMult1_Add1_53_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_53_R_sub_f_Top_Path_ConjMult1_Add1_53_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_53_R_sub_f_Top_Path_ConjMult1_Add1_53_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_53_R_sub_f_Top_Path_ConjMult1_Add1_53_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_53_R_sub_f_Top_Path_ConjMult1_Add1_53_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_53_R_sub_f_Top_Path_ConjMult1_Add1_53_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_54_R_sub_f_Top_Path_ConjMult1_Add1_54_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_54_R_sub_f_Top_Path_ConjMult1_Add1_54_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_54_R_sub_f_Top_Path_ConjMult1_Add1_54_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_54_R_sub_f_Top_Path_ConjMult1_Add1_54_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_54_R_sub_f_Top_Path_ConjMult1_Add1_54_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_54_R_sub_f_Top_Path_ConjMult1_Add1_54_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_54_R_sub_f_Top_Path_ConjMult1_Add1_54_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_54_R_sub_f_Top_Path_ConjMult1_Add1_54_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_55_R_sub_f_Top_Path_ConjMult1_Add1_55_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_55_R_sub_f_Top_Path_ConjMult1_Add1_55_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_55_R_sub_f_Top_Path_ConjMult1_Add1_55_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_55_R_sub_f_Top_Path_ConjMult1_Add1_55_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_55_R_sub_f_Top_Path_ConjMult1_Add1_55_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_55_R_sub_f_Top_Path_ConjMult1_Add1_55_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_55_R_sub_f_Top_Path_ConjMult1_Add1_55_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_55_R_sub_f_Top_Path_ConjMult1_Add1_55_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_56_R_sub_f_Top_Path_ConjMult1_Add1_56_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_56_R_sub_f_Top_Path_ConjMult1_Add1_56_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_56_R_sub_f_Top_Path_ConjMult1_Add1_56_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_56_R_sub_f_Top_Path_ConjMult1_Add1_56_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_56_R_sub_f_Top_Path_ConjMult1_Add1_56_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_56_R_sub_f_Top_Path_ConjMult1_Add1_56_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_56_R_sub_f_Top_Path_ConjMult1_Add1_56_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_56_R_sub_f_Top_Path_ConjMult1_Add1_56_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_57_R_sub_f_Top_Path_ConjMult1_Add1_57_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_57_R_sub_f_Top_Path_ConjMult1_Add1_57_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_57_R_sub_f_Top_Path_ConjMult1_Add1_57_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_57_R_sub_f_Top_Path_ConjMult1_Add1_57_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_57_R_sub_f_Top_Path_ConjMult1_Add1_57_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_57_R_sub_f_Top_Path_ConjMult1_Add1_57_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_57_R_sub_f_Top_Path_ConjMult1_Add1_57_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_57_R_sub_f_Top_Path_ConjMult1_Add1_57_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_58_R_sub_f_Top_Path_ConjMult1_Add1_58_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_58_R_sub_f_Top_Path_ConjMult1_Add1_58_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_58_R_sub_f_Top_Path_ConjMult1_Add1_58_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_58_R_sub_f_Top_Path_ConjMult1_Add1_58_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_58_R_sub_f_Top_Path_ConjMult1_Add1_58_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_58_R_sub_f_Top_Path_ConjMult1_Add1_58_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_58_R_sub_f_Top_Path_ConjMult1_Add1_58_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_58_R_sub_f_Top_Path_ConjMult1_Add1_58_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_59_R_sub_f_Top_Path_ConjMult1_Add1_59_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_59_R_sub_f_Top_Path_ConjMult1_Add1_59_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_59_R_sub_f_Top_Path_ConjMult1_Add1_59_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_59_R_sub_f_Top_Path_ConjMult1_Add1_59_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_59_R_sub_f_Top_Path_ConjMult1_Add1_59_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_59_R_sub_f_Top_Path_ConjMult1_Add1_59_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_59_R_sub_f_Top_Path_ConjMult1_Add1_59_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_59_R_sub_f_Top_Path_ConjMult1_Add1_59_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_60_R_sub_f_Top_Path_ConjMult1_Add1_60_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_60_R_sub_f_Top_Path_ConjMult1_Add1_60_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_60_R_sub_f_Top_Path_ConjMult1_Add1_60_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_60_R_sub_f_Top_Path_ConjMult1_Add1_60_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_60_R_sub_f_Top_Path_ConjMult1_Add1_60_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_60_R_sub_f_Top_Path_ConjMult1_Add1_60_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_60_R_sub_f_Top_Path_ConjMult1_Add1_60_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_60_R_sub_f_Top_Path_ConjMult1_Add1_60_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_61_R_sub_f_Top_Path_ConjMult1_Add1_61_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_61_R_sub_f_Top_Path_ConjMult1_Add1_61_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_61_R_sub_f_Top_Path_ConjMult1_Add1_61_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_61_R_sub_f_Top_Path_ConjMult1_Add1_61_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_61_R_sub_f_Top_Path_ConjMult1_Add1_61_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_61_R_sub_f_Top_Path_ConjMult1_Add1_61_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_61_R_sub_f_Top_Path_ConjMult1_Add1_61_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_61_R_sub_f_Top_Path_ConjMult1_Add1_61_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_62_R_sub_f_Top_Path_ConjMult1_Add1_62_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_62_R_sub_f_Top_Path_ConjMult1_Add1_62_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_62_R_sub_f_Top_Path_ConjMult1_Add1_62_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_62_R_sub_f_Top_Path_ConjMult1_Add1_62_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_62_R_sub_f_Top_Path_ConjMult1_Add1_62_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_62_R_sub_f_Top_Path_ConjMult1_Add1_62_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_62_R_sub_f_Top_Path_ConjMult1_Add1_62_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_62_R_sub_f_Top_Path_ConjMult1_Add1_62_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_63_R_sub_f_Top_Path_ConjMult1_Add1_63_add_f_merged_reset : std_logic;
    signal Top_Path_ConjMult1_Sub1_63_R_sub_f_Top_Path_ConjMult1_Add1_63_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_63_R_sub_f_Top_Path_ConjMult1_Add1_63_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_ConjMult1_Sub1_63_R_sub_f_Top_Path_ConjMult1_Add1_63_add_f_merged_a_real : REAL;
    signal Top_Path_ConjMult1_Sub1_63_R_sub_f_Top_Path_ConjMult1_Add1_63_add_f_merged_b_real : REAL;
    signal Top_Path_ConjMult1_Sub1_63_R_sub_f_Top_Path_ConjMult1_Add1_63_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_ConjMult1_Sub1_63_R_sub_f_Top_Path_ConjMult1_Add1_63_add_f_merged_p : std_logic_vector (0 downto 0);
    signal Top_Path_ConjMult1_Sub1_63_R_sub_f_Top_Path_ConjMult1_Add1_63_add_f_merged_n : std_logic_vector (0 downto 0);
    signal Top_Path_FP_Acc_Mux_im_0_norm_Top_Path_FP_Acc_Acc_I_add_f_1_reset : std_logic;
    signal Top_Path_FP_Acc_Mux_im_0_norm_Top_Path_FP_Acc_Acc_I_add_f_1_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_FP_Acc_Mux_im_0_norm_Top_Path_FP_Acc_Acc_I_add_f_1_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_FP_Acc_Mux_re_0_norm_Top_Path_FP_Acc_Acc_R_add_f_1_reset : std_logic;
    signal Top_Path_FP_Acc_Mux_re_0_norm_Top_Path_FP_Acc_Acc_R_add_f_1_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_FP_Acc_Mux_re_0_norm_Top_Path_FP_Acc_Acc_R_add_f_1_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_2_1_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_0_f_1_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_2_1_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_0_f_1_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_2_1_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_0_f_1_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_2_0_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_0_f_0_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_2_0_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_0_f_0_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_2_0_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_0_f_0_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_2_3_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_1_f_1_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_2_3_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_1_f_1_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_2_3_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_1_f_1_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_2_2_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_1_f_0_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_2_2_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_1_f_0_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_2_2_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_1_f_0_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_2_5_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_2_f_1_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_2_5_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_2_f_1_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_2_5_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_2_f_1_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_2_4_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_2_f_0_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_2_4_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_2_f_0_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_2_4_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_2_f_0_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_2_7_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_3_f_1_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_2_7_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_3_f_1_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_2_7_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_3_f_1_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_im_0_im_add_2_6_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_3_f_0_reset : std_logic;
    signal Top_Path_VectorDotP_0_im_0_im_add_2_6_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_3_f_0_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_im_0_im_add_2_6_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_3_f_0_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_3_1_f_0_norm_Top_Path_VectorDotP_0_re_0_re_add_4_0_f_1_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_3_1_f_0_norm_Top_Path_VectorDotP_0_re_0_re_add_4_0_f_1_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_3_1_f_0_norm_Top_Path_VectorDotP_0_re_0_re_add_4_0_f_1_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_3_0_f_0_norm_Top_Path_VectorDotP_0_re_0_re_add_4_0_f_0_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_3_0_f_0_norm_Top_Path_VectorDotP_0_re_0_re_add_4_0_f_0_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_3_0_f_0_norm_Top_Path_VectorDotP_0_re_0_re_add_4_0_f_0_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_3_3_f_0_norm_Top_Path_VectorDotP_0_re_0_re_add_4_1_f_1_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_3_3_f_0_norm_Top_Path_VectorDotP_0_re_0_re_add_4_1_f_1_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_3_3_f_0_norm_Top_Path_VectorDotP_0_re_0_re_add_4_1_f_1_q_real : REAL;
    -- synopsys translate on
    signal Top_Path_VectorDotP_0_re_0_re_add_3_2_f_0_norm_Top_Path_VectorDotP_0_re_0_re_add_4_1_f_0_reset : std_logic;
    signal Top_Path_VectorDotP_0_re_0_re_add_3_2_f_0_norm_Top_Path_VectorDotP_0_re_0_re_add_4_1_f_0_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Top_Path_VectorDotP_0_re_0_re_add_3_2_f_0_norm_Top_Path_VectorDotP_0_re_0_re_add_4_1_f_0_q_real : REAL;
    -- synopsys translate on
    signal ld_Top_Path_And2_q_to_Bottom_Path_latch_Lsqii_Mux_b_q : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_v_to_Control_DerivedSignals_And_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_DerivedSignals_CmpEQ_q_to_Control_DerivedSignals_And_b_q : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_ForBanks_FLB_c_to_Control_DerivedSignals_BitCombine_b_q : std_logic_vector (1 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLB_c_to_Control_DerivedSignals_CmpEQ_a_q : std_logic_vector (7 downto 0);
    signal ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_ll_to_Control_DerivedSignals_Not2_a_q : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_InRowIdx_s_to_Control_InPort_BitCombine1_a_q : std_logic_vector (7 downto 0);
    signal ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO_v_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_And_q_to_Control_InPort_FIFO_r_q : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_InData_re_to_Control_InPort_FIFO2_re_d_q : std_logic_vector (31 downto 0);
    signal ld_ChannelIn_InData_im_to_Control_InPort_FIFO2_im_d_q : std_logic_vector (31 downto 0);
    signal ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q : std_logic_vector (0 downto 0);
    signal ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_0_q_to_Control_Input_WrBk_Mux_Mux1_0_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_1_q_to_Control_Input_WrBk_Mux_Mux1_1_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_2_q_to_Control_Input_WrBk_Mux_Mux1_2_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_3_q_to_Control_Input_WrBk_Mux_Mux1_3_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_4_q_to_Control_Input_WrBk_Mux_Mux1_4_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_5_q_to_Control_Input_WrBk_Mux_Mux1_5_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_6_q_to_Control_Input_WrBk_Mux_Mux1_6_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_7_q_to_Control_Input_WrBk_Mux_Mux1_7_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_8_q_to_Control_Input_WrBk_Mux_Mux1_8_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_9_q_to_Control_Input_WrBk_Mux_Mux1_9_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_10_q_to_Control_Input_WrBk_Mux_Mux1_10_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_11_q_to_Control_Input_WrBk_Mux_Mux1_11_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_12_q_to_Control_Input_WrBk_Mux_Mux1_12_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_13_q_to_Control_Input_WrBk_Mux_Mux1_13_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_14_q_to_Control_Input_WrBk_Mux_Mux1_14_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_15_q_to_Control_Input_WrBk_Mux_Mux1_15_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_16_q_to_Control_Input_WrBk_Mux_Mux1_16_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_17_q_to_Control_Input_WrBk_Mux_Mux1_17_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_18_q_to_Control_Input_WrBk_Mux_Mux1_18_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_19_q_to_Control_Input_WrBk_Mux_Mux1_19_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_20_q_to_Control_Input_WrBk_Mux_Mux1_20_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_21_q_to_Control_Input_WrBk_Mux_Mux1_21_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_22_q_to_Control_Input_WrBk_Mux_Mux1_22_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_23_q_to_Control_Input_WrBk_Mux_Mux1_23_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_24_q_to_Control_Input_WrBk_Mux_Mux1_24_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_25_q_to_Control_Input_WrBk_Mux_Mux1_25_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_26_q_to_Control_Input_WrBk_Mux_Mux1_26_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_27_q_to_Control_Input_WrBk_Mux_Mux1_27_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_28_q_to_Control_Input_WrBk_Mux_Mux1_28_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_29_q_to_Control_Input_WrBk_Mux_Mux1_29_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_30_q_to_Control_Input_WrBk_Mux_Mux1_30_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_31_q_to_Control_Input_WrBk_Mux_Mux1_31_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_32_q_to_Control_Input_WrBk_Mux_Mux1_32_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_33_q_to_Control_Input_WrBk_Mux_Mux1_33_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_34_q_to_Control_Input_WrBk_Mux_Mux1_34_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_35_q_to_Control_Input_WrBk_Mux_Mux1_35_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_36_q_to_Control_Input_WrBk_Mux_Mux1_36_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_37_q_to_Control_Input_WrBk_Mux_Mux1_37_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_38_q_to_Control_Input_WrBk_Mux_Mux1_38_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_39_q_to_Control_Input_WrBk_Mux_Mux1_39_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_40_q_to_Control_Input_WrBk_Mux_Mux1_40_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_41_q_to_Control_Input_WrBk_Mux_Mux1_41_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_42_q_to_Control_Input_WrBk_Mux_Mux1_42_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_43_q_to_Control_Input_WrBk_Mux_Mux1_43_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_44_q_to_Control_Input_WrBk_Mux_Mux1_44_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_45_q_to_Control_Input_WrBk_Mux_Mux1_45_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_46_q_to_Control_Input_WrBk_Mux_Mux1_46_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_47_q_to_Control_Input_WrBk_Mux_Mux1_47_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_48_q_to_Control_Input_WrBk_Mux_Mux1_48_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_49_q_to_Control_Input_WrBk_Mux_Mux1_49_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_50_q_to_Control_Input_WrBk_Mux_Mux1_50_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_51_q_to_Control_Input_WrBk_Mux_Mux1_51_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_52_q_to_Control_Input_WrBk_Mux_Mux1_52_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_53_q_to_Control_Input_WrBk_Mux_Mux1_53_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_54_q_to_Control_Input_WrBk_Mux_Mux1_54_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_55_q_to_Control_Input_WrBk_Mux_Mux1_55_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_56_q_to_Control_Input_WrBk_Mux_Mux1_56_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_57_q_to_Control_Input_WrBk_Mux_Mux1_57_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_58_q_to_Control_Input_WrBk_Mux_Mux1_58_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_59_q_to_Control_Input_WrBk_Mux_Mux1_59_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_60_q_to_Control_Input_WrBk_Mux_Mux1_60_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_61_q_to_Control_Input_WrBk_Mux_Mux1_61_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_62_q_to_Control_Input_WrBk_Mux_Mux1_62_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_WrEnMux1_63_q_to_Control_Input_WrBk_Mux_Mux1_63_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux2_b_q : std_logic_vector (0 downto 0);
    signal ld_Control_WrBackPath_Mux3_q_to_Control_Input_WrBk_Mux_Mux2_d_q : std_logic_vector (9 downto 0);
    signal ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux3_re_b_q : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_Detect_Pulses_SRlatch_Not_q_to_Control_MasterLoops_Detect_Pulses_SRlatch_And_b_q : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLB_bs_to_Control_MasterLoops_Detect_Pulses_SRlatch_Not_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_Detect_Pulses_SRlatch_SampleDelay1_q_to_Control_MasterLoops_Detect_Pulses_SRlatch_Or_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_WrBackPath_RisingEdge_q_to_Control_MasterLoops_Detect_Pulses_SRlatch1_Or_b_q : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLB_bs_to_Control_MasterLoops_ForBanks_FLB_ls_q : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_ColIdx2Bank_lutmem_q_to_Control_MasterLoops_ForBanks_FLB_limit_q : std_logic_vector (1 downto 0);
    signal ld_Control_MasterLoops_Add_add_q_to_Control_MasterLoops_ForRows_FLB_init_q : std_logic_vector (7 downto 0);
    signal ld_Control_MasterLoops_Add1_add_q_to_Control_MasterLoops_ForRows_FLB_limit_q : std_logic_vector (7 downto 0);
    signal ld_GPIn_go_s_to_Control_MasterLoops_latch_0L1_Mux_b_q : std_logic_vector (0 downto 0);
    signal ld_GPIn_ProcUpper_s_to_Control_MasterLoops_latch_0L1_Mux_d_q : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_latch_0L1_Mux_q_to_Control_PingPongAddr_Mux1_b_q : std_logic_vector (0 downto 0);
    signal ld_Control_WrBackPath_latch_0L_Mux_q_to_Control_WrBackPath_BitCombine1_b_q : std_logic_vector (1 downto 0);
    signal ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_WrBackPath_SRlatch_PS_And_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q : std_logic_vector (0 downto 0);
    signal ld_Control_WrBackPath_RisingEdge_q_to_Control_WrBackPath_latch_0L_Mux_b_q : std_logic_vector (0 downto 0);
    signal ld_Control_WrBackPath_RisingEdge_q_to_Control_WrBackPath_latch_0L1_Mux_b_q : std_logic_vector (0 downto 0);
    signal ld_Control_Input_WrBk_Mux_Mux1_0_q_to_Top_Path_DualMem_0_re_b_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_0_q_to_Top_Path_EffVecLength_0_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_0_q_to_Top_Path_EffVecLength_0_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_1_q_to_Top_Path_EffVecLength_1_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_1_q_to_Top_Path_EffVecLength_1_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_2_q_to_Top_Path_EffVecLength_2_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_2_q_to_Top_Path_EffVecLength_2_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_3_q_to_Top_Path_EffVecLength_3_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_3_q_to_Top_Path_EffVecLength_3_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_4_q_to_Top_Path_EffVecLength_4_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_4_q_to_Top_Path_EffVecLength_4_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_5_q_to_Top_Path_EffVecLength_5_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_5_q_to_Top_Path_EffVecLength_5_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_6_q_to_Top_Path_EffVecLength_6_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_6_q_to_Top_Path_EffVecLength_6_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_7_q_to_Top_Path_EffVecLength_7_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_7_q_to_Top_Path_EffVecLength_7_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_8_q_to_Top_Path_EffVecLength_8_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_8_q_to_Top_Path_EffVecLength_8_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_9_q_to_Top_Path_EffVecLength_9_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_9_q_to_Top_Path_EffVecLength_9_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_10_q_to_Top_Path_EffVecLength_10_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_10_q_to_Top_Path_EffVecLength_10_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_11_q_to_Top_Path_EffVecLength_11_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_11_q_to_Top_Path_EffVecLength_11_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_12_q_to_Top_Path_EffVecLength_12_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_12_q_to_Top_Path_EffVecLength_12_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_13_q_to_Top_Path_EffVecLength_13_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_13_q_to_Top_Path_EffVecLength_13_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_14_q_to_Top_Path_EffVecLength_14_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_14_q_to_Top_Path_EffVecLength_14_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_15_q_to_Top_Path_EffVecLength_15_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_15_q_to_Top_Path_EffVecLength_15_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_16_q_to_Top_Path_EffVecLength_16_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_16_q_to_Top_Path_EffVecLength_16_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_17_q_to_Top_Path_EffVecLength_17_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_17_q_to_Top_Path_EffVecLength_17_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_18_q_to_Top_Path_EffVecLength_18_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_18_q_to_Top_Path_EffVecLength_18_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_19_q_to_Top_Path_EffVecLength_19_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_19_q_to_Top_Path_EffVecLength_19_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_20_q_to_Top_Path_EffVecLength_20_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_20_q_to_Top_Path_EffVecLength_20_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_21_q_to_Top_Path_EffVecLength_21_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_21_q_to_Top_Path_EffVecLength_21_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_22_q_to_Top_Path_EffVecLength_22_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_22_q_to_Top_Path_EffVecLength_22_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_23_q_to_Top_Path_EffVecLength_23_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_23_q_to_Top_Path_EffVecLength_23_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_24_q_to_Top_Path_EffVecLength_24_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_24_q_to_Top_Path_EffVecLength_24_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_25_q_to_Top_Path_EffVecLength_25_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_25_q_to_Top_Path_EffVecLength_25_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_26_q_to_Top_Path_EffVecLength_26_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_26_q_to_Top_Path_EffVecLength_26_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_27_q_to_Top_Path_EffVecLength_27_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_27_q_to_Top_Path_EffVecLength_27_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_28_q_to_Top_Path_EffVecLength_28_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_28_q_to_Top_Path_EffVecLength_28_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_29_q_to_Top_Path_EffVecLength_29_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_29_q_to_Top_Path_EffVecLength_29_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_30_q_to_Top_Path_EffVecLength_30_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_30_q_to_Top_Path_EffVecLength_30_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_31_q_to_Top_Path_EffVecLength_31_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_31_q_to_Top_Path_EffVecLength_31_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_32_q_to_Top_Path_EffVecLength_32_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_32_q_to_Top_Path_EffVecLength_32_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_33_q_to_Top_Path_EffVecLength_33_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_33_q_to_Top_Path_EffVecLength_33_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_34_q_to_Top_Path_EffVecLength_34_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_34_q_to_Top_Path_EffVecLength_34_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_35_q_to_Top_Path_EffVecLength_35_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_35_q_to_Top_Path_EffVecLength_35_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_36_q_to_Top_Path_EffVecLength_36_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_36_q_to_Top_Path_EffVecLength_36_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_37_q_to_Top_Path_EffVecLength_37_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_37_q_to_Top_Path_EffVecLength_37_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_38_q_to_Top_Path_EffVecLength_38_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_38_q_to_Top_Path_EffVecLength_38_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_39_q_to_Top_Path_EffVecLength_39_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_39_q_to_Top_Path_EffVecLength_39_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_40_q_to_Top_Path_EffVecLength_40_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_40_q_to_Top_Path_EffVecLength_40_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_41_q_to_Top_Path_EffVecLength_41_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_41_q_to_Top_Path_EffVecLength_41_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_42_q_to_Top_Path_EffVecLength_42_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_42_q_to_Top_Path_EffVecLength_42_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_43_q_to_Top_Path_EffVecLength_43_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_43_q_to_Top_Path_EffVecLength_43_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_44_q_to_Top_Path_EffVecLength_44_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_44_q_to_Top_Path_EffVecLength_44_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_45_q_to_Top_Path_EffVecLength_45_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_45_q_to_Top_Path_EffVecLength_45_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_46_q_to_Top_Path_EffVecLength_46_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_46_q_to_Top_Path_EffVecLength_46_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_47_q_to_Top_Path_EffVecLength_47_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_47_q_to_Top_Path_EffVecLength_47_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_48_q_to_Top_Path_EffVecLength_48_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_48_q_to_Top_Path_EffVecLength_48_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_49_q_to_Top_Path_EffVecLength_49_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_49_q_to_Top_Path_EffVecLength_49_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_50_q_to_Top_Path_EffVecLength_50_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_50_q_to_Top_Path_EffVecLength_50_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_51_q_to_Top_Path_EffVecLength_51_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_51_q_to_Top_Path_EffVecLength_51_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_52_q_to_Top_Path_EffVecLength_52_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_52_q_to_Top_Path_EffVecLength_52_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_53_q_to_Top_Path_EffVecLength_53_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_53_q_to_Top_Path_EffVecLength_53_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_54_q_to_Top_Path_EffVecLength_54_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_54_q_to_Top_Path_EffVecLength_54_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_55_q_to_Top_Path_EffVecLength_55_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_55_q_to_Top_Path_EffVecLength_55_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_56_q_to_Top_Path_EffVecLength_56_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_56_q_to_Top_Path_EffVecLength_56_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_57_q_to_Top_Path_EffVecLength_57_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_57_q_to_Top_Path_EffVecLength_57_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_58_q_to_Top_Path_EffVecLength_58_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_58_q_to_Top_Path_EffVecLength_58_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_59_q_to_Top_Path_EffVecLength_59_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_59_q_to_Top_Path_EffVecLength_59_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_60_q_to_Top_Path_EffVecLength_60_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_60_q_to_Top_Path_EffVecLength_60_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_61_q_to_Top_Path_EffVecLength_61_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_61_q_to_Top_Path_EffVecLength_61_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_62_q_to_Top_Path_EffVecLength_62_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_62_q_to_Top_Path_EffVecLength_62_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_63_q_to_Top_Path_EffVecLength_63_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Mux4_63_q_to_Top_Path_EffVecLength_63_im_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_q_to_Top_Path_PickAij_Mux_re_selLSBs_a_q : std_logic_vector (5 downto 0);
    signal LoopDelay2_replace_mem_reset0 : std_logic;
    signal LoopDelay2_replace_mem_iq : std_logic_vector (0 downto 0);
    signal LoopDelay2_replace_mem_ia : std_logic_vector (0 downto 0);
    signal LoopDelay2_replace_mem_ir : std_logic_vector (0 downto 0);
    signal LoopDelay2_replace_mem_aa : std_logic_vector (5 downto 0);
    signal LoopDelay2_replace_mem_ab : std_logic_vector (5 downto 0);
    signal LoopDelay2_replace_mem_q : std_logic_vector (0 downto 0);
    signal LoopDelay2_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal LoopDelay2_replace_rdcnt_i : unsigned(5 downto 0);
    signal LoopDelay2_replace_rdcnt_eq : std_logic;
    signal LoopDelay2_replace_wrreg_q : std_logic_vector (5 downto 0);
    signal LoopDelay2_mem_top_q : std_logic_vector (6 downto 0);
    signal LoopDelay2_cmpReg_q : std_logic_vector (0 downto 0);
    signal LoopDelay2_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_outputreg_q : std_logic_vector (0 downto 0);
    signal ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_replace_mem_reset0 : std_logic;
    signal ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_replace_rdcnt_eq : std_logic;
    signal ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_replace_wrreg_q : std_logic_vector (5 downto 0);
    signal ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_Top_Path_And1_q_to_ChannelOut_y_v_o_s_outputreg_q : std_logic_vector (0 downto 0);
    signal ld_Top_Path_And1_q_to_ChannelOut_y_v_o_s_replace_mem_reset0 : std_logic;
    signal ld_Top_Path_And1_q_to_ChannelOut_y_v_o_s_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_Top_Path_And1_q_to_ChannelOut_y_v_o_s_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_Top_Path_And1_q_to_ChannelOut_y_v_o_s_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_Top_Path_And1_q_to_ChannelOut_y_v_o_s_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_Top_Path_And1_q_to_ChannelOut_y_v_o_s_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_Top_Path_And1_q_to_ChannelOut_y_v_o_s_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_Top_Path_FP_Acc_And1_q_to_ChannelOut_qv_s_outputreg_q : std_logic_vector (0 downto 0);
    signal ld_Top_Path_FP_Acc_And1_q_to_ChannelOut_qv_s_replace_mem_reset0 : std_logic;
    signal ld_Top_Path_FP_Acc_And1_q_to_ChannelOut_qv_s_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_Top_Path_FP_Acc_And1_q_to_ChannelOut_qv_s_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_Top_Path_FP_Acc_And1_q_to_ChannelOut_qv_s_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_Top_Path_FP_Acc_And1_q_to_ChannelOut_qv_s_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_Top_Path_FP_Acc_And1_q_to_ChannelOut_qv_s_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_Top_Path_FP_Acc_And1_q_to_ChannelOut_qv_s_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_outputreg_q : std_logic_vector (7 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_replace_mem_reset0 : std_logic;
    signal ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_replace_mem_ir : std_logic_vector (7 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_replace_rdcnt_eq : std_logic;
    signal ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_replace_wrreg_q : std_logic_vector (5 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_outputreg_q : std_logic_vector (7 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_replace_mem_reset0 : std_logic;
    signal ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_replace_mem_ir : std_logic_vector (7 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_replace_rdcnt_eq : std_logic;
    signal ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_replace_wrreg_q : std_logic_vector (5 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLA_ld_to_ChannelOut_FwDone_s_outputreg_q : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLA_ld_to_ChannelOut_FwDone_s_replace_mem_reset0 : std_logic;
    signal ld_Control_MasterLoops_ForColumn_FLA_ld_to_ChannelOut_FwDone_s_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLA_ld_to_ChannelOut_FwDone_s_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLA_ld_to_ChannelOut_FwDone_s_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLA_ld_to_ChannelOut_FwDone_s_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLA_ld_to_ChannelOut_FwDone_s_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLA_ld_to_ChannelOut_FwDone_s_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_replace_mem_reset0 : std_logic;
    signal ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_replace_mem_ir : std_logic_vector (7 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_replace_rdcnt_q : std_logic_vector(1 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_replace_rdcnt_i : unsigned(1 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_replace_wrreg_q : std_logic_vector (1 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_mem_top_q : std_logic_vector (2 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_mem_reset0 : std_logic;
    signal ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_mem_iq : std_logic_vector (9 downto 0);
    signal ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_mem_ia : std_logic_vector (9 downto 0);
    signal ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_mem_ir : std_logic_vector (9 downto 0);
    signal ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_mem_q : std_logic_vector (9 downto 0);
    signal ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_rdcnt_q : std_logic_vector(2 downto 0);
    signal ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_rdcnt_i : unsigned(2 downto 0);
    signal ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_rdcnt_eq : std_logic;
    signal ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_wrreg_q : std_logic_vector (2 downto 0);
    signal ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_mem_top_q : std_logic_vector (3 downto 0);
    signal ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_replace_mem_reset0 : std_logic;
    signal ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_replace_mem_ir : std_logic_vector (7 downto 0);
    signal ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_replace_rdcnt_q : std_logic_vector(2 downto 0);
    signal ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_replace_rdcnt_i : unsigned(2 downto 0);
    signal ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_replace_rdcnt_eq : std_logic;
    signal ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_replace_wrreg_q : std_logic_vector (2 downto 0);
    signal ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_mem_top_q : std_logic_vector (3 downto 0);
    signal ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_outputreg_q : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_replace_mem_reset0 : std_logic;
    signal ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_replace_rdcnt_eq : std_logic;
    signal ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_replace_wrreg_q : std_logic_vector (5 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_replace_mem_reset0 : std_logic;
    signal ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_replace_mem_iq : std_logic_vector (44 downto 0);
    signal ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_replace_mem_ia : std_logic_vector (44 downto 0);
    signal ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_replace_mem_ir : std_logic_vector (44 downto 0);
    signal ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_replace_mem_q : std_logic_vector (44 downto 0);
    signal ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_replace_rdcnt_q : std_logic_vector(2 downto 0);
    signal ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_replace_rdcnt_i : unsigned(2 downto 0);
    signal ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_replace_wrreg_q : std_logic_vector (2 downto 0);
    signal ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_mem_top_q : std_logic_vector (3 downto 0);
    signal ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_replace_mem_reset0 : std_logic;
    signal ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_replace_rdcnt_eq : std_logic;
    signal ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_replace_wrreg_q : std_logic_vector (5 downto 0);
    signal ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_Control_DerivedSignals_CmpEQ2_q_to_Top_Path_Fw_Fifo_FIFO2_1_d_replace_mem_reset0 : std_logic;
    signal ld_Control_DerivedSignals_CmpEQ2_q_to_Top_Path_Fw_Fifo_FIFO2_1_d_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_Control_DerivedSignals_CmpEQ2_q_to_Top_Path_Fw_Fifo_FIFO2_1_d_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_Control_DerivedSignals_CmpEQ2_q_to_Top_Path_Fw_Fifo_FIFO2_1_d_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_Control_DerivedSignals_CmpEQ2_q_to_Top_Path_Fw_Fifo_FIFO2_1_d_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_Control_DerivedSignals_CmpEQ2_q_to_Top_Path_Fw_Fifo_FIFO2_1_d_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_Control_DerivedSignals_CmpEQ2_q_to_Top_Path_Fw_Fifo_FIFO2_1_d_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_Control_DerivedSignals_And3_q_to_Top_Path_Fw_Fifo_FIFO2_2_d_replace_mem_reset0 : std_logic;
    signal ld_Control_DerivedSignals_And3_q_to_Top_Path_Fw_Fifo_FIFO2_2_d_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_Control_DerivedSignals_And3_q_to_Top_Path_Fw_Fifo_FIFO2_2_d_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_Control_DerivedSignals_And3_q_to_Top_Path_Fw_Fifo_FIFO2_2_d_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_Control_DerivedSignals_And3_q_to_Top_Path_Fw_Fifo_FIFO2_2_d_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_Control_DerivedSignals_And3_q_to_Top_Path_Fw_Fifo_FIFO2_2_d_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_Control_DerivedSignals_And3_q_to_Top_Path_Fw_Fifo_FIFO2_2_d_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_replace_mem_reset0 : std_logic;
    signal ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_replace_rdcnt_eq : std_logic;
    signal ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_replace_wrreg_q : std_logic_vector (5 downto 0);
    signal ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_Top_Path_PickAij_Mux_re_mfinal_mfinal_q_to_Top_Path_Fw_Fifo_FIFO3_re_d_inputreg_q : std_logic_vector (31 downto 0);
    signal ld_Top_Path_PickAij_Mux_re_mfinal_mfinal_q_to_Top_Path_Fw_Fifo_FIFO3_re_d_replace_mem_reset0 : std_logic;
    signal ld_Top_Path_PickAij_Mux_re_mfinal_mfinal_q_to_Top_Path_Fw_Fifo_FIFO3_re_d_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_Top_Path_PickAij_Mux_re_mfinal_mfinal_q_to_Top_Path_Fw_Fifo_FIFO3_re_d_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_Top_Path_PickAij_Mux_re_mfinal_mfinal_q_to_Top_Path_Fw_Fifo_FIFO3_re_d_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_Top_Path_PickAij_Mux_re_mfinal_mfinal_q_to_Top_Path_Fw_Fifo_FIFO3_re_d_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_Top_Path_PickAij_Mux_re_mfinal_mfinal_q_to_Top_Path_Fw_Fifo_FIFO3_re_d_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_Top_Path_PickAij_Mux_re_mfinal_mfinal_q_to_Top_Path_Fw_Fifo_FIFO3_re_d_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_Top_Path_PickAij_Mux_im_mfinal_mfinal_q_to_Top_Path_Fw_Fifo_FIFO3_im_d_inputreg_q : std_logic_vector (31 downto 0);
    signal ld_Top_Path_PickAij_Mux_im_mfinal_mfinal_q_to_Top_Path_Fw_Fifo_FIFO3_im_d_replace_mem_reset0 : std_logic;
    signal ld_Top_Path_PickAij_Mux_im_mfinal_mfinal_q_to_Top_Path_Fw_Fifo_FIFO3_im_d_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_Top_Path_PickAij_Mux_im_mfinal_mfinal_q_to_Top_Path_Fw_Fifo_FIFO3_im_d_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_Top_Path_PickAij_Mux_im_mfinal_mfinal_q_to_Top_Path_Fw_Fifo_FIFO3_im_d_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_Top_Path_PickAij_Mux_im_mfinal_mfinal_q_to_Top_Path_Fw_Fifo_FIFO3_im_d_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_Top_Path_PickAij_Mux_im_mfinal_mfinal_q_to_Top_Path_Fw_Fifo_FIFO3_im_d_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_Top_Path_PickAij_Mux_im_mfinal_mfinal_q_to_Top_Path_Fw_Fifo_FIFO3_im_d_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_Top_Path_Fw_Fifo_FIFO1_re_q_to_Top_Path_FP_Acc_Acc_R_add_f_a_replace_mem_reset0 : std_logic;
    signal ld_Top_Path_Fw_Fifo_FIFO1_re_q_to_Top_Path_FP_Acc_Acc_R_add_f_a_replace_mem_iq : std_logic_vector (44 downto 0);
    signal ld_Top_Path_Fw_Fifo_FIFO1_re_q_to_Top_Path_FP_Acc_Acc_R_add_f_a_replace_mem_ia : std_logic_vector (44 downto 0);
    signal ld_Top_Path_Fw_Fifo_FIFO1_re_q_to_Top_Path_FP_Acc_Acc_R_add_f_a_replace_mem_ir : std_logic_vector (44 downto 0);
    signal ld_Top_Path_Fw_Fifo_FIFO1_re_q_to_Top_Path_FP_Acc_Acc_R_add_f_a_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_Top_Path_Fw_Fifo_FIFO1_re_q_to_Top_Path_FP_Acc_Acc_R_add_f_a_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_Top_Path_Fw_Fifo_FIFO1_re_q_to_Top_Path_FP_Acc_Acc_R_add_f_a_replace_mem_q : std_logic_vector (44 downto 0);
    signal ld_Top_Path_Fw_Fifo_FIFO1_im_q_to_Top_Path_FP_Acc_Acc_I_add_f_a_replace_mem_reset0 : std_logic;
    signal ld_Top_Path_Fw_Fifo_FIFO1_im_q_to_Top_Path_FP_Acc_Acc_I_add_f_a_replace_mem_iq : std_logic_vector (44 downto 0);
    signal ld_Top_Path_Fw_Fifo_FIFO1_im_q_to_Top_Path_FP_Acc_Acc_I_add_f_a_replace_mem_ia : std_logic_vector (44 downto 0);
    signal ld_Top_Path_Fw_Fifo_FIFO1_im_q_to_Top_Path_FP_Acc_Acc_I_add_f_a_replace_mem_ir : std_logic_vector (44 downto 0);
    signal ld_Top_Path_Fw_Fifo_FIFO1_im_q_to_Top_Path_FP_Acc_Acc_I_add_f_a_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_Top_Path_Fw_Fifo_FIFO1_im_q_to_Top_Path_FP_Acc_Acc_I_add_f_a_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_Top_Path_Fw_Fifo_FIFO1_im_q_to_Top_Path_FP_Acc_Acc_I_add_f_a_replace_mem_q : std_logic_vector (44 downto 0);
    signal ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_replace_mem_reset0 : std_logic;
    signal ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_replace_mem_iq : std_logic_vector (44 downto 0);
    signal ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_replace_mem_ia : std_logic_vector (44 downto 0);
    signal ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_replace_mem_ir : std_logic_vector (44 downto 0);
    signal ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_replace_mem_q : std_logic_vector (44 downto 0);
    signal ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_replace_rdcnt_eq : std_logic;
    signal ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_replace_wrreg_q : std_logic_vector (4 downto 0);
    signal ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_Top_Path_L_top_I_sub_f_q_to_Bottom_Path_L_ij_aI_x_bI_f_1_cast_a_replace_mem_reset0 : std_logic;
    signal ld_Top_Path_L_top_I_sub_f_q_to_Bottom_Path_L_ij_aI_x_bI_f_1_cast_a_replace_mem_iq : std_logic_vector (44 downto 0);
    signal ld_Top_Path_L_top_I_sub_f_q_to_Bottom_Path_L_ij_aI_x_bI_f_1_cast_a_replace_mem_ia : std_logic_vector (44 downto 0);
    signal ld_Top_Path_L_top_I_sub_f_q_to_Bottom_Path_L_ij_aI_x_bI_f_1_cast_a_replace_mem_ir : std_logic_vector (44 downto 0);
    signal ld_Top_Path_L_top_I_sub_f_q_to_Bottom_Path_L_ij_aI_x_bI_f_1_cast_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_Top_Path_L_top_I_sub_f_q_to_Bottom_Path_L_ij_aI_x_bI_f_1_cast_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_Top_Path_L_top_I_sub_f_q_to_Bottom_Path_L_ij_aI_x_bI_f_1_cast_a_replace_mem_q : std_logic_vector (44 downto 0);
    signal ld_Top_Path_Fw_Fifo_FIFO3_re_q_to_Top_Path_L_top_R_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_Top_Path_Fw_Fifo_FIFO3_re_q_to_Top_Path_L_top_R_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_Top_Path_Fw_Fifo_FIFO3_re_q_to_Top_Path_L_top_R_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_Top_Path_Fw_Fifo_FIFO3_re_q_to_Top_Path_L_top_R_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_Top_Path_Fw_Fifo_FIFO3_re_q_to_Top_Path_L_top_R_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_Top_Path_Fw_Fifo_FIFO3_re_q_to_Top_Path_L_top_R_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_Top_Path_Fw_Fifo_FIFO3_re_q_to_Top_Path_L_top_R_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_Top_Path_Fw_Fifo_FIFO3_im_q_to_Top_Path_L_top_I_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_Top_Path_Fw_Fifo_FIFO3_im_q_to_Top_Path_L_top_I_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_Top_Path_Fw_Fifo_FIFO3_im_q_to_Top_Path_L_top_I_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_Top_Path_Fw_Fifo_FIFO3_im_q_to_Top_Path_L_top_I_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_Top_Path_Fw_Fifo_FIFO3_im_q_to_Top_Path_L_top_I_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_Top_Path_Fw_Fifo_FIFO3_im_q_to_Top_Path_L_top_I_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_Top_Path_Fw_Fifo_FIFO3_im_q_to_Top_Path_L_top_I_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLB_c_to_Control_DerivedSignals_RowVecElmSel1_lutmem_a_replace_mem_reset0 : std_logic;
    signal ld_Control_MasterLoops_ForColumn_FLB_c_to_Control_DerivedSignals_RowVecElmSel1_lutmem_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLB_c_to_Control_DerivedSignals_RowVecElmSel1_lutmem_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLB_c_to_Control_DerivedSignals_RowVecElmSel1_lutmem_a_replace_mem_ir : std_logic_vector (7 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLB_c_to_Control_DerivedSignals_RowVecElmSel1_lutmem_a_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLB_c_to_Control_DerivedSignals_RowVecElmSel1_lutmem_a_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLB_c_to_Control_DerivedSignals_RowVecElmSel1_lutmem_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_replace_mem_reset0 : std_logic;
    signal ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_replace_mem_ir : std_logic_vector (7 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_replace_wrreg_q : std_logic_vector (5 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_split_0_replace_mem_reset0 : std_logic;
    signal ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_split_0_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_split_0_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_split_0_replace_mem_ir : std_logic_vector (7 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_split_0_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_split_0_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_split_0_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLA_ld_to_ChannelOut_FwDone_s_split_0_replace_mem_reset0 : std_logic;
    signal ld_Control_MasterLoops_ForColumn_FLA_ld_to_ChannelOut_FwDone_s_split_0_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLA_ld_to_ChannelOut_FwDone_s_split_0_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLA_ld_to_ChannelOut_FwDone_s_split_0_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLA_ld_to_ChannelOut_FwDone_s_split_0_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLA_ld_to_ChannelOut_FwDone_s_split_0_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLA_ld_to_ChannelOut_FwDone_s_split_0_replace_mem_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_CmpEQ2_a : std_logic_vector(1 downto 0);
    signal Control_DerivedSignals_CmpEQ2_b : std_logic_vector(1 downto 0);
    signal Control_DerivedSignals_CmpEQ2_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_63_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_63_q : std_logic_vector (0 downto 0);
    signal Bottom_Path_latch_Lsqii_Mux_s : std_logic_vector (0 downto 0);
    signal Bottom_Path_latch_Lsqii_Mux_q : std_logic_vector (44 downto 0);
    signal Control_DerivedSignals_Idx2Range_0_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_1_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_2_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_3_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_4_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_5_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_6_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_7_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_8_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_9_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_10_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_11_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_12_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_13_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_14_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_15_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_16_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_17_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_18_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_19_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_20_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_21_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_22_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_23_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_24_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_25_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_26_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_27_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_28_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_29_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_30_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_31_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_32_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_33_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_34_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_35_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_36_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_37_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_38_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_39_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_40_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_41_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_42_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_43_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_44_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_45_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_46_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_47_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_48_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_49_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_50_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_51_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_52_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_53_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_54_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_55_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_56_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_57_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_58_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_59_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_60_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_61_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_62_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Sub1_R_sub_a : std_logic_vector(7 downto 0);
    signal Control_DerivedSignals_Sub1_R_sub_b : std_logic_vector(7 downto 0);
    signal Control_DerivedSignals_Sub1_R_sub_o : std_logic_vector (7 downto 0);
    signal Control_DerivedSignals_Sub1_R_sub_q : std_logic_vector (7 downto 0);
    signal Control_InPort_WEnMap_0_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_1_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_2_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_3_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_4_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_5_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_6_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_7_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_8_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_9_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_10_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_11_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_12_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_13_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_14_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_15_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_16_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_17_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_18_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_19_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_20_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_21_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_22_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_23_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_24_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_25_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_26_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_27_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_28_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_29_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_30_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_31_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_32_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_33_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_34_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_35_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_36_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_37_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_38_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_39_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_40_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_41_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_42_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_43_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_44_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_45_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_46_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_47_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_48_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_49_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_50_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_51_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_52_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_53_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_54_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_55_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_56_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_57_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_58_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_59_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_60_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_61_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_62_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_63_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WrEnMux_0_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_0_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_1_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_1_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_2_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_2_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_3_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_3_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_4_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_4_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_5_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_5_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_6_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_6_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_7_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_7_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_8_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_8_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_9_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_9_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_10_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_10_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_11_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_11_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_12_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_12_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_13_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_13_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_14_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_14_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_15_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_15_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_16_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_16_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_17_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_17_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_18_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_18_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_19_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_19_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_20_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_20_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_21_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_21_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_22_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_22_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_23_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_23_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_24_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_24_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_25_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_25_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_26_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_26_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_27_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_27_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_28_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_28_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_29_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_29_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_30_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_30_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_31_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_31_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_32_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_32_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_33_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_33_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_34_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_34_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_35_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_35_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_36_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_36_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_37_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_37_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_38_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_38_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_39_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_39_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_40_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_40_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_41_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_41_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_42_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_42_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_43_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_43_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_44_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_44_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_45_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_45_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_46_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_46_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_47_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_47_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_48_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_48_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_49_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_49_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_50_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_50_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_51_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_51_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_52_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_52_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_53_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_53_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_54_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_54_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_55_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_55_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_56_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_56_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_57_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_57_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_58_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_58_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_59_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_59_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_60_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_60_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_61_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_61_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_62_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_62_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_63_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux_63_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux2_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux2_q : std_logic_vector (9 downto 0);
    signal Control_Input_WrBk_Mux_Mux3_re_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux3_re_q : std_logic_vector (44 downto 0);
    signal Control_Input_WrBk_Mux_Mux3_im_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux3_im_q : std_logic_vector (44 downto 0);
    signal Control_MasterLoops_Add_add_a : std_logic_vector(7 downto 0);
    signal Control_MasterLoops_Add_add_b : std_logic_vector(7 downto 0);
    signal Control_MasterLoops_Add_add_o : std_logic_vector (7 downto 0);
    signal Control_MasterLoops_Add_add_q : std_logic_vector (7 downto 0);
    signal Control_MasterLoops_latch_0L1_Mux_s : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_latch_0L1_Mux_q : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_latch_0L3_Mux_s : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_latch_0L3_Mux_q : std_logic_vector (7 downto 0);
    signal Control_WrBackPath_latch_0L1_Mux_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_latch_0L1_Mux_q : std_logic_vector (5 downto 0);
    signal Control_WrBackPath_latch_0L2_Mux_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_latch_0L2_Mux_q : std_logic_vector (1 downto 0);
    signal Top_Path_FP_Acc_Mux_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_FP_Acc_Mux_re_q : std_logic_vector (44 downto 0);
    signal Top_Path_FP_Acc_Mux_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_FP_Acc_Mux_im_q : std_logic_vector (44 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_0_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_0_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_1_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_1_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_2_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_2_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_3_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_3_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_4_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_4_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_5_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_5_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_6_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_6_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_7_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_7_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_8_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_8_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_9_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_9_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_10_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_10_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_11_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_11_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_12_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_12_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_13_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_13_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_14_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_14_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_15_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_15_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_16_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_16_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_17_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_17_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_18_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_18_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_19_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_19_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_20_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_20_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_21_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_21_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_22_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_22_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_23_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_23_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_24_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_24_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_25_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_25_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_26_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_26_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_27_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_27_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_28_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_28_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_29_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_29_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_30_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_30_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_31_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_31_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_32_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_32_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_33_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_33_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_34_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_34_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_35_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_35_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_36_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_36_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_37_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_37_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_38_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_38_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_39_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_39_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_40_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_40_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_41_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_41_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_42_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_42_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_43_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_43_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_44_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_44_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_45_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_45_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_46_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_46_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_47_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_47_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_48_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_48_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_49_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_49_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_50_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_50_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_51_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_51_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_52_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_52_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_53_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_53_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_54_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_54_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_55_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_55_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_56_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_56_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_57_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_57_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_58_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_58_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_59_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_59_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_60_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_60_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_61_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_61_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_62_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_62_q : std_logic_vector (0 downto 0);
    signal LoopDelay2_notEnable_a : std_logic_vector(0 downto 0);
    signal LoopDelay2_notEnable_q : std_logic_vector(0 downto 0);
    signal LoopDelay2_enaAnd_a : std_logic_vector(0 downto 0);
    signal LoopDelay2_enaAnd_b : std_logic_vector(0 downto 0);
    signal LoopDelay2_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_enaAnd_q : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_Sub1_R_sub_a : std_logic_vector(7 downto 0);
    signal Control_MasterLoops_Sub1_R_sub_b : std_logic_vector(7 downto 0);
    signal Control_MasterLoops_Sub1_R_sub_o : std_logic_vector (7 downto 0);
    signal Control_MasterLoops_Sub1_R_sub_q : std_logic_vector (7 downto 0);
    signal Control_MasterLoops_Add1_add_a : std_logic_vector(7 downto 0);
    signal Control_MasterLoops_Add1_add_b : std_logic_vector(7 downto 0);
    signal Control_MasterLoops_Add1_add_o : std_logic_vector (7 downto 0);
    signal Control_MasterLoops_Add1_add_q : std_logic_vector (7 downto 0);
    signal Control_MasterLoops_Detect_Pulses_SRlatch1_Or_a : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_Detect_Pulses_SRlatch1_Or_b : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_Detect_Pulses_SRlatch1_Or_q : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_Detect_Pulses_Not_a : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_Detect_Pulses_Not_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_And3_a : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_And3_b : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_And3_q : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_ForRows_FLA_el : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForRows_FLA_ll : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForRows_FLA_bd : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForRows_FLA_la : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForRows_FLA_ld : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Not_a : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_Not_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_ForRowUpdate_FLA_el : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_ForRowUpdate_FLA_ll : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_ForRowUpdate_FLA_bd : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_ForRowUpdate_FLA_la : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_ForRowUpdate_FLA_ld : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_latch_0L_Mux_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_latch_0L_Mux_q : std_logic_vector (1 downto 0);
    signal Top_Path_FP_Acc_And3_a : std_logic_vector(0 downto 0);
    signal Top_Path_FP_Acc_And3_b : std_logic_vector(0 downto 0);
    signal Top_Path_FP_Acc_And3_q : std_logic_vector(0 downto 0);
    signal Top_Path_FP_Acc_Not1_a : std_logic_vector(0 downto 0);
    signal Top_Path_FP_Acc_Not1_q : std_logic_vector(0 downto 0);
    signal Top_Path_FP_Acc_Not2_a : std_logic_vector(0 downto 0);
    signal Top_Path_FP_Acc_Not2_q : std_logic_vector(0 downto 0);
    signal Control_InPort_BitCombine1_q : std_logic_vector (9 downto 0);
    signal Control_DerivedSignals_And_a : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_And_b : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_And_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_BitCombine_q : std_logic_vector (9 downto 0);
    signal Control_DerivedSignals_CmpEQ_a : std_logic_vector(7 downto 0);
    signal Control_DerivedSignals_CmpEQ_b : std_logic_vector(7 downto 0);
    signal Control_DerivedSignals_CmpEQ_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Not2_a : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Not2_q : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_Detect_Pulses_SRlatch_Not_a : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_Detect_Pulses_SRlatch_Not_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_BitCombine1_q : std_logic_vector (9 downto 0);
    signal Top_Path_PickAij_Mux_re_selLSBs_in : std_logic_vector (1 downto 0);
    signal Top_Path_PickAij_Mux_re_selLSBs_b : std_logic_vector (1 downto 0);
    signal Top_Path_PickAij_Mux_re_selMSBs_in : std_logic_vector (5 downto 0);
    signal Top_Path_PickAij_Mux_re_selMSBs_b : std_logic_vector (3 downto 0);
    signal Control_WrBackPath_RisingEdge_a : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_RisingEdge_b : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_RisingEdge_q : std_logic_vector(0 downto 0);
    signal LoopDelay2_cmp_a : std_logic_vector(6 downto 0);
    signal LoopDelay2_cmp_b : std_logic_vector(6 downto 0);
    signal LoopDelay2_cmp_q : std_logic_vector(0 downto 0);
    signal LoopDelay2_nor_a : std_logic_vector(0 downto 0);
    signal LoopDelay2_nor_b : std_logic_vector(0 downto 0);
    signal LoopDelay2_nor_q : std_logic_vector(0 downto 0);
    signal ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_cmp_a : std_logic_vector(6 downto 0);
    signal ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_cmp_b : std_logic_vector(6 downto 0);
    signal ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_cmp_q : std_logic_vector(0 downto 0);
    signal ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_nor_a : std_logic_vector(0 downto 0);
    signal ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_nor_b : std_logic_vector(0 downto 0);
    signal ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_nor_q : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_cmp_a : std_logic_vector(6 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_cmp_b : std_logic_vector(6 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_cmp_q : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_nor_a : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_nor_b : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_nor_q : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_cmp_a : std_logic_vector(6 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_cmp_b : std_logic_vector(6 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_cmp_q : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_nor_a : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_nor_b : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_nor_q : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_cmp_a : std_logic_vector(2 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_cmp_b : std_logic_vector(2 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_cmp_a : std_logic_vector(3 downto 0);
    signal ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_cmp_b : std_logic_vector(3 downto 0);
    signal ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_cmp_q : std_logic_vector(0 downto 0);
    signal ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_nor_a : std_logic_vector(0 downto 0);
    signal ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_nor_b : std_logic_vector(0 downto 0);
    signal ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_nor_q : std_logic_vector(0 downto 0);
    signal ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_cmp_a : std_logic_vector(3 downto 0);
    signal ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_cmp_b : std_logic_vector(3 downto 0);
    signal ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_cmp_a : std_logic_vector(6 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_cmp_b : std_logic_vector(6 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_cmp_q : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_nor_a : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_nor_b : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_nor_q : std_logic_vector(0 downto 0);
    signal ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_cmp_a : std_logic_vector(3 downto 0);
    signal ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_cmp_b : std_logic_vector(3 downto 0);
    signal ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_cmp_q : std_logic_vector(0 downto 0);
    signal ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_nor_a : std_logic_vector(0 downto 0);
    signal ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_nor_b : std_logic_vector(0 downto 0);
    signal ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_nor_q : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_cmp_a : std_logic_vector(6 downto 0);
    signal ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_cmp_b : std_logic_vector(6 downto 0);
    signal ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_cmp_q : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_nor_a : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_nor_b : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_nor_q : std_logic_vector(0 downto 0);
    signal ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_cmp_a : std_logic_vector(6 downto 0);
    signal ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_cmp_b : std_logic_vector(6 downto 0);
    signal ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_cmp_q : std_logic_vector(0 downto 0);
    signal ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_nor_a : std_logic_vector(0 downto 0);
    signal ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_nor_b : std_logic_vector(0 downto 0);
    signal ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_nor_q : std_logic_vector(0 downto 0);
    signal ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_cmp_a : std_logic_vector(5 downto 0);
    signal ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_cmp_b : std_logic_vector(5 downto 0);
    signal ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_cmp_a : std_logic_vector(6 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_cmp_b : std_logic_vector(6 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_cmp_q : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_nor_a : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_nor_b : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_nor_q : std_logic_vector(0 downto 0);
    signal Control_PingPongAddr_Mux4_0_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_0_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_63_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_63_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_1_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_1_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_2_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_2_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_3_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_3_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_4_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_4_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_5_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_5_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_6_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_6_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_7_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_7_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_8_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_8_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_9_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_9_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_10_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_10_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_11_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_11_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_12_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_12_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_13_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_13_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_14_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_14_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_15_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_15_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_16_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_16_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_17_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_17_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_18_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_18_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_19_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_19_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_20_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_20_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_21_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_21_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_22_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_22_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_23_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_23_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_24_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_24_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_25_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_25_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_26_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_26_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_27_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_27_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_28_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_28_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_29_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_29_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_30_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_30_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_31_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_31_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_32_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_32_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_33_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_33_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_34_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_34_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_35_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_35_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_36_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_36_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_37_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_37_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_38_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_38_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_39_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_39_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_40_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_40_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_41_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_41_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_42_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_42_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_43_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_43_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_44_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_44_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_45_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_45_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_46_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_46_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_47_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_47_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_48_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_48_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_49_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_49_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_50_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_50_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_51_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_51_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_52_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_52_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_53_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_53_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_54_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_54_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_55_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_55_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_56_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_56_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_57_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_57_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_58_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_58_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_59_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_59_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_60_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_60_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_61_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_61_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_62_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_62_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux3_sel_inv_a : std_logic_vector(0 downto 0);
    signal Control_PingPongAddr_Mux3_sel_inv_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_0_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_1_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_2_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_3_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_4_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_5_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_6_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_7_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_8_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_9_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_10_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_11_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_12_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_13_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_14_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_15_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_16_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_17_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_18_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_19_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_20_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_21_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_22_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_23_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_24_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_25_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_26_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_27_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_28_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_29_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_30_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_31_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_32_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_33_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_34_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_35_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_36_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_37_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_38_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_39_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_40_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_41_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_42_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_43_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_44_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_45_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_46_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_47_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_48_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_49_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_50_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_51_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_52_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_53_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_54_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_55_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_56_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_57_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_58_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_59_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_60_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_61_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_62_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_63_q : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_Detect_Pulses_SRlatch1_And_a : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_Detect_Pulses_SRlatch1_And_b : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_Detect_Pulses_SRlatch1_And_q : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_ForBanks_FLA_el : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForBanks_FLA_ll : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForBanks_FLA_bd : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForBanks_FLA_la : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForBanks_FLA_ld : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_SRlatch_PS_Not_a : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_SRlatch_PS_Not_q : std_logic_vector(0 downto 0);
    signal Top_Path_FP_Acc_And4_a : std_logic_vector(0 downto 0);
    signal Top_Path_FP_Acc_And4_b : std_logic_vector(0 downto 0);
    signal Top_Path_FP_Acc_And4_c : std_logic_vector(0 downto 0);
    signal Top_Path_FP_Acc_And4_q : std_logic_vector(0 downto 0);
    signal Control_InPort_Sub1_R_sub_a : std_logic_vector(9 downto 0);
    signal Control_InPort_Sub1_R_sub_b : std_logic_vector(9 downto 0);
    signal Control_InPort_Sub1_R_sub_o : std_logic_vector (9 downto 0);
    signal Control_InPort_Sub1_R_sub_q : std_logic_vector (9 downto 0);
    signal Top_Path_latch_0L_Mux_0_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_0_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_0_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_0_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_1_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_1_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_1_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_1_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_2_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_2_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_2_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_2_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_3_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_3_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_3_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_3_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_4_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_4_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_4_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_4_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_5_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_5_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_5_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_5_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_6_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_6_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_6_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_6_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_7_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_7_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_7_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_7_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_8_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_8_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_8_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_8_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_9_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_9_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_9_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_9_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_10_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_10_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_10_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_10_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_11_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_11_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_11_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_11_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_12_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_12_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_12_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_12_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_13_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_13_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_13_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_13_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_14_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_14_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_14_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_14_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_15_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_15_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_15_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_15_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_16_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_16_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_16_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_16_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_17_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_17_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_17_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_17_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_18_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_18_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_18_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_18_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_19_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_19_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_19_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_19_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_20_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_20_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_20_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_20_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_21_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_21_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_21_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_21_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_22_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_22_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_22_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_22_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_23_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_23_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_23_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_23_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_24_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_24_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_24_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_24_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_25_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_25_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_25_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_25_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_26_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_26_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_26_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_26_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_27_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_27_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_27_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_27_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_28_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_28_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_28_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_28_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_29_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_29_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_29_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_29_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_30_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_30_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_30_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_30_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_31_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_31_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_31_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_31_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_32_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_32_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_32_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_32_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_33_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_33_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_33_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_33_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_34_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_34_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_34_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_34_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_35_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_35_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_35_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_35_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_36_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_36_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_36_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_36_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_37_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_37_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_37_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_37_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_38_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_38_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_38_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_38_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_39_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_39_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_39_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_39_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_40_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_40_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_40_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_40_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_41_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_41_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_41_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_41_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_42_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_42_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_42_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_42_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_43_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_43_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_43_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_43_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_44_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_44_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_44_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_44_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_45_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_45_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_45_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_45_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_46_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_46_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_46_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_46_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_47_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_47_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_47_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_47_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_48_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_48_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_48_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_48_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_49_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_49_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_49_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_49_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_50_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_50_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_50_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_50_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_51_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_51_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_51_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_51_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_52_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_52_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_52_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_52_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_53_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_53_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_53_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_53_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_54_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_54_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_54_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_54_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_55_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_55_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_55_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_55_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_56_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_56_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_56_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_56_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_57_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_57_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_57_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_57_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_58_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_58_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_58_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_58_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_59_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_59_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_59_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_59_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_60_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_60_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_60_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_60_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_61_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_61_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_61_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_61_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_62_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_62_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_62_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_62_im_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_63_re_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_63_re_q : std_logic_vector (31 downto 0);
    signal Top_Path_latch_0L_Mux_63_im_s : std_logic_vector (0 downto 0);
    signal Top_Path_latch_0L_Mux_63_im_q : std_logic_vector (31 downto 0);
    signal Control_PingPongAddr_Not1_a : std_logic_vector(9 downto 0);
    signal Control_PingPongAddr_Not1_q : std_logic_vector(9 downto 0);
    signal Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_a : std_logic_vector(0 downto 0);
    signal Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_Not1_a : std_logic_vector(9 downto 0);
    signal Control_WrBackPath_Not1_q : std_logic_vector(9 downto 0);
    signal Top_Path_PickAij_Mux_re_msplit_0_s : std_logic_vector (1 downto 0);
    signal Top_Path_PickAij_Mux_re_msplit_0_q : std_logic_vector (31 downto 0);
    signal Top_Path_PickAij_Mux_re_msplit_1_s : std_logic_vector (1 downto 0);
    signal Top_Path_PickAij_Mux_re_msplit_1_q : std_logic_vector (31 downto 0);
    signal Top_Path_PickAij_Mux_re_msplit_2_s : std_logic_vector (1 downto 0);
    signal Top_Path_PickAij_Mux_re_msplit_2_q : std_logic_vector (31 downto 0);
    signal Top_Path_PickAij_Mux_re_msplit_3_s : std_logic_vector (1 downto 0);
    signal Top_Path_PickAij_Mux_re_msplit_3_q : std_logic_vector (31 downto 0);
    signal Top_Path_PickAij_Mux_re_msplit_4_s : std_logic_vector (1 downto 0);
    signal Top_Path_PickAij_Mux_re_msplit_4_q : std_logic_vector (31 downto 0);
    signal Top_Path_PickAij_Mux_re_msplit_5_s : std_logic_vector (1 downto 0);
    signal Top_Path_PickAij_Mux_re_msplit_5_q : std_logic_vector (31 downto 0);
    signal Top_Path_PickAij_Mux_re_msplit_6_s : std_logic_vector (1 downto 0);
    signal Top_Path_PickAij_Mux_re_msplit_6_q : std_logic_vector (31 downto 0);
    signal Top_Path_PickAij_Mux_re_msplit_7_s : std_logic_vector (1 downto 0);
    signal Top_Path_PickAij_Mux_re_msplit_7_q : std_logic_vector (31 downto 0);
    signal Top_Path_PickAij_Mux_re_msplit_8_s : std_logic_vector (1 downto 0);
    signal Top_Path_PickAij_Mux_re_msplit_8_q : std_logic_vector (31 downto 0);
    signal Top_Path_PickAij_Mux_re_msplit_9_s : std_logic_vector (1 downto 0);
    signal Top_Path_PickAij_Mux_re_msplit_9_q : std_logic_vector (31 downto 0);
    signal Top_Path_PickAij_Mux_re_msplit_10_s : std_logic_vector (1 downto 0);
    signal Top_Path_PickAij_Mux_re_msplit_10_q : std_logic_vector (31 downto 0);
    signal Top_Path_PickAij_Mux_re_msplit_11_s : std_logic_vector (1 downto 0);
    signal Top_Path_PickAij_Mux_re_msplit_11_q : std_logic_vector (31 downto 0);
    signal Top_Path_PickAij_Mux_re_msplit_12_s : std_logic_vector (1 downto 0);
    signal Top_Path_PickAij_Mux_re_msplit_12_q : std_logic_vector (31 downto 0);
    signal Top_Path_PickAij_Mux_re_msplit_13_s : std_logic_vector (1 downto 0);
    signal Top_Path_PickAij_Mux_re_msplit_13_q : std_logic_vector (31 downto 0);
    signal Top_Path_PickAij_Mux_re_msplit_14_s : std_logic_vector (1 downto 0);
    signal Top_Path_PickAij_Mux_re_msplit_14_q : std_logic_vector (31 downto 0);
    signal Top_Path_PickAij_Mux_re_msplit_15_s : std_logic_vector (1 downto 0);
    signal Top_Path_PickAij_Mux_re_msplit_15_q : std_logic_vector (31 downto 0);
    signal Top_Path_PickAij_Mux_im_msplit_0_s : std_logic_vector (1 downto 0);
    signal Top_Path_PickAij_Mux_im_msplit_0_q : std_logic_vector (31 downto 0);
    signal Top_Path_PickAij_Mux_im_msplit_1_s : std_logic_vector (1 downto 0);
    signal Top_Path_PickAij_Mux_im_msplit_1_q : std_logic_vector (31 downto 0);
    signal Top_Path_PickAij_Mux_im_msplit_2_s : std_logic_vector (1 downto 0);
    signal Top_Path_PickAij_Mux_im_msplit_2_q : std_logic_vector (31 downto 0);
    signal Top_Path_PickAij_Mux_im_msplit_3_s : std_logic_vector (1 downto 0);
    signal Top_Path_PickAij_Mux_im_msplit_3_q : std_logic_vector (31 downto 0);
    signal Top_Path_PickAij_Mux_im_msplit_4_s : std_logic_vector (1 downto 0);
    signal Top_Path_PickAij_Mux_im_msplit_4_q : std_logic_vector (31 downto 0);
    signal Top_Path_PickAij_Mux_im_msplit_5_s : std_logic_vector (1 downto 0);
    signal Top_Path_PickAij_Mux_im_msplit_5_q : std_logic_vector (31 downto 0);
    signal Top_Path_PickAij_Mux_im_msplit_6_s : std_logic_vector (1 downto 0);
    signal Top_Path_PickAij_Mux_im_msplit_6_q : std_logic_vector (31 downto 0);
    signal Top_Path_PickAij_Mux_im_msplit_7_s : std_logic_vector (1 downto 0);
    signal Top_Path_PickAij_Mux_im_msplit_7_q : std_logic_vector (31 downto 0);
    signal Top_Path_PickAij_Mux_im_msplit_8_s : std_logic_vector (1 downto 0);
    signal Top_Path_PickAij_Mux_im_msplit_8_q : std_logic_vector (31 downto 0);
    signal Top_Path_PickAij_Mux_im_msplit_9_s : std_logic_vector (1 downto 0);
    signal Top_Path_PickAij_Mux_im_msplit_9_q : std_logic_vector (31 downto 0);
    signal Top_Path_PickAij_Mux_im_msplit_10_s : std_logic_vector (1 downto 0);
    signal Top_Path_PickAij_Mux_im_msplit_10_q : std_logic_vector (31 downto 0);
    signal Top_Path_PickAij_Mux_im_msplit_11_s : std_logic_vector (1 downto 0);
    signal Top_Path_PickAij_Mux_im_msplit_11_q : std_logic_vector (31 downto 0);
    signal Top_Path_PickAij_Mux_im_msplit_12_s : std_logic_vector (1 downto 0);
    signal Top_Path_PickAij_Mux_im_msplit_12_q : std_logic_vector (31 downto 0);
    signal Top_Path_PickAij_Mux_im_msplit_13_s : std_logic_vector (1 downto 0);
    signal Top_Path_PickAij_Mux_im_msplit_13_q : std_logic_vector (31 downto 0);
    signal Top_Path_PickAij_Mux_im_msplit_14_s : std_logic_vector (1 downto 0);
    signal Top_Path_PickAij_Mux_im_msplit_14_q : std_logic_vector (31 downto 0);
    signal Top_Path_PickAij_Mux_im_msplit_15_s : std_logic_vector (1 downto 0);
    signal Top_Path_PickAij_Mux_im_msplit_15_q : std_logic_vector (31 downto 0);
    signal Top_Path_PickAij_Mux_re_mfinal_selLSBs_in : std_logic_vector (1 downto 0);
    signal Top_Path_PickAij_Mux_re_mfinal_selLSBs_b : std_logic_vector (1 downto 0);
    signal Top_Path_PickAij_Mux_re_mfinal_selMSBs_in : std_logic_vector (3 downto 0);
    signal Top_Path_PickAij_Mux_re_mfinal_selMSBs_b : std_logic_vector (1 downto 0);
    signal Control_WrBackPath_WrEnMux_0_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_0_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_1_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_1_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_2_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_2_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_3_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_3_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_4_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_4_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_5_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_5_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_6_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_6_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_7_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_7_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_8_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_8_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_9_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_9_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_10_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_10_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_11_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_11_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_12_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_12_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_13_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_13_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_14_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_14_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_15_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_15_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_16_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_16_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_17_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_17_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_18_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_18_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_19_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_19_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_20_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_20_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_21_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_21_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_22_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_22_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_23_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_23_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_24_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_24_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_25_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_25_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_26_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_26_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_27_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_27_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_28_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_28_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_29_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_29_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_30_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_30_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_31_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_31_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_32_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_32_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_33_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_33_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_34_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_34_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_35_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_35_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_36_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_36_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_37_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_37_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_38_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_38_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_39_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_39_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_40_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_40_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_41_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_41_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_42_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_42_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_43_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_43_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_44_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_44_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_45_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_45_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_46_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_46_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_47_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_47_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_48_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_48_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_49_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_49_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_50_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_50_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_51_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_51_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_52_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_52_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_53_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_53_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_54_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_54_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_55_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_55_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_56_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_56_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_57_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_57_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_58_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_58_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_59_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_59_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_60_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_60_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_61_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_61_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_62_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_62_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_63_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_WrEnMux_63_q : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Detect_Pulses_SRlatch_Or_a : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_Detect_Pulses_SRlatch_Or_b : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_Detect_Pulses_SRlatch_Or_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_SRlatch_PS_And_a : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_SRlatch_PS_And_b : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_SRlatch_PS_And_q : std_logic_vector(0 downto 0);
    signal Top_Path_FP_Acc_Or_a : std_logic_vector(0 downto 0);
    signal Top_Path_FP_Acc_Or_b : std_logic_vector(0 downto 0);
    signal Top_Path_FP_Acc_Or_q : std_logic_vector(0 downto 0);
    signal Control_PingPongAddr_Mux1_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux1_q : std_logic_vector (9 downto 0);
    signal Control_WrBackPath_Mux3_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux3_q : std_logic_vector (9 downto 0);
    signal Top_Path_PickAij_Mux_re_mfinal_msplit_0_s : std_logic_vector (1 downto 0);
    signal Top_Path_PickAij_Mux_re_mfinal_msplit_0_q : std_logic_vector (31 downto 0);
    signal Top_Path_PickAij_Mux_re_mfinal_msplit_1_s : std_logic_vector (1 downto 0);
    signal Top_Path_PickAij_Mux_re_mfinal_msplit_1_q : std_logic_vector (31 downto 0);
    signal Top_Path_PickAij_Mux_re_mfinal_msplit_2_s : std_logic_vector (1 downto 0);
    signal Top_Path_PickAij_Mux_re_mfinal_msplit_2_q : std_logic_vector (31 downto 0);
    signal Top_Path_PickAij_Mux_re_mfinal_msplit_3_s : std_logic_vector (1 downto 0);
    signal Top_Path_PickAij_Mux_re_mfinal_msplit_3_q : std_logic_vector (31 downto 0);
    signal Top_Path_PickAij_Mux_im_mfinal_msplit_0_s : std_logic_vector (1 downto 0);
    signal Top_Path_PickAij_Mux_im_mfinal_msplit_0_q : std_logic_vector (31 downto 0);
    signal Top_Path_PickAij_Mux_im_mfinal_msplit_1_s : std_logic_vector (1 downto 0);
    signal Top_Path_PickAij_Mux_im_mfinal_msplit_1_q : std_logic_vector (31 downto 0);
    signal Top_Path_PickAij_Mux_im_mfinal_msplit_2_s : std_logic_vector (1 downto 0);
    signal Top_Path_PickAij_Mux_im_mfinal_msplit_2_q : std_logic_vector (31 downto 0);
    signal Top_Path_PickAij_Mux_im_mfinal_msplit_3_s : std_logic_vector (1 downto 0);
    signal Top_Path_PickAij_Mux_im_mfinal_msplit_3_q : std_logic_vector (31 downto 0);
    signal Top_Path_PickAij_Mux_re_mfinal_mfinal_s : std_logic_vector (1 downto 0);
    signal Top_Path_PickAij_Mux_re_mfinal_mfinal_q : std_logic_vector (31 downto 0);
    signal Top_Path_PickAij_Mux_im_mfinal_mfinal_s : std_logic_vector (1 downto 0);
    signal Top_Path_PickAij_Mux_im_mfinal_mfinal_q : std_logic_vector (31 downto 0);
    signal Control_WrBackPath_Mux5_0_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_0_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_63_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_63_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_1_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_1_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_62_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_62_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_2_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_2_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_61_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_61_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_3_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_3_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_60_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_60_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_4_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_4_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_59_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_59_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_5_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_5_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_58_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_58_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_6_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_6_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_57_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_57_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_7_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_7_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_56_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_56_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_8_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_8_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_55_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_55_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_9_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_9_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_54_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_54_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_10_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_10_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_53_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_53_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_11_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_11_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_52_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_52_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_12_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_12_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_51_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_51_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_13_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_13_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_50_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_50_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_14_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_14_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_49_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_49_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_15_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_15_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_48_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_48_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_16_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_16_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_47_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_47_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_17_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_17_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_46_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_46_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_18_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_18_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_45_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_45_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_19_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_19_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_44_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_44_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_20_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_20_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_43_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_43_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_21_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_21_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_42_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_42_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_22_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_22_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_41_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_41_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_23_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_23_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_40_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_40_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_24_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_24_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_39_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_39_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_25_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_25_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_38_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_38_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_26_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_26_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_37_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_37_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_27_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_27_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_36_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_36_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_28_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_28_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_35_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_35_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_29_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_29_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_34_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_34_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_30_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_30_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_33_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_33_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_31_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_31_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_32_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_32_q : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Detect_Pulses_SRlatch_And_a : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_Detect_Pulses_SRlatch_And_b : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_Detect_Pulses_SRlatch_And_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_SRlatch_PS_Or_a : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_SRlatch_PS_Or_b : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_SRlatch_PS_Or_q : std_logic_vector(0 downto 0);
    signal Top_Path_And1_a : std_logic_vector(0 downto 0);
    signal Top_Path_And1_b : std_logic_vector(0 downto 0);
    signal Top_Path_And1_q : std_logic_vector(0 downto 0);
    signal Top_Path_And2_a : std_logic_vector(0 downto 0);
    signal Top_Path_And2_b : std_logic_vector(0 downto 0);
    signal Top_Path_And2_q : std_logic_vector(0 downto 0);
    signal Top_Path_FP_Acc_And1_a : std_logic_vector(0 downto 0);
    signal Top_Path_FP_Acc_And1_b : std_logic_vector(0 downto 0);
    signal Top_Path_FP_Acc_And1_q : std_logic_vector(0 downto 0);
    signal Top_Path_FP_Acc_And2_a : std_logic_vector(0 downto 0);
    signal Top_Path_FP_Acc_And2_b : std_logic_vector(0 downto 0);
    signal Top_Path_FP_Acc_And2_q : std_logic_vector(0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_0_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_0_q : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Detect_Pulses_And1_a : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_Detect_Pulses_And1_b : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_Detect_Pulses_And1_q : std_logic_vector(0 downto 0);
    signal Control_InPort_Not1_a : std_logic_vector(0 downto 0);
    signal Control_InPort_Not1_q : std_logic_vector(0 downto 0);
    signal Bottom_Path_Not_a : std_logic_vector(0 downto 0);
    signal Bottom_Path_Not_q : std_logic_vector(0 downto 0);
    signal Bottom_Path_And_a : std_logic_vector(0 downto 0);
    signal Bottom_Path_And_b : std_logic_vector(0 downto 0);
    signal Bottom_Path_And_q : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_Detect_Pulses_And2_a : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_Detect_Pulses_And2_b : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_Detect_Pulses_And2_q : std_logic_vector(0 downto 0);
    signal Control_InPort_And_a : std_logic_vector(0 downto 0);
    signal Control_InPort_And_b : std_logic_vector(0 downto 0);
    signal Control_InPort_And_q : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_ForColumn_FLA_el : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForColumn_FLA_ll : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForColumn_FLA_bd : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForColumn_FLA_la : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForColumn_FLA_ld : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_0_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_0_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_1_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_1_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_2_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_2_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_3_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_3_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_4_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_4_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_5_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_5_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_6_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_6_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_7_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_7_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_8_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_8_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_9_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_9_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_10_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_10_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_11_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_11_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_12_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_12_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_13_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_13_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_14_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_14_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_15_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_15_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_16_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_16_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_17_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_17_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_18_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_18_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_19_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_19_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_20_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_20_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_21_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_21_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_22_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_22_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_23_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_23_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_24_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_24_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_25_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_25_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_26_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_26_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_27_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_27_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_28_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_28_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_29_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_29_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_30_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_30_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_31_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_31_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_32_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_32_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_33_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_33_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_34_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_34_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_35_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_35_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_36_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_36_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_37_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_37_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_38_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_38_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_39_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_39_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_40_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_40_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_41_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_41_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_42_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_42_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_43_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_43_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_44_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_44_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_45_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_45_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_46_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_46_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_47_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_47_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_48_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_48_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_49_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_49_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_50_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_50_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_51_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_51_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_52_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_52_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_53_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_53_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_54_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_54_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_55_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_55_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_56_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_56_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_57_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_57_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_58_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_58_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_59_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_59_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_60_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_60_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_61_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_61_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_62_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_62_q : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_63_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_63_q : std_logic_vector (0 downto 0);
begin


	--LoopDelay2_notEnable(LOGICAL,7616)
    LoopDelay2_notEnable_a <= VCC_q;
    LoopDelay2_notEnable_q <= not LoopDelay2_notEnable_a;

	--ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_nor(LOGICAL,7662)
    ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_nor_a <= LoopDelay2_notEnable_q;
    ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_nor_b <= ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_sticky_ena_q;
    ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_nor_q <= not (ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_nor_a or ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_nor_b);

	--ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_mem_top(CONSTANT,7658)
    ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_mem_top_q <= "0110001";

	--ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_cmp(LOGICAL,7659)
    ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_cmp_a <= ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_mem_top_q;
    ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_cmp_b <= STD_LOGIC_VECTOR("0" & ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_replace_rdcnt_q);
    ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_cmp_q <= "1" when ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_cmp_a = ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_cmp_b else "0";

	--ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_cmpReg(REG,7660)
    ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_cmpReg_q <= ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_cmp_q;
        END IF;
    END PROCESS;


	--ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_sticky_ena(REG,7663)
    ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_nor_q = "1") THEN
                ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_sticky_ena_q <= ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_enaAnd(LOGICAL,7664)
    ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_enaAnd_a <= ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_sticky_ena_q;
    ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_enaAnd_b <= VCC_q;
    ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_enaAnd_q <= ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_enaAnd_a and ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_enaAnd_b;

	--ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_nor(LOGICAL,7880)
    ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_nor_a <= LoopDelay2_notEnable_q;
    ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_nor_b <= ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_sticky_ena_q;
    ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_nor_q <= not (ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_nor_a or ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_nor_b);

	--ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_mem_top(CONSTANT,7876)
    ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_mem_top_q <= "0111111";

	--ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_cmp(LOGICAL,7877)
    ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_cmp_a <= ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_mem_top_q;
    ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_cmp_b <= STD_LOGIC_VECTOR("0" & ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_replace_rdcnt_q);
    ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_cmp_q <= "1" when ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_cmp_a = ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_cmp_b else "0";

	--ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_cmpReg(REG,7878)
    ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_cmpReg_q <= ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_cmp_q;
        END IF;
    END PROCESS;


	--ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_sticky_ena(REG,7881)
    ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_nor_q = "1") THEN
                ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_sticky_ena_q <= ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_enaAnd(LOGICAL,7882)
    ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_enaAnd_a <= ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_sticky_ena_q;
    ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_enaAnd_b <= VCC_q;
    ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_enaAnd_q <= ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_enaAnd_a and ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_enaAnd_b;

	--ld_Control_MasterLoops_ForColumn_FLB_bs_to_Control_MasterLoops_Detect_Pulses_SRlatch_Not_a(DELAY,4362)@3
    ld_Control_MasterLoops_ForColumn_FLB_bs_to_Control_MasterLoops_Detect_Pulses_SRlatch_Not_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => Control_MasterLoops_ForColumn_FLB_bs, xout => ld_Control_MasterLoops_ForColumn_FLB_bs_to_Control_MasterLoops_Detect_Pulses_SRlatch_Not_a_q, clk => clk, aclr => areset );

	--Control_MasterLoops_Detect_Pulses_SRlatch_Not(LOGICAL,516)@5
    Control_MasterLoops_Detect_Pulses_SRlatch_Not_a <= ld_Control_MasterLoops_ForColumn_FLB_bs_to_Control_MasterLoops_Detect_Pulses_SRlatch_Not_a_q;
    Control_MasterLoops_Detect_Pulses_SRlatch_Not_q <= not Control_MasterLoops_Detect_Pulses_SRlatch_Not_a;

	--Control_WrBackPath_DelayMatchA0(DELAY,608)@3
    Control_WrBackPath_DelayMatchA0 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => LoopDelay2_replace_mem_q, xout => Control_WrBackPath_DelayMatchA0_q, clk => clk, aclr => areset );

	--Control_WrBackPath_Not(LOGICAL,679)@3
    Control_WrBackPath_Not_a <= Control_WrBackPath_DelayMatchA0_q;
    Control_WrBackPath_Not_q <= not Control_WrBackPath_Not_a;

	--LoopDelay2_nor(LOGICAL,7617)
    LoopDelay2_nor_a <= LoopDelay2_notEnable_q;
    LoopDelay2_nor_b <= LoopDelay2_sticky_ena_q;
    LoopDelay2_nor_q <= not (LoopDelay2_nor_a or LoopDelay2_nor_b);

	--LoopDelay2_mem_top(CONSTANT,7613)
    LoopDelay2_mem_top_q <= "0101010";

	--LoopDelay2_cmp(LOGICAL,7614)
    LoopDelay2_cmp_a <= LoopDelay2_mem_top_q;
    LoopDelay2_cmp_b <= STD_LOGIC_VECTOR("0" & LoopDelay2_replace_rdcnt_q);
    LoopDelay2_cmp_q <= "1" when LoopDelay2_cmp_a = LoopDelay2_cmp_b else "0";

	--LoopDelay2_cmpReg(REG,7615)
    LoopDelay2_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            LoopDelay2_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            LoopDelay2_cmpReg_q <= LoopDelay2_cmp_q;
        END IF;
    END PROCESS;


	--LoopDelay2_sticky_ena(REG,7618)
    LoopDelay2_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            LoopDelay2_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (LoopDelay2_nor_q = "1") THEN
                LoopDelay2_sticky_ena_q <= LoopDelay2_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--LoopDelay2_enaAnd(LOGICAL,7619)
    LoopDelay2_enaAnd_a <= LoopDelay2_sticky_ena_q;
    LoopDelay2_enaAnd_b <= VCC_q;
    LoopDelay2_enaAnd_q <= LoopDelay2_enaAnd_a and LoopDelay2_enaAnd_b;

	--Top_Path_EffVecLength_0_im_4_cast_q_const(FLOATCONSTANT,3012)

	--ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_nor(LOGICAL,7747)
    ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_nor_a <= LoopDelay2_notEnable_q;
    ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_nor_b <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_sticky_ena_q;
    ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_nor_q <= not (ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_nor_a or ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_nor_b);

	--ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_mem_top(CONSTANT,7743)
    ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_mem_top_q <= "0111011";

	--ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_cmp(LOGICAL,7744)
    ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_cmp_a <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_mem_top_q;
    ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_cmp_b <= STD_LOGIC_VECTOR("0" & ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_replace_rdcnt_q);
    ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_cmp_q <= "1" when ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_cmp_a = ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_cmp_b else "0";

	--ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_cmpReg(REG,7745)
    ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_cmpReg_q <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_cmp_q;
        END IF;
    END PROCESS;


	--ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_sticky_ena(REG,7748)
    ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_nor_q = "1") THEN
                ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_sticky_ena_q <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_enaAnd(LOGICAL,7749)
    ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_enaAnd_a <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_sticky_ena_q;
    ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_enaAnd_b <= VCC_q;
    ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_enaAnd_q <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_enaAnd_a and ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_enaAnd_b;

	--GND(CONSTANT,0)
    GND_q <= "0";

	--Control_MasterLoops_ColIdx2Bank_lutmem(DUALMEM,3019)@3
    Control_MasterLoops_ColIdx2Bank_lutmem_reset0 <= areset;
    Control_MasterLoops_ColIdx2Bank_lutmem_ia <= (others => '0');
    Control_MasterLoops_ColIdx2Bank_lutmem_aa <= (others => '0');
    Control_MasterLoops_ColIdx2Bank_lutmem_ab <= Control_MasterLoops_ForColumn_FLB_c;
    Control_MasterLoops_ColIdx2Bank_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 2,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 2,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Control_MasterLoops_ColIdx2Bank_lutmem.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => '0',
        aclr0 => Control_MasterLoops_ColIdx2Bank_lutmem_reset0,
        clock0 => clk,
        address_b => Control_MasterLoops_ColIdx2Bank_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => Control_MasterLoops_ColIdx2Bank_lutmem_iq,
        address_a => Control_MasterLoops_ColIdx2Bank_lutmem_aa,
        data_a => Control_MasterLoops_ColIdx2Bank_lutmem_ia
    );
        Control_MasterLoops_ColIdx2Bank_lutmem_q <= Control_MasterLoops_ColIdx2Bank_lutmem_iq(1 downto 0);

	--ld_Control_MasterLoops_ColIdx2Bank_lutmem_q_to_Control_MasterLoops_ForBanks_FLB_limit(DELAY,4374)@5
    ld_Control_MasterLoops_ColIdx2Bank_lutmem_q_to_Control_MasterLoops_ForBanks_FLB_limit : dspba_delay
    GENERIC MAP ( width => 2, depth => 1 )
    PORT MAP ( xin => Control_MasterLoops_ColIdx2Bank_lutmem_q, xout => ld_Control_MasterLoops_ColIdx2Bank_lutmem_q_to_Control_MasterLoops_ForBanks_FLB_limit_q, clk => clk, aclr => areset );

	--Control_InPort_Const1(CONSTANT,162)
    Control_InPort_Const1_q <= "01";

	--Control_MasterLoops_latch_0L3_SampleDelay(DELAY,535)@3
    Control_MasterLoops_latch_0L3_SampleDelay : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => Control_MasterLoops_latch_0L3_Mux_q, xout => Control_MasterLoops_latch_0L3_SampleDelay_q, clk => clk, aclr => areset );

	--GPIn(GPIN,822)@3

	--Control_MasterLoops_latch_0L3_Mux(MUX,534)@3
    Control_MasterLoops_latch_0L3_Mux_s <= go_s;
    Control_MasterLoops_latch_0L3_Mux: PROCESS (Control_MasterLoops_latch_0L3_Mux_s, Control_MasterLoops_latch_0L3_SampleDelay_q, MatSizeIn_s)
    BEGIN
            CASE Control_MasterLoops_latch_0L3_Mux_s IS
                  WHEN "0" => Control_MasterLoops_latch_0L3_Mux_q <= Control_MasterLoops_latch_0L3_SampleDelay_q;
                  WHEN "1" => Control_MasterLoops_latch_0L3_Mux_q <= MatSizeIn_s;
                  WHEN OTHERS => Control_MasterLoops_latch_0L3_Mux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_MasterLoops_Add1_add(ADD,499)@3
    Control_MasterLoops_Add1_add_a <= Control_MasterLoops_latch_0L3_Mux_q;
    Control_MasterLoops_Add1_add_b <= STD_LOGIC_VECTOR("000000" & Control_InPort_Const1_q);
            Control_MasterLoops_Add1_add_o <= STD_LOGIC_VECTOR(UNSIGNED(Control_MasterLoops_Add1_add_a) + UNSIGNED(Control_MasterLoops_Add1_add_b));
    Control_MasterLoops_Add1_add_q <= Control_MasterLoops_Add1_add_o(7 downto 0);


	--ld_Control_MasterLoops_Add1_add_q_to_Control_MasterLoops_ForRows_FLB_limit(DELAY,4386)@3
    ld_Control_MasterLoops_Add1_add_q_to_Control_MasterLoops_ForRows_FLB_limit : dspba_delay
    GENERIC MAP ( width => 8, depth => 3 )
    PORT MAP ( xin => Control_MasterLoops_Add1_add_q, xout => ld_Control_MasterLoops_Add1_add_q_to_Control_MasterLoops_ForRows_FLB_limit_q, clk => clk, aclr => areset );

	--Control_MasterLoops_Add_add(ADD,498)@3
    Control_MasterLoops_Add_add_a <= Control_MasterLoops_ForColumn_FLB_c;
    Control_MasterLoops_Add_add_b <= STD_LOGIC_VECTOR("0000000" & VCC_q);
            Control_MasterLoops_Add_add_o <= STD_LOGIC_VECTOR(UNSIGNED(Control_MasterLoops_Add_add_a) + UNSIGNED(Control_MasterLoops_Add_add_b));
    Control_MasterLoops_Add_add_q <= Control_MasterLoops_Add_add_o(7 downto 0);


	--ld_Control_MasterLoops_Add_add_q_to_Control_MasterLoops_ForRows_FLB_init(DELAY,4385)@3
    ld_Control_MasterLoops_Add_add_q_to_Control_MasterLoops_ForRows_FLB_init : dspba_delay
    GENERIC MAP ( width => 8, depth => 3 )
    PORT MAP ( xin => Control_MasterLoops_Add_add_q, xout => ld_Control_MasterLoops_Add_add_q_to_Control_MasterLoops_ForRows_FLB_init_q, clk => clk, aclr => areset );

	--Control_MasterLoops_ForRows_FLB(FLB,530)@6
    Control_MasterLoops_ForRows_FLB_ls <= Control_MasterLoops_ForBanks_FLB_bs;
    Control_MasterLoops_ForRows_FLB_la <= Control_MasterLoops_ForRows_FLA_la;
    Control_MasterLoops_ForRows_FLB_en <= VCC_q;
    Control_MasterLoops_ForRows_FLB_init <= STD_LOGIC_VECTOR("00" & ld_Control_MasterLoops_Add_add_q_to_Control_MasterLoops_ForRows_FLB_init_q);
    Control_MasterLoops_ForRows_FLB_step <= STD_LOGIC_VECTOR("000000000" & VCC_q);
    Control_MasterLoops_ForRows_FLB_limit <= STD_LOGIC_VECTOR("00" & ld_Control_MasterLoops_Add1_add_q_to_Control_MasterLoops_ForRows_FLB_limit_q);

    Control_MasterLoops_ForRows_FLB_count <=
        Control_MasterLoops_ForRows_FLB_init when Control_MasterLoops_ForRows_FLB_ls(0) = '1' else
        Control_MasterLoops_ForRows_FLB_prevnextcount when Control_MasterLoops_ForRows_FLB_la(0) = '1' else
        Control_MasterLoops_ForRows_FLB_prevcount;

    Control_MasterLoops_ForRows_FLB_nextcount <= STD_LOGIC_VECTOR(SIGNED(Control_MasterLoops_ForRows_FLB_count) + SIGNED(Control_MasterLoops_ForRows_FLB_step));
    Control_MasterLoops_ForRows_FLB_firstloop <=
        Control_MasterLoops_ForRows_FLB_testpass when Control_MasterLoops_ForRows_FLB_ls(0) = '1' else
        '0' when Control_MasterLoops_ForRows_FLB_la(0) = '1' else
        Control_MasterLoops_ForRows_FLB_fl(0);

    Control_MasterLoops_ForRows_FLB_pass <=
        Control_MasterLoops_ForRows_FLB_testpass when Control_MasterLoops_ForRows_FLB_ls(0) = '1' else
        Control_MasterLoops_ForRows_FLB_testpass when Control_MasterLoops_ForRows_FLB_la(0) = '1' else
        Control_MasterLoops_ForRows_FLB_prevpass;

    Control_MasterLoops_ForRows_FLB_testpass <= '1' when SIGNED(Control_MasterLoops_ForRows_FLB_count) <= SIGNED(Control_MasterLoops_ForRows_FLB_limit) else '0';
    Control_MasterLoops_ForRows_FLB_nextpass <= '1' when SIGNED(Control_MasterLoops_ForRows_FLB_count) <= SIGNED(Control_MasterLoops_ForRows_FLB_limit2) else '0';
    Control_MasterLoops_ForRows_FLB_limit2 <= STD_LOGIC_VECTOR(SIGNED(Control_MasterLoops_ForRows_FLB_limit) - SIGNED(Control_MasterLoops_ForRows_FLB_step));

    Control_MasterLoops_ForRows_FLB: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_MasterLoops_ForRows_FLB_prevcount <= (others => '0');
            Control_MasterLoops_ForRows_FLB_prevnextcount <= (others => '0');
            Control_MasterLoops_ForRows_FLB_prevpass <= '0';
            Control_MasterLoops_ForRows_FLB_el <= (others => '0');
            Control_MasterLoops_ForRows_FLB_fl <= (others => '0');
            Control_MasterLoops_ForRows_FLB_ll <= (others => '0');
            Control_MasterLoops_ForRows_FLB_bs <= (others => '0');
            Control_MasterLoops_ForRows_FLB_v <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Control_MasterLoops_ForRows_FLB_en = "1") THEN
                Control_MasterLoops_ForRows_FLB_prevcount <= Control_MasterLoops_ForRows_FLB_count;
                Control_MasterLoops_ForRows_FLB_prevnextcount <= Control_MasterLoops_ForRows_FLB_nextcount;
                Control_MasterLoops_ForRows_FLB_prevpass <= Control_MasterLoops_ForRows_FLB_pass;
                Control_MasterLoops_ForRows_FLB_el(0) <= Control_MasterLoops_ForRows_FLB_ls(0) and (not Control_MasterLoops_ForRows_FLB_pass);
                Control_MasterLoops_ForRows_FLB_fl(0) <= Control_MasterLoops_ForRows_FLB_firstloop;
                Control_MasterLoops_ForRows_FLB_ll(0) <= Control_MasterLoops_ForRows_FLB_pass and (not Control_MasterLoops_ForRows_FLB_nextpass);
                Control_MasterLoops_ForRows_FLB_bs(0) <= (Control_MasterLoops_ForRows_FLB_ls(0) or Control_MasterLoops_ForRows_FLB_la(0)) and Control_MasterLoops_ForRows_FLB_pass;
            END IF;
            Control_MasterLoops_ForRows_FLB_v(0) <= Control_MasterLoops_ForRows_FLB_en(0) and Control_MasterLoops_ForRows_FLB_pass;
        END IF;
    END PROCESS;

    Control_MasterLoops_ForRows_FLB_c <= Control_MasterLoops_ForRows_FLB_prevcount(7 downto 0);

	--Control_MasterLoops_ForRows_FLA(FLA,529)@6
    Control_MasterLoops_ForRows_FLA_el <= Control_MasterLoops_ForRows_FLB_el;
    Control_MasterLoops_ForRows_FLA_ll <= Control_MasterLoops_ForRows_FLB_ll;
    Control_MasterLoops_ForRows_FLA_bd <= Control_MasterLoops_ForRows_FLB_bs;
    Control_MasterLoops_ForRows_FLA_la <= (not Control_MasterLoops_ForRows_FLA_el) and Control_MasterLoops_ForRows_FLA_bd;
    Control_MasterLoops_ForRows_FLA_ld <= Control_MasterLoops_ForRows_FLA_el or (Control_MasterLoops_ForRows_FLA_bd and Control_MasterLoops_ForRows_FLA_ll);

	--Control_MasterLoops_ForBanks_FLA(FLA,525)@6
    Control_MasterLoops_ForBanks_FLA_el <= Control_MasterLoops_ForBanks_FLB_el;
    Control_MasterLoops_ForBanks_FLA_ll <= Control_MasterLoops_ForBanks_FLB_ll;
    Control_MasterLoops_ForBanks_FLA_bd <= Control_MasterLoops_ForRows_FLA_ld;
    Control_MasterLoops_ForBanks_FLA_la <= (not Control_MasterLoops_ForBanks_FLA_el) and Control_MasterLoops_ForBanks_FLA_bd;
    Control_MasterLoops_ForBanks_FLA_ld <= Control_MasterLoops_ForBanks_FLA_el or (Control_MasterLoops_ForBanks_FLA_bd and Control_MasterLoops_ForBanks_FLA_ll);

	--ld_Control_MasterLoops_ForColumn_FLB_bs_to_Control_MasterLoops_ForBanks_FLB_ls(DELAY,4372)@3
    ld_Control_MasterLoops_ForColumn_FLB_bs_to_Control_MasterLoops_ForBanks_FLB_ls : dspba_delay
    GENERIC MAP ( width => 1, depth => 3 )
    PORT MAP ( xin => Control_MasterLoops_ForColumn_FLB_bs, xout => ld_Control_MasterLoops_ForColumn_FLB_bs_to_Control_MasterLoops_ForBanks_FLB_ls_q, clk => clk, aclr => areset );

	--Control_MasterLoops_ForBanks_FLB(FLB,526)@6
    Control_MasterLoops_ForBanks_FLB_ls <= ld_Control_MasterLoops_ForColumn_FLB_bs_to_Control_MasterLoops_ForBanks_FLB_ls_q;
    Control_MasterLoops_ForBanks_FLB_la <= Control_MasterLoops_ForBanks_FLA_la;
    Control_MasterLoops_ForBanks_FLB_en <= VCC_q;
    Control_MasterLoops_ForBanks_FLB_init <= STD_LOGIC_VECTOR("000" & GND_q);
    Control_MasterLoops_ForBanks_FLB_step <= STD_LOGIC_VECTOR("000" & VCC_q);
    Control_MasterLoops_ForBanks_FLB_limit <= STD_LOGIC_VECTOR("00" & ld_Control_MasterLoops_ColIdx2Bank_lutmem_q_to_Control_MasterLoops_ForBanks_FLB_limit_q);

    Control_MasterLoops_ForBanks_FLB_count <=
        Control_MasterLoops_ForBanks_FLB_init when Control_MasterLoops_ForBanks_FLB_ls(0) = '1' else
        Control_MasterLoops_ForBanks_FLB_prevnextcount when Control_MasterLoops_ForBanks_FLB_la(0) = '1' else
        Control_MasterLoops_ForBanks_FLB_prevcount;

    Control_MasterLoops_ForBanks_FLB_nextcount <= STD_LOGIC_VECTOR(SIGNED(Control_MasterLoops_ForBanks_FLB_count) + SIGNED(Control_MasterLoops_ForBanks_FLB_step));
    Control_MasterLoops_ForBanks_FLB_firstloop <=
        Control_MasterLoops_ForBanks_FLB_firstpass when Control_MasterLoops_ForBanks_FLB_ls(0) = '1' else
        '0' when Control_MasterLoops_ForBanks_FLB_la(0) = '1' else
        Control_MasterLoops_ForBanks_FLB_fl(0);

    Control_MasterLoops_ForBanks_FLB_pass <=
        Control_MasterLoops_ForBanks_FLB_firstpass when Control_MasterLoops_ForBanks_FLB_ls(0) = '1' else
        Control_MasterLoops_ForBanks_FLB_prevnextpass when Control_MasterLoops_ForBanks_FLB_la(0) = '1' else
        Control_MasterLoops_ForBanks_FLB_prevpass;

    Control_MasterLoops_ForBanks_FLB_firstpass <= '1' when SIGNED(Control_MasterLoops_ForBanks_FLB_init) <= SIGNED(Control_MasterLoops_ForBanks_FLB_limit) else '0';
    Control_MasterLoops_ForBanks_FLB_nextpass <=
        Control_MasterLoops_ForBanks_FLB_firstnextpass when Control_MasterLoops_ForBanks_FLB_ls(0) = '1' else
        Control_MasterLoops_ForBanks_FLB_nextnextpass when Control_MasterLoops_ForBanks_FLB_la(0) = '1' else
        Control_MasterLoops_ForBanks_FLB_prevnextpass;

    Control_MasterLoops_ForBanks_FLB_nextnextpass <= '1' when SIGNED(Control_MasterLoops_ForBanks_FLB_prevnextcount) <= SIGNED(Control_MasterLoops_ForBanks_FLB_limit2) else '0';
    Control_MasterLoops_ForBanks_FLB_firstnextpass <= '1' when SIGNED(Control_MasterLoops_ForBanks_FLB_init) + SIGNED(Control_MasterLoops_ForBanks_FLB_step) <= SIGNED(Control_MasterLoops_ForBanks_FLB_limit) else '0';

    Control_MasterLoops_ForBanks_FLB: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_MasterLoops_ForBanks_FLB_prevcount <= (others => '0');
            Control_MasterLoops_ForBanks_FLB_prevnextcount <= (others => '0');
            Control_MasterLoops_ForBanks_FLB_limit2 <= (others => '0');
            Control_MasterLoops_ForBanks_FLB_prevpass <= '0';
            Control_MasterLoops_ForBanks_FLB_prevnextpass <= '0';
            Control_MasterLoops_ForBanks_FLB_el <= (others => '0');
            Control_MasterLoops_ForBanks_FLB_fl <= (others => '0');
            Control_MasterLoops_ForBanks_FLB_ll <= (others => '0');
            Control_MasterLoops_ForBanks_FLB_bs <= (others => '0');
            Control_MasterLoops_ForBanks_FLB_v <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Control_MasterLoops_ForBanks_FLB_en = "1") THEN
                Control_MasterLoops_ForBanks_FLB_prevcount <= Control_MasterLoops_ForBanks_FLB_count;
                Control_MasterLoops_ForBanks_FLB_prevnextcount <= Control_MasterLoops_ForBanks_FLB_nextcount;
            Control_MasterLoops_ForBanks_FLB_limit2 <= STD_LOGIC_VECTOR(SIGNED(Control_MasterLoops_ForBanks_FLB_limit) - SIGNED(Control_MasterLoops_ForBanks_FLB_step));
                Control_MasterLoops_ForBanks_FLB_prevpass <= Control_MasterLoops_ForBanks_FLB_pass;
                Control_MasterLoops_ForBanks_FLB_prevnextpass <= Control_MasterLoops_ForBanks_FLB_nextpass;
                Control_MasterLoops_ForBanks_FLB_el(0) <= Control_MasterLoops_ForBanks_FLB_ls(0) and (not Control_MasterLoops_ForBanks_FLB_firstpass);
                Control_MasterLoops_ForBanks_FLB_fl(0) <= Control_MasterLoops_ForBanks_FLB_firstloop;
                Control_MasterLoops_ForBanks_FLB_ll(0) <= Control_MasterLoops_ForBanks_FLB_pass and (not Control_MasterLoops_ForBanks_FLB_nextpass);
                Control_MasterLoops_ForBanks_FLB_bs(0) <= (Control_MasterLoops_ForBanks_FLB_ls(0) or Control_MasterLoops_ForBanks_FLB_la(0)) and Control_MasterLoops_ForBanks_FLB_pass;
            END IF;
            Control_MasterLoops_ForBanks_FLB_v(0) <= Control_MasterLoops_ForBanks_FLB_en(0) and Control_MasterLoops_ForBanks_FLB_pass;
        END IF;
    END PROCESS;

    Control_MasterLoops_ForBanks_FLB_c <= Control_MasterLoops_ForBanks_FLB_prevcount(1 downto 0);

	--Control_DerivedSignals_CmpEQ2(LOGICAL,22)@6
    Control_DerivedSignals_CmpEQ2_a <= Control_MasterLoops_ForBanks_FLB_c;
    Control_DerivedSignals_CmpEQ2_b <= STD_LOGIC_VECTOR("0" & GND_q);
    Control_DerivedSignals_CmpEQ2_q <= "1" when Control_DerivedSignals_CmpEQ2_a = Control_DerivedSignals_CmpEQ2_b else "0";

	--ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_replace_wrreg(REG,7742)
    ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_replace_wrreg_q <= "000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_replace_wrreg_q <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_replace_rdcnt(COUNTER,7741)
    -- every=1, low=0, high=59, step=1, init=1
    ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_replace_rdcnt_i <= TO_UNSIGNED(1,6);
            ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_replace_rdcnt_i = 58 THEN
                  ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_replace_rdcnt_eq <= '1';
                ELSE
                  ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_replace_rdcnt_eq = '1') THEN
                    ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_replace_rdcnt_i <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_replace_rdcnt_i - 59;
                ELSE
                    ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_replace_rdcnt_i <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_replace_rdcnt_i,6));


	--ld_Control_DerivedSignals_CmpEQ2_q_to_Top_Path_Fw_Fifo_FIFO2_1_d_replace_mem(DUALMEM,7750)
    ld_Control_DerivedSignals_CmpEQ2_q_to_Top_Path_Fw_Fifo_FIFO2_1_d_replace_mem_reset0 <= areset;
    ld_Control_DerivedSignals_CmpEQ2_q_to_Top_Path_Fw_Fifo_FIFO2_1_d_replace_mem_ia <= Control_DerivedSignals_CmpEQ2_q;
    ld_Control_DerivedSignals_CmpEQ2_q_to_Top_Path_Fw_Fifo_FIFO2_1_d_replace_mem_aa <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_replace_wrreg_q;
    ld_Control_DerivedSignals_CmpEQ2_q_to_Top_Path_Fw_Fifo_FIFO2_1_d_replace_mem_ab <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_replace_rdcnt_q;
    ld_Control_DerivedSignals_CmpEQ2_q_to_Top_Path_Fw_Fifo_FIFO2_1_d_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 60,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 60,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_Control_DerivedSignals_CmpEQ2_q_to_Top_Path_Fw_Fifo_FIFO2_1_d_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_Control_DerivedSignals_CmpEQ2_q_to_Top_Path_Fw_Fifo_FIFO2_1_d_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_Control_DerivedSignals_CmpEQ2_q_to_Top_Path_Fw_Fifo_FIFO2_1_d_replace_mem_iq,
        address_a => ld_Control_DerivedSignals_CmpEQ2_q_to_Top_Path_Fw_Fifo_FIFO2_1_d_replace_mem_aa,
        data_a => ld_Control_DerivedSignals_CmpEQ2_q_to_Top_Path_Fw_Fifo_FIFO2_1_d_replace_mem_ia
    );
        ld_Control_DerivedSignals_CmpEQ2_q_to_Top_Path_Fw_Fifo_FIFO2_1_d_replace_mem_q <= ld_Control_DerivedSignals_CmpEQ2_q_to_Top_Path_Fw_Fifo_FIFO2_1_d_replace_mem_iq(0 downto 0);

	--ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_nor(LOGICAL,7727)
    ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_nor_a <= LoopDelay2_notEnable_q;
    ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_nor_b <= ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_sticky_ena_q;
    ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_nor_q <= not (ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_nor_a or ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_nor_b);

	--ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_mem_top(CONSTANT,7723)
    ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_mem_top_q <= "0111010";

	--ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_cmp(LOGICAL,7724)
    ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_cmp_a <= ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_mem_top_q;
    ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_cmp_b <= STD_LOGIC_VECTOR("0" & ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_replace_rdcnt_q);
    ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_cmp_q <= "1" when ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_cmp_a = ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_cmp_b else "0";

	--ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_cmpReg(REG,7725)
    ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_cmpReg_q <= ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_cmp_q;
        END IF;
    END PROCESS;


	--ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_sticky_ena(REG,7728)
    ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_nor_q = "1") THEN
                ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_sticky_ena_q <= ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_enaAnd(LOGICAL,7729)
    ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_enaAnd_a <= ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_sticky_ena_q;
    ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_enaAnd_b <= VCC_q;
    ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_enaAnd_q <= ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_enaAnd_a and ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_enaAnd_b;

	--ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_replace_wrreg(REG,7722)
    ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_replace_wrreg_q <= "000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_replace_wrreg_q <= ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_replace_rdcnt(COUNTER,7721)
    -- every=1, low=0, high=58, step=1, init=1
    ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_replace_rdcnt_i <= TO_UNSIGNED(1,6);
            ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_replace_rdcnt_i = 57 THEN
                  ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_replace_rdcnt_eq <= '1';
                ELSE
                  ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_replace_rdcnt_eq = '1') THEN
                    ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_replace_rdcnt_i <= ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_replace_rdcnt_i - 58;
                ELSE
                    ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_replace_rdcnt_i <= ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_replace_rdcnt_i,6));


	--ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_replace_mem(DUALMEM,7720)
    ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_replace_mem_reset0 <= areset;
    ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_replace_mem_ia <= Control_MasterLoops_ForRows_FLB_v;
    ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_replace_mem_aa <= ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_replace_wrreg_q;
    ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_replace_mem_ab <= ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_replace_rdcnt_q;
    ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 59,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 59,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_replace_mem_iq,
        address_a => ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_replace_mem_aa,
        data_a => ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_replace_mem_ia
    );
        ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_replace_mem_q <= ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_replace_mem_iq(0 downto 0);

	--ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_outputreg(DELAY,7719)
    ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_outputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_replace_mem_q, xout => ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_outputreg_q, clk => clk, aclr => areset );

	--Top_Path_Fw_Fifo_FIFO2_1(FIFO,1818)@67
    Top_Path_Fw_Fifo_FIFO2_1_reset <= areset;

    Top_Path_Fw_Fifo_FIFO2_1_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 1,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 32,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 5,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Top_Path_FP_Acc_Or_q(0),
      aclr => Top_Path_Fw_Fifo_FIFO2_1_reset,
      clock => clk,
      wrreq => ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_outputreg_q(0),
      data => ld_Control_DerivedSignals_CmpEQ2_q_to_Top_Path_Fw_Fifo_FIFO2_1_d_replace_mem_q,
      almost_full => Top_Path_Fw_Fifo_FIFO2_1_f(0),
      almost_empty => Top_Path_Fw_Fifo_FIFO2_1_t(0),
      empty => Top_Path_Fw_Fifo_FIFO2_1_empty(0),
      q => Top_Path_Fw_Fifo_FIFO2_1_q
    );
    Top_Path_Fw_Fifo_FIFO2_1_v <= not Top_Path_Fw_Fifo_FIFO2_1_empty;
    Top_Path_Fw_Fifo_FIFO2_1_e <= not Top_Path_Fw_Fifo_FIFO2_1_t;

	--Top_Path_FP_Acc_Mux_re(MUX,1807)@67
    Top_Path_FP_Acc_Mux_re_s <= Top_Path_Fw_Fifo_FIFO2_1_q;
    Top_Path_FP_Acc_Mux_re: PROCESS (Top_Path_FP_Acc_Mux_re_s, Top_Path_FP_Acc_AccFifo_re_q, Top_Path_EffVecLength_0_im_4_cast_q_const_q)
    BEGIN
            CASE Top_Path_FP_Acc_Mux_re_s IS
                  WHEN "0" => Top_Path_FP_Acc_Mux_re_q <= Top_Path_FP_Acc_AccFifo_re_q;
                  WHEN "1" => Top_Path_FP_Acc_Mux_re_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
                  WHEN OTHERS => Top_Path_FP_Acc_Mux_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_FP_Acc_Mux_re_0_norm_Top_Path_FP_Acc_Acc_R_add_f_1(fixed,3334)@67
    Top_Path_FP_Acc_Mux_re_0_norm_Top_Path_FP_Acc_Acc_R_add_f_1_reset <= areset;
    Top_Path_FP_Acc_Mux_re_0_norm_Top_Path_FP_Acc_Acc_R_add_f_1_inst : fp_norm_sInternal_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_FP_Acc_Mux_re_0_norm_Top_Path_FP_Acc_Acc_R_add_f_1_reset,
    		dataa	 => Top_Path_FP_Acc_Mux_re_q,
    		result	 => Top_Path_FP_Acc_Mux_re_0_norm_Top_Path_FP_Acc_Acc_R_add_f_1_q
    	);
    -- synopsys translate off
    Top_Path_FP_Acc_Mux_re_0_norm_Top_Path_FP_Acc_Acc_R_add_f_1_q_real <= sInternal_2_real(Top_Path_FP_Acc_Mux_re_0_norm_Top_Path_FP_Acc_Acc_R_add_f_1_q);
    -- synopsys translate on

	--ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_nor(LOGICAL,7696)
    ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_nor_a <= LoopDelay2_notEnable_q;
    ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_nor_b <= ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_sticky_ena_q;
    ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_nor_q <= not (ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_nor_a or ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_nor_b);

	--ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_mem_top(CONSTANT,7692)
    ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_mem_top_q <= "011";

	--ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_cmp(LOGICAL,7693)
    ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_cmp_a <= ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_mem_top_q;
    ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_replace_rdcnt_q);
    ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_cmp_q <= "1" when ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_cmp_a = ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_cmp_b else "0";

	--ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_cmpReg(REG,7694)
    ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_cmpReg_q <= ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_cmp_q;
        END IF;
    END PROCESS;


	--ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_sticky_ena(REG,7697)
    ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_nor_q = "1") THEN
                ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_sticky_ena_q <= ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_enaAnd(LOGICAL,7698)
    ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_enaAnd_a <= ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_sticky_ena_q;
    ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_enaAnd_b <= VCC_q;
    ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_enaAnd_q <= ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_enaAnd_a and ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_enaAnd_b;

	--ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_replace_wrreg(REG,7691)
    ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_replace_wrreg_q <= "00";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_replace_wrreg_q <= ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_replace_rdcnt(COUNTER,7690)
    -- every=1, low=0, high=3, step=1, init=1
    ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_replace_rdcnt_i <= TO_UNSIGNED(1,2);
        ELSIF (clk'EVENT AND clk = '1') THEN
                ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_replace_rdcnt_i <= ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_replace_rdcnt_i + 1;
        END IF;
    END PROCESS;
    ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_replace_rdcnt_i,2));


	--ld_Top_Path_Fw_Fifo_FIFO1_re_q_to_Top_Path_FP_Acc_Acc_R_add_f_a_replace_mem(DUALMEM,7803)
    ld_Top_Path_Fw_Fifo_FIFO1_re_q_to_Top_Path_FP_Acc_Acc_R_add_f_a_replace_mem_reset0 <= areset;
    ld_Top_Path_Fw_Fifo_FIFO1_re_q_to_Top_Path_FP_Acc_Acc_R_add_f_a_replace_mem_ia <= Top_Path_Fw_Fifo_FIFO1_re_q;
    ld_Top_Path_Fw_Fifo_FIFO1_re_q_to_Top_Path_FP_Acc_Acc_R_add_f_a_replace_mem_aa <= ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_replace_wrreg_q;
    ld_Top_Path_Fw_Fifo_FIFO1_re_q_to_Top_Path_FP_Acc_Acc_R_add_f_a_replace_mem_ab <= ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_replace_rdcnt_q;
    ld_Top_Path_Fw_Fifo_FIFO1_re_q_to_Top_Path_FP_Acc_Acc_R_add_f_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 45,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 45,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_Top_Path_Fw_Fifo_FIFO1_re_q_to_Top_Path_FP_Acc_Acc_R_add_f_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_Top_Path_Fw_Fifo_FIFO1_re_q_to_Top_Path_FP_Acc_Acc_R_add_f_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_Top_Path_Fw_Fifo_FIFO1_re_q_to_Top_Path_FP_Acc_Acc_R_add_f_a_replace_mem_iq,
        address_a => ld_Top_Path_Fw_Fifo_FIFO1_re_q_to_Top_Path_FP_Acc_Acc_R_add_f_a_replace_mem_aa,
        data_a => ld_Top_Path_Fw_Fifo_FIFO1_re_q_to_Top_Path_FP_Acc_Acc_R_add_f_a_replace_mem_ia
    );
        ld_Top_Path_Fw_Fifo_FIFO1_re_q_to_Top_Path_FP_Acc_Acc_R_add_f_a_replace_mem_q <= ld_Top_Path_Fw_Fifo_FIFO1_re_q_to_Top_Path_FP_Acc_Acc_R_add_f_a_replace_mem_iq(44 downto 0);

	--Top_Path_FP_Acc_Acc_R_add_f(FLOATADDSUB,2612)@72
    Top_Path_FP_Acc_Acc_R_add_f_reset <= areset;
    Top_Path_FP_Acc_Acc_R_add_f_add_sub	 <= not VCC_q;
    Top_Path_FP_Acc_Acc_R_add_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_FP_Acc_Acc_R_add_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_FP_Acc_Acc_R_add_f_reset,
    	dataa	 => ld_Top_Path_Fw_Fifo_FIFO1_re_q_to_Top_Path_FP_Acc_Acc_R_add_f_a_replace_mem_q,
    	datab	 => Top_Path_FP_Acc_Mux_re_0_norm_Top_Path_FP_Acc_Acc_R_add_f_1_q,
    	result	 => Top_Path_FP_Acc_Acc_R_add_f_q
   	);
    Top_Path_FP_Acc_Acc_R_add_f_p <= not Top_Path_FP_Acc_Acc_R_add_f_q(41 downto 41);
    Top_Path_FP_Acc_Acc_R_add_f_n <= Top_Path_FP_Acc_Acc_R_add_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_FP_Acc_Acc_R_add_f_a_real <= sInternal_2_real(ld_Top_Path_Fw_Fifo_FIFO1_re_q_to_Top_Path_FP_Acc_Acc_R_add_f_a_replace_mem_q);
    Top_Path_FP_Acc_Acc_R_add_f_b_real <= sInternal_2_real(Top_Path_FP_Acc_Mux_re_0_norm_Top_Path_FP_Acc_Acc_R_add_f_1_q);
    Top_Path_FP_Acc_Acc_R_add_f_q_real <= sInternal_2_real(Top_Path_FP_Acc_Acc_R_add_f_q);
    -- synopsys translate on

	--Top_Path_FP_Acc_Not1(LOGICAL,1809)@67
    Top_Path_FP_Acc_Not1_a <= Top_Path_Fw_Fifo_FIFO2_0_q;
    Top_Path_FP_Acc_Not1_q <= not Top_Path_FP_Acc_Not1_a;

	--Top_Path_FP_Acc_And2(LOGICAL,1803)@67
    Top_Path_FP_Acc_And2_a <= Top_Path_FP_Acc_Or_q;
    Top_Path_FP_Acc_And2_b <= Top_Path_FP_Acc_Not1_q;
    Top_Path_FP_Acc_And2_q <= Top_Path_FP_Acc_And2_a and Top_Path_FP_Acc_And2_b;

	--Top_Path_FP_Acc_SampleDelay1(DELAY,1812)@67
    Top_Path_FP_Acc_SampleDelay1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 10 )
    PORT MAP ( xin => Top_Path_FP_Acc_And2_q, xout => Top_Path_FP_Acc_SampleDelay1_q, clk => clk, aclr => areset );

	--Top_Path_FP_Acc_AccFifo_re(FIFO,1800)@67
    Top_Path_FP_Acc_AccFifo_re_reset <= areset;

    Top_Path_FP_Acc_AccFifo_re_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 45,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Top_Path_FP_Acc_And4_q(0),
      aclr => Top_Path_FP_Acc_AccFifo_re_reset,
      clock => clk,
      wrreq => Top_Path_FP_Acc_SampleDelay1_q(0),
      data => Top_Path_FP_Acc_Acc_R_add_f_q,
      almost_full => Top_Path_FP_Acc_AccFifo_re_f(0),
      almost_empty => Top_Path_FP_Acc_AccFifo_re_t(0),
      empty => Top_Path_FP_Acc_AccFifo_re_empty(0),
      q => Top_Path_FP_Acc_AccFifo_re_q
    );
    Top_Path_FP_Acc_AccFifo_re_v <= not Top_Path_FP_Acc_AccFifo_re_empty;
    Top_Path_FP_Acc_AccFifo_re_e <= not Top_Path_FP_Acc_AccFifo_re_t;

	--Top_Path_FP_Acc_Not2(LOGICAL,1810)@67
    Top_Path_FP_Acc_Not2_a <= Top_Path_Fw_Fifo_FIFO2_1_q;
    Top_Path_FP_Acc_Not2_q <= not Top_Path_FP_Acc_Not2_a;

	--Top_Path_Const_0(FLOATCONSTANT,1478)

	--ld_Control_MasterLoops_ForRows_FLB_ll_to_Control_DerivedSignals_Not2_a(DELAY,3562)@6
    ld_Control_MasterLoops_ForRows_FLB_ll_to_Control_DerivedSignals_Not2_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 11 )
    PORT MAP ( xin => Control_MasterLoops_ForRows_FLB_ll, xout => ld_Control_MasterLoops_ForRows_FLB_ll_to_Control_DerivedSignals_Not2_a_q, clk => clk, aclr => areset );

	--Control_DerivedSignals_Not2(LOGICAL,155)@17
    Control_DerivedSignals_Not2_a <= ld_Control_MasterLoops_ForRows_FLB_ll_to_Control_DerivedSignals_Not2_a_q;
    Control_DerivedSignals_Not2_q <= not Control_DerivedSignals_Not2_a;

	--Top_Path_latch_0L_SampleDelay_63_im_63_im(DELAY,2086)@13
    Top_Path_latch_0L_SampleDelay_63_im_63_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_63_im_q, xout => Top_Path_latch_0L_SampleDelay_63_im_63_im_q, clk => clk, aclr => areset );

	--Control_DerivedSignals_Sub1_R_sub(SUB,157)@6
    Control_DerivedSignals_Sub1_R_sub_a <= Control_MasterLoops_ForRows_FLB_c;
    Control_DerivedSignals_Sub1_R_sub_b <= STD_LOGIC_VECTOR("0000000" & VCC_q);
            Control_DerivedSignals_Sub1_R_sub_o <= STD_LOGIC_VECTOR(UNSIGNED(Control_DerivedSignals_Sub1_R_sub_a) - UNSIGNED(Control_DerivedSignals_Sub1_R_sub_b));
    Control_DerivedSignals_Sub1_R_sub_q <= Control_DerivedSignals_Sub1_R_sub_o(7 downto 0);


	--ld_Control_MasterLoops_ForColumn_FLB_c_to_Control_DerivedSignals_CmpEQ_a(DELAY,3369)@3
    ld_Control_MasterLoops_ForColumn_FLB_c_to_Control_DerivedSignals_CmpEQ_a : dspba_delay
    GENERIC MAP ( width => 8, depth => 3 )
    PORT MAP ( xin => Control_MasterLoops_ForColumn_FLB_c, xout => ld_Control_MasterLoops_ForColumn_FLB_c_to_Control_DerivedSignals_CmpEQ_a_q, clk => clk, aclr => areset );

	--Control_DerivedSignals_CmpEQ(LOGICAL,21)@6
    Control_DerivedSignals_CmpEQ_a <= ld_Control_MasterLoops_ForColumn_FLB_c_to_Control_DerivedSignals_CmpEQ_a_q;
    Control_DerivedSignals_CmpEQ_b <= Control_DerivedSignals_Sub1_R_sub_q;
    Control_DerivedSignals_CmpEQ_q <= "1" when Control_DerivedSignals_CmpEQ_a = Control_DerivedSignals_CmpEQ_b else "0";

	--ld_Control_DerivedSignals_CmpEQ_q_to_Control_DerivedSignals_And_b(DELAY,3364)@6
    ld_Control_DerivedSignals_CmpEQ_q_to_Control_DerivedSignals_And_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 7 )
    PORT MAP ( xin => Control_DerivedSignals_CmpEQ_q, xout => ld_Control_DerivedSignals_CmpEQ_q_to_Control_DerivedSignals_And_b_q, clk => clk, aclr => areset );

	--ld_Control_MasterLoops_ForRows_FLB_v_to_Control_DerivedSignals_And_a(DELAY,3363)@6
    ld_Control_MasterLoops_ForRows_FLB_v_to_Control_DerivedSignals_And_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 7 )
    PORT MAP ( xin => Control_MasterLoops_ForRows_FLB_v, xout => ld_Control_MasterLoops_ForRows_FLB_v_to_Control_DerivedSignals_And_a_q, clk => clk, aclr => areset );

	--Control_DerivedSignals_And(LOGICAL,18)@13
    Control_DerivedSignals_And_a <= ld_Control_MasterLoops_ForRows_FLB_v_to_Control_DerivedSignals_And_a_q;
    Control_DerivedSignals_And_b <= ld_Control_DerivedSignals_CmpEQ_q_to_Control_DerivedSignals_And_b_q;
    Control_DerivedSignals_And_q <= Control_DerivedSignals_And_a and Control_DerivedSignals_And_b;

	--Top_Path_latch_0L_Mux_63_im(MUX,1958)@13
    Top_Path_latch_0L_Mux_63_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_63_im: PROCESS (Top_Path_latch_0L_Mux_63_im_s, Top_Path_latch_0L_SampleDelay_63_im_63_im_q, Top_Path_DualMem_63_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_63_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_63_im_q <= Top_Path_latch_0L_SampleDelay_63_im_63_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_63_im_q <= Top_Path_DualMem_63_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_63_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_nor(LOGICAL,7830)
    ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_nor_a <= LoopDelay2_notEnable_q;
    ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_nor_b <= ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_sticky_ena_q;
    ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_nor_q <= not (ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_nor_a or ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_nor_b);

	--ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_mem_top(CONSTANT,7826)
    ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_mem_top_q <= "010110";

	--ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_cmp(LOGICAL,7827)
    ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_cmp_a <= ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_mem_top_q;
    ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_replace_rdcnt_q);
    ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_cmp_q <= "1" when ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_cmp_a = ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_cmp_b else "0";

	--ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_cmpReg(REG,7828)
    ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_cmpReg_q <= ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_cmp_q;
        END IF;
    END PROCESS;


	--ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_sticky_ena(REG,7831)
    ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_nor_q = "1") THEN
                ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_sticky_ena_q <= ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_enaAnd(LOGICAL,7832)
    ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_enaAnd_a <= ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_sticky_ena_q;
    ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_enaAnd_b <= VCC_q;
    ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_enaAnd_q <= ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_enaAnd_a and ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_enaAnd_b;

	--Top_Path_FP_Acc_AccFifo_im(FIFO,1801)@67
    Top_Path_FP_Acc_AccFifo_im_reset <= areset;

    Top_Path_FP_Acc_AccFifo_im_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 45,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Top_Path_FP_Acc_And4_q(0),
      aclr => Top_Path_FP_Acc_AccFifo_im_reset,
      clock => clk,
      wrreq => Top_Path_FP_Acc_SampleDelay1_q(0),
      data => Top_Path_FP_Acc_Acc_I_add_f_q,
      almost_full => Top_Path_FP_Acc_AccFifo_im_f(0),
      almost_empty => Top_Path_FP_Acc_AccFifo_im_t(0),
      empty => Top_Path_FP_Acc_AccFifo_im_empty(0),
      q => Top_Path_FP_Acc_AccFifo_im_q
    );
    Top_Path_FP_Acc_AccFifo_im_v <= not Top_Path_FP_Acc_AccFifo_im_empty;
    Top_Path_FP_Acc_AccFifo_im_e <= not Top_Path_FP_Acc_AccFifo_im_t;

	--Top_Path_FP_Acc_Mux_im(MUX,1808)@67
    Top_Path_FP_Acc_Mux_im_s <= Top_Path_Fw_Fifo_FIFO2_1_q;
    Top_Path_FP_Acc_Mux_im: PROCESS (Top_Path_FP_Acc_Mux_im_s, Top_Path_FP_Acc_AccFifo_im_q, Top_Path_EffVecLength_0_im_4_cast_q_const_q)
    BEGIN
            CASE Top_Path_FP_Acc_Mux_im_s IS
                  WHEN "0" => Top_Path_FP_Acc_Mux_im_q <= Top_Path_FP_Acc_AccFifo_im_q;
                  WHEN "1" => Top_Path_FP_Acc_Mux_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
                  WHEN OTHERS => Top_Path_FP_Acc_Mux_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_FP_Acc_Mux_im_0_norm_Top_Path_FP_Acc_Acc_I_add_f_1(fixed,3333)@67
    Top_Path_FP_Acc_Mux_im_0_norm_Top_Path_FP_Acc_Acc_I_add_f_1_reset <= areset;
    Top_Path_FP_Acc_Mux_im_0_norm_Top_Path_FP_Acc_Acc_I_add_f_1_inst : fp_norm_sInternal_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_FP_Acc_Mux_im_0_norm_Top_Path_FP_Acc_Acc_I_add_f_1_reset,
    		dataa	 => Top_Path_FP_Acc_Mux_im_q,
    		result	 => Top_Path_FP_Acc_Mux_im_0_norm_Top_Path_FP_Acc_Acc_I_add_f_1_q
    	);
    -- synopsys translate off
    Top_Path_FP_Acc_Mux_im_0_norm_Top_Path_FP_Acc_Acc_I_add_f_1_q_real <= sInternal_2_real(Top_Path_FP_Acc_Mux_im_0_norm_Top_Path_FP_Acc_Acc_I_add_f_1_q);
    -- synopsys translate on

	--ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_nor(LOGICAL,7737)
    ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_nor_a <= LoopDelay2_notEnable_q;
    ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_nor_b <= ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_sticky_ena_q;
    ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_nor_q <= not (ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_nor_a or ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_nor_b);

	--ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_mem_top(CONSTANT,7733)
    ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_mem_top_q <= "0111";

	--ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_cmp(LOGICAL,7734)
    ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_cmp_a <= ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_mem_top_q;
    ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_cmp_b <= STD_LOGIC_VECTOR("0" & ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_replace_rdcnt_q);
    ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_cmp_q <= "1" when ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_cmp_a = ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_cmp_b else "0";

	--ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_cmpReg(REG,7735)
    ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_cmpReg_q <= ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_cmp_q;
        END IF;
    END PROCESS;


	--ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_sticky_ena(REG,7738)
    ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_nor_q = "1") THEN
                ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_sticky_ena_q <= ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_enaAnd(LOGICAL,7739)
    ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_enaAnd_a <= ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_sticky_ena_q;
    ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_enaAnd_b <= VCC_q;
    ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_enaAnd_q <= ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_enaAnd_a and ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_enaAnd_b;

	--Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not(LOGICAL,3024)@17
    Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_a <= Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_a;

	--ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_nor(LOGICAL,7706)
    ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_nor_a <= LoopDelay2_notEnable_q;
    ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_nor_b <= ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_sticky_ena_q;
    ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_nor_q <= not (ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_nor_a or ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_nor_b);

	--ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_mem_top(CONSTANT,7702)
    ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_mem_top_q <= "0110";

	--ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_cmp(LOGICAL,7703)
    ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_cmp_a <= ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_mem_top_q;
    ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_cmp_b <= STD_LOGIC_VECTOR("0" & ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_rdcnt_q);
    ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_cmp_q <= "1" when ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_cmp_a = ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_cmp_b else "0";

	--ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_cmpReg(REG,7704)
    ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_cmpReg_q <= ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_cmp_q;
        END IF;
    END PROCESS;


	--ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_sticky_ena(REG,7707)
    ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_nor_q = "1") THEN
                ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_sticky_ena_q <= ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_enaAnd(LOGICAL,7708)
    ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_enaAnd_a <= ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_sticky_ena_q;
    ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_enaAnd_b <= VCC_q;
    ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_enaAnd_q <= ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_enaAnd_a and ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_enaAnd_b;

	--ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_nor(LOGICAL,7778)
    ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_nor_a <= LoopDelay2_notEnable_q;
    ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_nor_b <= ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_sticky_ena_q;
    ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_nor_q <= not (ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_nor_a or ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_nor_b);

	--ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_mem_top(CONSTANT,7774)
    ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_mem_top_q <= "0110011";

	--ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_cmp(LOGICAL,7775)
    ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_cmp_a <= ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_mem_top_q;
    ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_cmp_b <= STD_LOGIC_VECTOR("0" & ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_replace_rdcnt_q);
    ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_cmp_q <= "1" when ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_cmp_a = ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_cmp_b else "0";

	--ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_cmpReg(REG,7776)
    ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_cmpReg_q <= ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_cmp_q;
        END IF;
    END PROCESS;


	--ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_sticky_ena(REG,7779)
    ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_nor_q = "1") THEN
                ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_sticky_ena_q <= ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_enaAnd(LOGICAL,7780)
    ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_enaAnd_a <= ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_sticky_ena_q;
    ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_enaAnd_b <= VCC_q;
    ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_enaAnd_q <= ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_enaAnd_a and ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_enaAnd_b;

	--ld_Control_MasterLoops_ForColumn_FLB_c_to_Control_DerivedSignals_RowVecElmSel1_lutmem_a_replace_mem(DUALMEM,7863)
    ld_Control_MasterLoops_ForColumn_FLB_c_to_Control_DerivedSignals_RowVecElmSel1_lutmem_a_replace_mem_reset0 <= areset;
    ld_Control_MasterLoops_ForColumn_FLB_c_to_Control_DerivedSignals_RowVecElmSel1_lutmem_a_replace_mem_ia <= Control_MasterLoops_ForColumn_FLB_c;
    ld_Control_MasterLoops_ForColumn_FLB_c_to_Control_DerivedSignals_RowVecElmSel1_lutmem_a_replace_mem_aa <= ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_replace_wrreg_q;
    ld_Control_MasterLoops_ForColumn_FLB_c_to_Control_DerivedSignals_RowVecElmSel1_lutmem_a_replace_mem_ab <= ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_replace_rdcnt_q;
    ld_Control_MasterLoops_ForColumn_FLB_c_to_Control_DerivedSignals_RowVecElmSel1_lutmem_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 8,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_Control_MasterLoops_ForColumn_FLB_c_to_Control_DerivedSignals_RowVecElmSel1_lutmem_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_Control_MasterLoops_ForColumn_FLB_c_to_Control_DerivedSignals_RowVecElmSel1_lutmem_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_Control_MasterLoops_ForColumn_FLB_c_to_Control_DerivedSignals_RowVecElmSel1_lutmem_a_replace_mem_iq,
        address_a => ld_Control_MasterLoops_ForColumn_FLB_c_to_Control_DerivedSignals_RowVecElmSel1_lutmem_a_replace_mem_aa,
        data_a => ld_Control_MasterLoops_ForColumn_FLB_c_to_Control_DerivedSignals_RowVecElmSel1_lutmem_a_replace_mem_ia
    );
        ld_Control_MasterLoops_ForColumn_FLB_c_to_Control_DerivedSignals_RowVecElmSel1_lutmem_a_replace_mem_q <= ld_Control_MasterLoops_ForColumn_FLB_c_to_Control_DerivedSignals_RowVecElmSel1_lutmem_a_replace_mem_iq(7 downto 0);

	--Control_DerivedSignals_RowVecElmSel1_lutmem(DUALMEM,3015)@8
    Control_DerivedSignals_RowVecElmSel1_lutmem_reset0 <= areset;
    Control_DerivedSignals_RowVecElmSel1_lutmem_ia <= (others => '0');
    Control_DerivedSignals_RowVecElmSel1_lutmem_aa <= (others => '0');
    Control_DerivedSignals_RowVecElmSel1_lutmem_ab <= ld_Control_MasterLoops_ForColumn_FLB_c_to_Control_DerivedSignals_RowVecElmSel1_lutmem_a_replace_mem_q;
    Control_DerivedSignals_RowVecElmSel1_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 6,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 6,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Control_DerivedSignals_RowVecElmSel1_lutmem.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => '0',
        aclr0 => Control_DerivedSignals_RowVecElmSel1_lutmem_reset0,
        clock0 => clk,
        address_b => Control_DerivedSignals_RowVecElmSel1_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => Control_DerivedSignals_RowVecElmSel1_lutmem_iq,
        address_a => Control_DerivedSignals_RowVecElmSel1_lutmem_aa,
        data_a => Control_DerivedSignals_RowVecElmSel1_lutmem_ia
    );
        Control_DerivedSignals_RowVecElmSel1_lutmem_q <= Control_DerivedSignals_RowVecElmSel1_lutmem_iq(5 downto 0);

	--Control_WrBackPath_latch_0L1_SampleDelay(DELAY,818)@10
    Control_WrBackPath_latch_0L1_SampleDelay : dspba_delay
    GENERIC MAP ( width => 6, depth => 1 )
    PORT MAP ( xin => Control_WrBackPath_latch_0L1_Mux_q, xout => Control_WrBackPath_latch_0L1_SampleDelay_q, clk => clk, aclr => areset );

	--ld_Control_WrBackPath_RisingEdge_q_to_Control_WrBackPath_latch_0L1_Mux_b(DELAY,4995)@3
    ld_Control_WrBackPath_RisingEdge_q_to_Control_WrBackPath_latch_0L1_Mux_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 7 )
    PORT MAP ( xin => Control_WrBackPath_RisingEdge_q, xout => ld_Control_WrBackPath_RisingEdge_q_to_Control_WrBackPath_latch_0L1_Mux_b_q, clk => clk, aclr => areset );

	--Control_WrBackPath_latch_0L1_Mux(MUX,817)@10
    Control_WrBackPath_latch_0L1_Mux_s <= ld_Control_WrBackPath_RisingEdge_q_to_Control_WrBackPath_latch_0L1_Mux_b_q;
    Control_WrBackPath_latch_0L1_Mux: PROCESS (Control_WrBackPath_latch_0L1_Mux_s, Control_WrBackPath_latch_0L1_SampleDelay_q, Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
            CASE Control_WrBackPath_latch_0L1_Mux_s IS
                  WHEN "0" => Control_WrBackPath_latch_0L1_Mux_q <= Control_WrBackPath_latch_0L1_SampleDelay_q;
                  WHEN "1" => Control_WrBackPath_latch_0L1_Mux_q <= Control_DerivedSignals_RowVecElmSel1_lutmem_q;
                  WHEN OTHERS => Control_WrBackPath_latch_0L1_Mux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_WEnMap_1(LOOKUP,688)@10
    Control_WrBackPath_WEnMap_1: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_1_q <= "1";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_1_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_ForRowUpdate_FLA(FLA,612)@3
    Control_WrBackPath_ForRowUpdate_FLA_el <= Control_WrBackPath_ForRowUpdate_FLB_el;
    Control_WrBackPath_ForRowUpdate_FLA_ll <= Control_WrBackPath_ForRowUpdate_FLB_ll;
    Control_WrBackPath_ForRowUpdate_FLA_bd <= Control_WrBackPath_ForRowUpdate_FLB_bs;
    Control_WrBackPath_ForRowUpdate_FLA_la <= (not Control_WrBackPath_ForRowUpdate_FLA_el) and Control_WrBackPath_ForRowUpdate_FLA_bd;
    Control_WrBackPath_ForRowUpdate_FLA_ld <= Control_WrBackPath_ForRowUpdate_FLA_el or (Control_WrBackPath_ForRowUpdate_FLA_bd and Control_WrBackPath_ForRowUpdate_FLA_ll);

	--Control_WrBackPath_ForRowUpdate_FLB(FLB,613)@3
    Control_WrBackPath_ForRowUpdate_FLB_ls <= Control_WrBackPath_RisingEdge_q;
    Control_WrBackPath_ForRowUpdate_FLB_la <= Control_WrBackPath_ForRowUpdate_FLA_la;
    Control_WrBackPath_ForRowUpdate_FLB_en <= LoopDelay2_replace_mem_q;
    Control_WrBackPath_ForRowUpdate_FLB_init <= STD_LOGIC_VECTOR("00" & Control_MasterLoops_Add_add_q);
    Control_WrBackPath_ForRowUpdate_FLB_step <= STD_LOGIC_VECTOR("000000000" & VCC_q);
    Control_WrBackPath_ForRowUpdate_FLB_limit <= STD_LOGIC_VECTOR("00" & Control_MasterLoops_Add1_add_q);

    Control_WrBackPath_ForRowUpdate_FLB_count <=
        Control_WrBackPath_ForRowUpdate_FLB_init when Control_WrBackPath_ForRowUpdate_FLB_ls(0) = '1' else
        Control_WrBackPath_ForRowUpdate_FLB_prevnextcount when Control_WrBackPath_ForRowUpdate_FLB_la(0) = '1' else
        Control_WrBackPath_ForRowUpdate_FLB_prevcount;

    Control_WrBackPath_ForRowUpdate_FLB_nextcount <= STD_LOGIC_VECTOR(SIGNED(Control_WrBackPath_ForRowUpdate_FLB_count) + SIGNED(Control_WrBackPath_ForRowUpdate_FLB_step));
    Control_WrBackPath_ForRowUpdate_FLB_firstloop <=
        Control_WrBackPath_ForRowUpdate_FLB_testpass when Control_WrBackPath_ForRowUpdate_FLB_ls(0) = '1' else
        '0' when Control_WrBackPath_ForRowUpdate_FLB_la(0) = '1' else
        Control_WrBackPath_ForRowUpdate_FLB_fl(0);

    Control_WrBackPath_ForRowUpdate_FLB_pass <=
        Control_WrBackPath_ForRowUpdate_FLB_testpass when Control_WrBackPath_ForRowUpdate_FLB_ls(0) = '1' else
        Control_WrBackPath_ForRowUpdate_FLB_testpass when Control_WrBackPath_ForRowUpdate_FLB_la(0) = '1' else
        Control_WrBackPath_ForRowUpdate_FLB_prevpass;

    Control_WrBackPath_ForRowUpdate_FLB_testpass <= '1' when SIGNED(Control_WrBackPath_ForRowUpdate_FLB_count) <= SIGNED(Control_WrBackPath_ForRowUpdate_FLB_limit) else '0';
    Control_WrBackPath_ForRowUpdate_FLB_nextpass <= '1' when SIGNED(Control_WrBackPath_ForRowUpdate_FLB_count) <= SIGNED(Control_WrBackPath_ForRowUpdate_FLB_limit2) else '0';
    Control_WrBackPath_ForRowUpdate_FLB_limit2 <= STD_LOGIC_VECTOR(SIGNED(Control_WrBackPath_ForRowUpdate_FLB_limit) - SIGNED(Control_WrBackPath_ForRowUpdate_FLB_step));

    Control_WrBackPath_ForRowUpdate_FLB: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_WrBackPath_ForRowUpdate_FLB_prevcount <= (others => '0');
            Control_WrBackPath_ForRowUpdate_FLB_prevnextcount <= (others => '0');
            Control_WrBackPath_ForRowUpdate_FLB_prevpass <= '0';
            Control_WrBackPath_ForRowUpdate_FLB_el <= (others => '0');
            Control_WrBackPath_ForRowUpdate_FLB_fl <= (others => '0');
            Control_WrBackPath_ForRowUpdate_FLB_ll <= (others => '0');
            Control_WrBackPath_ForRowUpdate_FLB_bs <= (others => '0');
            Control_WrBackPath_ForRowUpdate_FLB_v <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Control_WrBackPath_ForRowUpdate_FLB_en = "1") THEN
                Control_WrBackPath_ForRowUpdate_FLB_prevcount <= Control_WrBackPath_ForRowUpdate_FLB_count;
                Control_WrBackPath_ForRowUpdate_FLB_prevnextcount <= Control_WrBackPath_ForRowUpdate_FLB_nextcount;
                Control_WrBackPath_ForRowUpdate_FLB_prevpass <= Control_WrBackPath_ForRowUpdate_FLB_pass;
                Control_WrBackPath_ForRowUpdate_FLB_el(0) <= Control_WrBackPath_ForRowUpdate_FLB_ls(0) and (not Control_WrBackPath_ForRowUpdate_FLB_pass);
                Control_WrBackPath_ForRowUpdate_FLB_fl(0) <= Control_WrBackPath_ForRowUpdate_FLB_firstloop;
                Control_WrBackPath_ForRowUpdate_FLB_ll(0) <= Control_WrBackPath_ForRowUpdate_FLB_pass and (not Control_WrBackPath_ForRowUpdate_FLB_nextpass);
                Control_WrBackPath_ForRowUpdate_FLB_bs(0) <= (Control_WrBackPath_ForRowUpdate_FLB_ls(0) or Control_WrBackPath_ForRowUpdate_FLB_la(0)) and Control_WrBackPath_ForRowUpdate_FLB_pass;
            END IF;
            Control_WrBackPath_ForRowUpdate_FLB_v(0) <= Control_WrBackPath_ForRowUpdate_FLB_en(0) and Control_WrBackPath_ForRowUpdate_FLB_pass;
        END IF;
    END PROCESS;

    Control_WrBackPath_ForRowUpdate_FLB_c <= Control_WrBackPath_ForRowUpdate_FLB_prevcount(7 downto 0);

	--ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b(DELAY,4865)@3
    ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 7 )
    PORT MAP ( xin => Control_WrBackPath_ForRowUpdate_FLB_v, xout => ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q, clk => clk, aclr => areset );

	--Control_WrBackPath_WrEnMux_1(MUX,752)@10
    Control_WrBackPath_WrEnMux_1_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_1: PROCESS (Control_WrBackPath_WrEnMux_1_s, Control_WrBackPath_WEnMap_1_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_1_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_1_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_1_q <= Control_WrBackPath_WEnMap_1_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_1_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_WEnMap_62(LOOKUP,749)@10
    Control_WrBackPath_WEnMap_62: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_62_q <= "1";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_62_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_62_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_62(MUX,813)@10
    Control_WrBackPath_WrEnMux_62_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_62: PROCESS (Control_WrBackPath_WrEnMux_62_s, Control_WrBackPath_WEnMap_62_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_62_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_62_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_62_q <= Control_WrBackPath_WEnMap_62_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_62_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_GPIn_ProcUpper_s_to_Control_MasterLoops_latch_0L1_Mux_d(DELAY,4389)@3
    ld_GPIn_ProcUpper_s_to_Control_MasterLoops_latch_0L1_Mux_d : dspba_delay
    GENERIC MAP ( width => 1, depth => 7 )
    PORT MAP ( xin => ProcUpper_s, xout => ld_GPIn_ProcUpper_s_to_Control_MasterLoops_latch_0L1_Mux_d_q, clk => clk, aclr => areset );

	--Control_MasterLoops_latch_0L1_SampleDelay(DELAY,533)@10
    Control_MasterLoops_latch_0L1_SampleDelay : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => Control_MasterLoops_latch_0L1_Mux_q, xout => Control_MasterLoops_latch_0L1_SampleDelay_q, clk => clk, aclr => areset );

	--ld_GPIn_go_s_to_Control_MasterLoops_latch_0L1_Mux_b(DELAY,4388)@3
    ld_GPIn_go_s_to_Control_MasterLoops_latch_0L1_Mux_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 7 )
    PORT MAP ( xin => go_s, xout => ld_GPIn_go_s_to_Control_MasterLoops_latch_0L1_Mux_b_q, clk => clk, aclr => areset );

	--Control_MasterLoops_latch_0L1_Mux(MUX,532)@10
    Control_MasterLoops_latch_0L1_Mux_s <= ld_GPIn_go_s_to_Control_MasterLoops_latch_0L1_Mux_b_q;
    Control_MasterLoops_latch_0L1_Mux: PROCESS (Control_MasterLoops_latch_0L1_Mux_s, Control_MasterLoops_latch_0L1_SampleDelay_q, ld_GPIn_ProcUpper_s_to_Control_MasterLoops_latch_0L1_Mux_d_q)
    BEGIN
            CASE Control_MasterLoops_latch_0L1_Mux_s IS
                  WHEN "0" => Control_MasterLoops_latch_0L1_Mux_q <= Control_MasterLoops_latch_0L1_SampleDelay_q;
                  WHEN "1" => Control_MasterLoops_latch_0L1_Mux_q <= ld_GPIn_ProcUpper_s_to_Control_MasterLoops_latch_0L1_Mux_d_q;
                  WHEN OTHERS => Control_MasterLoops_latch_0L1_Mux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_Mux5_62(MUX,677)@10
    Control_WrBackPath_Mux5_62_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_62: PROCESS (Control_WrBackPath_Mux5_62_s, Control_WrBackPath_WrEnMux_62_q, Control_WrBackPath_WrEnMux_1_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_62_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_62_q <= Control_WrBackPath_WrEnMux_62_q;
                  WHEN "1" => Control_WrBackPath_Mux5_62_q <= Control_WrBackPath_WrEnMux_1_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_62_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ChannelIn(PORTIN,14)@0

	--Control_InPort_RowVecElmSel1_lutmem(DUALMEM,3018)@0
    Control_InPort_RowVecElmSel1_lutmem_reset0 <= areset;
    Control_InPort_RowVecElmSel1_lutmem_ia <= (others => '0');
    Control_InPort_RowVecElmSel1_lutmem_aa <= (others => '0');
    Control_InPort_RowVecElmSel1_lutmem_ab <= InColumnIdx_s;
    Control_InPort_RowVecElmSel1_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 6,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 6,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Control_InPort_RowVecElmSel1_lutmem.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => '0',
        aclr0 => Control_InPort_RowVecElmSel1_lutmem_reset0,
        clock0 => clk,
        address_b => Control_InPort_RowVecElmSel1_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => Control_InPort_RowVecElmSel1_lutmem_iq,
        address_a => Control_InPort_RowVecElmSel1_lutmem_aa,
        data_a => Control_InPort_RowVecElmSel1_lutmem_ia
    );
        Control_InPort_RowVecElmSel1_lutmem_q <= Control_InPort_RowVecElmSel1_lutmem_iq(5 downto 0);

	--Control_InPort_WEnMap_1(LOOKUP,238)@2
    Control_InPort_WEnMap_1: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_1_q <= "1";
                WHEN "000010" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_1_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WEnMap_62(LOOKUP,299)@2
    Control_InPort_WEnMap_62: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_62_q <= "1";
                WHEN "111111" =>  Control_InPort_WEnMap_62_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_62_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b(DELAY,3835)@0
    ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => InUpper_s, xout => ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q, clk => clk, aclr => areset );

	--Control_InPort_WrEnMux_62(MUX,363)@2
    Control_InPort_WrEnMux_62_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_62: PROCESS (Control_InPort_WrEnMux_62_s, Control_InPort_WEnMap_62_q, Control_InPort_WEnMap_1_q)
    BEGIN
            CASE Control_InPort_WrEnMux_62_s IS
                  WHEN "0" => Control_InPort_WrEnMux_62_q <= Control_InPort_WEnMap_62_q;
                  WHEN "1" => Control_InPort_WrEnMux_62_q <= Control_InPort_WEnMap_1_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_62_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v(DELAY,3571)@0
    ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => InDataV_s, xout => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q, clk => clk, aclr => areset );

	--Control_InPort_FIFO1_62(FIFO,229)@2
    Control_InPort_FIFO1_62_reset <= areset;

    Control_InPort_FIFO1_62_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_62_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_62_q,
      almost_full => Control_InPort_FIFO1_62_f(0),
      almost_empty => Control_InPort_FIFO1_62_t(0),
      empty => Control_InPort_FIFO1_62_empty(0),
      q => Control_InPort_FIFO1_62_q
    );
    Control_InPort_FIFO1_62_v <= not Control_InPort_FIFO1_62_empty;
    Control_InPort_FIFO1_62_e <= not Control_InPort_FIFO1_62_t;

	--ld_ChannelIn_InData_re_to_Control_InPort_FIFO2_re_d(DELAY,3764)@0
    ld_ChannelIn_InData_re_to_Control_InPort_FIFO2_re_d : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => InData_re, xout => ld_ChannelIn_InData_re_to_Control_InPort_FIFO2_re_d_q, clk => clk, aclr => areset );

	--Control_InPort_FIFO2_re(FIFO,231)@2
    Control_InPort_FIFO2_re_reset <= areset;

    Control_InPort_FIFO2_re_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 32,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO2_re_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => ld_ChannelIn_InData_re_to_Control_InPort_FIFO2_re_d_q,
      almost_full => Control_InPort_FIFO2_re_f(0),
      almost_empty => Control_InPort_FIFO2_re_t(0),
      empty => Control_InPort_FIFO2_re_empty(0),
      q => Control_InPort_FIFO2_re_q
    );
    Control_InPort_FIFO2_re_v <= not Control_InPort_FIFO2_re_empty;
    Control_InPort_FIFO2_re_e <= not Control_InPort_FIFO2_re_t;

	--Control_WrBackPath_SRlatch_PS_Not(LOGICAL,684)@3
    Control_WrBackPath_SRlatch_PS_Not_a <= Control_WrBackPath_ForRowUpdate_FLA_ld;
    Control_WrBackPath_SRlatch_PS_Not_q <= not Control_WrBackPath_SRlatch_PS_Not_a;

	--ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_WrBackPath_SRlatch_PS_And_a(DELAY,4796)@2
    ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_WrBackPath_SRlatch_PS_And_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => Control_WrBackPath_SRlatch_PS_Or_q, xout => ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_WrBackPath_SRlatch_PS_And_a_q, clk => clk, aclr => areset );

	--Control_WrBackPath_SRlatch_PS_And(LOGICAL,683)@3
    Control_WrBackPath_SRlatch_PS_And_a <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_WrBackPath_SRlatch_PS_And_a_q;
    Control_WrBackPath_SRlatch_PS_And_b <= Control_WrBackPath_SRlatch_PS_Not_q;
    Control_WrBackPath_SRlatch_PS_And_q <= Control_WrBackPath_SRlatch_PS_And_a and Control_WrBackPath_SRlatch_PS_And_b;

	--Control_WrBackPath_SRlatch_PS_Or(LOGICAL,685)@3
    Control_WrBackPath_SRlatch_PS_Or_a <= Control_WrBackPath_RisingEdge_q;
    Control_WrBackPath_SRlatch_PS_Or_b <= Control_WrBackPath_SRlatch_PS_And_q;
    Control_WrBackPath_SRlatch_PS_Or_q <= Control_WrBackPath_SRlatch_PS_Or_a or Control_WrBackPath_SRlatch_PS_Or_b;

	--Control_InPort_Not1(LOGICAL,234)@2
    Control_InPort_Not1_a <= Control_WrBackPath_SRlatch_PS_Or_q;
    Control_InPort_Not1_q <= not Control_InPort_Not1_a;

	--Control_InPort_And(LOGICAL,159)@2
    Control_InPort_And_a <= Control_InPort_Not1_q;
    Control_InPort_And_b <= Control_InPort_FIFO2_re_v;
    Control_InPort_And_q <= Control_InPort_And_a and Control_InPort_And_b;

	--Control_InPort_WrEnMux1_62(MUX,427)@2
    Control_InPort_WrEnMux1_62_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_62: PROCESS (Control_InPort_WrEnMux1_62_s, Control_InPort_FIFO1_62_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_62_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_62_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_62_q <= Control_InPort_FIFO1_62_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_62_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_62_q_to_Control_Input_WrBk_Mux_Mux1_62_c(DELAY,4342)@2
    ld_Control_InPort_WrEnMux1_62_q_to_Control_Input_WrBk_Mux_Mux1_62_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_62_q, xout => ld_Control_InPort_WrEnMux1_62_q_to_Control_Input_WrBk_Mux_Mux1_62_c_q, clk => clk, aclr => areset );

	--ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b(DELAY,4155)@2
    ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_WrBackPath_SRlatch_PS_Or_q, xout => ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_62(MUX,493)@10
    Control_Input_WrBk_Mux_Mux1_62_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_62: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_62_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_62_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_62_q <= ld_Control_InPort_WrEnMux1_62_q_to_Control_Input_WrBk_Mux_Mux1_62_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_62_q <= Control_WrBackPath_Mux5_62_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_62_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_62_re(DUALMEM,1666)@11
    Top_Path_DualMem_62_re_reset0 <= areset;
    Top_Path_DualMem_62_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_62_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_62_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_62_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_62_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_62_q(0),
        aclr0 => Top_Path_DualMem_62_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_62_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_62_re_iq,
        q_a => Top_Path_DualMem_62_re_ir,
        address_a => Top_Path_DualMem_62_re_aa,
        data_a => Top_Path_DualMem_62_re_ia
    );
        Top_Path_DualMem_62_re_q <= Top_Path_DualMem_62_re_iq(31 downto 0);
        Top_Path_DualMem_62_re_r <= Top_Path_DualMem_62_re_ir(31 downto 0);

	--Control_WrBackPath_WEnMap_2(LOOKUP,689)@10
    Control_WrBackPath_WEnMap_2: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_2_q <= "1";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_2_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_2(MUX,753)@10
    Control_WrBackPath_WrEnMux_2_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_2: PROCESS (Control_WrBackPath_WrEnMux_2_s, Control_WrBackPath_WEnMap_2_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_2_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_2_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_2_q <= Control_WrBackPath_WEnMap_2_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_2_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_WEnMap_61(LOOKUP,748)@10
    Control_WrBackPath_WEnMap_61: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_61_q <= "1";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_61_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_61_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_61(MUX,812)@10
    Control_WrBackPath_WrEnMux_61_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_61: PROCESS (Control_WrBackPath_WrEnMux_61_s, Control_WrBackPath_WEnMap_61_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_61_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_61_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_61_q <= Control_WrBackPath_WEnMap_61_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_61_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_Mux5_61(MUX,676)@10
    Control_WrBackPath_Mux5_61_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_61: PROCESS (Control_WrBackPath_Mux5_61_s, Control_WrBackPath_WrEnMux_61_q, Control_WrBackPath_WrEnMux_2_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_61_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_61_q <= Control_WrBackPath_WrEnMux_61_q;
                  WHEN "1" => Control_WrBackPath_Mux5_61_q <= Control_WrBackPath_WrEnMux_2_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_61_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WEnMap_2(LOOKUP,239)@2
    Control_InPort_WEnMap_2: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_2_q <= "1";
                WHEN "000011" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_2_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WEnMap_61(LOOKUP,298)@2
    Control_InPort_WEnMap_61: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_61_q <= "1";
                WHEN "111110" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_61_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_61_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WrEnMux_61(MUX,362)@2
    Control_InPort_WrEnMux_61_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_61: PROCESS (Control_InPort_WrEnMux_61_s, Control_InPort_WEnMap_61_q, Control_InPort_WEnMap_2_q)
    BEGIN
            CASE Control_InPort_WrEnMux_61_s IS
                  WHEN "0" => Control_InPort_WrEnMux_61_q <= Control_InPort_WEnMap_61_q;
                  WHEN "1" => Control_InPort_WrEnMux_61_q <= Control_InPort_WEnMap_2_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_61_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_61(FIFO,228)@2
    Control_InPort_FIFO1_61_reset <= areset;

    Control_InPort_FIFO1_61_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_61_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_61_q,
      almost_full => Control_InPort_FIFO1_61_f(0),
      almost_empty => Control_InPort_FIFO1_61_t(0),
      empty => Control_InPort_FIFO1_61_empty(0),
      q => Control_InPort_FIFO1_61_q
    );
    Control_InPort_FIFO1_61_v <= not Control_InPort_FIFO1_61_empty;
    Control_InPort_FIFO1_61_e <= not Control_InPort_FIFO1_61_t;

	--Control_InPort_WrEnMux1_61(MUX,426)@2
    Control_InPort_WrEnMux1_61_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_61: PROCESS (Control_InPort_WrEnMux1_61_s, Control_InPort_FIFO1_61_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_61_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_61_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_61_q <= Control_InPort_FIFO1_61_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_61_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_61_q_to_Control_Input_WrBk_Mux_Mux1_61_c(DELAY,4339)@2
    ld_Control_InPort_WrEnMux1_61_q_to_Control_Input_WrBk_Mux_Mux1_61_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_61_q, xout => ld_Control_InPort_WrEnMux1_61_q_to_Control_Input_WrBk_Mux_Mux1_61_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_61(MUX,492)@10
    Control_Input_WrBk_Mux_Mux1_61_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_61: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_61_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_61_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_61_q <= ld_Control_InPort_WrEnMux1_61_q_to_Control_Input_WrBk_Mux_Mux1_61_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_61_q <= Control_WrBackPath_Mux5_61_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_61_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_61_re(DUALMEM,1664)@11
    Top_Path_DualMem_61_re_reset0 <= areset;
    Top_Path_DualMem_61_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_61_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_61_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_61_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_61_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_61_q(0),
        aclr0 => Top_Path_DualMem_61_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_61_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_61_re_iq,
        q_a => Top_Path_DualMem_61_re_ir,
        address_a => Top_Path_DualMem_61_re_aa,
        data_a => Top_Path_DualMem_61_re_ia
    );
        Top_Path_DualMem_61_re_q <= Top_Path_DualMem_61_re_iq(31 downto 0);
        Top_Path_DualMem_61_re_r <= Top_Path_DualMem_61_re_ir(31 downto 0);

	--Control_WrBackPath_WEnMap_3(LOOKUP,690)@10
    Control_WrBackPath_WEnMap_3: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_3_q <= "1";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_3_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_3(MUX,754)@10
    Control_WrBackPath_WrEnMux_3_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_3: PROCESS (Control_WrBackPath_WrEnMux_3_s, Control_WrBackPath_WEnMap_3_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_3_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_3_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_3_q <= Control_WrBackPath_WEnMap_3_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_3_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_WEnMap_60(LOOKUP,747)@10
    Control_WrBackPath_WEnMap_60: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_60_q <= "1";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_60_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_60_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_60(MUX,811)@10
    Control_WrBackPath_WrEnMux_60_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_60: PROCESS (Control_WrBackPath_WrEnMux_60_s, Control_WrBackPath_WEnMap_60_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_60_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_60_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_60_q <= Control_WrBackPath_WEnMap_60_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_60_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_Mux5_60(MUX,675)@10
    Control_WrBackPath_Mux5_60_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_60: PROCESS (Control_WrBackPath_Mux5_60_s, Control_WrBackPath_WrEnMux_60_q, Control_WrBackPath_WrEnMux_3_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_60_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_60_q <= Control_WrBackPath_WrEnMux_60_q;
                  WHEN "1" => Control_WrBackPath_Mux5_60_q <= Control_WrBackPath_WrEnMux_3_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_60_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WEnMap_3(LOOKUP,240)@2
    Control_InPort_WEnMap_3: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_3_q <= "1";
                WHEN "000100" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_3_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WEnMap_60(LOOKUP,297)@2
    Control_InPort_WEnMap_60: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_60_q <= "1";
                WHEN "111101" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_60_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_60_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WrEnMux_60(MUX,361)@2
    Control_InPort_WrEnMux_60_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_60: PROCESS (Control_InPort_WrEnMux_60_s, Control_InPort_WEnMap_60_q, Control_InPort_WEnMap_3_q)
    BEGIN
            CASE Control_InPort_WrEnMux_60_s IS
                  WHEN "0" => Control_InPort_WrEnMux_60_q <= Control_InPort_WEnMap_60_q;
                  WHEN "1" => Control_InPort_WrEnMux_60_q <= Control_InPort_WEnMap_3_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_60_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_60(FIFO,227)@2
    Control_InPort_FIFO1_60_reset <= areset;

    Control_InPort_FIFO1_60_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_60_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_60_q,
      almost_full => Control_InPort_FIFO1_60_f(0),
      almost_empty => Control_InPort_FIFO1_60_t(0),
      empty => Control_InPort_FIFO1_60_empty(0),
      q => Control_InPort_FIFO1_60_q
    );
    Control_InPort_FIFO1_60_v <= not Control_InPort_FIFO1_60_empty;
    Control_InPort_FIFO1_60_e <= not Control_InPort_FIFO1_60_t;

	--Control_InPort_WrEnMux1_60(MUX,425)@2
    Control_InPort_WrEnMux1_60_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_60: PROCESS (Control_InPort_WrEnMux1_60_s, Control_InPort_FIFO1_60_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_60_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_60_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_60_q <= Control_InPort_FIFO1_60_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_60_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_60_q_to_Control_Input_WrBk_Mux_Mux1_60_c(DELAY,4336)@2
    ld_Control_InPort_WrEnMux1_60_q_to_Control_Input_WrBk_Mux_Mux1_60_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_60_q, xout => ld_Control_InPort_WrEnMux1_60_q_to_Control_Input_WrBk_Mux_Mux1_60_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_60(MUX,491)@10
    Control_Input_WrBk_Mux_Mux1_60_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_60: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_60_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_60_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_60_q <= ld_Control_InPort_WrEnMux1_60_q_to_Control_Input_WrBk_Mux_Mux1_60_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_60_q <= Control_WrBackPath_Mux5_60_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_60_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_60_re(DUALMEM,1662)@11
    Top_Path_DualMem_60_re_reset0 <= areset;
    Top_Path_DualMem_60_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_60_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_60_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_60_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_60_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_60_q(0),
        aclr0 => Top_Path_DualMem_60_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_60_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_60_re_iq,
        q_a => Top_Path_DualMem_60_re_ir,
        address_a => Top_Path_DualMem_60_re_aa,
        data_a => Top_Path_DualMem_60_re_ia
    );
        Top_Path_DualMem_60_re_q <= Top_Path_DualMem_60_re_iq(31 downto 0);
        Top_Path_DualMem_60_re_r <= Top_Path_DualMem_60_re_ir(31 downto 0);

	--Control_PingPongAddr_Mux3_sel_inv(LOGICAL,3021)@10
    Control_PingPongAddr_Mux3_sel_inv_a <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux3_sel_inv_q <= not Control_PingPongAddr_Mux3_sel_inv_a;

	--Control_PingPongAddr_Const1(CONSTANT,536)
    Control_PingPongAddr_Const1_q <= "111111";

	--Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged(SUB,3020)@10
    Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_cin <= GND_q;
    Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_a <= STD_LOGIC_VECTOR("0" & Control_PingPongAddr_Const1_q) & '0';
    Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_b <= STD_LOGIC_VECTOR("0" & Control_DerivedSignals_RowVecElmSel1_lutmem_q) & Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_cin(0);
    Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_i <= Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_b;
    Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Control_PingPongAddr_Mux3_sel_inv_q = "1") THEN
                Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_o <= Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_i;
            ELSE
                Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_o <= STD_LOGIC_VECTOR(UNSIGNED(Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_a) - UNSIGNED(Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_b));
            END IF;
        END IF;
    END PROCESS;
    Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_q <= Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_o(6 downto 1);


	--ld_Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_q_to_Top_Path_PickAij_Mux_re_selLSBs_a(DELAY,7382)@11
    ld_Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_q_to_Top_Path_PickAij_Mux_re_selLSBs_a : dspba_delay
    GENERIC MAP ( width => 6, depth => 2 )
    PORT MAP ( xin => Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_q, xout => ld_Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_q_to_Top_Path_PickAij_Mux_re_selLSBs_a_q, clk => clk, aclr => areset );

	--Top_Path_PickAij_Mux_re_selLSBs(BITSELECT,3279)@13
    Top_Path_PickAij_Mux_re_selLSBs_in <= ld_Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_q_to_Top_Path_PickAij_Mux_re_selLSBs_a_q(1 downto 0);
    Top_Path_PickAij_Mux_re_selLSBs_b <= Top_Path_PickAij_Mux_re_selLSBs_in(1 downto 0);

	--Top_Path_PickAij_Mux_re_msplit_15(MUX,3296)@13
    Top_Path_PickAij_Mux_re_msplit_15_s <= Top_Path_PickAij_Mux_re_selLSBs_b;
    Top_Path_PickAij_Mux_re_msplit_15: PROCESS (Top_Path_PickAij_Mux_re_msplit_15_s, Top_Path_DualMem_60_re_q, Top_Path_DualMem_61_re_q, Top_Path_DualMem_62_re_q, Top_Path_DualMem_63_re_q)
    BEGIN
            CASE Top_Path_PickAij_Mux_re_msplit_15_s IS
                  WHEN "00" => Top_Path_PickAij_Mux_re_msplit_15_q <= Top_Path_DualMem_60_re_q;
                  WHEN "01" => Top_Path_PickAij_Mux_re_msplit_15_q <= Top_Path_DualMem_61_re_q;
                  WHEN "10" => Top_Path_PickAij_Mux_re_msplit_15_q <= Top_Path_DualMem_62_re_q;
                  WHEN "11" => Top_Path_PickAij_Mux_re_msplit_15_q <= Top_Path_DualMem_63_re_q;
                  WHEN OTHERS => Top_Path_PickAij_Mux_re_msplit_15_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_WEnMap_4(LOOKUP,691)@10
    Control_WrBackPath_WEnMap_4: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_4_q <= "1";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_4_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_4(MUX,755)@10
    Control_WrBackPath_WrEnMux_4_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_4: PROCESS (Control_WrBackPath_WrEnMux_4_s, Control_WrBackPath_WEnMap_4_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_4_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_4_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_4_q <= Control_WrBackPath_WEnMap_4_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_4_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_WEnMap_59(LOOKUP,746)@10
    Control_WrBackPath_WEnMap_59: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_59_q <= "1";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_59_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_59_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_59(MUX,810)@10
    Control_WrBackPath_WrEnMux_59_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_59: PROCESS (Control_WrBackPath_WrEnMux_59_s, Control_WrBackPath_WEnMap_59_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_59_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_59_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_59_q <= Control_WrBackPath_WEnMap_59_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_59_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_Mux5_59(MUX,674)@10
    Control_WrBackPath_Mux5_59_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_59: PROCESS (Control_WrBackPath_Mux5_59_s, Control_WrBackPath_WrEnMux_59_q, Control_WrBackPath_WrEnMux_4_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_59_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_59_q <= Control_WrBackPath_WrEnMux_59_q;
                  WHEN "1" => Control_WrBackPath_Mux5_59_q <= Control_WrBackPath_WrEnMux_4_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_59_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WEnMap_4(LOOKUP,241)@2
    Control_InPort_WEnMap_4: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_4_q <= "1";
                WHEN "000101" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_4_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WEnMap_59(LOOKUP,296)@2
    Control_InPort_WEnMap_59: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_59_q <= "1";
                WHEN "111100" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_59_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_59_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WrEnMux_59(MUX,360)@2
    Control_InPort_WrEnMux_59_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_59: PROCESS (Control_InPort_WrEnMux_59_s, Control_InPort_WEnMap_59_q, Control_InPort_WEnMap_4_q)
    BEGIN
            CASE Control_InPort_WrEnMux_59_s IS
                  WHEN "0" => Control_InPort_WrEnMux_59_q <= Control_InPort_WEnMap_59_q;
                  WHEN "1" => Control_InPort_WrEnMux_59_q <= Control_InPort_WEnMap_4_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_59_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_59(FIFO,226)@2
    Control_InPort_FIFO1_59_reset <= areset;

    Control_InPort_FIFO1_59_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_59_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_59_q,
      almost_full => Control_InPort_FIFO1_59_f(0),
      almost_empty => Control_InPort_FIFO1_59_t(0),
      empty => Control_InPort_FIFO1_59_empty(0),
      q => Control_InPort_FIFO1_59_q
    );
    Control_InPort_FIFO1_59_v <= not Control_InPort_FIFO1_59_empty;
    Control_InPort_FIFO1_59_e <= not Control_InPort_FIFO1_59_t;

	--Control_InPort_WrEnMux1_59(MUX,424)@2
    Control_InPort_WrEnMux1_59_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_59: PROCESS (Control_InPort_WrEnMux1_59_s, Control_InPort_FIFO1_59_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_59_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_59_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_59_q <= Control_InPort_FIFO1_59_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_59_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_59_q_to_Control_Input_WrBk_Mux_Mux1_59_c(DELAY,4333)@2
    ld_Control_InPort_WrEnMux1_59_q_to_Control_Input_WrBk_Mux_Mux1_59_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_59_q, xout => ld_Control_InPort_WrEnMux1_59_q_to_Control_Input_WrBk_Mux_Mux1_59_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_59(MUX,490)@10
    Control_Input_WrBk_Mux_Mux1_59_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_59: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_59_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_59_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_59_q <= ld_Control_InPort_WrEnMux1_59_q_to_Control_Input_WrBk_Mux_Mux1_59_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_59_q <= Control_WrBackPath_Mux5_59_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_59_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_59_re(DUALMEM,1660)@11
    Top_Path_DualMem_59_re_reset0 <= areset;
    Top_Path_DualMem_59_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_59_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_59_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_59_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_59_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_59_q(0),
        aclr0 => Top_Path_DualMem_59_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_59_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_59_re_iq,
        q_a => Top_Path_DualMem_59_re_ir,
        address_a => Top_Path_DualMem_59_re_aa,
        data_a => Top_Path_DualMem_59_re_ia
    );
        Top_Path_DualMem_59_re_q <= Top_Path_DualMem_59_re_iq(31 downto 0);
        Top_Path_DualMem_59_re_r <= Top_Path_DualMem_59_re_ir(31 downto 0);

	--Control_WrBackPath_WEnMap_5(LOOKUP,692)@10
    Control_WrBackPath_WEnMap_5: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_5_q <= "1";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_5_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_5(MUX,756)@10
    Control_WrBackPath_WrEnMux_5_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_5: PROCESS (Control_WrBackPath_WrEnMux_5_s, Control_WrBackPath_WEnMap_5_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_5_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_5_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_5_q <= Control_WrBackPath_WEnMap_5_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_5_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_WEnMap_58(LOOKUP,745)@10
    Control_WrBackPath_WEnMap_58: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_58_q <= "1";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_58_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_58_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_58(MUX,809)@10
    Control_WrBackPath_WrEnMux_58_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_58: PROCESS (Control_WrBackPath_WrEnMux_58_s, Control_WrBackPath_WEnMap_58_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_58_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_58_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_58_q <= Control_WrBackPath_WEnMap_58_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_58_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_Mux5_58(MUX,673)@10
    Control_WrBackPath_Mux5_58_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_58: PROCESS (Control_WrBackPath_Mux5_58_s, Control_WrBackPath_WrEnMux_58_q, Control_WrBackPath_WrEnMux_5_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_58_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_58_q <= Control_WrBackPath_WrEnMux_58_q;
                  WHEN "1" => Control_WrBackPath_Mux5_58_q <= Control_WrBackPath_WrEnMux_5_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_58_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WEnMap_5(LOOKUP,242)@2
    Control_InPort_WEnMap_5: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_5_q <= "1";
                WHEN "000110" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_5_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WEnMap_58(LOOKUP,295)@2
    Control_InPort_WEnMap_58: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_58_q <= "1";
                WHEN "111011" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_58_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_58_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WrEnMux_58(MUX,359)@2
    Control_InPort_WrEnMux_58_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_58: PROCESS (Control_InPort_WrEnMux_58_s, Control_InPort_WEnMap_58_q, Control_InPort_WEnMap_5_q)
    BEGIN
            CASE Control_InPort_WrEnMux_58_s IS
                  WHEN "0" => Control_InPort_WrEnMux_58_q <= Control_InPort_WEnMap_58_q;
                  WHEN "1" => Control_InPort_WrEnMux_58_q <= Control_InPort_WEnMap_5_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_58_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_58(FIFO,225)@2
    Control_InPort_FIFO1_58_reset <= areset;

    Control_InPort_FIFO1_58_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_58_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_58_q,
      almost_full => Control_InPort_FIFO1_58_f(0),
      almost_empty => Control_InPort_FIFO1_58_t(0),
      empty => Control_InPort_FIFO1_58_empty(0),
      q => Control_InPort_FIFO1_58_q
    );
    Control_InPort_FIFO1_58_v <= not Control_InPort_FIFO1_58_empty;
    Control_InPort_FIFO1_58_e <= not Control_InPort_FIFO1_58_t;

	--Control_InPort_WrEnMux1_58(MUX,423)@2
    Control_InPort_WrEnMux1_58_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_58: PROCESS (Control_InPort_WrEnMux1_58_s, Control_InPort_FIFO1_58_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_58_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_58_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_58_q <= Control_InPort_FIFO1_58_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_58_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_58_q_to_Control_Input_WrBk_Mux_Mux1_58_c(DELAY,4330)@2
    ld_Control_InPort_WrEnMux1_58_q_to_Control_Input_WrBk_Mux_Mux1_58_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_58_q, xout => ld_Control_InPort_WrEnMux1_58_q_to_Control_Input_WrBk_Mux_Mux1_58_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_58(MUX,489)@10
    Control_Input_WrBk_Mux_Mux1_58_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_58: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_58_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_58_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_58_q <= ld_Control_InPort_WrEnMux1_58_q_to_Control_Input_WrBk_Mux_Mux1_58_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_58_q <= Control_WrBackPath_Mux5_58_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_58_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_58_re(DUALMEM,1658)@11
    Top_Path_DualMem_58_re_reset0 <= areset;
    Top_Path_DualMem_58_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_58_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_58_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_58_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_58_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_58_q(0),
        aclr0 => Top_Path_DualMem_58_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_58_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_58_re_iq,
        q_a => Top_Path_DualMem_58_re_ir,
        address_a => Top_Path_DualMem_58_re_aa,
        data_a => Top_Path_DualMem_58_re_ia
    );
        Top_Path_DualMem_58_re_q <= Top_Path_DualMem_58_re_iq(31 downto 0);
        Top_Path_DualMem_58_re_r <= Top_Path_DualMem_58_re_ir(31 downto 0);

	--Control_WrBackPath_WEnMap_6(LOOKUP,693)@10
    Control_WrBackPath_WEnMap_6: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_6_q <= "1";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_6_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_6(MUX,757)@10
    Control_WrBackPath_WrEnMux_6_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_6: PROCESS (Control_WrBackPath_WrEnMux_6_s, Control_WrBackPath_WEnMap_6_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_6_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_6_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_6_q <= Control_WrBackPath_WEnMap_6_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_6_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_WEnMap_57(LOOKUP,744)@10
    Control_WrBackPath_WEnMap_57: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_57_q <= "1";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_57_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_57_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_57(MUX,808)@10
    Control_WrBackPath_WrEnMux_57_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_57: PROCESS (Control_WrBackPath_WrEnMux_57_s, Control_WrBackPath_WEnMap_57_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_57_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_57_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_57_q <= Control_WrBackPath_WEnMap_57_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_57_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_Mux5_57(MUX,672)@10
    Control_WrBackPath_Mux5_57_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_57: PROCESS (Control_WrBackPath_Mux5_57_s, Control_WrBackPath_WrEnMux_57_q, Control_WrBackPath_WrEnMux_6_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_57_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_57_q <= Control_WrBackPath_WrEnMux_57_q;
                  WHEN "1" => Control_WrBackPath_Mux5_57_q <= Control_WrBackPath_WrEnMux_6_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_57_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WEnMap_6(LOOKUP,243)@2
    Control_InPort_WEnMap_6: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_6_q <= "1";
                WHEN "000111" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_6_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WEnMap_57(LOOKUP,294)@2
    Control_InPort_WEnMap_57: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_57_q <= "1";
                WHEN "111010" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_57_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_57_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WrEnMux_57(MUX,358)@2
    Control_InPort_WrEnMux_57_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_57: PROCESS (Control_InPort_WrEnMux_57_s, Control_InPort_WEnMap_57_q, Control_InPort_WEnMap_6_q)
    BEGIN
            CASE Control_InPort_WrEnMux_57_s IS
                  WHEN "0" => Control_InPort_WrEnMux_57_q <= Control_InPort_WEnMap_57_q;
                  WHEN "1" => Control_InPort_WrEnMux_57_q <= Control_InPort_WEnMap_6_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_57_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_57(FIFO,224)@2
    Control_InPort_FIFO1_57_reset <= areset;

    Control_InPort_FIFO1_57_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_57_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_57_q,
      almost_full => Control_InPort_FIFO1_57_f(0),
      almost_empty => Control_InPort_FIFO1_57_t(0),
      empty => Control_InPort_FIFO1_57_empty(0),
      q => Control_InPort_FIFO1_57_q
    );
    Control_InPort_FIFO1_57_v <= not Control_InPort_FIFO1_57_empty;
    Control_InPort_FIFO1_57_e <= not Control_InPort_FIFO1_57_t;

	--Control_InPort_WrEnMux1_57(MUX,422)@2
    Control_InPort_WrEnMux1_57_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_57: PROCESS (Control_InPort_WrEnMux1_57_s, Control_InPort_FIFO1_57_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_57_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_57_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_57_q <= Control_InPort_FIFO1_57_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_57_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_57_q_to_Control_Input_WrBk_Mux_Mux1_57_c(DELAY,4327)@2
    ld_Control_InPort_WrEnMux1_57_q_to_Control_Input_WrBk_Mux_Mux1_57_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_57_q, xout => ld_Control_InPort_WrEnMux1_57_q_to_Control_Input_WrBk_Mux_Mux1_57_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_57(MUX,488)@10
    Control_Input_WrBk_Mux_Mux1_57_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_57: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_57_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_57_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_57_q <= ld_Control_InPort_WrEnMux1_57_q_to_Control_Input_WrBk_Mux_Mux1_57_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_57_q <= Control_WrBackPath_Mux5_57_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_57_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_57_re(DUALMEM,1656)@11
    Top_Path_DualMem_57_re_reset0 <= areset;
    Top_Path_DualMem_57_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_57_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_57_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_57_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_57_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_57_q(0),
        aclr0 => Top_Path_DualMem_57_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_57_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_57_re_iq,
        q_a => Top_Path_DualMem_57_re_ir,
        address_a => Top_Path_DualMem_57_re_aa,
        data_a => Top_Path_DualMem_57_re_ia
    );
        Top_Path_DualMem_57_re_q <= Top_Path_DualMem_57_re_iq(31 downto 0);
        Top_Path_DualMem_57_re_r <= Top_Path_DualMem_57_re_ir(31 downto 0);

	--Control_WrBackPath_WEnMap_7(LOOKUP,694)@10
    Control_WrBackPath_WEnMap_7: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_7_q <= "1";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_7_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_7(MUX,758)@10
    Control_WrBackPath_WrEnMux_7_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_7: PROCESS (Control_WrBackPath_WrEnMux_7_s, Control_WrBackPath_WEnMap_7_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_7_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_7_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_7_q <= Control_WrBackPath_WEnMap_7_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_7_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_WEnMap_56(LOOKUP,743)@10
    Control_WrBackPath_WEnMap_56: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_56_q <= "1";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_56_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_56_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_56(MUX,807)@10
    Control_WrBackPath_WrEnMux_56_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_56: PROCESS (Control_WrBackPath_WrEnMux_56_s, Control_WrBackPath_WEnMap_56_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_56_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_56_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_56_q <= Control_WrBackPath_WEnMap_56_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_56_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_Mux5_56(MUX,671)@10
    Control_WrBackPath_Mux5_56_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_56: PROCESS (Control_WrBackPath_Mux5_56_s, Control_WrBackPath_WrEnMux_56_q, Control_WrBackPath_WrEnMux_7_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_56_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_56_q <= Control_WrBackPath_WrEnMux_56_q;
                  WHEN "1" => Control_WrBackPath_Mux5_56_q <= Control_WrBackPath_WrEnMux_7_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_56_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WEnMap_7(LOOKUP,244)@2
    Control_InPort_WEnMap_7: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_7_q <= "1";
                WHEN "001000" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_7_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WEnMap_56(LOOKUP,293)@2
    Control_InPort_WEnMap_56: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_56_q <= "1";
                WHEN "111001" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_56_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_56_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WrEnMux_56(MUX,357)@2
    Control_InPort_WrEnMux_56_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_56: PROCESS (Control_InPort_WrEnMux_56_s, Control_InPort_WEnMap_56_q, Control_InPort_WEnMap_7_q)
    BEGIN
            CASE Control_InPort_WrEnMux_56_s IS
                  WHEN "0" => Control_InPort_WrEnMux_56_q <= Control_InPort_WEnMap_56_q;
                  WHEN "1" => Control_InPort_WrEnMux_56_q <= Control_InPort_WEnMap_7_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_56_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_56(FIFO,223)@2
    Control_InPort_FIFO1_56_reset <= areset;

    Control_InPort_FIFO1_56_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_56_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_56_q,
      almost_full => Control_InPort_FIFO1_56_f(0),
      almost_empty => Control_InPort_FIFO1_56_t(0),
      empty => Control_InPort_FIFO1_56_empty(0),
      q => Control_InPort_FIFO1_56_q
    );
    Control_InPort_FIFO1_56_v <= not Control_InPort_FIFO1_56_empty;
    Control_InPort_FIFO1_56_e <= not Control_InPort_FIFO1_56_t;

	--Control_InPort_WrEnMux1_56(MUX,421)@2
    Control_InPort_WrEnMux1_56_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_56: PROCESS (Control_InPort_WrEnMux1_56_s, Control_InPort_FIFO1_56_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_56_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_56_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_56_q <= Control_InPort_FIFO1_56_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_56_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_56_q_to_Control_Input_WrBk_Mux_Mux1_56_c(DELAY,4324)@2
    ld_Control_InPort_WrEnMux1_56_q_to_Control_Input_WrBk_Mux_Mux1_56_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_56_q, xout => ld_Control_InPort_WrEnMux1_56_q_to_Control_Input_WrBk_Mux_Mux1_56_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_56(MUX,487)@10
    Control_Input_WrBk_Mux_Mux1_56_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_56: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_56_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_56_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_56_q <= ld_Control_InPort_WrEnMux1_56_q_to_Control_Input_WrBk_Mux_Mux1_56_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_56_q <= Control_WrBackPath_Mux5_56_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_56_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_56_re(DUALMEM,1654)@11
    Top_Path_DualMem_56_re_reset0 <= areset;
    Top_Path_DualMem_56_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_56_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_56_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_56_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_56_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_56_q(0),
        aclr0 => Top_Path_DualMem_56_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_56_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_56_re_iq,
        q_a => Top_Path_DualMem_56_re_ir,
        address_a => Top_Path_DualMem_56_re_aa,
        data_a => Top_Path_DualMem_56_re_ia
    );
        Top_Path_DualMem_56_re_q <= Top_Path_DualMem_56_re_iq(31 downto 0);
        Top_Path_DualMem_56_re_r <= Top_Path_DualMem_56_re_ir(31 downto 0);

	--Top_Path_PickAij_Mux_re_msplit_14(MUX,3295)@13
    Top_Path_PickAij_Mux_re_msplit_14_s <= Top_Path_PickAij_Mux_re_selLSBs_b;
    Top_Path_PickAij_Mux_re_msplit_14: PROCESS (Top_Path_PickAij_Mux_re_msplit_14_s, Top_Path_DualMem_56_re_q, Top_Path_DualMem_57_re_q, Top_Path_DualMem_58_re_q, Top_Path_DualMem_59_re_q)
    BEGIN
            CASE Top_Path_PickAij_Mux_re_msplit_14_s IS
                  WHEN "00" => Top_Path_PickAij_Mux_re_msplit_14_q <= Top_Path_DualMem_56_re_q;
                  WHEN "01" => Top_Path_PickAij_Mux_re_msplit_14_q <= Top_Path_DualMem_57_re_q;
                  WHEN "10" => Top_Path_PickAij_Mux_re_msplit_14_q <= Top_Path_DualMem_58_re_q;
                  WHEN "11" => Top_Path_PickAij_Mux_re_msplit_14_q <= Top_Path_DualMem_59_re_q;
                  WHEN OTHERS => Top_Path_PickAij_Mux_re_msplit_14_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_WEnMap_8(LOOKUP,695)@10
    Control_WrBackPath_WEnMap_8: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_8_q <= "1";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_8_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_8(MUX,759)@10
    Control_WrBackPath_WrEnMux_8_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_8: PROCESS (Control_WrBackPath_WrEnMux_8_s, Control_WrBackPath_WEnMap_8_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_8_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_8_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_8_q <= Control_WrBackPath_WEnMap_8_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_8_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_WEnMap_55(LOOKUP,742)@10
    Control_WrBackPath_WEnMap_55: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_55_q <= "1";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_55_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_55_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_55(MUX,806)@10
    Control_WrBackPath_WrEnMux_55_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_55: PROCESS (Control_WrBackPath_WrEnMux_55_s, Control_WrBackPath_WEnMap_55_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_55_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_55_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_55_q <= Control_WrBackPath_WEnMap_55_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_55_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_Mux5_55(MUX,670)@10
    Control_WrBackPath_Mux5_55_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_55: PROCESS (Control_WrBackPath_Mux5_55_s, Control_WrBackPath_WrEnMux_55_q, Control_WrBackPath_WrEnMux_8_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_55_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_55_q <= Control_WrBackPath_WrEnMux_55_q;
                  WHEN "1" => Control_WrBackPath_Mux5_55_q <= Control_WrBackPath_WrEnMux_8_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_55_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WEnMap_8(LOOKUP,245)@2
    Control_InPort_WEnMap_8: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_8_q <= "1";
                WHEN "001001" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_8_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WEnMap_55(LOOKUP,292)@2
    Control_InPort_WEnMap_55: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_55_q <= "1";
                WHEN "111000" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_55_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_55_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WrEnMux_55(MUX,356)@2
    Control_InPort_WrEnMux_55_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_55: PROCESS (Control_InPort_WrEnMux_55_s, Control_InPort_WEnMap_55_q, Control_InPort_WEnMap_8_q)
    BEGIN
            CASE Control_InPort_WrEnMux_55_s IS
                  WHEN "0" => Control_InPort_WrEnMux_55_q <= Control_InPort_WEnMap_55_q;
                  WHEN "1" => Control_InPort_WrEnMux_55_q <= Control_InPort_WEnMap_8_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_55_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_55(FIFO,222)@2
    Control_InPort_FIFO1_55_reset <= areset;

    Control_InPort_FIFO1_55_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_55_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_55_q,
      almost_full => Control_InPort_FIFO1_55_f(0),
      almost_empty => Control_InPort_FIFO1_55_t(0),
      empty => Control_InPort_FIFO1_55_empty(0),
      q => Control_InPort_FIFO1_55_q
    );
    Control_InPort_FIFO1_55_v <= not Control_InPort_FIFO1_55_empty;
    Control_InPort_FIFO1_55_e <= not Control_InPort_FIFO1_55_t;

	--Control_InPort_WrEnMux1_55(MUX,420)@2
    Control_InPort_WrEnMux1_55_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_55: PROCESS (Control_InPort_WrEnMux1_55_s, Control_InPort_FIFO1_55_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_55_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_55_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_55_q <= Control_InPort_FIFO1_55_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_55_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_55_q_to_Control_Input_WrBk_Mux_Mux1_55_c(DELAY,4321)@2
    ld_Control_InPort_WrEnMux1_55_q_to_Control_Input_WrBk_Mux_Mux1_55_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_55_q, xout => ld_Control_InPort_WrEnMux1_55_q_to_Control_Input_WrBk_Mux_Mux1_55_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_55(MUX,486)@10
    Control_Input_WrBk_Mux_Mux1_55_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_55: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_55_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_55_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_55_q <= ld_Control_InPort_WrEnMux1_55_q_to_Control_Input_WrBk_Mux_Mux1_55_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_55_q <= Control_WrBackPath_Mux5_55_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_55_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_55_re(DUALMEM,1652)@11
    Top_Path_DualMem_55_re_reset0 <= areset;
    Top_Path_DualMem_55_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_55_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_55_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_55_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_55_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_55_q(0),
        aclr0 => Top_Path_DualMem_55_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_55_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_55_re_iq,
        q_a => Top_Path_DualMem_55_re_ir,
        address_a => Top_Path_DualMem_55_re_aa,
        data_a => Top_Path_DualMem_55_re_ia
    );
        Top_Path_DualMem_55_re_q <= Top_Path_DualMem_55_re_iq(31 downto 0);
        Top_Path_DualMem_55_re_r <= Top_Path_DualMem_55_re_ir(31 downto 0);

	--Control_WrBackPath_WEnMap_9(LOOKUP,696)@10
    Control_WrBackPath_WEnMap_9: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_9_q <= "1";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_9_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_9(MUX,760)@10
    Control_WrBackPath_WrEnMux_9_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_9: PROCESS (Control_WrBackPath_WrEnMux_9_s, Control_WrBackPath_WEnMap_9_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_9_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_9_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_9_q <= Control_WrBackPath_WEnMap_9_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_9_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_WEnMap_54(LOOKUP,741)@10
    Control_WrBackPath_WEnMap_54: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_54_q <= "1";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_54_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_54_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_54(MUX,805)@10
    Control_WrBackPath_WrEnMux_54_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_54: PROCESS (Control_WrBackPath_WrEnMux_54_s, Control_WrBackPath_WEnMap_54_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_54_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_54_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_54_q <= Control_WrBackPath_WEnMap_54_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_54_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_Mux5_54(MUX,669)@10
    Control_WrBackPath_Mux5_54_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_54: PROCESS (Control_WrBackPath_Mux5_54_s, Control_WrBackPath_WrEnMux_54_q, Control_WrBackPath_WrEnMux_9_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_54_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_54_q <= Control_WrBackPath_WrEnMux_54_q;
                  WHEN "1" => Control_WrBackPath_Mux5_54_q <= Control_WrBackPath_WrEnMux_9_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_54_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WEnMap_9(LOOKUP,246)@2
    Control_InPort_WEnMap_9: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_9_q <= "1";
                WHEN "001010" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_9_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WEnMap_54(LOOKUP,291)@2
    Control_InPort_WEnMap_54: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_54_q <= "1";
                WHEN "110111" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_54_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_54_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WrEnMux_54(MUX,355)@2
    Control_InPort_WrEnMux_54_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_54: PROCESS (Control_InPort_WrEnMux_54_s, Control_InPort_WEnMap_54_q, Control_InPort_WEnMap_9_q)
    BEGIN
            CASE Control_InPort_WrEnMux_54_s IS
                  WHEN "0" => Control_InPort_WrEnMux_54_q <= Control_InPort_WEnMap_54_q;
                  WHEN "1" => Control_InPort_WrEnMux_54_q <= Control_InPort_WEnMap_9_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_54_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_54(FIFO,221)@2
    Control_InPort_FIFO1_54_reset <= areset;

    Control_InPort_FIFO1_54_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_54_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_54_q,
      almost_full => Control_InPort_FIFO1_54_f(0),
      almost_empty => Control_InPort_FIFO1_54_t(0),
      empty => Control_InPort_FIFO1_54_empty(0),
      q => Control_InPort_FIFO1_54_q
    );
    Control_InPort_FIFO1_54_v <= not Control_InPort_FIFO1_54_empty;
    Control_InPort_FIFO1_54_e <= not Control_InPort_FIFO1_54_t;

	--Control_InPort_WrEnMux1_54(MUX,419)@2
    Control_InPort_WrEnMux1_54_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_54: PROCESS (Control_InPort_WrEnMux1_54_s, Control_InPort_FIFO1_54_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_54_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_54_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_54_q <= Control_InPort_FIFO1_54_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_54_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_54_q_to_Control_Input_WrBk_Mux_Mux1_54_c(DELAY,4318)@2
    ld_Control_InPort_WrEnMux1_54_q_to_Control_Input_WrBk_Mux_Mux1_54_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_54_q, xout => ld_Control_InPort_WrEnMux1_54_q_to_Control_Input_WrBk_Mux_Mux1_54_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_54(MUX,485)@10
    Control_Input_WrBk_Mux_Mux1_54_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_54: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_54_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_54_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_54_q <= ld_Control_InPort_WrEnMux1_54_q_to_Control_Input_WrBk_Mux_Mux1_54_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_54_q <= Control_WrBackPath_Mux5_54_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_54_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_54_re(DUALMEM,1650)@11
    Top_Path_DualMem_54_re_reset0 <= areset;
    Top_Path_DualMem_54_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_54_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_54_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_54_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_54_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_54_q(0),
        aclr0 => Top_Path_DualMem_54_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_54_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_54_re_iq,
        q_a => Top_Path_DualMem_54_re_ir,
        address_a => Top_Path_DualMem_54_re_aa,
        data_a => Top_Path_DualMem_54_re_ia
    );
        Top_Path_DualMem_54_re_q <= Top_Path_DualMem_54_re_iq(31 downto 0);
        Top_Path_DualMem_54_re_r <= Top_Path_DualMem_54_re_ir(31 downto 0);

	--Control_WrBackPath_WEnMap_10(LOOKUP,697)@10
    Control_WrBackPath_WEnMap_10: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_10_q <= "1";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_10_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_10(MUX,761)@10
    Control_WrBackPath_WrEnMux_10_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_10: PROCESS (Control_WrBackPath_WrEnMux_10_s, Control_WrBackPath_WEnMap_10_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_10_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_10_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_10_q <= Control_WrBackPath_WEnMap_10_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_10_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_WEnMap_53(LOOKUP,740)@10
    Control_WrBackPath_WEnMap_53: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_53_q <= "1";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_53_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_53_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_53(MUX,804)@10
    Control_WrBackPath_WrEnMux_53_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_53: PROCESS (Control_WrBackPath_WrEnMux_53_s, Control_WrBackPath_WEnMap_53_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_53_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_53_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_53_q <= Control_WrBackPath_WEnMap_53_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_53_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_Mux5_53(MUX,668)@10
    Control_WrBackPath_Mux5_53_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_53: PROCESS (Control_WrBackPath_Mux5_53_s, Control_WrBackPath_WrEnMux_53_q, Control_WrBackPath_WrEnMux_10_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_53_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_53_q <= Control_WrBackPath_WrEnMux_53_q;
                  WHEN "1" => Control_WrBackPath_Mux5_53_q <= Control_WrBackPath_WrEnMux_10_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_53_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WEnMap_10(LOOKUP,247)@2
    Control_InPort_WEnMap_10: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_10_q <= "1";
                WHEN "001011" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_10_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WEnMap_53(LOOKUP,290)@2
    Control_InPort_WEnMap_53: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_53_q <= "1";
                WHEN "110110" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_53_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_53_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WrEnMux_53(MUX,354)@2
    Control_InPort_WrEnMux_53_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_53: PROCESS (Control_InPort_WrEnMux_53_s, Control_InPort_WEnMap_53_q, Control_InPort_WEnMap_10_q)
    BEGIN
            CASE Control_InPort_WrEnMux_53_s IS
                  WHEN "0" => Control_InPort_WrEnMux_53_q <= Control_InPort_WEnMap_53_q;
                  WHEN "1" => Control_InPort_WrEnMux_53_q <= Control_InPort_WEnMap_10_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_53_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_53(FIFO,220)@2
    Control_InPort_FIFO1_53_reset <= areset;

    Control_InPort_FIFO1_53_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_53_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_53_q,
      almost_full => Control_InPort_FIFO1_53_f(0),
      almost_empty => Control_InPort_FIFO1_53_t(0),
      empty => Control_InPort_FIFO1_53_empty(0),
      q => Control_InPort_FIFO1_53_q
    );
    Control_InPort_FIFO1_53_v <= not Control_InPort_FIFO1_53_empty;
    Control_InPort_FIFO1_53_e <= not Control_InPort_FIFO1_53_t;

	--Control_InPort_WrEnMux1_53(MUX,418)@2
    Control_InPort_WrEnMux1_53_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_53: PROCESS (Control_InPort_WrEnMux1_53_s, Control_InPort_FIFO1_53_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_53_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_53_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_53_q <= Control_InPort_FIFO1_53_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_53_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_53_q_to_Control_Input_WrBk_Mux_Mux1_53_c(DELAY,4315)@2
    ld_Control_InPort_WrEnMux1_53_q_to_Control_Input_WrBk_Mux_Mux1_53_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_53_q, xout => ld_Control_InPort_WrEnMux1_53_q_to_Control_Input_WrBk_Mux_Mux1_53_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_53(MUX,484)@10
    Control_Input_WrBk_Mux_Mux1_53_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_53: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_53_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_53_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_53_q <= ld_Control_InPort_WrEnMux1_53_q_to_Control_Input_WrBk_Mux_Mux1_53_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_53_q <= Control_WrBackPath_Mux5_53_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_53_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_53_re(DUALMEM,1648)@11
    Top_Path_DualMem_53_re_reset0 <= areset;
    Top_Path_DualMem_53_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_53_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_53_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_53_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_53_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_53_q(0),
        aclr0 => Top_Path_DualMem_53_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_53_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_53_re_iq,
        q_a => Top_Path_DualMem_53_re_ir,
        address_a => Top_Path_DualMem_53_re_aa,
        data_a => Top_Path_DualMem_53_re_ia
    );
        Top_Path_DualMem_53_re_q <= Top_Path_DualMem_53_re_iq(31 downto 0);
        Top_Path_DualMem_53_re_r <= Top_Path_DualMem_53_re_ir(31 downto 0);

	--Control_WrBackPath_WEnMap_11(LOOKUP,698)@10
    Control_WrBackPath_WEnMap_11: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_11_q <= "1";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_11_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_11(MUX,762)@10
    Control_WrBackPath_WrEnMux_11_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_11: PROCESS (Control_WrBackPath_WrEnMux_11_s, Control_WrBackPath_WEnMap_11_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_11_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_11_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_11_q <= Control_WrBackPath_WEnMap_11_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_11_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_WEnMap_52(LOOKUP,739)@10
    Control_WrBackPath_WEnMap_52: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_52_q <= "1";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_52_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_52_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_52(MUX,803)@10
    Control_WrBackPath_WrEnMux_52_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_52: PROCESS (Control_WrBackPath_WrEnMux_52_s, Control_WrBackPath_WEnMap_52_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_52_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_52_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_52_q <= Control_WrBackPath_WEnMap_52_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_52_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_Mux5_52(MUX,667)@10
    Control_WrBackPath_Mux5_52_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_52: PROCESS (Control_WrBackPath_Mux5_52_s, Control_WrBackPath_WrEnMux_52_q, Control_WrBackPath_WrEnMux_11_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_52_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_52_q <= Control_WrBackPath_WrEnMux_52_q;
                  WHEN "1" => Control_WrBackPath_Mux5_52_q <= Control_WrBackPath_WrEnMux_11_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_52_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WEnMap_11(LOOKUP,248)@2
    Control_InPort_WEnMap_11: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_11_q <= "1";
                WHEN "001100" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_11_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WEnMap_52(LOOKUP,289)@2
    Control_InPort_WEnMap_52: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_52_q <= "1";
                WHEN "110101" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_52_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_52_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WrEnMux_52(MUX,353)@2
    Control_InPort_WrEnMux_52_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_52: PROCESS (Control_InPort_WrEnMux_52_s, Control_InPort_WEnMap_52_q, Control_InPort_WEnMap_11_q)
    BEGIN
            CASE Control_InPort_WrEnMux_52_s IS
                  WHEN "0" => Control_InPort_WrEnMux_52_q <= Control_InPort_WEnMap_52_q;
                  WHEN "1" => Control_InPort_WrEnMux_52_q <= Control_InPort_WEnMap_11_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_52_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_52(FIFO,219)@2
    Control_InPort_FIFO1_52_reset <= areset;

    Control_InPort_FIFO1_52_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_52_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_52_q,
      almost_full => Control_InPort_FIFO1_52_f(0),
      almost_empty => Control_InPort_FIFO1_52_t(0),
      empty => Control_InPort_FIFO1_52_empty(0),
      q => Control_InPort_FIFO1_52_q
    );
    Control_InPort_FIFO1_52_v <= not Control_InPort_FIFO1_52_empty;
    Control_InPort_FIFO1_52_e <= not Control_InPort_FIFO1_52_t;

	--Control_InPort_WrEnMux1_52(MUX,417)@2
    Control_InPort_WrEnMux1_52_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_52: PROCESS (Control_InPort_WrEnMux1_52_s, Control_InPort_FIFO1_52_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_52_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_52_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_52_q <= Control_InPort_FIFO1_52_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_52_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_52_q_to_Control_Input_WrBk_Mux_Mux1_52_c(DELAY,4312)@2
    ld_Control_InPort_WrEnMux1_52_q_to_Control_Input_WrBk_Mux_Mux1_52_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_52_q, xout => ld_Control_InPort_WrEnMux1_52_q_to_Control_Input_WrBk_Mux_Mux1_52_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_52(MUX,483)@10
    Control_Input_WrBk_Mux_Mux1_52_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_52: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_52_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_52_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_52_q <= ld_Control_InPort_WrEnMux1_52_q_to_Control_Input_WrBk_Mux_Mux1_52_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_52_q <= Control_WrBackPath_Mux5_52_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_52_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_52_re(DUALMEM,1646)@11
    Top_Path_DualMem_52_re_reset0 <= areset;
    Top_Path_DualMem_52_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_52_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_52_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_52_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_52_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_52_q(0),
        aclr0 => Top_Path_DualMem_52_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_52_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_52_re_iq,
        q_a => Top_Path_DualMem_52_re_ir,
        address_a => Top_Path_DualMem_52_re_aa,
        data_a => Top_Path_DualMem_52_re_ia
    );
        Top_Path_DualMem_52_re_q <= Top_Path_DualMem_52_re_iq(31 downto 0);
        Top_Path_DualMem_52_re_r <= Top_Path_DualMem_52_re_ir(31 downto 0);

	--Top_Path_PickAij_Mux_re_msplit_13(MUX,3294)@13
    Top_Path_PickAij_Mux_re_msplit_13_s <= Top_Path_PickAij_Mux_re_selLSBs_b;
    Top_Path_PickAij_Mux_re_msplit_13: PROCESS (Top_Path_PickAij_Mux_re_msplit_13_s, Top_Path_DualMem_52_re_q, Top_Path_DualMem_53_re_q, Top_Path_DualMem_54_re_q, Top_Path_DualMem_55_re_q)
    BEGIN
            CASE Top_Path_PickAij_Mux_re_msplit_13_s IS
                  WHEN "00" => Top_Path_PickAij_Mux_re_msplit_13_q <= Top_Path_DualMem_52_re_q;
                  WHEN "01" => Top_Path_PickAij_Mux_re_msplit_13_q <= Top_Path_DualMem_53_re_q;
                  WHEN "10" => Top_Path_PickAij_Mux_re_msplit_13_q <= Top_Path_DualMem_54_re_q;
                  WHEN "11" => Top_Path_PickAij_Mux_re_msplit_13_q <= Top_Path_DualMem_55_re_q;
                  WHEN OTHERS => Top_Path_PickAij_Mux_re_msplit_13_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_WEnMap_12(LOOKUP,699)@10
    Control_WrBackPath_WEnMap_12: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_12_q <= "1";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_12_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_12(MUX,763)@10
    Control_WrBackPath_WrEnMux_12_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_12: PROCESS (Control_WrBackPath_WrEnMux_12_s, Control_WrBackPath_WEnMap_12_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_12_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_12_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_12_q <= Control_WrBackPath_WEnMap_12_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_12_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_WEnMap_51(LOOKUP,738)@10
    Control_WrBackPath_WEnMap_51: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_51_q <= "1";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_51_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_51_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_51(MUX,802)@10
    Control_WrBackPath_WrEnMux_51_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_51: PROCESS (Control_WrBackPath_WrEnMux_51_s, Control_WrBackPath_WEnMap_51_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_51_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_51_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_51_q <= Control_WrBackPath_WEnMap_51_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_51_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_Mux5_51(MUX,666)@10
    Control_WrBackPath_Mux5_51_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_51: PROCESS (Control_WrBackPath_Mux5_51_s, Control_WrBackPath_WrEnMux_51_q, Control_WrBackPath_WrEnMux_12_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_51_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_51_q <= Control_WrBackPath_WrEnMux_51_q;
                  WHEN "1" => Control_WrBackPath_Mux5_51_q <= Control_WrBackPath_WrEnMux_12_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_51_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WEnMap_12(LOOKUP,249)@2
    Control_InPort_WEnMap_12: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_12_q <= "1";
                WHEN "001101" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_12_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WEnMap_51(LOOKUP,288)@2
    Control_InPort_WEnMap_51: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_51_q <= "1";
                WHEN "110100" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_51_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_51_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WrEnMux_51(MUX,352)@2
    Control_InPort_WrEnMux_51_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_51: PROCESS (Control_InPort_WrEnMux_51_s, Control_InPort_WEnMap_51_q, Control_InPort_WEnMap_12_q)
    BEGIN
            CASE Control_InPort_WrEnMux_51_s IS
                  WHEN "0" => Control_InPort_WrEnMux_51_q <= Control_InPort_WEnMap_51_q;
                  WHEN "1" => Control_InPort_WrEnMux_51_q <= Control_InPort_WEnMap_12_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_51_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_51(FIFO,218)@2
    Control_InPort_FIFO1_51_reset <= areset;

    Control_InPort_FIFO1_51_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_51_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_51_q,
      almost_full => Control_InPort_FIFO1_51_f(0),
      almost_empty => Control_InPort_FIFO1_51_t(0),
      empty => Control_InPort_FIFO1_51_empty(0),
      q => Control_InPort_FIFO1_51_q
    );
    Control_InPort_FIFO1_51_v <= not Control_InPort_FIFO1_51_empty;
    Control_InPort_FIFO1_51_e <= not Control_InPort_FIFO1_51_t;

	--Control_InPort_WrEnMux1_51(MUX,416)@2
    Control_InPort_WrEnMux1_51_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_51: PROCESS (Control_InPort_WrEnMux1_51_s, Control_InPort_FIFO1_51_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_51_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_51_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_51_q <= Control_InPort_FIFO1_51_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_51_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_51_q_to_Control_Input_WrBk_Mux_Mux1_51_c(DELAY,4309)@2
    ld_Control_InPort_WrEnMux1_51_q_to_Control_Input_WrBk_Mux_Mux1_51_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_51_q, xout => ld_Control_InPort_WrEnMux1_51_q_to_Control_Input_WrBk_Mux_Mux1_51_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_51(MUX,482)@10
    Control_Input_WrBk_Mux_Mux1_51_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_51: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_51_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_51_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_51_q <= ld_Control_InPort_WrEnMux1_51_q_to_Control_Input_WrBk_Mux_Mux1_51_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_51_q <= Control_WrBackPath_Mux5_51_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_51_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_51_re(DUALMEM,1644)@11
    Top_Path_DualMem_51_re_reset0 <= areset;
    Top_Path_DualMem_51_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_51_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_51_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_51_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_51_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_51_q(0),
        aclr0 => Top_Path_DualMem_51_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_51_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_51_re_iq,
        q_a => Top_Path_DualMem_51_re_ir,
        address_a => Top_Path_DualMem_51_re_aa,
        data_a => Top_Path_DualMem_51_re_ia
    );
        Top_Path_DualMem_51_re_q <= Top_Path_DualMem_51_re_iq(31 downto 0);
        Top_Path_DualMem_51_re_r <= Top_Path_DualMem_51_re_ir(31 downto 0);

	--Control_WrBackPath_WEnMap_13(LOOKUP,700)@10
    Control_WrBackPath_WEnMap_13: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_13_q <= "1";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_13_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_13(MUX,764)@10
    Control_WrBackPath_WrEnMux_13_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_13: PROCESS (Control_WrBackPath_WrEnMux_13_s, Control_WrBackPath_WEnMap_13_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_13_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_13_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_13_q <= Control_WrBackPath_WEnMap_13_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_13_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_WEnMap_50(LOOKUP,737)@10
    Control_WrBackPath_WEnMap_50: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_50_q <= "1";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_50_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_50_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_50(MUX,801)@10
    Control_WrBackPath_WrEnMux_50_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_50: PROCESS (Control_WrBackPath_WrEnMux_50_s, Control_WrBackPath_WEnMap_50_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_50_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_50_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_50_q <= Control_WrBackPath_WEnMap_50_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_50_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_Mux5_50(MUX,665)@10
    Control_WrBackPath_Mux5_50_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_50: PROCESS (Control_WrBackPath_Mux5_50_s, Control_WrBackPath_WrEnMux_50_q, Control_WrBackPath_WrEnMux_13_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_50_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_50_q <= Control_WrBackPath_WrEnMux_50_q;
                  WHEN "1" => Control_WrBackPath_Mux5_50_q <= Control_WrBackPath_WrEnMux_13_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_50_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WEnMap_13(LOOKUP,250)@2
    Control_InPort_WEnMap_13: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_13_q <= "1";
                WHEN "001110" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_13_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WEnMap_50(LOOKUP,287)@2
    Control_InPort_WEnMap_50: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_50_q <= "1";
                WHEN "110011" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_50_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_50_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WrEnMux_50(MUX,351)@2
    Control_InPort_WrEnMux_50_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_50: PROCESS (Control_InPort_WrEnMux_50_s, Control_InPort_WEnMap_50_q, Control_InPort_WEnMap_13_q)
    BEGIN
            CASE Control_InPort_WrEnMux_50_s IS
                  WHEN "0" => Control_InPort_WrEnMux_50_q <= Control_InPort_WEnMap_50_q;
                  WHEN "1" => Control_InPort_WrEnMux_50_q <= Control_InPort_WEnMap_13_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_50_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_50(FIFO,217)@2
    Control_InPort_FIFO1_50_reset <= areset;

    Control_InPort_FIFO1_50_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_50_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_50_q,
      almost_full => Control_InPort_FIFO1_50_f(0),
      almost_empty => Control_InPort_FIFO1_50_t(0),
      empty => Control_InPort_FIFO1_50_empty(0),
      q => Control_InPort_FIFO1_50_q
    );
    Control_InPort_FIFO1_50_v <= not Control_InPort_FIFO1_50_empty;
    Control_InPort_FIFO1_50_e <= not Control_InPort_FIFO1_50_t;

	--Control_InPort_WrEnMux1_50(MUX,415)@2
    Control_InPort_WrEnMux1_50_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_50: PROCESS (Control_InPort_WrEnMux1_50_s, Control_InPort_FIFO1_50_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_50_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_50_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_50_q <= Control_InPort_FIFO1_50_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_50_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_50_q_to_Control_Input_WrBk_Mux_Mux1_50_c(DELAY,4306)@2
    ld_Control_InPort_WrEnMux1_50_q_to_Control_Input_WrBk_Mux_Mux1_50_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_50_q, xout => ld_Control_InPort_WrEnMux1_50_q_to_Control_Input_WrBk_Mux_Mux1_50_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_50(MUX,481)@10
    Control_Input_WrBk_Mux_Mux1_50_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_50: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_50_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_50_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_50_q <= ld_Control_InPort_WrEnMux1_50_q_to_Control_Input_WrBk_Mux_Mux1_50_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_50_q <= Control_WrBackPath_Mux5_50_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_50_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_50_re(DUALMEM,1642)@11
    Top_Path_DualMem_50_re_reset0 <= areset;
    Top_Path_DualMem_50_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_50_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_50_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_50_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_50_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_50_q(0),
        aclr0 => Top_Path_DualMem_50_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_50_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_50_re_iq,
        q_a => Top_Path_DualMem_50_re_ir,
        address_a => Top_Path_DualMem_50_re_aa,
        data_a => Top_Path_DualMem_50_re_ia
    );
        Top_Path_DualMem_50_re_q <= Top_Path_DualMem_50_re_iq(31 downto 0);
        Top_Path_DualMem_50_re_r <= Top_Path_DualMem_50_re_ir(31 downto 0);

	--Control_WrBackPath_WEnMap_14(LOOKUP,701)@10
    Control_WrBackPath_WEnMap_14: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_14_q <= "1";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_14_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_14(MUX,765)@10
    Control_WrBackPath_WrEnMux_14_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_14: PROCESS (Control_WrBackPath_WrEnMux_14_s, Control_WrBackPath_WEnMap_14_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_14_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_14_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_14_q <= Control_WrBackPath_WEnMap_14_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_14_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_WEnMap_49(LOOKUP,736)@10
    Control_WrBackPath_WEnMap_49: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_49_q <= "1";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_49_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_49_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_49(MUX,800)@10
    Control_WrBackPath_WrEnMux_49_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_49: PROCESS (Control_WrBackPath_WrEnMux_49_s, Control_WrBackPath_WEnMap_49_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_49_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_49_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_49_q <= Control_WrBackPath_WEnMap_49_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_49_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_Mux5_49(MUX,664)@10
    Control_WrBackPath_Mux5_49_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_49: PROCESS (Control_WrBackPath_Mux5_49_s, Control_WrBackPath_WrEnMux_49_q, Control_WrBackPath_WrEnMux_14_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_49_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_49_q <= Control_WrBackPath_WrEnMux_49_q;
                  WHEN "1" => Control_WrBackPath_Mux5_49_q <= Control_WrBackPath_WrEnMux_14_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_49_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WEnMap_14(LOOKUP,251)@2
    Control_InPort_WEnMap_14: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_14_q <= "1";
                WHEN "001111" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_14_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WEnMap_49(LOOKUP,286)@2
    Control_InPort_WEnMap_49: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_49_q <= "1";
                WHEN "110010" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_49_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_49_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WrEnMux_49(MUX,350)@2
    Control_InPort_WrEnMux_49_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_49: PROCESS (Control_InPort_WrEnMux_49_s, Control_InPort_WEnMap_49_q, Control_InPort_WEnMap_14_q)
    BEGIN
            CASE Control_InPort_WrEnMux_49_s IS
                  WHEN "0" => Control_InPort_WrEnMux_49_q <= Control_InPort_WEnMap_49_q;
                  WHEN "1" => Control_InPort_WrEnMux_49_q <= Control_InPort_WEnMap_14_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_49_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_49(FIFO,216)@2
    Control_InPort_FIFO1_49_reset <= areset;

    Control_InPort_FIFO1_49_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_49_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_49_q,
      almost_full => Control_InPort_FIFO1_49_f(0),
      almost_empty => Control_InPort_FIFO1_49_t(0),
      empty => Control_InPort_FIFO1_49_empty(0),
      q => Control_InPort_FIFO1_49_q
    );
    Control_InPort_FIFO1_49_v <= not Control_InPort_FIFO1_49_empty;
    Control_InPort_FIFO1_49_e <= not Control_InPort_FIFO1_49_t;

	--Control_InPort_WrEnMux1_49(MUX,414)@2
    Control_InPort_WrEnMux1_49_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_49: PROCESS (Control_InPort_WrEnMux1_49_s, Control_InPort_FIFO1_49_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_49_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_49_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_49_q <= Control_InPort_FIFO1_49_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_49_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_49_q_to_Control_Input_WrBk_Mux_Mux1_49_c(DELAY,4303)@2
    ld_Control_InPort_WrEnMux1_49_q_to_Control_Input_WrBk_Mux_Mux1_49_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_49_q, xout => ld_Control_InPort_WrEnMux1_49_q_to_Control_Input_WrBk_Mux_Mux1_49_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_49(MUX,480)@10
    Control_Input_WrBk_Mux_Mux1_49_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_49: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_49_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_49_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_49_q <= ld_Control_InPort_WrEnMux1_49_q_to_Control_Input_WrBk_Mux_Mux1_49_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_49_q <= Control_WrBackPath_Mux5_49_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_49_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_49_re(DUALMEM,1640)@11
    Top_Path_DualMem_49_re_reset0 <= areset;
    Top_Path_DualMem_49_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_49_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_49_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_49_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_49_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_49_q(0),
        aclr0 => Top_Path_DualMem_49_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_49_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_49_re_iq,
        q_a => Top_Path_DualMem_49_re_ir,
        address_a => Top_Path_DualMem_49_re_aa,
        data_a => Top_Path_DualMem_49_re_ia
    );
        Top_Path_DualMem_49_re_q <= Top_Path_DualMem_49_re_iq(31 downto 0);
        Top_Path_DualMem_49_re_r <= Top_Path_DualMem_49_re_ir(31 downto 0);

	--Control_WrBackPath_WEnMap_15(LOOKUP,702)@10
    Control_WrBackPath_WEnMap_15: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_15_q <= "1";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_15_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_15(MUX,766)@10
    Control_WrBackPath_WrEnMux_15_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_15: PROCESS (Control_WrBackPath_WrEnMux_15_s, Control_WrBackPath_WEnMap_15_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_15_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_15_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_15_q <= Control_WrBackPath_WEnMap_15_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_15_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_WEnMap_48(LOOKUP,735)@10
    Control_WrBackPath_WEnMap_48: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_48_q <= "1";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_48_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_48_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_48(MUX,799)@10
    Control_WrBackPath_WrEnMux_48_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_48: PROCESS (Control_WrBackPath_WrEnMux_48_s, Control_WrBackPath_WEnMap_48_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_48_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_48_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_48_q <= Control_WrBackPath_WEnMap_48_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_48_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_Mux5_48(MUX,663)@10
    Control_WrBackPath_Mux5_48_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_48: PROCESS (Control_WrBackPath_Mux5_48_s, Control_WrBackPath_WrEnMux_48_q, Control_WrBackPath_WrEnMux_15_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_48_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_48_q <= Control_WrBackPath_WrEnMux_48_q;
                  WHEN "1" => Control_WrBackPath_Mux5_48_q <= Control_WrBackPath_WrEnMux_15_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_48_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WEnMap_15(LOOKUP,252)@2
    Control_InPort_WEnMap_15: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_15_q <= "1";
                WHEN "010000" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_15_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WEnMap_48(LOOKUP,285)@2
    Control_InPort_WEnMap_48: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_48_q <= "1";
                WHEN "110001" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_48_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_48_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WrEnMux_48(MUX,349)@2
    Control_InPort_WrEnMux_48_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_48: PROCESS (Control_InPort_WrEnMux_48_s, Control_InPort_WEnMap_48_q, Control_InPort_WEnMap_15_q)
    BEGIN
            CASE Control_InPort_WrEnMux_48_s IS
                  WHEN "0" => Control_InPort_WrEnMux_48_q <= Control_InPort_WEnMap_48_q;
                  WHEN "1" => Control_InPort_WrEnMux_48_q <= Control_InPort_WEnMap_15_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_48_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_48(FIFO,215)@2
    Control_InPort_FIFO1_48_reset <= areset;

    Control_InPort_FIFO1_48_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_48_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_48_q,
      almost_full => Control_InPort_FIFO1_48_f(0),
      almost_empty => Control_InPort_FIFO1_48_t(0),
      empty => Control_InPort_FIFO1_48_empty(0),
      q => Control_InPort_FIFO1_48_q
    );
    Control_InPort_FIFO1_48_v <= not Control_InPort_FIFO1_48_empty;
    Control_InPort_FIFO1_48_e <= not Control_InPort_FIFO1_48_t;

	--Control_InPort_WrEnMux1_48(MUX,413)@2
    Control_InPort_WrEnMux1_48_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_48: PROCESS (Control_InPort_WrEnMux1_48_s, Control_InPort_FIFO1_48_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_48_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_48_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_48_q <= Control_InPort_FIFO1_48_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_48_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_48_q_to_Control_Input_WrBk_Mux_Mux1_48_c(DELAY,4300)@2
    ld_Control_InPort_WrEnMux1_48_q_to_Control_Input_WrBk_Mux_Mux1_48_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_48_q, xout => ld_Control_InPort_WrEnMux1_48_q_to_Control_Input_WrBk_Mux_Mux1_48_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_48(MUX,479)@10
    Control_Input_WrBk_Mux_Mux1_48_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_48: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_48_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_48_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_48_q <= ld_Control_InPort_WrEnMux1_48_q_to_Control_Input_WrBk_Mux_Mux1_48_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_48_q <= Control_WrBackPath_Mux5_48_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_48_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_48_re(DUALMEM,1638)@11
    Top_Path_DualMem_48_re_reset0 <= areset;
    Top_Path_DualMem_48_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_48_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_48_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_48_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_48_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_48_q(0),
        aclr0 => Top_Path_DualMem_48_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_48_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_48_re_iq,
        q_a => Top_Path_DualMem_48_re_ir,
        address_a => Top_Path_DualMem_48_re_aa,
        data_a => Top_Path_DualMem_48_re_ia
    );
        Top_Path_DualMem_48_re_q <= Top_Path_DualMem_48_re_iq(31 downto 0);
        Top_Path_DualMem_48_re_r <= Top_Path_DualMem_48_re_ir(31 downto 0);

	--Top_Path_PickAij_Mux_re_msplit_12(MUX,3293)@13
    Top_Path_PickAij_Mux_re_msplit_12_s <= Top_Path_PickAij_Mux_re_selLSBs_b;
    Top_Path_PickAij_Mux_re_msplit_12: PROCESS (Top_Path_PickAij_Mux_re_msplit_12_s, Top_Path_DualMem_48_re_q, Top_Path_DualMem_49_re_q, Top_Path_DualMem_50_re_q, Top_Path_DualMem_51_re_q)
    BEGIN
            CASE Top_Path_PickAij_Mux_re_msplit_12_s IS
                  WHEN "00" => Top_Path_PickAij_Mux_re_msplit_12_q <= Top_Path_DualMem_48_re_q;
                  WHEN "01" => Top_Path_PickAij_Mux_re_msplit_12_q <= Top_Path_DualMem_49_re_q;
                  WHEN "10" => Top_Path_PickAij_Mux_re_msplit_12_q <= Top_Path_DualMem_50_re_q;
                  WHEN "11" => Top_Path_PickAij_Mux_re_msplit_12_q <= Top_Path_DualMem_51_re_q;
                  WHEN OTHERS => Top_Path_PickAij_Mux_re_msplit_12_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_PickAij_Mux_re_selMSBs(BITSELECT,3280)@13
    Top_Path_PickAij_Mux_re_selMSBs_in <= ld_Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_q_to_Top_Path_PickAij_Mux_re_selLSBs_a_q;
    Top_Path_PickAij_Mux_re_selMSBs_b <= Top_Path_PickAij_Mux_re_selMSBs_in(5 downto 2);

	--Top_Path_PickAij_Mux_re_mfinal_selLSBs(BITSELECT,3319)@13
    Top_Path_PickAij_Mux_re_mfinal_selLSBs_in <= Top_Path_PickAij_Mux_re_selMSBs_b(1 downto 0);
    Top_Path_PickAij_Mux_re_mfinal_selLSBs_b <= Top_Path_PickAij_Mux_re_mfinal_selLSBs_in(1 downto 0);

	--Top_Path_PickAij_Mux_re_mfinal_msplit_3(MUX,3324)@13
    Top_Path_PickAij_Mux_re_mfinal_msplit_3_s <= Top_Path_PickAij_Mux_re_mfinal_selLSBs_b;
    Top_Path_PickAij_Mux_re_mfinal_msplit_3: PROCESS (Top_Path_PickAij_Mux_re_mfinal_msplit_3_s, Top_Path_PickAij_Mux_re_msplit_12_q, Top_Path_PickAij_Mux_re_msplit_13_q, Top_Path_PickAij_Mux_re_msplit_14_q, Top_Path_PickAij_Mux_re_msplit_15_q)
    BEGIN
            CASE Top_Path_PickAij_Mux_re_mfinal_msplit_3_s IS
                  WHEN "00" => Top_Path_PickAij_Mux_re_mfinal_msplit_3_q <= Top_Path_PickAij_Mux_re_msplit_12_q;
                  WHEN "01" => Top_Path_PickAij_Mux_re_mfinal_msplit_3_q <= Top_Path_PickAij_Mux_re_msplit_13_q;
                  WHEN "10" => Top_Path_PickAij_Mux_re_mfinal_msplit_3_q <= Top_Path_PickAij_Mux_re_msplit_14_q;
                  WHEN "11" => Top_Path_PickAij_Mux_re_mfinal_msplit_3_q <= Top_Path_PickAij_Mux_re_msplit_15_q;
                  WHEN OTHERS => Top_Path_PickAij_Mux_re_mfinal_msplit_3_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_WEnMap_16(LOOKUP,703)@10
    Control_WrBackPath_WEnMap_16: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_16_q <= "1";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_16_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_16(MUX,767)@10
    Control_WrBackPath_WrEnMux_16_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_16: PROCESS (Control_WrBackPath_WrEnMux_16_s, Control_WrBackPath_WEnMap_16_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_16_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_16_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_16_q <= Control_WrBackPath_WEnMap_16_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_16_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_WEnMap_47(LOOKUP,734)@10
    Control_WrBackPath_WEnMap_47: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_47_q <= "1";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_47_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_47_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_47(MUX,798)@10
    Control_WrBackPath_WrEnMux_47_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_47: PROCESS (Control_WrBackPath_WrEnMux_47_s, Control_WrBackPath_WEnMap_47_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_47_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_47_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_47_q <= Control_WrBackPath_WEnMap_47_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_47_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_Mux5_47(MUX,662)@10
    Control_WrBackPath_Mux5_47_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_47: PROCESS (Control_WrBackPath_Mux5_47_s, Control_WrBackPath_WrEnMux_47_q, Control_WrBackPath_WrEnMux_16_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_47_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_47_q <= Control_WrBackPath_WrEnMux_47_q;
                  WHEN "1" => Control_WrBackPath_Mux5_47_q <= Control_WrBackPath_WrEnMux_16_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_47_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WEnMap_16(LOOKUP,253)@2
    Control_InPort_WEnMap_16: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_16_q <= "1";
                WHEN "010001" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_16_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WEnMap_47(LOOKUP,284)@2
    Control_InPort_WEnMap_47: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_47_q <= "1";
                WHEN "110000" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_47_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_47_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WrEnMux_47(MUX,348)@2
    Control_InPort_WrEnMux_47_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_47: PROCESS (Control_InPort_WrEnMux_47_s, Control_InPort_WEnMap_47_q, Control_InPort_WEnMap_16_q)
    BEGIN
            CASE Control_InPort_WrEnMux_47_s IS
                  WHEN "0" => Control_InPort_WrEnMux_47_q <= Control_InPort_WEnMap_47_q;
                  WHEN "1" => Control_InPort_WrEnMux_47_q <= Control_InPort_WEnMap_16_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_47_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_47(FIFO,214)@2
    Control_InPort_FIFO1_47_reset <= areset;

    Control_InPort_FIFO1_47_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_47_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_47_q,
      almost_full => Control_InPort_FIFO1_47_f(0),
      almost_empty => Control_InPort_FIFO1_47_t(0),
      empty => Control_InPort_FIFO1_47_empty(0),
      q => Control_InPort_FIFO1_47_q
    );
    Control_InPort_FIFO1_47_v <= not Control_InPort_FIFO1_47_empty;
    Control_InPort_FIFO1_47_e <= not Control_InPort_FIFO1_47_t;

	--Control_InPort_WrEnMux1_47(MUX,412)@2
    Control_InPort_WrEnMux1_47_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_47: PROCESS (Control_InPort_WrEnMux1_47_s, Control_InPort_FIFO1_47_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_47_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_47_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_47_q <= Control_InPort_FIFO1_47_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_47_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_47_q_to_Control_Input_WrBk_Mux_Mux1_47_c(DELAY,4297)@2
    ld_Control_InPort_WrEnMux1_47_q_to_Control_Input_WrBk_Mux_Mux1_47_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_47_q, xout => ld_Control_InPort_WrEnMux1_47_q_to_Control_Input_WrBk_Mux_Mux1_47_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_47(MUX,478)@10
    Control_Input_WrBk_Mux_Mux1_47_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_47: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_47_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_47_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_47_q <= ld_Control_InPort_WrEnMux1_47_q_to_Control_Input_WrBk_Mux_Mux1_47_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_47_q <= Control_WrBackPath_Mux5_47_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_47_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_47_re(DUALMEM,1636)@11
    Top_Path_DualMem_47_re_reset0 <= areset;
    Top_Path_DualMem_47_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_47_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_47_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_47_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_47_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_47_q(0),
        aclr0 => Top_Path_DualMem_47_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_47_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_47_re_iq,
        q_a => Top_Path_DualMem_47_re_ir,
        address_a => Top_Path_DualMem_47_re_aa,
        data_a => Top_Path_DualMem_47_re_ia
    );
        Top_Path_DualMem_47_re_q <= Top_Path_DualMem_47_re_iq(31 downto 0);
        Top_Path_DualMem_47_re_r <= Top_Path_DualMem_47_re_ir(31 downto 0);

	--Control_WrBackPath_WEnMap_17(LOOKUP,704)@10
    Control_WrBackPath_WEnMap_17: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_17_q <= "1";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_17_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_17(MUX,768)@10
    Control_WrBackPath_WrEnMux_17_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_17: PROCESS (Control_WrBackPath_WrEnMux_17_s, Control_WrBackPath_WEnMap_17_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_17_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_17_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_17_q <= Control_WrBackPath_WEnMap_17_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_17_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_WEnMap_46(LOOKUP,733)@10
    Control_WrBackPath_WEnMap_46: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_46_q <= "1";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_46_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_46_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_46(MUX,797)@10
    Control_WrBackPath_WrEnMux_46_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_46: PROCESS (Control_WrBackPath_WrEnMux_46_s, Control_WrBackPath_WEnMap_46_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_46_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_46_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_46_q <= Control_WrBackPath_WEnMap_46_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_46_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_Mux5_46(MUX,661)@10
    Control_WrBackPath_Mux5_46_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_46: PROCESS (Control_WrBackPath_Mux5_46_s, Control_WrBackPath_WrEnMux_46_q, Control_WrBackPath_WrEnMux_17_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_46_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_46_q <= Control_WrBackPath_WrEnMux_46_q;
                  WHEN "1" => Control_WrBackPath_Mux5_46_q <= Control_WrBackPath_WrEnMux_17_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_46_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WEnMap_17(LOOKUP,254)@2
    Control_InPort_WEnMap_17: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_17_q <= "1";
                WHEN "010010" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_17_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WEnMap_46(LOOKUP,283)@2
    Control_InPort_WEnMap_46: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_46_q <= "1";
                WHEN "101111" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_46_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_46_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WrEnMux_46(MUX,347)@2
    Control_InPort_WrEnMux_46_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_46: PROCESS (Control_InPort_WrEnMux_46_s, Control_InPort_WEnMap_46_q, Control_InPort_WEnMap_17_q)
    BEGIN
            CASE Control_InPort_WrEnMux_46_s IS
                  WHEN "0" => Control_InPort_WrEnMux_46_q <= Control_InPort_WEnMap_46_q;
                  WHEN "1" => Control_InPort_WrEnMux_46_q <= Control_InPort_WEnMap_17_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_46_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_46(FIFO,213)@2
    Control_InPort_FIFO1_46_reset <= areset;

    Control_InPort_FIFO1_46_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_46_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_46_q,
      almost_full => Control_InPort_FIFO1_46_f(0),
      almost_empty => Control_InPort_FIFO1_46_t(0),
      empty => Control_InPort_FIFO1_46_empty(0),
      q => Control_InPort_FIFO1_46_q
    );
    Control_InPort_FIFO1_46_v <= not Control_InPort_FIFO1_46_empty;
    Control_InPort_FIFO1_46_e <= not Control_InPort_FIFO1_46_t;

	--Control_InPort_WrEnMux1_46(MUX,411)@2
    Control_InPort_WrEnMux1_46_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_46: PROCESS (Control_InPort_WrEnMux1_46_s, Control_InPort_FIFO1_46_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_46_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_46_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_46_q <= Control_InPort_FIFO1_46_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_46_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_46_q_to_Control_Input_WrBk_Mux_Mux1_46_c(DELAY,4294)@2
    ld_Control_InPort_WrEnMux1_46_q_to_Control_Input_WrBk_Mux_Mux1_46_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_46_q, xout => ld_Control_InPort_WrEnMux1_46_q_to_Control_Input_WrBk_Mux_Mux1_46_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_46(MUX,477)@10
    Control_Input_WrBk_Mux_Mux1_46_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_46: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_46_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_46_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_46_q <= ld_Control_InPort_WrEnMux1_46_q_to_Control_Input_WrBk_Mux_Mux1_46_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_46_q <= Control_WrBackPath_Mux5_46_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_46_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_46_re(DUALMEM,1634)@11
    Top_Path_DualMem_46_re_reset0 <= areset;
    Top_Path_DualMem_46_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_46_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_46_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_46_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_46_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_46_q(0),
        aclr0 => Top_Path_DualMem_46_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_46_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_46_re_iq,
        q_a => Top_Path_DualMem_46_re_ir,
        address_a => Top_Path_DualMem_46_re_aa,
        data_a => Top_Path_DualMem_46_re_ia
    );
        Top_Path_DualMem_46_re_q <= Top_Path_DualMem_46_re_iq(31 downto 0);
        Top_Path_DualMem_46_re_r <= Top_Path_DualMem_46_re_ir(31 downto 0);

	--Control_WrBackPath_WEnMap_18(LOOKUP,705)@10
    Control_WrBackPath_WEnMap_18: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_18_q <= "1";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_18_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_18(MUX,769)@10
    Control_WrBackPath_WrEnMux_18_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_18: PROCESS (Control_WrBackPath_WrEnMux_18_s, Control_WrBackPath_WEnMap_18_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_18_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_18_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_18_q <= Control_WrBackPath_WEnMap_18_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_18_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_WEnMap_45(LOOKUP,732)@10
    Control_WrBackPath_WEnMap_45: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_45_q <= "1";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_45_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_45_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_45(MUX,796)@10
    Control_WrBackPath_WrEnMux_45_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_45: PROCESS (Control_WrBackPath_WrEnMux_45_s, Control_WrBackPath_WEnMap_45_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_45_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_45_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_45_q <= Control_WrBackPath_WEnMap_45_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_45_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_Mux5_45(MUX,660)@10
    Control_WrBackPath_Mux5_45_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_45: PROCESS (Control_WrBackPath_Mux5_45_s, Control_WrBackPath_WrEnMux_45_q, Control_WrBackPath_WrEnMux_18_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_45_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_45_q <= Control_WrBackPath_WrEnMux_45_q;
                  WHEN "1" => Control_WrBackPath_Mux5_45_q <= Control_WrBackPath_WrEnMux_18_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_45_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WEnMap_18(LOOKUP,255)@2
    Control_InPort_WEnMap_18: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_18_q <= "1";
                WHEN "010011" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_18_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WEnMap_45(LOOKUP,282)@2
    Control_InPort_WEnMap_45: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_45_q <= "1";
                WHEN "101110" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_45_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_45_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WrEnMux_45(MUX,346)@2
    Control_InPort_WrEnMux_45_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_45: PROCESS (Control_InPort_WrEnMux_45_s, Control_InPort_WEnMap_45_q, Control_InPort_WEnMap_18_q)
    BEGIN
            CASE Control_InPort_WrEnMux_45_s IS
                  WHEN "0" => Control_InPort_WrEnMux_45_q <= Control_InPort_WEnMap_45_q;
                  WHEN "1" => Control_InPort_WrEnMux_45_q <= Control_InPort_WEnMap_18_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_45_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_45(FIFO,212)@2
    Control_InPort_FIFO1_45_reset <= areset;

    Control_InPort_FIFO1_45_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_45_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_45_q,
      almost_full => Control_InPort_FIFO1_45_f(0),
      almost_empty => Control_InPort_FIFO1_45_t(0),
      empty => Control_InPort_FIFO1_45_empty(0),
      q => Control_InPort_FIFO1_45_q
    );
    Control_InPort_FIFO1_45_v <= not Control_InPort_FIFO1_45_empty;
    Control_InPort_FIFO1_45_e <= not Control_InPort_FIFO1_45_t;

	--Control_InPort_WrEnMux1_45(MUX,410)@2
    Control_InPort_WrEnMux1_45_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_45: PROCESS (Control_InPort_WrEnMux1_45_s, Control_InPort_FIFO1_45_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_45_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_45_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_45_q <= Control_InPort_FIFO1_45_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_45_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_45_q_to_Control_Input_WrBk_Mux_Mux1_45_c(DELAY,4291)@2
    ld_Control_InPort_WrEnMux1_45_q_to_Control_Input_WrBk_Mux_Mux1_45_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_45_q, xout => ld_Control_InPort_WrEnMux1_45_q_to_Control_Input_WrBk_Mux_Mux1_45_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_45(MUX,476)@10
    Control_Input_WrBk_Mux_Mux1_45_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_45: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_45_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_45_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_45_q <= ld_Control_InPort_WrEnMux1_45_q_to_Control_Input_WrBk_Mux_Mux1_45_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_45_q <= Control_WrBackPath_Mux5_45_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_45_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_45_re(DUALMEM,1632)@11
    Top_Path_DualMem_45_re_reset0 <= areset;
    Top_Path_DualMem_45_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_45_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_45_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_45_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_45_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_45_q(0),
        aclr0 => Top_Path_DualMem_45_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_45_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_45_re_iq,
        q_a => Top_Path_DualMem_45_re_ir,
        address_a => Top_Path_DualMem_45_re_aa,
        data_a => Top_Path_DualMem_45_re_ia
    );
        Top_Path_DualMem_45_re_q <= Top_Path_DualMem_45_re_iq(31 downto 0);
        Top_Path_DualMem_45_re_r <= Top_Path_DualMem_45_re_ir(31 downto 0);

	--Control_WrBackPath_WEnMap_19(LOOKUP,706)@10
    Control_WrBackPath_WEnMap_19: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_19_q <= "1";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_19_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_19(MUX,770)@10
    Control_WrBackPath_WrEnMux_19_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_19: PROCESS (Control_WrBackPath_WrEnMux_19_s, Control_WrBackPath_WEnMap_19_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_19_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_19_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_19_q <= Control_WrBackPath_WEnMap_19_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_19_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_WEnMap_44(LOOKUP,731)@10
    Control_WrBackPath_WEnMap_44: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_44_q <= "1";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_44_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_44_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_44(MUX,795)@10
    Control_WrBackPath_WrEnMux_44_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_44: PROCESS (Control_WrBackPath_WrEnMux_44_s, Control_WrBackPath_WEnMap_44_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_44_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_44_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_44_q <= Control_WrBackPath_WEnMap_44_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_44_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_Mux5_44(MUX,659)@10
    Control_WrBackPath_Mux5_44_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_44: PROCESS (Control_WrBackPath_Mux5_44_s, Control_WrBackPath_WrEnMux_44_q, Control_WrBackPath_WrEnMux_19_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_44_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_44_q <= Control_WrBackPath_WrEnMux_44_q;
                  WHEN "1" => Control_WrBackPath_Mux5_44_q <= Control_WrBackPath_WrEnMux_19_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_44_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WEnMap_19(LOOKUP,256)@2
    Control_InPort_WEnMap_19: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_19_q <= "1";
                WHEN "010100" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_19_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WEnMap_44(LOOKUP,281)@2
    Control_InPort_WEnMap_44: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_44_q <= "1";
                WHEN "101101" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_44_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_44_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WrEnMux_44(MUX,345)@2
    Control_InPort_WrEnMux_44_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_44: PROCESS (Control_InPort_WrEnMux_44_s, Control_InPort_WEnMap_44_q, Control_InPort_WEnMap_19_q)
    BEGIN
            CASE Control_InPort_WrEnMux_44_s IS
                  WHEN "0" => Control_InPort_WrEnMux_44_q <= Control_InPort_WEnMap_44_q;
                  WHEN "1" => Control_InPort_WrEnMux_44_q <= Control_InPort_WEnMap_19_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_44_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_44(FIFO,211)@2
    Control_InPort_FIFO1_44_reset <= areset;

    Control_InPort_FIFO1_44_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_44_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_44_q,
      almost_full => Control_InPort_FIFO1_44_f(0),
      almost_empty => Control_InPort_FIFO1_44_t(0),
      empty => Control_InPort_FIFO1_44_empty(0),
      q => Control_InPort_FIFO1_44_q
    );
    Control_InPort_FIFO1_44_v <= not Control_InPort_FIFO1_44_empty;
    Control_InPort_FIFO1_44_e <= not Control_InPort_FIFO1_44_t;

	--Control_InPort_WrEnMux1_44(MUX,409)@2
    Control_InPort_WrEnMux1_44_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_44: PROCESS (Control_InPort_WrEnMux1_44_s, Control_InPort_FIFO1_44_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_44_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_44_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_44_q <= Control_InPort_FIFO1_44_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_44_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_44_q_to_Control_Input_WrBk_Mux_Mux1_44_c(DELAY,4288)@2
    ld_Control_InPort_WrEnMux1_44_q_to_Control_Input_WrBk_Mux_Mux1_44_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_44_q, xout => ld_Control_InPort_WrEnMux1_44_q_to_Control_Input_WrBk_Mux_Mux1_44_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_44(MUX,475)@10
    Control_Input_WrBk_Mux_Mux1_44_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_44: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_44_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_44_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_44_q <= ld_Control_InPort_WrEnMux1_44_q_to_Control_Input_WrBk_Mux_Mux1_44_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_44_q <= Control_WrBackPath_Mux5_44_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_44_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_44_re(DUALMEM,1630)@11
    Top_Path_DualMem_44_re_reset0 <= areset;
    Top_Path_DualMem_44_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_44_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_44_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_44_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_44_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_44_q(0),
        aclr0 => Top_Path_DualMem_44_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_44_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_44_re_iq,
        q_a => Top_Path_DualMem_44_re_ir,
        address_a => Top_Path_DualMem_44_re_aa,
        data_a => Top_Path_DualMem_44_re_ia
    );
        Top_Path_DualMem_44_re_q <= Top_Path_DualMem_44_re_iq(31 downto 0);
        Top_Path_DualMem_44_re_r <= Top_Path_DualMem_44_re_ir(31 downto 0);

	--Top_Path_PickAij_Mux_re_msplit_11(MUX,3292)@13
    Top_Path_PickAij_Mux_re_msplit_11_s <= Top_Path_PickAij_Mux_re_selLSBs_b;
    Top_Path_PickAij_Mux_re_msplit_11: PROCESS (Top_Path_PickAij_Mux_re_msplit_11_s, Top_Path_DualMem_44_re_q, Top_Path_DualMem_45_re_q, Top_Path_DualMem_46_re_q, Top_Path_DualMem_47_re_q)
    BEGIN
            CASE Top_Path_PickAij_Mux_re_msplit_11_s IS
                  WHEN "00" => Top_Path_PickAij_Mux_re_msplit_11_q <= Top_Path_DualMem_44_re_q;
                  WHEN "01" => Top_Path_PickAij_Mux_re_msplit_11_q <= Top_Path_DualMem_45_re_q;
                  WHEN "10" => Top_Path_PickAij_Mux_re_msplit_11_q <= Top_Path_DualMem_46_re_q;
                  WHEN "11" => Top_Path_PickAij_Mux_re_msplit_11_q <= Top_Path_DualMem_47_re_q;
                  WHEN OTHERS => Top_Path_PickAij_Mux_re_msplit_11_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_WEnMap_20(LOOKUP,707)@10
    Control_WrBackPath_WEnMap_20: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_20_q <= "1";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_20_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_20(MUX,771)@10
    Control_WrBackPath_WrEnMux_20_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_20: PROCESS (Control_WrBackPath_WrEnMux_20_s, Control_WrBackPath_WEnMap_20_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_20_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_20_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_20_q <= Control_WrBackPath_WEnMap_20_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_20_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_WEnMap_43(LOOKUP,730)@10
    Control_WrBackPath_WEnMap_43: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_43_q <= "1";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_43_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_43_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_43(MUX,794)@10
    Control_WrBackPath_WrEnMux_43_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_43: PROCESS (Control_WrBackPath_WrEnMux_43_s, Control_WrBackPath_WEnMap_43_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_43_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_43_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_43_q <= Control_WrBackPath_WEnMap_43_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_43_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_Mux5_43(MUX,658)@10
    Control_WrBackPath_Mux5_43_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_43: PROCESS (Control_WrBackPath_Mux5_43_s, Control_WrBackPath_WrEnMux_43_q, Control_WrBackPath_WrEnMux_20_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_43_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_43_q <= Control_WrBackPath_WrEnMux_43_q;
                  WHEN "1" => Control_WrBackPath_Mux5_43_q <= Control_WrBackPath_WrEnMux_20_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_43_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WEnMap_20(LOOKUP,257)@2
    Control_InPort_WEnMap_20: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_20_q <= "1";
                WHEN "010101" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_20_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WEnMap_43(LOOKUP,280)@2
    Control_InPort_WEnMap_43: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_43_q <= "1";
                WHEN "101100" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_43_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_43_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WrEnMux_43(MUX,344)@2
    Control_InPort_WrEnMux_43_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_43: PROCESS (Control_InPort_WrEnMux_43_s, Control_InPort_WEnMap_43_q, Control_InPort_WEnMap_20_q)
    BEGIN
            CASE Control_InPort_WrEnMux_43_s IS
                  WHEN "0" => Control_InPort_WrEnMux_43_q <= Control_InPort_WEnMap_43_q;
                  WHEN "1" => Control_InPort_WrEnMux_43_q <= Control_InPort_WEnMap_20_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_43_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_43(FIFO,210)@2
    Control_InPort_FIFO1_43_reset <= areset;

    Control_InPort_FIFO1_43_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_43_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_43_q,
      almost_full => Control_InPort_FIFO1_43_f(0),
      almost_empty => Control_InPort_FIFO1_43_t(0),
      empty => Control_InPort_FIFO1_43_empty(0),
      q => Control_InPort_FIFO1_43_q
    );
    Control_InPort_FIFO1_43_v <= not Control_InPort_FIFO1_43_empty;
    Control_InPort_FIFO1_43_e <= not Control_InPort_FIFO1_43_t;

	--Control_InPort_WrEnMux1_43(MUX,408)@2
    Control_InPort_WrEnMux1_43_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_43: PROCESS (Control_InPort_WrEnMux1_43_s, Control_InPort_FIFO1_43_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_43_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_43_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_43_q <= Control_InPort_FIFO1_43_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_43_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_43_q_to_Control_Input_WrBk_Mux_Mux1_43_c(DELAY,4285)@2
    ld_Control_InPort_WrEnMux1_43_q_to_Control_Input_WrBk_Mux_Mux1_43_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_43_q, xout => ld_Control_InPort_WrEnMux1_43_q_to_Control_Input_WrBk_Mux_Mux1_43_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_43(MUX,474)@10
    Control_Input_WrBk_Mux_Mux1_43_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_43: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_43_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_43_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_43_q <= ld_Control_InPort_WrEnMux1_43_q_to_Control_Input_WrBk_Mux_Mux1_43_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_43_q <= Control_WrBackPath_Mux5_43_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_43_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_43_re(DUALMEM,1628)@11
    Top_Path_DualMem_43_re_reset0 <= areset;
    Top_Path_DualMem_43_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_43_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_43_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_43_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_43_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_43_q(0),
        aclr0 => Top_Path_DualMem_43_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_43_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_43_re_iq,
        q_a => Top_Path_DualMem_43_re_ir,
        address_a => Top_Path_DualMem_43_re_aa,
        data_a => Top_Path_DualMem_43_re_ia
    );
        Top_Path_DualMem_43_re_q <= Top_Path_DualMem_43_re_iq(31 downto 0);
        Top_Path_DualMem_43_re_r <= Top_Path_DualMem_43_re_ir(31 downto 0);

	--Control_WrBackPath_WEnMap_21(LOOKUP,708)@10
    Control_WrBackPath_WEnMap_21: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_21_q <= "1";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_21_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_21(MUX,772)@10
    Control_WrBackPath_WrEnMux_21_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_21: PROCESS (Control_WrBackPath_WrEnMux_21_s, Control_WrBackPath_WEnMap_21_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_21_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_21_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_21_q <= Control_WrBackPath_WEnMap_21_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_21_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_WEnMap_42(LOOKUP,729)@10
    Control_WrBackPath_WEnMap_42: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_42_q <= "1";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_42_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_42_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_42(MUX,793)@10
    Control_WrBackPath_WrEnMux_42_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_42: PROCESS (Control_WrBackPath_WrEnMux_42_s, Control_WrBackPath_WEnMap_42_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_42_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_42_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_42_q <= Control_WrBackPath_WEnMap_42_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_42_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_Mux5_42(MUX,657)@10
    Control_WrBackPath_Mux5_42_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_42: PROCESS (Control_WrBackPath_Mux5_42_s, Control_WrBackPath_WrEnMux_42_q, Control_WrBackPath_WrEnMux_21_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_42_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_42_q <= Control_WrBackPath_WrEnMux_42_q;
                  WHEN "1" => Control_WrBackPath_Mux5_42_q <= Control_WrBackPath_WrEnMux_21_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_42_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WEnMap_21(LOOKUP,258)@2
    Control_InPort_WEnMap_21: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_21_q <= "1";
                WHEN "010110" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_21_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WEnMap_42(LOOKUP,279)@2
    Control_InPort_WEnMap_42: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_42_q <= "1";
                WHEN "101011" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_42_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_42_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WrEnMux_42(MUX,343)@2
    Control_InPort_WrEnMux_42_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_42: PROCESS (Control_InPort_WrEnMux_42_s, Control_InPort_WEnMap_42_q, Control_InPort_WEnMap_21_q)
    BEGIN
            CASE Control_InPort_WrEnMux_42_s IS
                  WHEN "0" => Control_InPort_WrEnMux_42_q <= Control_InPort_WEnMap_42_q;
                  WHEN "1" => Control_InPort_WrEnMux_42_q <= Control_InPort_WEnMap_21_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_42_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_42(FIFO,209)@2
    Control_InPort_FIFO1_42_reset <= areset;

    Control_InPort_FIFO1_42_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_42_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_42_q,
      almost_full => Control_InPort_FIFO1_42_f(0),
      almost_empty => Control_InPort_FIFO1_42_t(0),
      empty => Control_InPort_FIFO1_42_empty(0),
      q => Control_InPort_FIFO1_42_q
    );
    Control_InPort_FIFO1_42_v <= not Control_InPort_FIFO1_42_empty;
    Control_InPort_FIFO1_42_e <= not Control_InPort_FIFO1_42_t;

	--Control_InPort_WrEnMux1_42(MUX,407)@2
    Control_InPort_WrEnMux1_42_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_42: PROCESS (Control_InPort_WrEnMux1_42_s, Control_InPort_FIFO1_42_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_42_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_42_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_42_q <= Control_InPort_FIFO1_42_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_42_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_42_q_to_Control_Input_WrBk_Mux_Mux1_42_c(DELAY,4282)@2
    ld_Control_InPort_WrEnMux1_42_q_to_Control_Input_WrBk_Mux_Mux1_42_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_42_q, xout => ld_Control_InPort_WrEnMux1_42_q_to_Control_Input_WrBk_Mux_Mux1_42_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_42(MUX,473)@10
    Control_Input_WrBk_Mux_Mux1_42_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_42: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_42_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_42_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_42_q <= ld_Control_InPort_WrEnMux1_42_q_to_Control_Input_WrBk_Mux_Mux1_42_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_42_q <= Control_WrBackPath_Mux5_42_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_42_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_42_re(DUALMEM,1626)@11
    Top_Path_DualMem_42_re_reset0 <= areset;
    Top_Path_DualMem_42_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_42_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_42_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_42_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_42_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_42_q(0),
        aclr0 => Top_Path_DualMem_42_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_42_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_42_re_iq,
        q_a => Top_Path_DualMem_42_re_ir,
        address_a => Top_Path_DualMem_42_re_aa,
        data_a => Top_Path_DualMem_42_re_ia
    );
        Top_Path_DualMem_42_re_q <= Top_Path_DualMem_42_re_iq(31 downto 0);
        Top_Path_DualMem_42_re_r <= Top_Path_DualMem_42_re_ir(31 downto 0);

	--Control_WrBackPath_WEnMap_22(LOOKUP,709)@10
    Control_WrBackPath_WEnMap_22: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_22_q <= "1";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_22_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_22(MUX,773)@10
    Control_WrBackPath_WrEnMux_22_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_22: PROCESS (Control_WrBackPath_WrEnMux_22_s, Control_WrBackPath_WEnMap_22_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_22_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_22_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_22_q <= Control_WrBackPath_WEnMap_22_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_22_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_WEnMap_41(LOOKUP,728)@10
    Control_WrBackPath_WEnMap_41: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_41_q <= "1";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_41_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_41_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_41(MUX,792)@10
    Control_WrBackPath_WrEnMux_41_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_41: PROCESS (Control_WrBackPath_WrEnMux_41_s, Control_WrBackPath_WEnMap_41_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_41_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_41_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_41_q <= Control_WrBackPath_WEnMap_41_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_41_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_Mux5_41(MUX,656)@10
    Control_WrBackPath_Mux5_41_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_41: PROCESS (Control_WrBackPath_Mux5_41_s, Control_WrBackPath_WrEnMux_41_q, Control_WrBackPath_WrEnMux_22_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_41_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_41_q <= Control_WrBackPath_WrEnMux_41_q;
                  WHEN "1" => Control_WrBackPath_Mux5_41_q <= Control_WrBackPath_WrEnMux_22_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_41_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WEnMap_22(LOOKUP,259)@2
    Control_InPort_WEnMap_22: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_22_q <= "1";
                WHEN "010111" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_22_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WEnMap_41(LOOKUP,278)@2
    Control_InPort_WEnMap_41: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_41_q <= "1";
                WHEN "101010" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_41_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_41_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WrEnMux_41(MUX,342)@2
    Control_InPort_WrEnMux_41_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_41: PROCESS (Control_InPort_WrEnMux_41_s, Control_InPort_WEnMap_41_q, Control_InPort_WEnMap_22_q)
    BEGIN
            CASE Control_InPort_WrEnMux_41_s IS
                  WHEN "0" => Control_InPort_WrEnMux_41_q <= Control_InPort_WEnMap_41_q;
                  WHEN "1" => Control_InPort_WrEnMux_41_q <= Control_InPort_WEnMap_22_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_41_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_41(FIFO,208)@2
    Control_InPort_FIFO1_41_reset <= areset;

    Control_InPort_FIFO1_41_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_41_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_41_q,
      almost_full => Control_InPort_FIFO1_41_f(0),
      almost_empty => Control_InPort_FIFO1_41_t(0),
      empty => Control_InPort_FIFO1_41_empty(0),
      q => Control_InPort_FIFO1_41_q
    );
    Control_InPort_FIFO1_41_v <= not Control_InPort_FIFO1_41_empty;
    Control_InPort_FIFO1_41_e <= not Control_InPort_FIFO1_41_t;

	--Control_InPort_WrEnMux1_41(MUX,406)@2
    Control_InPort_WrEnMux1_41_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_41: PROCESS (Control_InPort_WrEnMux1_41_s, Control_InPort_FIFO1_41_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_41_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_41_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_41_q <= Control_InPort_FIFO1_41_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_41_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_41_q_to_Control_Input_WrBk_Mux_Mux1_41_c(DELAY,4279)@2
    ld_Control_InPort_WrEnMux1_41_q_to_Control_Input_WrBk_Mux_Mux1_41_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_41_q, xout => ld_Control_InPort_WrEnMux1_41_q_to_Control_Input_WrBk_Mux_Mux1_41_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_41(MUX,472)@10
    Control_Input_WrBk_Mux_Mux1_41_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_41: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_41_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_41_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_41_q <= ld_Control_InPort_WrEnMux1_41_q_to_Control_Input_WrBk_Mux_Mux1_41_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_41_q <= Control_WrBackPath_Mux5_41_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_41_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_41_re(DUALMEM,1624)@11
    Top_Path_DualMem_41_re_reset0 <= areset;
    Top_Path_DualMem_41_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_41_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_41_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_41_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_41_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_41_q(0),
        aclr0 => Top_Path_DualMem_41_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_41_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_41_re_iq,
        q_a => Top_Path_DualMem_41_re_ir,
        address_a => Top_Path_DualMem_41_re_aa,
        data_a => Top_Path_DualMem_41_re_ia
    );
        Top_Path_DualMem_41_re_q <= Top_Path_DualMem_41_re_iq(31 downto 0);
        Top_Path_DualMem_41_re_r <= Top_Path_DualMem_41_re_ir(31 downto 0);

	--Control_WrBackPath_WEnMap_23(LOOKUP,710)@10
    Control_WrBackPath_WEnMap_23: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_23_q <= "1";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_23_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_23(MUX,774)@10
    Control_WrBackPath_WrEnMux_23_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_23: PROCESS (Control_WrBackPath_WrEnMux_23_s, Control_WrBackPath_WEnMap_23_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_23_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_23_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_23_q <= Control_WrBackPath_WEnMap_23_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_23_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_WEnMap_40(LOOKUP,727)@10
    Control_WrBackPath_WEnMap_40: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_40_q <= "1";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_40_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_40_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_40(MUX,791)@10
    Control_WrBackPath_WrEnMux_40_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_40: PROCESS (Control_WrBackPath_WrEnMux_40_s, Control_WrBackPath_WEnMap_40_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_40_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_40_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_40_q <= Control_WrBackPath_WEnMap_40_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_40_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_Mux5_40(MUX,655)@10
    Control_WrBackPath_Mux5_40_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_40: PROCESS (Control_WrBackPath_Mux5_40_s, Control_WrBackPath_WrEnMux_40_q, Control_WrBackPath_WrEnMux_23_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_40_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_40_q <= Control_WrBackPath_WrEnMux_40_q;
                  WHEN "1" => Control_WrBackPath_Mux5_40_q <= Control_WrBackPath_WrEnMux_23_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_40_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WEnMap_23(LOOKUP,260)@2
    Control_InPort_WEnMap_23: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_23_q <= "1";
                WHEN "011000" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_23_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WEnMap_40(LOOKUP,277)@2
    Control_InPort_WEnMap_40: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_40_q <= "1";
                WHEN "101001" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_40_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_40_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WrEnMux_40(MUX,341)@2
    Control_InPort_WrEnMux_40_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_40: PROCESS (Control_InPort_WrEnMux_40_s, Control_InPort_WEnMap_40_q, Control_InPort_WEnMap_23_q)
    BEGIN
            CASE Control_InPort_WrEnMux_40_s IS
                  WHEN "0" => Control_InPort_WrEnMux_40_q <= Control_InPort_WEnMap_40_q;
                  WHEN "1" => Control_InPort_WrEnMux_40_q <= Control_InPort_WEnMap_23_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_40_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_40(FIFO,207)@2
    Control_InPort_FIFO1_40_reset <= areset;

    Control_InPort_FIFO1_40_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_40_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_40_q,
      almost_full => Control_InPort_FIFO1_40_f(0),
      almost_empty => Control_InPort_FIFO1_40_t(0),
      empty => Control_InPort_FIFO1_40_empty(0),
      q => Control_InPort_FIFO1_40_q
    );
    Control_InPort_FIFO1_40_v <= not Control_InPort_FIFO1_40_empty;
    Control_InPort_FIFO1_40_e <= not Control_InPort_FIFO1_40_t;

	--Control_InPort_WrEnMux1_40(MUX,405)@2
    Control_InPort_WrEnMux1_40_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_40: PROCESS (Control_InPort_WrEnMux1_40_s, Control_InPort_FIFO1_40_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_40_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_40_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_40_q <= Control_InPort_FIFO1_40_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_40_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_40_q_to_Control_Input_WrBk_Mux_Mux1_40_c(DELAY,4276)@2
    ld_Control_InPort_WrEnMux1_40_q_to_Control_Input_WrBk_Mux_Mux1_40_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_40_q, xout => ld_Control_InPort_WrEnMux1_40_q_to_Control_Input_WrBk_Mux_Mux1_40_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_40(MUX,471)@10
    Control_Input_WrBk_Mux_Mux1_40_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_40: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_40_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_40_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_40_q <= ld_Control_InPort_WrEnMux1_40_q_to_Control_Input_WrBk_Mux_Mux1_40_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_40_q <= Control_WrBackPath_Mux5_40_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_40_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_40_re(DUALMEM,1622)@11
    Top_Path_DualMem_40_re_reset0 <= areset;
    Top_Path_DualMem_40_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_40_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_40_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_40_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_40_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_40_q(0),
        aclr0 => Top_Path_DualMem_40_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_40_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_40_re_iq,
        q_a => Top_Path_DualMem_40_re_ir,
        address_a => Top_Path_DualMem_40_re_aa,
        data_a => Top_Path_DualMem_40_re_ia
    );
        Top_Path_DualMem_40_re_q <= Top_Path_DualMem_40_re_iq(31 downto 0);
        Top_Path_DualMem_40_re_r <= Top_Path_DualMem_40_re_ir(31 downto 0);

	--Top_Path_PickAij_Mux_re_msplit_10(MUX,3291)@13
    Top_Path_PickAij_Mux_re_msplit_10_s <= Top_Path_PickAij_Mux_re_selLSBs_b;
    Top_Path_PickAij_Mux_re_msplit_10: PROCESS (Top_Path_PickAij_Mux_re_msplit_10_s, Top_Path_DualMem_40_re_q, Top_Path_DualMem_41_re_q, Top_Path_DualMem_42_re_q, Top_Path_DualMem_43_re_q)
    BEGIN
            CASE Top_Path_PickAij_Mux_re_msplit_10_s IS
                  WHEN "00" => Top_Path_PickAij_Mux_re_msplit_10_q <= Top_Path_DualMem_40_re_q;
                  WHEN "01" => Top_Path_PickAij_Mux_re_msplit_10_q <= Top_Path_DualMem_41_re_q;
                  WHEN "10" => Top_Path_PickAij_Mux_re_msplit_10_q <= Top_Path_DualMem_42_re_q;
                  WHEN "11" => Top_Path_PickAij_Mux_re_msplit_10_q <= Top_Path_DualMem_43_re_q;
                  WHEN OTHERS => Top_Path_PickAij_Mux_re_msplit_10_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_WEnMap_24(LOOKUP,711)@10
    Control_WrBackPath_WEnMap_24: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_24_q <= "1";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_24_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_24_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_24(MUX,775)@10
    Control_WrBackPath_WrEnMux_24_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_24: PROCESS (Control_WrBackPath_WrEnMux_24_s, Control_WrBackPath_WEnMap_24_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_24_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_24_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_24_q <= Control_WrBackPath_WEnMap_24_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_24_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_WEnMap_39(LOOKUP,726)@10
    Control_WrBackPath_WEnMap_39: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_39_q <= "1";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_39_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_39_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_39(MUX,790)@10
    Control_WrBackPath_WrEnMux_39_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_39: PROCESS (Control_WrBackPath_WrEnMux_39_s, Control_WrBackPath_WEnMap_39_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_39_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_39_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_39_q <= Control_WrBackPath_WEnMap_39_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_39_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_Mux5_39(MUX,654)@10
    Control_WrBackPath_Mux5_39_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_39: PROCESS (Control_WrBackPath_Mux5_39_s, Control_WrBackPath_WrEnMux_39_q, Control_WrBackPath_WrEnMux_24_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_39_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_39_q <= Control_WrBackPath_WrEnMux_39_q;
                  WHEN "1" => Control_WrBackPath_Mux5_39_q <= Control_WrBackPath_WrEnMux_24_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_39_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WEnMap_24(LOOKUP,261)@2
    Control_InPort_WEnMap_24: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_24_q <= "1";
                WHEN "011001" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_24_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WEnMap_39(LOOKUP,276)@2
    Control_InPort_WEnMap_39: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_39_q <= "1";
                WHEN "101000" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_39_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_39_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WrEnMux_39(MUX,340)@2
    Control_InPort_WrEnMux_39_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_39: PROCESS (Control_InPort_WrEnMux_39_s, Control_InPort_WEnMap_39_q, Control_InPort_WEnMap_24_q)
    BEGIN
            CASE Control_InPort_WrEnMux_39_s IS
                  WHEN "0" => Control_InPort_WrEnMux_39_q <= Control_InPort_WEnMap_39_q;
                  WHEN "1" => Control_InPort_WrEnMux_39_q <= Control_InPort_WEnMap_24_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_39_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_39(FIFO,206)@2
    Control_InPort_FIFO1_39_reset <= areset;

    Control_InPort_FIFO1_39_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_39_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_39_q,
      almost_full => Control_InPort_FIFO1_39_f(0),
      almost_empty => Control_InPort_FIFO1_39_t(0),
      empty => Control_InPort_FIFO1_39_empty(0),
      q => Control_InPort_FIFO1_39_q
    );
    Control_InPort_FIFO1_39_v <= not Control_InPort_FIFO1_39_empty;
    Control_InPort_FIFO1_39_e <= not Control_InPort_FIFO1_39_t;

	--Control_InPort_WrEnMux1_39(MUX,404)@2
    Control_InPort_WrEnMux1_39_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_39: PROCESS (Control_InPort_WrEnMux1_39_s, Control_InPort_FIFO1_39_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_39_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_39_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_39_q <= Control_InPort_FIFO1_39_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_39_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_39_q_to_Control_Input_WrBk_Mux_Mux1_39_c(DELAY,4273)@2
    ld_Control_InPort_WrEnMux1_39_q_to_Control_Input_WrBk_Mux_Mux1_39_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_39_q, xout => ld_Control_InPort_WrEnMux1_39_q_to_Control_Input_WrBk_Mux_Mux1_39_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_39(MUX,470)@10
    Control_Input_WrBk_Mux_Mux1_39_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_39: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_39_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_39_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_39_q <= ld_Control_InPort_WrEnMux1_39_q_to_Control_Input_WrBk_Mux_Mux1_39_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_39_q <= Control_WrBackPath_Mux5_39_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_39_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_39_re(DUALMEM,1620)@11
    Top_Path_DualMem_39_re_reset0 <= areset;
    Top_Path_DualMem_39_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_39_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_39_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_39_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_39_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_39_q(0),
        aclr0 => Top_Path_DualMem_39_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_39_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_39_re_iq,
        q_a => Top_Path_DualMem_39_re_ir,
        address_a => Top_Path_DualMem_39_re_aa,
        data_a => Top_Path_DualMem_39_re_ia
    );
        Top_Path_DualMem_39_re_q <= Top_Path_DualMem_39_re_iq(31 downto 0);
        Top_Path_DualMem_39_re_r <= Top_Path_DualMem_39_re_ir(31 downto 0);

	--Control_WrBackPath_WEnMap_25(LOOKUP,712)@10
    Control_WrBackPath_WEnMap_25: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_25_q <= "1";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_25_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_25_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_25(MUX,776)@10
    Control_WrBackPath_WrEnMux_25_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_25: PROCESS (Control_WrBackPath_WrEnMux_25_s, Control_WrBackPath_WEnMap_25_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_25_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_25_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_25_q <= Control_WrBackPath_WEnMap_25_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_25_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_WEnMap_38(LOOKUP,725)@10
    Control_WrBackPath_WEnMap_38: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_38_q <= "1";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_38_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_38_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_38(MUX,789)@10
    Control_WrBackPath_WrEnMux_38_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_38: PROCESS (Control_WrBackPath_WrEnMux_38_s, Control_WrBackPath_WEnMap_38_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_38_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_38_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_38_q <= Control_WrBackPath_WEnMap_38_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_38_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_Mux5_38(MUX,653)@10
    Control_WrBackPath_Mux5_38_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_38: PROCESS (Control_WrBackPath_Mux5_38_s, Control_WrBackPath_WrEnMux_38_q, Control_WrBackPath_WrEnMux_25_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_38_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_38_q <= Control_WrBackPath_WrEnMux_38_q;
                  WHEN "1" => Control_WrBackPath_Mux5_38_q <= Control_WrBackPath_WrEnMux_25_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_38_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WEnMap_25(LOOKUP,262)@2
    Control_InPort_WEnMap_25: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_25_q <= "1";
                WHEN "011010" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_25_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_25_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WEnMap_38(LOOKUP,275)@2
    Control_InPort_WEnMap_38: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_38_q <= "1";
                WHEN "100111" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_38_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_38_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WrEnMux_38(MUX,339)@2
    Control_InPort_WrEnMux_38_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_38: PROCESS (Control_InPort_WrEnMux_38_s, Control_InPort_WEnMap_38_q, Control_InPort_WEnMap_25_q)
    BEGIN
            CASE Control_InPort_WrEnMux_38_s IS
                  WHEN "0" => Control_InPort_WrEnMux_38_q <= Control_InPort_WEnMap_38_q;
                  WHEN "1" => Control_InPort_WrEnMux_38_q <= Control_InPort_WEnMap_25_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_38_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_38(FIFO,205)@2
    Control_InPort_FIFO1_38_reset <= areset;

    Control_InPort_FIFO1_38_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_38_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_38_q,
      almost_full => Control_InPort_FIFO1_38_f(0),
      almost_empty => Control_InPort_FIFO1_38_t(0),
      empty => Control_InPort_FIFO1_38_empty(0),
      q => Control_InPort_FIFO1_38_q
    );
    Control_InPort_FIFO1_38_v <= not Control_InPort_FIFO1_38_empty;
    Control_InPort_FIFO1_38_e <= not Control_InPort_FIFO1_38_t;

	--Control_InPort_WrEnMux1_38(MUX,403)@2
    Control_InPort_WrEnMux1_38_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_38: PROCESS (Control_InPort_WrEnMux1_38_s, Control_InPort_FIFO1_38_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_38_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_38_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_38_q <= Control_InPort_FIFO1_38_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_38_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_38_q_to_Control_Input_WrBk_Mux_Mux1_38_c(DELAY,4270)@2
    ld_Control_InPort_WrEnMux1_38_q_to_Control_Input_WrBk_Mux_Mux1_38_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_38_q, xout => ld_Control_InPort_WrEnMux1_38_q_to_Control_Input_WrBk_Mux_Mux1_38_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_38(MUX,469)@10
    Control_Input_WrBk_Mux_Mux1_38_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_38: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_38_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_38_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_38_q <= ld_Control_InPort_WrEnMux1_38_q_to_Control_Input_WrBk_Mux_Mux1_38_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_38_q <= Control_WrBackPath_Mux5_38_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_38_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_38_re(DUALMEM,1618)@11
    Top_Path_DualMem_38_re_reset0 <= areset;
    Top_Path_DualMem_38_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_38_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_38_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_38_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_38_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_38_q(0),
        aclr0 => Top_Path_DualMem_38_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_38_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_38_re_iq,
        q_a => Top_Path_DualMem_38_re_ir,
        address_a => Top_Path_DualMem_38_re_aa,
        data_a => Top_Path_DualMem_38_re_ia
    );
        Top_Path_DualMem_38_re_q <= Top_Path_DualMem_38_re_iq(31 downto 0);
        Top_Path_DualMem_38_re_r <= Top_Path_DualMem_38_re_ir(31 downto 0);

	--Control_WrBackPath_WEnMap_26(LOOKUP,713)@10
    Control_WrBackPath_WEnMap_26: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_26_q <= "1";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_26_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_26_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_26(MUX,777)@10
    Control_WrBackPath_WrEnMux_26_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_26: PROCESS (Control_WrBackPath_WrEnMux_26_s, Control_WrBackPath_WEnMap_26_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_26_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_26_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_26_q <= Control_WrBackPath_WEnMap_26_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_26_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_WEnMap_37(LOOKUP,724)@10
    Control_WrBackPath_WEnMap_37: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_37_q <= "1";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_37_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_37_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_37(MUX,788)@10
    Control_WrBackPath_WrEnMux_37_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_37: PROCESS (Control_WrBackPath_WrEnMux_37_s, Control_WrBackPath_WEnMap_37_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_37_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_37_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_37_q <= Control_WrBackPath_WEnMap_37_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_37_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_Mux5_37(MUX,652)@10
    Control_WrBackPath_Mux5_37_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_37: PROCESS (Control_WrBackPath_Mux5_37_s, Control_WrBackPath_WrEnMux_37_q, Control_WrBackPath_WrEnMux_26_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_37_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_37_q <= Control_WrBackPath_WrEnMux_37_q;
                  WHEN "1" => Control_WrBackPath_Mux5_37_q <= Control_WrBackPath_WrEnMux_26_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_37_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WEnMap_26(LOOKUP,263)@2
    Control_InPort_WEnMap_26: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_26_q <= "1";
                WHEN "011011" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_26_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_26_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WEnMap_37(LOOKUP,274)@2
    Control_InPort_WEnMap_37: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_37_q <= "1";
                WHEN "100110" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_37_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_37_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WrEnMux_37(MUX,338)@2
    Control_InPort_WrEnMux_37_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_37: PROCESS (Control_InPort_WrEnMux_37_s, Control_InPort_WEnMap_37_q, Control_InPort_WEnMap_26_q)
    BEGIN
            CASE Control_InPort_WrEnMux_37_s IS
                  WHEN "0" => Control_InPort_WrEnMux_37_q <= Control_InPort_WEnMap_37_q;
                  WHEN "1" => Control_InPort_WrEnMux_37_q <= Control_InPort_WEnMap_26_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_37_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_37(FIFO,204)@2
    Control_InPort_FIFO1_37_reset <= areset;

    Control_InPort_FIFO1_37_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_37_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_37_q,
      almost_full => Control_InPort_FIFO1_37_f(0),
      almost_empty => Control_InPort_FIFO1_37_t(0),
      empty => Control_InPort_FIFO1_37_empty(0),
      q => Control_InPort_FIFO1_37_q
    );
    Control_InPort_FIFO1_37_v <= not Control_InPort_FIFO1_37_empty;
    Control_InPort_FIFO1_37_e <= not Control_InPort_FIFO1_37_t;

	--Control_InPort_WrEnMux1_37(MUX,402)@2
    Control_InPort_WrEnMux1_37_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_37: PROCESS (Control_InPort_WrEnMux1_37_s, Control_InPort_FIFO1_37_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_37_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_37_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_37_q <= Control_InPort_FIFO1_37_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_37_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_37_q_to_Control_Input_WrBk_Mux_Mux1_37_c(DELAY,4267)@2
    ld_Control_InPort_WrEnMux1_37_q_to_Control_Input_WrBk_Mux_Mux1_37_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_37_q, xout => ld_Control_InPort_WrEnMux1_37_q_to_Control_Input_WrBk_Mux_Mux1_37_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_37(MUX,468)@10
    Control_Input_WrBk_Mux_Mux1_37_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_37: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_37_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_37_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_37_q <= ld_Control_InPort_WrEnMux1_37_q_to_Control_Input_WrBk_Mux_Mux1_37_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_37_q <= Control_WrBackPath_Mux5_37_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_37_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_37_re(DUALMEM,1616)@11
    Top_Path_DualMem_37_re_reset0 <= areset;
    Top_Path_DualMem_37_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_37_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_37_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_37_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_37_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_37_q(0),
        aclr0 => Top_Path_DualMem_37_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_37_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_37_re_iq,
        q_a => Top_Path_DualMem_37_re_ir,
        address_a => Top_Path_DualMem_37_re_aa,
        data_a => Top_Path_DualMem_37_re_ia
    );
        Top_Path_DualMem_37_re_q <= Top_Path_DualMem_37_re_iq(31 downto 0);
        Top_Path_DualMem_37_re_r <= Top_Path_DualMem_37_re_ir(31 downto 0);

	--Control_WrBackPath_WEnMap_27(LOOKUP,714)@10
    Control_WrBackPath_WEnMap_27: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_27_q <= "1";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_27_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_27_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_27(MUX,778)@10
    Control_WrBackPath_WrEnMux_27_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_27: PROCESS (Control_WrBackPath_WrEnMux_27_s, Control_WrBackPath_WEnMap_27_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_27_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_27_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_27_q <= Control_WrBackPath_WEnMap_27_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_27_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_WEnMap_36(LOOKUP,723)@10
    Control_WrBackPath_WEnMap_36: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_36_q <= "1";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_36_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_36_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_36(MUX,787)@10
    Control_WrBackPath_WrEnMux_36_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_36: PROCESS (Control_WrBackPath_WrEnMux_36_s, Control_WrBackPath_WEnMap_36_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_36_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_36_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_36_q <= Control_WrBackPath_WEnMap_36_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_36_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_Mux5_36(MUX,651)@10
    Control_WrBackPath_Mux5_36_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_36: PROCESS (Control_WrBackPath_Mux5_36_s, Control_WrBackPath_WrEnMux_36_q, Control_WrBackPath_WrEnMux_27_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_36_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_36_q <= Control_WrBackPath_WrEnMux_36_q;
                  WHEN "1" => Control_WrBackPath_Mux5_36_q <= Control_WrBackPath_WrEnMux_27_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_36_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WEnMap_27(LOOKUP,264)@2
    Control_InPort_WEnMap_27: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_27_q <= "1";
                WHEN "011100" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_27_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_27_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WEnMap_36(LOOKUP,273)@2
    Control_InPort_WEnMap_36: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_36_q <= "1";
                WHEN "100101" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_36_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_36_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WrEnMux_36(MUX,337)@2
    Control_InPort_WrEnMux_36_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_36: PROCESS (Control_InPort_WrEnMux_36_s, Control_InPort_WEnMap_36_q, Control_InPort_WEnMap_27_q)
    BEGIN
            CASE Control_InPort_WrEnMux_36_s IS
                  WHEN "0" => Control_InPort_WrEnMux_36_q <= Control_InPort_WEnMap_36_q;
                  WHEN "1" => Control_InPort_WrEnMux_36_q <= Control_InPort_WEnMap_27_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_36_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_36(FIFO,203)@2
    Control_InPort_FIFO1_36_reset <= areset;

    Control_InPort_FIFO1_36_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_36_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_36_q,
      almost_full => Control_InPort_FIFO1_36_f(0),
      almost_empty => Control_InPort_FIFO1_36_t(0),
      empty => Control_InPort_FIFO1_36_empty(0),
      q => Control_InPort_FIFO1_36_q
    );
    Control_InPort_FIFO1_36_v <= not Control_InPort_FIFO1_36_empty;
    Control_InPort_FIFO1_36_e <= not Control_InPort_FIFO1_36_t;

	--Control_InPort_WrEnMux1_36(MUX,401)@2
    Control_InPort_WrEnMux1_36_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_36: PROCESS (Control_InPort_WrEnMux1_36_s, Control_InPort_FIFO1_36_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_36_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_36_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_36_q <= Control_InPort_FIFO1_36_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_36_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_36_q_to_Control_Input_WrBk_Mux_Mux1_36_c(DELAY,4264)@2
    ld_Control_InPort_WrEnMux1_36_q_to_Control_Input_WrBk_Mux_Mux1_36_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_36_q, xout => ld_Control_InPort_WrEnMux1_36_q_to_Control_Input_WrBk_Mux_Mux1_36_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_36(MUX,467)@10
    Control_Input_WrBk_Mux_Mux1_36_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_36: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_36_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_36_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_36_q <= ld_Control_InPort_WrEnMux1_36_q_to_Control_Input_WrBk_Mux_Mux1_36_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_36_q <= Control_WrBackPath_Mux5_36_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_36_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_36_re(DUALMEM,1614)@11
    Top_Path_DualMem_36_re_reset0 <= areset;
    Top_Path_DualMem_36_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_36_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_36_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_36_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_36_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_36_q(0),
        aclr0 => Top_Path_DualMem_36_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_36_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_36_re_iq,
        q_a => Top_Path_DualMem_36_re_ir,
        address_a => Top_Path_DualMem_36_re_aa,
        data_a => Top_Path_DualMem_36_re_ia
    );
        Top_Path_DualMem_36_re_q <= Top_Path_DualMem_36_re_iq(31 downto 0);
        Top_Path_DualMem_36_re_r <= Top_Path_DualMem_36_re_ir(31 downto 0);

	--Top_Path_PickAij_Mux_re_msplit_9(MUX,3290)@13
    Top_Path_PickAij_Mux_re_msplit_9_s <= Top_Path_PickAij_Mux_re_selLSBs_b;
    Top_Path_PickAij_Mux_re_msplit_9: PROCESS (Top_Path_PickAij_Mux_re_msplit_9_s, Top_Path_DualMem_36_re_q, Top_Path_DualMem_37_re_q, Top_Path_DualMem_38_re_q, Top_Path_DualMem_39_re_q)
    BEGIN
            CASE Top_Path_PickAij_Mux_re_msplit_9_s IS
                  WHEN "00" => Top_Path_PickAij_Mux_re_msplit_9_q <= Top_Path_DualMem_36_re_q;
                  WHEN "01" => Top_Path_PickAij_Mux_re_msplit_9_q <= Top_Path_DualMem_37_re_q;
                  WHEN "10" => Top_Path_PickAij_Mux_re_msplit_9_q <= Top_Path_DualMem_38_re_q;
                  WHEN "11" => Top_Path_PickAij_Mux_re_msplit_9_q <= Top_Path_DualMem_39_re_q;
                  WHEN OTHERS => Top_Path_PickAij_Mux_re_msplit_9_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_WEnMap_28(LOOKUP,715)@10
    Control_WrBackPath_WEnMap_28: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_28_q <= "1";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_28_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_28_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_28(MUX,779)@10
    Control_WrBackPath_WrEnMux_28_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_28: PROCESS (Control_WrBackPath_WrEnMux_28_s, Control_WrBackPath_WEnMap_28_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_28_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_28_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_28_q <= Control_WrBackPath_WEnMap_28_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_28_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_WEnMap_35(LOOKUP,722)@10
    Control_WrBackPath_WEnMap_35: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_35_q <= "1";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_35_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_35_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_35(MUX,786)@10
    Control_WrBackPath_WrEnMux_35_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_35: PROCESS (Control_WrBackPath_WrEnMux_35_s, Control_WrBackPath_WEnMap_35_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_35_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_35_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_35_q <= Control_WrBackPath_WEnMap_35_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_35_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_Mux5_35(MUX,650)@10
    Control_WrBackPath_Mux5_35_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_35: PROCESS (Control_WrBackPath_Mux5_35_s, Control_WrBackPath_WrEnMux_35_q, Control_WrBackPath_WrEnMux_28_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_35_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_35_q <= Control_WrBackPath_WrEnMux_35_q;
                  WHEN "1" => Control_WrBackPath_Mux5_35_q <= Control_WrBackPath_WrEnMux_28_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_35_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WEnMap_28(LOOKUP,265)@2
    Control_InPort_WEnMap_28: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_28_q <= "1";
                WHEN "011101" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_28_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_28_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WEnMap_35(LOOKUP,272)@2
    Control_InPort_WEnMap_35: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_35_q <= "1";
                WHEN "100100" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_35_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_35_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WrEnMux_35(MUX,336)@2
    Control_InPort_WrEnMux_35_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_35: PROCESS (Control_InPort_WrEnMux_35_s, Control_InPort_WEnMap_35_q, Control_InPort_WEnMap_28_q)
    BEGIN
            CASE Control_InPort_WrEnMux_35_s IS
                  WHEN "0" => Control_InPort_WrEnMux_35_q <= Control_InPort_WEnMap_35_q;
                  WHEN "1" => Control_InPort_WrEnMux_35_q <= Control_InPort_WEnMap_28_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_35_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_35(FIFO,202)@2
    Control_InPort_FIFO1_35_reset <= areset;

    Control_InPort_FIFO1_35_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_35_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_35_q,
      almost_full => Control_InPort_FIFO1_35_f(0),
      almost_empty => Control_InPort_FIFO1_35_t(0),
      empty => Control_InPort_FIFO1_35_empty(0),
      q => Control_InPort_FIFO1_35_q
    );
    Control_InPort_FIFO1_35_v <= not Control_InPort_FIFO1_35_empty;
    Control_InPort_FIFO1_35_e <= not Control_InPort_FIFO1_35_t;

	--Control_InPort_WrEnMux1_35(MUX,400)@2
    Control_InPort_WrEnMux1_35_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_35: PROCESS (Control_InPort_WrEnMux1_35_s, Control_InPort_FIFO1_35_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_35_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_35_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_35_q <= Control_InPort_FIFO1_35_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_35_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_35_q_to_Control_Input_WrBk_Mux_Mux1_35_c(DELAY,4261)@2
    ld_Control_InPort_WrEnMux1_35_q_to_Control_Input_WrBk_Mux_Mux1_35_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_35_q, xout => ld_Control_InPort_WrEnMux1_35_q_to_Control_Input_WrBk_Mux_Mux1_35_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_35(MUX,466)@10
    Control_Input_WrBk_Mux_Mux1_35_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_35: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_35_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_35_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_35_q <= ld_Control_InPort_WrEnMux1_35_q_to_Control_Input_WrBk_Mux_Mux1_35_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_35_q <= Control_WrBackPath_Mux5_35_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_35_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_35_re(DUALMEM,1612)@11
    Top_Path_DualMem_35_re_reset0 <= areset;
    Top_Path_DualMem_35_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_35_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_35_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_35_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_35_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_35_q(0),
        aclr0 => Top_Path_DualMem_35_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_35_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_35_re_iq,
        q_a => Top_Path_DualMem_35_re_ir,
        address_a => Top_Path_DualMem_35_re_aa,
        data_a => Top_Path_DualMem_35_re_ia
    );
        Top_Path_DualMem_35_re_q <= Top_Path_DualMem_35_re_iq(31 downto 0);
        Top_Path_DualMem_35_re_r <= Top_Path_DualMem_35_re_ir(31 downto 0);

	--Control_WrBackPath_WEnMap_29(LOOKUP,716)@10
    Control_WrBackPath_WEnMap_29: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_29_q <= "1";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_29_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_29_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_29(MUX,780)@10
    Control_WrBackPath_WrEnMux_29_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_29: PROCESS (Control_WrBackPath_WrEnMux_29_s, Control_WrBackPath_WEnMap_29_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_29_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_29_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_29_q <= Control_WrBackPath_WEnMap_29_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_29_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_WEnMap_34(LOOKUP,721)@10
    Control_WrBackPath_WEnMap_34: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_34_q <= "1";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_34_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_34_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_34(MUX,785)@10
    Control_WrBackPath_WrEnMux_34_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_34: PROCESS (Control_WrBackPath_WrEnMux_34_s, Control_WrBackPath_WEnMap_34_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_34_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_34_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_34_q <= Control_WrBackPath_WEnMap_34_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_34_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_Mux5_34(MUX,649)@10
    Control_WrBackPath_Mux5_34_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_34: PROCESS (Control_WrBackPath_Mux5_34_s, Control_WrBackPath_WrEnMux_34_q, Control_WrBackPath_WrEnMux_29_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_34_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_34_q <= Control_WrBackPath_WrEnMux_34_q;
                  WHEN "1" => Control_WrBackPath_Mux5_34_q <= Control_WrBackPath_WrEnMux_29_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_34_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WEnMap_29(LOOKUP,266)@2
    Control_InPort_WEnMap_29: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_29_q <= "1";
                WHEN "011110" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_29_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_29_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WEnMap_34(LOOKUP,271)@2
    Control_InPort_WEnMap_34: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_34_q <= "1";
                WHEN "100011" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_34_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_34_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WrEnMux_34(MUX,335)@2
    Control_InPort_WrEnMux_34_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_34: PROCESS (Control_InPort_WrEnMux_34_s, Control_InPort_WEnMap_34_q, Control_InPort_WEnMap_29_q)
    BEGIN
            CASE Control_InPort_WrEnMux_34_s IS
                  WHEN "0" => Control_InPort_WrEnMux_34_q <= Control_InPort_WEnMap_34_q;
                  WHEN "1" => Control_InPort_WrEnMux_34_q <= Control_InPort_WEnMap_29_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_34_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_34(FIFO,201)@2
    Control_InPort_FIFO1_34_reset <= areset;

    Control_InPort_FIFO1_34_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_34_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_34_q,
      almost_full => Control_InPort_FIFO1_34_f(0),
      almost_empty => Control_InPort_FIFO1_34_t(0),
      empty => Control_InPort_FIFO1_34_empty(0),
      q => Control_InPort_FIFO1_34_q
    );
    Control_InPort_FIFO1_34_v <= not Control_InPort_FIFO1_34_empty;
    Control_InPort_FIFO1_34_e <= not Control_InPort_FIFO1_34_t;

	--Control_InPort_WrEnMux1_34(MUX,399)@2
    Control_InPort_WrEnMux1_34_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_34: PROCESS (Control_InPort_WrEnMux1_34_s, Control_InPort_FIFO1_34_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_34_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_34_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_34_q <= Control_InPort_FIFO1_34_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_34_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_34_q_to_Control_Input_WrBk_Mux_Mux1_34_c(DELAY,4258)@2
    ld_Control_InPort_WrEnMux1_34_q_to_Control_Input_WrBk_Mux_Mux1_34_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_34_q, xout => ld_Control_InPort_WrEnMux1_34_q_to_Control_Input_WrBk_Mux_Mux1_34_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_34(MUX,465)@10
    Control_Input_WrBk_Mux_Mux1_34_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_34: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_34_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_34_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_34_q <= ld_Control_InPort_WrEnMux1_34_q_to_Control_Input_WrBk_Mux_Mux1_34_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_34_q <= Control_WrBackPath_Mux5_34_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_34_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_34_re(DUALMEM,1610)@11
    Top_Path_DualMem_34_re_reset0 <= areset;
    Top_Path_DualMem_34_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_34_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_34_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_34_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_34_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_34_q(0),
        aclr0 => Top_Path_DualMem_34_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_34_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_34_re_iq,
        q_a => Top_Path_DualMem_34_re_ir,
        address_a => Top_Path_DualMem_34_re_aa,
        data_a => Top_Path_DualMem_34_re_ia
    );
        Top_Path_DualMem_34_re_q <= Top_Path_DualMem_34_re_iq(31 downto 0);
        Top_Path_DualMem_34_re_r <= Top_Path_DualMem_34_re_ir(31 downto 0);

	--Control_WrBackPath_WEnMap_30(LOOKUP,717)@10
    Control_WrBackPath_WEnMap_30: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_30_q <= "1";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_30_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_30_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_30(MUX,781)@10
    Control_WrBackPath_WrEnMux_30_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_30: PROCESS (Control_WrBackPath_WrEnMux_30_s, Control_WrBackPath_WEnMap_30_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_30_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_30_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_30_q <= Control_WrBackPath_WEnMap_30_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_30_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_WEnMap_33(LOOKUP,720)@10
    Control_WrBackPath_WEnMap_33: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_33_q <= "1";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_33_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_33_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_33(MUX,784)@10
    Control_WrBackPath_WrEnMux_33_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_33: PROCESS (Control_WrBackPath_WrEnMux_33_s, Control_WrBackPath_WEnMap_33_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_33_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_33_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_33_q <= Control_WrBackPath_WEnMap_33_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_33_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_Mux5_33(MUX,648)@10
    Control_WrBackPath_Mux5_33_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_33: PROCESS (Control_WrBackPath_Mux5_33_s, Control_WrBackPath_WrEnMux_33_q, Control_WrBackPath_WrEnMux_30_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_33_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_33_q <= Control_WrBackPath_WrEnMux_33_q;
                  WHEN "1" => Control_WrBackPath_Mux5_33_q <= Control_WrBackPath_WrEnMux_30_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_33_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WEnMap_30(LOOKUP,267)@2
    Control_InPort_WEnMap_30: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_30_q <= "1";
                WHEN "011111" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_30_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_30_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WEnMap_33(LOOKUP,270)@2
    Control_InPort_WEnMap_33: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_33_q <= "1";
                WHEN "100010" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_33_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_33_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WrEnMux_33(MUX,334)@2
    Control_InPort_WrEnMux_33_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_33: PROCESS (Control_InPort_WrEnMux_33_s, Control_InPort_WEnMap_33_q, Control_InPort_WEnMap_30_q)
    BEGIN
            CASE Control_InPort_WrEnMux_33_s IS
                  WHEN "0" => Control_InPort_WrEnMux_33_q <= Control_InPort_WEnMap_33_q;
                  WHEN "1" => Control_InPort_WrEnMux_33_q <= Control_InPort_WEnMap_30_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_33_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_33(FIFO,200)@2
    Control_InPort_FIFO1_33_reset <= areset;

    Control_InPort_FIFO1_33_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_33_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_33_q,
      almost_full => Control_InPort_FIFO1_33_f(0),
      almost_empty => Control_InPort_FIFO1_33_t(0),
      empty => Control_InPort_FIFO1_33_empty(0),
      q => Control_InPort_FIFO1_33_q
    );
    Control_InPort_FIFO1_33_v <= not Control_InPort_FIFO1_33_empty;
    Control_InPort_FIFO1_33_e <= not Control_InPort_FIFO1_33_t;

	--Control_InPort_WrEnMux1_33(MUX,398)@2
    Control_InPort_WrEnMux1_33_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_33: PROCESS (Control_InPort_WrEnMux1_33_s, Control_InPort_FIFO1_33_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_33_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_33_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_33_q <= Control_InPort_FIFO1_33_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_33_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_33_q_to_Control_Input_WrBk_Mux_Mux1_33_c(DELAY,4255)@2
    ld_Control_InPort_WrEnMux1_33_q_to_Control_Input_WrBk_Mux_Mux1_33_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_33_q, xout => ld_Control_InPort_WrEnMux1_33_q_to_Control_Input_WrBk_Mux_Mux1_33_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_33(MUX,464)@10
    Control_Input_WrBk_Mux_Mux1_33_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_33: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_33_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_33_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_33_q <= ld_Control_InPort_WrEnMux1_33_q_to_Control_Input_WrBk_Mux_Mux1_33_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_33_q <= Control_WrBackPath_Mux5_33_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_33_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_33_re(DUALMEM,1608)@11
    Top_Path_DualMem_33_re_reset0 <= areset;
    Top_Path_DualMem_33_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_33_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_33_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_33_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_33_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_33_q(0),
        aclr0 => Top_Path_DualMem_33_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_33_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_33_re_iq,
        q_a => Top_Path_DualMem_33_re_ir,
        address_a => Top_Path_DualMem_33_re_aa,
        data_a => Top_Path_DualMem_33_re_ia
    );
        Top_Path_DualMem_33_re_q <= Top_Path_DualMem_33_re_iq(31 downto 0);
        Top_Path_DualMem_33_re_r <= Top_Path_DualMem_33_re_ir(31 downto 0);

	--Control_WrBackPath_WEnMap_31(LOOKUP,718)@10
    Control_WrBackPath_WEnMap_31: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_31_q <= "1";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_31_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_31_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_31(MUX,782)@10
    Control_WrBackPath_WrEnMux_31_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_31: PROCESS (Control_WrBackPath_WrEnMux_31_s, Control_WrBackPath_WEnMap_31_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_31_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_31_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_31_q <= Control_WrBackPath_WEnMap_31_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_31_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_WEnMap_32(LOOKUP,719)@10
    Control_WrBackPath_WEnMap_32: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_32_q <= "1";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_32_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_32_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_32(MUX,783)@10
    Control_WrBackPath_WrEnMux_32_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_32: PROCESS (Control_WrBackPath_WrEnMux_32_s, Control_WrBackPath_WEnMap_32_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_32_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_32_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_32_q <= Control_WrBackPath_WEnMap_32_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_32_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_Mux5_32(MUX,647)@10
    Control_WrBackPath_Mux5_32_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_32: PROCESS (Control_WrBackPath_Mux5_32_s, Control_WrBackPath_WrEnMux_32_q, Control_WrBackPath_WrEnMux_31_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_32_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_32_q <= Control_WrBackPath_WrEnMux_32_q;
                  WHEN "1" => Control_WrBackPath_Mux5_32_q <= Control_WrBackPath_WrEnMux_31_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_32_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WEnMap_31(LOOKUP,268)@2
    Control_InPort_WEnMap_31: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_31_q <= "1";
                WHEN "100000" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_31_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_31_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WEnMap_32(LOOKUP,269)@2
    Control_InPort_WEnMap_32: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_32_q <= "1";
                WHEN "100001" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_32_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_32_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WrEnMux_32(MUX,333)@2
    Control_InPort_WrEnMux_32_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_32: PROCESS (Control_InPort_WrEnMux_32_s, Control_InPort_WEnMap_32_q, Control_InPort_WEnMap_31_q)
    BEGIN
            CASE Control_InPort_WrEnMux_32_s IS
                  WHEN "0" => Control_InPort_WrEnMux_32_q <= Control_InPort_WEnMap_32_q;
                  WHEN "1" => Control_InPort_WrEnMux_32_q <= Control_InPort_WEnMap_31_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_32_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_32(FIFO,199)@2
    Control_InPort_FIFO1_32_reset <= areset;

    Control_InPort_FIFO1_32_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_32_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_32_q,
      almost_full => Control_InPort_FIFO1_32_f(0),
      almost_empty => Control_InPort_FIFO1_32_t(0),
      empty => Control_InPort_FIFO1_32_empty(0),
      q => Control_InPort_FIFO1_32_q
    );
    Control_InPort_FIFO1_32_v <= not Control_InPort_FIFO1_32_empty;
    Control_InPort_FIFO1_32_e <= not Control_InPort_FIFO1_32_t;

	--Control_InPort_WrEnMux1_32(MUX,397)@2
    Control_InPort_WrEnMux1_32_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_32: PROCESS (Control_InPort_WrEnMux1_32_s, Control_InPort_FIFO1_32_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_32_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_32_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_32_q <= Control_InPort_FIFO1_32_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_32_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_32_q_to_Control_Input_WrBk_Mux_Mux1_32_c(DELAY,4252)@2
    ld_Control_InPort_WrEnMux1_32_q_to_Control_Input_WrBk_Mux_Mux1_32_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_32_q, xout => ld_Control_InPort_WrEnMux1_32_q_to_Control_Input_WrBk_Mux_Mux1_32_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_32(MUX,463)@10
    Control_Input_WrBk_Mux_Mux1_32_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_32: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_32_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_32_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_32_q <= ld_Control_InPort_WrEnMux1_32_q_to_Control_Input_WrBk_Mux_Mux1_32_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_32_q <= Control_WrBackPath_Mux5_32_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_32_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_32_re(DUALMEM,1606)@11
    Top_Path_DualMem_32_re_reset0 <= areset;
    Top_Path_DualMem_32_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_32_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_32_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_32_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_32_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_32_q(0),
        aclr0 => Top_Path_DualMem_32_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_32_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_32_re_iq,
        q_a => Top_Path_DualMem_32_re_ir,
        address_a => Top_Path_DualMem_32_re_aa,
        data_a => Top_Path_DualMem_32_re_ia
    );
        Top_Path_DualMem_32_re_q <= Top_Path_DualMem_32_re_iq(31 downto 0);
        Top_Path_DualMem_32_re_r <= Top_Path_DualMem_32_re_ir(31 downto 0);

	--Top_Path_PickAij_Mux_re_msplit_8(MUX,3289)@13
    Top_Path_PickAij_Mux_re_msplit_8_s <= Top_Path_PickAij_Mux_re_selLSBs_b;
    Top_Path_PickAij_Mux_re_msplit_8: PROCESS (Top_Path_PickAij_Mux_re_msplit_8_s, Top_Path_DualMem_32_re_q, Top_Path_DualMem_33_re_q, Top_Path_DualMem_34_re_q, Top_Path_DualMem_35_re_q)
    BEGIN
            CASE Top_Path_PickAij_Mux_re_msplit_8_s IS
                  WHEN "00" => Top_Path_PickAij_Mux_re_msplit_8_q <= Top_Path_DualMem_32_re_q;
                  WHEN "01" => Top_Path_PickAij_Mux_re_msplit_8_q <= Top_Path_DualMem_33_re_q;
                  WHEN "10" => Top_Path_PickAij_Mux_re_msplit_8_q <= Top_Path_DualMem_34_re_q;
                  WHEN "11" => Top_Path_PickAij_Mux_re_msplit_8_q <= Top_Path_DualMem_35_re_q;
                  WHEN OTHERS => Top_Path_PickAij_Mux_re_msplit_8_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_PickAij_Mux_re_mfinal_msplit_2(MUX,3323)@13
    Top_Path_PickAij_Mux_re_mfinal_msplit_2_s <= Top_Path_PickAij_Mux_re_mfinal_selLSBs_b;
    Top_Path_PickAij_Mux_re_mfinal_msplit_2: PROCESS (Top_Path_PickAij_Mux_re_mfinal_msplit_2_s, Top_Path_PickAij_Mux_re_msplit_8_q, Top_Path_PickAij_Mux_re_msplit_9_q, Top_Path_PickAij_Mux_re_msplit_10_q, Top_Path_PickAij_Mux_re_msplit_11_q)
    BEGIN
            CASE Top_Path_PickAij_Mux_re_mfinal_msplit_2_s IS
                  WHEN "00" => Top_Path_PickAij_Mux_re_mfinal_msplit_2_q <= Top_Path_PickAij_Mux_re_msplit_8_q;
                  WHEN "01" => Top_Path_PickAij_Mux_re_mfinal_msplit_2_q <= Top_Path_PickAij_Mux_re_msplit_9_q;
                  WHEN "10" => Top_Path_PickAij_Mux_re_mfinal_msplit_2_q <= Top_Path_PickAij_Mux_re_msplit_10_q;
                  WHEN "11" => Top_Path_PickAij_Mux_re_mfinal_msplit_2_q <= Top_Path_PickAij_Mux_re_msplit_11_q;
                  WHEN OTHERS => Top_Path_PickAij_Mux_re_mfinal_msplit_2_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_Mux5_31(MUX,646)@10
    Control_WrBackPath_Mux5_31_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_31: PROCESS (Control_WrBackPath_Mux5_31_s, Control_WrBackPath_WrEnMux_31_q, Control_WrBackPath_WrEnMux_32_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_31_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_31_q <= Control_WrBackPath_WrEnMux_31_q;
                  WHEN "1" => Control_WrBackPath_Mux5_31_q <= Control_WrBackPath_WrEnMux_32_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_31_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WrEnMux_31(MUX,332)@2
    Control_InPort_WrEnMux_31_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_31: PROCESS (Control_InPort_WrEnMux_31_s, Control_InPort_WEnMap_31_q, Control_InPort_WEnMap_32_q)
    BEGIN
            CASE Control_InPort_WrEnMux_31_s IS
                  WHEN "0" => Control_InPort_WrEnMux_31_q <= Control_InPort_WEnMap_31_q;
                  WHEN "1" => Control_InPort_WrEnMux_31_q <= Control_InPort_WEnMap_32_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_31_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_31(FIFO,198)@2
    Control_InPort_FIFO1_31_reset <= areset;

    Control_InPort_FIFO1_31_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_31_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_31_q,
      almost_full => Control_InPort_FIFO1_31_f(0),
      almost_empty => Control_InPort_FIFO1_31_t(0),
      empty => Control_InPort_FIFO1_31_empty(0),
      q => Control_InPort_FIFO1_31_q
    );
    Control_InPort_FIFO1_31_v <= not Control_InPort_FIFO1_31_empty;
    Control_InPort_FIFO1_31_e <= not Control_InPort_FIFO1_31_t;

	--Control_InPort_WrEnMux1_31(MUX,396)@2
    Control_InPort_WrEnMux1_31_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_31: PROCESS (Control_InPort_WrEnMux1_31_s, Control_InPort_FIFO1_31_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_31_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_31_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_31_q <= Control_InPort_FIFO1_31_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_31_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_31_q_to_Control_Input_WrBk_Mux_Mux1_31_c(DELAY,4249)@2
    ld_Control_InPort_WrEnMux1_31_q_to_Control_Input_WrBk_Mux_Mux1_31_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_31_q, xout => ld_Control_InPort_WrEnMux1_31_q_to_Control_Input_WrBk_Mux_Mux1_31_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_31(MUX,462)@10
    Control_Input_WrBk_Mux_Mux1_31_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_31: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_31_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_31_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_31_q <= ld_Control_InPort_WrEnMux1_31_q_to_Control_Input_WrBk_Mux_Mux1_31_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_31_q <= Control_WrBackPath_Mux5_31_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_31_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_31_re(DUALMEM,1604)@11
    Top_Path_DualMem_31_re_reset0 <= areset;
    Top_Path_DualMem_31_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_31_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_31_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_31_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_31_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_31_q(0),
        aclr0 => Top_Path_DualMem_31_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_31_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_31_re_iq,
        q_a => Top_Path_DualMem_31_re_ir,
        address_a => Top_Path_DualMem_31_re_aa,
        data_a => Top_Path_DualMem_31_re_ia
    );
        Top_Path_DualMem_31_re_q <= Top_Path_DualMem_31_re_iq(31 downto 0);
        Top_Path_DualMem_31_re_r <= Top_Path_DualMem_31_re_ir(31 downto 0);

	--Control_WrBackPath_Mux5_30(MUX,645)@10
    Control_WrBackPath_Mux5_30_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_30: PROCESS (Control_WrBackPath_Mux5_30_s, Control_WrBackPath_WrEnMux_30_q, Control_WrBackPath_WrEnMux_33_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_30_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_30_q <= Control_WrBackPath_WrEnMux_30_q;
                  WHEN "1" => Control_WrBackPath_Mux5_30_q <= Control_WrBackPath_WrEnMux_33_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_30_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WrEnMux_30(MUX,331)@2
    Control_InPort_WrEnMux_30_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_30: PROCESS (Control_InPort_WrEnMux_30_s, Control_InPort_WEnMap_30_q, Control_InPort_WEnMap_33_q)
    BEGIN
            CASE Control_InPort_WrEnMux_30_s IS
                  WHEN "0" => Control_InPort_WrEnMux_30_q <= Control_InPort_WEnMap_30_q;
                  WHEN "1" => Control_InPort_WrEnMux_30_q <= Control_InPort_WEnMap_33_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_30_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_30(FIFO,197)@2
    Control_InPort_FIFO1_30_reset <= areset;

    Control_InPort_FIFO1_30_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_30_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_30_q,
      almost_full => Control_InPort_FIFO1_30_f(0),
      almost_empty => Control_InPort_FIFO1_30_t(0),
      empty => Control_InPort_FIFO1_30_empty(0),
      q => Control_InPort_FIFO1_30_q
    );
    Control_InPort_FIFO1_30_v <= not Control_InPort_FIFO1_30_empty;
    Control_InPort_FIFO1_30_e <= not Control_InPort_FIFO1_30_t;

	--Control_InPort_WrEnMux1_30(MUX,395)@2
    Control_InPort_WrEnMux1_30_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_30: PROCESS (Control_InPort_WrEnMux1_30_s, Control_InPort_FIFO1_30_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_30_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_30_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_30_q <= Control_InPort_FIFO1_30_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_30_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_30_q_to_Control_Input_WrBk_Mux_Mux1_30_c(DELAY,4246)@2
    ld_Control_InPort_WrEnMux1_30_q_to_Control_Input_WrBk_Mux_Mux1_30_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_30_q, xout => ld_Control_InPort_WrEnMux1_30_q_to_Control_Input_WrBk_Mux_Mux1_30_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_30(MUX,461)@10
    Control_Input_WrBk_Mux_Mux1_30_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_30: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_30_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_30_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_30_q <= ld_Control_InPort_WrEnMux1_30_q_to_Control_Input_WrBk_Mux_Mux1_30_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_30_q <= Control_WrBackPath_Mux5_30_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_30_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_30_re(DUALMEM,1602)@11
    Top_Path_DualMem_30_re_reset0 <= areset;
    Top_Path_DualMem_30_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_30_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_30_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_30_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_30_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_30_q(0),
        aclr0 => Top_Path_DualMem_30_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_30_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_30_re_iq,
        q_a => Top_Path_DualMem_30_re_ir,
        address_a => Top_Path_DualMem_30_re_aa,
        data_a => Top_Path_DualMem_30_re_ia
    );
        Top_Path_DualMem_30_re_q <= Top_Path_DualMem_30_re_iq(31 downto 0);
        Top_Path_DualMem_30_re_r <= Top_Path_DualMem_30_re_ir(31 downto 0);

	--Control_WrBackPath_Mux5_29(MUX,644)@10
    Control_WrBackPath_Mux5_29_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_29: PROCESS (Control_WrBackPath_Mux5_29_s, Control_WrBackPath_WrEnMux_29_q, Control_WrBackPath_WrEnMux_34_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_29_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_29_q <= Control_WrBackPath_WrEnMux_29_q;
                  WHEN "1" => Control_WrBackPath_Mux5_29_q <= Control_WrBackPath_WrEnMux_34_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_29_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WrEnMux_29(MUX,330)@2
    Control_InPort_WrEnMux_29_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_29: PROCESS (Control_InPort_WrEnMux_29_s, Control_InPort_WEnMap_29_q, Control_InPort_WEnMap_34_q)
    BEGIN
            CASE Control_InPort_WrEnMux_29_s IS
                  WHEN "0" => Control_InPort_WrEnMux_29_q <= Control_InPort_WEnMap_29_q;
                  WHEN "1" => Control_InPort_WrEnMux_29_q <= Control_InPort_WEnMap_34_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_29_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_29(FIFO,196)@2
    Control_InPort_FIFO1_29_reset <= areset;

    Control_InPort_FIFO1_29_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_29_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_29_q,
      almost_full => Control_InPort_FIFO1_29_f(0),
      almost_empty => Control_InPort_FIFO1_29_t(0),
      empty => Control_InPort_FIFO1_29_empty(0),
      q => Control_InPort_FIFO1_29_q
    );
    Control_InPort_FIFO1_29_v <= not Control_InPort_FIFO1_29_empty;
    Control_InPort_FIFO1_29_e <= not Control_InPort_FIFO1_29_t;

	--Control_InPort_WrEnMux1_29(MUX,394)@2
    Control_InPort_WrEnMux1_29_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_29: PROCESS (Control_InPort_WrEnMux1_29_s, Control_InPort_FIFO1_29_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_29_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_29_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_29_q <= Control_InPort_FIFO1_29_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_29_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_29_q_to_Control_Input_WrBk_Mux_Mux1_29_c(DELAY,4243)@2
    ld_Control_InPort_WrEnMux1_29_q_to_Control_Input_WrBk_Mux_Mux1_29_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_29_q, xout => ld_Control_InPort_WrEnMux1_29_q_to_Control_Input_WrBk_Mux_Mux1_29_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_29(MUX,460)@10
    Control_Input_WrBk_Mux_Mux1_29_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_29: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_29_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_29_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_29_q <= ld_Control_InPort_WrEnMux1_29_q_to_Control_Input_WrBk_Mux_Mux1_29_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_29_q <= Control_WrBackPath_Mux5_29_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_29_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_29_re(DUALMEM,1600)@11
    Top_Path_DualMem_29_re_reset0 <= areset;
    Top_Path_DualMem_29_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_29_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_29_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_29_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_29_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_29_q(0),
        aclr0 => Top_Path_DualMem_29_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_29_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_29_re_iq,
        q_a => Top_Path_DualMem_29_re_ir,
        address_a => Top_Path_DualMem_29_re_aa,
        data_a => Top_Path_DualMem_29_re_ia
    );
        Top_Path_DualMem_29_re_q <= Top_Path_DualMem_29_re_iq(31 downto 0);
        Top_Path_DualMem_29_re_r <= Top_Path_DualMem_29_re_ir(31 downto 0);

	--Control_WrBackPath_Mux5_28(MUX,643)@10
    Control_WrBackPath_Mux5_28_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_28: PROCESS (Control_WrBackPath_Mux5_28_s, Control_WrBackPath_WrEnMux_28_q, Control_WrBackPath_WrEnMux_35_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_28_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_28_q <= Control_WrBackPath_WrEnMux_28_q;
                  WHEN "1" => Control_WrBackPath_Mux5_28_q <= Control_WrBackPath_WrEnMux_35_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_28_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WrEnMux_28(MUX,329)@2
    Control_InPort_WrEnMux_28_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_28: PROCESS (Control_InPort_WrEnMux_28_s, Control_InPort_WEnMap_28_q, Control_InPort_WEnMap_35_q)
    BEGIN
            CASE Control_InPort_WrEnMux_28_s IS
                  WHEN "0" => Control_InPort_WrEnMux_28_q <= Control_InPort_WEnMap_28_q;
                  WHEN "1" => Control_InPort_WrEnMux_28_q <= Control_InPort_WEnMap_35_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_28_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_28(FIFO,195)@2
    Control_InPort_FIFO1_28_reset <= areset;

    Control_InPort_FIFO1_28_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_28_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_28_q,
      almost_full => Control_InPort_FIFO1_28_f(0),
      almost_empty => Control_InPort_FIFO1_28_t(0),
      empty => Control_InPort_FIFO1_28_empty(0),
      q => Control_InPort_FIFO1_28_q
    );
    Control_InPort_FIFO1_28_v <= not Control_InPort_FIFO1_28_empty;
    Control_InPort_FIFO1_28_e <= not Control_InPort_FIFO1_28_t;

	--Control_InPort_WrEnMux1_28(MUX,393)@2
    Control_InPort_WrEnMux1_28_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_28: PROCESS (Control_InPort_WrEnMux1_28_s, Control_InPort_FIFO1_28_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_28_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_28_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_28_q <= Control_InPort_FIFO1_28_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_28_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_28_q_to_Control_Input_WrBk_Mux_Mux1_28_c(DELAY,4240)@2
    ld_Control_InPort_WrEnMux1_28_q_to_Control_Input_WrBk_Mux_Mux1_28_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_28_q, xout => ld_Control_InPort_WrEnMux1_28_q_to_Control_Input_WrBk_Mux_Mux1_28_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_28(MUX,459)@10
    Control_Input_WrBk_Mux_Mux1_28_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_28: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_28_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_28_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_28_q <= ld_Control_InPort_WrEnMux1_28_q_to_Control_Input_WrBk_Mux_Mux1_28_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_28_q <= Control_WrBackPath_Mux5_28_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_28_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_28_re(DUALMEM,1598)@11
    Top_Path_DualMem_28_re_reset0 <= areset;
    Top_Path_DualMem_28_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_28_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_28_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_28_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_28_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_28_q(0),
        aclr0 => Top_Path_DualMem_28_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_28_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_28_re_iq,
        q_a => Top_Path_DualMem_28_re_ir,
        address_a => Top_Path_DualMem_28_re_aa,
        data_a => Top_Path_DualMem_28_re_ia
    );
        Top_Path_DualMem_28_re_q <= Top_Path_DualMem_28_re_iq(31 downto 0);
        Top_Path_DualMem_28_re_r <= Top_Path_DualMem_28_re_ir(31 downto 0);

	--Top_Path_PickAij_Mux_re_msplit_7(MUX,3288)@13
    Top_Path_PickAij_Mux_re_msplit_7_s <= Top_Path_PickAij_Mux_re_selLSBs_b;
    Top_Path_PickAij_Mux_re_msplit_7: PROCESS (Top_Path_PickAij_Mux_re_msplit_7_s, Top_Path_DualMem_28_re_q, Top_Path_DualMem_29_re_q, Top_Path_DualMem_30_re_q, Top_Path_DualMem_31_re_q)
    BEGIN
            CASE Top_Path_PickAij_Mux_re_msplit_7_s IS
                  WHEN "00" => Top_Path_PickAij_Mux_re_msplit_7_q <= Top_Path_DualMem_28_re_q;
                  WHEN "01" => Top_Path_PickAij_Mux_re_msplit_7_q <= Top_Path_DualMem_29_re_q;
                  WHEN "10" => Top_Path_PickAij_Mux_re_msplit_7_q <= Top_Path_DualMem_30_re_q;
                  WHEN "11" => Top_Path_PickAij_Mux_re_msplit_7_q <= Top_Path_DualMem_31_re_q;
                  WHEN OTHERS => Top_Path_PickAij_Mux_re_msplit_7_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_Mux5_27(MUX,642)@10
    Control_WrBackPath_Mux5_27_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_27: PROCESS (Control_WrBackPath_Mux5_27_s, Control_WrBackPath_WrEnMux_27_q, Control_WrBackPath_WrEnMux_36_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_27_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_27_q <= Control_WrBackPath_WrEnMux_27_q;
                  WHEN "1" => Control_WrBackPath_Mux5_27_q <= Control_WrBackPath_WrEnMux_36_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_27_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WrEnMux_27(MUX,328)@2
    Control_InPort_WrEnMux_27_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_27: PROCESS (Control_InPort_WrEnMux_27_s, Control_InPort_WEnMap_27_q, Control_InPort_WEnMap_36_q)
    BEGIN
            CASE Control_InPort_WrEnMux_27_s IS
                  WHEN "0" => Control_InPort_WrEnMux_27_q <= Control_InPort_WEnMap_27_q;
                  WHEN "1" => Control_InPort_WrEnMux_27_q <= Control_InPort_WEnMap_36_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_27_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_27(FIFO,194)@2
    Control_InPort_FIFO1_27_reset <= areset;

    Control_InPort_FIFO1_27_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_27_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_27_q,
      almost_full => Control_InPort_FIFO1_27_f(0),
      almost_empty => Control_InPort_FIFO1_27_t(0),
      empty => Control_InPort_FIFO1_27_empty(0),
      q => Control_InPort_FIFO1_27_q
    );
    Control_InPort_FIFO1_27_v <= not Control_InPort_FIFO1_27_empty;
    Control_InPort_FIFO1_27_e <= not Control_InPort_FIFO1_27_t;

	--Control_InPort_WrEnMux1_27(MUX,392)@2
    Control_InPort_WrEnMux1_27_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_27: PROCESS (Control_InPort_WrEnMux1_27_s, Control_InPort_FIFO1_27_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_27_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_27_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_27_q <= Control_InPort_FIFO1_27_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_27_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_27_q_to_Control_Input_WrBk_Mux_Mux1_27_c(DELAY,4237)@2
    ld_Control_InPort_WrEnMux1_27_q_to_Control_Input_WrBk_Mux_Mux1_27_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_27_q, xout => ld_Control_InPort_WrEnMux1_27_q_to_Control_Input_WrBk_Mux_Mux1_27_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_27(MUX,458)@10
    Control_Input_WrBk_Mux_Mux1_27_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_27: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_27_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_27_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_27_q <= ld_Control_InPort_WrEnMux1_27_q_to_Control_Input_WrBk_Mux_Mux1_27_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_27_q <= Control_WrBackPath_Mux5_27_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_27_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_27_re(DUALMEM,1596)@11
    Top_Path_DualMem_27_re_reset0 <= areset;
    Top_Path_DualMem_27_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_27_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_27_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_27_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_27_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_27_q(0),
        aclr0 => Top_Path_DualMem_27_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_27_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_27_re_iq,
        q_a => Top_Path_DualMem_27_re_ir,
        address_a => Top_Path_DualMem_27_re_aa,
        data_a => Top_Path_DualMem_27_re_ia
    );
        Top_Path_DualMem_27_re_q <= Top_Path_DualMem_27_re_iq(31 downto 0);
        Top_Path_DualMem_27_re_r <= Top_Path_DualMem_27_re_ir(31 downto 0);

	--Control_WrBackPath_Mux5_26(MUX,641)@10
    Control_WrBackPath_Mux5_26_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_26: PROCESS (Control_WrBackPath_Mux5_26_s, Control_WrBackPath_WrEnMux_26_q, Control_WrBackPath_WrEnMux_37_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_26_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_26_q <= Control_WrBackPath_WrEnMux_26_q;
                  WHEN "1" => Control_WrBackPath_Mux5_26_q <= Control_WrBackPath_WrEnMux_37_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_26_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WrEnMux_26(MUX,327)@2
    Control_InPort_WrEnMux_26_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_26: PROCESS (Control_InPort_WrEnMux_26_s, Control_InPort_WEnMap_26_q, Control_InPort_WEnMap_37_q)
    BEGIN
            CASE Control_InPort_WrEnMux_26_s IS
                  WHEN "0" => Control_InPort_WrEnMux_26_q <= Control_InPort_WEnMap_26_q;
                  WHEN "1" => Control_InPort_WrEnMux_26_q <= Control_InPort_WEnMap_37_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_26_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_26(FIFO,193)@2
    Control_InPort_FIFO1_26_reset <= areset;

    Control_InPort_FIFO1_26_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_26_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_26_q,
      almost_full => Control_InPort_FIFO1_26_f(0),
      almost_empty => Control_InPort_FIFO1_26_t(0),
      empty => Control_InPort_FIFO1_26_empty(0),
      q => Control_InPort_FIFO1_26_q
    );
    Control_InPort_FIFO1_26_v <= not Control_InPort_FIFO1_26_empty;
    Control_InPort_FIFO1_26_e <= not Control_InPort_FIFO1_26_t;

	--Control_InPort_WrEnMux1_26(MUX,391)@2
    Control_InPort_WrEnMux1_26_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_26: PROCESS (Control_InPort_WrEnMux1_26_s, Control_InPort_FIFO1_26_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_26_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_26_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_26_q <= Control_InPort_FIFO1_26_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_26_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_26_q_to_Control_Input_WrBk_Mux_Mux1_26_c(DELAY,4234)@2
    ld_Control_InPort_WrEnMux1_26_q_to_Control_Input_WrBk_Mux_Mux1_26_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_26_q, xout => ld_Control_InPort_WrEnMux1_26_q_to_Control_Input_WrBk_Mux_Mux1_26_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_26(MUX,457)@10
    Control_Input_WrBk_Mux_Mux1_26_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_26: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_26_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_26_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_26_q <= ld_Control_InPort_WrEnMux1_26_q_to_Control_Input_WrBk_Mux_Mux1_26_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_26_q <= Control_WrBackPath_Mux5_26_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_26_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_26_re(DUALMEM,1594)@11
    Top_Path_DualMem_26_re_reset0 <= areset;
    Top_Path_DualMem_26_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_26_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_26_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_26_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_26_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_26_q(0),
        aclr0 => Top_Path_DualMem_26_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_26_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_26_re_iq,
        q_a => Top_Path_DualMem_26_re_ir,
        address_a => Top_Path_DualMem_26_re_aa,
        data_a => Top_Path_DualMem_26_re_ia
    );
        Top_Path_DualMem_26_re_q <= Top_Path_DualMem_26_re_iq(31 downto 0);
        Top_Path_DualMem_26_re_r <= Top_Path_DualMem_26_re_ir(31 downto 0);

	--Control_WrBackPath_Mux5_25(MUX,640)@10
    Control_WrBackPath_Mux5_25_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_25: PROCESS (Control_WrBackPath_Mux5_25_s, Control_WrBackPath_WrEnMux_25_q, Control_WrBackPath_WrEnMux_38_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_25_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_25_q <= Control_WrBackPath_WrEnMux_25_q;
                  WHEN "1" => Control_WrBackPath_Mux5_25_q <= Control_WrBackPath_WrEnMux_38_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_25_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WrEnMux_25(MUX,326)@2
    Control_InPort_WrEnMux_25_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_25: PROCESS (Control_InPort_WrEnMux_25_s, Control_InPort_WEnMap_25_q, Control_InPort_WEnMap_38_q)
    BEGIN
            CASE Control_InPort_WrEnMux_25_s IS
                  WHEN "0" => Control_InPort_WrEnMux_25_q <= Control_InPort_WEnMap_25_q;
                  WHEN "1" => Control_InPort_WrEnMux_25_q <= Control_InPort_WEnMap_38_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_25_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_25(FIFO,192)@2
    Control_InPort_FIFO1_25_reset <= areset;

    Control_InPort_FIFO1_25_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_25_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_25_q,
      almost_full => Control_InPort_FIFO1_25_f(0),
      almost_empty => Control_InPort_FIFO1_25_t(0),
      empty => Control_InPort_FIFO1_25_empty(0),
      q => Control_InPort_FIFO1_25_q
    );
    Control_InPort_FIFO1_25_v <= not Control_InPort_FIFO1_25_empty;
    Control_InPort_FIFO1_25_e <= not Control_InPort_FIFO1_25_t;

	--Control_InPort_WrEnMux1_25(MUX,390)@2
    Control_InPort_WrEnMux1_25_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_25: PROCESS (Control_InPort_WrEnMux1_25_s, Control_InPort_FIFO1_25_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_25_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_25_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_25_q <= Control_InPort_FIFO1_25_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_25_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_25_q_to_Control_Input_WrBk_Mux_Mux1_25_c(DELAY,4231)@2
    ld_Control_InPort_WrEnMux1_25_q_to_Control_Input_WrBk_Mux_Mux1_25_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_25_q, xout => ld_Control_InPort_WrEnMux1_25_q_to_Control_Input_WrBk_Mux_Mux1_25_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_25(MUX,456)@10
    Control_Input_WrBk_Mux_Mux1_25_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_25: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_25_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_25_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_25_q <= ld_Control_InPort_WrEnMux1_25_q_to_Control_Input_WrBk_Mux_Mux1_25_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_25_q <= Control_WrBackPath_Mux5_25_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_25_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_25_re(DUALMEM,1592)@11
    Top_Path_DualMem_25_re_reset0 <= areset;
    Top_Path_DualMem_25_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_25_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_25_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_25_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_25_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_25_q(0),
        aclr0 => Top_Path_DualMem_25_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_25_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_25_re_iq,
        q_a => Top_Path_DualMem_25_re_ir,
        address_a => Top_Path_DualMem_25_re_aa,
        data_a => Top_Path_DualMem_25_re_ia
    );
        Top_Path_DualMem_25_re_q <= Top_Path_DualMem_25_re_iq(31 downto 0);
        Top_Path_DualMem_25_re_r <= Top_Path_DualMem_25_re_ir(31 downto 0);

	--Control_WrBackPath_Mux5_24(MUX,639)@10
    Control_WrBackPath_Mux5_24_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_24: PROCESS (Control_WrBackPath_Mux5_24_s, Control_WrBackPath_WrEnMux_24_q, Control_WrBackPath_WrEnMux_39_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_24_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_24_q <= Control_WrBackPath_WrEnMux_24_q;
                  WHEN "1" => Control_WrBackPath_Mux5_24_q <= Control_WrBackPath_WrEnMux_39_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_24_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WrEnMux_24(MUX,325)@2
    Control_InPort_WrEnMux_24_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_24: PROCESS (Control_InPort_WrEnMux_24_s, Control_InPort_WEnMap_24_q, Control_InPort_WEnMap_39_q)
    BEGIN
            CASE Control_InPort_WrEnMux_24_s IS
                  WHEN "0" => Control_InPort_WrEnMux_24_q <= Control_InPort_WEnMap_24_q;
                  WHEN "1" => Control_InPort_WrEnMux_24_q <= Control_InPort_WEnMap_39_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_24_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_24(FIFO,191)@2
    Control_InPort_FIFO1_24_reset <= areset;

    Control_InPort_FIFO1_24_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_24_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_24_q,
      almost_full => Control_InPort_FIFO1_24_f(0),
      almost_empty => Control_InPort_FIFO1_24_t(0),
      empty => Control_InPort_FIFO1_24_empty(0),
      q => Control_InPort_FIFO1_24_q
    );
    Control_InPort_FIFO1_24_v <= not Control_InPort_FIFO1_24_empty;
    Control_InPort_FIFO1_24_e <= not Control_InPort_FIFO1_24_t;

	--Control_InPort_WrEnMux1_24(MUX,389)@2
    Control_InPort_WrEnMux1_24_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_24: PROCESS (Control_InPort_WrEnMux1_24_s, Control_InPort_FIFO1_24_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_24_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_24_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_24_q <= Control_InPort_FIFO1_24_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_24_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_24_q_to_Control_Input_WrBk_Mux_Mux1_24_c(DELAY,4228)@2
    ld_Control_InPort_WrEnMux1_24_q_to_Control_Input_WrBk_Mux_Mux1_24_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_24_q, xout => ld_Control_InPort_WrEnMux1_24_q_to_Control_Input_WrBk_Mux_Mux1_24_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_24(MUX,455)@10
    Control_Input_WrBk_Mux_Mux1_24_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_24: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_24_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_24_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_24_q <= ld_Control_InPort_WrEnMux1_24_q_to_Control_Input_WrBk_Mux_Mux1_24_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_24_q <= Control_WrBackPath_Mux5_24_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_24_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_24_re(DUALMEM,1590)@11
    Top_Path_DualMem_24_re_reset0 <= areset;
    Top_Path_DualMem_24_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_24_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_24_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_24_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_24_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_24_q(0),
        aclr0 => Top_Path_DualMem_24_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_24_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_24_re_iq,
        q_a => Top_Path_DualMem_24_re_ir,
        address_a => Top_Path_DualMem_24_re_aa,
        data_a => Top_Path_DualMem_24_re_ia
    );
        Top_Path_DualMem_24_re_q <= Top_Path_DualMem_24_re_iq(31 downto 0);
        Top_Path_DualMem_24_re_r <= Top_Path_DualMem_24_re_ir(31 downto 0);

	--Top_Path_PickAij_Mux_re_msplit_6(MUX,3287)@13
    Top_Path_PickAij_Mux_re_msplit_6_s <= Top_Path_PickAij_Mux_re_selLSBs_b;
    Top_Path_PickAij_Mux_re_msplit_6: PROCESS (Top_Path_PickAij_Mux_re_msplit_6_s, Top_Path_DualMem_24_re_q, Top_Path_DualMem_25_re_q, Top_Path_DualMem_26_re_q, Top_Path_DualMem_27_re_q)
    BEGIN
            CASE Top_Path_PickAij_Mux_re_msplit_6_s IS
                  WHEN "00" => Top_Path_PickAij_Mux_re_msplit_6_q <= Top_Path_DualMem_24_re_q;
                  WHEN "01" => Top_Path_PickAij_Mux_re_msplit_6_q <= Top_Path_DualMem_25_re_q;
                  WHEN "10" => Top_Path_PickAij_Mux_re_msplit_6_q <= Top_Path_DualMem_26_re_q;
                  WHEN "11" => Top_Path_PickAij_Mux_re_msplit_6_q <= Top_Path_DualMem_27_re_q;
                  WHEN OTHERS => Top_Path_PickAij_Mux_re_msplit_6_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_Mux5_23(MUX,638)@10
    Control_WrBackPath_Mux5_23_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_23: PROCESS (Control_WrBackPath_Mux5_23_s, Control_WrBackPath_WrEnMux_23_q, Control_WrBackPath_WrEnMux_40_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_23_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_23_q <= Control_WrBackPath_WrEnMux_23_q;
                  WHEN "1" => Control_WrBackPath_Mux5_23_q <= Control_WrBackPath_WrEnMux_40_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_23_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WrEnMux_23(MUX,324)@2
    Control_InPort_WrEnMux_23_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_23: PROCESS (Control_InPort_WrEnMux_23_s, Control_InPort_WEnMap_23_q, Control_InPort_WEnMap_40_q)
    BEGIN
            CASE Control_InPort_WrEnMux_23_s IS
                  WHEN "0" => Control_InPort_WrEnMux_23_q <= Control_InPort_WEnMap_23_q;
                  WHEN "1" => Control_InPort_WrEnMux_23_q <= Control_InPort_WEnMap_40_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_23_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_23(FIFO,190)@2
    Control_InPort_FIFO1_23_reset <= areset;

    Control_InPort_FIFO1_23_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_23_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_23_q,
      almost_full => Control_InPort_FIFO1_23_f(0),
      almost_empty => Control_InPort_FIFO1_23_t(0),
      empty => Control_InPort_FIFO1_23_empty(0),
      q => Control_InPort_FIFO1_23_q
    );
    Control_InPort_FIFO1_23_v <= not Control_InPort_FIFO1_23_empty;
    Control_InPort_FIFO1_23_e <= not Control_InPort_FIFO1_23_t;

	--Control_InPort_WrEnMux1_23(MUX,388)@2
    Control_InPort_WrEnMux1_23_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_23: PROCESS (Control_InPort_WrEnMux1_23_s, Control_InPort_FIFO1_23_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_23_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_23_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_23_q <= Control_InPort_FIFO1_23_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_23_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_23_q_to_Control_Input_WrBk_Mux_Mux1_23_c(DELAY,4225)@2
    ld_Control_InPort_WrEnMux1_23_q_to_Control_Input_WrBk_Mux_Mux1_23_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_23_q, xout => ld_Control_InPort_WrEnMux1_23_q_to_Control_Input_WrBk_Mux_Mux1_23_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_23(MUX,454)@10
    Control_Input_WrBk_Mux_Mux1_23_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_23: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_23_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_23_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_23_q <= ld_Control_InPort_WrEnMux1_23_q_to_Control_Input_WrBk_Mux_Mux1_23_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_23_q <= Control_WrBackPath_Mux5_23_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_23_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_23_re(DUALMEM,1588)@11
    Top_Path_DualMem_23_re_reset0 <= areset;
    Top_Path_DualMem_23_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_23_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_23_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_23_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_23_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_23_q(0),
        aclr0 => Top_Path_DualMem_23_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_23_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_23_re_iq,
        q_a => Top_Path_DualMem_23_re_ir,
        address_a => Top_Path_DualMem_23_re_aa,
        data_a => Top_Path_DualMem_23_re_ia
    );
        Top_Path_DualMem_23_re_q <= Top_Path_DualMem_23_re_iq(31 downto 0);
        Top_Path_DualMem_23_re_r <= Top_Path_DualMem_23_re_ir(31 downto 0);

	--Control_WrBackPath_Mux5_22(MUX,637)@10
    Control_WrBackPath_Mux5_22_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_22: PROCESS (Control_WrBackPath_Mux5_22_s, Control_WrBackPath_WrEnMux_22_q, Control_WrBackPath_WrEnMux_41_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_22_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_22_q <= Control_WrBackPath_WrEnMux_22_q;
                  WHEN "1" => Control_WrBackPath_Mux5_22_q <= Control_WrBackPath_WrEnMux_41_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_22_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WrEnMux_22(MUX,323)@2
    Control_InPort_WrEnMux_22_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_22: PROCESS (Control_InPort_WrEnMux_22_s, Control_InPort_WEnMap_22_q, Control_InPort_WEnMap_41_q)
    BEGIN
            CASE Control_InPort_WrEnMux_22_s IS
                  WHEN "0" => Control_InPort_WrEnMux_22_q <= Control_InPort_WEnMap_22_q;
                  WHEN "1" => Control_InPort_WrEnMux_22_q <= Control_InPort_WEnMap_41_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_22_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_22(FIFO,189)@2
    Control_InPort_FIFO1_22_reset <= areset;

    Control_InPort_FIFO1_22_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_22_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_22_q,
      almost_full => Control_InPort_FIFO1_22_f(0),
      almost_empty => Control_InPort_FIFO1_22_t(0),
      empty => Control_InPort_FIFO1_22_empty(0),
      q => Control_InPort_FIFO1_22_q
    );
    Control_InPort_FIFO1_22_v <= not Control_InPort_FIFO1_22_empty;
    Control_InPort_FIFO1_22_e <= not Control_InPort_FIFO1_22_t;

	--Control_InPort_WrEnMux1_22(MUX,387)@2
    Control_InPort_WrEnMux1_22_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_22: PROCESS (Control_InPort_WrEnMux1_22_s, Control_InPort_FIFO1_22_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_22_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_22_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_22_q <= Control_InPort_FIFO1_22_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_22_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_22_q_to_Control_Input_WrBk_Mux_Mux1_22_c(DELAY,4222)@2
    ld_Control_InPort_WrEnMux1_22_q_to_Control_Input_WrBk_Mux_Mux1_22_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_22_q, xout => ld_Control_InPort_WrEnMux1_22_q_to_Control_Input_WrBk_Mux_Mux1_22_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_22(MUX,453)@10
    Control_Input_WrBk_Mux_Mux1_22_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_22: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_22_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_22_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_22_q <= ld_Control_InPort_WrEnMux1_22_q_to_Control_Input_WrBk_Mux_Mux1_22_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_22_q <= Control_WrBackPath_Mux5_22_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_22_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_22_re(DUALMEM,1586)@11
    Top_Path_DualMem_22_re_reset0 <= areset;
    Top_Path_DualMem_22_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_22_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_22_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_22_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_22_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_22_q(0),
        aclr0 => Top_Path_DualMem_22_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_22_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_22_re_iq,
        q_a => Top_Path_DualMem_22_re_ir,
        address_a => Top_Path_DualMem_22_re_aa,
        data_a => Top_Path_DualMem_22_re_ia
    );
        Top_Path_DualMem_22_re_q <= Top_Path_DualMem_22_re_iq(31 downto 0);
        Top_Path_DualMem_22_re_r <= Top_Path_DualMem_22_re_ir(31 downto 0);

	--Control_WrBackPath_Mux5_21(MUX,636)@10
    Control_WrBackPath_Mux5_21_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_21: PROCESS (Control_WrBackPath_Mux5_21_s, Control_WrBackPath_WrEnMux_21_q, Control_WrBackPath_WrEnMux_42_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_21_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_21_q <= Control_WrBackPath_WrEnMux_21_q;
                  WHEN "1" => Control_WrBackPath_Mux5_21_q <= Control_WrBackPath_WrEnMux_42_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_21_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WrEnMux_21(MUX,322)@2
    Control_InPort_WrEnMux_21_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_21: PROCESS (Control_InPort_WrEnMux_21_s, Control_InPort_WEnMap_21_q, Control_InPort_WEnMap_42_q)
    BEGIN
            CASE Control_InPort_WrEnMux_21_s IS
                  WHEN "0" => Control_InPort_WrEnMux_21_q <= Control_InPort_WEnMap_21_q;
                  WHEN "1" => Control_InPort_WrEnMux_21_q <= Control_InPort_WEnMap_42_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_21_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_21(FIFO,188)@2
    Control_InPort_FIFO1_21_reset <= areset;

    Control_InPort_FIFO1_21_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_21_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_21_q,
      almost_full => Control_InPort_FIFO1_21_f(0),
      almost_empty => Control_InPort_FIFO1_21_t(0),
      empty => Control_InPort_FIFO1_21_empty(0),
      q => Control_InPort_FIFO1_21_q
    );
    Control_InPort_FIFO1_21_v <= not Control_InPort_FIFO1_21_empty;
    Control_InPort_FIFO1_21_e <= not Control_InPort_FIFO1_21_t;

	--Control_InPort_WrEnMux1_21(MUX,386)@2
    Control_InPort_WrEnMux1_21_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_21: PROCESS (Control_InPort_WrEnMux1_21_s, Control_InPort_FIFO1_21_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_21_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_21_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_21_q <= Control_InPort_FIFO1_21_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_21_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_21_q_to_Control_Input_WrBk_Mux_Mux1_21_c(DELAY,4219)@2
    ld_Control_InPort_WrEnMux1_21_q_to_Control_Input_WrBk_Mux_Mux1_21_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_21_q, xout => ld_Control_InPort_WrEnMux1_21_q_to_Control_Input_WrBk_Mux_Mux1_21_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_21(MUX,452)@10
    Control_Input_WrBk_Mux_Mux1_21_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_21: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_21_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_21_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_21_q <= ld_Control_InPort_WrEnMux1_21_q_to_Control_Input_WrBk_Mux_Mux1_21_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_21_q <= Control_WrBackPath_Mux5_21_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_21_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_21_re(DUALMEM,1584)@11
    Top_Path_DualMem_21_re_reset0 <= areset;
    Top_Path_DualMem_21_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_21_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_21_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_21_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_21_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_21_q(0),
        aclr0 => Top_Path_DualMem_21_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_21_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_21_re_iq,
        q_a => Top_Path_DualMem_21_re_ir,
        address_a => Top_Path_DualMem_21_re_aa,
        data_a => Top_Path_DualMem_21_re_ia
    );
        Top_Path_DualMem_21_re_q <= Top_Path_DualMem_21_re_iq(31 downto 0);
        Top_Path_DualMem_21_re_r <= Top_Path_DualMem_21_re_ir(31 downto 0);

	--Control_WrBackPath_Mux5_20(MUX,635)@10
    Control_WrBackPath_Mux5_20_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_20: PROCESS (Control_WrBackPath_Mux5_20_s, Control_WrBackPath_WrEnMux_20_q, Control_WrBackPath_WrEnMux_43_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_20_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_20_q <= Control_WrBackPath_WrEnMux_20_q;
                  WHEN "1" => Control_WrBackPath_Mux5_20_q <= Control_WrBackPath_WrEnMux_43_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_20_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WrEnMux_20(MUX,321)@2
    Control_InPort_WrEnMux_20_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_20: PROCESS (Control_InPort_WrEnMux_20_s, Control_InPort_WEnMap_20_q, Control_InPort_WEnMap_43_q)
    BEGIN
            CASE Control_InPort_WrEnMux_20_s IS
                  WHEN "0" => Control_InPort_WrEnMux_20_q <= Control_InPort_WEnMap_20_q;
                  WHEN "1" => Control_InPort_WrEnMux_20_q <= Control_InPort_WEnMap_43_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_20_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_20(FIFO,187)@2
    Control_InPort_FIFO1_20_reset <= areset;

    Control_InPort_FIFO1_20_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_20_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_20_q,
      almost_full => Control_InPort_FIFO1_20_f(0),
      almost_empty => Control_InPort_FIFO1_20_t(0),
      empty => Control_InPort_FIFO1_20_empty(0),
      q => Control_InPort_FIFO1_20_q
    );
    Control_InPort_FIFO1_20_v <= not Control_InPort_FIFO1_20_empty;
    Control_InPort_FIFO1_20_e <= not Control_InPort_FIFO1_20_t;

	--Control_InPort_WrEnMux1_20(MUX,385)@2
    Control_InPort_WrEnMux1_20_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_20: PROCESS (Control_InPort_WrEnMux1_20_s, Control_InPort_FIFO1_20_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_20_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_20_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_20_q <= Control_InPort_FIFO1_20_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_20_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_20_q_to_Control_Input_WrBk_Mux_Mux1_20_c(DELAY,4216)@2
    ld_Control_InPort_WrEnMux1_20_q_to_Control_Input_WrBk_Mux_Mux1_20_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_20_q, xout => ld_Control_InPort_WrEnMux1_20_q_to_Control_Input_WrBk_Mux_Mux1_20_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_20(MUX,451)@10
    Control_Input_WrBk_Mux_Mux1_20_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_20: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_20_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_20_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_20_q <= ld_Control_InPort_WrEnMux1_20_q_to_Control_Input_WrBk_Mux_Mux1_20_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_20_q <= Control_WrBackPath_Mux5_20_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_20_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_20_re(DUALMEM,1582)@11
    Top_Path_DualMem_20_re_reset0 <= areset;
    Top_Path_DualMem_20_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_20_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_20_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_20_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_20_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_20_q(0),
        aclr0 => Top_Path_DualMem_20_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_20_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_20_re_iq,
        q_a => Top_Path_DualMem_20_re_ir,
        address_a => Top_Path_DualMem_20_re_aa,
        data_a => Top_Path_DualMem_20_re_ia
    );
        Top_Path_DualMem_20_re_q <= Top_Path_DualMem_20_re_iq(31 downto 0);
        Top_Path_DualMem_20_re_r <= Top_Path_DualMem_20_re_ir(31 downto 0);

	--Top_Path_PickAij_Mux_re_msplit_5(MUX,3286)@13
    Top_Path_PickAij_Mux_re_msplit_5_s <= Top_Path_PickAij_Mux_re_selLSBs_b;
    Top_Path_PickAij_Mux_re_msplit_5: PROCESS (Top_Path_PickAij_Mux_re_msplit_5_s, Top_Path_DualMem_20_re_q, Top_Path_DualMem_21_re_q, Top_Path_DualMem_22_re_q, Top_Path_DualMem_23_re_q)
    BEGIN
            CASE Top_Path_PickAij_Mux_re_msplit_5_s IS
                  WHEN "00" => Top_Path_PickAij_Mux_re_msplit_5_q <= Top_Path_DualMem_20_re_q;
                  WHEN "01" => Top_Path_PickAij_Mux_re_msplit_5_q <= Top_Path_DualMem_21_re_q;
                  WHEN "10" => Top_Path_PickAij_Mux_re_msplit_5_q <= Top_Path_DualMem_22_re_q;
                  WHEN "11" => Top_Path_PickAij_Mux_re_msplit_5_q <= Top_Path_DualMem_23_re_q;
                  WHEN OTHERS => Top_Path_PickAij_Mux_re_msplit_5_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_Mux5_19(MUX,634)@10
    Control_WrBackPath_Mux5_19_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_19: PROCESS (Control_WrBackPath_Mux5_19_s, Control_WrBackPath_WrEnMux_19_q, Control_WrBackPath_WrEnMux_44_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_19_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_19_q <= Control_WrBackPath_WrEnMux_19_q;
                  WHEN "1" => Control_WrBackPath_Mux5_19_q <= Control_WrBackPath_WrEnMux_44_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_19_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WrEnMux_19(MUX,320)@2
    Control_InPort_WrEnMux_19_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_19: PROCESS (Control_InPort_WrEnMux_19_s, Control_InPort_WEnMap_19_q, Control_InPort_WEnMap_44_q)
    BEGIN
            CASE Control_InPort_WrEnMux_19_s IS
                  WHEN "0" => Control_InPort_WrEnMux_19_q <= Control_InPort_WEnMap_19_q;
                  WHEN "1" => Control_InPort_WrEnMux_19_q <= Control_InPort_WEnMap_44_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_19_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_19(FIFO,186)@2
    Control_InPort_FIFO1_19_reset <= areset;

    Control_InPort_FIFO1_19_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_19_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_19_q,
      almost_full => Control_InPort_FIFO1_19_f(0),
      almost_empty => Control_InPort_FIFO1_19_t(0),
      empty => Control_InPort_FIFO1_19_empty(0),
      q => Control_InPort_FIFO1_19_q
    );
    Control_InPort_FIFO1_19_v <= not Control_InPort_FIFO1_19_empty;
    Control_InPort_FIFO1_19_e <= not Control_InPort_FIFO1_19_t;

	--Control_InPort_WrEnMux1_19(MUX,384)@2
    Control_InPort_WrEnMux1_19_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_19: PROCESS (Control_InPort_WrEnMux1_19_s, Control_InPort_FIFO1_19_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_19_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_19_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_19_q <= Control_InPort_FIFO1_19_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_19_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_19_q_to_Control_Input_WrBk_Mux_Mux1_19_c(DELAY,4213)@2
    ld_Control_InPort_WrEnMux1_19_q_to_Control_Input_WrBk_Mux_Mux1_19_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_19_q, xout => ld_Control_InPort_WrEnMux1_19_q_to_Control_Input_WrBk_Mux_Mux1_19_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_19(MUX,450)@10
    Control_Input_WrBk_Mux_Mux1_19_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_19: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_19_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_19_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_19_q <= ld_Control_InPort_WrEnMux1_19_q_to_Control_Input_WrBk_Mux_Mux1_19_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_19_q <= Control_WrBackPath_Mux5_19_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_19_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_19_re(DUALMEM,1580)@11
    Top_Path_DualMem_19_re_reset0 <= areset;
    Top_Path_DualMem_19_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_19_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_19_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_19_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_19_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_19_q(0),
        aclr0 => Top_Path_DualMem_19_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_19_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_19_re_iq,
        q_a => Top_Path_DualMem_19_re_ir,
        address_a => Top_Path_DualMem_19_re_aa,
        data_a => Top_Path_DualMem_19_re_ia
    );
        Top_Path_DualMem_19_re_q <= Top_Path_DualMem_19_re_iq(31 downto 0);
        Top_Path_DualMem_19_re_r <= Top_Path_DualMem_19_re_ir(31 downto 0);

	--Control_WrBackPath_Mux5_18(MUX,633)@10
    Control_WrBackPath_Mux5_18_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_18: PROCESS (Control_WrBackPath_Mux5_18_s, Control_WrBackPath_WrEnMux_18_q, Control_WrBackPath_WrEnMux_45_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_18_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_18_q <= Control_WrBackPath_WrEnMux_18_q;
                  WHEN "1" => Control_WrBackPath_Mux5_18_q <= Control_WrBackPath_WrEnMux_45_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_18_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WrEnMux_18(MUX,319)@2
    Control_InPort_WrEnMux_18_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_18: PROCESS (Control_InPort_WrEnMux_18_s, Control_InPort_WEnMap_18_q, Control_InPort_WEnMap_45_q)
    BEGIN
            CASE Control_InPort_WrEnMux_18_s IS
                  WHEN "0" => Control_InPort_WrEnMux_18_q <= Control_InPort_WEnMap_18_q;
                  WHEN "1" => Control_InPort_WrEnMux_18_q <= Control_InPort_WEnMap_45_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_18_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_18(FIFO,185)@2
    Control_InPort_FIFO1_18_reset <= areset;

    Control_InPort_FIFO1_18_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_18_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_18_q,
      almost_full => Control_InPort_FIFO1_18_f(0),
      almost_empty => Control_InPort_FIFO1_18_t(0),
      empty => Control_InPort_FIFO1_18_empty(0),
      q => Control_InPort_FIFO1_18_q
    );
    Control_InPort_FIFO1_18_v <= not Control_InPort_FIFO1_18_empty;
    Control_InPort_FIFO1_18_e <= not Control_InPort_FIFO1_18_t;

	--Control_InPort_WrEnMux1_18(MUX,383)@2
    Control_InPort_WrEnMux1_18_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_18: PROCESS (Control_InPort_WrEnMux1_18_s, Control_InPort_FIFO1_18_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_18_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_18_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_18_q <= Control_InPort_FIFO1_18_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_18_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_18_q_to_Control_Input_WrBk_Mux_Mux1_18_c(DELAY,4210)@2
    ld_Control_InPort_WrEnMux1_18_q_to_Control_Input_WrBk_Mux_Mux1_18_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_18_q, xout => ld_Control_InPort_WrEnMux1_18_q_to_Control_Input_WrBk_Mux_Mux1_18_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_18(MUX,449)@10
    Control_Input_WrBk_Mux_Mux1_18_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_18: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_18_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_18_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_18_q <= ld_Control_InPort_WrEnMux1_18_q_to_Control_Input_WrBk_Mux_Mux1_18_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_18_q <= Control_WrBackPath_Mux5_18_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_18_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_18_re(DUALMEM,1578)@11
    Top_Path_DualMem_18_re_reset0 <= areset;
    Top_Path_DualMem_18_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_18_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_18_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_18_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_18_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_18_q(0),
        aclr0 => Top_Path_DualMem_18_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_18_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_18_re_iq,
        q_a => Top_Path_DualMem_18_re_ir,
        address_a => Top_Path_DualMem_18_re_aa,
        data_a => Top_Path_DualMem_18_re_ia
    );
        Top_Path_DualMem_18_re_q <= Top_Path_DualMem_18_re_iq(31 downto 0);
        Top_Path_DualMem_18_re_r <= Top_Path_DualMem_18_re_ir(31 downto 0);

	--Control_WrBackPath_Mux5_17(MUX,632)@10
    Control_WrBackPath_Mux5_17_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_17: PROCESS (Control_WrBackPath_Mux5_17_s, Control_WrBackPath_WrEnMux_17_q, Control_WrBackPath_WrEnMux_46_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_17_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_17_q <= Control_WrBackPath_WrEnMux_17_q;
                  WHEN "1" => Control_WrBackPath_Mux5_17_q <= Control_WrBackPath_WrEnMux_46_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_17_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WrEnMux_17(MUX,318)@2
    Control_InPort_WrEnMux_17_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_17: PROCESS (Control_InPort_WrEnMux_17_s, Control_InPort_WEnMap_17_q, Control_InPort_WEnMap_46_q)
    BEGIN
            CASE Control_InPort_WrEnMux_17_s IS
                  WHEN "0" => Control_InPort_WrEnMux_17_q <= Control_InPort_WEnMap_17_q;
                  WHEN "1" => Control_InPort_WrEnMux_17_q <= Control_InPort_WEnMap_46_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_17_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_17(FIFO,184)@2
    Control_InPort_FIFO1_17_reset <= areset;

    Control_InPort_FIFO1_17_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_17_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_17_q,
      almost_full => Control_InPort_FIFO1_17_f(0),
      almost_empty => Control_InPort_FIFO1_17_t(0),
      empty => Control_InPort_FIFO1_17_empty(0),
      q => Control_InPort_FIFO1_17_q
    );
    Control_InPort_FIFO1_17_v <= not Control_InPort_FIFO1_17_empty;
    Control_InPort_FIFO1_17_e <= not Control_InPort_FIFO1_17_t;

	--Control_InPort_WrEnMux1_17(MUX,382)@2
    Control_InPort_WrEnMux1_17_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_17: PROCESS (Control_InPort_WrEnMux1_17_s, Control_InPort_FIFO1_17_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_17_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_17_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_17_q <= Control_InPort_FIFO1_17_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_17_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_17_q_to_Control_Input_WrBk_Mux_Mux1_17_c(DELAY,4207)@2
    ld_Control_InPort_WrEnMux1_17_q_to_Control_Input_WrBk_Mux_Mux1_17_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_17_q, xout => ld_Control_InPort_WrEnMux1_17_q_to_Control_Input_WrBk_Mux_Mux1_17_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_17(MUX,448)@10
    Control_Input_WrBk_Mux_Mux1_17_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_17: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_17_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_17_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_17_q <= ld_Control_InPort_WrEnMux1_17_q_to_Control_Input_WrBk_Mux_Mux1_17_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_17_q <= Control_WrBackPath_Mux5_17_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_17_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_17_re(DUALMEM,1576)@11
    Top_Path_DualMem_17_re_reset0 <= areset;
    Top_Path_DualMem_17_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_17_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_17_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_17_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_17_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_17_q(0),
        aclr0 => Top_Path_DualMem_17_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_17_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_17_re_iq,
        q_a => Top_Path_DualMem_17_re_ir,
        address_a => Top_Path_DualMem_17_re_aa,
        data_a => Top_Path_DualMem_17_re_ia
    );
        Top_Path_DualMem_17_re_q <= Top_Path_DualMem_17_re_iq(31 downto 0);
        Top_Path_DualMem_17_re_r <= Top_Path_DualMem_17_re_ir(31 downto 0);

	--Control_WrBackPath_Mux5_16(MUX,631)@10
    Control_WrBackPath_Mux5_16_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_16: PROCESS (Control_WrBackPath_Mux5_16_s, Control_WrBackPath_WrEnMux_16_q, Control_WrBackPath_WrEnMux_47_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_16_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_16_q <= Control_WrBackPath_WrEnMux_16_q;
                  WHEN "1" => Control_WrBackPath_Mux5_16_q <= Control_WrBackPath_WrEnMux_47_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_16_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WrEnMux_16(MUX,317)@2
    Control_InPort_WrEnMux_16_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_16: PROCESS (Control_InPort_WrEnMux_16_s, Control_InPort_WEnMap_16_q, Control_InPort_WEnMap_47_q)
    BEGIN
            CASE Control_InPort_WrEnMux_16_s IS
                  WHEN "0" => Control_InPort_WrEnMux_16_q <= Control_InPort_WEnMap_16_q;
                  WHEN "1" => Control_InPort_WrEnMux_16_q <= Control_InPort_WEnMap_47_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_16_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_16(FIFO,183)@2
    Control_InPort_FIFO1_16_reset <= areset;

    Control_InPort_FIFO1_16_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_16_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_16_q,
      almost_full => Control_InPort_FIFO1_16_f(0),
      almost_empty => Control_InPort_FIFO1_16_t(0),
      empty => Control_InPort_FIFO1_16_empty(0),
      q => Control_InPort_FIFO1_16_q
    );
    Control_InPort_FIFO1_16_v <= not Control_InPort_FIFO1_16_empty;
    Control_InPort_FIFO1_16_e <= not Control_InPort_FIFO1_16_t;

	--Control_InPort_WrEnMux1_16(MUX,381)@2
    Control_InPort_WrEnMux1_16_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_16: PROCESS (Control_InPort_WrEnMux1_16_s, Control_InPort_FIFO1_16_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_16_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_16_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_16_q <= Control_InPort_FIFO1_16_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_16_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_16_q_to_Control_Input_WrBk_Mux_Mux1_16_c(DELAY,4204)@2
    ld_Control_InPort_WrEnMux1_16_q_to_Control_Input_WrBk_Mux_Mux1_16_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_16_q, xout => ld_Control_InPort_WrEnMux1_16_q_to_Control_Input_WrBk_Mux_Mux1_16_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_16(MUX,447)@10
    Control_Input_WrBk_Mux_Mux1_16_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_16: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_16_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_16_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_16_q <= ld_Control_InPort_WrEnMux1_16_q_to_Control_Input_WrBk_Mux_Mux1_16_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_16_q <= Control_WrBackPath_Mux5_16_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_16_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_16_re(DUALMEM,1574)@11
    Top_Path_DualMem_16_re_reset0 <= areset;
    Top_Path_DualMem_16_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_16_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_16_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_16_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_16_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_16_q(0),
        aclr0 => Top_Path_DualMem_16_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_16_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_16_re_iq,
        q_a => Top_Path_DualMem_16_re_ir,
        address_a => Top_Path_DualMem_16_re_aa,
        data_a => Top_Path_DualMem_16_re_ia
    );
        Top_Path_DualMem_16_re_q <= Top_Path_DualMem_16_re_iq(31 downto 0);
        Top_Path_DualMem_16_re_r <= Top_Path_DualMem_16_re_ir(31 downto 0);

	--Top_Path_PickAij_Mux_re_msplit_4(MUX,3285)@13
    Top_Path_PickAij_Mux_re_msplit_4_s <= Top_Path_PickAij_Mux_re_selLSBs_b;
    Top_Path_PickAij_Mux_re_msplit_4: PROCESS (Top_Path_PickAij_Mux_re_msplit_4_s, Top_Path_DualMem_16_re_q, Top_Path_DualMem_17_re_q, Top_Path_DualMem_18_re_q, Top_Path_DualMem_19_re_q)
    BEGIN
            CASE Top_Path_PickAij_Mux_re_msplit_4_s IS
                  WHEN "00" => Top_Path_PickAij_Mux_re_msplit_4_q <= Top_Path_DualMem_16_re_q;
                  WHEN "01" => Top_Path_PickAij_Mux_re_msplit_4_q <= Top_Path_DualMem_17_re_q;
                  WHEN "10" => Top_Path_PickAij_Mux_re_msplit_4_q <= Top_Path_DualMem_18_re_q;
                  WHEN "11" => Top_Path_PickAij_Mux_re_msplit_4_q <= Top_Path_DualMem_19_re_q;
                  WHEN OTHERS => Top_Path_PickAij_Mux_re_msplit_4_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_PickAij_Mux_re_mfinal_msplit_1(MUX,3322)@13
    Top_Path_PickAij_Mux_re_mfinal_msplit_1_s <= Top_Path_PickAij_Mux_re_mfinal_selLSBs_b;
    Top_Path_PickAij_Mux_re_mfinal_msplit_1: PROCESS (Top_Path_PickAij_Mux_re_mfinal_msplit_1_s, Top_Path_PickAij_Mux_re_msplit_4_q, Top_Path_PickAij_Mux_re_msplit_5_q, Top_Path_PickAij_Mux_re_msplit_6_q, Top_Path_PickAij_Mux_re_msplit_7_q)
    BEGIN
            CASE Top_Path_PickAij_Mux_re_mfinal_msplit_1_s IS
                  WHEN "00" => Top_Path_PickAij_Mux_re_mfinal_msplit_1_q <= Top_Path_PickAij_Mux_re_msplit_4_q;
                  WHEN "01" => Top_Path_PickAij_Mux_re_mfinal_msplit_1_q <= Top_Path_PickAij_Mux_re_msplit_5_q;
                  WHEN "10" => Top_Path_PickAij_Mux_re_mfinal_msplit_1_q <= Top_Path_PickAij_Mux_re_msplit_6_q;
                  WHEN "11" => Top_Path_PickAij_Mux_re_mfinal_msplit_1_q <= Top_Path_PickAij_Mux_re_msplit_7_q;
                  WHEN OTHERS => Top_Path_PickAij_Mux_re_mfinal_msplit_1_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_Mux5_15(MUX,630)@10
    Control_WrBackPath_Mux5_15_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_15: PROCESS (Control_WrBackPath_Mux5_15_s, Control_WrBackPath_WrEnMux_15_q, Control_WrBackPath_WrEnMux_48_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_15_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_15_q <= Control_WrBackPath_WrEnMux_15_q;
                  WHEN "1" => Control_WrBackPath_Mux5_15_q <= Control_WrBackPath_WrEnMux_48_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_15_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WrEnMux_15(MUX,316)@2
    Control_InPort_WrEnMux_15_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_15: PROCESS (Control_InPort_WrEnMux_15_s, Control_InPort_WEnMap_15_q, Control_InPort_WEnMap_48_q)
    BEGIN
            CASE Control_InPort_WrEnMux_15_s IS
                  WHEN "0" => Control_InPort_WrEnMux_15_q <= Control_InPort_WEnMap_15_q;
                  WHEN "1" => Control_InPort_WrEnMux_15_q <= Control_InPort_WEnMap_48_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_15_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_15(FIFO,182)@2
    Control_InPort_FIFO1_15_reset <= areset;

    Control_InPort_FIFO1_15_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_15_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_15_q,
      almost_full => Control_InPort_FIFO1_15_f(0),
      almost_empty => Control_InPort_FIFO1_15_t(0),
      empty => Control_InPort_FIFO1_15_empty(0),
      q => Control_InPort_FIFO1_15_q
    );
    Control_InPort_FIFO1_15_v <= not Control_InPort_FIFO1_15_empty;
    Control_InPort_FIFO1_15_e <= not Control_InPort_FIFO1_15_t;

	--Control_InPort_WrEnMux1_15(MUX,380)@2
    Control_InPort_WrEnMux1_15_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_15: PROCESS (Control_InPort_WrEnMux1_15_s, Control_InPort_FIFO1_15_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_15_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_15_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_15_q <= Control_InPort_FIFO1_15_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_15_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_15_q_to_Control_Input_WrBk_Mux_Mux1_15_c(DELAY,4201)@2
    ld_Control_InPort_WrEnMux1_15_q_to_Control_Input_WrBk_Mux_Mux1_15_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_15_q, xout => ld_Control_InPort_WrEnMux1_15_q_to_Control_Input_WrBk_Mux_Mux1_15_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_15(MUX,446)@10
    Control_Input_WrBk_Mux_Mux1_15_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_15: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_15_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_15_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_15_q <= ld_Control_InPort_WrEnMux1_15_q_to_Control_Input_WrBk_Mux_Mux1_15_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_15_q <= Control_WrBackPath_Mux5_15_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_15_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_15_re(DUALMEM,1572)@11
    Top_Path_DualMem_15_re_reset0 <= areset;
    Top_Path_DualMem_15_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_15_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_15_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_15_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_15_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_15_q(0),
        aclr0 => Top_Path_DualMem_15_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_15_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_15_re_iq,
        q_a => Top_Path_DualMem_15_re_ir,
        address_a => Top_Path_DualMem_15_re_aa,
        data_a => Top_Path_DualMem_15_re_ia
    );
        Top_Path_DualMem_15_re_q <= Top_Path_DualMem_15_re_iq(31 downto 0);
        Top_Path_DualMem_15_re_r <= Top_Path_DualMem_15_re_ir(31 downto 0);

	--Control_WrBackPath_Mux5_14(MUX,629)@10
    Control_WrBackPath_Mux5_14_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_14: PROCESS (Control_WrBackPath_Mux5_14_s, Control_WrBackPath_WrEnMux_14_q, Control_WrBackPath_WrEnMux_49_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_14_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_14_q <= Control_WrBackPath_WrEnMux_14_q;
                  WHEN "1" => Control_WrBackPath_Mux5_14_q <= Control_WrBackPath_WrEnMux_49_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_14_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WrEnMux_14(MUX,315)@2
    Control_InPort_WrEnMux_14_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_14: PROCESS (Control_InPort_WrEnMux_14_s, Control_InPort_WEnMap_14_q, Control_InPort_WEnMap_49_q)
    BEGIN
            CASE Control_InPort_WrEnMux_14_s IS
                  WHEN "0" => Control_InPort_WrEnMux_14_q <= Control_InPort_WEnMap_14_q;
                  WHEN "1" => Control_InPort_WrEnMux_14_q <= Control_InPort_WEnMap_49_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_14_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_14(FIFO,181)@2
    Control_InPort_FIFO1_14_reset <= areset;

    Control_InPort_FIFO1_14_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_14_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_14_q,
      almost_full => Control_InPort_FIFO1_14_f(0),
      almost_empty => Control_InPort_FIFO1_14_t(0),
      empty => Control_InPort_FIFO1_14_empty(0),
      q => Control_InPort_FIFO1_14_q
    );
    Control_InPort_FIFO1_14_v <= not Control_InPort_FIFO1_14_empty;
    Control_InPort_FIFO1_14_e <= not Control_InPort_FIFO1_14_t;

	--Control_InPort_WrEnMux1_14(MUX,379)@2
    Control_InPort_WrEnMux1_14_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_14: PROCESS (Control_InPort_WrEnMux1_14_s, Control_InPort_FIFO1_14_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_14_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_14_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_14_q <= Control_InPort_FIFO1_14_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_14_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_14_q_to_Control_Input_WrBk_Mux_Mux1_14_c(DELAY,4198)@2
    ld_Control_InPort_WrEnMux1_14_q_to_Control_Input_WrBk_Mux_Mux1_14_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_14_q, xout => ld_Control_InPort_WrEnMux1_14_q_to_Control_Input_WrBk_Mux_Mux1_14_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_14(MUX,445)@10
    Control_Input_WrBk_Mux_Mux1_14_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_14: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_14_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_14_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_14_q <= ld_Control_InPort_WrEnMux1_14_q_to_Control_Input_WrBk_Mux_Mux1_14_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_14_q <= Control_WrBackPath_Mux5_14_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_14_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_14_re(DUALMEM,1570)@11
    Top_Path_DualMem_14_re_reset0 <= areset;
    Top_Path_DualMem_14_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_14_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_14_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_14_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_14_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_14_q(0),
        aclr0 => Top_Path_DualMem_14_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_14_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_14_re_iq,
        q_a => Top_Path_DualMem_14_re_ir,
        address_a => Top_Path_DualMem_14_re_aa,
        data_a => Top_Path_DualMem_14_re_ia
    );
        Top_Path_DualMem_14_re_q <= Top_Path_DualMem_14_re_iq(31 downto 0);
        Top_Path_DualMem_14_re_r <= Top_Path_DualMem_14_re_ir(31 downto 0);

	--Control_WrBackPath_Mux5_13(MUX,628)@10
    Control_WrBackPath_Mux5_13_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_13: PROCESS (Control_WrBackPath_Mux5_13_s, Control_WrBackPath_WrEnMux_13_q, Control_WrBackPath_WrEnMux_50_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_13_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_13_q <= Control_WrBackPath_WrEnMux_13_q;
                  WHEN "1" => Control_WrBackPath_Mux5_13_q <= Control_WrBackPath_WrEnMux_50_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_13_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WrEnMux_13(MUX,314)@2
    Control_InPort_WrEnMux_13_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_13: PROCESS (Control_InPort_WrEnMux_13_s, Control_InPort_WEnMap_13_q, Control_InPort_WEnMap_50_q)
    BEGIN
            CASE Control_InPort_WrEnMux_13_s IS
                  WHEN "0" => Control_InPort_WrEnMux_13_q <= Control_InPort_WEnMap_13_q;
                  WHEN "1" => Control_InPort_WrEnMux_13_q <= Control_InPort_WEnMap_50_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_13_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_13(FIFO,180)@2
    Control_InPort_FIFO1_13_reset <= areset;

    Control_InPort_FIFO1_13_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_13_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_13_q,
      almost_full => Control_InPort_FIFO1_13_f(0),
      almost_empty => Control_InPort_FIFO1_13_t(0),
      empty => Control_InPort_FIFO1_13_empty(0),
      q => Control_InPort_FIFO1_13_q
    );
    Control_InPort_FIFO1_13_v <= not Control_InPort_FIFO1_13_empty;
    Control_InPort_FIFO1_13_e <= not Control_InPort_FIFO1_13_t;

	--Control_InPort_WrEnMux1_13(MUX,378)@2
    Control_InPort_WrEnMux1_13_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_13: PROCESS (Control_InPort_WrEnMux1_13_s, Control_InPort_FIFO1_13_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_13_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_13_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_13_q <= Control_InPort_FIFO1_13_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_13_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_13_q_to_Control_Input_WrBk_Mux_Mux1_13_c(DELAY,4195)@2
    ld_Control_InPort_WrEnMux1_13_q_to_Control_Input_WrBk_Mux_Mux1_13_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_13_q, xout => ld_Control_InPort_WrEnMux1_13_q_to_Control_Input_WrBk_Mux_Mux1_13_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_13(MUX,444)@10
    Control_Input_WrBk_Mux_Mux1_13_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_13: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_13_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_13_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_13_q <= ld_Control_InPort_WrEnMux1_13_q_to_Control_Input_WrBk_Mux_Mux1_13_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_13_q <= Control_WrBackPath_Mux5_13_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_13_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_13_re(DUALMEM,1568)@11
    Top_Path_DualMem_13_re_reset0 <= areset;
    Top_Path_DualMem_13_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_13_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_13_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_13_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_13_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_13_q(0),
        aclr0 => Top_Path_DualMem_13_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_13_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_13_re_iq,
        q_a => Top_Path_DualMem_13_re_ir,
        address_a => Top_Path_DualMem_13_re_aa,
        data_a => Top_Path_DualMem_13_re_ia
    );
        Top_Path_DualMem_13_re_q <= Top_Path_DualMem_13_re_iq(31 downto 0);
        Top_Path_DualMem_13_re_r <= Top_Path_DualMem_13_re_ir(31 downto 0);

	--Control_WrBackPath_Mux5_12(MUX,627)@10
    Control_WrBackPath_Mux5_12_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_12: PROCESS (Control_WrBackPath_Mux5_12_s, Control_WrBackPath_WrEnMux_12_q, Control_WrBackPath_WrEnMux_51_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_12_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_12_q <= Control_WrBackPath_WrEnMux_12_q;
                  WHEN "1" => Control_WrBackPath_Mux5_12_q <= Control_WrBackPath_WrEnMux_51_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_12_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WrEnMux_12(MUX,313)@2
    Control_InPort_WrEnMux_12_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_12: PROCESS (Control_InPort_WrEnMux_12_s, Control_InPort_WEnMap_12_q, Control_InPort_WEnMap_51_q)
    BEGIN
            CASE Control_InPort_WrEnMux_12_s IS
                  WHEN "0" => Control_InPort_WrEnMux_12_q <= Control_InPort_WEnMap_12_q;
                  WHEN "1" => Control_InPort_WrEnMux_12_q <= Control_InPort_WEnMap_51_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_12_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_12(FIFO,179)@2
    Control_InPort_FIFO1_12_reset <= areset;

    Control_InPort_FIFO1_12_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_12_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_12_q,
      almost_full => Control_InPort_FIFO1_12_f(0),
      almost_empty => Control_InPort_FIFO1_12_t(0),
      empty => Control_InPort_FIFO1_12_empty(0),
      q => Control_InPort_FIFO1_12_q
    );
    Control_InPort_FIFO1_12_v <= not Control_InPort_FIFO1_12_empty;
    Control_InPort_FIFO1_12_e <= not Control_InPort_FIFO1_12_t;

	--Control_InPort_WrEnMux1_12(MUX,377)@2
    Control_InPort_WrEnMux1_12_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_12: PROCESS (Control_InPort_WrEnMux1_12_s, Control_InPort_FIFO1_12_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_12_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_12_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_12_q <= Control_InPort_FIFO1_12_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_12_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_12_q_to_Control_Input_WrBk_Mux_Mux1_12_c(DELAY,4192)@2
    ld_Control_InPort_WrEnMux1_12_q_to_Control_Input_WrBk_Mux_Mux1_12_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_12_q, xout => ld_Control_InPort_WrEnMux1_12_q_to_Control_Input_WrBk_Mux_Mux1_12_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_12(MUX,443)@10
    Control_Input_WrBk_Mux_Mux1_12_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_12: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_12_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_12_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_12_q <= ld_Control_InPort_WrEnMux1_12_q_to_Control_Input_WrBk_Mux_Mux1_12_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_12_q <= Control_WrBackPath_Mux5_12_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_12_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_12_re(DUALMEM,1566)@11
    Top_Path_DualMem_12_re_reset0 <= areset;
    Top_Path_DualMem_12_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_12_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_12_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_12_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_12_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_12_q(0),
        aclr0 => Top_Path_DualMem_12_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_12_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_12_re_iq,
        q_a => Top_Path_DualMem_12_re_ir,
        address_a => Top_Path_DualMem_12_re_aa,
        data_a => Top_Path_DualMem_12_re_ia
    );
        Top_Path_DualMem_12_re_q <= Top_Path_DualMem_12_re_iq(31 downto 0);
        Top_Path_DualMem_12_re_r <= Top_Path_DualMem_12_re_ir(31 downto 0);

	--Top_Path_PickAij_Mux_re_msplit_3(MUX,3284)@13
    Top_Path_PickAij_Mux_re_msplit_3_s <= Top_Path_PickAij_Mux_re_selLSBs_b;
    Top_Path_PickAij_Mux_re_msplit_3: PROCESS (Top_Path_PickAij_Mux_re_msplit_3_s, Top_Path_DualMem_12_re_q, Top_Path_DualMem_13_re_q, Top_Path_DualMem_14_re_q, Top_Path_DualMem_15_re_q)
    BEGIN
            CASE Top_Path_PickAij_Mux_re_msplit_3_s IS
                  WHEN "00" => Top_Path_PickAij_Mux_re_msplit_3_q <= Top_Path_DualMem_12_re_q;
                  WHEN "01" => Top_Path_PickAij_Mux_re_msplit_3_q <= Top_Path_DualMem_13_re_q;
                  WHEN "10" => Top_Path_PickAij_Mux_re_msplit_3_q <= Top_Path_DualMem_14_re_q;
                  WHEN "11" => Top_Path_PickAij_Mux_re_msplit_3_q <= Top_Path_DualMem_15_re_q;
                  WHEN OTHERS => Top_Path_PickAij_Mux_re_msplit_3_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_Mux5_11(MUX,626)@10
    Control_WrBackPath_Mux5_11_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_11: PROCESS (Control_WrBackPath_Mux5_11_s, Control_WrBackPath_WrEnMux_11_q, Control_WrBackPath_WrEnMux_52_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_11_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_11_q <= Control_WrBackPath_WrEnMux_11_q;
                  WHEN "1" => Control_WrBackPath_Mux5_11_q <= Control_WrBackPath_WrEnMux_52_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_11_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WrEnMux_11(MUX,312)@2
    Control_InPort_WrEnMux_11_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_11: PROCESS (Control_InPort_WrEnMux_11_s, Control_InPort_WEnMap_11_q, Control_InPort_WEnMap_52_q)
    BEGIN
            CASE Control_InPort_WrEnMux_11_s IS
                  WHEN "0" => Control_InPort_WrEnMux_11_q <= Control_InPort_WEnMap_11_q;
                  WHEN "1" => Control_InPort_WrEnMux_11_q <= Control_InPort_WEnMap_52_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_11_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_11(FIFO,178)@2
    Control_InPort_FIFO1_11_reset <= areset;

    Control_InPort_FIFO1_11_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_11_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_11_q,
      almost_full => Control_InPort_FIFO1_11_f(0),
      almost_empty => Control_InPort_FIFO1_11_t(0),
      empty => Control_InPort_FIFO1_11_empty(0),
      q => Control_InPort_FIFO1_11_q
    );
    Control_InPort_FIFO1_11_v <= not Control_InPort_FIFO1_11_empty;
    Control_InPort_FIFO1_11_e <= not Control_InPort_FIFO1_11_t;

	--Control_InPort_WrEnMux1_11(MUX,376)@2
    Control_InPort_WrEnMux1_11_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_11: PROCESS (Control_InPort_WrEnMux1_11_s, Control_InPort_FIFO1_11_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_11_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_11_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_11_q <= Control_InPort_FIFO1_11_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_11_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_11_q_to_Control_Input_WrBk_Mux_Mux1_11_c(DELAY,4189)@2
    ld_Control_InPort_WrEnMux1_11_q_to_Control_Input_WrBk_Mux_Mux1_11_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_11_q, xout => ld_Control_InPort_WrEnMux1_11_q_to_Control_Input_WrBk_Mux_Mux1_11_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_11(MUX,442)@10
    Control_Input_WrBk_Mux_Mux1_11_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_11: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_11_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_11_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_11_q <= ld_Control_InPort_WrEnMux1_11_q_to_Control_Input_WrBk_Mux_Mux1_11_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_11_q <= Control_WrBackPath_Mux5_11_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_11_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_11_re(DUALMEM,1564)@11
    Top_Path_DualMem_11_re_reset0 <= areset;
    Top_Path_DualMem_11_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_11_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_11_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_11_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_11_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_11_q(0),
        aclr0 => Top_Path_DualMem_11_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_11_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_11_re_iq,
        q_a => Top_Path_DualMem_11_re_ir,
        address_a => Top_Path_DualMem_11_re_aa,
        data_a => Top_Path_DualMem_11_re_ia
    );
        Top_Path_DualMem_11_re_q <= Top_Path_DualMem_11_re_iq(31 downto 0);
        Top_Path_DualMem_11_re_r <= Top_Path_DualMem_11_re_ir(31 downto 0);

	--Control_WrBackPath_Mux5_10(MUX,625)@10
    Control_WrBackPath_Mux5_10_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_10: PROCESS (Control_WrBackPath_Mux5_10_s, Control_WrBackPath_WrEnMux_10_q, Control_WrBackPath_WrEnMux_53_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_10_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_10_q <= Control_WrBackPath_WrEnMux_10_q;
                  WHEN "1" => Control_WrBackPath_Mux5_10_q <= Control_WrBackPath_WrEnMux_53_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_10_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WrEnMux_10(MUX,311)@2
    Control_InPort_WrEnMux_10_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_10: PROCESS (Control_InPort_WrEnMux_10_s, Control_InPort_WEnMap_10_q, Control_InPort_WEnMap_53_q)
    BEGIN
            CASE Control_InPort_WrEnMux_10_s IS
                  WHEN "0" => Control_InPort_WrEnMux_10_q <= Control_InPort_WEnMap_10_q;
                  WHEN "1" => Control_InPort_WrEnMux_10_q <= Control_InPort_WEnMap_53_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_10_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_10(FIFO,177)@2
    Control_InPort_FIFO1_10_reset <= areset;

    Control_InPort_FIFO1_10_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_10_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_10_q,
      almost_full => Control_InPort_FIFO1_10_f(0),
      almost_empty => Control_InPort_FIFO1_10_t(0),
      empty => Control_InPort_FIFO1_10_empty(0),
      q => Control_InPort_FIFO1_10_q
    );
    Control_InPort_FIFO1_10_v <= not Control_InPort_FIFO1_10_empty;
    Control_InPort_FIFO1_10_e <= not Control_InPort_FIFO1_10_t;

	--Control_InPort_WrEnMux1_10(MUX,375)@2
    Control_InPort_WrEnMux1_10_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_10: PROCESS (Control_InPort_WrEnMux1_10_s, Control_InPort_FIFO1_10_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_10_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_10_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_10_q <= Control_InPort_FIFO1_10_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_10_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_10_q_to_Control_Input_WrBk_Mux_Mux1_10_c(DELAY,4186)@2
    ld_Control_InPort_WrEnMux1_10_q_to_Control_Input_WrBk_Mux_Mux1_10_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_10_q, xout => ld_Control_InPort_WrEnMux1_10_q_to_Control_Input_WrBk_Mux_Mux1_10_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_10(MUX,441)@10
    Control_Input_WrBk_Mux_Mux1_10_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_10: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_10_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_10_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_10_q <= ld_Control_InPort_WrEnMux1_10_q_to_Control_Input_WrBk_Mux_Mux1_10_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_10_q <= Control_WrBackPath_Mux5_10_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_10_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_10_re(DUALMEM,1562)@11
    Top_Path_DualMem_10_re_reset0 <= areset;
    Top_Path_DualMem_10_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_10_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_10_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_10_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_10_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_10_q(0),
        aclr0 => Top_Path_DualMem_10_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_10_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_10_re_iq,
        q_a => Top_Path_DualMem_10_re_ir,
        address_a => Top_Path_DualMem_10_re_aa,
        data_a => Top_Path_DualMem_10_re_ia
    );
        Top_Path_DualMem_10_re_q <= Top_Path_DualMem_10_re_iq(31 downto 0);
        Top_Path_DualMem_10_re_r <= Top_Path_DualMem_10_re_ir(31 downto 0);

	--Control_WrBackPath_Mux5_9(MUX,624)@10
    Control_WrBackPath_Mux5_9_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_9: PROCESS (Control_WrBackPath_Mux5_9_s, Control_WrBackPath_WrEnMux_9_q, Control_WrBackPath_WrEnMux_54_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_9_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_9_q <= Control_WrBackPath_WrEnMux_9_q;
                  WHEN "1" => Control_WrBackPath_Mux5_9_q <= Control_WrBackPath_WrEnMux_54_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_9_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WrEnMux_9(MUX,310)@2
    Control_InPort_WrEnMux_9_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_9: PROCESS (Control_InPort_WrEnMux_9_s, Control_InPort_WEnMap_9_q, Control_InPort_WEnMap_54_q)
    BEGIN
            CASE Control_InPort_WrEnMux_9_s IS
                  WHEN "0" => Control_InPort_WrEnMux_9_q <= Control_InPort_WEnMap_9_q;
                  WHEN "1" => Control_InPort_WrEnMux_9_q <= Control_InPort_WEnMap_54_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_9_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_9(FIFO,176)@2
    Control_InPort_FIFO1_9_reset <= areset;

    Control_InPort_FIFO1_9_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_9_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_9_q,
      almost_full => Control_InPort_FIFO1_9_f(0),
      almost_empty => Control_InPort_FIFO1_9_t(0),
      empty => Control_InPort_FIFO1_9_empty(0),
      q => Control_InPort_FIFO1_9_q
    );
    Control_InPort_FIFO1_9_v <= not Control_InPort_FIFO1_9_empty;
    Control_InPort_FIFO1_9_e <= not Control_InPort_FIFO1_9_t;

	--Control_InPort_WrEnMux1_9(MUX,374)@2
    Control_InPort_WrEnMux1_9_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_9: PROCESS (Control_InPort_WrEnMux1_9_s, Control_InPort_FIFO1_9_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_9_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_9_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_9_q <= Control_InPort_FIFO1_9_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_9_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_9_q_to_Control_Input_WrBk_Mux_Mux1_9_c(DELAY,4183)@2
    ld_Control_InPort_WrEnMux1_9_q_to_Control_Input_WrBk_Mux_Mux1_9_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_9_q, xout => ld_Control_InPort_WrEnMux1_9_q_to_Control_Input_WrBk_Mux_Mux1_9_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_9(MUX,440)@10
    Control_Input_WrBk_Mux_Mux1_9_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_9_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_9_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_9_q <= ld_Control_InPort_WrEnMux1_9_q_to_Control_Input_WrBk_Mux_Mux1_9_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_9_q <= Control_WrBackPath_Mux5_9_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_9_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_9_re(DUALMEM,1560)@11
    Top_Path_DualMem_9_re_reset0 <= areset;
    Top_Path_DualMem_9_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_9_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_9_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_9_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_9_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_9_q(0),
        aclr0 => Top_Path_DualMem_9_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_9_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_9_re_iq,
        q_a => Top_Path_DualMem_9_re_ir,
        address_a => Top_Path_DualMem_9_re_aa,
        data_a => Top_Path_DualMem_9_re_ia
    );
        Top_Path_DualMem_9_re_q <= Top_Path_DualMem_9_re_iq(31 downto 0);
        Top_Path_DualMem_9_re_r <= Top_Path_DualMem_9_re_ir(31 downto 0);

	--Control_WrBackPath_Mux5_8(MUX,623)@10
    Control_WrBackPath_Mux5_8_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_8: PROCESS (Control_WrBackPath_Mux5_8_s, Control_WrBackPath_WrEnMux_8_q, Control_WrBackPath_WrEnMux_55_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_8_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_8_q <= Control_WrBackPath_WrEnMux_8_q;
                  WHEN "1" => Control_WrBackPath_Mux5_8_q <= Control_WrBackPath_WrEnMux_55_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_8_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WrEnMux_8(MUX,309)@2
    Control_InPort_WrEnMux_8_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_8: PROCESS (Control_InPort_WrEnMux_8_s, Control_InPort_WEnMap_8_q, Control_InPort_WEnMap_55_q)
    BEGIN
            CASE Control_InPort_WrEnMux_8_s IS
                  WHEN "0" => Control_InPort_WrEnMux_8_q <= Control_InPort_WEnMap_8_q;
                  WHEN "1" => Control_InPort_WrEnMux_8_q <= Control_InPort_WEnMap_55_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_8_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_8(FIFO,175)@2
    Control_InPort_FIFO1_8_reset <= areset;

    Control_InPort_FIFO1_8_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_8_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_8_q,
      almost_full => Control_InPort_FIFO1_8_f(0),
      almost_empty => Control_InPort_FIFO1_8_t(0),
      empty => Control_InPort_FIFO1_8_empty(0),
      q => Control_InPort_FIFO1_8_q
    );
    Control_InPort_FIFO1_8_v <= not Control_InPort_FIFO1_8_empty;
    Control_InPort_FIFO1_8_e <= not Control_InPort_FIFO1_8_t;

	--Control_InPort_WrEnMux1_8(MUX,373)@2
    Control_InPort_WrEnMux1_8_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_8: PROCESS (Control_InPort_WrEnMux1_8_s, Control_InPort_FIFO1_8_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_8_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_8_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_8_q <= Control_InPort_FIFO1_8_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_8_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_8_q_to_Control_Input_WrBk_Mux_Mux1_8_c(DELAY,4180)@2
    ld_Control_InPort_WrEnMux1_8_q_to_Control_Input_WrBk_Mux_Mux1_8_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_8_q, xout => ld_Control_InPort_WrEnMux1_8_q_to_Control_Input_WrBk_Mux_Mux1_8_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_8(MUX,439)@10
    Control_Input_WrBk_Mux_Mux1_8_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_8: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_8_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_8_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_8_q <= ld_Control_InPort_WrEnMux1_8_q_to_Control_Input_WrBk_Mux_Mux1_8_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_8_q <= Control_WrBackPath_Mux5_8_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_8_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_8_re(DUALMEM,1558)@11
    Top_Path_DualMem_8_re_reset0 <= areset;
    Top_Path_DualMem_8_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_8_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_8_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_8_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_8_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_8_q(0),
        aclr0 => Top_Path_DualMem_8_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_8_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_8_re_iq,
        q_a => Top_Path_DualMem_8_re_ir,
        address_a => Top_Path_DualMem_8_re_aa,
        data_a => Top_Path_DualMem_8_re_ia
    );
        Top_Path_DualMem_8_re_q <= Top_Path_DualMem_8_re_iq(31 downto 0);
        Top_Path_DualMem_8_re_r <= Top_Path_DualMem_8_re_ir(31 downto 0);

	--Top_Path_PickAij_Mux_re_msplit_2(MUX,3283)@13
    Top_Path_PickAij_Mux_re_msplit_2_s <= Top_Path_PickAij_Mux_re_selLSBs_b;
    Top_Path_PickAij_Mux_re_msplit_2: PROCESS (Top_Path_PickAij_Mux_re_msplit_2_s, Top_Path_DualMem_8_re_q, Top_Path_DualMem_9_re_q, Top_Path_DualMem_10_re_q, Top_Path_DualMem_11_re_q)
    BEGIN
            CASE Top_Path_PickAij_Mux_re_msplit_2_s IS
                  WHEN "00" => Top_Path_PickAij_Mux_re_msplit_2_q <= Top_Path_DualMem_8_re_q;
                  WHEN "01" => Top_Path_PickAij_Mux_re_msplit_2_q <= Top_Path_DualMem_9_re_q;
                  WHEN "10" => Top_Path_PickAij_Mux_re_msplit_2_q <= Top_Path_DualMem_10_re_q;
                  WHEN "11" => Top_Path_PickAij_Mux_re_msplit_2_q <= Top_Path_DualMem_11_re_q;
                  WHEN OTHERS => Top_Path_PickAij_Mux_re_msplit_2_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_Mux5_7(MUX,622)@10
    Control_WrBackPath_Mux5_7_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_7: PROCESS (Control_WrBackPath_Mux5_7_s, Control_WrBackPath_WrEnMux_7_q, Control_WrBackPath_WrEnMux_56_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_7_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_7_q <= Control_WrBackPath_WrEnMux_7_q;
                  WHEN "1" => Control_WrBackPath_Mux5_7_q <= Control_WrBackPath_WrEnMux_56_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_7_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WrEnMux_7(MUX,308)@2
    Control_InPort_WrEnMux_7_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_7: PROCESS (Control_InPort_WrEnMux_7_s, Control_InPort_WEnMap_7_q, Control_InPort_WEnMap_56_q)
    BEGIN
            CASE Control_InPort_WrEnMux_7_s IS
                  WHEN "0" => Control_InPort_WrEnMux_7_q <= Control_InPort_WEnMap_7_q;
                  WHEN "1" => Control_InPort_WrEnMux_7_q <= Control_InPort_WEnMap_56_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_7_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_7(FIFO,174)@2
    Control_InPort_FIFO1_7_reset <= areset;

    Control_InPort_FIFO1_7_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_7_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_7_q,
      almost_full => Control_InPort_FIFO1_7_f(0),
      almost_empty => Control_InPort_FIFO1_7_t(0),
      empty => Control_InPort_FIFO1_7_empty(0),
      q => Control_InPort_FIFO1_7_q
    );
    Control_InPort_FIFO1_7_v <= not Control_InPort_FIFO1_7_empty;
    Control_InPort_FIFO1_7_e <= not Control_InPort_FIFO1_7_t;

	--Control_InPort_WrEnMux1_7(MUX,372)@2
    Control_InPort_WrEnMux1_7_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_7: PROCESS (Control_InPort_WrEnMux1_7_s, Control_InPort_FIFO1_7_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_7_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_7_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_7_q <= Control_InPort_FIFO1_7_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_7_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_7_q_to_Control_Input_WrBk_Mux_Mux1_7_c(DELAY,4177)@2
    ld_Control_InPort_WrEnMux1_7_q_to_Control_Input_WrBk_Mux_Mux1_7_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_7_q, xout => ld_Control_InPort_WrEnMux1_7_q_to_Control_Input_WrBk_Mux_Mux1_7_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_7(MUX,438)@10
    Control_Input_WrBk_Mux_Mux1_7_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_7: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_7_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_7_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_7_q <= ld_Control_InPort_WrEnMux1_7_q_to_Control_Input_WrBk_Mux_Mux1_7_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_7_q <= Control_WrBackPath_Mux5_7_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_7_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_7_re(DUALMEM,1556)@11
    Top_Path_DualMem_7_re_reset0 <= areset;
    Top_Path_DualMem_7_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_7_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_7_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_7_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_7_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_7_q(0),
        aclr0 => Top_Path_DualMem_7_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_7_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_7_re_iq,
        q_a => Top_Path_DualMem_7_re_ir,
        address_a => Top_Path_DualMem_7_re_aa,
        data_a => Top_Path_DualMem_7_re_ia
    );
        Top_Path_DualMem_7_re_q <= Top_Path_DualMem_7_re_iq(31 downto 0);
        Top_Path_DualMem_7_re_r <= Top_Path_DualMem_7_re_ir(31 downto 0);

	--Control_WrBackPath_Mux5_6(MUX,621)@10
    Control_WrBackPath_Mux5_6_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_6: PROCESS (Control_WrBackPath_Mux5_6_s, Control_WrBackPath_WrEnMux_6_q, Control_WrBackPath_WrEnMux_57_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_6_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_6_q <= Control_WrBackPath_WrEnMux_6_q;
                  WHEN "1" => Control_WrBackPath_Mux5_6_q <= Control_WrBackPath_WrEnMux_57_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_6_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WrEnMux_6(MUX,307)@2
    Control_InPort_WrEnMux_6_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_6: PROCESS (Control_InPort_WrEnMux_6_s, Control_InPort_WEnMap_6_q, Control_InPort_WEnMap_57_q)
    BEGIN
            CASE Control_InPort_WrEnMux_6_s IS
                  WHEN "0" => Control_InPort_WrEnMux_6_q <= Control_InPort_WEnMap_6_q;
                  WHEN "1" => Control_InPort_WrEnMux_6_q <= Control_InPort_WEnMap_57_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_6_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_6(FIFO,173)@2
    Control_InPort_FIFO1_6_reset <= areset;

    Control_InPort_FIFO1_6_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_6_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_6_q,
      almost_full => Control_InPort_FIFO1_6_f(0),
      almost_empty => Control_InPort_FIFO1_6_t(0),
      empty => Control_InPort_FIFO1_6_empty(0),
      q => Control_InPort_FIFO1_6_q
    );
    Control_InPort_FIFO1_6_v <= not Control_InPort_FIFO1_6_empty;
    Control_InPort_FIFO1_6_e <= not Control_InPort_FIFO1_6_t;

	--Control_InPort_WrEnMux1_6(MUX,371)@2
    Control_InPort_WrEnMux1_6_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_6: PROCESS (Control_InPort_WrEnMux1_6_s, Control_InPort_FIFO1_6_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_6_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_6_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_6_q <= Control_InPort_FIFO1_6_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_6_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_6_q_to_Control_Input_WrBk_Mux_Mux1_6_c(DELAY,4174)@2
    ld_Control_InPort_WrEnMux1_6_q_to_Control_Input_WrBk_Mux_Mux1_6_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_6_q, xout => ld_Control_InPort_WrEnMux1_6_q_to_Control_Input_WrBk_Mux_Mux1_6_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_6(MUX,437)@10
    Control_Input_WrBk_Mux_Mux1_6_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_6_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_6_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_6_q <= ld_Control_InPort_WrEnMux1_6_q_to_Control_Input_WrBk_Mux_Mux1_6_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_6_q <= Control_WrBackPath_Mux5_6_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_6_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_6_re(DUALMEM,1554)@11
    Top_Path_DualMem_6_re_reset0 <= areset;
    Top_Path_DualMem_6_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_6_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_6_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_6_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_6_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_6_q(0),
        aclr0 => Top_Path_DualMem_6_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_6_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_6_re_iq,
        q_a => Top_Path_DualMem_6_re_ir,
        address_a => Top_Path_DualMem_6_re_aa,
        data_a => Top_Path_DualMem_6_re_ia
    );
        Top_Path_DualMem_6_re_q <= Top_Path_DualMem_6_re_iq(31 downto 0);
        Top_Path_DualMem_6_re_r <= Top_Path_DualMem_6_re_ir(31 downto 0);

	--Control_WrBackPath_Mux5_5(MUX,620)@10
    Control_WrBackPath_Mux5_5_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_5: PROCESS (Control_WrBackPath_Mux5_5_s, Control_WrBackPath_WrEnMux_5_q, Control_WrBackPath_WrEnMux_58_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_5_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_5_q <= Control_WrBackPath_WrEnMux_5_q;
                  WHEN "1" => Control_WrBackPath_Mux5_5_q <= Control_WrBackPath_WrEnMux_58_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_5_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WrEnMux_5(MUX,306)@2
    Control_InPort_WrEnMux_5_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_5: PROCESS (Control_InPort_WrEnMux_5_s, Control_InPort_WEnMap_5_q, Control_InPort_WEnMap_58_q)
    BEGIN
            CASE Control_InPort_WrEnMux_5_s IS
                  WHEN "0" => Control_InPort_WrEnMux_5_q <= Control_InPort_WEnMap_5_q;
                  WHEN "1" => Control_InPort_WrEnMux_5_q <= Control_InPort_WEnMap_58_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_5_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_5(FIFO,172)@2
    Control_InPort_FIFO1_5_reset <= areset;

    Control_InPort_FIFO1_5_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_5_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_5_q,
      almost_full => Control_InPort_FIFO1_5_f(0),
      almost_empty => Control_InPort_FIFO1_5_t(0),
      empty => Control_InPort_FIFO1_5_empty(0),
      q => Control_InPort_FIFO1_5_q
    );
    Control_InPort_FIFO1_5_v <= not Control_InPort_FIFO1_5_empty;
    Control_InPort_FIFO1_5_e <= not Control_InPort_FIFO1_5_t;

	--Control_InPort_WrEnMux1_5(MUX,370)@2
    Control_InPort_WrEnMux1_5_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_5: PROCESS (Control_InPort_WrEnMux1_5_s, Control_InPort_FIFO1_5_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_5_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_5_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_5_q <= Control_InPort_FIFO1_5_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_5_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_5_q_to_Control_Input_WrBk_Mux_Mux1_5_c(DELAY,4171)@2
    ld_Control_InPort_WrEnMux1_5_q_to_Control_Input_WrBk_Mux_Mux1_5_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_5_q, xout => ld_Control_InPort_WrEnMux1_5_q_to_Control_Input_WrBk_Mux_Mux1_5_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_5(MUX,436)@10
    Control_Input_WrBk_Mux_Mux1_5_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_5: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_5_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_5_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_5_q <= ld_Control_InPort_WrEnMux1_5_q_to_Control_Input_WrBk_Mux_Mux1_5_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_5_q <= Control_WrBackPath_Mux5_5_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_5_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_5_re(DUALMEM,1552)@11
    Top_Path_DualMem_5_re_reset0 <= areset;
    Top_Path_DualMem_5_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_5_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_5_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_5_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_5_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_5_q(0),
        aclr0 => Top_Path_DualMem_5_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_5_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_5_re_iq,
        q_a => Top_Path_DualMem_5_re_ir,
        address_a => Top_Path_DualMem_5_re_aa,
        data_a => Top_Path_DualMem_5_re_ia
    );
        Top_Path_DualMem_5_re_q <= Top_Path_DualMem_5_re_iq(31 downto 0);
        Top_Path_DualMem_5_re_r <= Top_Path_DualMem_5_re_ir(31 downto 0);

	--Control_WrBackPath_Mux5_4(MUX,619)@10
    Control_WrBackPath_Mux5_4_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_4: PROCESS (Control_WrBackPath_Mux5_4_s, Control_WrBackPath_WrEnMux_4_q, Control_WrBackPath_WrEnMux_59_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_4_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_4_q <= Control_WrBackPath_WrEnMux_4_q;
                  WHEN "1" => Control_WrBackPath_Mux5_4_q <= Control_WrBackPath_WrEnMux_59_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_4_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WrEnMux_4(MUX,305)@2
    Control_InPort_WrEnMux_4_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_4: PROCESS (Control_InPort_WrEnMux_4_s, Control_InPort_WEnMap_4_q, Control_InPort_WEnMap_59_q)
    BEGIN
            CASE Control_InPort_WrEnMux_4_s IS
                  WHEN "0" => Control_InPort_WrEnMux_4_q <= Control_InPort_WEnMap_4_q;
                  WHEN "1" => Control_InPort_WrEnMux_4_q <= Control_InPort_WEnMap_59_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_4_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_4(FIFO,171)@2
    Control_InPort_FIFO1_4_reset <= areset;

    Control_InPort_FIFO1_4_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_4_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_4_q,
      almost_full => Control_InPort_FIFO1_4_f(0),
      almost_empty => Control_InPort_FIFO1_4_t(0),
      empty => Control_InPort_FIFO1_4_empty(0),
      q => Control_InPort_FIFO1_4_q
    );
    Control_InPort_FIFO1_4_v <= not Control_InPort_FIFO1_4_empty;
    Control_InPort_FIFO1_4_e <= not Control_InPort_FIFO1_4_t;

	--Control_InPort_WrEnMux1_4(MUX,369)@2
    Control_InPort_WrEnMux1_4_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_4: PROCESS (Control_InPort_WrEnMux1_4_s, Control_InPort_FIFO1_4_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_4_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_4_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_4_q <= Control_InPort_FIFO1_4_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_4_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_4_q_to_Control_Input_WrBk_Mux_Mux1_4_c(DELAY,4168)@2
    ld_Control_InPort_WrEnMux1_4_q_to_Control_Input_WrBk_Mux_Mux1_4_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_4_q, xout => ld_Control_InPort_WrEnMux1_4_q_to_Control_Input_WrBk_Mux_Mux1_4_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_4(MUX,435)@10
    Control_Input_WrBk_Mux_Mux1_4_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_4_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_4_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_4_q <= ld_Control_InPort_WrEnMux1_4_q_to_Control_Input_WrBk_Mux_Mux1_4_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_4_q <= Control_WrBackPath_Mux5_4_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_4_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_4_re(DUALMEM,1550)@11
    Top_Path_DualMem_4_re_reset0 <= areset;
    Top_Path_DualMem_4_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_4_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_4_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_4_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_4_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_4_q(0),
        aclr0 => Top_Path_DualMem_4_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_4_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_4_re_iq,
        q_a => Top_Path_DualMem_4_re_ir,
        address_a => Top_Path_DualMem_4_re_aa,
        data_a => Top_Path_DualMem_4_re_ia
    );
        Top_Path_DualMem_4_re_q <= Top_Path_DualMem_4_re_iq(31 downto 0);
        Top_Path_DualMem_4_re_r <= Top_Path_DualMem_4_re_ir(31 downto 0);

	--Top_Path_PickAij_Mux_re_msplit_1(MUX,3282)@13
    Top_Path_PickAij_Mux_re_msplit_1_s <= Top_Path_PickAij_Mux_re_selLSBs_b;
    Top_Path_PickAij_Mux_re_msplit_1: PROCESS (Top_Path_PickAij_Mux_re_msplit_1_s, Top_Path_DualMem_4_re_q, Top_Path_DualMem_5_re_q, Top_Path_DualMem_6_re_q, Top_Path_DualMem_7_re_q)
    BEGIN
            CASE Top_Path_PickAij_Mux_re_msplit_1_s IS
                  WHEN "00" => Top_Path_PickAij_Mux_re_msplit_1_q <= Top_Path_DualMem_4_re_q;
                  WHEN "01" => Top_Path_PickAij_Mux_re_msplit_1_q <= Top_Path_DualMem_5_re_q;
                  WHEN "10" => Top_Path_PickAij_Mux_re_msplit_1_q <= Top_Path_DualMem_6_re_q;
                  WHEN "11" => Top_Path_PickAij_Mux_re_msplit_1_q <= Top_Path_DualMem_7_re_q;
                  WHEN OTHERS => Top_Path_PickAij_Mux_re_msplit_1_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_Mux5_3(MUX,618)@10
    Control_WrBackPath_Mux5_3_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_3: PROCESS (Control_WrBackPath_Mux5_3_s, Control_WrBackPath_WrEnMux_3_q, Control_WrBackPath_WrEnMux_60_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_3_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_3_q <= Control_WrBackPath_WrEnMux_3_q;
                  WHEN "1" => Control_WrBackPath_Mux5_3_q <= Control_WrBackPath_WrEnMux_60_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_3_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WrEnMux_3(MUX,304)@2
    Control_InPort_WrEnMux_3_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_3: PROCESS (Control_InPort_WrEnMux_3_s, Control_InPort_WEnMap_3_q, Control_InPort_WEnMap_60_q)
    BEGIN
            CASE Control_InPort_WrEnMux_3_s IS
                  WHEN "0" => Control_InPort_WrEnMux_3_q <= Control_InPort_WEnMap_3_q;
                  WHEN "1" => Control_InPort_WrEnMux_3_q <= Control_InPort_WEnMap_60_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_3_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_3(FIFO,170)@2
    Control_InPort_FIFO1_3_reset <= areset;

    Control_InPort_FIFO1_3_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_3_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_3_q,
      almost_full => Control_InPort_FIFO1_3_f(0),
      almost_empty => Control_InPort_FIFO1_3_t(0),
      empty => Control_InPort_FIFO1_3_empty(0),
      q => Control_InPort_FIFO1_3_q
    );
    Control_InPort_FIFO1_3_v <= not Control_InPort_FIFO1_3_empty;
    Control_InPort_FIFO1_3_e <= not Control_InPort_FIFO1_3_t;

	--Control_InPort_WrEnMux1_3(MUX,368)@2
    Control_InPort_WrEnMux1_3_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_3: PROCESS (Control_InPort_WrEnMux1_3_s, Control_InPort_FIFO1_3_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_3_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_3_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_3_q <= Control_InPort_FIFO1_3_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_3_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_3_q_to_Control_Input_WrBk_Mux_Mux1_3_c(DELAY,4165)@2
    ld_Control_InPort_WrEnMux1_3_q_to_Control_Input_WrBk_Mux_Mux1_3_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_3_q, xout => ld_Control_InPort_WrEnMux1_3_q_to_Control_Input_WrBk_Mux_Mux1_3_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_3(MUX,434)@10
    Control_Input_WrBk_Mux_Mux1_3_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_3_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_3_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_3_q <= ld_Control_InPort_WrEnMux1_3_q_to_Control_Input_WrBk_Mux_Mux1_3_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_3_q <= Control_WrBackPath_Mux5_3_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_3_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_3_re(DUALMEM,1548)@11
    Top_Path_DualMem_3_re_reset0 <= areset;
    Top_Path_DualMem_3_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_3_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_3_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_3_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_3_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_3_q(0),
        aclr0 => Top_Path_DualMem_3_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_3_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_3_re_iq,
        q_a => Top_Path_DualMem_3_re_ir,
        address_a => Top_Path_DualMem_3_re_aa,
        data_a => Top_Path_DualMem_3_re_ia
    );
        Top_Path_DualMem_3_re_q <= Top_Path_DualMem_3_re_iq(31 downto 0);
        Top_Path_DualMem_3_re_r <= Top_Path_DualMem_3_re_ir(31 downto 0);

	--Control_WrBackPath_Mux5_2(MUX,617)@10
    Control_WrBackPath_Mux5_2_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_2: PROCESS (Control_WrBackPath_Mux5_2_s, Control_WrBackPath_WrEnMux_2_q, Control_WrBackPath_WrEnMux_61_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_2_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_2_q <= Control_WrBackPath_WrEnMux_2_q;
                  WHEN "1" => Control_WrBackPath_Mux5_2_q <= Control_WrBackPath_WrEnMux_61_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_2_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WrEnMux_2(MUX,303)@2
    Control_InPort_WrEnMux_2_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_2: PROCESS (Control_InPort_WrEnMux_2_s, Control_InPort_WEnMap_2_q, Control_InPort_WEnMap_61_q)
    BEGIN
            CASE Control_InPort_WrEnMux_2_s IS
                  WHEN "0" => Control_InPort_WrEnMux_2_q <= Control_InPort_WEnMap_2_q;
                  WHEN "1" => Control_InPort_WrEnMux_2_q <= Control_InPort_WEnMap_61_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_2_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_2(FIFO,169)@2
    Control_InPort_FIFO1_2_reset <= areset;

    Control_InPort_FIFO1_2_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_2_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_2_q,
      almost_full => Control_InPort_FIFO1_2_f(0),
      almost_empty => Control_InPort_FIFO1_2_t(0),
      empty => Control_InPort_FIFO1_2_empty(0),
      q => Control_InPort_FIFO1_2_q
    );
    Control_InPort_FIFO1_2_v <= not Control_InPort_FIFO1_2_empty;
    Control_InPort_FIFO1_2_e <= not Control_InPort_FIFO1_2_t;

	--Control_InPort_WrEnMux1_2(MUX,367)@2
    Control_InPort_WrEnMux1_2_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_2: PROCESS (Control_InPort_WrEnMux1_2_s, Control_InPort_FIFO1_2_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_2_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_2_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_2_q <= Control_InPort_FIFO1_2_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_2_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_2_q_to_Control_Input_WrBk_Mux_Mux1_2_c(DELAY,4162)@2
    ld_Control_InPort_WrEnMux1_2_q_to_Control_Input_WrBk_Mux_Mux1_2_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_2_q, xout => ld_Control_InPort_WrEnMux1_2_q_to_Control_Input_WrBk_Mux_Mux1_2_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_2(MUX,433)@10
    Control_Input_WrBk_Mux_Mux1_2_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_2_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_2_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_2_q <= ld_Control_InPort_WrEnMux1_2_q_to_Control_Input_WrBk_Mux_Mux1_2_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_2_q <= Control_WrBackPath_Mux5_2_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_2_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_2_re(DUALMEM,1546)@11
    Top_Path_DualMem_2_re_reset0 <= areset;
    Top_Path_DualMem_2_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_2_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_2_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_2_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_2_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_2_q(0),
        aclr0 => Top_Path_DualMem_2_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_2_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_2_re_iq,
        q_a => Top_Path_DualMem_2_re_ir,
        address_a => Top_Path_DualMem_2_re_aa,
        data_a => Top_Path_DualMem_2_re_ia
    );
        Top_Path_DualMem_2_re_q <= Top_Path_DualMem_2_re_iq(31 downto 0);
        Top_Path_DualMem_2_re_r <= Top_Path_DualMem_2_re_ir(31 downto 0);

	--Control_WrBackPath_Mux5_1(MUX,616)@10
    Control_WrBackPath_Mux5_1_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_1: PROCESS (Control_WrBackPath_Mux5_1_s, Control_WrBackPath_WrEnMux_1_q, Control_WrBackPath_WrEnMux_62_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_1_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_1_q <= Control_WrBackPath_WrEnMux_1_q;
                  WHEN "1" => Control_WrBackPath_Mux5_1_q <= Control_WrBackPath_WrEnMux_62_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_1_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WrEnMux_1(MUX,302)@2
    Control_InPort_WrEnMux_1_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_1: PROCESS (Control_InPort_WrEnMux_1_s, Control_InPort_WEnMap_1_q, Control_InPort_WEnMap_62_q)
    BEGIN
            CASE Control_InPort_WrEnMux_1_s IS
                  WHEN "0" => Control_InPort_WrEnMux_1_q <= Control_InPort_WEnMap_1_q;
                  WHEN "1" => Control_InPort_WrEnMux_1_q <= Control_InPort_WEnMap_62_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_1_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_1(FIFO,168)@2
    Control_InPort_FIFO1_1_reset <= areset;

    Control_InPort_FIFO1_1_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_1_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_1_q,
      almost_full => Control_InPort_FIFO1_1_f(0),
      almost_empty => Control_InPort_FIFO1_1_t(0),
      empty => Control_InPort_FIFO1_1_empty(0),
      q => Control_InPort_FIFO1_1_q
    );
    Control_InPort_FIFO1_1_v <= not Control_InPort_FIFO1_1_empty;
    Control_InPort_FIFO1_1_e <= not Control_InPort_FIFO1_1_t;

	--Control_InPort_WrEnMux1_1(MUX,366)@2
    Control_InPort_WrEnMux1_1_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_1: PROCESS (Control_InPort_WrEnMux1_1_s, Control_InPort_FIFO1_1_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_1_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_1_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_1_q <= Control_InPort_FIFO1_1_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_1_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_1_q_to_Control_Input_WrBk_Mux_Mux1_1_c(DELAY,4159)@2
    ld_Control_InPort_WrEnMux1_1_q_to_Control_Input_WrBk_Mux_Mux1_1_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_1_q, xout => ld_Control_InPort_WrEnMux1_1_q_to_Control_Input_WrBk_Mux_Mux1_1_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_1(MUX,432)@10
    Control_Input_WrBk_Mux_Mux1_1_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_1_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_1_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_1_q <= ld_Control_InPort_WrEnMux1_1_q_to_Control_Input_WrBk_Mux_Mux1_1_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_1_q <= Control_WrBackPath_Mux5_1_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_1_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_1_re(DUALMEM,1544)@11
    Top_Path_DualMem_1_re_reset0 <= areset;
    Top_Path_DualMem_1_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_1_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_1_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_1_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_1_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_1_q(0),
        aclr0 => Top_Path_DualMem_1_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_1_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_1_re_iq,
        q_a => Top_Path_DualMem_1_re_ir,
        address_a => Top_Path_DualMem_1_re_aa,
        data_a => Top_Path_DualMem_1_re_ia
    );
        Top_Path_DualMem_1_re_q <= Top_Path_DualMem_1_re_iq(31 downto 0);
        Top_Path_DualMem_1_re_r <= Top_Path_DualMem_1_re_ir(31 downto 0);

	--Control_WrBackPath_WEnMap_63(LOOKUP,750)@10
    Control_WrBackPath_WEnMap_63: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_63_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_63_q <= "1";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_63_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_63(MUX,814)@10
    Control_WrBackPath_WrEnMux_63_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_63: PROCESS (Control_WrBackPath_WrEnMux_63_s, Control_WrBackPath_WEnMap_63_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_63_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_63_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_63_q <= Control_WrBackPath_WEnMap_63_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_63_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_WEnMap_0(LOOKUP,687)@10
    Control_WrBackPath_WEnMap_0: PROCESS (Control_WrBackPath_latch_0L1_Mux_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_WrBackPath_latch_0L1_Mux_q) IS
                WHEN "000000" =>  Control_WrBackPath_WEnMap_0_q <= "1";
                WHEN "000001" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "000010" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "000011" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "000100" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "000101" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "000110" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "000111" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "001000" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "001001" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "001010" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "001011" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "001100" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "001101" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "001110" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "001111" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "010000" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "010001" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "010010" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "010011" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "010100" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "010101" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "010110" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "010111" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "011000" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "011001" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "011010" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "011011" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "011100" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "011101" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "011110" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "011111" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "100000" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "100001" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "100010" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "100011" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "100100" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "100101" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "100110" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "100111" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "101000" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "101001" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "101010" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "101011" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "101100" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "101101" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "101110" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "101111" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "110000" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "110001" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "110010" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "110011" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "110100" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "110101" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "110110" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "110111" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "111000" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "111001" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "111010" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "111011" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "111100" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "111101" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "111110" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "111111" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_0_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_WrEnMux_0(MUX,751)@10
    Control_WrBackPath_WrEnMux_0_s <= ld_Control_WrBackPath_ForRowUpdate_FLB_v_to_Control_WrBackPath_WrEnMux_0_b_q;
    Control_WrBackPath_WrEnMux_0: PROCESS (Control_WrBackPath_WrEnMux_0_s, Control_WrBackPath_WEnMap_0_q)
    BEGIN
            CASE Control_WrBackPath_WrEnMux_0_s IS
                  WHEN "0" => Control_WrBackPath_WrEnMux_0_q <= GND_q;
                  WHEN "1" => Control_WrBackPath_WrEnMux_0_q <= Control_WrBackPath_WEnMap_0_q;
                  WHEN OTHERS => Control_WrBackPath_WrEnMux_0_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_Mux5_0(MUX,615)@10
    Control_WrBackPath_Mux5_0_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_0: PROCESS (Control_WrBackPath_Mux5_0_s, Control_WrBackPath_WrEnMux_0_q, Control_WrBackPath_WrEnMux_63_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_0_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_0_q <= Control_WrBackPath_WrEnMux_0_q;
                  WHEN "1" => Control_WrBackPath_Mux5_0_q <= Control_WrBackPath_WrEnMux_63_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_0_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WEnMap_63(LOOKUP,300)@2
    Control_InPort_WEnMap_63: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "000001" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_63_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_63_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_63_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WEnMap_0(LOOKUP,237)@2
    Control_InPort_WEnMap_0: PROCESS (Control_InPort_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_InPort_WEnMap_0_q <= "1";
                WHEN "000001" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "000010" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "000011" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "000100" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "000101" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "000110" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "000111" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "001000" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "001001" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "001010" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "001011" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "001100" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "001101" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "001110" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "001111" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "010000" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "010001" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "010010" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "010011" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "010100" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "010101" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "010110" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "010111" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "011000" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "011001" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "011010" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "011011" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "011100" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "011101" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "011110" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "011111" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "100000" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "100001" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "100010" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "100011" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "100100" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "100101" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "100110" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "100111" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "101000" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "101001" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "101010" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "101011" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "101100" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "101101" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "101110" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "101111" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "110000" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "110001" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "110010" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "110011" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "110100" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "110101" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "110110" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "110111" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "111000" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "111001" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "111010" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "111011" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "111100" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "111101" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "111110" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "111111" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_0_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WrEnMux_0(MUX,301)@2
    Control_InPort_WrEnMux_0_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_0: PROCESS (Control_InPort_WrEnMux_0_s, Control_InPort_WEnMap_0_q, Control_InPort_WEnMap_63_q)
    BEGIN
            CASE Control_InPort_WrEnMux_0_s IS
                  WHEN "0" => Control_InPort_WrEnMux_0_q <= Control_InPort_WEnMap_0_q;
                  WHEN "1" => Control_InPort_WrEnMux_0_q <= Control_InPort_WEnMap_63_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_0_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_0(FIFO,167)@2
    Control_InPort_FIFO1_0_reset <= areset;

    Control_InPort_FIFO1_0_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_0_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_0_q,
      almost_full => Control_InPort_FIFO1_0_f(0),
      almost_empty => Control_InPort_FIFO1_0_t(0),
      empty => Control_InPort_FIFO1_0_empty(0),
      q => Control_InPort_FIFO1_0_q
    );
    Control_InPort_FIFO1_0_v <= not Control_InPort_FIFO1_0_empty;
    Control_InPort_FIFO1_0_e <= not Control_InPort_FIFO1_0_t;

	--Control_InPort_WrEnMux1_0(MUX,365)@2
    Control_InPort_WrEnMux1_0_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_0: PROCESS (Control_InPort_WrEnMux1_0_s, Control_InPort_FIFO1_0_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_0_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_0_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_0_q <= Control_InPort_FIFO1_0_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_0_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_0_q_to_Control_Input_WrBk_Mux_Mux1_0_c(DELAY,4156)@2
    ld_Control_InPort_WrEnMux1_0_q_to_Control_Input_WrBk_Mux_Mux1_0_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_0_q, xout => ld_Control_InPort_WrEnMux1_0_q_to_Control_Input_WrBk_Mux_Mux1_0_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_0(MUX,431)@10
    Control_Input_WrBk_Mux_Mux1_0_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_0: PROCESS (Control_Input_WrBk_Mux_Mux1_0_s, ld_Control_InPort_WrEnMux1_0_q_to_Control_Input_WrBk_Mux_Mux1_0_c_q, Control_WrBackPath_Mux5_0_q)
    BEGIN
            CASE Control_Input_WrBk_Mux_Mux1_0_s IS
                  WHEN "0" => Control_Input_WrBk_Mux_Mux1_0_q <= ld_Control_InPort_WrEnMux1_0_q_to_Control_Input_WrBk_Mux_Mux1_0_c_q;
                  WHEN "1" => Control_Input_WrBk_Mux_Mux1_0_q <= Control_WrBackPath_Mux5_0_q;
                  WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_0_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_Input_WrBk_Mux_Mux1_0_q_to_Top_Path_DualMem_0_re_b(DELAY,5004)@10
    ld_Control_Input_WrBk_Mux_Mux1_0_q_to_Top_Path_DualMem_0_re_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => Control_Input_WrBk_Mux_Mux1_0_q, xout => ld_Control_Input_WrBk_Mux_Mux1_0_q_to_Top_Path_DualMem_0_re_b_q, clk => clk, aclr => areset );

	--Top_Path_DualMem_0_re(DUALMEM,1542)@11
    Top_Path_DualMem_0_re_reset0 <= areset;
    Top_Path_DualMem_0_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_0_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_0_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_0_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_0_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_Input_WrBk_Mux_Mux1_0_q_to_Top_Path_DualMem_0_re_b_q(0),
        aclr0 => Top_Path_DualMem_0_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_0_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_0_re_iq,
        q_a => Top_Path_DualMem_0_re_ir,
        address_a => Top_Path_DualMem_0_re_aa,
        data_a => Top_Path_DualMem_0_re_ia
    );
        Top_Path_DualMem_0_re_q <= Top_Path_DualMem_0_re_iq(31 downto 0);
        Top_Path_DualMem_0_re_r <= Top_Path_DualMem_0_re_ir(31 downto 0);

	--Top_Path_PickAij_Mux_re_msplit_0(MUX,3281)@13
    Top_Path_PickAij_Mux_re_msplit_0_s <= Top_Path_PickAij_Mux_re_selLSBs_b;
    Top_Path_PickAij_Mux_re_msplit_0: PROCESS (Top_Path_PickAij_Mux_re_msplit_0_s, Top_Path_DualMem_0_re_q, Top_Path_DualMem_1_re_q, Top_Path_DualMem_2_re_q, Top_Path_DualMem_3_re_q)
    BEGIN
            CASE Top_Path_PickAij_Mux_re_msplit_0_s IS
                  WHEN "00" => Top_Path_PickAij_Mux_re_msplit_0_q <= Top_Path_DualMem_0_re_q;
                  WHEN "01" => Top_Path_PickAij_Mux_re_msplit_0_q <= Top_Path_DualMem_1_re_q;
                  WHEN "10" => Top_Path_PickAij_Mux_re_msplit_0_q <= Top_Path_DualMem_2_re_q;
                  WHEN "11" => Top_Path_PickAij_Mux_re_msplit_0_q <= Top_Path_DualMem_3_re_q;
                  WHEN OTHERS => Top_Path_PickAij_Mux_re_msplit_0_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_PickAij_Mux_re_mfinal_msplit_0(MUX,3321)@13
    Top_Path_PickAij_Mux_re_mfinal_msplit_0_s <= Top_Path_PickAij_Mux_re_mfinal_selLSBs_b;
    Top_Path_PickAij_Mux_re_mfinal_msplit_0: PROCESS (Top_Path_PickAij_Mux_re_mfinal_msplit_0_s, Top_Path_PickAij_Mux_re_msplit_0_q, Top_Path_PickAij_Mux_re_msplit_1_q, Top_Path_PickAij_Mux_re_msplit_2_q, Top_Path_PickAij_Mux_re_msplit_3_q)
    BEGIN
            CASE Top_Path_PickAij_Mux_re_mfinal_msplit_0_s IS
                  WHEN "00" => Top_Path_PickAij_Mux_re_mfinal_msplit_0_q <= Top_Path_PickAij_Mux_re_msplit_0_q;
                  WHEN "01" => Top_Path_PickAij_Mux_re_mfinal_msplit_0_q <= Top_Path_PickAij_Mux_re_msplit_1_q;
                  WHEN "10" => Top_Path_PickAij_Mux_re_mfinal_msplit_0_q <= Top_Path_PickAij_Mux_re_msplit_2_q;
                  WHEN "11" => Top_Path_PickAij_Mux_re_mfinal_msplit_0_q <= Top_Path_PickAij_Mux_re_msplit_3_q;
                  WHEN OTHERS => Top_Path_PickAij_Mux_re_mfinal_msplit_0_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_PickAij_Mux_re_mfinal_selMSBs(BITSELECT,3320)@13
    Top_Path_PickAij_Mux_re_mfinal_selMSBs_in <= Top_Path_PickAij_Mux_re_selMSBs_b;
    Top_Path_PickAij_Mux_re_mfinal_selMSBs_b <= Top_Path_PickAij_Mux_re_mfinal_selMSBs_in(3 downto 2);

	--Top_Path_PickAij_Mux_re_mfinal_mfinal(MUX,3325)@13
    Top_Path_PickAij_Mux_re_mfinal_mfinal_s <= Top_Path_PickAij_Mux_re_mfinal_selMSBs_b;
    Top_Path_PickAij_Mux_re_mfinal_mfinal: PROCESS (Top_Path_PickAij_Mux_re_mfinal_mfinal_s, Top_Path_PickAij_Mux_re_mfinal_msplit_0_q, Top_Path_PickAij_Mux_re_mfinal_msplit_1_q, Top_Path_PickAij_Mux_re_mfinal_msplit_2_q, Top_Path_PickAij_Mux_re_mfinal_msplit_3_q)
    BEGIN
            CASE Top_Path_PickAij_Mux_re_mfinal_mfinal_s IS
                  WHEN "00" => Top_Path_PickAij_Mux_re_mfinal_mfinal_q <= Top_Path_PickAij_Mux_re_mfinal_msplit_0_q;
                  WHEN "01" => Top_Path_PickAij_Mux_re_mfinal_mfinal_q <= Top_Path_PickAij_Mux_re_mfinal_msplit_1_q;
                  WHEN "10" => Top_Path_PickAij_Mux_re_mfinal_mfinal_q <= Top_Path_PickAij_Mux_re_mfinal_msplit_2_q;
                  WHEN "11" => Top_Path_PickAij_Mux_re_mfinal_mfinal_q <= Top_Path_PickAij_Mux_re_mfinal_msplit_3_q;
                  WHEN OTHERS => Top_Path_PickAij_Mux_re_mfinal_mfinal_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Top_Path_PickAij_Mux_re_mfinal_mfinal_q_to_Top_Path_Fw_Fifo_FIFO3_re_d_inputreg(DELAY,7781)
    ld_Top_Path_PickAij_Mux_re_mfinal_mfinal_q_to_Top_Path_Fw_Fifo_FIFO3_re_d_inputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_PickAij_Mux_re_mfinal_mfinal_q, xout => ld_Top_Path_PickAij_Mux_re_mfinal_mfinal_q_to_Top_Path_Fw_Fifo_FIFO3_re_d_inputreg_q, clk => clk, aclr => areset );

	--ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_replace_wrreg(REG,7773)
    ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_replace_wrreg_q <= "000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_replace_wrreg_q <= ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_replace_rdcnt(COUNTER,7772)
    -- every=1, low=0, high=51, step=1, init=1
    ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_replace_rdcnt_i <= TO_UNSIGNED(1,6);
            ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_replace_rdcnt_i = 50 THEN
                  ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_replace_rdcnt_eq <= '1';
                ELSE
                  ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_replace_rdcnt_eq = '1') THEN
                    ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_replace_rdcnt_i <= ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_replace_rdcnt_i - 51;
                ELSE
                    ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_replace_rdcnt_i <= ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_replace_rdcnt_i,6));


	--ld_Top_Path_PickAij_Mux_re_mfinal_mfinal_q_to_Top_Path_Fw_Fifo_FIFO3_re_d_replace_mem(DUALMEM,7782)
    ld_Top_Path_PickAij_Mux_re_mfinal_mfinal_q_to_Top_Path_Fw_Fifo_FIFO3_re_d_replace_mem_reset0 <= areset;
    ld_Top_Path_PickAij_Mux_re_mfinal_mfinal_q_to_Top_Path_Fw_Fifo_FIFO3_re_d_replace_mem_ia <= ld_Top_Path_PickAij_Mux_re_mfinal_mfinal_q_to_Top_Path_Fw_Fifo_FIFO3_re_d_inputreg_q;
    ld_Top_Path_PickAij_Mux_re_mfinal_mfinal_q_to_Top_Path_Fw_Fifo_FIFO3_re_d_replace_mem_aa <= ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_replace_wrreg_q;
    ld_Top_Path_PickAij_Mux_re_mfinal_mfinal_q_to_Top_Path_Fw_Fifo_FIFO3_re_d_replace_mem_ab <= ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_replace_rdcnt_q;
    ld_Top_Path_PickAij_Mux_re_mfinal_mfinal_q_to_Top_Path_Fw_Fifo_FIFO3_re_d_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 6,
        numwords_a => 52,
        width_b => 32,
        widthad_b => 6,
        numwords_b => 52,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_Top_Path_PickAij_Mux_re_mfinal_mfinal_q_to_Top_Path_Fw_Fifo_FIFO3_re_d_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_Top_Path_PickAij_Mux_re_mfinal_mfinal_q_to_Top_Path_Fw_Fifo_FIFO3_re_d_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_Top_Path_PickAij_Mux_re_mfinal_mfinal_q_to_Top_Path_Fw_Fifo_FIFO3_re_d_replace_mem_iq,
        address_a => ld_Top_Path_PickAij_Mux_re_mfinal_mfinal_q_to_Top_Path_Fw_Fifo_FIFO3_re_d_replace_mem_aa,
        data_a => ld_Top_Path_PickAij_Mux_re_mfinal_mfinal_q_to_Top_Path_Fw_Fifo_FIFO3_re_d_replace_mem_ia
    );
        ld_Top_Path_PickAij_Mux_re_mfinal_mfinal_q_to_Top_Path_Fw_Fifo_FIFO3_re_d_replace_mem_q <= ld_Top_Path_PickAij_Mux_re_mfinal_mfinal_q_to_Top_Path_Fw_Fifo_FIFO3_re_d_replace_mem_iq(31 downto 0);

	--Top_Path_Fw_Fifo_FIFO3_re(FIFO,1821)@67
    Top_Path_Fw_Fifo_FIFO3_re_reset <= areset;

    Top_Path_Fw_Fifo_FIFO3_re_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 1,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 32,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 32,
      lpm_widthu => 5,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Top_Path_FP_Acc_Or_q(0),
      aclr => Top_Path_Fw_Fifo_FIFO3_re_reset,
      clock => clk,
      wrreq => ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_outputreg_q(0),
      data => ld_Top_Path_PickAij_Mux_re_mfinal_mfinal_q_to_Top_Path_Fw_Fifo_FIFO3_re_d_replace_mem_q,
      almost_full => Top_Path_Fw_Fifo_FIFO3_re_f(0),
      almost_empty => Top_Path_Fw_Fifo_FIFO3_re_t(0),
      empty => Top_Path_Fw_Fifo_FIFO3_re_empty(0),
      q => Top_Path_Fw_Fifo_FIFO3_re_q
    );
    Top_Path_Fw_Fifo_FIFO3_re_v <= not Top_Path_Fw_Fifo_FIFO3_re_empty;
    Top_Path_Fw_Fifo_FIFO3_re_e <= not Top_Path_Fw_Fifo_FIFO3_re_t;

	--ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_wrreg(REG,7701)
    ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_wrreg_q <= "000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_wrreg_q <= ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_rdcnt(COUNTER,7700)
    -- every=1, low=0, high=6, step=1, init=1
    ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_rdcnt_i <= TO_UNSIGNED(1,3);
            ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_rdcnt_i = 5 THEN
                  ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_rdcnt_eq <= '1';
                ELSE
                  ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_rdcnt_eq = '1') THEN
                    ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_rdcnt_i <= ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_rdcnt_i - 6;
                ELSE
                    ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_rdcnt_i <= ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_rdcnt_i,3));


	--ld_Top_Path_Fw_Fifo_FIFO3_re_q_to_Top_Path_L_top_R_sub_f_0_cast_a_replace_mem(DUALMEM,7843)
    ld_Top_Path_Fw_Fifo_FIFO3_re_q_to_Top_Path_L_top_R_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_Top_Path_Fw_Fifo_FIFO3_re_q_to_Top_Path_L_top_R_sub_f_0_cast_a_replace_mem_ia <= Top_Path_Fw_Fifo_FIFO3_re_q;
    ld_Top_Path_Fw_Fifo_FIFO3_re_q_to_Top_Path_L_top_R_sub_f_0_cast_a_replace_mem_aa <= ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_wrreg_q;
    ld_Top_Path_Fw_Fifo_FIFO3_re_q_to_Top_Path_L_top_R_sub_f_0_cast_a_replace_mem_ab <= ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_rdcnt_q;
    ld_Top_Path_Fw_Fifo_FIFO3_re_q_to_Top_Path_L_top_R_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_Top_Path_Fw_Fifo_FIFO3_re_q_to_Top_Path_L_top_R_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_Top_Path_Fw_Fifo_FIFO3_re_q_to_Top_Path_L_top_R_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_Top_Path_Fw_Fifo_FIFO3_re_q_to_Top_Path_L_top_R_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_Top_Path_Fw_Fifo_FIFO3_re_q_to_Top_Path_L_top_R_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_Top_Path_Fw_Fifo_FIFO3_re_q_to_Top_Path_L_top_R_sub_f_0_cast_a_replace_mem_ia
    );
        ld_Top_Path_Fw_Fifo_FIFO3_re_q_to_Top_Path_L_top_R_sub_f_0_cast_a_replace_mem_q <= ld_Top_Path_Fw_Fifo_FIFO3_re_q_to_Top_Path_L_top_R_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Top_Path_L_top_R_sub_f_0_cast(FLOATCAST,2757)@75
    Top_Path_L_top_R_sub_f_0_cast_reset <= areset;
    Top_Path_L_top_R_sub_f_0_cast_a <= ld_Top_Path_Fw_Fifo_FIFO3_re_q_to_Top_Path_L_top_R_sub_f_0_cast_a_replace_mem_q;
    Top_Path_L_top_R_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_L_top_R_sub_f_0_cast_reset,
    		dataa	 => Top_Path_L_top_R_sub_f_0_cast_a,
    		result	 => Top_Path_L_top_R_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Top_Path_L_top_R_sub_f_0_cast_q_real <= sInternal_2_real(Top_Path_L_top_R_sub_f_0_cast_q);
    -- synopsys translate on

	--Top_Path_L_top_R_sub_f(FLOATADDSUB,2614)@77
    Top_Path_L_top_R_sub_f_reset <= areset;
    Top_Path_L_top_R_sub_f_add_sub	 <= not GND_q;
    Top_Path_L_top_R_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Top_Path_L_top_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_L_top_R_sub_f_reset,
    	dataa	 => Top_Path_L_top_R_sub_f_0_cast_q,
    	datab	 => Top_Path_FP_Acc_Acc_R_add_f_q,
    	result	 => Top_Path_L_top_R_sub_f_q
   	);
    Top_Path_L_top_R_sub_f_p <= not Top_Path_L_top_R_sub_f_q(41 downto 41);
    Top_Path_L_top_R_sub_f_n <= Top_Path_L_top_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_L_top_R_sub_f_a_real <= sInternal_2_real(Top_Path_L_top_R_sub_f_0_cast_q);
    Top_Path_L_top_R_sub_f_b_real <= sInternal_2_real(Top_Path_FP_Acc_Acc_R_add_f_q);
    Top_Path_L_top_R_sub_f_q_real <= sInternal_2_real(Top_Path_L_top_R_sub_f_q);
    -- synopsys translate on

	--ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_replace_mem(DUALMEM,7823)
    ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_replace_mem_reset0 <= areset;
    ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_replace_mem_ia <= Top_Path_L_top_R_sub_f_q;
    ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_replace_mem_aa <= ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_replace_wrreg_q;
    ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_replace_mem_ab <= ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_replace_rdcnt_q;
    ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 45,
        widthad_a => 5,
        numwords_a => 23,
        width_b => 45,
        widthad_b => 5,
        numwords_b => 23,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_replace_mem_iq,
        address_a => ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_replace_mem_aa,
        data_a => ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_replace_mem_ia
    );
        ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_replace_mem_q <= ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_replace_mem_iq(44 downto 0);

	--Bottom_Path_L_ij_aR_x_bR_f_1_cast(FLOATCAST,2754)@106
    Bottom_Path_L_ij_aR_x_bR_f_1_cast_reset <= areset;
    Bottom_Path_L_ij_aR_x_bR_f_1_cast_a <= ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_replace_mem_q;
    Bottom_Path_L_ij_aR_x_bR_f_1_cast_inst : cast_sInternal_2_sNorm
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Bottom_Path_L_ij_aR_x_bR_f_1_cast_reset,
    		dataa	 => Bottom_Path_L_ij_aR_x_bR_f_1_cast_a,
    		result	 => Bottom_Path_L_ij_aR_x_bR_f_1_cast_q
    	);
    -- synopsys translate off
    Bottom_Path_L_ij_aR_x_bR_f_1_cast_q_real <= sNorm_2_real(Bottom_Path_L_ij_aR_x_bR_f_1_cast_q);
    -- synopsys translate on

	--Bottom_Path_L_ij_aR_x_bR_f(FLOATMULT,2096)@110
    Bottom_Path_L_ij_aR_x_bR_f_reset <= areset;
    Bottom_Path_L_ij_aR_x_bR_f_inst : fp_mult_sNorm_2_sInternal
        GENERIC MAP ( m_family => "Stratix IV")
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Bottom_Path_L_ij_aR_x_bR_f_reset,
    		dataa	 => Bottom_Path_L_ij_aR_x_bR_f_0_cast_q,
    		datab	 => Bottom_Path_L_ij_aR_x_bR_f_1_cast_q,
    		result	 => Bottom_Path_L_ij_aR_x_bR_f_q
    	);
    -- synopsys translate off
    Bottom_Path_L_ij_aR_x_bR_f_a_real <= sNorm_2_real(Bottom_Path_L_ij_aR_x_bR_f_0_cast_q);
    Bottom_Path_L_ij_aR_x_bR_f_b_real <= sNorm_2_real(Bottom_Path_L_ij_aR_x_bR_f_1_cast_q);
    Bottom_Path_L_ij_aR_x_bR_f_q_real <= sInternal_2_real(Bottom_Path_L_ij_aR_x_bR_f_q);
    -- synopsys translate on

	--Control_Input_WrBk_Mux_Mux3_re_2_cast(FLOATCAST,2619)@2
    Control_Input_WrBk_Mux_Mux3_re_2_cast_reset <= areset;
    Control_Input_WrBk_Mux_Mux3_re_2_cast_a <= Control_InPort_FIFO2_re_q;
    Control_Input_WrBk_Mux_Mux3_re_2_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Control_Input_WrBk_Mux_Mux3_re_2_cast_reset,
    		dataa	 => Control_Input_WrBk_Mux_Mux3_re_2_cast_a,
    		result	 => Control_Input_WrBk_Mux_Mux3_re_2_cast_q
    	);
    -- synopsys translate off
    Control_Input_WrBk_Mux_Mux3_re_2_cast_q_real <= sInternal_2_real(Control_Input_WrBk_Mux_Mux3_re_2_cast_q);
    -- synopsys translate on

	--Control_Input_WrBk_Mux_Mux3_re(MUX,496)@4
    Control_Input_WrBk_Mux_Mux3_re_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux3_re_b_q;
    Control_Input_WrBk_Mux_Mux3_re: PROCESS (Control_Input_WrBk_Mux_Mux3_re_s, Control_Input_WrBk_Mux_Mux3_re_2_cast_q, Bottom_Path_L_ij_aR_x_bR_f_q)
    BEGIN
            CASE Control_Input_WrBk_Mux_Mux3_re_s IS
                  WHEN "0" => Control_Input_WrBk_Mux_Mux3_re_q <= Control_Input_WrBk_Mux_Mux3_re_2_cast_q;
                  WHEN "1" => Control_Input_WrBk_Mux_Mux3_re_q <= Bottom_Path_L_ij_aR_x_bR_f_q;
                  WHEN OTHERS => Control_Input_WrBk_Mux_Mux3_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_DualMem_0_re_3_cast(FLOATCAST,2621)@4
    Top_Path_DualMem_0_re_3_cast_reset <= areset;
    Top_Path_DualMem_0_re_3_cast_a <= Control_Input_WrBk_Mux_Mux3_re_q;
    Top_Path_DualMem_0_re_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_DualMem_0_re_3_cast_reset,
    		dataa	 => Top_Path_DualMem_0_re_3_cast_a,
    		result	 => Top_Path_DualMem_0_re_3_cast_q
    	);
    -- synopsys translate off
    Top_Path_DualMem_0_re_3_cast_q_real <= sIEEE_2_real(Top_Path_DualMem_0_re_3_cast_q);
    -- synopsys translate on

	--Top_Path_DualMem_63_re(DUALMEM,1668)@11
    Top_Path_DualMem_63_re_reset0 <= areset;
    Top_Path_DualMem_63_re_ia <= Top_Path_DualMem_0_re_3_cast_q;
    Top_Path_DualMem_63_re_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_63_re_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_63_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_63_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_63_q(0),
        aclr0 => Top_Path_DualMem_63_re_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_63_re_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_63_re_iq,
        q_a => Top_Path_DualMem_63_re_ir,
        address_a => Top_Path_DualMem_63_re_aa,
        data_a => Top_Path_DualMem_63_re_ia
    );
        Top_Path_DualMem_63_re_q <= Top_Path_DualMem_63_re_iq(31 downto 0);
        Top_Path_DualMem_63_re_r <= Top_Path_DualMem_63_re_ir(31 downto 0);

	--Top_Path_ConjMult1_Multri_63_f(FLOATMULT,2419)@13
    Top_Path_ConjMult1_Multri_63_f_reset <= areset;
    Top_Path_ConjMult1_Multri_63_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_63_f_reset,
    		dataa	 => Top_Path_DualMem_63_re_q,
    		datab	 => Top_Path_latch_0L_Mux_63_im_q,
    		result	 => Top_Path_ConjMult1_Multri_63_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_63_f_a_real <= sIEEE_2_real(Top_Path_DualMem_63_re_q);
    Top_Path_ConjMult1_Multri_63_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_63_im_q);
    Top_Path_ConjMult1_Multri_63_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_63_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_63_re_63_re(DELAY,2085)@13
    Top_Path_latch_0L_SampleDelay_63_re_63_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_63_re_q, xout => Top_Path_latch_0L_SampleDelay_63_re_63_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_63_re(MUX,1957)@13
    Top_Path_latch_0L_Mux_63_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_63_re: PROCESS (Top_Path_latch_0L_Mux_63_re_s, Top_Path_latch_0L_SampleDelay_63_re_63_re_q, Top_Path_DualMem_63_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_63_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_63_re_q <= Top_Path_latch_0L_SampleDelay_63_re_63_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_63_re_q <= Top_Path_DualMem_63_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_63_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_63_f(FLOATMULT,2355)@13
    Top_Path_ConjMult1_Multir_63_f_reset <= areset;
    Top_Path_ConjMult1_Multir_63_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_63_f_reset,
    		dataa	 => Top_Path_DualMem_63_im_q,
    		datab	 => Top_Path_latch_0L_Mux_63_re_q,
    		result	 => Top_Path_ConjMult1_Multir_63_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_63_f_a_real <= sIEEE_2_real(Top_Path_DualMem_63_im_q);
    Top_Path_ConjMult1_Multir_63_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_63_re_q);
    Top_Path_ConjMult1_Multir_63_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_63_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_63_add_f_Top_Path_ConjMult1_Sub_63_R_sub_f_merged(FLOATADDSUB,3149)@17
    Top_Path_ConjMult1_Add2_63_add_f_Top_Path_ConjMult1_Sub_63_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_63_add_f_Top_Path_ConjMult1_Sub_63_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_63_add_f_Top_Path_ConjMult1_Sub_63_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_63_add_f_Top_Path_ConjMult1_Sub_63_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_63_add_f_Top_Path_ConjMult1_Sub_63_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_63_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_63_f_q,
    	result	 => Top_Path_ConjMult1_Add2_63_add_f_Top_Path_ConjMult1_Sub_63_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_63_add_f_Top_Path_ConjMult1_Sub_63_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_63_add_f_Top_Path_ConjMult1_Sub_63_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_63_add_f_Top_Path_ConjMult1_Sub_63_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_63_add_f_Top_Path_ConjMult1_Sub_63_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_63_add_f_Top_Path_ConjMult1_Sub_63_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_63_f_q);
    Top_Path_ConjMult1_Add2_63_add_f_Top_Path_ConjMult1_Sub_63_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_63_f_q);
    Top_Path_ConjMult1_Add2_63_add_f_Top_Path_ConjMult1_Sub_63_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_63_add_f_Top_Path_ConjMult1_Sub_63_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_DerivedSignals_Idx2Range_0(LOOKUP,91)@10
    Control_DerivedSignals_Idx2Range_0: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_0_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_0_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b(DELAY,3372)@6
    ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 4 )
    PORT MAP ( xin => Control_MasterLoops_ForBanks_FLB_ll, xout => ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q, clk => clk, aclr => areset );

	--Control_DerivedSignals_Idx2ColRng_0(MUX,27)@10
    Control_DerivedSignals_Idx2ColRng_0_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_0: PROCESS (Control_DerivedSignals_Idx2ColRng_0_s, Control_DerivedSignals_Idx2Range_0_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_0_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_0_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_0_q <= Control_DerivedSignals_Idx2Range_0_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_0_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_63(MUX,90)@10
    Control_DerivedSignals_Idx2ColRng_63_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_63: PROCESS (Control_DerivedSignals_Idx2ColRng_63_s)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_63_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_63_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_63_q <= GND_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_63_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_PingPongAddr_Mux4_63(MUX,602)@10
    Control_PingPongAddr_Mux4_63_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_63: PROCESS (Control_PingPongAddr_Mux4_63_s, Control_DerivedSignals_Idx2ColRng_63_q, Control_DerivedSignals_Idx2ColRng_0_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_63_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_63_q <= Control_DerivedSignals_Idx2ColRng_63_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_63_q <= Control_DerivedSignals_Idx2ColRng_0_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_63_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_63_q_to_Top_Path_EffVecLength_63_im_a(DELAY,5769)@10
    ld_Control_PingPongAddr_Mux4_63_q_to_Top_Path_EffVecLength_63_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_63_q, xout => ld_Control_PingPongAddr_Mux4_63_q_to_Top_Path_EffVecLength_63_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_63_im(SELECTOR,1797)@22
    Top_Path_EffVecLength_63_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_63_im_q <= (others => '0');
            Top_Path_EffVecLength_63_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_63_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_63_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_63_q_to_Top_Path_EffVecLength_63_im_a_q = "1") THEN
                Top_Path_EffVecLength_63_im_q <= Top_Path_ConjMult1_Add2_63_add_f_Top_Path_ConjMult1_Sub_63_R_sub_f_merged_q;
                Top_Path_EffVecLength_63_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_62_im(DUALMEM,1667)@11
    Top_Path_DualMem_62_im_reset0 <= areset;
    Top_Path_DualMem_62_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_62_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_62_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_62_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_62_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_62_q(0),
        aclr0 => Top_Path_DualMem_62_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_62_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_62_im_iq,
        q_a => Top_Path_DualMem_62_im_ir,
        address_a => Top_Path_DualMem_62_im_aa,
        data_a => Top_Path_DualMem_62_im_ia
    );
        Top_Path_DualMem_62_im_q <= Top_Path_DualMem_62_im_iq(31 downto 0);
        Top_Path_DualMem_62_im_r <= Top_Path_DualMem_62_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_62_im_62_im(DELAY,2084)@13
    Top_Path_latch_0L_SampleDelay_62_im_62_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_62_im_q, xout => Top_Path_latch_0L_SampleDelay_62_im_62_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_62_im(MUX,1956)@13
    Top_Path_latch_0L_Mux_62_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_62_im: PROCESS (Top_Path_latch_0L_Mux_62_im_s, Top_Path_latch_0L_SampleDelay_62_im_62_im_q, Top_Path_DualMem_62_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_62_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_62_im_q <= Top_Path_latch_0L_SampleDelay_62_im_62_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_62_im_q <= Top_Path_DualMem_62_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_62_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_62_f(FLOATMULT,2418)@13
    Top_Path_ConjMult1_Multri_62_f_reset <= areset;
    Top_Path_ConjMult1_Multri_62_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_62_f_reset,
    		dataa	 => Top_Path_DualMem_62_re_q,
    		datab	 => Top_Path_latch_0L_Mux_62_im_q,
    		result	 => Top_Path_ConjMult1_Multri_62_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_62_f_a_real <= sIEEE_2_real(Top_Path_DualMem_62_re_q);
    Top_Path_ConjMult1_Multri_62_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_62_im_q);
    Top_Path_ConjMult1_Multri_62_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_62_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_62_re_62_re(DELAY,2083)@13
    Top_Path_latch_0L_SampleDelay_62_re_62_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_62_re_q, xout => Top_Path_latch_0L_SampleDelay_62_re_62_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_62_re(MUX,1955)@13
    Top_Path_latch_0L_Mux_62_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_62_re: PROCESS (Top_Path_latch_0L_Mux_62_re_s, Top_Path_latch_0L_SampleDelay_62_re_62_re_q, Top_Path_DualMem_62_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_62_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_62_re_q <= Top_Path_latch_0L_SampleDelay_62_re_62_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_62_re_q <= Top_Path_DualMem_62_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_62_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_62_f(FLOATMULT,2354)@13
    Top_Path_ConjMult1_Multir_62_f_reset <= areset;
    Top_Path_ConjMult1_Multir_62_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_62_f_reset,
    		dataa	 => Top_Path_DualMem_62_im_q,
    		datab	 => Top_Path_latch_0L_Mux_62_re_q,
    		result	 => Top_Path_ConjMult1_Multir_62_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_62_f_a_real <= sIEEE_2_real(Top_Path_DualMem_62_im_q);
    Top_Path_ConjMult1_Multir_62_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_62_re_q);
    Top_Path_ConjMult1_Multir_62_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_62_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_62_add_f_Top_Path_ConjMult1_Sub_62_R_sub_f_merged(FLOATADDSUB,3147)@17
    Top_Path_ConjMult1_Add2_62_add_f_Top_Path_ConjMult1_Sub_62_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_62_add_f_Top_Path_ConjMult1_Sub_62_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_62_add_f_Top_Path_ConjMult1_Sub_62_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_62_add_f_Top_Path_ConjMult1_Sub_62_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_62_add_f_Top_Path_ConjMult1_Sub_62_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_62_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_62_f_q,
    	result	 => Top_Path_ConjMult1_Add2_62_add_f_Top_Path_ConjMult1_Sub_62_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_62_add_f_Top_Path_ConjMult1_Sub_62_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_62_add_f_Top_Path_ConjMult1_Sub_62_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_62_add_f_Top_Path_ConjMult1_Sub_62_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_62_add_f_Top_Path_ConjMult1_Sub_62_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_62_add_f_Top_Path_ConjMult1_Sub_62_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_62_f_q);
    Top_Path_ConjMult1_Add2_62_add_f_Top_Path_ConjMult1_Sub_62_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_62_f_q);
    Top_Path_ConjMult1_Add2_62_add_f_Top_Path_ConjMult1_Sub_62_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_62_add_f_Top_Path_ConjMult1_Sub_62_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_DerivedSignals_Idx2Range_1(LOOKUP,92)@10
    Control_DerivedSignals_Idx2Range_1: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_1_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_1_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_1_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_1(MUX,28)@10
    Control_DerivedSignals_Idx2ColRng_1_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_1: PROCESS (Control_DerivedSignals_Idx2ColRng_1_s, Control_DerivedSignals_Idx2Range_1_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_1_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_1_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_1_q <= Control_DerivedSignals_Idx2Range_1_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_1_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_DerivedSignals_Idx2Range_62(LOOKUP,153)@10
    Control_DerivedSignals_Idx2Range_62: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_62_q <= "0";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_62_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_62_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_62(MUX,89)@10
    Control_DerivedSignals_Idx2ColRng_62_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_62: PROCESS (Control_DerivedSignals_Idx2ColRng_62_s, Control_DerivedSignals_Idx2Range_62_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_62_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_62_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_62_q <= Control_DerivedSignals_Idx2Range_62_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_62_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_PingPongAddr_Mux4_62(MUX,601)@10
    Control_PingPongAddr_Mux4_62_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_62: PROCESS (Control_PingPongAddr_Mux4_62_s, Control_DerivedSignals_Idx2ColRng_62_q, Control_DerivedSignals_Idx2ColRng_1_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_62_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_62_q <= Control_DerivedSignals_Idx2ColRng_62_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_62_q <= Control_DerivedSignals_Idx2ColRng_1_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_62_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_62_q_to_Top_Path_EffVecLength_62_im_a(DELAY,5765)@10
    ld_Control_PingPongAddr_Mux4_62_q_to_Top_Path_EffVecLength_62_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_62_q, xout => ld_Control_PingPongAddr_Mux4_62_q_to_Top_Path_EffVecLength_62_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_62_im(SELECTOR,1795)@22
    Top_Path_EffVecLength_62_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_62_im_q <= (others => '0');
            Top_Path_EffVecLength_62_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_62_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_62_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_62_q_to_Top_Path_EffVecLength_62_im_a_q = "1") THEN
                Top_Path_EffVecLength_62_im_q <= Top_Path_ConjMult1_Add2_62_add_f_Top_Path_ConjMult1_Sub_62_R_sub_f_merged_q;
                Top_Path_EffVecLength_62_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_im_0_im_add_0_31_f(FLOATADDSUB,2948)@23
    Top_Path_VectorDotP_0_im_0_im_add_0_31_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_0_31_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_0_31_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_0_31_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_0_31_f_reset,
    	dataa	 => Top_Path_EffVecLength_62_im_q,
    	datab	 => Top_Path_EffVecLength_63_im_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_0_31_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_0_31_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_0_31_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_0_31_f_n <= Top_Path_VectorDotP_0_im_0_im_add_0_31_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_0_31_f_a_real <= sInternal_2_real(Top_Path_EffVecLength_62_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_31_f_b_real <= sInternal_2_real(Top_Path_EffVecLength_63_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_31_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_31_f_q);
    -- synopsys translate on

	--Top_Path_DualMem_61_im(DUALMEM,1665)@11
    Top_Path_DualMem_61_im_reset0 <= areset;
    Top_Path_DualMem_61_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_61_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_61_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_61_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_61_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_61_q(0),
        aclr0 => Top_Path_DualMem_61_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_61_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_61_im_iq,
        q_a => Top_Path_DualMem_61_im_ir,
        address_a => Top_Path_DualMem_61_im_aa,
        data_a => Top_Path_DualMem_61_im_ia
    );
        Top_Path_DualMem_61_im_q <= Top_Path_DualMem_61_im_iq(31 downto 0);
        Top_Path_DualMem_61_im_r <= Top_Path_DualMem_61_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_61_im_61_im(DELAY,2082)@13
    Top_Path_latch_0L_SampleDelay_61_im_61_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_61_im_q, xout => Top_Path_latch_0L_SampleDelay_61_im_61_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_61_im(MUX,1954)@13
    Top_Path_latch_0L_Mux_61_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_61_im: PROCESS (Top_Path_latch_0L_Mux_61_im_s, Top_Path_latch_0L_SampleDelay_61_im_61_im_q, Top_Path_DualMem_61_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_61_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_61_im_q <= Top_Path_latch_0L_SampleDelay_61_im_61_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_61_im_q <= Top_Path_DualMem_61_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_61_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_61_f(FLOATMULT,2417)@13
    Top_Path_ConjMult1_Multri_61_f_reset <= areset;
    Top_Path_ConjMult1_Multri_61_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_61_f_reset,
    		dataa	 => Top_Path_DualMem_61_re_q,
    		datab	 => Top_Path_latch_0L_Mux_61_im_q,
    		result	 => Top_Path_ConjMult1_Multri_61_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_61_f_a_real <= sIEEE_2_real(Top_Path_DualMem_61_re_q);
    Top_Path_ConjMult1_Multri_61_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_61_im_q);
    Top_Path_ConjMult1_Multri_61_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_61_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_61_re_61_re(DELAY,2081)@13
    Top_Path_latch_0L_SampleDelay_61_re_61_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_61_re_q, xout => Top_Path_latch_0L_SampleDelay_61_re_61_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_61_re(MUX,1953)@13
    Top_Path_latch_0L_Mux_61_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_61_re: PROCESS (Top_Path_latch_0L_Mux_61_re_s, Top_Path_latch_0L_SampleDelay_61_re_61_re_q, Top_Path_DualMem_61_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_61_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_61_re_q <= Top_Path_latch_0L_SampleDelay_61_re_61_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_61_re_q <= Top_Path_DualMem_61_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_61_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_61_f(FLOATMULT,2353)@13
    Top_Path_ConjMult1_Multir_61_f_reset <= areset;
    Top_Path_ConjMult1_Multir_61_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_61_f_reset,
    		dataa	 => Top_Path_DualMem_61_im_q,
    		datab	 => Top_Path_latch_0L_Mux_61_re_q,
    		result	 => Top_Path_ConjMult1_Multir_61_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_61_f_a_real <= sIEEE_2_real(Top_Path_DualMem_61_im_q);
    Top_Path_ConjMult1_Multir_61_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_61_re_q);
    Top_Path_ConjMult1_Multir_61_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_61_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_61_add_f_Top_Path_ConjMult1_Sub_61_R_sub_f_merged(FLOATADDSUB,3145)@17
    Top_Path_ConjMult1_Add2_61_add_f_Top_Path_ConjMult1_Sub_61_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_61_add_f_Top_Path_ConjMult1_Sub_61_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_61_add_f_Top_Path_ConjMult1_Sub_61_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_61_add_f_Top_Path_ConjMult1_Sub_61_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_61_add_f_Top_Path_ConjMult1_Sub_61_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_61_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_61_f_q,
    	result	 => Top_Path_ConjMult1_Add2_61_add_f_Top_Path_ConjMult1_Sub_61_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_61_add_f_Top_Path_ConjMult1_Sub_61_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_61_add_f_Top_Path_ConjMult1_Sub_61_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_61_add_f_Top_Path_ConjMult1_Sub_61_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_61_add_f_Top_Path_ConjMult1_Sub_61_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_61_add_f_Top_Path_ConjMult1_Sub_61_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_61_f_q);
    Top_Path_ConjMult1_Add2_61_add_f_Top_Path_ConjMult1_Sub_61_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_61_f_q);
    Top_Path_ConjMult1_Add2_61_add_f_Top_Path_ConjMult1_Sub_61_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_61_add_f_Top_Path_ConjMult1_Sub_61_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_DerivedSignals_Idx2Range_2(LOOKUP,93)@10
    Control_DerivedSignals_Idx2Range_2: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_2_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_2_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_2_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_2_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_2(MUX,29)@10
    Control_DerivedSignals_Idx2ColRng_2_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_2: PROCESS (Control_DerivedSignals_Idx2ColRng_2_s, Control_DerivedSignals_Idx2Range_2_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_2_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_2_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_2_q <= Control_DerivedSignals_Idx2Range_2_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_2_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_DerivedSignals_Idx2Range_61(LOOKUP,152)@10
    Control_DerivedSignals_Idx2Range_61: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_61_q <= "0";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_61_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_61_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_61_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_61(MUX,88)@10
    Control_DerivedSignals_Idx2ColRng_61_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_61: PROCESS (Control_DerivedSignals_Idx2ColRng_61_s, Control_DerivedSignals_Idx2Range_61_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_61_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_61_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_61_q <= Control_DerivedSignals_Idx2Range_61_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_61_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_PingPongAddr_Mux4_61(MUX,600)@10
    Control_PingPongAddr_Mux4_61_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_61: PROCESS (Control_PingPongAddr_Mux4_61_s, Control_DerivedSignals_Idx2ColRng_61_q, Control_DerivedSignals_Idx2ColRng_2_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_61_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_61_q <= Control_DerivedSignals_Idx2ColRng_61_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_61_q <= Control_DerivedSignals_Idx2ColRng_2_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_61_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_61_q_to_Top_Path_EffVecLength_61_im_a(DELAY,5761)@10
    ld_Control_PingPongAddr_Mux4_61_q_to_Top_Path_EffVecLength_61_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_61_q, xout => ld_Control_PingPongAddr_Mux4_61_q_to_Top_Path_EffVecLength_61_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_61_im(SELECTOR,1793)@22
    Top_Path_EffVecLength_61_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_61_im_q <= (others => '0');
            Top_Path_EffVecLength_61_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_61_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_61_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_61_q_to_Top_Path_EffVecLength_61_im_a_q = "1") THEN
                Top_Path_EffVecLength_61_im_q <= Top_Path_ConjMult1_Add2_61_add_f_Top_Path_ConjMult1_Sub_61_R_sub_f_merged_q;
                Top_Path_EffVecLength_61_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_60_im(DUALMEM,1663)@11
    Top_Path_DualMem_60_im_reset0 <= areset;
    Top_Path_DualMem_60_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_60_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_60_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_60_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_60_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_60_q(0),
        aclr0 => Top_Path_DualMem_60_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_60_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_60_im_iq,
        q_a => Top_Path_DualMem_60_im_ir,
        address_a => Top_Path_DualMem_60_im_aa,
        data_a => Top_Path_DualMem_60_im_ia
    );
        Top_Path_DualMem_60_im_q <= Top_Path_DualMem_60_im_iq(31 downto 0);
        Top_Path_DualMem_60_im_r <= Top_Path_DualMem_60_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_60_im_60_im(DELAY,2080)@13
    Top_Path_latch_0L_SampleDelay_60_im_60_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_60_im_q, xout => Top_Path_latch_0L_SampleDelay_60_im_60_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_60_im(MUX,1952)@13
    Top_Path_latch_0L_Mux_60_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_60_im: PROCESS (Top_Path_latch_0L_Mux_60_im_s, Top_Path_latch_0L_SampleDelay_60_im_60_im_q, Top_Path_DualMem_60_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_60_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_60_im_q <= Top_Path_latch_0L_SampleDelay_60_im_60_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_60_im_q <= Top_Path_DualMem_60_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_60_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_60_f(FLOATMULT,2416)@13
    Top_Path_ConjMult1_Multri_60_f_reset <= areset;
    Top_Path_ConjMult1_Multri_60_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_60_f_reset,
    		dataa	 => Top_Path_DualMem_60_re_q,
    		datab	 => Top_Path_latch_0L_Mux_60_im_q,
    		result	 => Top_Path_ConjMult1_Multri_60_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_60_f_a_real <= sIEEE_2_real(Top_Path_DualMem_60_re_q);
    Top_Path_ConjMult1_Multri_60_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_60_im_q);
    Top_Path_ConjMult1_Multri_60_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_60_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_60_re_60_re(DELAY,2079)@13
    Top_Path_latch_0L_SampleDelay_60_re_60_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_60_re_q, xout => Top_Path_latch_0L_SampleDelay_60_re_60_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_60_re(MUX,1951)@13
    Top_Path_latch_0L_Mux_60_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_60_re: PROCESS (Top_Path_latch_0L_Mux_60_re_s, Top_Path_latch_0L_SampleDelay_60_re_60_re_q, Top_Path_DualMem_60_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_60_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_60_re_q <= Top_Path_latch_0L_SampleDelay_60_re_60_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_60_re_q <= Top_Path_DualMem_60_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_60_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_60_f(FLOATMULT,2352)@13
    Top_Path_ConjMult1_Multir_60_f_reset <= areset;
    Top_Path_ConjMult1_Multir_60_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_60_f_reset,
    		dataa	 => Top_Path_DualMem_60_im_q,
    		datab	 => Top_Path_latch_0L_Mux_60_re_q,
    		result	 => Top_Path_ConjMult1_Multir_60_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_60_f_a_real <= sIEEE_2_real(Top_Path_DualMem_60_im_q);
    Top_Path_ConjMult1_Multir_60_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_60_re_q);
    Top_Path_ConjMult1_Multir_60_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_60_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_60_add_f_Top_Path_ConjMult1_Sub_60_R_sub_f_merged(FLOATADDSUB,3143)@17
    Top_Path_ConjMult1_Add2_60_add_f_Top_Path_ConjMult1_Sub_60_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_60_add_f_Top_Path_ConjMult1_Sub_60_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_60_add_f_Top_Path_ConjMult1_Sub_60_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_60_add_f_Top_Path_ConjMult1_Sub_60_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_60_add_f_Top_Path_ConjMult1_Sub_60_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_60_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_60_f_q,
    	result	 => Top_Path_ConjMult1_Add2_60_add_f_Top_Path_ConjMult1_Sub_60_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_60_add_f_Top_Path_ConjMult1_Sub_60_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_60_add_f_Top_Path_ConjMult1_Sub_60_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_60_add_f_Top_Path_ConjMult1_Sub_60_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_60_add_f_Top_Path_ConjMult1_Sub_60_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_60_add_f_Top_Path_ConjMult1_Sub_60_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_60_f_q);
    Top_Path_ConjMult1_Add2_60_add_f_Top_Path_ConjMult1_Sub_60_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_60_f_q);
    Top_Path_ConjMult1_Add2_60_add_f_Top_Path_ConjMult1_Sub_60_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_60_add_f_Top_Path_ConjMult1_Sub_60_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_DerivedSignals_Idx2Range_3(LOOKUP,94)@10
    Control_DerivedSignals_Idx2Range_3: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_3_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_3_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_3_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_3_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_3_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_3(MUX,30)@10
    Control_DerivedSignals_Idx2ColRng_3_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_3: PROCESS (Control_DerivedSignals_Idx2ColRng_3_s, Control_DerivedSignals_Idx2Range_3_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_3_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_3_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_3_q <= Control_DerivedSignals_Idx2Range_3_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_3_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_DerivedSignals_Idx2Range_60(LOOKUP,151)@10
    Control_DerivedSignals_Idx2Range_60: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_60_q <= "0";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_60_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_60_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_60_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_60_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_60(MUX,87)@10
    Control_DerivedSignals_Idx2ColRng_60_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_60: PROCESS (Control_DerivedSignals_Idx2ColRng_60_s, Control_DerivedSignals_Idx2Range_60_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_60_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_60_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_60_q <= Control_DerivedSignals_Idx2Range_60_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_60_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_PingPongAddr_Mux4_60(MUX,599)@10
    Control_PingPongAddr_Mux4_60_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_60: PROCESS (Control_PingPongAddr_Mux4_60_s, Control_DerivedSignals_Idx2ColRng_60_q, Control_DerivedSignals_Idx2ColRng_3_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_60_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_60_q <= Control_DerivedSignals_Idx2ColRng_60_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_60_q <= Control_DerivedSignals_Idx2ColRng_3_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_60_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_60_q_to_Top_Path_EffVecLength_60_im_a(DELAY,5757)@10
    ld_Control_PingPongAddr_Mux4_60_q_to_Top_Path_EffVecLength_60_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_60_q, xout => ld_Control_PingPongAddr_Mux4_60_q_to_Top_Path_EffVecLength_60_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_60_im(SELECTOR,1791)@22
    Top_Path_EffVecLength_60_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_60_im_q <= (others => '0');
            Top_Path_EffVecLength_60_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_60_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_60_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_60_q_to_Top_Path_EffVecLength_60_im_a_q = "1") THEN
                Top_Path_EffVecLength_60_im_q <= Top_Path_ConjMult1_Add2_60_add_f_Top_Path_ConjMult1_Sub_60_R_sub_f_merged_q;
                Top_Path_EffVecLength_60_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_im_0_im_add_0_30_f(FLOATADDSUB,2946)@23
    Top_Path_VectorDotP_0_im_0_im_add_0_30_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_0_30_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_0_30_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_0_30_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_0_30_f_reset,
    	dataa	 => Top_Path_EffVecLength_60_im_q,
    	datab	 => Top_Path_EffVecLength_61_im_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_0_30_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_0_30_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_0_30_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_0_30_f_n <= Top_Path_VectorDotP_0_im_0_im_add_0_30_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_0_30_f_a_real <= sInternal_2_real(Top_Path_EffVecLength_60_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_30_f_b_real <= sInternal_2_real(Top_Path_EffVecLength_61_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_30_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_30_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_im_0_im_add_1_15_f(FLOATADDSUB,2980)@28
    Top_Path_VectorDotP_0_im_0_im_add_1_15_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_1_15_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_1_15_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_1_15_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_1_15_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_im_0_im_add_0_30_f_q,
    	datab	 => Top_Path_VectorDotP_0_im_0_im_add_0_31_f_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_1_15_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_1_15_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_1_15_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_1_15_f_n <= Top_Path_VectorDotP_0_im_0_im_add_1_15_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_1_15_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_30_f_q);
    Top_Path_VectorDotP_0_im_0_im_add_1_15_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_31_f_q);
    Top_Path_VectorDotP_0_im_0_im_add_1_15_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_1_15_f_q);
    -- synopsys translate on

	--Top_Path_DualMem_59_im(DUALMEM,1661)@11
    Top_Path_DualMem_59_im_reset0 <= areset;
    Top_Path_DualMem_59_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_59_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_59_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_59_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_59_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_59_q(0),
        aclr0 => Top_Path_DualMem_59_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_59_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_59_im_iq,
        q_a => Top_Path_DualMem_59_im_ir,
        address_a => Top_Path_DualMem_59_im_aa,
        data_a => Top_Path_DualMem_59_im_ia
    );
        Top_Path_DualMem_59_im_q <= Top_Path_DualMem_59_im_iq(31 downto 0);
        Top_Path_DualMem_59_im_r <= Top_Path_DualMem_59_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_59_im_59_im(DELAY,2078)@13
    Top_Path_latch_0L_SampleDelay_59_im_59_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_59_im_q, xout => Top_Path_latch_0L_SampleDelay_59_im_59_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_59_im(MUX,1950)@13
    Top_Path_latch_0L_Mux_59_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_59_im: PROCESS (Top_Path_latch_0L_Mux_59_im_s, Top_Path_latch_0L_SampleDelay_59_im_59_im_q, Top_Path_DualMem_59_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_59_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_59_im_q <= Top_Path_latch_0L_SampleDelay_59_im_59_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_59_im_q <= Top_Path_DualMem_59_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_59_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_59_f(FLOATMULT,2415)@13
    Top_Path_ConjMult1_Multri_59_f_reset <= areset;
    Top_Path_ConjMult1_Multri_59_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_59_f_reset,
    		dataa	 => Top_Path_DualMem_59_re_q,
    		datab	 => Top_Path_latch_0L_Mux_59_im_q,
    		result	 => Top_Path_ConjMult1_Multri_59_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_59_f_a_real <= sIEEE_2_real(Top_Path_DualMem_59_re_q);
    Top_Path_ConjMult1_Multri_59_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_59_im_q);
    Top_Path_ConjMult1_Multri_59_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_59_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_59_re_59_re(DELAY,2077)@13
    Top_Path_latch_0L_SampleDelay_59_re_59_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_59_re_q, xout => Top_Path_latch_0L_SampleDelay_59_re_59_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_59_re(MUX,1949)@13
    Top_Path_latch_0L_Mux_59_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_59_re: PROCESS (Top_Path_latch_0L_Mux_59_re_s, Top_Path_latch_0L_SampleDelay_59_re_59_re_q, Top_Path_DualMem_59_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_59_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_59_re_q <= Top_Path_latch_0L_SampleDelay_59_re_59_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_59_re_q <= Top_Path_DualMem_59_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_59_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_59_f(FLOATMULT,2351)@13
    Top_Path_ConjMult1_Multir_59_f_reset <= areset;
    Top_Path_ConjMult1_Multir_59_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_59_f_reset,
    		dataa	 => Top_Path_DualMem_59_im_q,
    		datab	 => Top_Path_latch_0L_Mux_59_re_q,
    		result	 => Top_Path_ConjMult1_Multir_59_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_59_f_a_real <= sIEEE_2_real(Top_Path_DualMem_59_im_q);
    Top_Path_ConjMult1_Multir_59_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_59_re_q);
    Top_Path_ConjMult1_Multir_59_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_59_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_59_add_f_Top_Path_ConjMult1_Sub_59_R_sub_f_merged(FLOATADDSUB,3141)@17
    Top_Path_ConjMult1_Add2_59_add_f_Top_Path_ConjMult1_Sub_59_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_59_add_f_Top_Path_ConjMult1_Sub_59_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_59_add_f_Top_Path_ConjMult1_Sub_59_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_59_add_f_Top_Path_ConjMult1_Sub_59_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_59_add_f_Top_Path_ConjMult1_Sub_59_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_59_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_59_f_q,
    	result	 => Top_Path_ConjMult1_Add2_59_add_f_Top_Path_ConjMult1_Sub_59_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_59_add_f_Top_Path_ConjMult1_Sub_59_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_59_add_f_Top_Path_ConjMult1_Sub_59_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_59_add_f_Top_Path_ConjMult1_Sub_59_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_59_add_f_Top_Path_ConjMult1_Sub_59_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_59_add_f_Top_Path_ConjMult1_Sub_59_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_59_f_q);
    Top_Path_ConjMult1_Add2_59_add_f_Top_Path_ConjMult1_Sub_59_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_59_f_q);
    Top_Path_ConjMult1_Add2_59_add_f_Top_Path_ConjMult1_Sub_59_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_59_add_f_Top_Path_ConjMult1_Sub_59_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_DerivedSignals_Idx2Range_4(LOOKUP,95)@10
    Control_DerivedSignals_Idx2Range_4: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_4_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_4_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_4_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_4_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_4_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_4_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_4(MUX,31)@10
    Control_DerivedSignals_Idx2ColRng_4_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_4: PROCESS (Control_DerivedSignals_Idx2ColRng_4_s, Control_DerivedSignals_Idx2Range_4_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_4_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_4_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_4_q <= Control_DerivedSignals_Idx2Range_4_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_4_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_DerivedSignals_Idx2Range_59(LOOKUP,150)@10
    Control_DerivedSignals_Idx2Range_59: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_59_q <= "0";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_59_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_59_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_59_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_59_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_59_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_59(MUX,86)@10
    Control_DerivedSignals_Idx2ColRng_59_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_59: PROCESS (Control_DerivedSignals_Idx2ColRng_59_s, Control_DerivedSignals_Idx2Range_59_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_59_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_59_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_59_q <= Control_DerivedSignals_Idx2Range_59_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_59_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_PingPongAddr_Mux4_59(MUX,598)@10
    Control_PingPongAddr_Mux4_59_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_59: PROCESS (Control_PingPongAddr_Mux4_59_s, Control_DerivedSignals_Idx2ColRng_59_q, Control_DerivedSignals_Idx2ColRng_4_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_59_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_59_q <= Control_DerivedSignals_Idx2ColRng_59_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_59_q <= Control_DerivedSignals_Idx2ColRng_4_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_59_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_59_q_to_Top_Path_EffVecLength_59_im_a(DELAY,5753)@10
    ld_Control_PingPongAddr_Mux4_59_q_to_Top_Path_EffVecLength_59_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_59_q, xout => ld_Control_PingPongAddr_Mux4_59_q_to_Top_Path_EffVecLength_59_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_59_im(SELECTOR,1789)@22
    Top_Path_EffVecLength_59_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_59_im_q <= (others => '0');
            Top_Path_EffVecLength_59_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_59_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_59_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_59_q_to_Top_Path_EffVecLength_59_im_a_q = "1") THEN
                Top_Path_EffVecLength_59_im_q <= Top_Path_ConjMult1_Add2_59_add_f_Top_Path_ConjMult1_Sub_59_R_sub_f_merged_q;
                Top_Path_EffVecLength_59_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_58_im(DUALMEM,1659)@11
    Top_Path_DualMem_58_im_reset0 <= areset;
    Top_Path_DualMem_58_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_58_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_58_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_58_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_58_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_58_q(0),
        aclr0 => Top_Path_DualMem_58_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_58_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_58_im_iq,
        q_a => Top_Path_DualMem_58_im_ir,
        address_a => Top_Path_DualMem_58_im_aa,
        data_a => Top_Path_DualMem_58_im_ia
    );
        Top_Path_DualMem_58_im_q <= Top_Path_DualMem_58_im_iq(31 downto 0);
        Top_Path_DualMem_58_im_r <= Top_Path_DualMem_58_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_58_im_58_im(DELAY,2076)@13
    Top_Path_latch_0L_SampleDelay_58_im_58_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_58_im_q, xout => Top_Path_latch_0L_SampleDelay_58_im_58_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_58_im(MUX,1948)@13
    Top_Path_latch_0L_Mux_58_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_58_im: PROCESS (Top_Path_latch_0L_Mux_58_im_s, Top_Path_latch_0L_SampleDelay_58_im_58_im_q, Top_Path_DualMem_58_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_58_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_58_im_q <= Top_Path_latch_0L_SampleDelay_58_im_58_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_58_im_q <= Top_Path_DualMem_58_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_58_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_58_f(FLOATMULT,2414)@13
    Top_Path_ConjMult1_Multri_58_f_reset <= areset;
    Top_Path_ConjMult1_Multri_58_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_58_f_reset,
    		dataa	 => Top_Path_DualMem_58_re_q,
    		datab	 => Top_Path_latch_0L_Mux_58_im_q,
    		result	 => Top_Path_ConjMult1_Multri_58_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_58_f_a_real <= sIEEE_2_real(Top_Path_DualMem_58_re_q);
    Top_Path_ConjMult1_Multri_58_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_58_im_q);
    Top_Path_ConjMult1_Multri_58_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_58_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_58_re_58_re(DELAY,2075)@13
    Top_Path_latch_0L_SampleDelay_58_re_58_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_58_re_q, xout => Top_Path_latch_0L_SampleDelay_58_re_58_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_58_re(MUX,1947)@13
    Top_Path_latch_0L_Mux_58_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_58_re: PROCESS (Top_Path_latch_0L_Mux_58_re_s, Top_Path_latch_0L_SampleDelay_58_re_58_re_q, Top_Path_DualMem_58_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_58_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_58_re_q <= Top_Path_latch_0L_SampleDelay_58_re_58_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_58_re_q <= Top_Path_DualMem_58_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_58_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_58_f(FLOATMULT,2350)@13
    Top_Path_ConjMult1_Multir_58_f_reset <= areset;
    Top_Path_ConjMult1_Multir_58_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_58_f_reset,
    		dataa	 => Top_Path_DualMem_58_im_q,
    		datab	 => Top_Path_latch_0L_Mux_58_re_q,
    		result	 => Top_Path_ConjMult1_Multir_58_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_58_f_a_real <= sIEEE_2_real(Top_Path_DualMem_58_im_q);
    Top_Path_ConjMult1_Multir_58_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_58_re_q);
    Top_Path_ConjMult1_Multir_58_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_58_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_58_add_f_Top_Path_ConjMult1_Sub_58_R_sub_f_merged(FLOATADDSUB,3139)@17
    Top_Path_ConjMult1_Add2_58_add_f_Top_Path_ConjMult1_Sub_58_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_58_add_f_Top_Path_ConjMult1_Sub_58_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_58_add_f_Top_Path_ConjMult1_Sub_58_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_58_add_f_Top_Path_ConjMult1_Sub_58_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_58_add_f_Top_Path_ConjMult1_Sub_58_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_58_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_58_f_q,
    	result	 => Top_Path_ConjMult1_Add2_58_add_f_Top_Path_ConjMult1_Sub_58_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_58_add_f_Top_Path_ConjMult1_Sub_58_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_58_add_f_Top_Path_ConjMult1_Sub_58_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_58_add_f_Top_Path_ConjMult1_Sub_58_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_58_add_f_Top_Path_ConjMult1_Sub_58_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_58_add_f_Top_Path_ConjMult1_Sub_58_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_58_f_q);
    Top_Path_ConjMult1_Add2_58_add_f_Top_Path_ConjMult1_Sub_58_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_58_f_q);
    Top_Path_ConjMult1_Add2_58_add_f_Top_Path_ConjMult1_Sub_58_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_58_add_f_Top_Path_ConjMult1_Sub_58_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_DerivedSignals_Idx2Range_5(LOOKUP,96)@10
    Control_DerivedSignals_Idx2Range_5: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_5_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_5_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_5_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_5_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_5_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_5_q <= "0";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_5_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_5(MUX,32)@10
    Control_DerivedSignals_Idx2ColRng_5_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_5: PROCESS (Control_DerivedSignals_Idx2ColRng_5_s, Control_DerivedSignals_Idx2Range_5_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_5_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_5_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_5_q <= Control_DerivedSignals_Idx2Range_5_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_5_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_DerivedSignals_Idx2Range_58(LOOKUP,149)@10
    Control_DerivedSignals_Idx2Range_58: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_58_q <= "0";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_58_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_58_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_58_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_58_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_58_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_58_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_58(MUX,85)@10
    Control_DerivedSignals_Idx2ColRng_58_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_58: PROCESS (Control_DerivedSignals_Idx2ColRng_58_s, Control_DerivedSignals_Idx2Range_58_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_58_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_58_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_58_q <= Control_DerivedSignals_Idx2Range_58_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_58_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_PingPongAddr_Mux4_58(MUX,597)@10
    Control_PingPongAddr_Mux4_58_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_58: PROCESS (Control_PingPongAddr_Mux4_58_s, Control_DerivedSignals_Idx2ColRng_58_q, Control_DerivedSignals_Idx2ColRng_5_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_58_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_58_q <= Control_DerivedSignals_Idx2ColRng_58_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_58_q <= Control_DerivedSignals_Idx2ColRng_5_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_58_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_58_q_to_Top_Path_EffVecLength_58_im_a(DELAY,5749)@10
    ld_Control_PingPongAddr_Mux4_58_q_to_Top_Path_EffVecLength_58_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_58_q, xout => ld_Control_PingPongAddr_Mux4_58_q_to_Top_Path_EffVecLength_58_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_58_im(SELECTOR,1787)@22
    Top_Path_EffVecLength_58_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_58_im_q <= (others => '0');
            Top_Path_EffVecLength_58_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_58_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_58_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_58_q_to_Top_Path_EffVecLength_58_im_a_q = "1") THEN
                Top_Path_EffVecLength_58_im_q <= Top_Path_ConjMult1_Add2_58_add_f_Top_Path_ConjMult1_Sub_58_R_sub_f_merged_q;
                Top_Path_EffVecLength_58_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_im_0_im_add_0_29_f(FLOATADDSUB,2944)@23
    Top_Path_VectorDotP_0_im_0_im_add_0_29_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_0_29_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_0_29_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_0_29_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_0_29_f_reset,
    	dataa	 => Top_Path_EffVecLength_58_im_q,
    	datab	 => Top_Path_EffVecLength_59_im_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_0_29_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_0_29_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_0_29_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_0_29_f_n <= Top_Path_VectorDotP_0_im_0_im_add_0_29_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_0_29_f_a_real <= sInternal_2_real(Top_Path_EffVecLength_58_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_29_f_b_real <= sInternal_2_real(Top_Path_EffVecLength_59_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_29_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_29_f_q);
    -- synopsys translate on

	--Top_Path_DualMem_57_im(DUALMEM,1657)@11
    Top_Path_DualMem_57_im_reset0 <= areset;
    Top_Path_DualMem_57_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_57_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_57_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_57_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_57_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_57_q(0),
        aclr0 => Top_Path_DualMem_57_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_57_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_57_im_iq,
        q_a => Top_Path_DualMem_57_im_ir,
        address_a => Top_Path_DualMem_57_im_aa,
        data_a => Top_Path_DualMem_57_im_ia
    );
        Top_Path_DualMem_57_im_q <= Top_Path_DualMem_57_im_iq(31 downto 0);
        Top_Path_DualMem_57_im_r <= Top_Path_DualMem_57_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_57_im_57_im(DELAY,2074)@13
    Top_Path_latch_0L_SampleDelay_57_im_57_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_57_im_q, xout => Top_Path_latch_0L_SampleDelay_57_im_57_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_57_im(MUX,1946)@13
    Top_Path_latch_0L_Mux_57_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_57_im: PROCESS (Top_Path_latch_0L_Mux_57_im_s, Top_Path_latch_0L_SampleDelay_57_im_57_im_q, Top_Path_DualMem_57_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_57_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_57_im_q <= Top_Path_latch_0L_SampleDelay_57_im_57_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_57_im_q <= Top_Path_DualMem_57_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_57_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_57_f(FLOATMULT,2413)@13
    Top_Path_ConjMult1_Multri_57_f_reset <= areset;
    Top_Path_ConjMult1_Multri_57_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_57_f_reset,
    		dataa	 => Top_Path_DualMem_57_re_q,
    		datab	 => Top_Path_latch_0L_Mux_57_im_q,
    		result	 => Top_Path_ConjMult1_Multri_57_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_57_f_a_real <= sIEEE_2_real(Top_Path_DualMem_57_re_q);
    Top_Path_ConjMult1_Multri_57_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_57_im_q);
    Top_Path_ConjMult1_Multri_57_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_57_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_57_re_57_re(DELAY,2073)@13
    Top_Path_latch_0L_SampleDelay_57_re_57_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_57_re_q, xout => Top_Path_latch_0L_SampleDelay_57_re_57_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_57_re(MUX,1945)@13
    Top_Path_latch_0L_Mux_57_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_57_re: PROCESS (Top_Path_latch_0L_Mux_57_re_s, Top_Path_latch_0L_SampleDelay_57_re_57_re_q, Top_Path_DualMem_57_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_57_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_57_re_q <= Top_Path_latch_0L_SampleDelay_57_re_57_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_57_re_q <= Top_Path_DualMem_57_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_57_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_57_f(FLOATMULT,2349)@13
    Top_Path_ConjMult1_Multir_57_f_reset <= areset;
    Top_Path_ConjMult1_Multir_57_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_57_f_reset,
    		dataa	 => Top_Path_DualMem_57_im_q,
    		datab	 => Top_Path_latch_0L_Mux_57_re_q,
    		result	 => Top_Path_ConjMult1_Multir_57_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_57_f_a_real <= sIEEE_2_real(Top_Path_DualMem_57_im_q);
    Top_Path_ConjMult1_Multir_57_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_57_re_q);
    Top_Path_ConjMult1_Multir_57_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_57_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_57_add_f_Top_Path_ConjMult1_Sub_57_R_sub_f_merged(FLOATADDSUB,3137)@17
    Top_Path_ConjMult1_Add2_57_add_f_Top_Path_ConjMult1_Sub_57_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_57_add_f_Top_Path_ConjMult1_Sub_57_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_57_add_f_Top_Path_ConjMult1_Sub_57_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_57_add_f_Top_Path_ConjMult1_Sub_57_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_57_add_f_Top_Path_ConjMult1_Sub_57_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_57_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_57_f_q,
    	result	 => Top_Path_ConjMult1_Add2_57_add_f_Top_Path_ConjMult1_Sub_57_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_57_add_f_Top_Path_ConjMult1_Sub_57_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_57_add_f_Top_Path_ConjMult1_Sub_57_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_57_add_f_Top_Path_ConjMult1_Sub_57_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_57_add_f_Top_Path_ConjMult1_Sub_57_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_57_add_f_Top_Path_ConjMult1_Sub_57_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_57_f_q);
    Top_Path_ConjMult1_Add2_57_add_f_Top_Path_ConjMult1_Sub_57_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_57_f_q);
    Top_Path_ConjMult1_Add2_57_add_f_Top_Path_ConjMult1_Sub_57_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_57_add_f_Top_Path_ConjMult1_Sub_57_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_DerivedSignals_Idx2Range_6(LOOKUP,97)@10
    Control_DerivedSignals_Idx2Range_6: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_6_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_6_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_6_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_6_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_6_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_6_q <= "0";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_6_q <= "0";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_6_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_6(MUX,33)@10
    Control_DerivedSignals_Idx2ColRng_6_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_6: PROCESS (Control_DerivedSignals_Idx2ColRng_6_s, Control_DerivedSignals_Idx2Range_6_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_6_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_6_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_6_q <= Control_DerivedSignals_Idx2Range_6_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_6_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_DerivedSignals_Idx2Range_57(LOOKUP,148)@10
    Control_DerivedSignals_Idx2Range_57: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_57_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_57_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_57_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_57_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_57_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_57_q <= "0";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_57_q <= "0";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_57_q <= "0";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_57_q <= "0";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_57_q <= "0";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_57_q <= "0";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_57_q <= "0";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_57_q <= "0";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_57_q <= "0";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_57_q <= "0";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_57_q <= "0";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_57_q <= "0";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_57_q <= "0";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_57_q <= "0";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_57_q <= "0";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_57_q <= "0";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_57_q <= "0";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_57_q <= "0";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_57_q <= "0";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_57_q <= "0";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_57_q <= "0";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_57_q <= "0";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_57_q <= "0";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_57_q <= "0";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_57_q <= "0";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_57_q <= "0";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_57_q <= "0";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_57_q <= "0";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_57_q <= "0";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_57_q <= "0";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_57_q <= "0";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_57_q <= "0";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_57_q <= "0";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_57_q <= "0";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_57_q <= "0";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_57_q <= "0";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_57_q <= "0";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_57_q <= "0";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_57_q <= "0";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_57_q <= "0";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_57_q <= "0";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_57_q <= "0";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_57_q <= "0";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_57_q <= "0";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_57_q <= "0";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_57_q <= "0";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_57_q <= "0";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_57_q <= "0";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_57_q <= "0";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_57_q <= "0";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_57_q <= "0";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_57_q <= "0";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_57_q <= "0";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_57_q <= "1";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_57_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_57_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_57_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_57_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_57_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_57_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_57(MUX,84)@10
    Control_DerivedSignals_Idx2ColRng_57_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_57: PROCESS (Control_DerivedSignals_Idx2ColRng_57_s, Control_DerivedSignals_Idx2Range_57_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_57_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_57_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_57_q <= Control_DerivedSignals_Idx2Range_57_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_57_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_PingPongAddr_Mux4_57(MUX,596)@10
    Control_PingPongAddr_Mux4_57_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_57: PROCESS (Control_PingPongAddr_Mux4_57_s, Control_DerivedSignals_Idx2ColRng_57_q, Control_DerivedSignals_Idx2ColRng_6_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_57_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_57_q <= Control_DerivedSignals_Idx2ColRng_57_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_57_q <= Control_DerivedSignals_Idx2ColRng_6_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_57_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_57_q_to_Top_Path_EffVecLength_57_im_a(DELAY,5745)@10
    ld_Control_PingPongAddr_Mux4_57_q_to_Top_Path_EffVecLength_57_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_57_q, xout => ld_Control_PingPongAddr_Mux4_57_q_to_Top_Path_EffVecLength_57_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_57_im(SELECTOR,1785)@22
    Top_Path_EffVecLength_57_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_57_im_q <= (others => '0');
            Top_Path_EffVecLength_57_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_57_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_57_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_57_q_to_Top_Path_EffVecLength_57_im_a_q = "1") THEN
                Top_Path_EffVecLength_57_im_q <= Top_Path_ConjMult1_Add2_57_add_f_Top_Path_ConjMult1_Sub_57_R_sub_f_merged_q;
                Top_Path_EffVecLength_57_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_56_im(DUALMEM,1655)@11
    Top_Path_DualMem_56_im_reset0 <= areset;
    Top_Path_DualMem_56_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_56_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_56_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_56_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_56_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_56_q(0),
        aclr0 => Top_Path_DualMem_56_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_56_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_56_im_iq,
        q_a => Top_Path_DualMem_56_im_ir,
        address_a => Top_Path_DualMem_56_im_aa,
        data_a => Top_Path_DualMem_56_im_ia
    );
        Top_Path_DualMem_56_im_q <= Top_Path_DualMem_56_im_iq(31 downto 0);
        Top_Path_DualMem_56_im_r <= Top_Path_DualMem_56_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_56_im_56_im(DELAY,2072)@13
    Top_Path_latch_0L_SampleDelay_56_im_56_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_56_im_q, xout => Top_Path_latch_0L_SampleDelay_56_im_56_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_56_im(MUX,1944)@13
    Top_Path_latch_0L_Mux_56_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_56_im: PROCESS (Top_Path_latch_0L_Mux_56_im_s, Top_Path_latch_0L_SampleDelay_56_im_56_im_q, Top_Path_DualMem_56_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_56_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_56_im_q <= Top_Path_latch_0L_SampleDelay_56_im_56_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_56_im_q <= Top_Path_DualMem_56_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_56_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_56_f(FLOATMULT,2412)@13
    Top_Path_ConjMult1_Multri_56_f_reset <= areset;
    Top_Path_ConjMult1_Multri_56_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_56_f_reset,
    		dataa	 => Top_Path_DualMem_56_re_q,
    		datab	 => Top_Path_latch_0L_Mux_56_im_q,
    		result	 => Top_Path_ConjMult1_Multri_56_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_56_f_a_real <= sIEEE_2_real(Top_Path_DualMem_56_re_q);
    Top_Path_ConjMult1_Multri_56_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_56_im_q);
    Top_Path_ConjMult1_Multri_56_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_56_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_56_re_56_re(DELAY,2071)@13
    Top_Path_latch_0L_SampleDelay_56_re_56_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_56_re_q, xout => Top_Path_latch_0L_SampleDelay_56_re_56_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_56_re(MUX,1943)@13
    Top_Path_latch_0L_Mux_56_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_56_re: PROCESS (Top_Path_latch_0L_Mux_56_re_s, Top_Path_latch_0L_SampleDelay_56_re_56_re_q, Top_Path_DualMem_56_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_56_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_56_re_q <= Top_Path_latch_0L_SampleDelay_56_re_56_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_56_re_q <= Top_Path_DualMem_56_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_56_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_56_f(FLOATMULT,2348)@13
    Top_Path_ConjMult1_Multir_56_f_reset <= areset;
    Top_Path_ConjMult1_Multir_56_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_56_f_reset,
    		dataa	 => Top_Path_DualMem_56_im_q,
    		datab	 => Top_Path_latch_0L_Mux_56_re_q,
    		result	 => Top_Path_ConjMult1_Multir_56_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_56_f_a_real <= sIEEE_2_real(Top_Path_DualMem_56_im_q);
    Top_Path_ConjMult1_Multir_56_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_56_re_q);
    Top_Path_ConjMult1_Multir_56_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_56_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_56_add_f_Top_Path_ConjMult1_Sub_56_R_sub_f_merged(FLOATADDSUB,3135)@17
    Top_Path_ConjMult1_Add2_56_add_f_Top_Path_ConjMult1_Sub_56_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_56_add_f_Top_Path_ConjMult1_Sub_56_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_56_add_f_Top_Path_ConjMult1_Sub_56_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_56_add_f_Top_Path_ConjMult1_Sub_56_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_56_add_f_Top_Path_ConjMult1_Sub_56_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_56_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_56_f_q,
    	result	 => Top_Path_ConjMult1_Add2_56_add_f_Top_Path_ConjMult1_Sub_56_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_56_add_f_Top_Path_ConjMult1_Sub_56_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_56_add_f_Top_Path_ConjMult1_Sub_56_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_56_add_f_Top_Path_ConjMult1_Sub_56_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_56_add_f_Top_Path_ConjMult1_Sub_56_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_56_add_f_Top_Path_ConjMult1_Sub_56_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_56_f_q);
    Top_Path_ConjMult1_Add2_56_add_f_Top_Path_ConjMult1_Sub_56_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_56_f_q);
    Top_Path_ConjMult1_Add2_56_add_f_Top_Path_ConjMult1_Sub_56_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_56_add_f_Top_Path_ConjMult1_Sub_56_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_DerivedSignals_Idx2Range_7(LOOKUP,98)@10
    Control_DerivedSignals_Idx2Range_7: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_7_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_7_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_7_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_7_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_7_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_7_q <= "0";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_7_q <= "0";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_7_q <= "0";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_7_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_7(MUX,34)@10
    Control_DerivedSignals_Idx2ColRng_7_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_7: PROCESS (Control_DerivedSignals_Idx2ColRng_7_s, Control_DerivedSignals_Idx2Range_7_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_7_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_7_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_7_q <= Control_DerivedSignals_Idx2Range_7_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_7_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_DerivedSignals_Idx2Range_56(LOOKUP,147)@10
    Control_DerivedSignals_Idx2Range_56: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_56_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_56_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_56_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_56_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_56_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_56_q <= "0";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_56_q <= "0";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_56_q <= "0";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_56_q <= "0";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_56_q <= "0";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_56_q <= "0";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_56_q <= "0";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_56_q <= "0";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_56_q <= "0";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_56_q <= "0";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_56_q <= "0";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_56_q <= "0";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_56_q <= "0";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_56_q <= "0";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_56_q <= "0";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_56_q <= "0";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_56_q <= "0";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_56_q <= "0";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_56_q <= "0";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_56_q <= "0";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_56_q <= "0";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_56_q <= "0";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_56_q <= "0";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_56_q <= "0";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_56_q <= "0";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_56_q <= "0";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_56_q <= "0";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_56_q <= "0";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_56_q <= "0";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_56_q <= "0";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_56_q <= "0";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_56_q <= "0";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_56_q <= "0";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_56_q <= "0";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_56_q <= "0";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_56_q <= "0";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_56_q <= "0";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_56_q <= "0";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_56_q <= "0";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_56_q <= "0";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_56_q <= "0";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_56_q <= "0";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_56_q <= "0";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_56_q <= "0";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_56_q <= "0";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_56_q <= "0";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_56_q <= "0";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_56_q <= "0";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_56_q <= "0";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_56_q <= "0";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_56_q <= "0";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_56_q <= "0";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_56_q <= "1";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_56_q <= "1";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_56_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_56_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_56_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_56_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_56_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_56_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_56(MUX,83)@10
    Control_DerivedSignals_Idx2ColRng_56_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_56: PROCESS (Control_DerivedSignals_Idx2ColRng_56_s, Control_DerivedSignals_Idx2Range_56_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_56_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_56_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_56_q <= Control_DerivedSignals_Idx2Range_56_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_56_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_PingPongAddr_Mux4_56(MUX,595)@10
    Control_PingPongAddr_Mux4_56_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_56: PROCESS (Control_PingPongAddr_Mux4_56_s, Control_DerivedSignals_Idx2ColRng_56_q, Control_DerivedSignals_Idx2ColRng_7_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_56_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_56_q <= Control_DerivedSignals_Idx2ColRng_56_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_56_q <= Control_DerivedSignals_Idx2ColRng_7_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_56_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_56_q_to_Top_Path_EffVecLength_56_im_a(DELAY,5741)@10
    ld_Control_PingPongAddr_Mux4_56_q_to_Top_Path_EffVecLength_56_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_56_q, xout => ld_Control_PingPongAddr_Mux4_56_q_to_Top_Path_EffVecLength_56_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_56_im(SELECTOR,1783)@22
    Top_Path_EffVecLength_56_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_56_im_q <= (others => '0');
            Top_Path_EffVecLength_56_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_56_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_56_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_56_q_to_Top_Path_EffVecLength_56_im_a_q = "1") THEN
                Top_Path_EffVecLength_56_im_q <= Top_Path_ConjMult1_Add2_56_add_f_Top_Path_ConjMult1_Sub_56_R_sub_f_merged_q;
                Top_Path_EffVecLength_56_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_im_0_im_add_0_28_f(FLOATADDSUB,2942)@23
    Top_Path_VectorDotP_0_im_0_im_add_0_28_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_0_28_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_0_28_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_0_28_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_0_28_f_reset,
    	dataa	 => Top_Path_EffVecLength_56_im_q,
    	datab	 => Top_Path_EffVecLength_57_im_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_0_28_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_0_28_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_0_28_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_0_28_f_n <= Top_Path_VectorDotP_0_im_0_im_add_0_28_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_0_28_f_a_real <= sInternal_2_real(Top_Path_EffVecLength_56_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_28_f_b_real <= sInternal_2_real(Top_Path_EffVecLength_57_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_28_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_28_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_im_0_im_add_1_14_f(FLOATADDSUB,2978)@28
    Top_Path_VectorDotP_0_im_0_im_add_1_14_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_1_14_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_1_14_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_1_14_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_1_14_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_im_0_im_add_0_28_f_q,
    	datab	 => Top_Path_VectorDotP_0_im_0_im_add_0_29_f_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_1_14_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_1_14_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_1_14_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_1_14_f_n <= Top_Path_VectorDotP_0_im_0_im_add_1_14_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_1_14_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_28_f_q);
    Top_Path_VectorDotP_0_im_0_im_add_1_14_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_29_f_q);
    Top_Path_VectorDotP_0_im_0_im_add_1_14_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_1_14_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_im_0_im_add_2_7_f(FLOATADDSUB,2996)@33
    Top_Path_VectorDotP_0_im_0_im_add_2_7_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_2_7_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_2_7_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_2_7_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_2_7_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_im_0_im_add_1_14_f_q,
    	datab	 => Top_Path_VectorDotP_0_im_0_im_add_1_15_f_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_2_7_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_2_7_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_2_7_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_2_7_f_n <= Top_Path_VectorDotP_0_im_0_im_add_2_7_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_2_7_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_1_14_f_q);
    Top_Path_VectorDotP_0_im_0_im_add_2_7_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_1_15_f_q);
    Top_Path_VectorDotP_0_im_0_im_add_2_7_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_2_7_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_im_0_im_add_2_7_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_3_f_1(fixed,3341)@38
    Top_Path_VectorDotP_0_im_0_im_add_2_7_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_3_f_1_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_2_7_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_3_f_1_inst : fp_norm_sInternal_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_im_0_im_add_2_7_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_3_f_1_reset,
    		dataa	 => Top_Path_VectorDotP_0_im_0_im_add_2_7_f_q,
    		result	 => Top_Path_VectorDotP_0_im_0_im_add_2_7_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_3_f_1_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_2_7_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_3_f_1_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_2_7_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_3_f_1_q);
    -- synopsys translate on

	--Top_Path_DualMem_55_im(DUALMEM,1653)@11
    Top_Path_DualMem_55_im_reset0 <= areset;
    Top_Path_DualMem_55_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_55_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_55_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_55_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_55_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_55_q(0),
        aclr0 => Top_Path_DualMem_55_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_55_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_55_im_iq,
        q_a => Top_Path_DualMem_55_im_ir,
        address_a => Top_Path_DualMem_55_im_aa,
        data_a => Top_Path_DualMem_55_im_ia
    );
        Top_Path_DualMem_55_im_q <= Top_Path_DualMem_55_im_iq(31 downto 0);
        Top_Path_DualMem_55_im_r <= Top_Path_DualMem_55_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_55_im_55_im(DELAY,2070)@13
    Top_Path_latch_0L_SampleDelay_55_im_55_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_55_im_q, xout => Top_Path_latch_0L_SampleDelay_55_im_55_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_55_im(MUX,1942)@13
    Top_Path_latch_0L_Mux_55_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_55_im: PROCESS (Top_Path_latch_0L_Mux_55_im_s, Top_Path_latch_0L_SampleDelay_55_im_55_im_q, Top_Path_DualMem_55_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_55_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_55_im_q <= Top_Path_latch_0L_SampleDelay_55_im_55_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_55_im_q <= Top_Path_DualMem_55_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_55_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_55_f(FLOATMULT,2411)@13
    Top_Path_ConjMult1_Multri_55_f_reset <= areset;
    Top_Path_ConjMult1_Multri_55_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_55_f_reset,
    		dataa	 => Top_Path_DualMem_55_re_q,
    		datab	 => Top_Path_latch_0L_Mux_55_im_q,
    		result	 => Top_Path_ConjMult1_Multri_55_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_55_f_a_real <= sIEEE_2_real(Top_Path_DualMem_55_re_q);
    Top_Path_ConjMult1_Multri_55_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_55_im_q);
    Top_Path_ConjMult1_Multri_55_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_55_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_55_re_55_re(DELAY,2069)@13
    Top_Path_latch_0L_SampleDelay_55_re_55_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_55_re_q, xout => Top_Path_latch_0L_SampleDelay_55_re_55_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_55_re(MUX,1941)@13
    Top_Path_latch_0L_Mux_55_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_55_re: PROCESS (Top_Path_latch_0L_Mux_55_re_s, Top_Path_latch_0L_SampleDelay_55_re_55_re_q, Top_Path_DualMem_55_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_55_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_55_re_q <= Top_Path_latch_0L_SampleDelay_55_re_55_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_55_re_q <= Top_Path_DualMem_55_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_55_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_55_f(FLOATMULT,2347)@13
    Top_Path_ConjMult1_Multir_55_f_reset <= areset;
    Top_Path_ConjMult1_Multir_55_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_55_f_reset,
    		dataa	 => Top_Path_DualMem_55_im_q,
    		datab	 => Top_Path_latch_0L_Mux_55_re_q,
    		result	 => Top_Path_ConjMult1_Multir_55_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_55_f_a_real <= sIEEE_2_real(Top_Path_DualMem_55_im_q);
    Top_Path_ConjMult1_Multir_55_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_55_re_q);
    Top_Path_ConjMult1_Multir_55_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_55_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_55_add_f_Top_Path_ConjMult1_Sub_55_R_sub_f_merged(FLOATADDSUB,3133)@17
    Top_Path_ConjMult1_Add2_55_add_f_Top_Path_ConjMult1_Sub_55_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_55_add_f_Top_Path_ConjMult1_Sub_55_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_55_add_f_Top_Path_ConjMult1_Sub_55_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_55_add_f_Top_Path_ConjMult1_Sub_55_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_55_add_f_Top_Path_ConjMult1_Sub_55_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_55_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_55_f_q,
    	result	 => Top_Path_ConjMult1_Add2_55_add_f_Top_Path_ConjMult1_Sub_55_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_55_add_f_Top_Path_ConjMult1_Sub_55_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_55_add_f_Top_Path_ConjMult1_Sub_55_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_55_add_f_Top_Path_ConjMult1_Sub_55_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_55_add_f_Top_Path_ConjMult1_Sub_55_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_55_add_f_Top_Path_ConjMult1_Sub_55_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_55_f_q);
    Top_Path_ConjMult1_Add2_55_add_f_Top_Path_ConjMult1_Sub_55_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_55_f_q);
    Top_Path_ConjMult1_Add2_55_add_f_Top_Path_ConjMult1_Sub_55_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_55_add_f_Top_Path_ConjMult1_Sub_55_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_DerivedSignals_Idx2Range_8(LOOKUP,99)@10
    Control_DerivedSignals_Idx2Range_8: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_8_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_8_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_8_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_8_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_8_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_8_q <= "0";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_8_q <= "0";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_8_q <= "0";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_8_q <= "0";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_8_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_8(MUX,35)@10
    Control_DerivedSignals_Idx2ColRng_8_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_8: PROCESS (Control_DerivedSignals_Idx2ColRng_8_s, Control_DerivedSignals_Idx2Range_8_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_8_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_8_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_8_q <= Control_DerivedSignals_Idx2Range_8_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_8_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_DerivedSignals_Idx2Range_55(LOOKUP,146)@10
    Control_DerivedSignals_Idx2Range_55: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_55_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_55_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_55_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_55_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_55_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_55_q <= "0";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_55_q <= "0";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_55_q <= "0";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_55_q <= "0";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_55_q <= "0";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_55_q <= "0";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_55_q <= "0";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_55_q <= "0";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_55_q <= "0";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_55_q <= "0";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_55_q <= "0";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_55_q <= "0";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_55_q <= "0";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_55_q <= "0";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_55_q <= "0";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_55_q <= "0";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_55_q <= "0";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_55_q <= "0";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_55_q <= "0";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_55_q <= "0";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_55_q <= "0";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_55_q <= "0";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_55_q <= "0";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_55_q <= "0";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_55_q <= "0";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_55_q <= "0";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_55_q <= "0";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_55_q <= "0";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_55_q <= "0";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_55_q <= "0";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_55_q <= "0";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_55_q <= "0";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_55_q <= "0";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_55_q <= "0";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_55_q <= "0";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_55_q <= "0";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_55_q <= "0";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_55_q <= "0";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_55_q <= "0";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_55_q <= "0";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_55_q <= "0";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_55_q <= "0";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_55_q <= "0";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_55_q <= "0";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_55_q <= "0";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_55_q <= "0";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_55_q <= "0";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_55_q <= "0";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_55_q <= "0";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_55_q <= "0";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_55_q <= "0";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_55_q <= "1";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_55_q <= "1";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_55_q <= "1";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_55_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_55_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_55_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_55_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_55_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_55_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_55(MUX,82)@10
    Control_DerivedSignals_Idx2ColRng_55_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_55: PROCESS (Control_DerivedSignals_Idx2ColRng_55_s, Control_DerivedSignals_Idx2Range_55_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_55_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_55_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_55_q <= Control_DerivedSignals_Idx2Range_55_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_55_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_PingPongAddr_Mux4_55(MUX,594)@10
    Control_PingPongAddr_Mux4_55_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_55: PROCESS (Control_PingPongAddr_Mux4_55_s, Control_DerivedSignals_Idx2ColRng_55_q, Control_DerivedSignals_Idx2ColRng_8_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_55_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_55_q <= Control_DerivedSignals_Idx2ColRng_55_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_55_q <= Control_DerivedSignals_Idx2ColRng_8_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_55_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_55_q_to_Top_Path_EffVecLength_55_im_a(DELAY,5737)@10
    ld_Control_PingPongAddr_Mux4_55_q_to_Top_Path_EffVecLength_55_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_55_q, xout => ld_Control_PingPongAddr_Mux4_55_q_to_Top_Path_EffVecLength_55_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_55_im(SELECTOR,1781)@22
    Top_Path_EffVecLength_55_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_55_im_q <= (others => '0');
            Top_Path_EffVecLength_55_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_55_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_55_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_55_q_to_Top_Path_EffVecLength_55_im_a_q = "1") THEN
                Top_Path_EffVecLength_55_im_q <= Top_Path_ConjMult1_Add2_55_add_f_Top_Path_ConjMult1_Sub_55_R_sub_f_merged_q;
                Top_Path_EffVecLength_55_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_54_im(DUALMEM,1651)@11
    Top_Path_DualMem_54_im_reset0 <= areset;
    Top_Path_DualMem_54_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_54_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_54_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_54_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_54_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_54_q(0),
        aclr0 => Top_Path_DualMem_54_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_54_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_54_im_iq,
        q_a => Top_Path_DualMem_54_im_ir,
        address_a => Top_Path_DualMem_54_im_aa,
        data_a => Top_Path_DualMem_54_im_ia
    );
        Top_Path_DualMem_54_im_q <= Top_Path_DualMem_54_im_iq(31 downto 0);
        Top_Path_DualMem_54_im_r <= Top_Path_DualMem_54_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_54_im_54_im(DELAY,2068)@13
    Top_Path_latch_0L_SampleDelay_54_im_54_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_54_im_q, xout => Top_Path_latch_0L_SampleDelay_54_im_54_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_54_im(MUX,1940)@13
    Top_Path_latch_0L_Mux_54_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_54_im: PROCESS (Top_Path_latch_0L_Mux_54_im_s, Top_Path_latch_0L_SampleDelay_54_im_54_im_q, Top_Path_DualMem_54_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_54_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_54_im_q <= Top_Path_latch_0L_SampleDelay_54_im_54_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_54_im_q <= Top_Path_DualMem_54_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_54_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_54_f(FLOATMULT,2410)@13
    Top_Path_ConjMult1_Multri_54_f_reset <= areset;
    Top_Path_ConjMult1_Multri_54_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_54_f_reset,
    		dataa	 => Top_Path_DualMem_54_re_q,
    		datab	 => Top_Path_latch_0L_Mux_54_im_q,
    		result	 => Top_Path_ConjMult1_Multri_54_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_54_f_a_real <= sIEEE_2_real(Top_Path_DualMem_54_re_q);
    Top_Path_ConjMult1_Multri_54_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_54_im_q);
    Top_Path_ConjMult1_Multri_54_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_54_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_54_re_54_re(DELAY,2067)@13
    Top_Path_latch_0L_SampleDelay_54_re_54_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_54_re_q, xout => Top_Path_latch_0L_SampleDelay_54_re_54_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_54_re(MUX,1939)@13
    Top_Path_latch_0L_Mux_54_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_54_re: PROCESS (Top_Path_latch_0L_Mux_54_re_s, Top_Path_latch_0L_SampleDelay_54_re_54_re_q, Top_Path_DualMem_54_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_54_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_54_re_q <= Top_Path_latch_0L_SampleDelay_54_re_54_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_54_re_q <= Top_Path_DualMem_54_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_54_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_54_f(FLOATMULT,2346)@13
    Top_Path_ConjMult1_Multir_54_f_reset <= areset;
    Top_Path_ConjMult1_Multir_54_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_54_f_reset,
    		dataa	 => Top_Path_DualMem_54_im_q,
    		datab	 => Top_Path_latch_0L_Mux_54_re_q,
    		result	 => Top_Path_ConjMult1_Multir_54_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_54_f_a_real <= sIEEE_2_real(Top_Path_DualMem_54_im_q);
    Top_Path_ConjMult1_Multir_54_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_54_re_q);
    Top_Path_ConjMult1_Multir_54_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_54_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_54_add_f_Top_Path_ConjMult1_Sub_54_R_sub_f_merged(FLOATADDSUB,3131)@17
    Top_Path_ConjMult1_Add2_54_add_f_Top_Path_ConjMult1_Sub_54_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_54_add_f_Top_Path_ConjMult1_Sub_54_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_54_add_f_Top_Path_ConjMult1_Sub_54_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_54_add_f_Top_Path_ConjMult1_Sub_54_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_54_add_f_Top_Path_ConjMult1_Sub_54_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_54_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_54_f_q,
    	result	 => Top_Path_ConjMult1_Add2_54_add_f_Top_Path_ConjMult1_Sub_54_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_54_add_f_Top_Path_ConjMult1_Sub_54_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_54_add_f_Top_Path_ConjMult1_Sub_54_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_54_add_f_Top_Path_ConjMult1_Sub_54_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_54_add_f_Top_Path_ConjMult1_Sub_54_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_54_add_f_Top_Path_ConjMult1_Sub_54_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_54_f_q);
    Top_Path_ConjMult1_Add2_54_add_f_Top_Path_ConjMult1_Sub_54_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_54_f_q);
    Top_Path_ConjMult1_Add2_54_add_f_Top_Path_ConjMult1_Sub_54_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_54_add_f_Top_Path_ConjMult1_Sub_54_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_DerivedSignals_Idx2Range_9(LOOKUP,100)@10
    Control_DerivedSignals_Idx2Range_9: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_9_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_9_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_9_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_9_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_9_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_9_q <= "0";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_9_q <= "0";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_9_q <= "0";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_9_q <= "0";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_9_q <= "0";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_9_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_9(MUX,36)@10
    Control_DerivedSignals_Idx2ColRng_9_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_9: PROCESS (Control_DerivedSignals_Idx2ColRng_9_s, Control_DerivedSignals_Idx2Range_9_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_9_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_9_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_9_q <= Control_DerivedSignals_Idx2Range_9_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_9_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_DerivedSignals_Idx2Range_54(LOOKUP,145)@10
    Control_DerivedSignals_Idx2Range_54: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_54_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_54_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_54_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_54_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_54_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_54_q <= "0";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_54_q <= "0";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_54_q <= "0";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_54_q <= "0";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_54_q <= "0";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_54_q <= "0";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_54_q <= "0";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_54_q <= "0";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_54_q <= "0";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_54_q <= "0";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_54_q <= "0";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_54_q <= "0";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_54_q <= "0";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_54_q <= "0";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_54_q <= "0";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_54_q <= "0";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_54_q <= "0";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_54_q <= "0";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_54_q <= "0";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_54_q <= "0";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_54_q <= "0";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_54_q <= "0";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_54_q <= "0";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_54_q <= "0";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_54_q <= "0";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_54_q <= "0";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_54_q <= "0";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_54_q <= "0";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_54_q <= "0";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_54_q <= "0";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_54_q <= "0";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_54_q <= "0";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_54_q <= "0";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_54_q <= "0";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_54_q <= "0";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_54_q <= "0";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_54_q <= "0";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_54_q <= "0";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_54_q <= "0";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_54_q <= "0";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_54_q <= "0";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_54_q <= "0";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_54_q <= "0";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_54_q <= "0";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_54_q <= "0";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_54_q <= "0";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_54_q <= "0";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_54_q <= "0";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_54_q <= "0";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_54_q <= "0";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_54_q <= "1";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_54_q <= "1";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_54_q <= "1";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_54_q <= "1";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_54_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_54_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_54_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_54_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_54_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_54_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_54(MUX,81)@10
    Control_DerivedSignals_Idx2ColRng_54_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_54: PROCESS (Control_DerivedSignals_Idx2ColRng_54_s, Control_DerivedSignals_Idx2Range_54_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_54_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_54_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_54_q <= Control_DerivedSignals_Idx2Range_54_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_54_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_PingPongAddr_Mux4_54(MUX,593)@10
    Control_PingPongAddr_Mux4_54_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_54: PROCESS (Control_PingPongAddr_Mux4_54_s, Control_DerivedSignals_Idx2ColRng_54_q, Control_DerivedSignals_Idx2ColRng_9_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_54_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_54_q <= Control_DerivedSignals_Idx2ColRng_54_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_54_q <= Control_DerivedSignals_Idx2ColRng_9_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_54_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_54_q_to_Top_Path_EffVecLength_54_im_a(DELAY,5733)@10
    ld_Control_PingPongAddr_Mux4_54_q_to_Top_Path_EffVecLength_54_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_54_q, xout => ld_Control_PingPongAddr_Mux4_54_q_to_Top_Path_EffVecLength_54_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_54_im(SELECTOR,1779)@22
    Top_Path_EffVecLength_54_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_54_im_q <= (others => '0');
            Top_Path_EffVecLength_54_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_54_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_54_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_54_q_to_Top_Path_EffVecLength_54_im_a_q = "1") THEN
                Top_Path_EffVecLength_54_im_q <= Top_Path_ConjMult1_Add2_54_add_f_Top_Path_ConjMult1_Sub_54_R_sub_f_merged_q;
                Top_Path_EffVecLength_54_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_im_0_im_add_0_27_f(FLOATADDSUB,2940)@23
    Top_Path_VectorDotP_0_im_0_im_add_0_27_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_0_27_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_0_27_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_0_27_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_0_27_f_reset,
    	dataa	 => Top_Path_EffVecLength_54_im_q,
    	datab	 => Top_Path_EffVecLength_55_im_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_0_27_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_0_27_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_0_27_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_0_27_f_n <= Top_Path_VectorDotP_0_im_0_im_add_0_27_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_0_27_f_a_real <= sInternal_2_real(Top_Path_EffVecLength_54_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_27_f_b_real <= sInternal_2_real(Top_Path_EffVecLength_55_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_27_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_27_f_q);
    -- synopsys translate on

	--Top_Path_DualMem_53_im(DUALMEM,1649)@11
    Top_Path_DualMem_53_im_reset0 <= areset;
    Top_Path_DualMem_53_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_53_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_53_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_53_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_53_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_53_q(0),
        aclr0 => Top_Path_DualMem_53_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_53_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_53_im_iq,
        q_a => Top_Path_DualMem_53_im_ir,
        address_a => Top_Path_DualMem_53_im_aa,
        data_a => Top_Path_DualMem_53_im_ia
    );
        Top_Path_DualMem_53_im_q <= Top_Path_DualMem_53_im_iq(31 downto 0);
        Top_Path_DualMem_53_im_r <= Top_Path_DualMem_53_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_53_im_53_im(DELAY,2066)@13
    Top_Path_latch_0L_SampleDelay_53_im_53_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_53_im_q, xout => Top_Path_latch_0L_SampleDelay_53_im_53_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_53_im(MUX,1938)@13
    Top_Path_latch_0L_Mux_53_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_53_im: PROCESS (Top_Path_latch_0L_Mux_53_im_s, Top_Path_latch_0L_SampleDelay_53_im_53_im_q, Top_Path_DualMem_53_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_53_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_53_im_q <= Top_Path_latch_0L_SampleDelay_53_im_53_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_53_im_q <= Top_Path_DualMem_53_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_53_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_53_f(FLOATMULT,2409)@13
    Top_Path_ConjMult1_Multri_53_f_reset <= areset;
    Top_Path_ConjMult1_Multri_53_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_53_f_reset,
    		dataa	 => Top_Path_DualMem_53_re_q,
    		datab	 => Top_Path_latch_0L_Mux_53_im_q,
    		result	 => Top_Path_ConjMult1_Multri_53_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_53_f_a_real <= sIEEE_2_real(Top_Path_DualMem_53_re_q);
    Top_Path_ConjMult1_Multri_53_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_53_im_q);
    Top_Path_ConjMult1_Multri_53_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_53_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_53_re_53_re(DELAY,2065)@13
    Top_Path_latch_0L_SampleDelay_53_re_53_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_53_re_q, xout => Top_Path_latch_0L_SampleDelay_53_re_53_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_53_re(MUX,1937)@13
    Top_Path_latch_0L_Mux_53_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_53_re: PROCESS (Top_Path_latch_0L_Mux_53_re_s, Top_Path_latch_0L_SampleDelay_53_re_53_re_q, Top_Path_DualMem_53_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_53_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_53_re_q <= Top_Path_latch_0L_SampleDelay_53_re_53_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_53_re_q <= Top_Path_DualMem_53_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_53_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_53_f(FLOATMULT,2345)@13
    Top_Path_ConjMult1_Multir_53_f_reset <= areset;
    Top_Path_ConjMult1_Multir_53_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_53_f_reset,
    		dataa	 => Top_Path_DualMem_53_im_q,
    		datab	 => Top_Path_latch_0L_Mux_53_re_q,
    		result	 => Top_Path_ConjMult1_Multir_53_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_53_f_a_real <= sIEEE_2_real(Top_Path_DualMem_53_im_q);
    Top_Path_ConjMult1_Multir_53_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_53_re_q);
    Top_Path_ConjMult1_Multir_53_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_53_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_53_add_f_Top_Path_ConjMult1_Sub_53_R_sub_f_merged(FLOATADDSUB,3129)@17
    Top_Path_ConjMult1_Add2_53_add_f_Top_Path_ConjMult1_Sub_53_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_53_add_f_Top_Path_ConjMult1_Sub_53_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_53_add_f_Top_Path_ConjMult1_Sub_53_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_53_add_f_Top_Path_ConjMult1_Sub_53_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_53_add_f_Top_Path_ConjMult1_Sub_53_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_53_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_53_f_q,
    	result	 => Top_Path_ConjMult1_Add2_53_add_f_Top_Path_ConjMult1_Sub_53_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_53_add_f_Top_Path_ConjMult1_Sub_53_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_53_add_f_Top_Path_ConjMult1_Sub_53_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_53_add_f_Top_Path_ConjMult1_Sub_53_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_53_add_f_Top_Path_ConjMult1_Sub_53_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_53_add_f_Top_Path_ConjMult1_Sub_53_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_53_f_q);
    Top_Path_ConjMult1_Add2_53_add_f_Top_Path_ConjMult1_Sub_53_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_53_f_q);
    Top_Path_ConjMult1_Add2_53_add_f_Top_Path_ConjMult1_Sub_53_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_53_add_f_Top_Path_ConjMult1_Sub_53_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_DerivedSignals_Idx2Range_10(LOOKUP,101)@10
    Control_DerivedSignals_Idx2Range_10: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_10_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_10_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_10_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_10_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_10_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_10_q <= "0";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_10_q <= "0";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_10_q <= "0";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_10_q <= "0";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_10_q <= "0";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_10_q <= "0";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_10_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_10(MUX,37)@10
    Control_DerivedSignals_Idx2ColRng_10_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_10: PROCESS (Control_DerivedSignals_Idx2ColRng_10_s, Control_DerivedSignals_Idx2Range_10_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_10_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_10_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_10_q <= Control_DerivedSignals_Idx2Range_10_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_10_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_DerivedSignals_Idx2Range_53(LOOKUP,144)@10
    Control_DerivedSignals_Idx2Range_53: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_53_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_53_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_53_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_53_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_53_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_53_q <= "0";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_53_q <= "0";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_53_q <= "0";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_53_q <= "0";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_53_q <= "0";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_53_q <= "0";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_53_q <= "0";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_53_q <= "0";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_53_q <= "0";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_53_q <= "0";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_53_q <= "0";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_53_q <= "0";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_53_q <= "0";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_53_q <= "0";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_53_q <= "0";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_53_q <= "0";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_53_q <= "0";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_53_q <= "0";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_53_q <= "0";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_53_q <= "0";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_53_q <= "0";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_53_q <= "0";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_53_q <= "0";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_53_q <= "0";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_53_q <= "0";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_53_q <= "0";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_53_q <= "0";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_53_q <= "0";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_53_q <= "0";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_53_q <= "0";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_53_q <= "0";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_53_q <= "0";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_53_q <= "0";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_53_q <= "0";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_53_q <= "0";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_53_q <= "0";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_53_q <= "0";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_53_q <= "0";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_53_q <= "0";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_53_q <= "0";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_53_q <= "0";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_53_q <= "0";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_53_q <= "0";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_53_q <= "0";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_53_q <= "0";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_53_q <= "0";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_53_q <= "0";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_53_q <= "0";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_53_q <= "0";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_53_q <= "1";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_53_q <= "1";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_53_q <= "1";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_53_q <= "1";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_53_q <= "1";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_53_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_53_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_53_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_53_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_53_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_53_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_53(MUX,80)@10
    Control_DerivedSignals_Idx2ColRng_53_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_53: PROCESS (Control_DerivedSignals_Idx2ColRng_53_s, Control_DerivedSignals_Idx2Range_53_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_53_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_53_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_53_q <= Control_DerivedSignals_Idx2Range_53_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_53_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_PingPongAddr_Mux4_53(MUX,592)@10
    Control_PingPongAddr_Mux4_53_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_53: PROCESS (Control_PingPongAddr_Mux4_53_s, Control_DerivedSignals_Idx2ColRng_53_q, Control_DerivedSignals_Idx2ColRng_10_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_53_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_53_q <= Control_DerivedSignals_Idx2ColRng_53_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_53_q <= Control_DerivedSignals_Idx2ColRng_10_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_53_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_53_q_to_Top_Path_EffVecLength_53_im_a(DELAY,5729)@10
    ld_Control_PingPongAddr_Mux4_53_q_to_Top_Path_EffVecLength_53_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_53_q, xout => ld_Control_PingPongAddr_Mux4_53_q_to_Top_Path_EffVecLength_53_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_53_im(SELECTOR,1777)@22
    Top_Path_EffVecLength_53_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_53_im_q <= (others => '0');
            Top_Path_EffVecLength_53_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_53_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_53_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_53_q_to_Top_Path_EffVecLength_53_im_a_q = "1") THEN
                Top_Path_EffVecLength_53_im_q <= Top_Path_ConjMult1_Add2_53_add_f_Top_Path_ConjMult1_Sub_53_R_sub_f_merged_q;
                Top_Path_EffVecLength_53_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_52_im(DUALMEM,1647)@11
    Top_Path_DualMem_52_im_reset0 <= areset;
    Top_Path_DualMem_52_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_52_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_52_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_52_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_52_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_52_q(0),
        aclr0 => Top_Path_DualMem_52_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_52_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_52_im_iq,
        q_a => Top_Path_DualMem_52_im_ir,
        address_a => Top_Path_DualMem_52_im_aa,
        data_a => Top_Path_DualMem_52_im_ia
    );
        Top_Path_DualMem_52_im_q <= Top_Path_DualMem_52_im_iq(31 downto 0);
        Top_Path_DualMem_52_im_r <= Top_Path_DualMem_52_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_52_im_52_im(DELAY,2064)@13
    Top_Path_latch_0L_SampleDelay_52_im_52_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_52_im_q, xout => Top_Path_latch_0L_SampleDelay_52_im_52_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_52_im(MUX,1936)@13
    Top_Path_latch_0L_Mux_52_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_52_im: PROCESS (Top_Path_latch_0L_Mux_52_im_s, Top_Path_latch_0L_SampleDelay_52_im_52_im_q, Top_Path_DualMem_52_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_52_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_52_im_q <= Top_Path_latch_0L_SampleDelay_52_im_52_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_52_im_q <= Top_Path_DualMem_52_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_52_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_52_f(FLOATMULT,2408)@13
    Top_Path_ConjMult1_Multri_52_f_reset <= areset;
    Top_Path_ConjMult1_Multri_52_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_52_f_reset,
    		dataa	 => Top_Path_DualMem_52_re_q,
    		datab	 => Top_Path_latch_0L_Mux_52_im_q,
    		result	 => Top_Path_ConjMult1_Multri_52_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_52_f_a_real <= sIEEE_2_real(Top_Path_DualMem_52_re_q);
    Top_Path_ConjMult1_Multri_52_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_52_im_q);
    Top_Path_ConjMult1_Multri_52_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_52_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_52_re_52_re(DELAY,2063)@13
    Top_Path_latch_0L_SampleDelay_52_re_52_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_52_re_q, xout => Top_Path_latch_0L_SampleDelay_52_re_52_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_52_re(MUX,1935)@13
    Top_Path_latch_0L_Mux_52_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_52_re: PROCESS (Top_Path_latch_0L_Mux_52_re_s, Top_Path_latch_0L_SampleDelay_52_re_52_re_q, Top_Path_DualMem_52_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_52_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_52_re_q <= Top_Path_latch_0L_SampleDelay_52_re_52_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_52_re_q <= Top_Path_DualMem_52_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_52_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_52_f(FLOATMULT,2344)@13
    Top_Path_ConjMult1_Multir_52_f_reset <= areset;
    Top_Path_ConjMult1_Multir_52_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_52_f_reset,
    		dataa	 => Top_Path_DualMem_52_im_q,
    		datab	 => Top_Path_latch_0L_Mux_52_re_q,
    		result	 => Top_Path_ConjMult1_Multir_52_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_52_f_a_real <= sIEEE_2_real(Top_Path_DualMem_52_im_q);
    Top_Path_ConjMult1_Multir_52_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_52_re_q);
    Top_Path_ConjMult1_Multir_52_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_52_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_52_add_f_Top_Path_ConjMult1_Sub_52_R_sub_f_merged(FLOATADDSUB,3127)@17
    Top_Path_ConjMult1_Add2_52_add_f_Top_Path_ConjMult1_Sub_52_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_52_add_f_Top_Path_ConjMult1_Sub_52_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_52_add_f_Top_Path_ConjMult1_Sub_52_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_52_add_f_Top_Path_ConjMult1_Sub_52_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_52_add_f_Top_Path_ConjMult1_Sub_52_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_52_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_52_f_q,
    	result	 => Top_Path_ConjMult1_Add2_52_add_f_Top_Path_ConjMult1_Sub_52_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_52_add_f_Top_Path_ConjMult1_Sub_52_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_52_add_f_Top_Path_ConjMult1_Sub_52_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_52_add_f_Top_Path_ConjMult1_Sub_52_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_52_add_f_Top_Path_ConjMult1_Sub_52_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_52_add_f_Top_Path_ConjMult1_Sub_52_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_52_f_q);
    Top_Path_ConjMult1_Add2_52_add_f_Top_Path_ConjMult1_Sub_52_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_52_f_q);
    Top_Path_ConjMult1_Add2_52_add_f_Top_Path_ConjMult1_Sub_52_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_52_add_f_Top_Path_ConjMult1_Sub_52_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_DerivedSignals_Idx2Range_11(LOOKUP,102)@10
    Control_DerivedSignals_Idx2Range_11: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_11_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_11_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_11_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_11_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_11_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_11_q <= "0";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_11_q <= "0";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_11_q <= "0";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_11_q <= "0";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_11_q <= "0";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_11_q <= "0";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_11_q <= "0";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_11_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_11(MUX,38)@10
    Control_DerivedSignals_Idx2ColRng_11_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_11: PROCESS (Control_DerivedSignals_Idx2ColRng_11_s, Control_DerivedSignals_Idx2Range_11_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_11_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_11_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_11_q <= Control_DerivedSignals_Idx2Range_11_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_11_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_DerivedSignals_Idx2Range_52(LOOKUP,143)@10
    Control_DerivedSignals_Idx2Range_52: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_52_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_52_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_52_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_52_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_52_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_52_q <= "0";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_52_q <= "0";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_52_q <= "0";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_52_q <= "0";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_52_q <= "0";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_52_q <= "0";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_52_q <= "0";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_52_q <= "0";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_52_q <= "0";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_52_q <= "0";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_52_q <= "0";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_52_q <= "0";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_52_q <= "0";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_52_q <= "0";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_52_q <= "0";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_52_q <= "0";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_52_q <= "0";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_52_q <= "0";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_52_q <= "0";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_52_q <= "0";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_52_q <= "0";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_52_q <= "0";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_52_q <= "0";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_52_q <= "0";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_52_q <= "0";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_52_q <= "0";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_52_q <= "0";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_52_q <= "0";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_52_q <= "0";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_52_q <= "0";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_52_q <= "0";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_52_q <= "0";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_52_q <= "0";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_52_q <= "0";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_52_q <= "0";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_52_q <= "0";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_52_q <= "0";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_52_q <= "0";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_52_q <= "0";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_52_q <= "0";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_52_q <= "0";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_52_q <= "0";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_52_q <= "0";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_52_q <= "0";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_52_q <= "0";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_52_q <= "0";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_52_q <= "0";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_52_q <= "0";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_52_q <= "1";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_52_q <= "1";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_52_q <= "1";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_52_q <= "1";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_52_q <= "1";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_52_q <= "1";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_52_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_52_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_52_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_52_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_52_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_52_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_52(MUX,79)@10
    Control_DerivedSignals_Idx2ColRng_52_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_52: PROCESS (Control_DerivedSignals_Idx2ColRng_52_s, Control_DerivedSignals_Idx2Range_52_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_52_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_52_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_52_q <= Control_DerivedSignals_Idx2Range_52_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_52_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_PingPongAddr_Mux4_52(MUX,591)@10
    Control_PingPongAddr_Mux4_52_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_52: PROCESS (Control_PingPongAddr_Mux4_52_s, Control_DerivedSignals_Idx2ColRng_52_q, Control_DerivedSignals_Idx2ColRng_11_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_52_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_52_q <= Control_DerivedSignals_Idx2ColRng_52_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_52_q <= Control_DerivedSignals_Idx2ColRng_11_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_52_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_52_q_to_Top_Path_EffVecLength_52_im_a(DELAY,5725)@10
    ld_Control_PingPongAddr_Mux4_52_q_to_Top_Path_EffVecLength_52_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_52_q, xout => ld_Control_PingPongAddr_Mux4_52_q_to_Top_Path_EffVecLength_52_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_52_im(SELECTOR,1775)@22
    Top_Path_EffVecLength_52_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_52_im_q <= (others => '0');
            Top_Path_EffVecLength_52_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_52_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_52_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_52_q_to_Top_Path_EffVecLength_52_im_a_q = "1") THEN
                Top_Path_EffVecLength_52_im_q <= Top_Path_ConjMult1_Add2_52_add_f_Top_Path_ConjMult1_Sub_52_R_sub_f_merged_q;
                Top_Path_EffVecLength_52_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_im_0_im_add_0_26_f(FLOATADDSUB,2938)@23
    Top_Path_VectorDotP_0_im_0_im_add_0_26_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_0_26_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_0_26_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_0_26_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_0_26_f_reset,
    	dataa	 => Top_Path_EffVecLength_52_im_q,
    	datab	 => Top_Path_EffVecLength_53_im_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_0_26_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_0_26_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_0_26_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_0_26_f_n <= Top_Path_VectorDotP_0_im_0_im_add_0_26_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_0_26_f_a_real <= sInternal_2_real(Top_Path_EffVecLength_52_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_26_f_b_real <= sInternal_2_real(Top_Path_EffVecLength_53_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_26_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_26_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_im_0_im_add_1_13_f(FLOATADDSUB,2976)@28
    Top_Path_VectorDotP_0_im_0_im_add_1_13_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_1_13_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_1_13_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_1_13_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_1_13_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_im_0_im_add_0_26_f_q,
    	datab	 => Top_Path_VectorDotP_0_im_0_im_add_0_27_f_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_1_13_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_1_13_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_1_13_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_1_13_f_n <= Top_Path_VectorDotP_0_im_0_im_add_1_13_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_1_13_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_26_f_q);
    Top_Path_VectorDotP_0_im_0_im_add_1_13_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_27_f_q);
    Top_Path_VectorDotP_0_im_0_im_add_1_13_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_1_13_f_q);
    -- synopsys translate on

	--Top_Path_DualMem_51_im(DUALMEM,1645)@11
    Top_Path_DualMem_51_im_reset0 <= areset;
    Top_Path_DualMem_51_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_51_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_51_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_51_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_51_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_51_q(0),
        aclr0 => Top_Path_DualMem_51_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_51_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_51_im_iq,
        q_a => Top_Path_DualMem_51_im_ir,
        address_a => Top_Path_DualMem_51_im_aa,
        data_a => Top_Path_DualMem_51_im_ia
    );
        Top_Path_DualMem_51_im_q <= Top_Path_DualMem_51_im_iq(31 downto 0);
        Top_Path_DualMem_51_im_r <= Top_Path_DualMem_51_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_51_im_51_im(DELAY,2062)@13
    Top_Path_latch_0L_SampleDelay_51_im_51_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_51_im_q, xout => Top_Path_latch_0L_SampleDelay_51_im_51_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_51_im(MUX,1934)@13
    Top_Path_latch_0L_Mux_51_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_51_im: PROCESS (Top_Path_latch_0L_Mux_51_im_s, Top_Path_latch_0L_SampleDelay_51_im_51_im_q, Top_Path_DualMem_51_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_51_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_51_im_q <= Top_Path_latch_0L_SampleDelay_51_im_51_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_51_im_q <= Top_Path_DualMem_51_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_51_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_51_f(FLOATMULT,2407)@13
    Top_Path_ConjMult1_Multri_51_f_reset <= areset;
    Top_Path_ConjMult1_Multri_51_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_51_f_reset,
    		dataa	 => Top_Path_DualMem_51_re_q,
    		datab	 => Top_Path_latch_0L_Mux_51_im_q,
    		result	 => Top_Path_ConjMult1_Multri_51_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_51_f_a_real <= sIEEE_2_real(Top_Path_DualMem_51_re_q);
    Top_Path_ConjMult1_Multri_51_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_51_im_q);
    Top_Path_ConjMult1_Multri_51_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_51_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_51_re_51_re(DELAY,2061)@13
    Top_Path_latch_0L_SampleDelay_51_re_51_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_51_re_q, xout => Top_Path_latch_0L_SampleDelay_51_re_51_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_51_re(MUX,1933)@13
    Top_Path_latch_0L_Mux_51_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_51_re: PROCESS (Top_Path_latch_0L_Mux_51_re_s, Top_Path_latch_0L_SampleDelay_51_re_51_re_q, Top_Path_DualMem_51_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_51_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_51_re_q <= Top_Path_latch_0L_SampleDelay_51_re_51_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_51_re_q <= Top_Path_DualMem_51_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_51_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_51_f(FLOATMULT,2343)@13
    Top_Path_ConjMult1_Multir_51_f_reset <= areset;
    Top_Path_ConjMult1_Multir_51_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_51_f_reset,
    		dataa	 => Top_Path_DualMem_51_im_q,
    		datab	 => Top_Path_latch_0L_Mux_51_re_q,
    		result	 => Top_Path_ConjMult1_Multir_51_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_51_f_a_real <= sIEEE_2_real(Top_Path_DualMem_51_im_q);
    Top_Path_ConjMult1_Multir_51_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_51_re_q);
    Top_Path_ConjMult1_Multir_51_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_51_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_51_add_f_Top_Path_ConjMult1_Sub_51_R_sub_f_merged(FLOATADDSUB,3125)@17
    Top_Path_ConjMult1_Add2_51_add_f_Top_Path_ConjMult1_Sub_51_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_51_add_f_Top_Path_ConjMult1_Sub_51_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_51_add_f_Top_Path_ConjMult1_Sub_51_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_51_add_f_Top_Path_ConjMult1_Sub_51_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_51_add_f_Top_Path_ConjMult1_Sub_51_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_51_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_51_f_q,
    	result	 => Top_Path_ConjMult1_Add2_51_add_f_Top_Path_ConjMult1_Sub_51_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_51_add_f_Top_Path_ConjMult1_Sub_51_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_51_add_f_Top_Path_ConjMult1_Sub_51_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_51_add_f_Top_Path_ConjMult1_Sub_51_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_51_add_f_Top_Path_ConjMult1_Sub_51_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_51_add_f_Top_Path_ConjMult1_Sub_51_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_51_f_q);
    Top_Path_ConjMult1_Add2_51_add_f_Top_Path_ConjMult1_Sub_51_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_51_f_q);
    Top_Path_ConjMult1_Add2_51_add_f_Top_Path_ConjMult1_Sub_51_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_51_add_f_Top_Path_ConjMult1_Sub_51_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_DerivedSignals_Idx2Range_12(LOOKUP,103)@10
    Control_DerivedSignals_Idx2Range_12: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_12_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_12_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_12_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_12_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_12_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_12_q <= "0";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_12_q <= "0";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_12_q <= "0";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_12_q <= "0";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_12_q <= "0";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_12_q <= "0";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_12_q <= "0";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_12_q <= "0";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_12_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_12(MUX,39)@10
    Control_DerivedSignals_Idx2ColRng_12_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_12: PROCESS (Control_DerivedSignals_Idx2ColRng_12_s, Control_DerivedSignals_Idx2Range_12_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_12_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_12_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_12_q <= Control_DerivedSignals_Idx2Range_12_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_12_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_DerivedSignals_Idx2Range_51(LOOKUP,142)@10
    Control_DerivedSignals_Idx2Range_51: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_51_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_51_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_51_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_51_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_51_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_51_q <= "0";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_51_q <= "0";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_51_q <= "0";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_51_q <= "0";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_51_q <= "0";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_51_q <= "0";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_51_q <= "0";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_51_q <= "0";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_51_q <= "0";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_51_q <= "0";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_51_q <= "0";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_51_q <= "0";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_51_q <= "0";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_51_q <= "0";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_51_q <= "0";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_51_q <= "0";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_51_q <= "0";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_51_q <= "0";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_51_q <= "0";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_51_q <= "0";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_51_q <= "0";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_51_q <= "0";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_51_q <= "0";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_51_q <= "0";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_51_q <= "0";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_51_q <= "0";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_51_q <= "0";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_51_q <= "0";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_51_q <= "0";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_51_q <= "0";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_51_q <= "0";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_51_q <= "0";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_51_q <= "0";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_51_q <= "0";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_51_q <= "0";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_51_q <= "0";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_51_q <= "0";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_51_q <= "0";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_51_q <= "0";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_51_q <= "0";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_51_q <= "0";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_51_q <= "0";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_51_q <= "0";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_51_q <= "0";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_51_q <= "0";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_51_q <= "0";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_51_q <= "0";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_51_q <= "1";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_51_q <= "1";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_51_q <= "1";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_51_q <= "1";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_51_q <= "1";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_51_q <= "1";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_51_q <= "1";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_51_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_51_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_51_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_51_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_51_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_51_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_51(MUX,78)@10
    Control_DerivedSignals_Idx2ColRng_51_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_51: PROCESS (Control_DerivedSignals_Idx2ColRng_51_s, Control_DerivedSignals_Idx2Range_51_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_51_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_51_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_51_q <= Control_DerivedSignals_Idx2Range_51_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_51_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_PingPongAddr_Mux4_51(MUX,590)@10
    Control_PingPongAddr_Mux4_51_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_51: PROCESS (Control_PingPongAddr_Mux4_51_s, Control_DerivedSignals_Idx2ColRng_51_q, Control_DerivedSignals_Idx2ColRng_12_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_51_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_51_q <= Control_DerivedSignals_Idx2ColRng_51_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_51_q <= Control_DerivedSignals_Idx2ColRng_12_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_51_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_51_q_to_Top_Path_EffVecLength_51_im_a(DELAY,5721)@10
    ld_Control_PingPongAddr_Mux4_51_q_to_Top_Path_EffVecLength_51_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_51_q, xout => ld_Control_PingPongAddr_Mux4_51_q_to_Top_Path_EffVecLength_51_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_51_im(SELECTOR,1773)@22
    Top_Path_EffVecLength_51_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_51_im_q <= (others => '0');
            Top_Path_EffVecLength_51_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_51_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_51_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_51_q_to_Top_Path_EffVecLength_51_im_a_q = "1") THEN
                Top_Path_EffVecLength_51_im_q <= Top_Path_ConjMult1_Add2_51_add_f_Top_Path_ConjMult1_Sub_51_R_sub_f_merged_q;
                Top_Path_EffVecLength_51_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_50_im(DUALMEM,1643)@11
    Top_Path_DualMem_50_im_reset0 <= areset;
    Top_Path_DualMem_50_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_50_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_50_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_50_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_50_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_50_q(0),
        aclr0 => Top_Path_DualMem_50_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_50_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_50_im_iq,
        q_a => Top_Path_DualMem_50_im_ir,
        address_a => Top_Path_DualMem_50_im_aa,
        data_a => Top_Path_DualMem_50_im_ia
    );
        Top_Path_DualMem_50_im_q <= Top_Path_DualMem_50_im_iq(31 downto 0);
        Top_Path_DualMem_50_im_r <= Top_Path_DualMem_50_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_50_im_50_im(DELAY,2060)@13
    Top_Path_latch_0L_SampleDelay_50_im_50_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_50_im_q, xout => Top_Path_latch_0L_SampleDelay_50_im_50_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_50_im(MUX,1932)@13
    Top_Path_latch_0L_Mux_50_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_50_im: PROCESS (Top_Path_latch_0L_Mux_50_im_s, Top_Path_latch_0L_SampleDelay_50_im_50_im_q, Top_Path_DualMem_50_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_50_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_50_im_q <= Top_Path_latch_0L_SampleDelay_50_im_50_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_50_im_q <= Top_Path_DualMem_50_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_50_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_50_f(FLOATMULT,2406)@13
    Top_Path_ConjMult1_Multri_50_f_reset <= areset;
    Top_Path_ConjMult1_Multri_50_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_50_f_reset,
    		dataa	 => Top_Path_DualMem_50_re_q,
    		datab	 => Top_Path_latch_0L_Mux_50_im_q,
    		result	 => Top_Path_ConjMult1_Multri_50_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_50_f_a_real <= sIEEE_2_real(Top_Path_DualMem_50_re_q);
    Top_Path_ConjMult1_Multri_50_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_50_im_q);
    Top_Path_ConjMult1_Multri_50_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_50_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_50_re_50_re(DELAY,2059)@13
    Top_Path_latch_0L_SampleDelay_50_re_50_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_50_re_q, xout => Top_Path_latch_0L_SampleDelay_50_re_50_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_50_re(MUX,1931)@13
    Top_Path_latch_0L_Mux_50_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_50_re: PROCESS (Top_Path_latch_0L_Mux_50_re_s, Top_Path_latch_0L_SampleDelay_50_re_50_re_q, Top_Path_DualMem_50_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_50_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_50_re_q <= Top_Path_latch_0L_SampleDelay_50_re_50_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_50_re_q <= Top_Path_DualMem_50_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_50_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_50_f(FLOATMULT,2342)@13
    Top_Path_ConjMult1_Multir_50_f_reset <= areset;
    Top_Path_ConjMult1_Multir_50_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_50_f_reset,
    		dataa	 => Top_Path_DualMem_50_im_q,
    		datab	 => Top_Path_latch_0L_Mux_50_re_q,
    		result	 => Top_Path_ConjMult1_Multir_50_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_50_f_a_real <= sIEEE_2_real(Top_Path_DualMem_50_im_q);
    Top_Path_ConjMult1_Multir_50_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_50_re_q);
    Top_Path_ConjMult1_Multir_50_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_50_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_50_add_f_Top_Path_ConjMult1_Sub_50_R_sub_f_merged(FLOATADDSUB,3123)@17
    Top_Path_ConjMult1_Add2_50_add_f_Top_Path_ConjMult1_Sub_50_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_50_add_f_Top_Path_ConjMult1_Sub_50_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_50_add_f_Top_Path_ConjMult1_Sub_50_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_50_add_f_Top_Path_ConjMult1_Sub_50_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_50_add_f_Top_Path_ConjMult1_Sub_50_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_50_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_50_f_q,
    	result	 => Top_Path_ConjMult1_Add2_50_add_f_Top_Path_ConjMult1_Sub_50_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_50_add_f_Top_Path_ConjMult1_Sub_50_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_50_add_f_Top_Path_ConjMult1_Sub_50_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_50_add_f_Top_Path_ConjMult1_Sub_50_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_50_add_f_Top_Path_ConjMult1_Sub_50_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_50_add_f_Top_Path_ConjMult1_Sub_50_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_50_f_q);
    Top_Path_ConjMult1_Add2_50_add_f_Top_Path_ConjMult1_Sub_50_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_50_f_q);
    Top_Path_ConjMult1_Add2_50_add_f_Top_Path_ConjMult1_Sub_50_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_50_add_f_Top_Path_ConjMult1_Sub_50_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_DerivedSignals_Idx2Range_13(LOOKUP,104)@10
    Control_DerivedSignals_Idx2Range_13: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_13_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_13_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_13_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_13_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_13_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_13_q <= "0";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_13_q <= "0";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_13_q <= "0";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_13_q <= "0";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_13_q <= "0";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_13_q <= "0";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_13_q <= "0";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_13_q <= "0";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_13_q <= "0";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_13_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_13(MUX,40)@10
    Control_DerivedSignals_Idx2ColRng_13_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_13: PROCESS (Control_DerivedSignals_Idx2ColRng_13_s, Control_DerivedSignals_Idx2Range_13_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_13_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_13_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_13_q <= Control_DerivedSignals_Idx2Range_13_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_13_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_DerivedSignals_Idx2Range_50(LOOKUP,141)@10
    Control_DerivedSignals_Idx2Range_50: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_50_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_50_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_50_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_50_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_50_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_50_q <= "0";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_50_q <= "0";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_50_q <= "0";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_50_q <= "0";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_50_q <= "0";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_50_q <= "0";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_50_q <= "0";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_50_q <= "0";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_50_q <= "0";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_50_q <= "0";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_50_q <= "0";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_50_q <= "0";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_50_q <= "0";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_50_q <= "0";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_50_q <= "0";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_50_q <= "0";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_50_q <= "0";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_50_q <= "0";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_50_q <= "0";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_50_q <= "0";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_50_q <= "0";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_50_q <= "0";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_50_q <= "0";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_50_q <= "0";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_50_q <= "0";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_50_q <= "0";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_50_q <= "0";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_50_q <= "0";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_50_q <= "0";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_50_q <= "0";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_50_q <= "0";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_50_q <= "0";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_50_q <= "0";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_50_q <= "0";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_50_q <= "0";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_50_q <= "0";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_50_q <= "0";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_50_q <= "0";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_50_q <= "0";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_50_q <= "0";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_50_q <= "0";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_50_q <= "0";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_50_q <= "0";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_50_q <= "0";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_50_q <= "0";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_50_q <= "0";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_50_q <= "1";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_50_q <= "1";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_50_q <= "1";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_50_q <= "1";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_50_q <= "1";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_50_q <= "1";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_50_q <= "1";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_50_q <= "1";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_50_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_50_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_50_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_50_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_50_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_50_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_50(MUX,77)@10
    Control_DerivedSignals_Idx2ColRng_50_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_50: PROCESS (Control_DerivedSignals_Idx2ColRng_50_s, Control_DerivedSignals_Idx2Range_50_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_50_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_50_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_50_q <= Control_DerivedSignals_Idx2Range_50_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_50_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_PingPongAddr_Mux4_50(MUX,589)@10
    Control_PingPongAddr_Mux4_50_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_50: PROCESS (Control_PingPongAddr_Mux4_50_s, Control_DerivedSignals_Idx2ColRng_50_q, Control_DerivedSignals_Idx2ColRng_13_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_50_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_50_q <= Control_DerivedSignals_Idx2ColRng_50_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_50_q <= Control_DerivedSignals_Idx2ColRng_13_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_50_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_50_q_to_Top_Path_EffVecLength_50_im_a(DELAY,5717)@10
    ld_Control_PingPongAddr_Mux4_50_q_to_Top_Path_EffVecLength_50_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_50_q, xout => ld_Control_PingPongAddr_Mux4_50_q_to_Top_Path_EffVecLength_50_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_50_im(SELECTOR,1771)@22
    Top_Path_EffVecLength_50_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_50_im_q <= (others => '0');
            Top_Path_EffVecLength_50_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_50_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_50_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_50_q_to_Top_Path_EffVecLength_50_im_a_q = "1") THEN
                Top_Path_EffVecLength_50_im_q <= Top_Path_ConjMult1_Add2_50_add_f_Top_Path_ConjMult1_Sub_50_R_sub_f_merged_q;
                Top_Path_EffVecLength_50_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_im_0_im_add_0_25_f(FLOATADDSUB,2936)@23
    Top_Path_VectorDotP_0_im_0_im_add_0_25_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_0_25_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_0_25_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_0_25_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_0_25_f_reset,
    	dataa	 => Top_Path_EffVecLength_50_im_q,
    	datab	 => Top_Path_EffVecLength_51_im_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_0_25_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_0_25_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_0_25_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_0_25_f_n <= Top_Path_VectorDotP_0_im_0_im_add_0_25_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_0_25_f_a_real <= sInternal_2_real(Top_Path_EffVecLength_50_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_25_f_b_real <= sInternal_2_real(Top_Path_EffVecLength_51_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_25_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_25_f_q);
    -- synopsys translate on

	--Top_Path_DualMem_49_im(DUALMEM,1641)@11
    Top_Path_DualMem_49_im_reset0 <= areset;
    Top_Path_DualMem_49_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_49_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_49_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_49_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_49_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_49_q(0),
        aclr0 => Top_Path_DualMem_49_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_49_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_49_im_iq,
        q_a => Top_Path_DualMem_49_im_ir,
        address_a => Top_Path_DualMem_49_im_aa,
        data_a => Top_Path_DualMem_49_im_ia
    );
        Top_Path_DualMem_49_im_q <= Top_Path_DualMem_49_im_iq(31 downto 0);
        Top_Path_DualMem_49_im_r <= Top_Path_DualMem_49_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_49_im_49_im(DELAY,2058)@13
    Top_Path_latch_0L_SampleDelay_49_im_49_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_49_im_q, xout => Top_Path_latch_0L_SampleDelay_49_im_49_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_49_im(MUX,1930)@13
    Top_Path_latch_0L_Mux_49_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_49_im: PROCESS (Top_Path_latch_0L_Mux_49_im_s, Top_Path_latch_0L_SampleDelay_49_im_49_im_q, Top_Path_DualMem_49_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_49_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_49_im_q <= Top_Path_latch_0L_SampleDelay_49_im_49_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_49_im_q <= Top_Path_DualMem_49_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_49_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_49_f(FLOATMULT,2405)@13
    Top_Path_ConjMult1_Multri_49_f_reset <= areset;
    Top_Path_ConjMult1_Multri_49_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_49_f_reset,
    		dataa	 => Top_Path_DualMem_49_re_q,
    		datab	 => Top_Path_latch_0L_Mux_49_im_q,
    		result	 => Top_Path_ConjMult1_Multri_49_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_49_f_a_real <= sIEEE_2_real(Top_Path_DualMem_49_re_q);
    Top_Path_ConjMult1_Multri_49_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_49_im_q);
    Top_Path_ConjMult1_Multri_49_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_49_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_49_re_49_re(DELAY,2057)@13
    Top_Path_latch_0L_SampleDelay_49_re_49_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_49_re_q, xout => Top_Path_latch_0L_SampleDelay_49_re_49_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_49_re(MUX,1929)@13
    Top_Path_latch_0L_Mux_49_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_49_re: PROCESS (Top_Path_latch_0L_Mux_49_re_s, Top_Path_latch_0L_SampleDelay_49_re_49_re_q, Top_Path_DualMem_49_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_49_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_49_re_q <= Top_Path_latch_0L_SampleDelay_49_re_49_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_49_re_q <= Top_Path_DualMem_49_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_49_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_49_f(FLOATMULT,2341)@13
    Top_Path_ConjMult1_Multir_49_f_reset <= areset;
    Top_Path_ConjMult1_Multir_49_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_49_f_reset,
    		dataa	 => Top_Path_DualMem_49_im_q,
    		datab	 => Top_Path_latch_0L_Mux_49_re_q,
    		result	 => Top_Path_ConjMult1_Multir_49_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_49_f_a_real <= sIEEE_2_real(Top_Path_DualMem_49_im_q);
    Top_Path_ConjMult1_Multir_49_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_49_re_q);
    Top_Path_ConjMult1_Multir_49_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_49_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_49_add_f_Top_Path_ConjMult1_Sub_49_R_sub_f_merged(FLOATADDSUB,3121)@17
    Top_Path_ConjMult1_Add2_49_add_f_Top_Path_ConjMult1_Sub_49_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_49_add_f_Top_Path_ConjMult1_Sub_49_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_49_add_f_Top_Path_ConjMult1_Sub_49_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_49_add_f_Top_Path_ConjMult1_Sub_49_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_49_add_f_Top_Path_ConjMult1_Sub_49_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_49_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_49_f_q,
    	result	 => Top_Path_ConjMult1_Add2_49_add_f_Top_Path_ConjMult1_Sub_49_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_49_add_f_Top_Path_ConjMult1_Sub_49_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_49_add_f_Top_Path_ConjMult1_Sub_49_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_49_add_f_Top_Path_ConjMult1_Sub_49_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_49_add_f_Top_Path_ConjMult1_Sub_49_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_49_add_f_Top_Path_ConjMult1_Sub_49_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_49_f_q);
    Top_Path_ConjMult1_Add2_49_add_f_Top_Path_ConjMult1_Sub_49_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_49_f_q);
    Top_Path_ConjMult1_Add2_49_add_f_Top_Path_ConjMult1_Sub_49_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_49_add_f_Top_Path_ConjMult1_Sub_49_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_DerivedSignals_Idx2Range_14(LOOKUP,105)@10
    Control_DerivedSignals_Idx2Range_14: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_14_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_14_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_14_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_14_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_14_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_14_q <= "0";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_14_q <= "0";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_14_q <= "0";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_14_q <= "0";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_14_q <= "0";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_14_q <= "0";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_14_q <= "0";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_14_q <= "0";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_14_q <= "0";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_14_q <= "0";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_14_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_14(MUX,41)@10
    Control_DerivedSignals_Idx2ColRng_14_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_14: PROCESS (Control_DerivedSignals_Idx2ColRng_14_s, Control_DerivedSignals_Idx2Range_14_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_14_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_14_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_14_q <= Control_DerivedSignals_Idx2Range_14_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_14_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_DerivedSignals_Idx2Range_49(LOOKUP,140)@10
    Control_DerivedSignals_Idx2Range_49: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_49_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_49_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_49_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_49_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_49_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_49_q <= "0";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_49_q <= "0";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_49_q <= "0";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_49_q <= "0";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_49_q <= "0";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_49_q <= "0";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_49_q <= "0";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_49_q <= "0";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_49_q <= "0";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_49_q <= "0";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_49_q <= "0";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_49_q <= "0";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_49_q <= "0";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_49_q <= "0";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_49_q <= "0";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_49_q <= "0";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_49_q <= "0";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_49_q <= "0";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_49_q <= "0";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_49_q <= "0";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_49_q <= "0";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_49_q <= "0";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_49_q <= "0";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_49_q <= "0";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_49_q <= "0";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_49_q <= "0";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_49_q <= "0";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_49_q <= "0";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_49_q <= "0";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_49_q <= "0";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_49_q <= "0";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_49_q <= "0";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_49_q <= "0";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_49_q <= "0";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_49_q <= "0";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_49_q <= "0";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_49_q <= "0";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_49_q <= "0";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_49_q <= "0";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_49_q <= "0";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_49_q <= "0";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_49_q <= "0";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_49_q <= "0";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_49_q <= "0";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_49_q <= "0";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_49_q <= "1";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_49_q <= "1";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_49_q <= "1";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_49_q <= "1";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_49_q <= "1";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_49_q <= "1";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_49_q <= "1";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_49_q <= "1";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_49_q <= "1";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_49_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_49_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_49_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_49_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_49_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_49_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_49(MUX,76)@10
    Control_DerivedSignals_Idx2ColRng_49_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_49: PROCESS (Control_DerivedSignals_Idx2ColRng_49_s, Control_DerivedSignals_Idx2Range_49_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_49_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_49_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_49_q <= Control_DerivedSignals_Idx2Range_49_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_49_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_PingPongAddr_Mux4_49(MUX,588)@10
    Control_PingPongAddr_Mux4_49_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_49: PROCESS (Control_PingPongAddr_Mux4_49_s, Control_DerivedSignals_Idx2ColRng_49_q, Control_DerivedSignals_Idx2ColRng_14_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_49_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_49_q <= Control_DerivedSignals_Idx2ColRng_49_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_49_q <= Control_DerivedSignals_Idx2ColRng_14_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_49_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_49_q_to_Top_Path_EffVecLength_49_im_a(DELAY,5713)@10
    ld_Control_PingPongAddr_Mux4_49_q_to_Top_Path_EffVecLength_49_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_49_q, xout => ld_Control_PingPongAddr_Mux4_49_q_to_Top_Path_EffVecLength_49_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_49_im(SELECTOR,1769)@22
    Top_Path_EffVecLength_49_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_49_im_q <= (others => '0');
            Top_Path_EffVecLength_49_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_49_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_49_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_49_q_to_Top_Path_EffVecLength_49_im_a_q = "1") THEN
                Top_Path_EffVecLength_49_im_q <= Top_Path_ConjMult1_Add2_49_add_f_Top_Path_ConjMult1_Sub_49_R_sub_f_merged_q;
                Top_Path_EffVecLength_49_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_48_im(DUALMEM,1639)@11
    Top_Path_DualMem_48_im_reset0 <= areset;
    Top_Path_DualMem_48_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_48_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_48_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_48_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_48_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_48_q(0),
        aclr0 => Top_Path_DualMem_48_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_48_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_48_im_iq,
        q_a => Top_Path_DualMem_48_im_ir,
        address_a => Top_Path_DualMem_48_im_aa,
        data_a => Top_Path_DualMem_48_im_ia
    );
        Top_Path_DualMem_48_im_q <= Top_Path_DualMem_48_im_iq(31 downto 0);
        Top_Path_DualMem_48_im_r <= Top_Path_DualMem_48_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_48_im_48_im(DELAY,2056)@13
    Top_Path_latch_0L_SampleDelay_48_im_48_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_48_im_q, xout => Top_Path_latch_0L_SampleDelay_48_im_48_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_48_im(MUX,1928)@13
    Top_Path_latch_0L_Mux_48_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_48_im: PROCESS (Top_Path_latch_0L_Mux_48_im_s, Top_Path_latch_0L_SampleDelay_48_im_48_im_q, Top_Path_DualMem_48_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_48_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_48_im_q <= Top_Path_latch_0L_SampleDelay_48_im_48_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_48_im_q <= Top_Path_DualMem_48_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_48_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_48_f(FLOATMULT,2404)@13
    Top_Path_ConjMult1_Multri_48_f_reset <= areset;
    Top_Path_ConjMult1_Multri_48_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_48_f_reset,
    		dataa	 => Top_Path_DualMem_48_re_q,
    		datab	 => Top_Path_latch_0L_Mux_48_im_q,
    		result	 => Top_Path_ConjMult1_Multri_48_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_48_f_a_real <= sIEEE_2_real(Top_Path_DualMem_48_re_q);
    Top_Path_ConjMult1_Multri_48_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_48_im_q);
    Top_Path_ConjMult1_Multri_48_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_48_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_48_re_48_re(DELAY,2055)@13
    Top_Path_latch_0L_SampleDelay_48_re_48_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_48_re_q, xout => Top_Path_latch_0L_SampleDelay_48_re_48_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_48_re(MUX,1927)@13
    Top_Path_latch_0L_Mux_48_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_48_re: PROCESS (Top_Path_latch_0L_Mux_48_re_s, Top_Path_latch_0L_SampleDelay_48_re_48_re_q, Top_Path_DualMem_48_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_48_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_48_re_q <= Top_Path_latch_0L_SampleDelay_48_re_48_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_48_re_q <= Top_Path_DualMem_48_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_48_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_48_f(FLOATMULT,2340)@13
    Top_Path_ConjMult1_Multir_48_f_reset <= areset;
    Top_Path_ConjMult1_Multir_48_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_48_f_reset,
    		dataa	 => Top_Path_DualMem_48_im_q,
    		datab	 => Top_Path_latch_0L_Mux_48_re_q,
    		result	 => Top_Path_ConjMult1_Multir_48_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_48_f_a_real <= sIEEE_2_real(Top_Path_DualMem_48_im_q);
    Top_Path_ConjMult1_Multir_48_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_48_re_q);
    Top_Path_ConjMult1_Multir_48_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_48_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_48_add_f_Top_Path_ConjMult1_Sub_48_R_sub_f_merged(FLOATADDSUB,3119)@17
    Top_Path_ConjMult1_Add2_48_add_f_Top_Path_ConjMult1_Sub_48_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_48_add_f_Top_Path_ConjMult1_Sub_48_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_48_add_f_Top_Path_ConjMult1_Sub_48_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_48_add_f_Top_Path_ConjMult1_Sub_48_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_48_add_f_Top_Path_ConjMult1_Sub_48_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_48_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_48_f_q,
    	result	 => Top_Path_ConjMult1_Add2_48_add_f_Top_Path_ConjMult1_Sub_48_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_48_add_f_Top_Path_ConjMult1_Sub_48_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_48_add_f_Top_Path_ConjMult1_Sub_48_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_48_add_f_Top_Path_ConjMult1_Sub_48_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_48_add_f_Top_Path_ConjMult1_Sub_48_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_48_add_f_Top_Path_ConjMult1_Sub_48_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_48_f_q);
    Top_Path_ConjMult1_Add2_48_add_f_Top_Path_ConjMult1_Sub_48_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_48_f_q);
    Top_Path_ConjMult1_Add2_48_add_f_Top_Path_ConjMult1_Sub_48_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_48_add_f_Top_Path_ConjMult1_Sub_48_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_DerivedSignals_Idx2Range_15(LOOKUP,106)@10
    Control_DerivedSignals_Idx2Range_15: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_15_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_15_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_15_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_15_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_15_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_15_q <= "0";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_15_q <= "0";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_15_q <= "0";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_15_q <= "0";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_15_q <= "0";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_15_q <= "0";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_15_q <= "0";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_15_q <= "0";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_15_q <= "0";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_15_q <= "0";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_15_q <= "0";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_15_q <= "1";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_15_q <= "1";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_15_q <= "1";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_15_q <= "1";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_15_q <= "1";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_15_q <= "1";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_15_q <= "1";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_15_q <= "1";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_15_q <= "1";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_15_q <= "1";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_15_q <= "1";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_15_q <= "1";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_15_q <= "1";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_15_q <= "1";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_15_q <= "1";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_15_q <= "1";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_15_q <= "1";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_15_q <= "1";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_15_q <= "1";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_15_q <= "1";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_15_q <= "1";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_15_q <= "1";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_15_q <= "1";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_15_q <= "1";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_15_q <= "1";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_15_q <= "1";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_15_q <= "1";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_15_q <= "1";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_15_q <= "1";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_15_q <= "1";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_15_q <= "1";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_15_q <= "1";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_15_q <= "1";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_15_q <= "1";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_15_q <= "1";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_15_q <= "1";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_15_q <= "1";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_15_q <= "1";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_15_q <= "1";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_15_q <= "1";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_15_q <= "1";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_15_q <= "1";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_15_q <= "1";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_15_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_15_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_15_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_15_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_15_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_15_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_15(MUX,42)@10
    Control_DerivedSignals_Idx2ColRng_15_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_15: PROCESS (Control_DerivedSignals_Idx2ColRng_15_s, Control_DerivedSignals_Idx2Range_15_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_15_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_15_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_15_q <= Control_DerivedSignals_Idx2Range_15_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_15_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_DerivedSignals_Idx2Range_48(LOOKUP,139)@10
    Control_DerivedSignals_Idx2Range_48: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_48_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_48_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_48_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_48_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_48_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_48_q <= "0";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_48_q <= "0";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_48_q <= "0";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_48_q <= "0";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_48_q <= "0";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_48_q <= "0";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_48_q <= "0";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_48_q <= "0";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_48_q <= "0";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_48_q <= "0";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_48_q <= "0";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_48_q <= "0";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_48_q <= "0";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_48_q <= "0";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_48_q <= "0";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_48_q <= "0";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_48_q <= "0";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_48_q <= "0";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_48_q <= "0";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_48_q <= "0";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_48_q <= "0";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_48_q <= "0";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_48_q <= "0";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_48_q <= "0";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_48_q <= "0";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_48_q <= "0";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_48_q <= "0";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_48_q <= "0";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_48_q <= "0";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_48_q <= "0";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_48_q <= "0";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_48_q <= "0";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_48_q <= "0";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_48_q <= "0";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_48_q <= "0";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_48_q <= "0";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_48_q <= "0";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_48_q <= "0";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_48_q <= "0";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_48_q <= "0";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_48_q <= "0";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_48_q <= "0";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_48_q <= "0";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_48_q <= "0";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_48_q <= "1";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_48_q <= "1";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_48_q <= "1";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_48_q <= "1";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_48_q <= "1";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_48_q <= "1";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_48_q <= "1";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_48_q <= "1";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_48_q <= "1";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_48_q <= "1";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_48_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_48_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_48_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_48_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_48_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_48_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_48(MUX,75)@10
    Control_DerivedSignals_Idx2ColRng_48_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_48: PROCESS (Control_DerivedSignals_Idx2ColRng_48_s, Control_DerivedSignals_Idx2Range_48_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_48_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_48_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_48_q <= Control_DerivedSignals_Idx2Range_48_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_48_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_PingPongAddr_Mux4_48(MUX,587)@10
    Control_PingPongAddr_Mux4_48_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_48: PROCESS (Control_PingPongAddr_Mux4_48_s, Control_DerivedSignals_Idx2ColRng_48_q, Control_DerivedSignals_Idx2ColRng_15_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_48_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_48_q <= Control_DerivedSignals_Idx2ColRng_48_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_48_q <= Control_DerivedSignals_Idx2ColRng_15_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_48_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_48_q_to_Top_Path_EffVecLength_48_im_a(DELAY,5709)@10
    ld_Control_PingPongAddr_Mux4_48_q_to_Top_Path_EffVecLength_48_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_48_q, xout => ld_Control_PingPongAddr_Mux4_48_q_to_Top_Path_EffVecLength_48_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_48_im(SELECTOR,1767)@22
    Top_Path_EffVecLength_48_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_48_im_q <= (others => '0');
            Top_Path_EffVecLength_48_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_48_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_48_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_48_q_to_Top_Path_EffVecLength_48_im_a_q = "1") THEN
                Top_Path_EffVecLength_48_im_q <= Top_Path_ConjMult1_Add2_48_add_f_Top_Path_ConjMult1_Sub_48_R_sub_f_merged_q;
                Top_Path_EffVecLength_48_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_im_0_im_add_0_24_f(FLOATADDSUB,2934)@23
    Top_Path_VectorDotP_0_im_0_im_add_0_24_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_0_24_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_0_24_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_0_24_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_0_24_f_reset,
    	dataa	 => Top_Path_EffVecLength_48_im_q,
    	datab	 => Top_Path_EffVecLength_49_im_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_0_24_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_0_24_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_0_24_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_0_24_f_n <= Top_Path_VectorDotP_0_im_0_im_add_0_24_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_0_24_f_a_real <= sInternal_2_real(Top_Path_EffVecLength_48_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_24_f_b_real <= sInternal_2_real(Top_Path_EffVecLength_49_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_24_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_24_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_im_0_im_add_1_12_f(FLOATADDSUB,2974)@28
    Top_Path_VectorDotP_0_im_0_im_add_1_12_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_1_12_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_1_12_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_1_12_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_1_12_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_im_0_im_add_0_24_f_q,
    	datab	 => Top_Path_VectorDotP_0_im_0_im_add_0_25_f_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_1_12_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_1_12_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_1_12_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_1_12_f_n <= Top_Path_VectorDotP_0_im_0_im_add_1_12_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_1_12_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_24_f_q);
    Top_Path_VectorDotP_0_im_0_im_add_1_12_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_25_f_q);
    Top_Path_VectorDotP_0_im_0_im_add_1_12_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_1_12_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_im_0_im_add_2_6_f(FLOATADDSUB,2994)@33
    Top_Path_VectorDotP_0_im_0_im_add_2_6_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_2_6_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_2_6_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_2_6_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_2_6_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_im_0_im_add_1_12_f_q,
    	datab	 => Top_Path_VectorDotP_0_im_0_im_add_1_13_f_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_2_6_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_2_6_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_2_6_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_2_6_f_n <= Top_Path_VectorDotP_0_im_0_im_add_2_6_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_2_6_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_1_12_f_q);
    Top_Path_VectorDotP_0_im_0_im_add_2_6_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_1_13_f_q);
    Top_Path_VectorDotP_0_im_0_im_add_2_6_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_2_6_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_im_0_im_add_2_6_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_3_f_0(fixed,3342)@38
    Top_Path_VectorDotP_0_im_0_im_add_2_6_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_3_f_0_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_2_6_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_3_f_0_inst : fp_norm_sInternal_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_im_0_im_add_2_6_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_3_f_0_reset,
    		dataa	 => Top_Path_VectorDotP_0_im_0_im_add_2_6_f_q,
    		result	 => Top_Path_VectorDotP_0_im_0_im_add_2_6_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_3_f_0_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_2_6_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_3_f_0_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_2_6_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_3_f_0_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_im_0_im_add_3_3_f(FLOATADDSUB,3004)@43
    Top_Path_VectorDotP_0_im_0_im_add_3_3_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_3_3_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_3_3_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_3_3_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_3_3_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_im_0_im_add_2_6_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_3_f_0_q,
    	datab	 => Top_Path_VectorDotP_0_im_0_im_add_2_7_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_3_f_1_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_3_3_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_3_3_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_3_3_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_3_3_f_n <= Top_Path_VectorDotP_0_im_0_im_add_3_3_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_3_3_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_2_6_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_3_f_0_q);
    Top_Path_VectorDotP_0_im_0_im_add_3_3_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_2_7_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_3_f_1_q);
    Top_Path_VectorDotP_0_im_0_im_add_3_3_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_3_3_f_q);
    -- synopsys translate on

	--Top_Path_DualMem_47_im(DUALMEM,1637)@11
    Top_Path_DualMem_47_im_reset0 <= areset;
    Top_Path_DualMem_47_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_47_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_47_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_47_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_47_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_47_q(0),
        aclr0 => Top_Path_DualMem_47_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_47_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_47_im_iq,
        q_a => Top_Path_DualMem_47_im_ir,
        address_a => Top_Path_DualMem_47_im_aa,
        data_a => Top_Path_DualMem_47_im_ia
    );
        Top_Path_DualMem_47_im_q <= Top_Path_DualMem_47_im_iq(31 downto 0);
        Top_Path_DualMem_47_im_r <= Top_Path_DualMem_47_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_47_im_47_im(DELAY,2054)@13
    Top_Path_latch_0L_SampleDelay_47_im_47_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_47_im_q, xout => Top_Path_latch_0L_SampleDelay_47_im_47_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_47_im(MUX,1926)@13
    Top_Path_latch_0L_Mux_47_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_47_im: PROCESS (Top_Path_latch_0L_Mux_47_im_s, Top_Path_latch_0L_SampleDelay_47_im_47_im_q, Top_Path_DualMem_47_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_47_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_47_im_q <= Top_Path_latch_0L_SampleDelay_47_im_47_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_47_im_q <= Top_Path_DualMem_47_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_47_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_47_f(FLOATMULT,2403)@13
    Top_Path_ConjMult1_Multri_47_f_reset <= areset;
    Top_Path_ConjMult1_Multri_47_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_47_f_reset,
    		dataa	 => Top_Path_DualMem_47_re_q,
    		datab	 => Top_Path_latch_0L_Mux_47_im_q,
    		result	 => Top_Path_ConjMult1_Multri_47_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_47_f_a_real <= sIEEE_2_real(Top_Path_DualMem_47_re_q);
    Top_Path_ConjMult1_Multri_47_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_47_im_q);
    Top_Path_ConjMult1_Multri_47_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_47_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_47_re_47_re(DELAY,2053)@13
    Top_Path_latch_0L_SampleDelay_47_re_47_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_47_re_q, xout => Top_Path_latch_0L_SampleDelay_47_re_47_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_47_re(MUX,1925)@13
    Top_Path_latch_0L_Mux_47_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_47_re: PROCESS (Top_Path_latch_0L_Mux_47_re_s, Top_Path_latch_0L_SampleDelay_47_re_47_re_q, Top_Path_DualMem_47_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_47_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_47_re_q <= Top_Path_latch_0L_SampleDelay_47_re_47_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_47_re_q <= Top_Path_DualMem_47_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_47_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_47_f(FLOATMULT,2339)@13
    Top_Path_ConjMult1_Multir_47_f_reset <= areset;
    Top_Path_ConjMult1_Multir_47_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_47_f_reset,
    		dataa	 => Top_Path_DualMem_47_im_q,
    		datab	 => Top_Path_latch_0L_Mux_47_re_q,
    		result	 => Top_Path_ConjMult1_Multir_47_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_47_f_a_real <= sIEEE_2_real(Top_Path_DualMem_47_im_q);
    Top_Path_ConjMult1_Multir_47_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_47_re_q);
    Top_Path_ConjMult1_Multir_47_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_47_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_47_add_f_Top_Path_ConjMult1_Sub_47_R_sub_f_merged(FLOATADDSUB,3117)@17
    Top_Path_ConjMult1_Add2_47_add_f_Top_Path_ConjMult1_Sub_47_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_47_add_f_Top_Path_ConjMult1_Sub_47_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_47_add_f_Top_Path_ConjMult1_Sub_47_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_47_add_f_Top_Path_ConjMult1_Sub_47_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_47_add_f_Top_Path_ConjMult1_Sub_47_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_47_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_47_f_q,
    	result	 => Top_Path_ConjMult1_Add2_47_add_f_Top_Path_ConjMult1_Sub_47_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_47_add_f_Top_Path_ConjMult1_Sub_47_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_47_add_f_Top_Path_ConjMult1_Sub_47_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_47_add_f_Top_Path_ConjMult1_Sub_47_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_47_add_f_Top_Path_ConjMult1_Sub_47_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_47_add_f_Top_Path_ConjMult1_Sub_47_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_47_f_q);
    Top_Path_ConjMult1_Add2_47_add_f_Top_Path_ConjMult1_Sub_47_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_47_f_q);
    Top_Path_ConjMult1_Add2_47_add_f_Top_Path_ConjMult1_Sub_47_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_47_add_f_Top_Path_ConjMult1_Sub_47_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_DerivedSignals_Idx2Range_16(LOOKUP,107)@10
    Control_DerivedSignals_Idx2Range_16: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_16_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_16_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_16_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_16_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_16_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_16_q <= "0";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_16_q <= "0";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_16_q <= "0";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_16_q <= "0";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_16_q <= "0";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_16_q <= "0";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_16_q <= "0";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_16_q <= "0";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_16_q <= "0";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_16_q <= "0";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_16_q <= "0";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_16_q <= "0";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_16_q <= "1";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_16_q <= "1";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_16_q <= "1";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_16_q <= "1";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_16_q <= "1";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_16_q <= "1";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_16_q <= "1";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_16_q <= "1";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_16_q <= "1";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_16_q <= "1";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_16_q <= "1";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_16_q <= "1";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_16_q <= "1";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_16_q <= "1";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_16_q <= "1";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_16_q <= "1";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_16_q <= "1";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_16_q <= "1";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_16_q <= "1";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_16_q <= "1";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_16_q <= "1";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_16_q <= "1";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_16_q <= "1";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_16_q <= "1";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_16_q <= "1";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_16_q <= "1";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_16_q <= "1";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_16_q <= "1";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_16_q <= "1";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_16_q <= "1";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_16_q <= "1";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_16_q <= "1";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_16_q <= "1";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_16_q <= "1";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_16_q <= "1";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_16_q <= "1";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_16_q <= "1";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_16_q <= "1";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_16_q <= "1";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_16_q <= "1";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_16_q <= "1";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_16_q <= "1";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_16_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_16_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_16_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_16_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_16_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_16_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_16(MUX,43)@10
    Control_DerivedSignals_Idx2ColRng_16_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_16: PROCESS (Control_DerivedSignals_Idx2ColRng_16_s, Control_DerivedSignals_Idx2Range_16_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_16_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_16_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_16_q <= Control_DerivedSignals_Idx2Range_16_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_16_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_DerivedSignals_Idx2Range_47(LOOKUP,138)@10
    Control_DerivedSignals_Idx2Range_47: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_47_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_47_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_47_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_47_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_47_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_47_q <= "0";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_47_q <= "0";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_47_q <= "0";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_47_q <= "0";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_47_q <= "0";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_47_q <= "0";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_47_q <= "0";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_47_q <= "0";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_47_q <= "0";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_47_q <= "0";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_47_q <= "0";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_47_q <= "0";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_47_q <= "0";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_47_q <= "0";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_47_q <= "0";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_47_q <= "0";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_47_q <= "0";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_47_q <= "0";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_47_q <= "0";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_47_q <= "0";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_47_q <= "0";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_47_q <= "0";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_47_q <= "0";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_47_q <= "0";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_47_q <= "0";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_47_q <= "0";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_47_q <= "0";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_47_q <= "0";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_47_q <= "0";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_47_q <= "0";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_47_q <= "0";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_47_q <= "0";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_47_q <= "0";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_47_q <= "0";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_47_q <= "0";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_47_q <= "0";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_47_q <= "0";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_47_q <= "0";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_47_q <= "0";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_47_q <= "0";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_47_q <= "0";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_47_q <= "0";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_47_q <= "0";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_47_q <= "1";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_47_q <= "1";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_47_q <= "1";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_47_q <= "1";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_47_q <= "1";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_47_q <= "1";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_47_q <= "1";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_47_q <= "1";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_47_q <= "1";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_47_q <= "1";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_47_q <= "1";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_47_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_47_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_47_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_47_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_47_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_47_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_47(MUX,74)@10
    Control_DerivedSignals_Idx2ColRng_47_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_47: PROCESS (Control_DerivedSignals_Idx2ColRng_47_s, Control_DerivedSignals_Idx2Range_47_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_47_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_47_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_47_q <= Control_DerivedSignals_Idx2Range_47_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_47_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_PingPongAddr_Mux4_47(MUX,586)@10
    Control_PingPongAddr_Mux4_47_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_47: PROCESS (Control_PingPongAddr_Mux4_47_s, Control_DerivedSignals_Idx2ColRng_47_q, Control_DerivedSignals_Idx2ColRng_16_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_47_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_47_q <= Control_DerivedSignals_Idx2ColRng_47_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_47_q <= Control_DerivedSignals_Idx2ColRng_16_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_47_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_47_q_to_Top_Path_EffVecLength_47_im_a(DELAY,5705)@10
    ld_Control_PingPongAddr_Mux4_47_q_to_Top_Path_EffVecLength_47_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_47_q, xout => ld_Control_PingPongAddr_Mux4_47_q_to_Top_Path_EffVecLength_47_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_47_im(SELECTOR,1765)@22
    Top_Path_EffVecLength_47_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_47_im_q <= (others => '0');
            Top_Path_EffVecLength_47_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_47_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_47_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_47_q_to_Top_Path_EffVecLength_47_im_a_q = "1") THEN
                Top_Path_EffVecLength_47_im_q <= Top_Path_ConjMult1_Add2_47_add_f_Top_Path_ConjMult1_Sub_47_R_sub_f_merged_q;
                Top_Path_EffVecLength_47_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_46_im(DUALMEM,1635)@11
    Top_Path_DualMem_46_im_reset0 <= areset;
    Top_Path_DualMem_46_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_46_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_46_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_46_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_46_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_46_q(0),
        aclr0 => Top_Path_DualMem_46_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_46_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_46_im_iq,
        q_a => Top_Path_DualMem_46_im_ir,
        address_a => Top_Path_DualMem_46_im_aa,
        data_a => Top_Path_DualMem_46_im_ia
    );
        Top_Path_DualMem_46_im_q <= Top_Path_DualMem_46_im_iq(31 downto 0);
        Top_Path_DualMem_46_im_r <= Top_Path_DualMem_46_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_46_im_46_im(DELAY,2052)@13
    Top_Path_latch_0L_SampleDelay_46_im_46_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_46_im_q, xout => Top_Path_latch_0L_SampleDelay_46_im_46_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_46_im(MUX,1924)@13
    Top_Path_latch_0L_Mux_46_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_46_im: PROCESS (Top_Path_latch_0L_Mux_46_im_s, Top_Path_latch_0L_SampleDelay_46_im_46_im_q, Top_Path_DualMem_46_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_46_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_46_im_q <= Top_Path_latch_0L_SampleDelay_46_im_46_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_46_im_q <= Top_Path_DualMem_46_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_46_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_46_f(FLOATMULT,2402)@13
    Top_Path_ConjMult1_Multri_46_f_reset <= areset;
    Top_Path_ConjMult1_Multri_46_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_46_f_reset,
    		dataa	 => Top_Path_DualMem_46_re_q,
    		datab	 => Top_Path_latch_0L_Mux_46_im_q,
    		result	 => Top_Path_ConjMult1_Multri_46_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_46_f_a_real <= sIEEE_2_real(Top_Path_DualMem_46_re_q);
    Top_Path_ConjMult1_Multri_46_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_46_im_q);
    Top_Path_ConjMult1_Multri_46_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_46_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_46_re_46_re(DELAY,2051)@13
    Top_Path_latch_0L_SampleDelay_46_re_46_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_46_re_q, xout => Top_Path_latch_0L_SampleDelay_46_re_46_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_46_re(MUX,1923)@13
    Top_Path_latch_0L_Mux_46_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_46_re: PROCESS (Top_Path_latch_0L_Mux_46_re_s, Top_Path_latch_0L_SampleDelay_46_re_46_re_q, Top_Path_DualMem_46_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_46_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_46_re_q <= Top_Path_latch_0L_SampleDelay_46_re_46_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_46_re_q <= Top_Path_DualMem_46_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_46_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_46_f(FLOATMULT,2338)@13
    Top_Path_ConjMult1_Multir_46_f_reset <= areset;
    Top_Path_ConjMult1_Multir_46_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_46_f_reset,
    		dataa	 => Top_Path_DualMem_46_im_q,
    		datab	 => Top_Path_latch_0L_Mux_46_re_q,
    		result	 => Top_Path_ConjMult1_Multir_46_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_46_f_a_real <= sIEEE_2_real(Top_Path_DualMem_46_im_q);
    Top_Path_ConjMult1_Multir_46_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_46_re_q);
    Top_Path_ConjMult1_Multir_46_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_46_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_46_add_f_Top_Path_ConjMult1_Sub_46_R_sub_f_merged(FLOATADDSUB,3115)@17
    Top_Path_ConjMult1_Add2_46_add_f_Top_Path_ConjMult1_Sub_46_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_46_add_f_Top_Path_ConjMult1_Sub_46_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_46_add_f_Top_Path_ConjMult1_Sub_46_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_46_add_f_Top_Path_ConjMult1_Sub_46_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_46_add_f_Top_Path_ConjMult1_Sub_46_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_46_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_46_f_q,
    	result	 => Top_Path_ConjMult1_Add2_46_add_f_Top_Path_ConjMult1_Sub_46_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_46_add_f_Top_Path_ConjMult1_Sub_46_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_46_add_f_Top_Path_ConjMult1_Sub_46_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_46_add_f_Top_Path_ConjMult1_Sub_46_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_46_add_f_Top_Path_ConjMult1_Sub_46_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_46_add_f_Top_Path_ConjMult1_Sub_46_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_46_f_q);
    Top_Path_ConjMult1_Add2_46_add_f_Top_Path_ConjMult1_Sub_46_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_46_f_q);
    Top_Path_ConjMult1_Add2_46_add_f_Top_Path_ConjMult1_Sub_46_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_46_add_f_Top_Path_ConjMult1_Sub_46_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_DerivedSignals_Idx2Range_17(LOOKUP,108)@10
    Control_DerivedSignals_Idx2Range_17: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_17_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_17_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_17_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_17_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_17_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_17_q <= "0";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_17_q <= "0";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_17_q <= "0";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_17_q <= "0";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_17_q <= "0";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_17_q <= "0";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_17_q <= "0";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_17_q <= "0";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_17_q <= "0";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_17_q <= "0";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_17_q <= "0";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_17_q <= "0";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_17_q <= "0";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_17_q <= "1";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_17_q <= "1";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_17_q <= "1";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_17_q <= "1";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_17_q <= "1";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_17_q <= "1";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_17_q <= "1";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_17_q <= "1";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_17_q <= "1";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_17_q <= "1";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_17_q <= "1";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_17_q <= "1";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_17_q <= "1";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_17_q <= "1";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_17_q <= "1";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_17_q <= "1";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_17_q <= "1";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_17_q <= "1";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_17_q <= "1";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_17_q <= "1";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_17_q <= "1";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_17_q <= "1";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_17_q <= "1";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_17_q <= "1";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_17_q <= "1";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_17_q <= "1";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_17_q <= "1";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_17_q <= "1";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_17_q <= "1";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_17_q <= "1";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_17_q <= "1";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_17_q <= "1";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_17_q <= "1";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_17_q <= "1";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_17_q <= "1";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_17_q <= "1";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_17_q <= "1";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_17_q <= "1";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_17_q <= "1";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_17_q <= "1";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_17_q <= "1";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_17_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_17_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_17_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_17_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_17_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_17_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_17(MUX,44)@10
    Control_DerivedSignals_Idx2ColRng_17_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_17: PROCESS (Control_DerivedSignals_Idx2ColRng_17_s, Control_DerivedSignals_Idx2Range_17_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_17_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_17_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_17_q <= Control_DerivedSignals_Idx2Range_17_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_17_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_DerivedSignals_Idx2Range_46(LOOKUP,137)@10
    Control_DerivedSignals_Idx2Range_46: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_46_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_46_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_46_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_46_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_46_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_46_q <= "0";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_46_q <= "0";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_46_q <= "0";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_46_q <= "0";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_46_q <= "0";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_46_q <= "0";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_46_q <= "0";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_46_q <= "0";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_46_q <= "0";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_46_q <= "0";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_46_q <= "0";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_46_q <= "0";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_46_q <= "0";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_46_q <= "0";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_46_q <= "0";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_46_q <= "0";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_46_q <= "0";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_46_q <= "0";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_46_q <= "0";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_46_q <= "0";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_46_q <= "0";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_46_q <= "0";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_46_q <= "0";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_46_q <= "0";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_46_q <= "0";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_46_q <= "0";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_46_q <= "0";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_46_q <= "0";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_46_q <= "0";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_46_q <= "0";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_46_q <= "0";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_46_q <= "0";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_46_q <= "0";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_46_q <= "0";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_46_q <= "0";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_46_q <= "0";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_46_q <= "0";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_46_q <= "0";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_46_q <= "0";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_46_q <= "0";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_46_q <= "0";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_46_q <= "0";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_46_q <= "1";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_46_q <= "1";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_46_q <= "1";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_46_q <= "1";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_46_q <= "1";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_46_q <= "1";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_46_q <= "1";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_46_q <= "1";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_46_q <= "1";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_46_q <= "1";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_46_q <= "1";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_46_q <= "1";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_46_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_46_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_46_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_46_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_46_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_46_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_46(MUX,73)@10
    Control_DerivedSignals_Idx2ColRng_46_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_46: PROCESS (Control_DerivedSignals_Idx2ColRng_46_s, Control_DerivedSignals_Idx2Range_46_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_46_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_46_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_46_q <= Control_DerivedSignals_Idx2Range_46_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_46_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_PingPongAddr_Mux4_46(MUX,585)@10
    Control_PingPongAddr_Mux4_46_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_46: PROCESS (Control_PingPongAddr_Mux4_46_s, Control_DerivedSignals_Idx2ColRng_46_q, Control_DerivedSignals_Idx2ColRng_17_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_46_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_46_q <= Control_DerivedSignals_Idx2ColRng_46_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_46_q <= Control_DerivedSignals_Idx2ColRng_17_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_46_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_46_q_to_Top_Path_EffVecLength_46_im_a(DELAY,5701)@10
    ld_Control_PingPongAddr_Mux4_46_q_to_Top_Path_EffVecLength_46_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_46_q, xout => ld_Control_PingPongAddr_Mux4_46_q_to_Top_Path_EffVecLength_46_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_46_im(SELECTOR,1763)@22
    Top_Path_EffVecLength_46_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_46_im_q <= (others => '0');
            Top_Path_EffVecLength_46_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_46_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_46_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_46_q_to_Top_Path_EffVecLength_46_im_a_q = "1") THEN
                Top_Path_EffVecLength_46_im_q <= Top_Path_ConjMult1_Add2_46_add_f_Top_Path_ConjMult1_Sub_46_R_sub_f_merged_q;
                Top_Path_EffVecLength_46_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_im_0_im_add_0_23_f(FLOATADDSUB,2932)@23
    Top_Path_VectorDotP_0_im_0_im_add_0_23_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_0_23_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_0_23_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_0_23_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_0_23_f_reset,
    	dataa	 => Top_Path_EffVecLength_46_im_q,
    	datab	 => Top_Path_EffVecLength_47_im_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_0_23_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_0_23_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_0_23_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_0_23_f_n <= Top_Path_VectorDotP_0_im_0_im_add_0_23_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_0_23_f_a_real <= sInternal_2_real(Top_Path_EffVecLength_46_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_23_f_b_real <= sInternal_2_real(Top_Path_EffVecLength_47_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_23_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_23_f_q);
    -- synopsys translate on

	--Top_Path_DualMem_45_im(DUALMEM,1633)@11
    Top_Path_DualMem_45_im_reset0 <= areset;
    Top_Path_DualMem_45_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_45_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_45_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_45_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_45_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_45_q(0),
        aclr0 => Top_Path_DualMem_45_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_45_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_45_im_iq,
        q_a => Top_Path_DualMem_45_im_ir,
        address_a => Top_Path_DualMem_45_im_aa,
        data_a => Top_Path_DualMem_45_im_ia
    );
        Top_Path_DualMem_45_im_q <= Top_Path_DualMem_45_im_iq(31 downto 0);
        Top_Path_DualMem_45_im_r <= Top_Path_DualMem_45_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_45_im_45_im(DELAY,2050)@13
    Top_Path_latch_0L_SampleDelay_45_im_45_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_45_im_q, xout => Top_Path_latch_0L_SampleDelay_45_im_45_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_45_im(MUX,1922)@13
    Top_Path_latch_0L_Mux_45_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_45_im: PROCESS (Top_Path_latch_0L_Mux_45_im_s, Top_Path_latch_0L_SampleDelay_45_im_45_im_q, Top_Path_DualMem_45_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_45_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_45_im_q <= Top_Path_latch_0L_SampleDelay_45_im_45_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_45_im_q <= Top_Path_DualMem_45_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_45_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_45_f(FLOATMULT,2401)@13
    Top_Path_ConjMult1_Multri_45_f_reset <= areset;
    Top_Path_ConjMult1_Multri_45_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_45_f_reset,
    		dataa	 => Top_Path_DualMem_45_re_q,
    		datab	 => Top_Path_latch_0L_Mux_45_im_q,
    		result	 => Top_Path_ConjMult1_Multri_45_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_45_f_a_real <= sIEEE_2_real(Top_Path_DualMem_45_re_q);
    Top_Path_ConjMult1_Multri_45_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_45_im_q);
    Top_Path_ConjMult1_Multri_45_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_45_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_45_re_45_re(DELAY,2049)@13
    Top_Path_latch_0L_SampleDelay_45_re_45_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_45_re_q, xout => Top_Path_latch_0L_SampleDelay_45_re_45_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_45_re(MUX,1921)@13
    Top_Path_latch_0L_Mux_45_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_45_re: PROCESS (Top_Path_latch_0L_Mux_45_re_s, Top_Path_latch_0L_SampleDelay_45_re_45_re_q, Top_Path_DualMem_45_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_45_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_45_re_q <= Top_Path_latch_0L_SampleDelay_45_re_45_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_45_re_q <= Top_Path_DualMem_45_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_45_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_45_f(FLOATMULT,2337)@13
    Top_Path_ConjMult1_Multir_45_f_reset <= areset;
    Top_Path_ConjMult1_Multir_45_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_45_f_reset,
    		dataa	 => Top_Path_DualMem_45_im_q,
    		datab	 => Top_Path_latch_0L_Mux_45_re_q,
    		result	 => Top_Path_ConjMult1_Multir_45_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_45_f_a_real <= sIEEE_2_real(Top_Path_DualMem_45_im_q);
    Top_Path_ConjMult1_Multir_45_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_45_re_q);
    Top_Path_ConjMult1_Multir_45_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_45_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_45_add_f_Top_Path_ConjMult1_Sub_45_R_sub_f_merged(FLOATADDSUB,3113)@17
    Top_Path_ConjMult1_Add2_45_add_f_Top_Path_ConjMult1_Sub_45_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_45_add_f_Top_Path_ConjMult1_Sub_45_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_45_add_f_Top_Path_ConjMult1_Sub_45_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_45_add_f_Top_Path_ConjMult1_Sub_45_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_45_add_f_Top_Path_ConjMult1_Sub_45_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_45_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_45_f_q,
    	result	 => Top_Path_ConjMult1_Add2_45_add_f_Top_Path_ConjMult1_Sub_45_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_45_add_f_Top_Path_ConjMult1_Sub_45_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_45_add_f_Top_Path_ConjMult1_Sub_45_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_45_add_f_Top_Path_ConjMult1_Sub_45_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_45_add_f_Top_Path_ConjMult1_Sub_45_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_45_add_f_Top_Path_ConjMult1_Sub_45_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_45_f_q);
    Top_Path_ConjMult1_Add2_45_add_f_Top_Path_ConjMult1_Sub_45_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_45_f_q);
    Top_Path_ConjMult1_Add2_45_add_f_Top_Path_ConjMult1_Sub_45_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_45_add_f_Top_Path_ConjMult1_Sub_45_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_DerivedSignals_Idx2Range_18(LOOKUP,109)@10
    Control_DerivedSignals_Idx2Range_18: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_18_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_18_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_18_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_18_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_18_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_18_q <= "0";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_18_q <= "0";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_18_q <= "0";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_18_q <= "0";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_18_q <= "0";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_18_q <= "0";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_18_q <= "0";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_18_q <= "0";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_18_q <= "0";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_18_q <= "0";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_18_q <= "0";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_18_q <= "0";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_18_q <= "0";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_18_q <= "0";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_18_q <= "1";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_18_q <= "1";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_18_q <= "1";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_18_q <= "1";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_18_q <= "1";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_18_q <= "1";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_18_q <= "1";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_18_q <= "1";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_18_q <= "1";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_18_q <= "1";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_18_q <= "1";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_18_q <= "1";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_18_q <= "1";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_18_q <= "1";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_18_q <= "1";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_18_q <= "1";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_18_q <= "1";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_18_q <= "1";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_18_q <= "1";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_18_q <= "1";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_18_q <= "1";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_18_q <= "1";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_18_q <= "1";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_18_q <= "1";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_18_q <= "1";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_18_q <= "1";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_18_q <= "1";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_18_q <= "1";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_18_q <= "1";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_18_q <= "1";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_18_q <= "1";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_18_q <= "1";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_18_q <= "1";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_18_q <= "1";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_18_q <= "1";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_18_q <= "1";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_18_q <= "1";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_18_q <= "1";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_18_q <= "1";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_18_q <= "1";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_18_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_18_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_18_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_18_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_18_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_18_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_18(MUX,45)@10
    Control_DerivedSignals_Idx2ColRng_18_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_18: PROCESS (Control_DerivedSignals_Idx2ColRng_18_s, Control_DerivedSignals_Idx2Range_18_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_18_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_18_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_18_q <= Control_DerivedSignals_Idx2Range_18_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_18_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_DerivedSignals_Idx2Range_45(LOOKUP,136)@10
    Control_DerivedSignals_Idx2Range_45: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_45_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_45_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_45_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_45_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_45_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_45_q <= "0";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_45_q <= "0";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_45_q <= "0";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_45_q <= "0";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_45_q <= "0";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_45_q <= "0";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_45_q <= "0";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_45_q <= "0";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_45_q <= "0";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_45_q <= "0";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_45_q <= "0";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_45_q <= "0";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_45_q <= "0";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_45_q <= "0";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_45_q <= "0";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_45_q <= "0";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_45_q <= "0";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_45_q <= "0";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_45_q <= "0";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_45_q <= "0";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_45_q <= "0";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_45_q <= "0";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_45_q <= "0";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_45_q <= "0";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_45_q <= "0";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_45_q <= "0";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_45_q <= "0";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_45_q <= "0";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_45_q <= "0";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_45_q <= "0";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_45_q <= "0";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_45_q <= "0";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_45_q <= "0";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_45_q <= "0";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_45_q <= "0";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_45_q <= "0";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_45_q <= "0";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_45_q <= "0";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_45_q <= "0";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_45_q <= "0";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_45_q <= "0";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_45_q <= "1";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_45_q <= "1";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_45_q <= "1";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_45_q <= "1";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_45_q <= "1";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_45_q <= "1";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_45_q <= "1";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_45_q <= "1";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_45_q <= "1";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_45_q <= "1";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_45_q <= "1";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_45_q <= "1";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_45_q <= "1";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_45_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_45_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_45_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_45_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_45_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_45_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_45(MUX,72)@10
    Control_DerivedSignals_Idx2ColRng_45_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_45: PROCESS (Control_DerivedSignals_Idx2ColRng_45_s, Control_DerivedSignals_Idx2Range_45_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_45_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_45_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_45_q <= Control_DerivedSignals_Idx2Range_45_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_45_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_PingPongAddr_Mux4_45(MUX,584)@10
    Control_PingPongAddr_Mux4_45_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_45: PROCESS (Control_PingPongAddr_Mux4_45_s, Control_DerivedSignals_Idx2ColRng_45_q, Control_DerivedSignals_Idx2ColRng_18_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_45_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_45_q <= Control_DerivedSignals_Idx2ColRng_45_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_45_q <= Control_DerivedSignals_Idx2ColRng_18_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_45_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_45_q_to_Top_Path_EffVecLength_45_im_a(DELAY,5697)@10
    ld_Control_PingPongAddr_Mux4_45_q_to_Top_Path_EffVecLength_45_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_45_q, xout => ld_Control_PingPongAddr_Mux4_45_q_to_Top_Path_EffVecLength_45_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_45_im(SELECTOR,1761)@22
    Top_Path_EffVecLength_45_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_45_im_q <= (others => '0');
            Top_Path_EffVecLength_45_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_45_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_45_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_45_q_to_Top_Path_EffVecLength_45_im_a_q = "1") THEN
                Top_Path_EffVecLength_45_im_q <= Top_Path_ConjMult1_Add2_45_add_f_Top_Path_ConjMult1_Sub_45_R_sub_f_merged_q;
                Top_Path_EffVecLength_45_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_44_im(DUALMEM,1631)@11
    Top_Path_DualMem_44_im_reset0 <= areset;
    Top_Path_DualMem_44_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_44_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_44_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_44_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_44_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_44_q(0),
        aclr0 => Top_Path_DualMem_44_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_44_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_44_im_iq,
        q_a => Top_Path_DualMem_44_im_ir,
        address_a => Top_Path_DualMem_44_im_aa,
        data_a => Top_Path_DualMem_44_im_ia
    );
        Top_Path_DualMem_44_im_q <= Top_Path_DualMem_44_im_iq(31 downto 0);
        Top_Path_DualMem_44_im_r <= Top_Path_DualMem_44_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_44_im_44_im(DELAY,2048)@13
    Top_Path_latch_0L_SampleDelay_44_im_44_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_44_im_q, xout => Top_Path_latch_0L_SampleDelay_44_im_44_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_44_im(MUX,1920)@13
    Top_Path_latch_0L_Mux_44_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_44_im: PROCESS (Top_Path_latch_0L_Mux_44_im_s, Top_Path_latch_0L_SampleDelay_44_im_44_im_q, Top_Path_DualMem_44_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_44_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_44_im_q <= Top_Path_latch_0L_SampleDelay_44_im_44_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_44_im_q <= Top_Path_DualMem_44_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_44_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_44_f(FLOATMULT,2400)@13
    Top_Path_ConjMult1_Multri_44_f_reset <= areset;
    Top_Path_ConjMult1_Multri_44_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_44_f_reset,
    		dataa	 => Top_Path_DualMem_44_re_q,
    		datab	 => Top_Path_latch_0L_Mux_44_im_q,
    		result	 => Top_Path_ConjMult1_Multri_44_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_44_f_a_real <= sIEEE_2_real(Top_Path_DualMem_44_re_q);
    Top_Path_ConjMult1_Multri_44_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_44_im_q);
    Top_Path_ConjMult1_Multri_44_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_44_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_44_re_44_re(DELAY,2047)@13
    Top_Path_latch_0L_SampleDelay_44_re_44_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_44_re_q, xout => Top_Path_latch_0L_SampleDelay_44_re_44_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_44_re(MUX,1919)@13
    Top_Path_latch_0L_Mux_44_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_44_re: PROCESS (Top_Path_latch_0L_Mux_44_re_s, Top_Path_latch_0L_SampleDelay_44_re_44_re_q, Top_Path_DualMem_44_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_44_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_44_re_q <= Top_Path_latch_0L_SampleDelay_44_re_44_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_44_re_q <= Top_Path_DualMem_44_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_44_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_44_f(FLOATMULT,2336)@13
    Top_Path_ConjMult1_Multir_44_f_reset <= areset;
    Top_Path_ConjMult1_Multir_44_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_44_f_reset,
    		dataa	 => Top_Path_DualMem_44_im_q,
    		datab	 => Top_Path_latch_0L_Mux_44_re_q,
    		result	 => Top_Path_ConjMult1_Multir_44_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_44_f_a_real <= sIEEE_2_real(Top_Path_DualMem_44_im_q);
    Top_Path_ConjMult1_Multir_44_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_44_re_q);
    Top_Path_ConjMult1_Multir_44_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_44_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_44_add_f_Top_Path_ConjMult1_Sub_44_R_sub_f_merged(FLOATADDSUB,3111)@17
    Top_Path_ConjMult1_Add2_44_add_f_Top_Path_ConjMult1_Sub_44_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_44_add_f_Top_Path_ConjMult1_Sub_44_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_44_add_f_Top_Path_ConjMult1_Sub_44_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_44_add_f_Top_Path_ConjMult1_Sub_44_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_44_add_f_Top_Path_ConjMult1_Sub_44_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_44_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_44_f_q,
    	result	 => Top_Path_ConjMult1_Add2_44_add_f_Top_Path_ConjMult1_Sub_44_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_44_add_f_Top_Path_ConjMult1_Sub_44_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_44_add_f_Top_Path_ConjMult1_Sub_44_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_44_add_f_Top_Path_ConjMult1_Sub_44_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_44_add_f_Top_Path_ConjMult1_Sub_44_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_44_add_f_Top_Path_ConjMult1_Sub_44_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_44_f_q);
    Top_Path_ConjMult1_Add2_44_add_f_Top_Path_ConjMult1_Sub_44_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_44_f_q);
    Top_Path_ConjMult1_Add2_44_add_f_Top_Path_ConjMult1_Sub_44_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_44_add_f_Top_Path_ConjMult1_Sub_44_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_DerivedSignals_Idx2Range_19(LOOKUP,110)@10
    Control_DerivedSignals_Idx2Range_19: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_19_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_19_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_19_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_19_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_19_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_19_q <= "0";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_19_q <= "0";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_19_q <= "0";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_19_q <= "0";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_19_q <= "0";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_19_q <= "0";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_19_q <= "0";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_19_q <= "0";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_19_q <= "0";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_19_q <= "0";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_19_q <= "0";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_19_q <= "0";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_19_q <= "0";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_19_q <= "0";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_19_q <= "0";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_19_q <= "1";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_19_q <= "1";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_19_q <= "1";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_19_q <= "1";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_19_q <= "1";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_19_q <= "1";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_19_q <= "1";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_19_q <= "1";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_19_q <= "1";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_19_q <= "1";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_19_q <= "1";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_19_q <= "1";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_19_q <= "1";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_19_q <= "1";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_19_q <= "1";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_19_q <= "1";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_19_q <= "1";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_19_q <= "1";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_19_q <= "1";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_19_q <= "1";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_19_q <= "1";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_19_q <= "1";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_19_q <= "1";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_19_q <= "1";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_19_q <= "1";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_19_q <= "1";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_19_q <= "1";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_19_q <= "1";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_19_q <= "1";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_19_q <= "1";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_19_q <= "1";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_19_q <= "1";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_19_q <= "1";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_19_q <= "1";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_19_q <= "1";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_19_q <= "1";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_19_q <= "1";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_19_q <= "1";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_19_q <= "1";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_19_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_19_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_19_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_19_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_19_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_19_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_19(MUX,46)@10
    Control_DerivedSignals_Idx2ColRng_19_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_19: PROCESS (Control_DerivedSignals_Idx2ColRng_19_s, Control_DerivedSignals_Idx2Range_19_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_19_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_19_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_19_q <= Control_DerivedSignals_Idx2Range_19_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_19_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_DerivedSignals_Idx2Range_44(LOOKUP,135)@10
    Control_DerivedSignals_Idx2Range_44: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_44_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_44_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_44_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_44_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_44_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_44_q <= "0";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_44_q <= "0";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_44_q <= "0";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_44_q <= "0";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_44_q <= "0";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_44_q <= "0";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_44_q <= "0";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_44_q <= "0";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_44_q <= "0";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_44_q <= "0";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_44_q <= "0";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_44_q <= "0";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_44_q <= "0";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_44_q <= "0";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_44_q <= "0";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_44_q <= "0";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_44_q <= "0";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_44_q <= "0";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_44_q <= "0";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_44_q <= "0";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_44_q <= "0";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_44_q <= "0";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_44_q <= "0";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_44_q <= "0";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_44_q <= "0";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_44_q <= "0";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_44_q <= "0";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_44_q <= "0";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_44_q <= "0";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_44_q <= "0";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_44_q <= "0";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_44_q <= "0";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_44_q <= "0";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_44_q <= "0";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_44_q <= "0";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_44_q <= "0";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_44_q <= "0";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_44_q <= "0";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_44_q <= "0";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_44_q <= "0";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_44_q <= "1";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_44_q <= "1";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_44_q <= "1";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_44_q <= "1";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_44_q <= "1";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_44_q <= "1";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_44_q <= "1";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_44_q <= "1";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_44_q <= "1";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_44_q <= "1";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_44_q <= "1";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_44_q <= "1";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_44_q <= "1";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_44_q <= "1";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_44_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_44_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_44_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_44_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_44_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_44_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_44(MUX,71)@10
    Control_DerivedSignals_Idx2ColRng_44_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_44: PROCESS (Control_DerivedSignals_Idx2ColRng_44_s, Control_DerivedSignals_Idx2Range_44_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_44_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_44_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_44_q <= Control_DerivedSignals_Idx2Range_44_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_44_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_PingPongAddr_Mux4_44(MUX,583)@10
    Control_PingPongAddr_Mux4_44_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_44: PROCESS (Control_PingPongAddr_Mux4_44_s, Control_DerivedSignals_Idx2ColRng_44_q, Control_DerivedSignals_Idx2ColRng_19_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_44_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_44_q <= Control_DerivedSignals_Idx2ColRng_44_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_44_q <= Control_DerivedSignals_Idx2ColRng_19_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_44_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_44_q_to_Top_Path_EffVecLength_44_im_a(DELAY,5693)@10
    ld_Control_PingPongAddr_Mux4_44_q_to_Top_Path_EffVecLength_44_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_44_q, xout => ld_Control_PingPongAddr_Mux4_44_q_to_Top_Path_EffVecLength_44_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_44_im(SELECTOR,1759)@22
    Top_Path_EffVecLength_44_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_44_im_q <= (others => '0');
            Top_Path_EffVecLength_44_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_44_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_44_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_44_q_to_Top_Path_EffVecLength_44_im_a_q = "1") THEN
                Top_Path_EffVecLength_44_im_q <= Top_Path_ConjMult1_Add2_44_add_f_Top_Path_ConjMult1_Sub_44_R_sub_f_merged_q;
                Top_Path_EffVecLength_44_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_im_0_im_add_0_22_f(FLOATADDSUB,2930)@23
    Top_Path_VectorDotP_0_im_0_im_add_0_22_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_0_22_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_0_22_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_0_22_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_0_22_f_reset,
    	dataa	 => Top_Path_EffVecLength_44_im_q,
    	datab	 => Top_Path_EffVecLength_45_im_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_0_22_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_0_22_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_0_22_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_0_22_f_n <= Top_Path_VectorDotP_0_im_0_im_add_0_22_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_0_22_f_a_real <= sInternal_2_real(Top_Path_EffVecLength_44_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_22_f_b_real <= sInternal_2_real(Top_Path_EffVecLength_45_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_22_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_22_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_im_0_im_add_1_11_f(FLOATADDSUB,2972)@28
    Top_Path_VectorDotP_0_im_0_im_add_1_11_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_1_11_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_1_11_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_1_11_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_1_11_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_im_0_im_add_0_22_f_q,
    	datab	 => Top_Path_VectorDotP_0_im_0_im_add_0_23_f_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_1_11_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_1_11_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_1_11_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_1_11_f_n <= Top_Path_VectorDotP_0_im_0_im_add_1_11_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_1_11_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_22_f_q);
    Top_Path_VectorDotP_0_im_0_im_add_1_11_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_23_f_q);
    Top_Path_VectorDotP_0_im_0_im_add_1_11_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_1_11_f_q);
    -- synopsys translate on

	--Top_Path_DualMem_43_im(DUALMEM,1629)@11
    Top_Path_DualMem_43_im_reset0 <= areset;
    Top_Path_DualMem_43_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_43_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_43_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_43_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_43_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_43_q(0),
        aclr0 => Top_Path_DualMem_43_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_43_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_43_im_iq,
        q_a => Top_Path_DualMem_43_im_ir,
        address_a => Top_Path_DualMem_43_im_aa,
        data_a => Top_Path_DualMem_43_im_ia
    );
        Top_Path_DualMem_43_im_q <= Top_Path_DualMem_43_im_iq(31 downto 0);
        Top_Path_DualMem_43_im_r <= Top_Path_DualMem_43_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_43_im_43_im(DELAY,2046)@13
    Top_Path_latch_0L_SampleDelay_43_im_43_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_43_im_q, xout => Top_Path_latch_0L_SampleDelay_43_im_43_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_43_im(MUX,1918)@13
    Top_Path_latch_0L_Mux_43_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_43_im: PROCESS (Top_Path_latch_0L_Mux_43_im_s, Top_Path_latch_0L_SampleDelay_43_im_43_im_q, Top_Path_DualMem_43_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_43_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_43_im_q <= Top_Path_latch_0L_SampleDelay_43_im_43_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_43_im_q <= Top_Path_DualMem_43_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_43_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_43_f(FLOATMULT,2399)@13
    Top_Path_ConjMult1_Multri_43_f_reset <= areset;
    Top_Path_ConjMult1_Multri_43_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_43_f_reset,
    		dataa	 => Top_Path_DualMem_43_re_q,
    		datab	 => Top_Path_latch_0L_Mux_43_im_q,
    		result	 => Top_Path_ConjMult1_Multri_43_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_43_f_a_real <= sIEEE_2_real(Top_Path_DualMem_43_re_q);
    Top_Path_ConjMult1_Multri_43_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_43_im_q);
    Top_Path_ConjMult1_Multri_43_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_43_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_43_re_43_re(DELAY,2045)@13
    Top_Path_latch_0L_SampleDelay_43_re_43_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_43_re_q, xout => Top_Path_latch_0L_SampleDelay_43_re_43_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_43_re(MUX,1917)@13
    Top_Path_latch_0L_Mux_43_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_43_re: PROCESS (Top_Path_latch_0L_Mux_43_re_s, Top_Path_latch_0L_SampleDelay_43_re_43_re_q, Top_Path_DualMem_43_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_43_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_43_re_q <= Top_Path_latch_0L_SampleDelay_43_re_43_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_43_re_q <= Top_Path_DualMem_43_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_43_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_43_f(FLOATMULT,2335)@13
    Top_Path_ConjMult1_Multir_43_f_reset <= areset;
    Top_Path_ConjMult1_Multir_43_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_43_f_reset,
    		dataa	 => Top_Path_DualMem_43_im_q,
    		datab	 => Top_Path_latch_0L_Mux_43_re_q,
    		result	 => Top_Path_ConjMult1_Multir_43_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_43_f_a_real <= sIEEE_2_real(Top_Path_DualMem_43_im_q);
    Top_Path_ConjMult1_Multir_43_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_43_re_q);
    Top_Path_ConjMult1_Multir_43_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_43_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_43_add_f_Top_Path_ConjMult1_Sub_43_R_sub_f_merged(FLOATADDSUB,3109)@17
    Top_Path_ConjMult1_Add2_43_add_f_Top_Path_ConjMult1_Sub_43_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_43_add_f_Top_Path_ConjMult1_Sub_43_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_43_add_f_Top_Path_ConjMult1_Sub_43_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_43_add_f_Top_Path_ConjMult1_Sub_43_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_43_add_f_Top_Path_ConjMult1_Sub_43_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_43_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_43_f_q,
    	result	 => Top_Path_ConjMult1_Add2_43_add_f_Top_Path_ConjMult1_Sub_43_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_43_add_f_Top_Path_ConjMult1_Sub_43_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_43_add_f_Top_Path_ConjMult1_Sub_43_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_43_add_f_Top_Path_ConjMult1_Sub_43_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_43_add_f_Top_Path_ConjMult1_Sub_43_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_43_add_f_Top_Path_ConjMult1_Sub_43_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_43_f_q);
    Top_Path_ConjMult1_Add2_43_add_f_Top_Path_ConjMult1_Sub_43_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_43_f_q);
    Top_Path_ConjMult1_Add2_43_add_f_Top_Path_ConjMult1_Sub_43_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_43_add_f_Top_Path_ConjMult1_Sub_43_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_DerivedSignals_Idx2Range_20(LOOKUP,111)@10
    Control_DerivedSignals_Idx2Range_20: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_20_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_20_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_20_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_20_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_20_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_20_q <= "0";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_20_q <= "0";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_20_q <= "0";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_20_q <= "0";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_20_q <= "0";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_20_q <= "0";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_20_q <= "0";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_20_q <= "0";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_20_q <= "0";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_20_q <= "0";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_20_q <= "0";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_20_q <= "0";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_20_q <= "0";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_20_q <= "0";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_20_q <= "0";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_20_q <= "0";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_20_q <= "1";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_20_q <= "1";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_20_q <= "1";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_20_q <= "1";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_20_q <= "1";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_20_q <= "1";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_20_q <= "1";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_20_q <= "1";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_20_q <= "1";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_20_q <= "1";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_20_q <= "1";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_20_q <= "1";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_20_q <= "1";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_20_q <= "1";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_20_q <= "1";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_20_q <= "1";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_20_q <= "1";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_20_q <= "1";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_20_q <= "1";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_20_q <= "1";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_20_q <= "1";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_20_q <= "1";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_20_q <= "1";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_20_q <= "1";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_20_q <= "1";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_20_q <= "1";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_20_q <= "1";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_20_q <= "1";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_20_q <= "1";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_20_q <= "1";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_20_q <= "1";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_20_q <= "1";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_20_q <= "1";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_20_q <= "1";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_20_q <= "1";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_20_q <= "1";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_20_q <= "1";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_20_q <= "1";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_20_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_20_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_20_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_20_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_20_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_20_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_20(MUX,47)@10
    Control_DerivedSignals_Idx2ColRng_20_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_20: PROCESS (Control_DerivedSignals_Idx2ColRng_20_s, Control_DerivedSignals_Idx2Range_20_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_20_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_20_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_20_q <= Control_DerivedSignals_Idx2Range_20_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_20_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_DerivedSignals_Idx2Range_43(LOOKUP,134)@10
    Control_DerivedSignals_Idx2Range_43: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_43_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_43_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_43_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_43_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_43_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_43_q <= "0";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_43_q <= "0";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_43_q <= "0";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_43_q <= "0";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_43_q <= "0";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_43_q <= "0";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_43_q <= "0";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_43_q <= "0";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_43_q <= "0";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_43_q <= "0";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_43_q <= "0";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_43_q <= "0";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_43_q <= "0";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_43_q <= "0";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_43_q <= "0";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_43_q <= "0";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_43_q <= "0";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_43_q <= "0";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_43_q <= "0";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_43_q <= "0";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_43_q <= "0";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_43_q <= "0";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_43_q <= "0";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_43_q <= "0";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_43_q <= "0";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_43_q <= "0";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_43_q <= "0";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_43_q <= "0";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_43_q <= "0";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_43_q <= "0";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_43_q <= "0";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_43_q <= "0";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_43_q <= "0";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_43_q <= "0";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_43_q <= "0";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_43_q <= "0";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_43_q <= "0";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_43_q <= "0";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_43_q <= "0";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_43_q <= "1";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_43_q <= "1";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_43_q <= "1";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_43_q <= "1";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_43_q <= "1";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_43_q <= "1";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_43_q <= "1";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_43_q <= "1";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_43_q <= "1";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_43_q <= "1";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_43_q <= "1";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_43_q <= "1";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_43_q <= "1";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_43_q <= "1";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_43_q <= "1";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_43_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_43_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_43_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_43_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_43_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_43_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_43(MUX,70)@10
    Control_DerivedSignals_Idx2ColRng_43_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_43: PROCESS (Control_DerivedSignals_Idx2ColRng_43_s, Control_DerivedSignals_Idx2Range_43_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_43_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_43_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_43_q <= Control_DerivedSignals_Idx2Range_43_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_43_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_PingPongAddr_Mux4_43(MUX,582)@10
    Control_PingPongAddr_Mux4_43_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_43: PROCESS (Control_PingPongAddr_Mux4_43_s, Control_DerivedSignals_Idx2ColRng_43_q, Control_DerivedSignals_Idx2ColRng_20_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_43_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_43_q <= Control_DerivedSignals_Idx2ColRng_43_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_43_q <= Control_DerivedSignals_Idx2ColRng_20_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_43_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_43_q_to_Top_Path_EffVecLength_43_im_a(DELAY,5689)@10
    ld_Control_PingPongAddr_Mux4_43_q_to_Top_Path_EffVecLength_43_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_43_q, xout => ld_Control_PingPongAddr_Mux4_43_q_to_Top_Path_EffVecLength_43_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_43_im(SELECTOR,1757)@22
    Top_Path_EffVecLength_43_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_43_im_q <= (others => '0');
            Top_Path_EffVecLength_43_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_43_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_43_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_43_q_to_Top_Path_EffVecLength_43_im_a_q = "1") THEN
                Top_Path_EffVecLength_43_im_q <= Top_Path_ConjMult1_Add2_43_add_f_Top_Path_ConjMult1_Sub_43_R_sub_f_merged_q;
                Top_Path_EffVecLength_43_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_42_im(DUALMEM,1627)@11
    Top_Path_DualMem_42_im_reset0 <= areset;
    Top_Path_DualMem_42_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_42_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_42_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_42_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_42_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_42_q(0),
        aclr0 => Top_Path_DualMem_42_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_42_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_42_im_iq,
        q_a => Top_Path_DualMem_42_im_ir,
        address_a => Top_Path_DualMem_42_im_aa,
        data_a => Top_Path_DualMem_42_im_ia
    );
        Top_Path_DualMem_42_im_q <= Top_Path_DualMem_42_im_iq(31 downto 0);
        Top_Path_DualMem_42_im_r <= Top_Path_DualMem_42_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_42_im_42_im(DELAY,2044)@13
    Top_Path_latch_0L_SampleDelay_42_im_42_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_42_im_q, xout => Top_Path_latch_0L_SampleDelay_42_im_42_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_42_im(MUX,1916)@13
    Top_Path_latch_0L_Mux_42_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_42_im: PROCESS (Top_Path_latch_0L_Mux_42_im_s, Top_Path_latch_0L_SampleDelay_42_im_42_im_q, Top_Path_DualMem_42_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_42_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_42_im_q <= Top_Path_latch_0L_SampleDelay_42_im_42_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_42_im_q <= Top_Path_DualMem_42_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_42_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_42_f(FLOATMULT,2398)@13
    Top_Path_ConjMult1_Multri_42_f_reset <= areset;
    Top_Path_ConjMult1_Multri_42_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_42_f_reset,
    		dataa	 => Top_Path_DualMem_42_re_q,
    		datab	 => Top_Path_latch_0L_Mux_42_im_q,
    		result	 => Top_Path_ConjMult1_Multri_42_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_42_f_a_real <= sIEEE_2_real(Top_Path_DualMem_42_re_q);
    Top_Path_ConjMult1_Multri_42_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_42_im_q);
    Top_Path_ConjMult1_Multri_42_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_42_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_42_re_42_re(DELAY,2043)@13
    Top_Path_latch_0L_SampleDelay_42_re_42_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_42_re_q, xout => Top_Path_latch_0L_SampleDelay_42_re_42_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_42_re(MUX,1915)@13
    Top_Path_latch_0L_Mux_42_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_42_re: PROCESS (Top_Path_latch_0L_Mux_42_re_s, Top_Path_latch_0L_SampleDelay_42_re_42_re_q, Top_Path_DualMem_42_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_42_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_42_re_q <= Top_Path_latch_0L_SampleDelay_42_re_42_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_42_re_q <= Top_Path_DualMem_42_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_42_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_42_f(FLOATMULT,2334)@13
    Top_Path_ConjMult1_Multir_42_f_reset <= areset;
    Top_Path_ConjMult1_Multir_42_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_42_f_reset,
    		dataa	 => Top_Path_DualMem_42_im_q,
    		datab	 => Top_Path_latch_0L_Mux_42_re_q,
    		result	 => Top_Path_ConjMult1_Multir_42_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_42_f_a_real <= sIEEE_2_real(Top_Path_DualMem_42_im_q);
    Top_Path_ConjMult1_Multir_42_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_42_re_q);
    Top_Path_ConjMult1_Multir_42_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_42_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_42_add_f_Top_Path_ConjMult1_Sub_42_R_sub_f_merged(FLOATADDSUB,3107)@17
    Top_Path_ConjMult1_Add2_42_add_f_Top_Path_ConjMult1_Sub_42_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_42_add_f_Top_Path_ConjMult1_Sub_42_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_42_add_f_Top_Path_ConjMult1_Sub_42_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_42_add_f_Top_Path_ConjMult1_Sub_42_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_42_add_f_Top_Path_ConjMult1_Sub_42_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_42_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_42_f_q,
    	result	 => Top_Path_ConjMult1_Add2_42_add_f_Top_Path_ConjMult1_Sub_42_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_42_add_f_Top_Path_ConjMult1_Sub_42_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_42_add_f_Top_Path_ConjMult1_Sub_42_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_42_add_f_Top_Path_ConjMult1_Sub_42_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_42_add_f_Top_Path_ConjMult1_Sub_42_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_42_add_f_Top_Path_ConjMult1_Sub_42_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_42_f_q);
    Top_Path_ConjMult1_Add2_42_add_f_Top_Path_ConjMult1_Sub_42_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_42_f_q);
    Top_Path_ConjMult1_Add2_42_add_f_Top_Path_ConjMult1_Sub_42_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_42_add_f_Top_Path_ConjMult1_Sub_42_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_DerivedSignals_Idx2Range_21(LOOKUP,112)@10
    Control_DerivedSignals_Idx2Range_21: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_21_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_21_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_21_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_21_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_21_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_21_q <= "0";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_21_q <= "0";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_21_q <= "0";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_21_q <= "0";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_21_q <= "0";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_21_q <= "0";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_21_q <= "0";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_21_q <= "0";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_21_q <= "0";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_21_q <= "0";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_21_q <= "0";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_21_q <= "0";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_21_q <= "0";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_21_q <= "0";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_21_q <= "0";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_21_q <= "0";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_21_q <= "0";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_21_q <= "1";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_21_q <= "1";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_21_q <= "1";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_21_q <= "1";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_21_q <= "1";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_21_q <= "1";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_21_q <= "1";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_21_q <= "1";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_21_q <= "1";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_21_q <= "1";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_21_q <= "1";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_21_q <= "1";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_21_q <= "1";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_21_q <= "1";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_21_q <= "1";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_21_q <= "1";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_21_q <= "1";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_21_q <= "1";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_21_q <= "1";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_21_q <= "1";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_21_q <= "1";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_21_q <= "1";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_21_q <= "1";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_21_q <= "1";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_21_q <= "1";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_21_q <= "1";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_21_q <= "1";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_21_q <= "1";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_21_q <= "1";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_21_q <= "1";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_21_q <= "1";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_21_q <= "1";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_21_q <= "1";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_21_q <= "1";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_21_q <= "1";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_21_q <= "1";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_21_q <= "1";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_21_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_21_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_21_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_21_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_21_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_21_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_21(MUX,48)@10
    Control_DerivedSignals_Idx2ColRng_21_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_21: PROCESS (Control_DerivedSignals_Idx2ColRng_21_s, Control_DerivedSignals_Idx2Range_21_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_21_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_21_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_21_q <= Control_DerivedSignals_Idx2Range_21_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_21_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_DerivedSignals_Idx2Range_42(LOOKUP,133)@10
    Control_DerivedSignals_Idx2Range_42: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_42_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_42_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_42_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_42_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_42_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_42_q <= "0";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_42_q <= "0";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_42_q <= "0";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_42_q <= "0";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_42_q <= "0";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_42_q <= "0";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_42_q <= "0";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_42_q <= "0";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_42_q <= "0";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_42_q <= "0";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_42_q <= "0";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_42_q <= "0";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_42_q <= "0";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_42_q <= "0";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_42_q <= "0";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_42_q <= "0";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_42_q <= "0";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_42_q <= "0";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_42_q <= "0";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_42_q <= "0";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_42_q <= "0";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_42_q <= "0";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_42_q <= "0";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_42_q <= "0";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_42_q <= "0";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_42_q <= "0";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_42_q <= "0";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_42_q <= "0";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_42_q <= "0";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_42_q <= "0";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_42_q <= "0";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_42_q <= "0";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_42_q <= "0";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_42_q <= "0";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_42_q <= "0";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_42_q <= "0";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_42_q <= "0";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_42_q <= "0";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_42_q <= "1";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_42_q <= "1";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_42_q <= "1";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_42_q <= "1";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_42_q <= "1";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_42_q <= "1";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_42_q <= "1";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_42_q <= "1";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_42_q <= "1";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_42_q <= "1";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_42_q <= "1";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_42_q <= "1";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_42_q <= "1";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_42_q <= "1";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_42_q <= "1";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_42_q <= "1";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_42_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_42_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_42_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_42_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_42_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_42_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_42(MUX,69)@10
    Control_DerivedSignals_Idx2ColRng_42_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_42: PROCESS (Control_DerivedSignals_Idx2ColRng_42_s, Control_DerivedSignals_Idx2Range_42_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_42_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_42_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_42_q <= Control_DerivedSignals_Idx2Range_42_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_42_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_PingPongAddr_Mux4_42(MUX,581)@10
    Control_PingPongAddr_Mux4_42_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_42: PROCESS (Control_PingPongAddr_Mux4_42_s, Control_DerivedSignals_Idx2ColRng_42_q, Control_DerivedSignals_Idx2ColRng_21_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_42_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_42_q <= Control_DerivedSignals_Idx2ColRng_42_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_42_q <= Control_DerivedSignals_Idx2ColRng_21_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_42_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_42_q_to_Top_Path_EffVecLength_42_im_a(DELAY,5685)@10
    ld_Control_PingPongAddr_Mux4_42_q_to_Top_Path_EffVecLength_42_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_42_q, xout => ld_Control_PingPongAddr_Mux4_42_q_to_Top_Path_EffVecLength_42_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_42_im(SELECTOR,1755)@22
    Top_Path_EffVecLength_42_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_42_im_q <= (others => '0');
            Top_Path_EffVecLength_42_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_42_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_42_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_42_q_to_Top_Path_EffVecLength_42_im_a_q = "1") THEN
                Top_Path_EffVecLength_42_im_q <= Top_Path_ConjMult1_Add2_42_add_f_Top_Path_ConjMult1_Sub_42_R_sub_f_merged_q;
                Top_Path_EffVecLength_42_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_im_0_im_add_0_21_f(FLOATADDSUB,2928)@23
    Top_Path_VectorDotP_0_im_0_im_add_0_21_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_0_21_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_0_21_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_0_21_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_0_21_f_reset,
    	dataa	 => Top_Path_EffVecLength_42_im_q,
    	datab	 => Top_Path_EffVecLength_43_im_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_0_21_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_0_21_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_0_21_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_0_21_f_n <= Top_Path_VectorDotP_0_im_0_im_add_0_21_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_0_21_f_a_real <= sInternal_2_real(Top_Path_EffVecLength_42_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_21_f_b_real <= sInternal_2_real(Top_Path_EffVecLength_43_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_21_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_21_f_q);
    -- synopsys translate on

	--Top_Path_DualMem_41_im(DUALMEM,1625)@11
    Top_Path_DualMem_41_im_reset0 <= areset;
    Top_Path_DualMem_41_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_41_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_41_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_41_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_41_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_41_q(0),
        aclr0 => Top_Path_DualMem_41_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_41_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_41_im_iq,
        q_a => Top_Path_DualMem_41_im_ir,
        address_a => Top_Path_DualMem_41_im_aa,
        data_a => Top_Path_DualMem_41_im_ia
    );
        Top_Path_DualMem_41_im_q <= Top_Path_DualMem_41_im_iq(31 downto 0);
        Top_Path_DualMem_41_im_r <= Top_Path_DualMem_41_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_41_im_41_im(DELAY,2042)@13
    Top_Path_latch_0L_SampleDelay_41_im_41_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_41_im_q, xout => Top_Path_latch_0L_SampleDelay_41_im_41_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_41_im(MUX,1914)@13
    Top_Path_latch_0L_Mux_41_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_41_im: PROCESS (Top_Path_latch_0L_Mux_41_im_s, Top_Path_latch_0L_SampleDelay_41_im_41_im_q, Top_Path_DualMem_41_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_41_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_41_im_q <= Top_Path_latch_0L_SampleDelay_41_im_41_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_41_im_q <= Top_Path_DualMem_41_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_41_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_41_f(FLOATMULT,2397)@13
    Top_Path_ConjMult1_Multri_41_f_reset <= areset;
    Top_Path_ConjMult1_Multri_41_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_41_f_reset,
    		dataa	 => Top_Path_DualMem_41_re_q,
    		datab	 => Top_Path_latch_0L_Mux_41_im_q,
    		result	 => Top_Path_ConjMult1_Multri_41_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_41_f_a_real <= sIEEE_2_real(Top_Path_DualMem_41_re_q);
    Top_Path_ConjMult1_Multri_41_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_41_im_q);
    Top_Path_ConjMult1_Multri_41_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_41_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_41_re_41_re(DELAY,2041)@13
    Top_Path_latch_0L_SampleDelay_41_re_41_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_41_re_q, xout => Top_Path_latch_0L_SampleDelay_41_re_41_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_41_re(MUX,1913)@13
    Top_Path_latch_0L_Mux_41_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_41_re: PROCESS (Top_Path_latch_0L_Mux_41_re_s, Top_Path_latch_0L_SampleDelay_41_re_41_re_q, Top_Path_DualMem_41_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_41_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_41_re_q <= Top_Path_latch_0L_SampleDelay_41_re_41_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_41_re_q <= Top_Path_DualMem_41_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_41_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_41_f(FLOATMULT,2333)@13
    Top_Path_ConjMult1_Multir_41_f_reset <= areset;
    Top_Path_ConjMult1_Multir_41_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_41_f_reset,
    		dataa	 => Top_Path_DualMem_41_im_q,
    		datab	 => Top_Path_latch_0L_Mux_41_re_q,
    		result	 => Top_Path_ConjMult1_Multir_41_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_41_f_a_real <= sIEEE_2_real(Top_Path_DualMem_41_im_q);
    Top_Path_ConjMult1_Multir_41_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_41_re_q);
    Top_Path_ConjMult1_Multir_41_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_41_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_41_add_f_Top_Path_ConjMult1_Sub_41_R_sub_f_merged(FLOATADDSUB,3105)@17
    Top_Path_ConjMult1_Add2_41_add_f_Top_Path_ConjMult1_Sub_41_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_41_add_f_Top_Path_ConjMult1_Sub_41_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_41_add_f_Top_Path_ConjMult1_Sub_41_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_41_add_f_Top_Path_ConjMult1_Sub_41_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_41_add_f_Top_Path_ConjMult1_Sub_41_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_41_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_41_f_q,
    	result	 => Top_Path_ConjMult1_Add2_41_add_f_Top_Path_ConjMult1_Sub_41_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_41_add_f_Top_Path_ConjMult1_Sub_41_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_41_add_f_Top_Path_ConjMult1_Sub_41_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_41_add_f_Top_Path_ConjMult1_Sub_41_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_41_add_f_Top_Path_ConjMult1_Sub_41_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_41_add_f_Top_Path_ConjMult1_Sub_41_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_41_f_q);
    Top_Path_ConjMult1_Add2_41_add_f_Top_Path_ConjMult1_Sub_41_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_41_f_q);
    Top_Path_ConjMult1_Add2_41_add_f_Top_Path_ConjMult1_Sub_41_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_41_add_f_Top_Path_ConjMult1_Sub_41_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_DerivedSignals_Idx2Range_22(LOOKUP,113)@10
    Control_DerivedSignals_Idx2Range_22: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_22_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_22_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_22_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_22_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_22_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_22_q <= "0";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_22_q <= "0";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_22_q <= "0";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_22_q <= "0";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_22_q <= "0";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_22_q <= "0";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_22_q <= "0";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_22_q <= "0";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_22_q <= "0";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_22_q <= "0";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_22_q <= "0";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_22_q <= "0";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_22_q <= "0";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_22_q <= "0";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_22_q <= "0";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_22_q <= "0";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_22_q <= "0";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_22_q <= "0";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_22_q <= "1";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_22_q <= "1";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_22_q <= "1";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_22_q <= "1";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_22_q <= "1";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_22_q <= "1";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_22_q <= "1";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_22_q <= "1";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_22_q <= "1";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_22_q <= "1";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_22_q <= "1";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_22_q <= "1";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_22_q <= "1";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_22_q <= "1";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_22_q <= "1";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_22_q <= "1";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_22_q <= "1";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_22_q <= "1";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_22_q <= "1";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_22_q <= "1";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_22_q <= "1";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_22_q <= "1";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_22_q <= "1";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_22_q <= "1";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_22_q <= "1";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_22_q <= "1";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_22_q <= "1";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_22_q <= "1";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_22_q <= "1";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_22_q <= "1";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_22_q <= "1";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_22_q <= "1";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_22_q <= "1";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_22_q <= "1";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_22_q <= "1";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_22_q <= "1";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_22_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_22_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_22_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_22_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_22_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_22_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_22(MUX,49)@10
    Control_DerivedSignals_Idx2ColRng_22_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_22: PROCESS (Control_DerivedSignals_Idx2ColRng_22_s, Control_DerivedSignals_Idx2Range_22_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_22_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_22_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_22_q <= Control_DerivedSignals_Idx2Range_22_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_22_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_DerivedSignals_Idx2Range_41(LOOKUP,132)@10
    Control_DerivedSignals_Idx2Range_41: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_41_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_41_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_41_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_41_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_41_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_41_q <= "0";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_41_q <= "0";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_41_q <= "0";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_41_q <= "0";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_41_q <= "0";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_41_q <= "0";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_41_q <= "0";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_41_q <= "0";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_41_q <= "0";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_41_q <= "0";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_41_q <= "0";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_41_q <= "0";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_41_q <= "0";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_41_q <= "0";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_41_q <= "0";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_41_q <= "0";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_41_q <= "0";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_41_q <= "0";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_41_q <= "0";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_41_q <= "0";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_41_q <= "0";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_41_q <= "0";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_41_q <= "0";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_41_q <= "0";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_41_q <= "0";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_41_q <= "0";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_41_q <= "0";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_41_q <= "0";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_41_q <= "0";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_41_q <= "0";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_41_q <= "0";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_41_q <= "0";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_41_q <= "0";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_41_q <= "0";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_41_q <= "0";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_41_q <= "0";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_41_q <= "0";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_41_q <= "1";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_41_q <= "1";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_41_q <= "1";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_41_q <= "1";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_41_q <= "1";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_41_q <= "1";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_41_q <= "1";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_41_q <= "1";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_41_q <= "1";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_41_q <= "1";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_41_q <= "1";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_41_q <= "1";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_41_q <= "1";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_41_q <= "1";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_41_q <= "1";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_41_q <= "1";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_41_q <= "1";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_41_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_41_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_41_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_41_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_41_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_41_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_41(MUX,68)@10
    Control_DerivedSignals_Idx2ColRng_41_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_41: PROCESS (Control_DerivedSignals_Idx2ColRng_41_s, Control_DerivedSignals_Idx2Range_41_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_41_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_41_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_41_q <= Control_DerivedSignals_Idx2Range_41_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_41_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_PingPongAddr_Mux4_41(MUX,580)@10
    Control_PingPongAddr_Mux4_41_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_41: PROCESS (Control_PingPongAddr_Mux4_41_s, Control_DerivedSignals_Idx2ColRng_41_q, Control_DerivedSignals_Idx2ColRng_22_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_41_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_41_q <= Control_DerivedSignals_Idx2ColRng_41_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_41_q <= Control_DerivedSignals_Idx2ColRng_22_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_41_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_41_q_to_Top_Path_EffVecLength_41_im_a(DELAY,5681)@10
    ld_Control_PingPongAddr_Mux4_41_q_to_Top_Path_EffVecLength_41_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_41_q, xout => ld_Control_PingPongAddr_Mux4_41_q_to_Top_Path_EffVecLength_41_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_41_im(SELECTOR,1753)@22
    Top_Path_EffVecLength_41_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_41_im_q <= (others => '0');
            Top_Path_EffVecLength_41_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_41_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_41_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_41_q_to_Top_Path_EffVecLength_41_im_a_q = "1") THEN
                Top_Path_EffVecLength_41_im_q <= Top_Path_ConjMult1_Add2_41_add_f_Top_Path_ConjMult1_Sub_41_R_sub_f_merged_q;
                Top_Path_EffVecLength_41_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_40_im(DUALMEM,1623)@11
    Top_Path_DualMem_40_im_reset0 <= areset;
    Top_Path_DualMem_40_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_40_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_40_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_40_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_40_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_40_q(0),
        aclr0 => Top_Path_DualMem_40_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_40_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_40_im_iq,
        q_a => Top_Path_DualMem_40_im_ir,
        address_a => Top_Path_DualMem_40_im_aa,
        data_a => Top_Path_DualMem_40_im_ia
    );
        Top_Path_DualMem_40_im_q <= Top_Path_DualMem_40_im_iq(31 downto 0);
        Top_Path_DualMem_40_im_r <= Top_Path_DualMem_40_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_40_im_40_im(DELAY,2040)@13
    Top_Path_latch_0L_SampleDelay_40_im_40_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_40_im_q, xout => Top_Path_latch_0L_SampleDelay_40_im_40_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_40_im(MUX,1912)@13
    Top_Path_latch_0L_Mux_40_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_40_im: PROCESS (Top_Path_latch_0L_Mux_40_im_s, Top_Path_latch_0L_SampleDelay_40_im_40_im_q, Top_Path_DualMem_40_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_40_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_40_im_q <= Top_Path_latch_0L_SampleDelay_40_im_40_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_40_im_q <= Top_Path_DualMem_40_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_40_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_40_f(FLOATMULT,2396)@13
    Top_Path_ConjMult1_Multri_40_f_reset <= areset;
    Top_Path_ConjMult1_Multri_40_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_40_f_reset,
    		dataa	 => Top_Path_DualMem_40_re_q,
    		datab	 => Top_Path_latch_0L_Mux_40_im_q,
    		result	 => Top_Path_ConjMult1_Multri_40_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_40_f_a_real <= sIEEE_2_real(Top_Path_DualMem_40_re_q);
    Top_Path_ConjMult1_Multri_40_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_40_im_q);
    Top_Path_ConjMult1_Multri_40_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_40_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_40_re_40_re(DELAY,2039)@13
    Top_Path_latch_0L_SampleDelay_40_re_40_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_40_re_q, xout => Top_Path_latch_0L_SampleDelay_40_re_40_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_40_re(MUX,1911)@13
    Top_Path_latch_0L_Mux_40_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_40_re: PROCESS (Top_Path_latch_0L_Mux_40_re_s, Top_Path_latch_0L_SampleDelay_40_re_40_re_q, Top_Path_DualMem_40_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_40_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_40_re_q <= Top_Path_latch_0L_SampleDelay_40_re_40_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_40_re_q <= Top_Path_DualMem_40_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_40_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_40_f(FLOATMULT,2332)@13
    Top_Path_ConjMult1_Multir_40_f_reset <= areset;
    Top_Path_ConjMult1_Multir_40_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_40_f_reset,
    		dataa	 => Top_Path_DualMem_40_im_q,
    		datab	 => Top_Path_latch_0L_Mux_40_re_q,
    		result	 => Top_Path_ConjMult1_Multir_40_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_40_f_a_real <= sIEEE_2_real(Top_Path_DualMem_40_im_q);
    Top_Path_ConjMult1_Multir_40_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_40_re_q);
    Top_Path_ConjMult1_Multir_40_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_40_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_40_add_f_Top_Path_ConjMult1_Sub_40_R_sub_f_merged(FLOATADDSUB,3103)@17
    Top_Path_ConjMult1_Add2_40_add_f_Top_Path_ConjMult1_Sub_40_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_40_add_f_Top_Path_ConjMult1_Sub_40_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_40_add_f_Top_Path_ConjMult1_Sub_40_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_40_add_f_Top_Path_ConjMult1_Sub_40_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_40_add_f_Top_Path_ConjMult1_Sub_40_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_40_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_40_f_q,
    	result	 => Top_Path_ConjMult1_Add2_40_add_f_Top_Path_ConjMult1_Sub_40_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_40_add_f_Top_Path_ConjMult1_Sub_40_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_40_add_f_Top_Path_ConjMult1_Sub_40_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_40_add_f_Top_Path_ConjMult1_Sub_40_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_40_add_f_Top_Path_ConjMult1_Sub_40_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_40_add_f_Top_Path_ConjMult1_Sub_40_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_40_f_q);
    Top_Path_ConjMult1_Add2_40_add_f_Top_Path_ConjMult1_Sub_40_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_40_f_q);
    Top_Path_ConjMult1_Add2_40_add_f_Top_Path_ConjMult1_Sub_40_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_40_add_f_Top_Path_ConjMult1_Sub_40_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_DerivedSignals_Idx2Range_23(LOOKUP,114)@10
    Control_DerivedSignals_Idx2Range_23: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_23_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_23_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_23_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_23_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_23_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_23_q <= "0";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_23_q <= "0";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_23_q <= "0";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_23_q <= "0";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_23_q <= "0";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_23_q <= "0";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_23_q <= "0";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_23_q <= "0";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_23_q <= "0";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_23_q <= "0";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_23_q <= "0";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_23_q <= "0";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_23_q <= "0";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_23_q <= "0";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_23_q <= "0";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_23_q <= "0";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_23_q <= "0";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_23_q <= "0";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_23_q <= "0";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_23_q <= "1";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_23_q <= "1";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_23_q <= "1";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_23_q <= "1";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_23_q <= "1";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_23_q <= "1";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_23_q <= "1";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_23_q <= "1";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_23_q <= "1";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_23_q <= "1";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_23_q <= "1";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_23_q <= "1";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_23_q <= "1";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_23_q <= "1";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_23_q <= "1";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_23_q <= "1";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_23_q <= "1";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_23_q <= "1";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_23_q <= "1";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_23_q <= "1";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_23_q <= "1";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_23_q <= "1";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_23_q <= "1";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_23_q <= "1";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_23_q <= "1";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_23_q <= "1";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_23_q <= "1";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_23_q <= "1";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_23_q <= "1";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_23_q <= "1";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_23_q <= "1";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_23_q <= "1";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_23_q <= "1";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_23_q <= "1";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_23_q <= "1";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_23_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_23_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_23_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_23_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_23_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_23_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_23(MUX,50)@10
    Control_DerivedSignals_Idx2ColRng_23_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_23: PROCESS (Control_DerivedSignals_Idx2ColRng_23_s, Control_DerivedSignals_Idx2Range_23_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_23_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_23_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_23_q <= Control_DerivedSignals_Idx2Range_23_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_23_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_DerivedSignals_Idx2Range_40(LOOKUP,131)@10
    Control_DerivedSignals_Idx2Range_40: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_40_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_40_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_40_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_40_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_40_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_40_q <= "0";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_40_q <= "0";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_40_q <= "0";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_40_q <= "0";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_40_q <= "0";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_40_q <= "0";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_40_q <= "0";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_40_q <= "0";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_40_q <= "0";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_40_q <= "0";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_40_q <= "0";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_40_q <= "0";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_40_q <= "0";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_40_q <= "0";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_40_q <= "0";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_40_q <= "0";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_40_q <= "0";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_40_q <= "0";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_40_q <= "0";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_40_q <= "0";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_40_q <= "0";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_40_q <= "0";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_40_q <= "0";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_40_q <= "0";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_40_q <= "0";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_40_q <= "0";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_40_q <= "0";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_40_q <= "0";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_40_q <= "0";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_40_q <= "0";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_40_q <= "0";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_40_q <= "0";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_40_q <= "0";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_40_q <= "0";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_40_q <= "0";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_40_q <= "0";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_40_q <= "1";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_40_q <= "1";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_40_q <= "1";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_40_q <= "1";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_40_q <= "1";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_40_q <= "1";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_40_q <= "1";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_40_q <= "1";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_40_q <= "1";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_40_q <= "1";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_40_q <= "1";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_40_q <= "1";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_40_q <= "1";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_40_q <= "1";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_40_q <= "1";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_40_q <= "1";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_40_q <= "1";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_40_q <= "1";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_40_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_40_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_40_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_40_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_40_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_40_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_40(MUX,67)@10
    Control_DerivedSignals_Idx2ColRng_40_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_40: PROCESS (Control_DerivedSignals_Idx2ColRng_40_s, Control_DerivedSignals_Idx2Range_40_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_40_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_40_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_40_q <= Control_DerivedSignals_Idx2Range_40_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_40_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_PingPongAddr_Mux4_40(MUX,579)@10
    Control_PingPongAddr_Mux4_40_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_40: PROCESS (Control_PingPongAddr_Mux4_40_s, Control_DerivedSignals_Idx2ColRng_40_q, Control_DerivedSignals_Idx2ColRng_23_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_40_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_40_q <= Control_DerivedSignals_Idx2ColRng_40_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_40_q <= Control_DerivedSignals_Idx2ColRng_23_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_40_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_40_q_to_Top_Path_EffVecLength_40_im_a(DELAY,5677)@10
    ld_Control_PingPongAddr_Mux4_40_q_to_Top_Path_EffVecLength_40_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_40_q, xout => ld_Control_PingPongAddr_Mux4_40_q_to_Top_Path_EffVecLength_40_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_40_im(SELECTOR,1751)@22
    Top_Path_EffVecLength_40_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_40_im_q <= (others => '0');
            Top_Path_EffVecLength_40_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_40_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_40_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_40_q_to_Top_Path_EffVecLength_40_im_a_q = "1") THEN
                Top_Path_EffVecLength_40_im_q <= Top_Path_ConjMult1_Add2_40_add_f_Top_Path_ConjMult1_Sub_40_R_sub_f_merged_q;
                Top_Path_EffVecLength_40_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_im_0_im_add_0_20_f(FLOATADDSUB,2926)@23
    Top_Path_VectorDotP_0_im_0_im_add_0_20_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_0_20_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_0_20_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_0_20_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_0_20_f_reset,
    	dataa	 => Top_Path_EffVecLength_40_im_q,
    	datab	 => Top_Path_EffVecLength_41_im_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_0_20_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_0_20_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_0_20_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_0_20_f_n <= Top_Path_VectorDotP_0_im_0_im_add_0_20_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_0_20_f_a_real <= sInternal_2_real(Top_Path_EffVecLength_40_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_20_f_b_real <= sInternal_2_real(Top_Path_EffVecLength_41_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_20_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_20_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_im_0_im_add_1_10_f(FLOATADDSUB,2970)@28
    Top_Path_VectorDotP_0_im_0_im_add_1_10_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_1_10_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_1_10_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_1_10_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_1_10_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_im_0_im_add_0_20_f_q,
    	datab	 => Top_Path_VectorDotP_0_im_0_im_add_0_21_f_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_1_10_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_1_10_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_1_10_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_1_10_f_n <= Top_Path_VectorDotP_0_im_0_im_add_1_10_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_1_10_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_20_f_q);
    Top_Path_VectorDotP_0_im_0_im_add_1_10_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_21_f_q);
    Top_Path_VectorDotP_0_im_0_im_add_1_10_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_1_10_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_im_0_im_add_2_5_f(FLOATADDSUB,2992)@33
    Top_Path_VectorDotP_0_im_0_im_add_2_5_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_2_5_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_2_5_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_2_5_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_2_5_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_im_0_im_add_1_10_f_q,
    	datab	 => Top_Path_VectorDotP_0_im_0_im_add_1_11_f_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_2_5_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_2_5_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_2_5_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_2_5_f_n <= Top_Path_VectorDotP_0_im_0_im_add_2_5_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_2_5_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_1_10_f_q);
    Top_Path_VectorDotP_0_im_0_im_add_2_5_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_1_11_f_q);
    Top_Path_VectorDotP_0_im_0_im_add_2_5_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_2_5_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_im_0_im_add_2_5_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_2_f_1(fixed,3339)@38
    Top_Path_VectorDotP_0_im_0_im_add_2_5_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_2_f_1_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_2_5_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_2_f_1_inst : fp_norm_sInternal_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_im_0_im_add_2_5_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_2_f_1_reset,
    		dataa	 => Top_Path_VectorDotP_0_im_0_im_add_2_5_f_q,
    		result	 => Top_Path_VectorDotP_0_im_0_im_add_2_5_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_2_f_1_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_2_5_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_2_f_1_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_2_5_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_2_f_1_q);
    -- synopsys translate on

	--Top_Path_DualMem_39_im(DUALMEM,1621)@11
    Top_Path_DualMem_39_im_reset0 <= areset;
    Top_Path_DualMem_39_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_39_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_39_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_39_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_39_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_39_q(0),
        aclr0 => Top_Path_DualMem_39_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_39_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_39_im_iq,
        q_a => Top_Path_DualMem_39_im_ir,
        address_a => Top_Path_DualMem_39_im_aa,
        data_a => Top_Path_DualMem_39_im_ia
    );
        Top_Path_DualMem_39_im_q <= Top_Path_DualMem_39_im_iq(31 downto 0);
        Top_Path_DualMem_39_im_r <= Top_Path_DualMem_39_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_39_im_39_im(DELAY,2038)@13
    Top_Path_latch_0L_SampleDelay_39_im_39_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_39_im_q, xout => Top_Path_latch_0L_SampleDelay_39_im_39_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_39_im(MUX,1910)@13
    Top_Path_latch_0L_Mux_39_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_39_im: PROCESS (Top_Path_latch_0L_Mux_39_im_s, Top_Path_latch_0L_SampleDelay_39_im_39_im_q, Top_Path_DualMem_39_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_39_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_39_im_q <= Top_Path_latch_0L_SampleDelay_39_im_39_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_39_im_q <= Top_Path_DualMem_39_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_39_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_39_f(FLOATMULT,2395)@13
    Top_Path_ConjMult1_Multri_39_f_reset <= areset;
    Top_Path_ConjMult1_Multri_39_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_39_f_reset,
    		dataa	 => Top_Path_DualMem_39_re_q,
    		datab	 => Top_Path_latch_0L_Mux_39_im_q,
    		result	 => Top_Path_ConjMult1_Multri_39_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_39_f_a_real <= sIEEE_2_real(Top_Path_DualMem_39_re_q);
    Top_Path_ConjMult1_Multri_39_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_39_im_q);
    Top_Path_ConjMult1_Multri_39_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_39_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_39_re_39_re(DELAY,2037)@13
    Top_Path_latch_0L_SampleDelay_39_re_39_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_39_re_q, xout => Top_Path_latch_0L_SampleDelay_39_re_39_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_39_re(MUX,1909)@13
    Top_Path_latch_0L_Mux_39_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_39_re: PROCESS (Top_Path_latch_0L_Mux_39_re_s, Top_Path_latch_0L_SampleDelay_39_re_39_re_q, Top_Path_DualMem_39_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_39_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_39_re_q <= Top_Path_latch_0L_SampleDelay_39_re_39_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_39_re_q <= Top_Path_DualMem_39_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_39_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_39_f(FLOATMULT,2331)@13
    Top_Path_ConjMult1_Multir_39_f_reset <= areset;
    Top_Path_ConjMult1_Multir_39_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_39_f_reset,
    		dataa	 => Top_Path_DualMem_39_im_q,
    		datab	 => Top_Path_latch_0L_Mux_39_re_q,
    		result	 => Top_Path_ConjMult1_Multir_39_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_39_f_a_real <= sIEEE_2_real(Top_Path_DualMem_39_im_q);
    Top_Path_ConjMult1_Multir_39_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_39_re_q);
    Top_Path_ConjMult1_Multir_39_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_39_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_39_add_f_Top_Path_ConjMult1_Sub_39_R_sub_f_merged(FLOATADDSUB,3101)@17
    Top_Path_ConjMult1_Add2_39_add_f_Top_Path_ConjMult1_Sub_39_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_39_add_f_Top_Path_ConjMult1_Sub_39_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_39_add_f_Top_Path_ConjMult1_Sub_39_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_39_add_f_Top_Path_ConjMult1_Sub_39_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_39_add_f_Top_Path_ConjMult1_Sub_39_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_39_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_39_f_q,
    	result	 => Top_Path_ConjMult1_Add2_39_add_f_Top_Path_ConjMult1_Sub_39_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_39_add_f_Top_Path_ConjMult1_Sub_39_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_39_add_f_Top_Path_ConjMult1_Sub_39_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_39_add_f_Top_Path_ConjMult1_Sub_39_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_39_add_f_Top_Path_ConjMult1_Sub_39_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_39_add_f_Top_Path_ConjMult1_Sub_39_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_39_f_q);
    Top_Path_ConjMult1_Add2_39_add_f_Top_Path_ConjMult1_Sub_39_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_39_f_q);
    Top_Path_ConjMult1_Add2_39_add_f_Top_Path_ConjMult1_Sub_39_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_39_add_f_Top_Path_ConjMult1_Sub_39_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_DerivedSignals_Idx2Range_24(LOOKUP,115)@10
    Control_DerivedSignals_Idx2Range_24: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_24_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_24_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_24_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_24_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_24_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_24_q <= "0";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_24_q <= "0";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_24_q <= "0";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_24_q <= "0";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_24_q <= "0";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_24_q <= "0";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_24_q <= "0";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_24_q <= "0";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_24_q <= "0";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_24_q <= "0";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_24_q <= "0";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_24_q <= "0";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_24_q <= "0";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_24_q <= "0";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_24_q <= "0";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_24_q <= "0";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_24_q <= "0";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_24_q <= "0";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_24_q <= "0";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_24_q <= "0";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_24_q <= "1";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_24_q <= "1";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_24_q <= "1";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_24_q <= "1";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_24_q <= "1";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_24_q <= "1";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_24_q <= "1";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_24_q <= "1";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_24_q <= "1";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_24_q <= "1";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_24_q <= "1";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_24_q <= "1";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_24_q <= "1";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_24_q <= "1";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_24_q <= "1";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_24_q <= "1";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_24_q <= "1";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_24_q <= "1";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_24_q <= "1";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_24_q <= "1";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_24_q <= "1";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_24_q <= "1";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_24_q <= "1";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_24_q <= "1";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_24_q <= "1";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_24_q <= "1";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_24_q <= "1";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_24_q <= "1";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_24_q <= "1";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_24_q <= "1";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_24_q <= "1";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_24_q <= "1";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_24_q <= "1";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_24_q <= "1";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_24_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_24_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_24_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_24_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_24_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_24_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_24(MUX,51)@10
    Control_DerivedSignals_Idx2ColRng_24_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_24: PROCESS (Control_DerivedSignals_Idx2ColRng_24_s, Control_DerivedSignals_Idx2Range_24_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_24_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_24_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_24_q <= Control_DerivedSignals_Idx2Range_24_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_24_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_DerivedSignals_Idx2Range_39(LOOKUP,130)@10
    Control_DerivedSignals_Idx2Range_39: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_39_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_39_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_39_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_39_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_39_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_39_q <= "0";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_39_q <= "0";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_39_q <= "0";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_39_q <= "0";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_39_q <= "0";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_39_q <= "0";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_39_q <= "0";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_39_q <= "0";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_39_q <= "0";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_39_q <= "0";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_39_q <= "0";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_39_q <= "0";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_39_q <= "0";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_39_q <= "0";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_39_q <= "0";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_39_q <= "0";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_39_q <= "0";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_39_q <= "0";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_39_q <= "0";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_39_q <= "0";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_39_q <= "0";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_39_q <= "0";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_39_q <= "0";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_39_q <= "0";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_39_q <= "0";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_39_q <= "0";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_39_q <= "0";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_39_q <= "0";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_39_q <= "0";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_39_q <= "0";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_39_q <= "0";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_39_q <= "0";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_39_q <= "0";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_39_q <= "0";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_39_q <= "0";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_39_q <= "1";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_39_q <= "1";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_39_q <= "1";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_39_q <= "1";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_39_q <= "1";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_39_q <= "1";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_39_q <= "1";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_39_q <= "1";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_39_q <= "1";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_39_q <= "1";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_39_q <= "1";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_39_q <= "1";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_39_q <= "1";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_39_q <= "1";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_39_q <= "1";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_39_q <= "1";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_39_q <= "1";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_39_q <= "1";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_39_q <= "1";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_39_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_39_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_39_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_39_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_39_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_39_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_39(MUX,66)@10
    Control_DerivedSignals_Idx2ColRng_39_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_39: PROCESS (Control_DerivedSignals_Idx2ColRng_39_s, Control_DerivedSignals_Idx2Range_39_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_39_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_39_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_39_q <= Control_DerivedSignals_Idx2Range_39_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_39_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_PingPongAddr_Mux4_39(MUX,578)@10
    Control_PingPongAddr_Mux4_39_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_39: PROCESS (Control_PingPongAddr_Mux4_39_s, Control_DerivedSignals_Idx2ColRng_39_q, Control_DerivedSignals_Idx2ColRng_24_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_39_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_39_q <= Control_DerivedSignals_Idx2ColRng_39_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_39_q <= Control_DerivedSignals_Idx2ColRng_24_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_39_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_39_q_to_Top_Path_EffVecLength_39_im_a(DELAY,5673)@10
    ld_Control_PingPongAddr_Mux4_39_q_to_Top_Path_EffVecLength_39_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_39_q, xout => ld_Control_PingPongAddr_Mux4_39_q_to_Top_Path_EffVecLength_39_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_39_im(SELECTOR,1749)@22
    Top_Path_EffVecLength_39_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_39_im_q <= (others => '0');
            Top_Path_EffVecLength_39_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_39_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_39_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_39_q_to_Top_Path_EffVecLength_39_im_a_q = "1") THEN
                Top_Path_EffVecLength_39_im_q <= Top_Path_ConjMult1_Add2_39_add_f_Top_Path_ConjMult1_Sub_39_R_sub_f_merged_q;
                Top_Path_EffVecLength_39_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_38_im(DUALMEM,1619)@11
    Top_Path_DualMem_38_im_reset0 <= areset;
    Top_Path_DualMem_38_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_38_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_38_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_38_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_38_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_38_q(0),
        aclr0 => Top_Path_DualMem_38_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_38_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_38_im_iq,
        q_a => Top_Path_DualMem_38_im_ir,
        address_a => Top_Path_DualMem_38_im_aa,
        data_a => Top_Path_DualMem_38_im_ia
    );
        Top_Path_DualMem_38_im_q <= Top_Path_DualMem_38_im_iq(31 downto 0);
        Top_Path_DualMem_38_im_r <= Top_Path_DualMem_38_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_38_im_38_im(DELAY,2036)@13
    Top_Path_latch_0L_SampleDelay_38_im_38_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_38_im_q, xout => Top_Path_latch_0L_SampleDelay_38_im_38_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_38_im(MUX,1908)@13
    Top_Path_latch_0L_Mux_38_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_38_im: PROCESS (Top_Path_latch_0L_Mux_38_im_s, Top_Path_latch_0L_SampleDelay_38_im_38_im_q, Top_Path_DualMem_38_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_38_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_38_im_q <= Top_Path_latch_0L_SampleDelay_38_im_38_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_38_im_q <= Top_Path_DualMem_38_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_38_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_38_f(FLOATMULT,2394)@13
    Top_Path_ConjMult1_Multri_38_f_reset <= areset;
    Top_Path_ConjMult1_Multri_38_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_38_f_reset,
    		dataa	 => Top_Path_DualMem_38_re_q,
    		datab	 => Top_Path_latch_0L_Mux_38_im_q,
    		result	 => Top_Path_ConjMult1_Multri_38_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_38_f_a_real <= sIEEE_2_real(Top_Path_DualMem_38_re_q);
    Top_Path_ConjMult1_Multri_38_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_38_im_q);
    Top_Path_ConjMult1_Multri_38_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_38_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_38_re_38_re(DELAY,2035)@13
    Top_Path_latch_0L_SampleDelay_38_re_38_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_38_re_q, xout => Top_Path_latch_0L_SampleDelay_38_re_38_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_38_re(MUX,1907)@13
    Top_Path_latch_0L_Mux_38_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_38_re: PROCESS (Top_Path_latch_0L_Mux_38_re_s, Top_Path_latch_0L_SampleDelay_38_re_38_re_q, Top_Path_DualMem_38_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_38_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_38_re_q <= Top_Path_latch_0L_SampleDelay_38_re_38_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_38_re_q <= Top_Path_DualMem_38_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_38_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_38_f(FLOATMULT,2330)@13
    Top_Path_ConjMult1_Multir_38_f_reset <= areset;
    Top_Path_ConjMult1_Multir_38_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_38_f_reset,
    		dataa	 => Top_Path_DualMem_38_im_q,
    		datab	 => Top_Path_latch_0L_Mux_38_re_q,
    		result	 => Top_Path_ConjMult1_Multir_38_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_38_f_a_real <= sIEEE_2_real(Top_Path_DualMem_38_im_q);
    Top_Path_ConjMult1_Multir_38_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_38_re_q);
    Top_Path_ConjMult1_Multir_38_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_38_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_38_add_f_Top_Path_ConjMult1_Sub_38_R_sub_f_merged(FLOATADDSUB,3099)@17
    Top_Path_ConjMult1_Add2_38_add_f_Top_Path_ConjMult1_Sub_38_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_38_add_f_Top_Path_ConjMult1_Sub_38_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_38_add_f_Top_Path_ConjMult1_Sub_38_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_38_add_f_Top_Path_ConjMult1_Sub_38_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_38_add_f_Top_Path_ConjMult1_Sub_38_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_38_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_38_f_q,
    	result	 => Top_Path_ConjMult1_Add2_38_add_f_Top_Path_ConjMult1_Sub_38_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_38_add_f_Top_Path_ConjMult1_Sub_38_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_38_add_f_Top_Path_ConjMult1_Sub_38_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_38_add_f_Top_Path_ConjMult1_Sub_38_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_38_add_f_Top_Path_ConjMult1_Sub_38_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_38_add_f_Top_Path_ConjMult1_Sub_38_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_38_f_q);
    Top_Path_ConjMult1_Add2_38_add_f_Top_Path_ConjMult1_Sub_38_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_38_f_q);
    Top_Path_ConjMult1_Add2_38_add_f_Top_Path_ConjMult1_Sub_38_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_38_add_f_Top_Path_ConjMult1_Sub_38_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_DerivedSignals_Idx2Range_25(LOOKUP,116)@10
    Control_DerivedSignals_Idx2Range_25: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_25_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_25_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_25_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_25_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_25_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_25_q <= "0";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_25_q <= "0";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_25_q <= "0";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_25_q <= "0";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_25_q <= "0";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_25_q <= "0";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_25_q <= "0";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_25_q <= "0";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_25_q <= "0";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_25_q <= "0";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_25_q <= "0";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_25_q <= "0";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_25_q <= "0";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_25_q <= "0";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_25_q <= "0";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_25_q <= "0";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_25_q <= "0";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_25_q <= "0";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_25_q <= "0";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_25_q <= "0";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_25_q <= "0";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_25_q <= "1";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_25_q <= "1";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_25_q <= "1";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_25_q <= "1";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_25_q <= "1";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_25_q <= "1";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_25_q <= "1";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_25_q <= "1";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_25_q <= "1";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_25_q <= "1";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_25_q <= "1";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_25_q <= "1";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_25_q <= "1";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_25_q <= "1";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_25_q <= "1";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_25_q <= "1";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_25_q <= "1";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_25_q <= "1";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_25_q <= "1";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_25_q <= "1";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_25_q <= "1";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_25_q <= "1";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_25_q <= "1";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_25_q <= "1";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_25_q <= "1";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_25_q <= "1";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_25_q <= "1";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_25_q <= "1";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_25_q <= "1";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_25_q <= "1";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_25_q <= "1";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_25_q <= "1";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_25_q <= "1";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_25_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_25_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_25_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_25_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_25_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_25_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_25(MUX,52)@10
    Control_DerivedSignals_Idx2ColRng_25_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_25: PROCESS (Control_DerivedSignals_Idx2ColRng_25_s, Control_DerivedSignals_Idx2Range_25_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_25_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_25_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_25_q <= Control_DerivedSignals_Idx2Range_25_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_25_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_DerivedSignals_Idx2Range_38(LOOKUP,129)@10
    Control_DerivedSignals_Idx2Range_38: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_38_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_38_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_38_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_38_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_38_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_38_q <= "0";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_38_q <= "0";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_38_q <= "0";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_38_q <= "0";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_38_q <= "0";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_38_q <= "0";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_38_q <= "0";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_38_q <= "0";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_38_q <= "0";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_38_q <= "0";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_38_q <= "0";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_38_q <= "0";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_38_q <= "0";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_38_q <= "0";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_38_q <= "0";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_38_q <= "0";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_38_q <= "0";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_38_q <= "0";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_38_q <= "0";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_38_q <= "0";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_38_q <= "0";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_38_q <= "0";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_38_q <= "0";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_38_q <= "0";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_38_q <= "0";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_38_q <= "0";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_38_q <= "0";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_38_q <= "0";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_38_q <= "0";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_38_q <= "0";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_38_q <= "0";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_38_q <= "0";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_38_q <= "0";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_38_q <= "0";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_38_q <= "1";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_38_q <= "1";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_38_q <= "1";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_38_q <= "1";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_38_q <= "1";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_38_q <= "1";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_38_q <= "1";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_38_q <= "1";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_38_q <= "1";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_38_q <= "1";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_38_q <= "1";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_38_q <= "1";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_38_q <= "1";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_38_q <= "1";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_38_q <= "1";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_38_q <= "1";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_38_q <= "1";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_38_q <= "1";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_38_q <= "1";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_38_q <= "1";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_38_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_38_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_38_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_38_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_38_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_38_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_38(MUX,65)@10
    Control_DerivedSignals_Idx2ColRng_38_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_38: PROCESS (Control_DerivedSignals_Idx2ColRng_38_s, Control_DerivedSignals_Idx2Range_38_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_38_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_38_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_38_q <= Control_DerivedSignals_Idx2Range_38_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_38_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_PingPongAddr_Mux4_38(MUX,577)@10
    Control_PingPongAddr_Mux4_38_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_38: PROCESS (Control_PingPongAddr_Mux4_38_s, Control_DerivedSignals_Idx2ColRng_38_q, Control_DerivedSignals_Idx2ColRng_25_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_38_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_38_q <= Control_DerivedSignals_Idx2ColRng_38_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_38_q <= Control_DerivedSignals_Idx2ColRng_25_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_38_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_38_q_to_Top_Path_EffVecLength_38_im_a(DELAY,5669)@10
    ld_Control_PingPongAddr_Mux4_38_q_to_Top_Path_EffVecLength_38_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_38_q, xout => ld_Control_PingPongAddr_Mux4_38_q_to_Top_Path_EffVecLength_38_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_38_im(SELECTOR,1747)@22
    Top_Path_EffVecLength_38_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_38_im_q <= (others => '0');
            Top_Path_EffVecLength_38_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_38_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_38_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_38_q_to_Top_Path_EffVecLength_38_im_a_q = "1") THEN
                Top_Path_EffVecLength_38_im_q <= Top_Path_ConjMult1_Add2_38_add_f_Top_Path_ConjMult1_Sub_38_R_sub_f_merged_q;
                Top_Path_EffVecLength_38_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_im_0_im_add_0_19_f(FLOATADDSUB,2924)@23
    Top_Path_VectorDotP_0_im_0_im_add_0_19_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_0_19_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_0_19_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_0_19_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_0_19_f_reset,
    	dataa	 => Top_Path_EffVecLength_38_im_q,
    	datab	 => Top_Path_EffVecLength_39_im_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_0_19_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_0_19_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_0_19_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_0_19_f_n <= Top_Path_VectorDotP_0_im_0_im_add_0_19_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_0_19_f_a_real <= sInternal_2_real(Top_Path_EffVecLength_38_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_19_f_b_real <= sInternal_2_real(Top_Path_EffVecLength_39_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_19_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_19_f_q);
    -- synopsys translate on

	--Top_Path_DualMem_37_im(DUALMEM,1617)@11
    Top_Path_DualMem_37_im_reset0 <= areset;
    Top_Path_DualMem_37_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_37_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_37_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_37_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_37_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_37_q(0),
        aclr0 => Top_Path_DualMem_37_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_37_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_37_im_iq,
        q_a => Top_Path_DualMem_37_im_ir,
        address_a => Top_Path_DualMem_37_im_aa,
        data_a => Top_Path_DualMem_37_im_ia
    );
        Top_Path_DualMem_37_im_q <= Top_Path_DualMem_37_im_iq(31 downto 0);
        Top_Path_DualMem_37_im_r <= Top_Path_DualMem_37_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_37_im_37_im(DELAY,2034)@13
    Top_Path_latch_0L_SampleDelay_37_im_37_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_37_im_q, xout => Top_Path_latch_0L_SampleDelay_37_im_37_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_37_im(MUX,1906)@13
    Top_Path_latch_0L_Mux_37_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_37_im: PROCESS (Top_Path_latch_0L_Mux_37_im_s, Top_Path_latch_0L_SampleDelay_37_im_37_im_q, Top_Path_DualMem_37_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_37_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_37_im_q <= Top_Path_latch_0L_SampleDelay_37_im_37_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_37_im_q <= Top_Path_DualMem_37_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_37_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_37_f(FLOATMULT,2393)@13
    Top_Path_ConjMult1_Multri_37_f_reset <= areset;
    Top_Path_ConjMult1_Multri_37_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_37_f_reset,
    		dataa	 => Top_Path_DualMem_37_re_q,
    		datab	 => Top_Path_latch_0L_Mux_37_im_q,
    		result	 => Top_Path_ConjMult1_Multri_37_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_37_f_a_real <= sIEEE_2_real(Top_Path_DualMem_37_re_q);
    Top_Path_ConjMult1_Multri_37_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_37_im_q);
    Top_Path_ConjMult1_Multri_37_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_37_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_37_re_37_re(DELAY,2033)@13
    Top_Path_latch_0L_SampleDelay_37_re_37_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_37_re_q, xout => Top_Path_latch_0L_SampleDelay_37_re_37_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_37_re(MUX,1905)@13
    Top_Path_latch_0L_Mux_37_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_37_re: PROCESS (Top_Path_latch_0L_Mux_37_re_s, Top_Path_latch_0L_SampleDelay_37_re_37_re_q, Top_Path_DualMem_37_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_37_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_37_re_q <= Top_Path_latch_0L_SampleDelay_37_re_37_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_37_re_q <= Top_Path_DualMem_37_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_37_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_37_f(FLOATMULT,2329)@13
    Top_Path_ConjMult1_Multir_37_f_reset <= areset;
    Top_Path_ConjMult1_Multir_37_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_37_f_reset,
    		dataa	 => Top_Path_DualMem_37_im_q,
    		datab	 => Top_Path_latch_0L_Mux_37_re_q,
    		result	 => Top_Path_ConjMult1_Multir_37_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_37_f_a_real <= sIEEE_2_real(Top_Path_DualMem_37_im_q);
    Top_Path_ConjMult1_Multir_37_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_37_re_q);
    Top_Path_ConjMult1_Multir_37_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_37_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_37_add_f_Top_Path_ConjMult1_Sub_37_R_sub_f_merged(FLOATADDSUB,3097)@17
    Top_Path_ConjMult1_Add2_37_add_f_Top_Path_ConjMult1_Sub_37_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_37_add_f_Top_Path_ConjMult1_Sub_37_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_37_add_f_Top_Path_ConjMult1_Sub_37_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_37_add_f_Top_Path_ConjMult1_Sub_37_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_37_add_f_Top_Path_ConjMult1_Sub_37_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_37_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_37_f_q,
    	result	 => Top_Path_ConjMult1_Add2_37_add_f_Top_Path_ConjMult1_Sub_37_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_37_add_f_Top_Path_ConjMult1_Sub_37_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_37_add_f_Top_Path_ConjMult1_Sub_37_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_37_add_f_Top_Path_ConjMult1_Sub_37_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_37_add_f_Top_Path_ConjMult1_Sub_37_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_37_add_f_Top_Path_ConjMult1_Sub_37_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_37_f_q);
    Top_Path_ConjMult1_Add2_37_add_f_Top_Path_ConjMult1_Sub_37_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_37_f_q);
    Top_Path_ConjMult1_Add2_37_add_f_Top_Path_ConjMult1_Sub_37_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_37_add_f_Top_Path_ConjMult1_Sub_37_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_DerivedSignals_Idx2Range_26(LOOKUP,117)@10
    Control_DerivedSignals_Idx2Range_26: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_26_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_26_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_26_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_26_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_26_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_26_q <= "0";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_26_q <= "0";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_26_q <= "0";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_26_q <= "0";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_26_q <= "0";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_26_q <= "0";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_26_q <= "0";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_26_q <= "0";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_26_q <= "0";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_26_q <= "0";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_26_q <= "0";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_26_q <= "0";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_26_q <= "0";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_26_q <= "0";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_26_q <= "0";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_26_q <= "0";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_26_q <= "0";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_26_q <= "0";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_26_q <= "0";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_26_q <= "0";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_26_q <= "0";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_26_q <= "0";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_26_q <= "1";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_26_q <= "1";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_26_q <= "1";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_26_q <= "1";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_26_q <= "1";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_26_q <= "1";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_26_q <= "1";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_26_q <= "1";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_26_q <= "1";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_26_q <= "1";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_26_q <= "1";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_26_q <= "1";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_26_q <= "1";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_26_q <= "1";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_26_q <= "1";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_26_q <= "1";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_26_q <= "1";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_26_q <= "1";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_26_q <= "1";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_26_q <= "1";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_26_q <= "1";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_26_q <= "1";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_26_q <= "1";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_26_q <= "1";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_26_q <= "1";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_26_q <= "1";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_26_q <= "1";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_26_q <= "1";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_26_q <= "1";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_26_q <= "1";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_26_q <= "1";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_26_q <= "1";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_26_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_26_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_26_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_26_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_26_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_26_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_26(MUX,53)@10
    Control_DerivedSignals_Idx2ColRng_26_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_26: PROCESS (Control_DerivedSignals_Idx2ColRng_26_s, Control_DerivedSignals_Idx2Range_26_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_26_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_26_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_26_q <= Control_DerivedSignals_Idx2Range_26_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_26_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_DerivedSignals_Idx2Range_37(LOOKUP,128)@10
    Control_DerivedSignals_Idx2Range_37: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_37_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_37_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_37_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_37_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_37_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_37_q <= "0";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_37_q <= "0";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_37_q <= "0";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_37_q <= "0";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_37_q <= "0";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_37_q <= "0";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_37_q <= "0";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_37_q <= "0";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_37_q <= "0";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_37_q <= "0";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_37_q <= "0";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_37_q <= "0";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_37_q <= "0";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_37_q <= "0";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_37_q <= "0";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_37_q <= "0";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_37_q <= "0";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_37_q <= "0";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_37_q <= "0";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_37_q <= "0";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_37_q <= "0";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_37_q <= "0";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_37_q <= "0";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_37_q <= "0";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_37_q <= "0";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_37_q <= "0";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_37_q <= "0";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_37_q <= "0";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_37_q <= "0";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_37_q <= "0";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_37_q <= "0";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_37_q <= "0";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_37_q <= "0";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_37_q <= "1";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_37_q <= "1";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_37_q <= "1";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_37_q <= "1";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_37_q <= "1";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_37_q <= "1";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_37_q <= "1";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_37_q <= "1";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_37_q <= "1";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_37_q <= "1";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_37_q <= "1";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_37_q <= "1";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_37_q <= "1";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_37_q <= "1";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_37_q <= "1";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_37_q <= "1";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_37_q <= "1";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_37_q <= "1";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_37_q <= "1";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_37_q <= "1";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_37_q <= "1";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_37_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_37_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_37_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_37_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_37_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_37_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_37(MUX,64)@10
    Control_DerivedSignals_Idx2ColRng_37_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_37: PROCESS (Control_DerivedSignals_Idx2ColRng_37_s, Control_DerivedSignals_Idx2Range_37_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_37_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_37_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_37_q <= Control_DerivedSignals_Idx2Range_37_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_37_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_PingPongAddr_Mux4_37(MUX,576)@10
    Control_PingPongAddr_Mux4_37_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_37: PROCESS (Control_PingPongAddr_Mux4_37_s, Control_DerivedSignals_Idx2ColRng_37_q, Control_DerivedSignals_Idx2ColRng_26_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_37_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_37_q <= Control_DerivedSignals_Idx2ColRng_37_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_37_q <= Control_DerivedSignals_Idx2ColRng_26_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_37_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_37_q_to_Top_Path_EffVecLength_37_im_a(DELAY,5665)@10
    ld_Control_PingPongAddr_Mux4_37_q_to_Top_Path_EffVecLength_37_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_37_q, xout => ld_Control_PingPongAddr_Mux4_37_q_to_Top_Path_EffVecLength_37_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_37_im(SELECTOR,1745)@22
    Top_Path_EffVecLength_37_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_37_im_q <= (others => '0');
            Top_Path_EffVecLength_37_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_37_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_37_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_37_q_to_Top_Path_EffVecLength_37_im_a_q = "1") THEN
                Top_Path_EffVecLength_37_im_q <= Top_Path_ConjMult1_Add2_37_add_f_Top_Path_ConjMult1_Sub_37_R_sub_f_merged_q;
                Top_Path_EffVecLength_37_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_36_im(DUALMEM,1615)@11
    Top_Path_DualMem_36_im_reset0 <= areset;
    Top_Path_DualMem_36_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_36_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_36_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_36_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_36_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_36_q(0),
        aclr0 => Top_Path_DualMem_36_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_36_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_36_im_iq,
        q_a => Top_Path_DualMem_36_im_ir,
        address_a => Top_Path_DualMem_36_im_aa,
        data_a => Top_Path_DualMem_36_im_ia
    );
        Top_Path_DualMem_36_im_q <= Top_Path_DualMem_36_im_iq(31 downto 0);
        Top_Path_DualMem_36_im_r <= Top_Path_DualMem_36_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_36_im_36_im(DELAY,2032)@13
    Top_Path_latch_0L_SampleDelay_36_im_36_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_36_im_q, xout => Top_Path_latch_0L_SampleDelay_36_im_36_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_36_im(MUX,1904)@13
    Top_Path_latch_0L_Mux_36_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_36_im: PROCESS (Top_Path_latch_0L_Mux_36_im_s, Top_Path_latch_0L_SampleDelay_36_im_36_im_q, Top_Path_DualMem_36_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_36_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_36_im_q <= Top_Path_latch_0L_SampleDelay_36_im_36_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_36_im_q <= Top_Path_DualMem_36_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_36_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_36_f(FLOATMULT,2392)@13
    Top_Path_ConjMult1_Multri_36_f_reset <= areset;
    Top_Path_ConjMult1_Multri_36_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_36_f_reset,
    		dataa	 => Top_Path_DualMem_36_re_q,
    		datab	 => Top_Path_latch_0L_Mux_36_im_q,
    		result	 => Top_Path_ConjMult1_Multri_36_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_36_f_a_real <= sIEEE_2_real(Top_Path_DualMem_36_re_q);
    Top_Path_ConjMult1_Multri_36_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_36_im_q);
    Top_Path_ConjMult1_Multri_36_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_36_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_36_re_36_re(DELAY,2031)@13
    Top_Path_latch_0L_SampleDelay_36_re_36_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_36_re_q, xout => Top_Path_latch_0L_SampleDelay_36_re_36_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_36_re(MUX,1903)@13
    Top_Path_latch_0L_Mux_36_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_36_re: PROCESS (Top_Path_latch_0L_Mux_36_re_s, Top_Path_latch_0L_SampleDelay_36_re_36_re_q, Top_Path_DualMem_36_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_36_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_36_re_q <= Top_Path_latch_0L_SampleDelay_36_re_36_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_36_re_q <= Top_Path_DualMem_36_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_36_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_36_f(FLOATMULT,2328)@13
    Top_Path_ConjMult1_Multir_36_f_reset <= areset;
    Top_Path_ConjMult1_Multir_36_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_36_f_reset,
    		dataa	 => Top_Path_DualMem_36_im_q,
    		datab	 => Top_Path_latch_0L_Mux_36_re_q,
    		result	 => Top_Path_ConjMult1_Multir_36_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_36_f_a_real <= sIEEE_2_real(Top_Path_DualMem_36_im_q);
    Top_Path_ConjMult1_Multir_36_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_36_re_q);
    Top_Path_ConjMult1_Multir_36_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_36_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_36_add_f_Top_Path_ConjMult1_Sub_36_R_sub_f_merged(FLOATADDSUB,3095)@17
    Top_Path_ConjMult1_Add2_36_add_f_Top_Path_ConjMult1_Sub_36_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_36_add_f_Top_Path_ConjMult1_Sub_36_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_36_add_f_Top_Path_ConjMult1_Sub_36_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_36_add_f_Top_Path_ConjMult1_Sub_36_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_36_add_f_Top_Path_ConjMult1_Sub_36_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_36_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_36_f_q,
    	result	 => Top_Path_ConjMult1_Add2_36_add_f_Top_Path_ConjMult1_Sub_36_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_36_add_f_Top_Path_ConjMult1_Sub_36_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_36_add_f_Top_Path_ConjMult1_Sub_36_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_36_add_f_Top_Path_ConjMult1_Sub_36_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_36_add_f_Top_Path_ConjMult1_Sub_36_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_36_add_f_Top_Path_ConjMult1_Sub_36_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_36_f_q);
    Top_Path_ConjMult1_Add2_36_add_f_Top_Path_ConjMult1_Sub_36_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_36_f_q);
    Top_Path_ConjMult1_Add2_36_add_f_Top_Path_ConjMult1_Sub_36_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_36_add_f_Top_Path_ConjMult1_Sub_36_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_DerivedSignals_Idx2Range_27(LOOKUP,118)@10
    Control_DerivedSignals_Idx2Range_27: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_27_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_27_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_27_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_27_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_27_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_27_q <= "0";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_27_q <= "0";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_27_q <= "0";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_27_q <= "0";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_27_q <= "0";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_27_q <= "0";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_27_q <= "0";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_27_q <= "0";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_27_q <= "0";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_27_q <= "0";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_27_q <= "0";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_27_q <= "0";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_27_q <= "0";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_27_q <= "0";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_27_q <= "0";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_27_q <= "0";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_27_q <= "0";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_27_q <= "0";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_27_q <= "0";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_27_q <= "0";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_27_q <= "0";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_27_q <= "0";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_27_q <= "0";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_27_q <= "1";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_27_q <= "1";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_27_q <= "1";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_27_q <= "1";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_27_q <= "1";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_27_q <= "1";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_27_q <= "1";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_27_q <= "1";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_27_q <= "1";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_27_q <= "1";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_27_q <= "1";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_27_q <= "1";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_27_q <= "1";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_27_q <= "1";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_27_q <= "1";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_27_q <= "1";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_27_q <= "1";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_27_q <= "1";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_27_q <= "1";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_27_q <= "1";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_27_q <= "1";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_27_q <= "1";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_27_q <= "1";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_27_q <= "1";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_27_q <= "1";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_27_q <= "1";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_27_q <= "1";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_27_q <= "1";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_27_q <= "1";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_27_q <= "1";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_27_q <= "1";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_27_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_27_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_27_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_27_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_27_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_27_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_27(MUX,54)@10
    Control_DerivedSignals_Idx2ColRng_27_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_27: PROCESS (Control_DerivedSignals_Idx2ColRng_27_s, Control_DerivedSignals_Idx2Range_27_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_27_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_27_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_27_q <= Control_DerivedSignals_Idx2Range_27_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_27_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_DerivedSignals_Idx2Range_36(LOOKUP,127)@10
    Control_DerivedSignals_Idx2Range_36: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_36_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_36_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_36_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_36_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_36_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_36_q <= "0";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_36_q <= "0";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_36_q <= "0";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_36_q <= "0";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_36_q <= "0";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_36_q <= "0";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_36_q <= "0";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_36_q <= "0";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_36_q <= "0";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_36_q <= "0";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_36_q <= "0";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_36_q <= "0";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_36_q <= "0";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_36_q <= "0";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_36_q <= "0";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_36_q <= "0";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_36_q <= "0";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_36_q <= "0";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_36_q <= "0";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_36_q <= "0";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_36_q <= "0";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_36_q <= "0";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_36_q <= "0";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_36_q <= "0";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_36_q <= "0";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_36_q <= "0";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_36_q <= "0";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_36_q <= "0";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_36_q <= "0";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_36_q <= "0";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_36_q <= "0";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_36_q <= "0";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_36_q <= "1";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_36_q <= "1";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_36_q <= "1";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_36_q <= "1";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_36_q <= "1";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_36_q <= "1";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_36_q <= "1";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_36_q <= "1";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_36_q <= "1";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_36_q <= "1";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_36_q <= "1";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_36_q <= "1";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_36_q <= "1";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_36_q <= "1";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_36_q <= "1";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_36_q <= "1";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_36_q <= "1";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_36_q <= "1";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_36_q <= "1";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_36_q <= "1";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_36_q <= "1";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_36_q <= "1";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_36_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_36_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_36_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_36_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_36_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_36_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_36(MUX,63)@10
    Control_DerivedSignals_Idx2ColRng_36_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_36: PROCESS (Control_DerivedSignals_Idx2ColRng_36_s, Control_DerivedSignals_Idx2Range_36_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_36_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_36_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_36_q <= Control_DerivedSignals_Idx2Range_36_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_36_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_PingPongAddr_Mux4_36(MUX,575)@10
    Control_PingPongAddr_Mux4_36_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_36: PROCESS (Control_PingPongAddr_Mux4_36_s, Control_DerivedSignals_Idx2ColRng_36_q, Control_DerivedSignals_Idx2ColRng_27_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_36_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_36_q <= Control_DerivedSignals_Idx2ColRng_36_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_36_q <= Control_DerivedSignals_Idx2ColRng_27_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_36_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_36_q_to_Top_Path_EffVecLength_36_im_a(DELAY,5661)@10
    ld_Control_PingPongAddr_Mux4_36_q_to_Top_Path_EffVecLength_36_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_36_q, xout => ld_Control_PingPongAddr_Mux4_36_q_to_Top_Path_EffVecLength_36_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_36_im(SELECTOR,1743)@22
    Top_Path_EffVecLength_36_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_36_im_q <= (others => '0');
            Top_Path_EffVecLength_36_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_36_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_36_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_36_q_to_Top_Path_EffVecLength_36_im_a_q = "1") THEN
                Top_Path_EffVecLength_36_im_q <= Top_Path_ConjMult1_Add2_36_add_f_Top_Path_ConjMult1_Sub_36_R_sub_f_merged_q;
                Top_Path_EffVecLength_36_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_im_0_im_add_0_18_f(FLOATADDSUB,2922)@23
    Top_Path_VectorDotP_0_im_0_im_add_0_18_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_0_18_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_0_18_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_0_18_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_0_18_f_reset,
    	dataa	 => Top_Path_EffVecLength_36_im_q,
    	datab	 => Top_Path_EffVecLength_37_im_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_0_18_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_0_18_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_0_18_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_0_18_f_n <= Top_Path_VectorDotP_0_im_0_im_add_0_18_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_0_18_f_a_real <= sInternal_2_real(Top_Path_EffVecLength_36_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_18_f_b_real <= sInternal_2_real(Top_Path_EffVecLength_37_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_18_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_18_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_im_0_im_add_1_9_f(FLOATADDSUB,2968)@28
    Top_Path_VectorDotP_0_im_0_im_add_1_9_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_1_9_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_1_9_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_1_9_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_1_9_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_im_0_im_add_0_18_f_q,
    	datab	 => Top_Path_VectorDotP_0_im_0_im_add_0_19_f_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_1_9_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_1_9_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_1_9_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_1_9_f_n <= Top_Path_VectorDotP_0_im_0_im_add_1_9_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_1_9_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_18_f_q);
    Top_Path_VectorDotP_0_im_0_im_add_1_9_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_19_f_q);
    Top_Path_VectorDotP_0_im_0_im_add_1_9_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_1_9_f_q);
    -- synopsys translate on

	--Top_Path_DualMem_35_im(DUALMEM,1613)@11
    Top_Path_DualMem_35_im_reset0 <= areset;
    Top_Path_DualMem_35_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_35_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_35_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_35_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_35_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_35_q(0),
        aclr0 => Top_Path_DualMem_35_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_35_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_35_im_iq,
        q_a => Top_Path_DualMem_35_im_ir,
        address_a => Top_Path_DualMem_35_im_aa,
        data_a => Top_Path_DualMem_35_im_ia
    );
        Top_Path_DualMem_35_im_q <= Top_Path_DualMem_35_im_iq(31 downto 0);
        Top_Path_DualMem_35_im_r <= Top_Path_DualMem_35_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_35_im_35_im(DELAY,2030)@13
    Top_Path_latch_0L_SampleDelay_35_im_35_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_35_im_q, xout => Top_Path_latch_0L_SampleDelay_35_im_35_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_35_im(MUX,1902)@13
    Top_Path_latch_0L_Mux_35_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_35_im: PROCESS (Top_Path_latch_0L_Mux_35_im_s, Top_Path_latch_0L_SampleDelay_35_im_35_im_q, Top_Path_DualMem_35_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_35_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_35_im_q <= Top_Path_latch_0L_SampleDelay_35_im_35_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_35_im_q <= Top_Path_DualMem_35_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_35_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_35_f(FLOATMULT,2391)@13
    Top_Path_ConjMult1_Multri_35_f_reset <= areset;
    Top_Path_ConjMult1_Multri_35_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_35_f_reset,
    		dataa	 => Top_Path_DualMem_35_re_q,
    		datab	 => Top_Path_latch_0L_Mux_35_im_q,
    		result	 => Top_Path_ConjMult1_Multri_35_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_35_f_a_real <= sIEEE_2_real(Top_Path_DualMem_35_re_q);
    Top_Path_ConjMult1_Multri_35_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_35_im_q);
    Top_Path_ConjMult1_Multri_35_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_35_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_35_re_35_re(DELAY,2029)@13
    Top_Path_latch_0L_SampleDelay_35_re_35_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_35_re_q, xout => Top_Path_latch_0L_SampleDelay_35_re_35_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_35_re(MUX,1901)@13
    Top_Path_latch_0L_Mux_35_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_35_re: PROCESS (Top_Path_latch_0L_Mux_35_re_s, Top_Path_latch_0L_SampleDelay_35_re_35_re_q, Top_Path_DualMem_35_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_35_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_35_re_q <= Top_Path_latch_0L_SampleDelay_35_re_35_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_35_re_q <= Top_Path_DualMem_35_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_35_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_35_f(FLOATMULT,2327)@13
    Top_Path_ConjMult1_Multir_35_f_reset <= areset;
    Top_Path_ConjMult1_Multir_35_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_35_f_reset,
    		dataa	 => Top_Path_DualMem_35_im_q,
    		datab	 => Top_Path_latch_0L_Mux_35_re_q,
    		result	 => Top_Path_ConjMult1_Multir_35_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_35_f_a_real <= sIEEE_2_real(Top_Path_DualMem_35_im_q);
    Top_Path_ConjMult1_Multir_35_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_35_re_q);
    Top_Path_ConjMult1_Multir_35_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_35_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_35_add_f_Top_Path_ConjMult1_Sub_35_R_sub_f_merged(FLOATADDSUB,3093)@17
    Top_Path_ConjMult1_Add2_35_add_f_Top_Path_ConjMult1_Sub_35_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_35_add_f_Top_Path_ConjMult1_Sub_35_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_35_add_f_Top_Path_ConjMult1_Sub_35_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_35_add_f_Top_Path_ConjMult1_Sub_35_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_35_add_f_Top_Path_ConjMult1_Sub_35_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_35_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_35_f_q,
    	result	 => Top_Path_ConjMult1_Add2_35_add_f_Top_Path_ConjMult1_Sub_35_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_35_add_f_Top_Path_ConjMult1_Sub_35_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_35_add_f_Top_Path_ConjMult1_Sub_35_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_35_add_f_Top_Path_ConjMult1_Sub_35_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_35_add_f_Top_Path_ConjMult1_Sub_35_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_35_add_f_Top_Path_ConjMult1_Sub_35_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_35_f_q);
    Top_Path_ConjMult1_Add2_35_add_f_Top_Path_ConjMult1_Sub_35_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_35_f_q);
    Top_Path_ConjMult1_Add2_35_add_f_Top_Path_ConjMult1_Sub_35_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_35_add_f_Top_Path_ConjMult1_Sub_35_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_DerivedSignals_Idx2Range_28(LOOKUP,119)@10
    Control_DerivedSignals_Idx2Range_28: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_28_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_28_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_28_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_28_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_28_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_28_q <= "0";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_28_q <= "0";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_28_q <= "0";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_28_q <= "0";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_28_q <= "0";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_28_q <= "0";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_28_q <= "0";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_28_q <= "0";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_28_q <= "0";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_28_q <= "0";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_28_q <= "0";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_28_q <= "0";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_28_q <= "0";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_28_q <= "0";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_28_q <= "0";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_28_q <= "0";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_28_q <= "0";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_28_q <= "0";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_28_q <= "0";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_28_q <= "0";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_28_q <= "0";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_28_q <= "0";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_28_q <= "0";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_28_q <= "0";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_28_q <= "1";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_28_q <= "1";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_28_q <= "1";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_28_q <= "1";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_28_q <= "1";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_28_q <= "1";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_28_q <= "1";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_28_q <= "1";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_28_q <= "1";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_28_q <= "1";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_28_q <= "1";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_28_q <= "1";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_28_q <= "1";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_28_q <= "1";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_28_q <= "1";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_28_q <= "1";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_28_q <= "1";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_28_q <= "1";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_28_q <= "1";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_28_q <= "1";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_28_q <= "1";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_28_q <= "1";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_28_q <= "1";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_28_q <= "1";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_28_q <= "1";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_28_q <= "1";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_28_q <= "1";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_28_q <= "1";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_28_q <= "1";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_28_q <= "1";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_28_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_28_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_28_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_28_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_28_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_28_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_28(MUX,55)@10
    Control_DerivedSignals_Idx2ColRng_28_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_28: PROCESS (Control_DerivedSignals_Idx2ColRng_28_s, Control_DerivedSignals_Idx2Range_28_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_28_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_28_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_28_q <= Control_DerivedSignals_Idx2Range_28_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_28_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_DerivedSignals_Idx2Range_35(LOOKUP,126)@10
    Control_DerivedSignals_Idx2Range_35: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_35_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_35_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_35_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_35_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_35_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_35_q <= "0";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_35_q <= "0";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_35_q <= "0";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_35_q <= "0";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_35_q <= "0";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_35_q <= "0";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_35_q <= "0";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_35_q <= "0";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_35_q <= "0";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_35_q <= "0";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_35_q <= "0";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_35_q <= "0";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_35_q <= "0";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_35_q <= "0";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_35_q <= "0";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_35_q <= "0";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_35_q <= "0";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_35_q <= "0";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_35_q <= "0";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_35_q <= "0";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_35_q <= "0";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_35_q <= "0";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_35_q <= "0";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_35_q <= "0";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_35_q <= "0";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_35_q <= "0";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_35_q <= "0";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_35_q <= "0";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_35_q <= "0";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_35_q <= "0";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_35_q <= "0";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_35_q <= "1";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_35_q <= "1";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_35_q <= "1";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_35_q <= "1";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_35_q <= "1";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_35_q <= "1";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_35_q <= "1";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_35_q <= "1";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_35_q <= "1";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_35_q <= "1";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_35_q <= "1";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_35_q <= "1";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_35_q <= "1";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_35_q <= "1";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_35_q <= "1";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_35_q <= "1";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_35_q <= "1";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_35_q <= "1";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_35_q <= "1";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_35_q <= "1";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_35_q <= "1";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_35_q <= "1";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_35_q <= "1";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_35_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_35_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_35_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_35_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_35_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_35_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_35(MUX,62)@10
    Control_DerivedSignals_Idx2ColRng_35_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_35: PROCESS (Control_DerivedSignals_Idx2ColRng_35_s, Control_DerivedSignals_Idx2Range_35_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_35_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_35_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_35_q <= Control_DerivedSignals_Idx2Range_35_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_35_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_PingPongAddr_Mux4_35(MUX,574)@10
    Control_PingPongAddr_Mux4_35_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_35: PROCESS (Control_PingPongAddr_Mux4_35_s, Control_DerivedSignals_Idx2ColRng_35_q, Control_DerivedSignals_Idx2ColRng_28_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_35_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_35_q <= Control_DerivedSignals_Idx2ColRng_35_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_35_q <= Control_DerivedSignals_Idx2ColRng_28_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_35_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_35_q_to_Top_Path_EffVecLength_35_im_a(DELAY,5657)@10
    ld_Control_PingPongAddr_Mux4_35_q_to_Top_Path_EffVecLength_35_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_35_q, xout => ld_Control_PingPongAddr_Mux4_35_q_to_Top_Path_EffVecLength_35_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_35_im(SELECTOR,1741)@22
    Top_Path_EffVecLength_35_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_35_im_q <= (others => '0');
            Top_Path_EffVecLength_35_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_35_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_35_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_35_q_to_Top_Path_EffVecLength_35_im_a_q = "1") THEN
                Top_Path_EffVecLength_35_im_q <= Top_Path_ConjMult1_Add2_35_add_f_Top_Path_ConjMult1_Sub_35_R_sub_f_merged_q;
                Top_Path_EffVecLength_35_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_34_im(DUALMEM,1611)@11
    Top_Path_DualMem_34_im_reset0 <= areset;
    Top_Path_DualMem_34_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_34_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_34_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_34_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_34_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_34_q(0),
        aclr0 => Top_Path_DualMem_34_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_34_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_34_im_iq,
        q_a => Top_Path_DualMem_34_im_ir,
        address_a => Top_Path_DualMem_34_im_aa,
        data_a => Top_Path_DualMem_34_im_ia
    );
        Top_Path_DualMem_34_im_q <= Top_Path_DualMem_34_im_iq(31 downto 0);
        Top_Path_DualMem_34_im_r <= Top_Path_DualMem_34_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_34_im_34_im(DELAY,2028)@13
    Top_Path_latch_0L_SampleDelay_34_im_34_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_34_im_q, xout => Top_Path_latch_0L_SampleDelay_34_im_34_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_34_im(MUX,1900)@13
    Top_Path_latch_0L_Mux_34_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_34_im: PROCESS (Top_Path_latch_0L_Mux_34_im_s, Top_Path_latch_0L_SampleDelay_34_im_34_im_q, Top_Path_DualMem_34_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_34_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_34_im_q <= Top_Path_latch_0L_SampleDelay_34_im_34_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_34_im_q <= Top_Path_DualMem_34_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_34_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_34_f(FLOATMULT,2390)@13
    Top_Path_ConjMult1_Multri_34_f_reset <= areset;
    Top_Path_ConjMult1_Multri_34_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_34_f_reset,
    		dataa	 => Top_Path_DualMem_34_re_q,
    		datab	 => Top_Path_latch_0L_Mux_34_im_q,
    		result	 => Top_Path_ConjMult1_Multri_34_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_34_f_a_real <= sIEEE_2_real(Top_Path_DualMem_34_re_q);
    Top_Path_ConjMult1_Multri_34_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_34_im_q);
    Top_Path_ConjMult1_Multri_34_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_34_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_34_re_34_re(DELAY,2027)@13
    Top_Path_latch_0L_SampleDelay_34_re_34_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_34_re_q, xout => Top_Path_latch_0L_SampleDelay_34_re_34_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_34_re(MUX,1899)@13
    Top_Path_latch_0L_Mux_34_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_34_re: PROCESS (Top_Path_latch_0L_Mux_34_re_s, Top_Path_latch_0L_SampleDelay_34_re_34_re_q, Top_Path_DualMem_34_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_34_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_34_re_q <= Top_Path_latch_0L_SampleDelay_34_re_34_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_34_re_q <= Top_Path_DualMem_34_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_34_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_34_f(FLOATMULT,2326)@13
    Top_Path_ConjMult1_Multir_34_f_reset <= areset;
    Top_Path_ConjMult1_Multir_34_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_34_f_reset,
    		dataa	 => Top_Path_DualMem_34_im_q,
    		datab	 => Top_Path_latch_0L_Mux_34_re_q,
    		result	 => Top_Path_ConjMult1_Multir_34_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_34_f_a_real <= sIEEE_2_real(Top_Path_DualMem_34_im_q);
    Top_Path_ConjMult1_Multir_34_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_34_re_q);
    Top_Path_ConjMult1_Multir_34_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_34_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_34_add_f_Top_Path_ConjMult1_Sub_34_R_sub_f_merged(FLOATADDSUB,3091)@17
    Top_Path_ConjMult1_Add2_34_add_f_Top_Path_ConjMult1_Sub_34_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_34_add_f_Top_Path_ConjMult1_Sub_34_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_34_add_f_Top_Path_ConjMult1_Sub_34_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_34_add_f_Top_Path_ConjMult1_Sub_34_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_34_add_f_Top_Path_ConjMult1_Sub_34_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_34_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_34_f_q,
    	result	 => Top_Path_ConjMult1_Add2_34_add_f_Top_Path_ConjMult1_Sub_34_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_34_add_f_Top_Path_ConjMult1_Sub_34_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_34_add_f_Top_Path_ConjMult1_Sub_34_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_34_add_f_Top_Path_ConjMult1_Sub_34_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_34_add_f_Top_Path_ConjMult1_Sub_34_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_34_add_f_Top_Path_ConjMult1_Sub_34_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_34_f_q);
    Top_Path_ConjMult1_Add2_34_add_f_Top_Path_ConjMult1_Sub_34_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_34_f_q);
    Top_Path_ConjMult1_Add2_34_add_f_Top_Path_ConjMult1_Sub_34_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_34_add_f_Top_Path_ConjMult1_Sub_34_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_DerivedSignals_Idx2Range_29(LOOKUP,120)@10
    Control_DerivedSignals_Idx2Range_29: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_29_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_29_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_29_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_29_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_29_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_29_q <= "0";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_29_q <= "0";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_29_q <= "0";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_29_q <= "0";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_29_q <= "0";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_29_q <= "0";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_29_q <= "0";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_29_q <= "0";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_29_q <= "0";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_29_q <= "0";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_29_q <= "0";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_29_q <= "0";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_29_q <= "0";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_29_q <= "0";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_29_q <= "0";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_29_q <= "0";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_29_q <= "0";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_29_q <= "0";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_29_q <= "0";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_29_q <= "0";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_29_q <= "0";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_29_q <= "0";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_29_q <= "0";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_29_q <= "0";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_29_q <= "0";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_29_q <= "1";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_29_q <= "1";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_29_q <= "1";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_29_q <= "1";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_29_q <= "1";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_29_q <= "1";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_29_q <= "1";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_29_q <= "1";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_29_q <= "1";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_29_q <= "1";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_29_q <= "1";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_29_q <= "1";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_29_q <= "1";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_29_q <= "1";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_29_q <= "1";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_29_q <= "1";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_29_q <= "1";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_29_q <= "1";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_29_q <= "1";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_29_q <= "1";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_29_q <= "1";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_29_q <= "1";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_29_q <= "1";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_29_q <= "1";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_29_q <= "1";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_29_q <= "1";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_29_q <= "1";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_29_q <= "1";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_29_q <= "1";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_29_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_29_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_29_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_29_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_29_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_29_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_29(MUX,56)@10
    Control_DerivedSignals_Idx2ColRng_29_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_29: PROCESS (Control_DerivedSignals_Idx2ColRng_29_s, Control_DerivedSignals_Idx2Range_29_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_29_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_29_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_29_q <= Control_DerivedSignals_Idx2Range_29_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_29_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_DerivedSignals_Idx2Range_34(LOOKUP,125)@10
    Control_DerivedSignals_Idx2Range_34: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_34_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_34_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_34_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_34_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_34_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_34_q <= "0";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_34_q <= "0";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_34_q <= "0";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_34_q <= "0";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_34_q <= "0";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_34_q <= "0";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_34_q <= "0";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_34_q <= "0";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_34_q <= "0";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_34_q <= "0";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_34_q <= "0";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_34_q <= "0";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_34_q <= "0";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_34_q <= "0";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_34_q <= "0";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_34_q <= "0";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_34_q <= "0";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_34_q <= "0";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_34_q <= "0";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_34_q <= "0";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_34_q <= "0";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_34_q <= "0";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_34_q <= "0";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_34_q <= "0";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_34_q <= "0";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_34_q <= "0";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_34_q <= "0";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_34_q <= "0";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_34_q <= "0";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_34_q <= "0";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_34_q <= "1";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_34_q <= "1";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_34_q <= "1";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_34_q <= "1";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_34_q <= "1";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_34_q <= "1";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_34_q <= "1";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_34_q <= "1";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_34_q <= "1";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_34_q <= "1";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_34_q <= "1";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_34_q <= "1";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_34_q <= "1";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_34_q <= "1";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_34_q <= "1";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_34_q <= "1";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_34_q <= "1";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_34_q <= "1";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_34_q <= "1";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_34_q <= "1";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_34_q <= "1";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_34_q <= "1";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_34_q <= "1";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_34_q <= "1";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_34_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_34_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_34_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_34_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_34_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_34_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_34(MUX,61)@10
    Control_DerivedSignals_Idx2ColRng_34_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_34: PROCESS (Control_DerivedSignals_Idx2ColRng_34_s, Control_DerivedSignals_Idx2Range_34_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_34_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_34_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_34_q <= Control_DerivedSignals_Idx2Range_34_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_34_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_PingPongAddr_Mux4_34(MUX,573)@10
    Control_PingPongAddr_Mux4_34_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_34: PROCESS (Control_PingPongAddr_Mux4_34_s, Control_DerivedSignals_Idx2ColRng_34_q, Control_DerivedSignals_Idx2ColRng_29_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_34_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_34_q <= Control_DerivedSignals_Idx2ColRng_34_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_34_q <= Control_DerivedSignals_Idx2ColRng_29_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_34_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_34_q_to_Top_Path_EffVecLength_34_im_a(DELAY,5653)@10
    ld_Control_PingPongAddr_Mux4_34_q_to_Top_Path_EffVecLength_34_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_34_q, xout => ld_Control_PingPongAddr_Mux4_34_q_to_Top_Path_EffVecLength_34_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_34_im(SELECTOR,1739)@22
    Top_Path_EffVecLength_34_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_34_im_q <= (others => '0');
            Top_Path_EffVecLength_34_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_34_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_34_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_34_q_to_Top_Path_EffVecLength_34_im_a_q = "1") THEN
                Top_Path_EffVecLength_34_im_q <= Top_Path_ConjMult1_Add2_34_add_f_Top_Path_ConjMult1_Sub_34_R_sub_f_merged_q;
                Top_Path_EffVecLength_34_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_im_0_im_add_0_17_f(FLOATADDSUB,2920)@23
    Top_Path_VectorDotP_0_im_0_im_add_0_17_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_0_17_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_0_17_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_0_17_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_0_17_f_reset,
    	dataa	 => Top_Path_EffVecLength_34_im_q,
    	datab	 => Top_Path_EffVecLength_35_im_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_0_17_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_0_17_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_0_17_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_0_17_f_n <= Top_Path_VectorDotP_0_im_0_im_add_0_17_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_0_17_f_a_real <= sInternal_2_real(Top_Path_EffVecLength_34_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_17_f_b_real <= sInternal_2_real(Top_Path_EffVecLength_35_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_17_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_17_f_q);
    -- synopsys translate on

	--Top_Path_DualMem_33_im(DUALMEM,1609)@11
    Top_Path_DualMem_33_im_reset0 <= areset;
    Top_Path_DualMem_33_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_33_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_33_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_33_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_33_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_33_q(0),
        aclr0 => Top_Path_DualMem_33_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_33_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_33_im_iq,
        q_a => Top_Path_DualMem_33_im_ir,
        address_a => Top_Path_DualMem_33_im_aa,
        data_a => Top_Path_DualMem_33_im_ia
    );
        Top_Path_DualMem_33_im_q <= Top_Path_DualMem_33_im_iq(31 downto 0);
        Top_Path_DualMem_33_im_r <= Top_Path_DualMem_33_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_33_im_33_im(DELAY,2026)@13
    Top_Path_latch_0L_SampleDelay_33_im_33_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_33_im_q, xout => Top_Path_latch_0L_SampleDelay_33_im_33_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_33_im(MUX,1898)@13
    Top_Path_latch_0L_Mux_33_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_33_im: PROCESS (Top_Path_latch_0L_Mux_33_im_s, Top_Path_latch_0L_SampleDelay_33_im_33_im_q, Top_Path_DualMem_33_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_33_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_33_im_q <= Top_Path_latch_0L_SampleDelay_33_im_33_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_33_im_q <= Top_Path_DualMem_33_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_33_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_33_f(FLOATMULT,2389)@13
    Top_Path_ConjMult1_Multri_33_f_reset <= areset;
    Top_Path_ConjMult1_Multri_33_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_33_f_reset,
    		dataa	 => Top_Path_DualMem_33_re_q,
    		datab	 => Top_Path_latch_0L_Mux_33_im_q,
    		result	 => Top_Path_ConjMult1_Multri_33_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_33_f_a_real <= sIEEE_2_real(Top_Path_DualMem_33_re_q);
    Top_Path_ConjMult1_Multri_33_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_33_im_q);
    Top_Path_ConjMult1_Multri_33_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_33_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_33_re_33_re(DELAY,2025)@13
    Top_Path_latch_0L_SampleDelay_33_re_33_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_33_re_q, xout => Top_Path_latch_0L_SampleDelay_33_re_33_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_33_re(MUX,1897)@13
    Top_Path_latch_0L_Mux_33_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_33_re: PROCESS (Top_Path_latch_0L_Mux_33_re_s, Top_Path_latch_0L_SampleDelay_33_re_33_re_q, Top_Path_DualMem_33_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_33_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_33_re_q <= Top_Path_latch_0L_SampleDelay_33_re_33_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_33_re_q <= Top_Path_DualMem_33_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_33_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_33_f(FLOATMULT,2325)@13
    Top_Path_ConjMult1_Multir_33_f_reset <= areset;
    Top_Path_ConjMult1_Multir_33_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_33_f_reset,
    		dataa	 => Top_Path_DualMem_33_im_q,
    		datab	 => Top_Path_latch_0L_Mux_33_re_q,
    		result	 => Top_Path_ConjMult1_Multir_33_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_33_f_a_real <= sIEEE_2_real(Top_Path_DualMem_33_im_q);
    Top_Path_ConjMult1_Multir_33_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_33_re_q);
    Top_Path_ConjMult1_Multir_33_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_33_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_33_add_f_Top_Path_ConjMult1_Sub_33_R_sub_f_merged(FLOATADDSUB,3089)@17
    Top_Path_ConjMult1_Add2_33_add_f_Top_Path_ConjMult1_Sub_33_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_33_add_f_Top_Path_ConjMult1_Sub_33_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_33_add_f_Top_Path_ConjMult1_Sub_33_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_33_add_f_Top_Path_ConjMult1_Sub_33_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_33_add_f_Top_Path_ConjMult1_Sub_33_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_33_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_33_f_q,
    	result	 => Top_Path_ConjMult1_Add2_33_add_f_Top_Path_ConjMult1_Sub_33_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_33_add_f_Top_Path_ConjMult1_Sub_33_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_33_add_f_Top_Path_ConjMult1_Sub_33_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_33_add_f_Top_Path_ConjMult1_Sub_33_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_33_add_f_Top_Path_ConjMult1_Sub_33_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_33_add_f_Top_Path_ConjMult1_Sub_33_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_33_f_q);
    Top_Path_ConjMult1_Add2_33_add_f_Top_Path_ConjMult1_Sub_33_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_33_f_q);
    Top_Path_ConjMult1_Add2_33_add_f_Top_Path_ConjMult1_Sub_33_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_33_add_f_Top_Path_ConjMult1_Sub_33_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_DerivedSignals_Idx2Range_30(LOOKUP,121)@10
    Control_DerivedSignals_Idx2Range_30: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_30_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_30_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_30_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_30_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_30_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_30_q <= "0";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_30_q <= "0";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_30_q <= "0";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_30_q <= "0";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_30_q <= "0";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_30_q <= "0";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_30_q <= "0";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_30_q <= "0";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_30_q <= "0";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_30_q <= "0";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_30_q <= "0";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_30_q <= "0";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_30_q <= "0";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_30_q <= "0";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_30_q <= "0";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_30_q <= "0";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_30_q <= "0";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_30_q <= "0";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_30_q <= "0";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_30_q <= "0";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_30_q <= "0";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_30_q <= "0";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_30_q <= "0";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_30_q <= "0";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_30_q <= "0";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_30_q <= "0";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_30_q <= "1";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_30_q <= "1";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_30_q <= "1";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_30_q <= "1";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_30_q <= "1";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_30_q <= "1";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_30_q <= "1";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_30_q <= "1";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_30_q <= "1";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_30_q <= "1";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_30_q <= "1";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_30_q <= "1";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_30_q <= "1";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_30_q <= "1";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_30_q <= "1";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_30_q <= "1";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_30_q <= "1";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_30_q <= "1";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_30_q <= "1";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_30_q <= "1";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_30_q <= "1";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_30_q <= "1";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_30_q <= "1";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_30_q <= "1";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_30_q <= "1";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_30_q <= "1";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_30_q <= "1";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_30_q <= "1";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_30_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_30_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_30_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_30_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_30_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_30_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_30(MUX,57)@10
    Control_DerivedSignals_Idx2ColRng_30_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_30: PROCESS (Control_DerivedSignals_Idx2ColRng_30_s, Control_DerivedSignals_Idx2Range_30_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_30_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_30_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_30_q <= Control_DerivedSignals_Idx2Range_30_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_30_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_DerivedSignals_Idx2Range_33(LOOKUP,124)@10
    Control_DerivedSignals_Idx2Range_33: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_33_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_33_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_33_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_33_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_33_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_33_q <= "0";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_33_q <= "0";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_33_q <= "0";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_33_q <= "0";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_33_q <= "0";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_33_q <= "0";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_33_q <= "0";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_33_q <= "0";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_33_q <= "0";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_33_q <= "0";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_33_q <= "0";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_33_q <= "0";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_33_q <= "0";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_33_q <= "0";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_33_q <= "0";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_33_q <= "0";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_33_q <= "0";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_33_q <= "0";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_33_q <= "0";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_33_q <= "0";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_33_q <= "0";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_33_q <= "0";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_33_q <= "0";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_33_q <= "0";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_33_q <= "0";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_33_q <= "0";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_33_q <= "0";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_33_q <= "0";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_33_q <= "0";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_33_q <= "1";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_33_q <= "1";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_33_q <= "1";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_33_q <= "1";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_33_q <= "1";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_33_q <= "1";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_33_q <= "1";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_33_q <= "1";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_33_q <= "1";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_33_q <= "1";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_33_q <= "1";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_33_q <= "1";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_33_q <= "1";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_33_q <= "1";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_33_q <= "1";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_33_q <= "1";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_33_q <= "1";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_33_q <= "1";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_33_q <= "1";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_33_q <= "1";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_33_q <= "1";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_33_q <= "1";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_33_q <= "1";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_33_q <= "1";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_33_q <= "1";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_33_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_33_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_33_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_33_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_33_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_33_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_33(MUX,60)@10
    Control_DerivedSignals_Idx2ColRng_33_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_33: PROCESS (Control_DerivedSignals_Idx2ColRng_33_s, Control_DerivedSignals_Idx2Range_33_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_33_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_33_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_33_q <= Control_DerivedSignals_Idx2Range_33_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_33_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_PingPongAddr_Mux4_33(MUX,572)@10
    Control_PingPongAddr_Mux4_33_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_33: PROCESS (Control_PingPongAddr_Mux4_33_s, Control_DerivedSignals_Idx2ColRng_33_q, Control_DerivedSignals_Idx2ColRng_30_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_33_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_33_q <= Control_DerivedSignals_Idx2ColRng_33_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_33_q <= Control_DerivedSignals_Idx2ColRng_30_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_33_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_33_q_to_Top_Path_EffVecLength_33_im_a(DELAY,5649)@10
    ld_Control_PingPongAddr_Mux4_33_q_to_Top_Path_EffVecLength_33_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_33_q, xout => ld_Control_PingPongAddr_Mux4_33_q_to_Top_Path_EffVecLength_33_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_33_im(SELECTOR,1737)@22
    Top_Path_EffVecLength_33_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_33_im_q <= (others => '0');
            Top_Path_EffVecLength_33_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_33_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_33_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_33_q_to_Top_Path_EffVecLength_33_im_a_q = "1") THEN
                Top_Path_EffVecLength_33_im_q <= Top_Path_ConjMult1_Add2_33_add_f_Top_Path_ConjMult1_Sub_33_R_sub_f_merged_q;
                Top_Path_EffVecLength_33_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_32_im(DUALMEM,1607)@11
    Top_Path_DualMem_32_im_reset0 <= areset;
    Top_Path_DualMem_32_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_32_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_32_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_32_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_32_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_32_q(0),
        aclr0 => Top_Path_DualMem_32_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_32_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_32_im_iq,
        q_a => Top_Path_DualMem_32_im_ir,
        address_a => Top_Path_DualMem_32_im_aa,
        data_a => Top_Path_DualMem_32_im_ia
    );
        Top_Path_DualMem_32_im_q <= Top_Path_DualMem_32_im_iq(31 downto 0);
        Top_Path_DualMem_32_im_r <= Top_Path_DualMem_32_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_32_im_32_im(DELAY,2024)@13
    Top_Path_latch_0L_SampleDelay_32_im_32_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_32_im_q, xout => Top_Path_latch_0L_SampleDelay_32_im_32_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_32_im(MUX,1896)@13
    Top_Path_latch_0L_Mux_32_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_32_im: PROCESS (Top_Path_latch_0L_Mux_32_im_s, Top_Path_latch_0L_SampleDelay_32_im_32_im_q, Top_Path_DualMem_32_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_32_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_32_im_q <= Top_Path_latch_0L_SampleDelay_32_im_32_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_32_im_q <= Top_Path_DualMem_32_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_32_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_32_f(FLOATMULT,2388)@13
    Top_Path_ConjMult1_Multri_32_f_reset <= areset;
    Top_Path_ConjMult1_Multri_32_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_32_f_reset,
    		dataa	 => Top_Path_DualMem_32_re_q,
    		datab	 => Top_Path_latch_0L_Mux_32_im_q,
    		result	 => Top_Path_ConjMult1_Multri_32_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_32_f_a_real <= sIEEE_2_real(Top_Path_DualMem_32_re_q);
    Top_Path_ConjMult1_Multri_32_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_32_im_q);
    Top_Path_ConjMult1_Multri_32_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_32_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_32_re_32_re(DELAY,2023)@13
    Top_Path_latch_0L_SampleDelay_32_re_32_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_32_re_q, xout => Top_Path_latch_0L_SampleDelay_32_re_32_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_32_re(MUX,1895)@13
    Top_Path_latch_0L_Mux_32_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_32_re: PROCESS (Top_Path_latch_0L_Mux_32_re_s, Top_Path_latch_0L_SampleDelay_32_re_32_re_q, Top_Path_DualMem_32_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_32_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_32_re_q <= Top_Path_latch_0L_SampleDelay_32_re_32_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_32_re_q <= Top_Path_DualMem_32_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_32_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_32_f(FLOATMULT,2324)@13
    Top_Path_ConjMult1_Multir_32_f_reset <= areset;
    Top_Path_ConjMult1_Multir_32_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_32_f_reset,
    		dataa	 => Top_Path_DualMem_32_im_q,
    		datab	 => Top_Path_latch_0L_Mux_32_re_q,
    		result	 => Top_Path_ConjMult1_Multir_32_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_32_f_a_real <= sIEEE_2_real(Top_Path_DualMem_32_im_q);
    Top_Path_ConjMult1_Multir_32_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_32_re_q);
    Top_Path_ConjMult1_Multir_32_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_32_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_32_add_f_Top_Path_ConjMult1_Sub_32_R_sub_f_merged(FLOATADDSUB,3087)@17
    Top_Path_ConjMult1_Add2_32_add_f_Top_Path_ConjMult1_Sub_32_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_32_add_f_Top_Path_ConjMult1_Sub_32_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_32_add_f_Top_Path_ConjMult1_Sub_32_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_32_add_f_Top_Path_ConjMult1_Sub_32_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_32_add_f_Top_Path_ConjMult1_Sub_32_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_32_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_32_f_q,
    	result	 => Top_Path_ConjMult1_Add2_32_add_f_Top_Path_ConjMult1_Sub_32_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_32_add_f_Top_Path_ConjMult1_Sub_32_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_32_add_f_Top_Path_ConjMult1_Sub_32_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_32_add_f_Top_Path_ConjMult1_Sub_32_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_32_add_f_Top_Path_ConjMult1_Sub_32_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_32_add_f_Top_Path_ConjMult1_Sub_32_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_32_f_q);
    Top_Path_ConjMult1_Add2_32_add_f_Top_Path_ConjMult1_Sub_32_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_32_f_q);
    Top_Path_ConjMult1_Add2_32_add_f_Top_Path_ConjMult1_Sub_32_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_32_add_f_Top_Path_ConjMult1_Sub_32_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_DerivedSignals_Idx2Range_31(LOOKUP,122)@10
    Control_DerivedSignals_Idx2Range_31: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_31_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_31_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_31_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_31_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_31_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_31_q <= "0";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_31_q <= "0";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_31_q <= "0";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_31_q <= "0";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_31_q <= "0";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_31_q <= "0";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_31_q <= "0";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_31_q <= "0";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_31_q <= "0";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_31_q <= "0";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_31_q <= "0";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_31_q <= "0";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_31_q <= "0";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_31_q <= "0";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_31_q <= "0";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_31_q <= "0";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_31_q <= "0";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_31_q <= "0";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_31_q <= "0";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_31_q <= "0";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_31_q <= "0";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_31_q <= "0";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_31_q <= "0";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_31_q <= "0";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_31_q <= "0";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_31_q <= "0";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_31_q <= "0";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_31_q <= "1";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_31_q <= "1";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_31_q <= "1";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_31_q <= "1";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_31_q <= "1";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_31_q <= "1";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_31_q <= "1";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_31_q <= "1";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_31_q <= "1";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_31_q <= "1";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_31_q <= "1";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_31_q <= "1";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_31_q <= "1";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_31_q <= "1";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_31_q <= "1";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_31_q <= "1";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_31_q <= "1";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_31_q <= "1";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_31_q <= "1";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_31_q <= "1";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_31_q <= "1";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_31_q <= "1";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_31_q <= "1";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_31_q <= "1";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_31_q <= "1";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_31_q <= "1";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_31_q <= "1";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_31_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_31_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_31_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_31_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_31_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_31_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_31(MUX,58)@10
    Control_DerivedSignals_Idx2ColRng_31_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_31: PROCESS (Control_DerivedSignals_Idx2ColRng_31_s, Control_DerivedSignals_Idx2Range_31_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_31_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_31_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_31_q <= Control_DerivedSignals_Idx2Range_31_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_31_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_DerivedSignals_Idx2Range_32(LOOKUP,123)@10
    Control_DerivedSignals_Idx2Range_32: PROCESS (Control_DerivedSignals_RowVecElmSel1_lutmem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_DerivedSignals_RowVecElmSel1_lutmem_q) IS
                WHEN "000000" =>  Control_DerivedSignals_Idx2Range_32_q <= "0";
                WHEN "000001" =>  Control_DerivedSignals_Idx2Range_32_q <= "0";
                WHEN "000010" =>  Control_DerivedSignals_Idx2Range_32_q <= "0";
                WHEN "000011" =>  Control_DerivedSignals_Idx2Range_32_q <= "0";
                WHEN "000100" =>  Control_DerivedSignals_Idx2Range_32_q <= "0";
                WHEN "000101" =>  Control_DerivedSignals_Idx2Range_32_q <= "0";
                WHEN "000110" =>  Control_DerivedSignals_Idx2Range_32_q <= "0";
                WHEN "000111" =>  Control_DerivedSignals_Idx2Range_32_q <= "0";
                WHEN "001000" =>  Control_DerivedSignals_Idx2Range_32_q <= "0";
                WHEN "001001" =>  Control_DerivedSignals_Idx2Range_32_q <= "0";
                WHEN "001010" =>  Control_DerivedSignals_Idx2Range_32_q <= "0";
                WHEN "001011" =>  Control_DerivedSignals_Idx2Range_32_q <= "0";
                WHEN "001100" =>  Control_DerivedSignals_Idx2Range_32_q <= "0";
                WHEN "001101" =>  Control_DerivedSignals_Idx2Range_32_q <= "0";
                WHEN "001110" =>  Control_DerivedSignals_Idx2Range_32_q <= "0";
                WHEN "001111" =>  Control_DerivedSignals_Idx2Range_32_q <= "0";
                WHEN "010000" =>  Control_DerivedSignals_Idx2Range_32_q <= "0";
                WHEN "010001" =>  Control_DerivedSignals_Idx2Range_32_q <= "0";
                WHEN "010010" =>  Control_DerivedSignals_Idx2Range_32_q <= "0";
                WHEN "010011" =>  Control_DerivedSignals_Idx2Range_32_q <= "0";
                WHEN "010100" =>  Control_DerivedSignals_Idx2Range_32_q <= "0";
                WHEN "010101" =>  Control_DerivedSignals_Idx2Range_32_q <= "0";
                WHEN "010110" =>  Control_DerivedSignals_Idx2Range_32_q <= "0";
                WHEN "010111" =>  Control_DerivedSignals_Idx2Range_32_q <= "0";
                WHEN "011000" =>  Control_DerivedSignals_Idx2Range_32_q <= "0";
                WHEN "011001" =>  Control_DerivedSignals_Idx2Range_32_q <= "0";
                WHEN "011010" =>  Control_DerivedSignals_Idx2Range_32_q <= "0";
                WHEN "011011" =>  Control_DerivedSignals_Idx2Range_32_q <= "0";
                WHEN "011100" =>  Control_DerivedSignals_Idx2Range_32_q <= "0";
                WHEN "011101" =>  Control_DerivedSignals_Idx2Range_32_q <= "0";
                WHEN "011110" =>  Control_DerivedSignals_Idx2Range_32_q <= "0";
                WHEN "011111" =>  Control_DerivedSignals_Idx2Range_32_q <= "0";
                WHEN "100000" =>  Control_DerivedSignals_Idx2Range_32_q <= "0";
                WHEN "100001" =>  Control_DerivedSignals_Idx2Range_32_q <= "1";
                WHEN "100010" =>  Control_DerivedSignals_Idx2Range_32_q <= "1";
                WHEN "100011" =>  Control_DerivedSignals_Idx2Range_32_q <= "1";
                WHEN "100100" =>  Control_DerivedSignals_Idx2Range_32_q <= "1";
                WHEN "100101" =>  Control_DerivedSignals_Idx2Range_32_q <= "1";
                WHEN "100110" =>  Control_DerivedSignals_Idx2Range_32_q <= "1";
                WHEN "100111" =>  Control_DerivedSignals_Idx2Range_32_q <= "1";
                WHEN "101000" =>  Control_DerivedSignals_Idx2Range_32_q <= "1";
                WHEN "101001" =>  Control_DerivedSignals_Idx2Range_32_q <= "1";
                WHEN "101010" =>  Control_DerivedSignals_Idx2Range_32_q <= "1";
                WHEN "101011" =>  Control_DerivedSignals_Idx2Range_32_q <= "1";
                WHEN "101100" =>  Control_DerivedSignals_Idx2Range_32_q <= "1";
                WHEN "101101" =>  Control_DerivedSignals_Idx2Range_32_q <= "1";
                WHEN "101110" =>  Control_DerivedSignals_Idx2Range_32_q <= "1";
                WHEN "101111" =>  Control_DerivedSignals_Idx2Range_32_q <= "1";
                WHEN "110000" =>  Control_DerivedSignals_Idx2Range_32_q <= "1";
                WHEN "110001" =>  Control_DerivedSignals_Idx2Range_32_q <= "1";
                WHEN "110010" =>  Control_DerivedSignals_Idx2Range_32_q <= "1";
                WHEN "110011" =>  Control_DerivedSignals_Idx2Range_32_q <= "1";
                WHEN "110100" =>  Control_DerivedSignals_Idx2Range_32_q <= "1";
                WHEN "110101" =>  Control_DerivedSignals_Idx2Range_32_q <= "1";
                WHEN "110110" =>  Control_DerivedSignals_Idx2Range_32_q <= "1";
                WHEN "110111" =>  Control_DerivedSignals_Idx2Range_32_q <= "1";
                WHEN "111000" =>  Control_DerivedSignals_Idx2Range_32_q <= "1";
                WHEN "111001" =>  Control_DerivedSignals_Idx2Range_32_q <= "1";
                WHEN "111010" =>  Control_DerivedSignals_Idx2Range_32_q <= "1";
                WHEN "111011" =>  Control_DerivedSignals_Idx2Range_32_q <= "1";
                WHEN "111100" =>  Control_DerivedSignals_Idx2Range_32_q <= "1";
                WHEN "111101" =>  Control_DerivedSignals_Idx2Range_32_q <= "1";
                WHEN "111110" =>  Control_DerivedSignals_Idx2Range_32_q <= "1";
                WHEN "111111" =>  Control_DerivedSignals_Idx2Range_32_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_DerivedSignals_Idx2Range_32_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_32(MUX,59)@10
    Control_DerivedSignals_Idx2ColRng_32_s <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_DerivedSignals_Idx2ColRng_0_b_q;
    Control_DerivedSignals_Idx2ColRng_32: PROCESS (Control_DerivedSignals_Idx2ColRng_32_s, Control_DerivedSignals_Idx2Range_32_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_32_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_32_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_32_q <= Control_DerivedSignals_Idx2Range_32_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_32_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_PingPongAddr_Mux4_32(MUX,571)@10
    Control_PingPongAddr_Mux4_32_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_32: PROCESS (Control_PingPongAddr_Mux4_32_s, Control_DerivedSignals_Idx2ColRng_32_q, Control_DerivedSignals_Idx2ColRng_31_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_32_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_32_q <= Control_DerivedSignals_Idx2ColRng_32_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_32_q <= Control_DerivedSignals_Idx2ColRng_31_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_32_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_32_q_to_Top_Path_EffVecLength_32_im_a(DELAY,5645)@10
    ld_Control_PingPongAddr_Mux4_32_q_to_Top_Path_EffVecLength_32_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_32_q, xout => ld_Control_PingPongAddr_Mux4_32_q_to_Top_Path_EffVecLength_32_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_32_im(SELECTOR,1735)@22
    Top_Path_EffVecLength_32_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_32_im_q <= (others => '0');
            Top_Path_EffVecLength_32_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_32_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_32_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_32_q_to_Top_Path_EffVecLength_32_im_a_q = "1") THEN
                Top_Path_EffVecLength_32_im_q <= Top_Path_ConjMult1_Add2_32_add_f_Top_Path_ConjMult1_Sub_32_R_sub_f_merged_q;
                Top_Path_EffVecLength_32_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_im_0_im_add_0_16_f(FLOATADDSUB,2918)@23
    Top_Path_VectorDotP_0_im_0_im_add_0_16_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_0_16_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_0_16_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_0_16_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_0_16_f_reset,
    	dataa	 => Top_Path_EffVecLength_32_im_q,
    	datab	 => Top_Path_EffVecLength_33_im_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_0_16_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_0_16_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_0_16_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_0_16_f_n <= Top_Path_VectorDotP_0_im_0_im_add_0_16_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_0_16_f_a_real <= sInternal_2_real(Top_Path_EffVecLength_32_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_16_f_b_real <= sInternal_2_real(Top_Path_EffVecLength_33_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_16_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_16_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_im_0_im_add_1_8_f(FLOATADDSUB,2966)@28
    Top_Path_VectorDotP_0_im_0_im_add_1_8_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_1_8_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_1_8_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_1_8_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_1_8_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_im_0_im_add_0_16_f_q,
    	datab	 => Top_Path_VectorDotP_0_im_0_im_add_0_17_f_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_1_8_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_1_8_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_1_8_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_1_8_f_n <= Top_Path_VectorDotP_0_im_0_im_add_1_8_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_1_8_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_16_f_q);
    Top_Path_VectorDotP_0_im_0_im_add_1_8_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_17_f_q);
    Top_Path_VectorDotP_0_im_0_im_add_1_8_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_1_8_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_im_0_im_add_2_4_f(FLOATADDSUB,2990)@33
    Top_Path_VectorDotP_0_im_0_im_add_2_4_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_2_4_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_2_4_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_2_4_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_2_4_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_im_0_im_add_1_8_f_q,
    	datab	 => Top_Path_VectorDotP_0_im_0_im_add_1_9_f_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_2_4_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_2_4_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_2_4_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_2_4_f_n <= Top_Path_VectorDotP_0_im_0_im_add_2_4_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_2_4_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_1_8_f_q);
    Top_Path_VectorDotP_0_im_0_im_add_2_4_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_1_9_f_q);
    Top_Path_VectorDotP_0_im_0_im_add_2_4_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_2_4_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_im_0_im_add_2_4_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_2_f_0(fixed,3340)@38
    Top_Path_VectorDotP_0_im_0_im_add_2_4_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_2_f_0_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_2_4_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_2_f_0_inst : fp_norm_sInternal_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_im_0_im_add_2_4_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_2_f_0_reset,
    		dataa	 => Top_Path_VectorDotP_0_im_0_im_add_2_4_f_q,
    		result	 => Top_Path_VectorDotP_0_im_0_im_add_2_4_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_2_f_0_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_2_4_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_2_f_0_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_2_4_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_2_f_0_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_im_0_im_add_3_2_f(FLOATADDSUB,3002)@43
    Top_Path_VectorDotP_0_im_0_im_add_3_2_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_3_2_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_3_2_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_3_2_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_3_2_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_im_0_im_add_2_4_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_2_f_0_q,
    	datab	 => Top_Path_VectorDotP_0_im_0_im_add_2_5_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_2_f_1_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_3_2_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_3_2_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_3_2_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_3_2_f_n <= Top_Path_VectorDotP_0_im_0_im_add_3_2_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_3_2_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_2_4_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_2_f_0_q);
    Top_Path_VectorDotP_0_im_0_im_add_3_2_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_2_5_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_2_f_1_q);
    Top_Path_VectorDotP_0_im_0_im_add_3_2_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_3_2_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_im_0_im_add_4_1_f(FLOATADDSUB,3008)@48
    Top_Path_VectorDotP_0_im_0_im_add_4_1_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_4_1_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_4_1_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_4_1_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_4_1_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_im_0_im_add_3_2_f_q,
    	datab	 => Top_Path_VectorDotP_0_im_0_im_add_3_3_f_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_4_1_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_4_1_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_4_1_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_4_1_f_n <= Top_Path_VectorDotP_0_im_0_im_add_4_1_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_4_1_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_3_2_f_q);
    Top_Path_VectorDotP_0_im_0_im_add_4_1_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_3_3_f_q);
    Top_Path_VectorDotP_0_im_0_im_add_4_1_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_4_1_f_q);
    -- synopsys translate on

	--Top_Path_DualMem_31_im(DUALMEM,1605)@11
    Top_Path_DualMem_31_im_reset0 <= areset;
    Top_Path_DualMem_31_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_31_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_31_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_31_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_31_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_31_q(0),
        aclr0 => Top_Path_DualMem_31_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_31_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_31_im_iq,
        q_a => Top_Path_DualMem_31_im_ir,
        address_a => Top_Path_DualMem_31_im_aa,
        data_a => Top_Path_DualMem_31_im_ia
    );
        Top_Path_DualMem_31_im_q <= Top_Path_DualMem_31_im_iq(31 downto 0);
        Top_Path_DualMem_31_im_r <= Top_Path_DualMem_31_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_31_im_31_im(DELAY,2022)@13
    Top_Path_latch_0L_SampleDelay_31_im_31_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_31_im_q, xout => Top_Path_latch_0L_SampleDelay_31_im_31_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_31_im(MUX,1894)@13
    Top_Path_latch_0L_Mux_31_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_31_im: PROCESS (Top_Path_latch_0L_Mux_31_im_s, Top_Path_latch_0L_SampleDelay_31_im_31_im_q, Top_Path_DualMem_31_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_31_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_31_im_q <= Top_Path_latch_0L_SampleDelay_31_im_31_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_31_im_q <= Top_Path_DualMem_31_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_31_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_31_f(FLOATMULT,2387)@13
    Top_Path_ConjMult1_Multri_31_f_reset <= areset;
    Top_Path_ConjMult1_Multri_31_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_31_f_reset,
    		dataa	 => Top_Path_DualMem_31_re_q,
    		datab	 => Top_Path_latch_0L_Mux_31_im_q,
    		result	 => Top_Path_ConjMult1_Multri_31_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_31_f_a_real <= sIEEE_2_real(Top_Path_DualMem_31_re_q);
    Top_Path_ConjMult1_Multri_31_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_31_im_q);
    Top_Path_ConjMult1_Multri_31_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_31_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_31_re_31_re(DELAY,2021)@13
    Top_Path_latch_0L_SampleDelay_31_re_31_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_31_re_q, xout => Top_Path_latch_0L_SampleDelay_31_re_31_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_31_re(MUX,1893)@13
    Top_Path_latch_0L_Mux_31_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_31_re: PROCESS (Top_Path_latch_0L_Mux_31_re_s, Top_Path_latch_0L_SampleDelay_31_re_31_re_q, Top_Path_DualMem_31_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_31_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_31_re_q <= Top_Path_latch_0L_SampleDelay_31_re_31_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_31_re_q <= Top_Path_DualMem_31_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_31_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_31_f(FLOATMULT,2323)@13
    Top_Path_ConjMult1_Multir_31_f_reset <= areset;
    Top_Path_ConjMult1_Multir_31_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_31_f_reset,
    		dataa	 => Top_Path_DualMem_31_im_q,
    		datab	 => Top_Path_latch_0L_Mux_31_re_q,
    		result	 => Top_Path_ConjMult1_Multir_31_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_31_f_a_real <= sIEEE_2_real(Top_Path_DualMem_31_im_q);
    Top_Path_ConjMult1_Multir_31_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_31_re_q);
    Top_Path_ConjMult1_Multir_31_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_31_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_31_add_f_Top_Path_ConjMult1_Sub_31_R_sub_f_merged(FLOATADDSUB,3085)@17
    Top_Path_ConjMult1_Add2_31_add_f_Top_Path_ConjMult1_Sub_31_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_31_add_f_Top_Path_ConjMult1_Sub_31_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_31_add_f_Top_Path_ConjMult1_Sub_31_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_31_add_f_Top_Path_ConjMult1_Sub_31_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_31_add_f_Top_Path_ConjMult1_Sub_31_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_31_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_31_f_q,
    	result	 => Top_Path_ConjMult1_Add2_31_add_f_Top_Path_ConjMult1_Sub_31_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_31_add_f_Top_Path_ConjMult1_Sub_31_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_31_add_f_Top_Path_ConjMult1_Sub_31_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_31_add_f_Top_Path_ConjMult1_Sub_31_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_31_add_f_Top_Path_ConjMult1_Sub_31_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_31_add_f_Top_Path_ConjMult1_Sub_31_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_31_f_q);
    Top_Path_ConjMult1_Add2_31_add_f_Top_Path_ConjMult1_Sub_31_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_31_f_q);
    Top_Path_ConjMult1_Add2_31_add_f_Top_Path_ConjMult1_Sub_31_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_31_add_f_Top_Path_ConjMult1_Sub_31_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_PingPongAddr_Mux4_31(MUX,570)@10
    Control_PingPongAddr_Mux4_31_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_31: PROCESS (Control_PingPongAddr_Mux4_31_s, Control_DerivedSignals_Idx2ColRng_31_q, Control_DerivedSignals_Idx2ColRng_32_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_31_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_31_q <= Control_DerivedSignals_Idx2ColRng_31_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_31_q <= Control_DerivedSignals_Idx2ColRng_32_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_31_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_31_q_to_Top_Path_EffVecLength_31_im_a(DELAY,5641)@10
    ld_Control_PingPongAddr_Mux4_31_q_to_Top_Path_EffVecLength_31_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_31_q, xout => ld_Control_PingPongAddr_Mux4_31_q_to_Top_Path_EffVecLength_31_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_31_im(SELECTOR,1733)@22
    Top_Path_EffVecLength_31_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_31_im_q <= (others => '0');
            Top_Path_EffVecLength_31_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_31_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_31_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_31_q_to_Top_Path_EffVecLength_31_im_a_q = "1") THEN
                Top_Path_EffVecLength_31_im_q <= Top_Path_ConjMult1_Add2_31_add_f_Top_Path_ConjMult1_Sub_31_R_sub_f_merged_q;
                Top_Path_EffVecLength_31_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_30_im(DUALMEM,1603)@11
    Top_Path_DualMem_30_im_reset0 <= areset;
    Top_Path_DualMem_30_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_30_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_30_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_30_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_30_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_30_q(0),
        aclr0 => Top_Path_DualMem_30_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_30_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_30_im_iq,
        q_a => Top_Path_DualMem_30_im_ir,
        address_a => Top_Path_DualMem_30_im_aa,
        data_a => Top_Path_DualMem_30_im_ia
    );
        Top_Path_DualMem_30_im_q <= Top_Path_DualMem_30_im_iq(31 downto 0);
        Top_Path_DualMem_30_im_r <= Top_Path_DualMem_30_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_30_im_30_im(DELAY,2020)@13
    Top_Path_latch_0L_SampleDelay_30_im_30_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_30_im_q, xout => Top_Path_latch_0L_SampleDelay_30_im_30_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_30_im(MUX,1892)@13
    Top_Path_latch_0L_Mux_30_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_30_im: PROCESS (Top_Path_latch_0L_Mux_30_im_s, Top_Path_latch_0L_SampleDelay_30_im_30_im_q, Top_Path_DualMem_30_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_30_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_30_im_q <= Top_Path_latch_0L_SampleDelay_30_im_30_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_30_im_q <= Top_Path_DualMem_30_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_30_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_30_f(FLOATMULT,2386)@13
    Top_Path_ConjMult1_Multri_30_f_reset <= areset;
    Top_Path_ConjMult1_Multri_30_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_30_f_reset,
    		dataa	 => Top_Path_DualMem_30_re_q,
    		datab	 => Top_Path_latch_0L_Mux_30_im_q,
    		result	 => Top_Path_ConjMult1_Multri_30_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_30_f_a_real <= sIEEE_2_real(Top_Path_DualMem_30_re_q);
    Top_Path_ConjMult1_Multri_30_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_30_im_q);
    Top_Path_ConjMult1_Multri_30_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_30_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_30_re_30_re(DELAY,2019)@13
    Top_Path_latch_0L_SampleDelay_30_re_30_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_30_re_q, xout => Top_Path_latch_0L_SampleDelay_30_re_30_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_30_re(MUX,1891)@13
    Top_Path_latch_0L_Mux_30_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_30_re: PROCESS (Top_Path_latch_0L_Mux_30_re_s, Top_Path_latch_0L_SampleDelay_30_re_30_re_q, Top_Path_DualMem_30_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_30_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_30_re_q <= Top_Path_latch_0L_SampleDelay_30_re_30_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_30_re_q <= Top_Path_DualMem_30_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_30_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_30_f(FLOATMULT,2322)@13
    Top_Path_ConjMult1_Multir_30_f_reset <= areset;
    Top_Path_ConjMult1_Multir_30_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_30_f_reset,
    		dataa	 => Top_Path_DualMem_30_im_q,
    		datab	 => Top_Path_latch_0L_Mux_30_re_q,
    		result	 => Top_Path_ConjMult1_Multir_30_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_30_f_a_real <= sIEEE_2_real(Top_Path_DualMem_30_im_q);
    Top_Path_ConjMult1_Multir_30_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_30_re_q);
    Top_Path_ConjMult1_Multir_30_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_30_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_30_add_f_Top_Path_ConjMult1_Sub_30_R_sub_f_merged(FLOATADDSUB,3083)@17
    Top_Path_ConjMult1_Add2_30_add_f_Top_Path_ConjMult1_Sub_30_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_30_add_f_Top_Path_ConjMult1_Sub_30_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_30_add_f_Top_Path_ConjMult1_Sub_30_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_30_add_f_Top_Path_ConjMult1_Sub_30_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_30_add_f_Top_Path_ConjMult1_Sub_30_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_30_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_30_f_q,
    	result	 => Top_Path_ConjMult1_Add2_30_add_f_Top_Path_ConjMult1_Sub_30_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_30_add_f_Top_Path_ConjMult1_Sub_30_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_30_add_f_Top_Path_ConjMult1_Sub_30_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_30_add_f_Top_Path_ConjMult1_Sub_30_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_30_add_f_Top_Path_ConjMult1_Sub_30_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_30_add_f_Top_Path_ConjMult1_Sub_30_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_30_f_q);
    Top_Path_ConjMult1_Add2_30_add_f_Top_Path_ConjMult1_Sub_30_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_30_f_q);
    Top_Path_ConjMult1_Add2_30_add_f_Top_Path_ConjMult1_Sub_30_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_30_add_f_Top_Path_ConjMult1_Sub_30_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_PingPongAddr_Mux4_30(MUX,569)@10
    Control_PingPongAddr_Mux4_30_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_30: PROCESS (Control_PingPongAddr_Mux4_30_s, Control_DerivedSignals_Idx2ColRng_30_q, Control_DerivedSignals_Idx2ColRng_33_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_30_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_30_q <= Control_DerivedSignals_Idx2ColRng_30_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_30_q <= Control_DerivedSignals_Idx2ColRng_33_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_30_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_30_q_to_Top_Path_EffVecLength_30_im_a(DELAY,5637)@10
    ld_Control_PingPongAddr_Mux4_30_q_to_Top_Path_EffVecLength_30_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_30_q, xout => ld_Control_PingPongAddr_Mux4_30_q_to_Top_Path_EffVecLength_30_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_30_im(SELECTOR,1731)@22
    Top_Path_EffVecLength_30_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_30_im_q <= (others => '0');
            Top_Path_EffVecLength_30_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_30_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_30_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_30_q_to_Top_Path_EffVecLength_30_im_a_q = "1") THEN
                Top_Path_EffVecLength_30_im_q <= Top_Path_ConjMult1_Add2_30_add_f_Top_Path_ConjMult1_Sub_30_R_sub_f_merged_q;
                Top_Path_EffVecLength_30_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_im_0_im_add_0_15_f(FLOATADDSUB,2916)@23
    Top_Path_VectorDotP_0_im_0_im_add_0_15_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_0_15_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_0_15_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_0_15_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_0_15_f_reset,
    	dataa	 => Top_Path_EffVecLength_30_im_q,
    	datab	 => Top_Path_EffVecLength_31_im_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_0_15_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_0_15_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_0_15_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_0_15_f_n <= Top_Path_VectorDotP_0_im_0_im_add_0_15_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_0_15_f_a_real <= sInternal_2_real(Top_Path_EffVecLength_30_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_15_f_b_real <= sInternal_2_real(Top_Path_EffVecLength_31_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_15_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_15_f_q);
    -- synopsys translate on

	--Top_Path_DualMem_29_im(DUALMEM,1601)@11
    Top_Path_DualMem_29_im_reset0 <= areset;
    Top_Path_DualMem_29_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_29_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_29_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_29_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_29_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_29_q(0),
        aclr0 => Top_Path_DualMem_29_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_29_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_29_im_iq,
        q_a => Top_Path_DualMem_29_im_ir,
        address_a => Top_Path_DualMem_29_im_aa,
        data_a => Top_Path_DualMem_29_im_ia
    );
        Top_Path_DualMem_29_im_q <= Top_Path_DualMem_29_im_iq(31 downto 0);
        Top_Path_DualMem_29_im_r <= Top_Path_DualMem_29_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_29_im_29_im(DELAY,2018)@13
    Top_Path_latch_0L_SampleDelay_29_im_29_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_29_im_q, xout => Top_Path_latch_0L_SampleDelay_29_im_29_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_29_im(MUX,1890)@13
    Top_Path_latch_0L_Mux_29_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_29_im: PROCESS (Top_Path_latch_0L_Mux_29_im_s, Top_Path_latch_0L_SampleDelay_29_im_29_im_q, Top_Path_DualMem_29_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_29_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_29_im_q <= Top_Path_latch_0L_SampleDelay_29_im_29_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_29_im_q <= Top_Path_DualMem_29_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_29_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_29_f(FLOATMULT,2385)@13
    Top_Path_ConjMult1_Multri_29_f_reset <= areset;
    Top_Path_ConjMult1_Multri_29_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_29_f_reset,
    		dataa	 => Top_Path_DualMem_29_re_q,
    		datab	 => Top_Path_latch_0L_Mux_29_im_q,
    		result	 => Top_Path_ConjMult1_Multri_29_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_29_f_a_real <= sIEEE_2_real(Top_Path_DualMem_29_re_q);
    Top_Path_ConjMult1_Multri_29_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_29_im_q);
    Top_Path_ConjMult1_Multri_29_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_29_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_29_re_29_re(DELAY,2017)@13
    Top_Path_latch_0L_SampleDelay_29_re_29_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_29_re_q, xout => Top_Path_latch_0L_SampleDelay_29_re_29_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_29_re(MUX,1889)@13
    Top_Path_latch_0L_Mux_29_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_29_re: PROCESS (Top_Path_latch_0L_Mux_29_re_s, Top_Path_latch_0L_SampleDelay_29_re_29_re_q, Top_Path_DualMem_29_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_29_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_29_re_q <= Top_Path_latch_0L_SampleDelay_29_re_29_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_29_re_q <= Top_Path_DualMem_29_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_29_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_29_f(FLOATMULT,2321)@13
    Top_Path_ConjMult1_Multir_29_f_reset <= areset;
    Top_Path_ConjMult1_Multir_29_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_29_f_reset,
    		dataa	 => Top_Path_DualMem_29_im_q,
    		datab	 => Top_Path_latch_0L_Mux_29_re_q,
    		result	 => Top_Path_ConjMult1_Multir_29_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_29_f_a_real <= sIEEE_2_real(Top_Path_DualMem_29_im_q);
    Top_Path_ConjMult1_Multir_29_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_29_re_q);
    Top_Path_ConjMult1_Multir_29_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_29_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_29_add_f_Top_Path_ConjMult1_Sub_29_R_sub_f_merged(FLOATADDSUB,3081)@17
    Top_Path_ConjMult1_Add2_29_add_f_Top_Path_ConjMult1_Sub_29_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_29_add_f_Top_Path_ConjMult1_Sub_29_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_29_add_f_Top_Path_ConjMult1_Sub_29_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_29_add_f_Top_Path_ConjMult1_Sub_29_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_29_add_f_Top_Path_ConjMult1_Sub_29_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_29_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_29_f_q,
    	result	 => Top_Path_ConjMult1_Add2_29_add_f_Top_Path_ConjMult1_Sub_29_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_29_add_f_Top_Path_ConjMult1_Sub_29_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_29_add_f_Top_Path_ConjMult1_Sub_29_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_29_add_f_Top_Path_ConjMult1_Sub_29_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_29_add_f_Top_Path_ConjMult1_Sub_29_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_29_add_f_Top_Path_ConjMult1_Sub_29_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_29_f_q);
    Top_Path_ConjMult1_Add2_29_add_f_Top_Path_ConjMult1_Sub_29_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_29_f_q);
    Top_Path_ConjMult1_Add2_29_add_f_Top_Path_ConjMult1_Sub_29_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_29_add_f_Top_Path_ConjMult1_Sub_29_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_PingPongAddr_Mux4_29(MUX,568)@10
    Control_PingPongAddr_Mux4_29_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_29: PROCESS (Control_PingPongAddr_Mux4_29_s, Control_DerivedSignals_Idx2ColRng_29_q, Control_DerivedSignals_Idx2ColRng_34_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_29_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_29_q <= Control_DerivedSignals_Idx2ColRng_29_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_29_q <= Control_DerivedSignals_Idx2ColRng_34_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_29_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_29_q_to_Top_Path_EffVecLength_29_im_a(DELAY,5633)@10
    ld_Control_PingPongAddr_Mux4_29_q_to_Top_Path_EffVecLength_29_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_29_q, xout => ld_Control_PingPongAddr_Mux4_29_q_to_Top_Path_EffVecLength_29_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_29_im(SELECTOR,1729)@22
    Top_Path_EffVecLength_29_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_29_im_q <= (others => '0');
            Top_Path_EffVecLength_29_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_29_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_29_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_29_q_to_Top_Path_EffVecLength_29_im_a_q = "1") THEN
                Top_Path_EffVecLength_29_im_q <= Top_Path_ConjMult1_Add2_29_add_f_Top_Path_ConjMult1_Sub_29_R_sub_f_merged_q;
                Top_Path_EffVecLength_29_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_28_im(DUALMEM,1599)@11
    Top_Path_DualMem_28_im_reset0 <= areset;
    Top_Path_DualMem_28_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_28_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_28_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_28_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_28_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_28_q(0),
        aclr0 => Top_Path_DualMem_28_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_28_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_28_im_iq,
        q_a => Top_Path_DualMem_28_im_ir,
        address_a => Top_Path_DualMem_28_im_aa,
        data_a => Top_Path_DualMem_28_im_ia
    );
        Top_Path_DualMem_28_im_q <= Top_Path_DualMem_28_im_iq(31 downto 0);
        Top_Path_DualMem_28_im_r <= Top_Path_DualMem_28_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_28_im_28_im(DELAY,2016)@13
    Top_Path_latch_0L_SampleDelay_28_im_28_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_28_im_q, xout => Top_Path_latch_0L_SampleDelay_28_im_28_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_28_im(MUX,1888)@13
    Top_Path_latch_0L_Mux_28_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_28_im: PROCESS (Top_Path_latch_0L_Mux_28_im_s, Top_Path_latch_0L_SampleDelay_28_im_28_im_q, Top_Path_DualMem_28_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_28_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_28_im_q <= Top_Path_latch_0L_SampleDelay_28_im_28_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_28_im_q <= Top_Path_DualMem_28_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_28_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_28_f(FLOATMULT,2384)@13
    Top_Path_ConjMult1_Multri_28_f_reset <= areset;
    Top_Path_ConjMult1_Multri_28_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_28_f_reset,
    		dataa	 => Top_Path_DualMem_28_re_q,
    		datab	 => Top_Path_latch_0L_Mux_28_im_q,
    		result	 => Top_Path_ConjMult1_Multri_28_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_28_f_a_real <= sIEEE_2_real(Top_Path_DualMem_28_re_q);
    Top_Path_ConjMult1_Multri_28_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_28_im_q);
    Top_Path_ConjMult1_Multri_28_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_28_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_28_re_28_re(DELAY,2015)@13
    Top_Path_latch_0L_SampleDelay_28_re_28_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_28_re_q, xout => Top_Path_latch_0L_SampleDelay_28_re_28_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_28_re(MUX,1887)@13
    Top_Path_latch_0L_Mux_28_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_28_re: PROCESS (Top_Path_latch_0L_Mux_28_re_s, Top_Path_latch_0L_SampleDelay_28_re_28_re_q, Top_Path_DualMem_28_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_28_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_28_re_q <= Top_Path_latch_0L_SampleDelay_28_re_28_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_28_re_q <= Top_Path_DualMem_28_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_28_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_28_f(FLOATMULT,2320)@13
    Top_Path_ConjMult1_Multir_28_f_reset <= areset;
    Top_Path_ConjMult1_Multir_28_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_28_f_reset,
    		dataa	 => Top_Path_DualMem_28_im_q,
    		datab	 => Top_Path_latch_0L_Mux_28_re_q,
    		result	 => Top_Path_ConjMult1_Multir_28_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_28_f_a_real <= sIEEE_2_real(Top_Path_DualMem_28_im_q);
    Top_Path_ConjMult1_Multir_28_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_28_re_q);
    Top_Path_ConjMult1_Multir_28_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_28_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_28_add_f_Top_Path_ConjMult1_Sub_28_R_sub_f_merged(FLOATADDSUB,3079)@17
    Top_Path_ConjMult1_Add2_28_add_f_Top_Path_ConjMult1_Sub_28_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_28_add_f_Top_Path_ConjMult1_Sub_28_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_28_add_f_Top_Path_ConjMult1_Sub_28_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_28_add_f_Top_Path_ConjMult1_Sub_28_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_28_add_f_Top_Path_ConjMult1_Sub_28_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_28_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_28_f_q,
    	result	 => Top_Path_ConjMult1_Add2_28_add_f_Top_Path_ConjMult1_Sub_28_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_28_add_f_Top_Path_ConjMult1_Sub_28_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_28_add_f_Top_Path_ConjMult1_Sub_28_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_28_add_f_Top_Path_ConjMult1_Sub_28_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_28_add_f_Top_Path_ConjMult1_Sub_28_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_28_add_f_Top_Path_ConjMult1_Sub_28_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_28_f_q);
    Top_Path_ConjMult1_Add2_28_add_f_Top_Path_ConjMult1_Sub_28_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_28_f_q);
    Top_Path_ConjMult1_Add2_28_add_f_Top_Path_ConjMult1_Sub_28_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_28_add_f_Top_Path_ConjMult1_Sub_28_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_PingPongAddr_Mux4_28(MUX,567)@10
    Control_PingPongAddr_Mux4_28_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_28: PROCESS (Control_PingPongAddr_Mux4_28_s, Control_DerivedSignals_Idx2ColRng_28_q, Control_DerivedSignals_Idx2ColRng_35_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_28_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_28_q <= Control_DerivedSignals_Idx2ColRng_28_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_28_q <= Control_DerivedSignals_Idx2ColRng_35_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_28_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_28_q_to_Top_Path_EffVecLength_28_im_a(DELAY,5629)@10
    ld_Control_PingPongAddr_Mux4_28_q_to_Top_Path_EffVecLength_28_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_28_q, xout => ld_Control_PingPongAddr_Mux4_28_q_to_Top_Path_EffVecLength_28_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_28_im(SELECTOR,1727)@22
    Top_Path_EffVecLength_28_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_28_im_q <= (others => '0');
            Top_Path_EffVecLength_28_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_28_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_28_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_28_q_to_Top_Path_EffVecLength_28_im_a_q = "1") THEN
                Top_Path_EffVecLength_28_im_q <= Top_Path_ConjMult1_Add2_28_add_f_Top_Path_ConjMult1_Sub_28_R_sub_f_merged_q;
                Top_Path_EffVecLength_28_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_im_0_im_add_0_14_f(FLOATADDSUB,2914)@23
    Top_Path_VectorDotP_0_im_0_im_add_0_14_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_0_14_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_0_14_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_0_14_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_0_14_f_reset,
    	dataa	 => Top_Path_EffVecLength_28_im_q,
    	datab	 => Top_Path_EffVecLength_29_im_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_0_14_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_0_14_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_0_14_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_0_14_f_n <= Top_Path_VectorDotP_0_im_0_im_add_0_14_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_0_14_f_a_real <= sInternal_2_real(Top_Path_EffVecLength_28_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_14_f_b_real <= sInternal_2_real(Top_Path_EffVecLength_29_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_14_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_14_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_im_0_im_add_1_7_f(FLOATADDSUB,2964)@28
    Top_Path_VectorDotP_0_im_0_im_add_1_7_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_1_7_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_1_7_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_1_7_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_1_7_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_im_0_im_add_0_14_f_q,
    	datab	 => Top_Path_VectorDotP_0_im_0_im_add_0_15_f_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_1_7_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_1_7_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_1_7_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_1_7_f_n <= Top_Path_VectorDotP_0_im_0_im_add_1_7_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_1_7_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_14_f_q);
    Top_Path_VectorDotP_0_im_0_im_add_1_7_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_15_f_q);
    Top_Path_VectorDotP_0_im_0_im_add_1_7_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_1_7_f_q);
    -- synopsys translate on

	--Top_Path_DualMem_27_im(DUALMEM,1597)@11
    Top_Path_DualMem_27_im_reset0 <= areset;
    Top_Path_DualMem_27_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_27_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_27_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_27_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_27_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_27_q(0),
        aclr0 => Top_Path_DualMem_27_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_27_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_27_im_iq,
        q_a => Top_Path_DualMem_27_im_ir,
        address_a => Top_Path_DualMem_27_im_aa,
        data_a => Top_Path_DualMem_27_im_ia
    );
        Top_Path_DualMem_27_im_q <= Top_Path_DualMem_27_im_iq(31 downto 0);
        Top_Path_DualMem_27_im_r <= Top_Path_DualMem_27_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_27_im_27_im(DELAY,2014)@13
    Top_Path_latch_0L_SampleDelay_27_im_27_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_27_im_q, xout => Top_Path_latch_0L_SampleDelay_27_im_27_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_27_im(MUX,1886)@13
    Top_Path_latch_0L_Mux_27_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_27_im: PROCESS (Top_Path_latch_0L_Mux_27_im_s, Top_Path_latch_0L_SampleDelay_27_im_27_im_q, Top_Path_DualMem_27_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_27_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_27_im_q <= Top_Path_latch_0L_SampleDelay_27_im_27_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_27_im_q <= Top_Path_DualMem_27_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_27_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_27_f(FLOATMULT,2383)@13
    Top_Path_ConjMult1_Multri_27_f_reset <= areset;
    Top_Path_ConjMult1_Multri_27_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_27_f_reset,
    		dataa	 => Top_Path_DualMem_27_re_q,
    		datab	 => Top_Path_latch_0L_Mux_27_im_q,
    		result	 => Top_Path_ConjMult1_Multri_27_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_27_f_a_real <= sIEEE_2_real(Top_Path_DualMem_27_re_q);
    Top_Path_ConjMult1_Multri_27_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_27_im_q);
    Top_Path_ConjMult1_Multri_27_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_27_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_27_re_27_re(DELAY,2013)@13
    Top_Path_latch_0L_SampleDelay_27_re_27_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_27_re_q, xout => Top_Path_latch_0L_SampleDelay_27_re_27_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_27_re(MUX,1885)@13
    Top_Path_latch_0L_Mux_27_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_27_re: PROCESS (Top_Path_latch_0L_Mux_27_re_s, Top_Path_latch_0L_SampleDelay_27_re_27_re_q, Top_Path_DualMem_27_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_27_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_27_re_q <= Top_Path_latch_0L_SampleDelay_27_re_27_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_27_re_q <= Top_Path_DualMem_27_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_27_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_27_f(FLOATMULT,2319)@13
    Top_Path_ConjMult1_Multir_27_f_reset <= areset;
    Top_Path_ConjMult1_Multir_27_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_27_f_reset,
    		dataa	 => Top_Path_DualMem_27_im_q,
    		datab	 => Top_Path_latch_0L_Mux_27_re_q,
    		result	 => Top_Path_ConjMult1_Multir_27_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_27_f_a_real <= sIEEE_2_real(Top_Path_DualMem_27_im_q);
    Top_Path_ConjMult1_Multir_27_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_27_re_q);
    Top_Path_ConjMult1_Multir_27_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_27_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_27_add_f_Top_Path_ConjMult1_Sub_27_R_sub_f_merged(FLOATADDSUB,3077)@17
    Top_Path_ConjMult1_Add2_27_add_f_Top_Path_ConjMult1_Sub_27_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_27_add_f_Top_Path_ConjMult1_Sub_27_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_27_add_f_Top_Path_ConjMult1_Sub_27_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_27_add_f_Top_Path_ConjMult1_Sub_27_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_27_add_f_Top_Path_ConjMult1_Sub_27_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_27_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_27_f_q,
    	result	 => Top_Path_ConjMult1_Add2_27_add_f_Top_Path_ConjMult1_Sub_27_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_27_add_f_Top_Path_ConjMult1_Sub_27_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_27_add_f_Top_Path_ConjMult1_Sub_27_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_27_add_f_Top_Path_ConjMult1_Sub_27_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_27_add_f_Top_Path_ConjMult1_Sub_27_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_27_add_f_Top_Path_ConjMult1_Sub_27_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_27_f_q);
    Top_Path_ConjMult1_Add2_27_add_f_Top_Path_ConjMult1_Sub_27_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_27_f_q);
    Top_Path_ConjMult1_Add2_27_add_f_Top_Path_ConjMult1_Sub_27_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_27_add_f_Top_Path_ConjMult1_Sub_27_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_PingPongAddr_Mux4_27(MUX,566)@10
    Control_PingPongAddr_Mux4_27_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_27: PROCESS (Control_PingPongAddr_Mux4_27_s, Control_DerivedSignals_Idx2ColRng_27_q, Control_DerivedSignals_Idx2ColRng_36_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_27_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_27_q <= Control_DerivedSignals_Idx2ColRng_27_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_27_q <= Control_DerivedSignals_Idx2ColRng_36_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_27_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_27_q_to_Top_Path_EffVecLength_27_im_a(DELAY,5625)@10
    ld_Control_PingPongAddr_Mux4_27_q_to_Top_Path_EffVecLength_27_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_27_q, xout => ld_Control_PingPongAddr_Mux4_27_q_to_Top_Path_EffVecLength_27_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_27_im(SELECTOR,1725)@22
    Top_Path_EffVecLength_27_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_27_im_q <= (others => '0');
            Top_Path_EffVecLength_27_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_27_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_27_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_27_q_to_Top_Path_EffVecLength_27_im_a_q = "1") THEN
                Top_Path_EffVecLength_27_im_q <= Top_Path_ConjMult1_Add2_27_add_f_Top_Path_ConjMult1_Sub_27_R_sub_f_merged_q;
                Top_Path_EffVecLength_27_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_26_im(DUALMEM,1595)@11
    Top_Path_DualMem_26_im_reset0 <= areset;
    Top_Path_DualMem_26_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_26_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_26_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_26_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_26_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_26_q(0),
        aclr0 => Top_Path_DualMem_26_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_26_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_26_im_iq,
        q_a => Top_Path_DualMem_26_im_ir,
        address_a => Top_Path_DualMem_26_im_aa,
        data_a => Top_Path_DualMem_26_im_ia
    );
        Top_Path_DualMem_26_im_q <= Top_Path_DualMem_26_im_iq(31 downto 0);
        Top_Path_DualMem_26_im_r <= Top_Path_DualMem_26_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_26_im_26_im(DELAY,2012)@13
    Top_Path_latch_0L_SampleDelay_26_im_26_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_26_im_q, xout => Top_Path_latch_0L_SampleDelay_26_im_26_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_26_im(MUX,1884)@13
    Top_Path_latch_0L_Mux_26_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_26_im: PROCESS (Top_Path_latch_0L_Mux_26_im_s, Top_Path_latch_0L_SampleDelay_26_im_26_im_q, Top_Path_DualMem_26_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_26_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_26_im_q <= Top_Path_latch_0L_SampleDelay_26_im_26_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_26_im_q <= Top_Path_DualMem_26_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_26_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_26_f(FLOATMULT,2382)@13
    Top_Path_ConjMult1_Multri_26_f_reset <= areset;
    Top_Path_ConjMult1_Multri_26_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_26_f_reset,
    		dataa	 => Top_Path_DualMem_26_re_q,
    		datab	 => Top_Path_latch_0L_Mux_26_im_q,
    		result	 => Top_Path_ConjMult1_Multri_26_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_26_f_a_real <= sIEEE_2_real(Top_Path_DualMem_26_re_q);
    Top_Path_ConjMult1_Multri_26_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_26_im_q);
    Top_Path_ConjMult1_Multri_26_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_26_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_26_re_26_re(DELAY,2011)@13
    Top_Path_latch_0L_SampleDelay_26_re_26_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_26_re_q, xout => Top_Path_latch_0L_SampleDelay_26_re_26_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_26_re(MUX,1883)@13
    Top_Path_latch_0L_Mux_26_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_26_re: PROCESS (Top_Path_latch_0L_Mux_26_re_s, Top_Path_latch_0L_SampleDelay_26_re_26_re_q, Top_Path_DualMem_26_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_26_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_26_re_q <= Top_Path_latch_0L_SampleDelay_26_re_26_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_26_re_q <= Top_Path_DualMem_26_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_26_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_26_f(FLOATMULT,2318)@13
    Top_Path_ConjMult1_Multir_26_f_reset <= areset;
    Top_Path_ConjMult1_Multir_26_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_26_f_reset,
    		dataa	 => Top_Path_DualMem_26_im_q,
    		datab	 => Top_Path_latch_0L_Mux_26_re_q,
    		result	 => Top_Path_ConjMult1_Multir_26_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_26_f_a_real <= sIEEE_2_real(Top_Path_DualMem_26_im_q);
    Top_Path_ConjMult1_Multir_26_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_26_re_q);
    Top_Path_ConjMult1_Multir_26_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_26_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_26_add_f_Top_Path_ConjMult1_Sub_26_R_sub_f_merged(FLOATADDSUB,3075)@17
    Top_Path_ConjMult1_Add2_26_add_f_Top_Path_ConjMult1_Sub_26_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_26_add_f_Top_Path_ConjMult1_Sub_26_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_26_add_f_Top_Path_ConjMult1_Sub_26_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_26_add_f_Top_Path_ConjMult1_Sub_26_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_26_add_f_Top_Path_ConjMult1_Sub_26_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_26_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_26_f_q,
    	result	 => Top_Path_ConjMult1_Add2_26_add_f_Top_Path_ConjMult1_Sub_26_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_26_add_f_Top_Path_ConjMult1_Sub_26_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_26_add_f_Top_Path_ConjMult1_Sub_26_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_26_add_f_Top_Path_ConjMult1_Sub_26_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_26_add_f_Top_Path_ConjMult1_Sub_26_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_26_add_f_Top_Path_ConjMult1_Sub_26_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_26_f_q);
    Top_Path_ConjMult1_Add2_26_add_f_Top_Path_ConjMult1_Sub_26_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_26_f_q);
    Top_Path_ConjMult1_Add2_26_add_f_Top_Path_ConjMult1_Sub_26_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_26_add_f_Top_Path_ConjMult1_Sub_26_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_PingPongAddr_Mux4_26(MUX,565)@10
    Control_PingPongAddr_Mux4_26_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_26: PROCESS (Control_PingPongAddr_Mux4_26_s, Control_DerivedSignals_Idx2ColRng_26_q, Control_DerivedSignals_Idx2ColRng_37_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_26_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_26_q <= Control_DerivedSignals_Idx2ColRng_26_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_26_q <= Control_DerivedSignals_Idx2ColRng_37_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_26_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_26_q_to_Top_Path_EffVecLength_26_im_a(DELAY,5621)@10
    ld_Control_PingPongAddr_Mux4_26_q_to_Top_Path_EffVecLength_26_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_26_q, xout => ld_Control_PingPongAddr_Mux4_26_q_to_Top_Path_EffVecLength_26_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_26_im(SELECTOR,1723)@22
    Top_Path_EffVecLength_26_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_26_im_q <= (others => '0');
            Top_Path_EffVecLength_26_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_26_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_26_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_26_q_to_Top_Path_EffVecLength_26_im_a_q = "1") THEN
                Top_Path_EffVecLength_26_im_q <= Top_Path_ConjMult1_Add2_26_add_f_Top_Path_ConjMult1_Sub_26_R_sub_f_merged_q;
                Top_Path_EffVecLength_26_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_im_0_im_add_0_13_f(FLOATADDSUB,2912)@23
    Top_Path_VectorDotP_0_im_0_im_add_0_13_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_0_13_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_0_13_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_0_13_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_0_13_f_reset,
    	dataa	 => Top_Path_EffVecLength_26_im_q,
    	datab	 => Top_Path_EffVecLength_27_im_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_0_13_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_0_13_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_0_13_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_0_13_f_n <= Top_Path_VectorDotP_0_im_0_im_add_0_13_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_0_13_f_a_real <= sInternal_2_real(Top_Path_EffVecLength_26_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_13_f_b_real <= sInternal_2_real(Top_Path_EffVecLength_27_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_13_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_13_f_q);
    -- synopsys translate on

	--Top_Path_DualMem_25_im(DUALMEM,1593)@11
    Top_Path_DualMem_25_im_reset0 <= areset;
    Top_Path_DualMem_25_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_25_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_25_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_25_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_25_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_25_q(0),
        aclr0 => Top_Path_DualMem_25_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_25_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_25_im_iq,
        q_a => Top_Path_DualMem_25_im_ir,
        address_a => Top_Path_DualMem_25_im_aa,
        data_a => Top_Path_DualMem_25_im_ia
    );
        Top_Path_DualMem_25_im_q <= Top_Path_DualMem_25_im_iq(31 downto 0);
        Top_Path_DualMem_25_im_r <= Top_Path_DualMem_25_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_25_im_25_im(DELAY,2010)@13
    Top_Path_latch_0L_SampleDelay_25_im_25_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_25_im_q, xout => Top_Path_latch_0L_SampleDelay_25_im_25_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_25_im(MUX,1882)@13
    Top_Path_latch_0L_Mux_25_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_25_im: PROCESS (Top_Path_latch_0L_Mux_25_im_s, Top_Path_latch_0L_SampleDelay_25_im_25_im_q, Top_Path_DualMem_25_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_25_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_25_im_q <= Top_Path_latch_0L_SampleDelay_25_im_25_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_25_im_q <= Top_Path_DualMem_25_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_25_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_25_f(FLOATMULT,2381)@13
    Top_Path_ConjMult1_Multri_25_f_reset <= areset;
    Top_Path_ConjMult1_Multri_25_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_25_f_reset,
    		dataa	 => Top_Path_DualMem_25_re_q,
    		datab	 => Top_Path_latch_0L_Mux_25_im_q,
    		result	 => Top_Path_ConjMult1_Multri_25_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_25_f_a_real <= sIEEE_2_real(Top_Path_DualMem_25_re_q);
    Top_Path_ConjMult1_Multri_25_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_25_im_q);
    Top_Path_ConjMult1_Multri_25_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_25_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_25_re_25_re(DELAY,2009)@13
    Top_Path_latch_0L_SampleDelay_25_re_25_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_25_re_q, xout => Top_Path_latch_0L_SampleDelay_25_re_25_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_25_re(MUX,1881)@13
    Top_Path_latch_0L_Mux_25_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_25_re: PROCESS (Top_Path_latch_0L_Mux_25_re_s, Top_Path_latch_0L_SampleDelay_25_re_25_re_q, Top_Path_DualMem_25_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_25_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_25_re_q <= Top_Path_latch_0L_SampleDelay_25_re_25_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_25_re_q <= Top_Path_DualMem_25_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_25_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_25_f(FLOATMULT,2317)@13
    Top_Path_ConjMult1_Multir_25_f_reset <= areset;
    Top_Path_ConjMult1_Multir_25_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_25_f_reset,
    		dataa	 => Top_Path_DualMem_25_im_q,
    		datab	 => Top_Path_latch_0L_Mux_25_re_q,
    		result	 => Top_Path_ConjMult1_Multir_25_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_25_f_a_real <= sIEEE_2_real(Top_Path_DualMem_25_im_q);
    Top_Path_ConjMult1_Multir_25_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_25_re_q);
    Top_Path_ConjMult1_Multir_25_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_25_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_25_add_f_Top_Path_ConjMult1_Sub_25_R_sub_f_merged(FLOATADDSUB,3073)@17
    Top_Path_ConjMult1_Add2_25_add_f_Top_Path_ConjMult1_Sub_25_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_25_add_f_Top_Path_ConjMult1_Sub_25_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_25_add_f_Top_Path_ConjMult1_Sub_25_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_25_add_f_Top_Path_ConjMult1_Sub_25_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_25_add_f_Top_Path_ConjMult1_Sub_25_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_25_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_25_f_q,
    	result	 => Top_Path_ConjMult1_Add2_25_add_f_Top_Path_ConjMult1_Sub_25_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_25_add_f_Top_Path_ConjMult1_Sub_25_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_25_add_f_Top_Path_ConjMult1_Sub_25_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_25_add_f_Top_Path_ConjMult1_Sub_25_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_25_add_f_Top_Path_ConjMult1_Sub_25_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_25_add_f_Top_Path_ConjMult1_Sub_25_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_25_f_q);
    Top_Path_ConjMult1_Add2_25_add_f_Top_Path_ConjMult1_Sub_25_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_25_f_q);
    Top_Path_ConjMult1_Add2_25_add_f_Top_Path_ConjMult1_Sub_25_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_25_add_f_Top_Path_ConjMult1_Sub_25_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_PingPongAddr_Mux4_25(MUX,564)@10
    Control_PingPongAddr_Mux4_25_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_25: PROCESS (Control_PingPongAddr_Mux4_25_s, Control_DerivedSignals_Idx2ColRng_25_q, Control_DerivedSignals_Idx2ColRng_38_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_25_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_25_q <= Control_DerivedSignals_Idx2ColRng_25_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_25_q <= Control_DerivedSignals_Idx2ColRng_38_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_25_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_25_q_to_Top_Path_EffVecLength_25_im_a(DELAY,5617)@10
    ld_Control_PingPongAddr_Mux4_25_q_to_Top_Path_EffVecLength_25_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_25_q, xout => ld_Control_PingPongAddr_Mux4_25_q_to_Top_Path_EffVecLength_25_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_25_im(SELECTOR,1721)@22
    Top_Path_EffVecLength_25_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_25_im_q <= (others => '0');
            Top_Path_EffVecLength_25_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_25_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_25_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_25_q_to_Top_Path_EffVecLength_25_im_a_q = "1") THEN
                Top_Path_EffVecLength_25_im_q <= Top_Path_ConjMult1_Add2_25_add_f_Top_Path_ConjMult1_Sub_25_R_sub_f_merged_q;
                Top_Path_EffVecLength_25_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_24_im(DUALMEM,1591)@11
    Top_Path_DualMem_24_im_reset0 <= areset;
    Top_Path_DualMem_24_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_24_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_24_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_24_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_24_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_24_q(0),
        aclr0 => Top_Path_DualMem_24_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_24_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_24_im_iq,
        q_a => Top_Path_DualMem_24_im_ir,
        address_a => Top_Path_DualMem_24_im_aa,
        data_a => Top_Path_DualMem_24_im_ia
    );
        Top_Path_DualMem_24_im_q <= Top_Path_DualMem_24_im_iq(31 downto 0);
        Top_Path_DualMem_24_im_r <= Top_Path_DualMem_24_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_24_im_24_im(DELAY,2008)@13
    Top_Path_latch_0L_SampleDelay_24_im_24_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_24_im_q, xout => Top_Path_latch_0L_SampleDelay_24_im_24_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_24_im(MUX,1880)@13
    Top_Path_latch_0L_Mux_24_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_24_im: PROCESS (Top_Path_latch_0L_Mux_24_im_s, Top_Path_latch_0L_SampleDelay_24_im_24_im_q, Top_Path_DualMem_24_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_24_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_24_im_q <= Top_Path_latch_0L_SampleDelay_24_im_24_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_24_im_q <= Top_Path_DualMem_24_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_24_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_24_f(FLOATMULT,2380)@13
    Top_Path_ConjMult1_Multri_24_f_reset <= areset;
    Top_Path_ConjMult1_Multri_24_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_24_f_reset,
    		dataa	 => Top_Path_DualMem_24_re_q,
    		datab	 => Top_Path_latch_0L_Mux_24_im_q,
    		result	 => Top_Path_ConjMult1_Multri_24_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_24_f_a_real <= sIEEE_2_real(Top_Path_DualMem_24_re_q);
    Top_Path_ConjMult1_Multri_24_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_24_im_q);
    Top_Path_ConjMult1_Multri_24_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_24_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_24_re_24_re(DELAY,2007)@13
    Top_Path_latch_0L_SampleDelay_24_re_24_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_24_re_q, xout => Top_Path_latch_0L_SampleDelay_24_re_24_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_24_re(MUX,1879)@13
    Top_Path_latch_0L_Mux_24_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_24_re: PROCESS (Top_Path_latch_0L_Mux_24_re_s, Top_Path_latch_0L_SampleDelay_24_re_24_re_q, Top_Path_DualMem_24_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_24_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_24_re_q <= Top_Path_latch_0L_SampleDelay_24_re_24_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_24_re_q <= Top_Path_DualMem_24_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_24_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_24_f(FLOATMULT,2316)@13
    Top_Path_ConjMult1_Multir_24_f_reset <= areset;
    Top_Path_ConjMult1_Multir_24_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_24_f_reset,
    		dataa	 => Top_Path_DualMem_24_im_q,
    		datab	 => Top_Path_latch_0L_Mux_24_re_q,
    		result	 => Top_Path_ConjMult1_Multir_24_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_24_f_a_real <= sIEEE_2_real(Top_Path_DualMem_24_im_q);
    Top_Path_ConjMult1_Multir_24_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_24_re_q);
    Top_Path_ConjMult1_Multir_24_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_24_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_24_add_f_Top_Path_ConjMult1_Sub_24_R_sub_f_merged(FLOATADDSUB,3071)@17
    Top_Path_ConjMult1_Add2_24_add_f_Top_Path_ConjMult1_Sub_24_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_24_add_f_Top_Path_ConjMult1_Sub_24_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_24_add_f_Top_Path_ConjMult1_Sub_24_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_24_add_f_Top_Path_ConjMult1_Sub_24_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_24_add_f_Top_Path_ConjMult1_Sub_24_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_24_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_24_f_q,
    	result	 => Top_Path_ConjMult1_Add2_24_add_f_Top_Path_ConjMult1_Sub_24_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_24_add_f_Top_Path_ConjMult1_Sub_24_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_24_add_f_Top_Path_ConjMult1_Sub_24_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_24_add_f_Top_Path_ConjMult1_Sub_24_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_24_add_f_Top_Path_ConjMult1_Sub_24_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_24_add_f_Top_Path_ConjMult1_Sub_24_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_24_f_q);
    Top_Path_ConjMult1_Add2_24_add_f_Top_Path_ConjMult1_Sub_24_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_24_f_q);
    Top_Path_ConjMult1_Add2_24_add_f_Top_Path_ConjMult1_Sub_24_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_24_add_f_Top_Path_ConjMult1_Sub_24_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_PingPongAddr_Mux4_24(MUX,563)@10
    Control_PingPongAddr_Mux4_24_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_24: PROCESS (Control_PingPongAddr_Mux4_24_s, Control_DerivedSignals_Idx2ColRng_24_q, Control_DerivedSignals_Idx2ColRng_39_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_24_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_24_q <= Control_DerivedSignals_Idx2ColRng_24_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_24_q <= Control_DerivedSignals_Idx2ColRng_39_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_24_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_24_q_to_Top_Path_EffVecLength_24_im_a(DELAY,5613)@10
    ld_Control_PingPongAddr_Mux4_24_q_to_Top_Path_EffVecLength_24_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_24_q, xout => ld_Control_PingPongAddr_Mux4_24_q_to_Top_Path_EffVecLength_24_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_24_im(SELECTOR,1719)@22
    Top_Path_EffVecLength_24_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_24_im_q <= (others => '0');
            Top_Path_EffVecLength_24_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_24_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_24_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_24_q_to_Top_Path_EffVecLength_24_im_a_q = "1") THEN
                Top_Path_EffVecLength_24_im_q <= Top_Path_ConjMult1_Add2_24_add_f_Top_Path_ConjMult1_Sub_24_R_sub_f_merged_q;
                Top_Path_EffVecLength_24_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_im_0_im_add_0_12_f(FLOATADDSUB,2910)@23
    Top_Path_VectorDotP_0_im_0_im_add_0_12_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_0_12_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_0_12_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_0_12_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_0_12_f_reset,
    	dataa	 => Top_Path_EffVecLength_24_im_q,
    	datab	 => Top_Path_EffVecLength_25_im_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_0_12_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_0_12_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_0_12_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_0_12_f_n <= Top_Path_VectorDotP_0_im_0_im_add_0_12_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_0_12_f_a_real <= sInternal_2_real(Top_Path_EffVecLength_24_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_12_f_b_real <= sInternal_2_real(Top_Path_EffVecLength_25_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_12_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_12_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_im_0_im_add_1_6_f(FLOATADDSUB,2962)@28
    Top_Path_VectorDotP_0_im_0_im_add_1_6_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_1_6_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_1_6_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_1_6_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_1_6_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_im_0_im_add_0_12_f_q,
    	datab	 => Top_Path_VectorDotP_0_im_0_im_add_0_13_f_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_1_6_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_1_6_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_1_6_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_1_6_f_n <= Top_Path_VectorDotP_0_im_0_im_add_1_6_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_1_6_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_12_f_q);
    Top_Path_VectorDotP_0_im_0_im_add_1_6_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_13_f_q);
    Top_Path_VectorDotP_0_im_0_im_add_1_6_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_1_6_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_im_0_im_add_2_3_f(FLOATADDSUB,2988)@33
    Top_Path_VectorDotP_0_im_0_im_add_2_3_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_2_3_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_2_3_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_2_3_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_2_3_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_im_0_im_add_1_6_f_q,
    	datab	 => Top_Path_VectorDotP_0_im_0_im_add_1_7_f_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_2_3_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_2_3_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_2_3_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_2_3_f_n <= Top_Path_VectorDotP_0_im_0_im_add_2_3_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_2_3_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_1_6_f_q);
    Top_Path_VectorDotP_0_im_0_im_add_2_3_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_1_7_f_q);
    Top_Path_VectorDotP_0_im_0_im_add_2_3_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_2_3_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_im_0_im_add_2_3_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_1_f_1(fixed,3337)@38
    Top_Path_VectorDotP_0_im_0_im_add_2_3_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_1_f_1_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_2_3_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_1_f_1_inst : fp_norm_sInternal_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_im_0_im_add_2_3_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_1_f_1_reset,
    		dataa	 => Top_Path_VectorDotP_0_im_0_im_add_2_3_f_q,
    		result	 => Top_Path_VectorDotP_0_im_0_im_add_2_3_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_1_f_1_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_2_3_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_1_f_1_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_2_3_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_1_f_1_q);
    -- synopsys translate on

	--Top_Path_DualMem_23_im(DUALMEM,1589)@11
    Top_Path_DualMem_23_im_reset0 <= areset;
    Top_Path_DualMem_23_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_23_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_23_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_23_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_23_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_23_q(0),
        aclr0 => Top_Path_DualMem_23_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_23_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_23_im_iq,
        q_a => Top_Path_DualMem_23_im_ir,
        address_a => Top_Path_DualMem_23_im_aa,
        data_a => Top_Path_DualMem_23_im_ia
    );
        Top_Path_DualMem_23_im_q <= Top_Path_DualMem_23_im_iq(31 downto 0);
        Top_Path_DualMem_23_im_r <= Top_Path_DualMem_23_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_23_im_23_im(DELAY,2006)@13
    Top_Path_latch_0L_SampleDelay_23_im_23_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_23_im_q, xout => Top_Path_latch_0L_SampleDelay_23_im_23_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_23_im(MUX,1878)@13
    Top_Path_latch_0L_Mux_23_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_23_im: PROCESS (Top_Path_latch_0L_Mux_23_im_s, Top_Path_latch_0L_SampleDelay_23_im_23_im_q, Top_Path_DualMem_23_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_23_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_23_im_q <= Top_Path_latch_0L_SampleDelay_23_im_23_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_23_im_q <= Top_Path_DualMem_23_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_23_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_23_f(FLOATMULT,2379)@13
    Top_Path_ConjMult1_Multri_23_f_reset <= areset;
    Top_Path_ConjMult1_Multri_23_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_23_f_reset,
    		dataa	 => Top_Path_DualMem_23_re_q,
    		datab	 => Top_Path_latch_0L_Mux_23_im_q,
    		result	 => Top_Path_ConjMult1_Multri_23_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_23_f_a_real <= sIEEE_2_real(Top_Path_DualMem_23_re_q);
    Top_Path_ConjMult1_Multri_23_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_23_im_q);
    Top_Path_ConjMult1_Multri_23_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_23_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_23_re_23_re(DELAY,2005)@13
    Top_Path_latch_0L_SampleDelay_23_re_23_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_23_re_q, xout => Top_Path_latch_0L_SampleDelay_23_re_23_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_23_re(MUX,1877)@13
    Top_Path_latch_0L_Mux_23_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_23_re: PROCESS (Top_Path_latch_0L_Mux_23_re_s, Top_Path_latch_0L_SampleDelay_23_re_23_re_q, Top_Path_DualMem_23_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_23_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_23_re_q <= Top_Path_latch_0L_SampleDelay_23_re_23_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_23_re_q <= Top_Path_DualMem_23_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_23_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_23_f(FLOATMULT,2315)@13
    Top_Path_ConjMult1_Multir_23_f_reset <= areset;
    Top_Path_ConjMult1_Multir_23_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_23_f_reset,
    		dataa	 => Top_Path_DualMem_23_im_q,
    		datab	 => Top_Path_latch_0L_Mux_23_re_q,
    		result	 => Top_Path_ConjMult1_Multir_23_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_23_f_a_real <= sIEEE_2_real(Top_Path_DualMem_23_im_q);
    Top_Path_ConjMult1_Multir_23_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_23_re_q);
    Top_Path_ConjMult1_Multir_23_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_23_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_23_add_f_Top_Path_ConjMult1_Sub_23_R_sub_f_merged(FLOATADDSUB,3069)@17
    Top_Path_ConjMult1_Add2_23_add_f_Top_Path_ConjMult1_Sub_23_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_23_add_f_Top_Path_ConjMult1_Sub_23_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_23_add_f_Top_Path_ConjMult1_Sub_23_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_23_add_f_Top_Path_ConjMult1_Sub_23_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_23_add_f_Top_Path_ConjMult1_Sub_23_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_23_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_23_f_q,
    	result	 => Top_Path_ConjMult1_Add2_23_add_f_Top_Path_ConjMult1_Sub_23_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_23_add_f_Top_Path_ConjMult1_Sub_23_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_23_add_f_Top_Path_ConjMult1_Sub_23_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_23_add_f_Top_Path_ConjMult1_Sub_23_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_23_add_f_Top_Path_ConjMult1_Sub_23_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_23_add_f_Top_Path_ConjMult1_Sub_23_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_23_f_q);
    Top_Path_ConjMult1_Add2_23_add_f_Top_Path_ConjMult1_Sub_23_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_23_f_q);
    Top_Path_ConjMult1_Add2_23_add_f_Top_Path_ConjMult1_Sub_23_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_23_add_f_Top_Path_ConjMult1_Sub_23_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_PingPongAddr_Mux4_23(MUX,562)@10
    Control_PingPongAddr_Mux4_23_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_23: PROCESS (Control_PingPongAddr_Mux4_23_s, Control_DerivedSignals_Idx2ColRng_23_q, Control_DerivedSignals_Idx2ColRng_40_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_23_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_23_q <= Control_DerivedSignals_Idx2ColRng_23_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_23_q <= Control_DerivedSignals_Idx2ColRng_40_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_23_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_23_q_to_Top_Path_EffVecLength_23_im_a(DELAY,5609)@10
    ld_Control_PingPongAddr_Mux4_23_q_to_Top_Path_EffVecLength_23_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_23_q, xout => ld_Control_PingPongAddr_Mux4_23_q_to_Top_Path_EffVecLength_23_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_23_im(SELECTOR,1717)@22
    Top_Path_EffVecLength_23_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_23_im_q <= (others => '0');
            Top_Path_EffVecLength_23_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_23_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_23_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_23_q_to_Top_Path_EffVecLength_23_im_a_q = "1") THEN
                Top_Path_EffVecLength_23_im_q <= Top_Path_ConjMult1_Add2_23_add_f_Top_Path_ConjMult1_Sub_23_R_sub_f_merged_q;
                Top_Path_EffVecLength_23_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_22_im(DUALMEM,1587)@11
    Top_Path_DualMem_22_im_reset0 <= areset;
    Top_Path_DualMem_22_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_22_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_22_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_22_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_22_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_22_q(0),
        aclr0 => Top_Path_DualMem_22_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_22_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_22_im_iq,
        q_a => Top_Path_DualMem_22_im_ir,
        address_a => Top_Path_DualMem_22_im_aa,
        data_a => Top_Path_DualMem_22_im_ia
    );
        Top_Path_DualMem_22_im_q <= Top_Path_DualMem_22_im_iq(31 downto 0);
        Top_Path_DualMem_22_im_r <= Top_Path_DualMem_22_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_22_im_22_im(DELAY,2004)@13
    Top_Path_latch_0L_SampleDelay_22_im_22_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_22_im_q, xout => Top_Path_latch_0L_SampleDelay_22_im_22_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_22_im(MUX,1876)@13
    Top_Path_latch_0L_Mux_22_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_22_im: PROCESS (Top_Path_latch_0L_Mux_22_im_s, Top_Path_latch_0L_SampleDelay_22_im_22_im_q, Top_Path_DualMem_22_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_22_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_22_im_q <= Top_Path_latch_0L_SampleDelay_22_im_22_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_22_im_q <= Top_Path_DualMem_22_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_22_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_22_f(FLOATMULT,2378)@13
    Top_Path_ConjMult1_Multri_22_f_reset <= areset;
    Top_Path_ConjMult1_Multri_22_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_22_f_reset,
    		dataa	 => Top_Path_DualMem_22_re_q,
    		datab	 => Top_Path_latch_0L_Mux_22_im_q,
    		result	 => Top_Path_ConjMult1_Multri_22_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_22_f_a_real <= sIEEE_2_real(Top_Path_DualMem_22_re_q);
    Top_Path_ConjMult1_Multri_22_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_22_im_q);
    Top_Path_ConjMult1_Multri_22_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_22_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_22_re_22_re(DELAY,2003)@13
    Top_Path_latch_0L_SampleDelay_22_re_22_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_22_re_q, xout => Top_Path_latch_0L_SampleDelay_22_re_22_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_22_re(MUX,1875)@13
    Top_Path_latch_0L_Mux_22_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_22_re: PROCESS (Top_Path_latch_0L_Mux_22_re_s, Top_Path_latch_0L_SampleDelay_22_re_22_re_q, Top_Path_DualMem_22_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_22_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_22_re_q <= Top_Path_latch_0L_SampleDelay_22_re_22_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_22_re_q <= Top_Path_DualMem_22_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_22_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_22_f(FLOATMULT,2314)@13
    Top_Path_ConjMult1_Multir_22_f_reset <= areset;
    Top_Path_ConjMult1_Multir_22_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_22_f_reset,
    		dataa	 => Top_Path_DualMem_22_im_q,
    		datab	 => Top_Path_latch_0L_Mux_22_re_q,
    		result	 => Top_Path_ConjMult1_Multir_22_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_22_f_a_real <= sIEEE_2_real(Top_Path_DualMem_22_im_q);
    Top_Path_ConjMult1_Multir_22_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_22_re_q);
    Top_Path_ConjMult1_Multir_22_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_22_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_22_add_f_Top_Path_ConjMult1_Sub_22_R_sub_f_merged(FLOATADDSUB,3067)@17
    Top_Path_ConjMult1_Add2_22_add_f_Top_Path_ConjMult1_Sub_22_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_22_add_f_Top_Path_ConjMult1_Sub_22_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_22_add_f_Top_Path_ConjMult1_Sub_22_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_22_add_f_Top_Path_ConjMult1_Sub_22_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_22_add_f_Top_Path_ConjMult1_Sub_22_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_22_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_22_f_q,
    	result	 => Top_Path_ConjMult1_Add2_22_add_f_Top_Path_ConjMult1_Sub_22_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_22_add_f_Top_Path_ConjMult1_Sub_22_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_22_add_f_Top_Path_ConjMult1_Sub_22_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_22_add_f_Top_Path_ConjMult1_Sub_22_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_22_add_f_Top_Path_ConjMult1_Sub_22_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_22_add_f_Top_Path_ConjMult1_Sub_22_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_22_f_q);
    Top_Path_ConjMult1_Add2_22_add_f_Top_Path_ConjMult1_Sub_22_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_22_f_q);
    Top_Path_ConjMult1_Add2_22_add_f_Top_Path_ConjMult1_Sub_22_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_22_add_f_Top_Path_ConjMult1_Sub_22_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_PingPongAddr_Mux4_22(MUX,561)@10
    Control_PingPongAddr_Mux4_22_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_22: PROCESS (Control_PingPongAddr_Mux4_22_s, Control_DerivedSignals_Idx2ColRng_22_q, Control_DerivedSignals_Idx2ColRng_41_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_22_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_22_q <= Control_DerivedSignals_Idx2ColRng_22_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_22_q <= Control_DerivedSignals_Idx2ColRng_41_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_22_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_22_q_to_Top_Path_EffVecLength_22_im_a(DELAY,5605)@10
    ld_Control_PingPongAddr_Mux4_22_q_to_Top_Path_EffVecLength_22_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_22_q, xout => ld_Control_PingPongAddr_Mux4_22_q_to_Top_Path_EffVecLength_22_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_22_im(SELECTOR,1715)@22
    Top_Path_EffVecLength_22_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_22_im_q <= (others => '0');
            Top_Path_EffVecLength_22_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_22_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_22_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_22_q_to_Top_Path_EffVecLength_22_im_a_q = "1") THEN
                Top_Path_EffVecLength_22_im_q <= Top_Path_ConjMult1_Add2_22_add_f_Top_Path_ConjMult1_Sub_22_R_sub_f_merged_q;
                Top_Path_EffVecLength_22_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_im_0_im_add_0_11_f(FLOATADDSUB,2908)@23
    Top_Path_VectorDotP_0_im_0_im_add_0_11_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_0_11_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_0_11_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_0_11_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_0_11_f_reset,
    	dataa	 => Top_Path_EffVecLength_22_im_q,
    	datab	 => Top_Path_EffVecLength_23_im_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_0_11_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_0_11_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_0_11_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_0_11_f_n <= Top_Path_VectorDotP_0_im_0_im_add_0_11_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_0_11_f_a_real <= sInternal_2_real(Top_Path_EffVecLength_22_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_11_f_b_real <= sInternal_2_real(Top_Path_EffVecLength_23_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_11_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_11_f_q);
    -- synopsys translate on

	--Top_Path_DualMem_21_im(DUALMEM,1585)@11
    Top_Path_DualMem_21_im_reset0 <= areset;
    Top_Path_DualMem_21_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_21_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_21_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_21_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_21_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_21_q(0),
        aclr0 => Top_Path_DualMem_21_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_21_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_21_im_iq,
        q_a => Top_Path_DualMem_21_im_ir,
        address_a => Top_Path_DualMem_21_im_aa,
        data_a => Top_Path_DualMem_21_im_ia
    );
        Top_Path_DualMem_21_im_q <= Top_Path_DualMem_21_im_iq(31 downto 0);
        Top_Path_DualMem_21_im_r <= Top_Path_DualMem_21_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_21_im_21_im(DELAY,2002)@13
    Top_Path_latch_0L_SampleDelay_21_im_21_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_21_im_q, xout => Top_Path_latch_0L_SampleDelay_21_im_21_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_21_im(MUX,1874)@13
    Top_Path_latch_0L_Mux_21_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_21_im: PROCESS (Top_Path_latch_0L_Mux_21_im_s, Top_Path_latch_0L_SampleDelay_21_im_21_im_q, Top_Path_DualMem_21_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_21_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_21_im_q <= Top_Path_latch_0L_SampleDelay_21_im_21_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_21_im_q <= Top_Path_DualMem_21_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_21_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_21_f(FLOATMULT,2377)@13
    Top_Path_ConjMult1_Multri_21_f_reset <= areset;
    Top_Path_ConjMult1_Multri_21_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_21_f_reset,
    		dataa	 => Top_Path_DualMem_21_re_q,
    		datab	 => Top_Path_latch_0L_Mux_21_im_q,
    		result	 => Top_Path_ConjMult1_Multri_21_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_21_f_a_real <= sIEEE_2_real(Top_Path_DualMem_21_re_q);
    Top_Path_ConjMult1_Multri_21_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_21_im_q);
    Top_Path_ConjMult1_Multri_21_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_21_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_21_re_21_re(DELAY,2001)@13
    Top_Path_latch_0L_SampleDelay_21_re_21_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_21_re_q, xout => Top_Path_latch_0L_SampleDelay_21_re_21_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_21_re(MUX,1873)@13
    Top_Path_latch_0L_Mux_21_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_21_re: PROCESS (Top_Path_latch_0L_Mux_21_re_s, Top_Path_latch_0L_SampleDelay_21_re_21_re_q, Top_Path_DualMem_21_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_21_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_21_re_q <= Top_Path_latch_0L_SampleDelay_21_re_21_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_21_re_q <= Top_Path_DualMem_21_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_21_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_21_f(FLOATMULT,2313)@13
    Top_Path_ConjMult1_Multir_21_f_reset <= areset;
    Top_Path_ConjMult1_Multir_21_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_21_f_reset,
    		dataa	 => Top_Path_DualMem_21_im_q,
    		datab	 => Top_Path_latch_0L_Mux_21_re_q,
    		result	 => Top_Path_ConjMult1_Multir_21_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_21_f_a_real <= sIEEE_2_real(Top_Path_DualMem_21_im_q);
    Top_Path_ConjMult1_Multir_21_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_21_re_q);
    Top_Path_ConjMult1_Multir_21_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_21_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_21_add_f_Top_Path_ConjMult1_Sub_21_R_sub_f_merged(FLOATADDSUB,3065)@17
    Top_Path_ConjMult1_Add2_21_add_f_Top_Path_ConjMult1_Sub_21_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_21_add_f_Top_Path_ConjMult1_Sub_21_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_21_add_f_Top_Path_ConjMult1_Sub_21_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_21_add_f_Top_Path_ConjMult1_Sub_21_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_21_add_f_Top_Path_ConjMult1_Sub_21_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_21_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_21_f_q,
    	result	 => Top_Path_ConjMult1_Add2_21_add_f_Top_Path_ConjMult1_Sub_21_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_21_add_f_Top_Path_ConjMult1_Sub_21_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_21_add_f_Top_Path_ConjMult1_Sub_21_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_21_add_f_Top_Path_ConjMult1_Sub_21_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_21_add_f_Top_Path_ConjMult1_Sub_21_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_21_add_f_Top_Path_ConjMult1_Sub_21_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_21_f_q);
    Top_Path_ConjMult1_Add2_21_add_f_Top_Path_ConjMult1_Sub_21_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_21_f_q);
    Top_Path_ConjMult1_Add2_21_add_f_Top_Path_ConjMult1_Sub_21_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_21_add_f_Top_Path_ConjMult1_Sub_21_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_PingPongAddr_Mux4_21(MUX,560)@10
    Control_PingPongAddr_Mux4_21_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_21: PROCESS (Control_PingPongAddr_Mux4_21_s, Control_DerivedSignals_Idx2ColRng_21_q, Control_DerivedSignals_Idx2ColRng_42_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_21_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_21_q <= Control_DerivedSignals_Idx2ColRng_21_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_21_q <= Control_DerivedSignals_Idx2ColRng_42_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_21_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_21_q_to_Top_Path_EffVecLength_21_im_a(DELAY,5601)@10
    ld_Control_PingPongAddr_Mux4_21_q_to_Top_Path_EffVecLength_21_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_21_q, xout => ld_Control_PingPongAddr_Mux4_21_q_to_Top_Path_EffVecLength_21_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_21_im(SELECTOR,1713)@22
    Top_Path_EffVecLength_21_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_21_im_q <= (others => '0');
            Top_Path_EffVecLength_21_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_21_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_21_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_21_q_to_Top_Path_EffVecLength_21_im_a_q = "1") THEN
                Top_Path_EffVecLength_21_im_q <= Top_Path_ConjMult1_Add2_21_add_f_Top_Path_ConjMult1_Sub_21_R_sub_f_merged_q;
                Top_Path_EffVecLength_21_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_20_im(DUALMEM,1583)@11
    Top_Path_DualMem_20_im_reset0 <= areset;
    Top_Path_DualMem_20_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_20_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_20_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_20_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_20_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_20_q(0),
        aclr0 => Top_Path_DualMem_20_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_20_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_20_im_iq,
        q_a => Top_Path_DualMem_20_im_ir,
        address_a => Top_Path_DualMem_20_im_aa,
        data_a => Top_Path_DualMem_20_im_ia
    );
        Top_Path_DualMem_20_im_q <= Top_Path_DualMem_20_im_iq(31 downto 0);
        Top_Path_DualMem_20_im_r <= Top_Path_DualMem_20_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_20_im_20_im(DELAY,2000)@13
    Top_Path_latch_0L_SampleDelay_20_im_20_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_20_im_q, xout => Top_Path_latch_0L_SampleDelay_20_im_20_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_20_im(MUX,1872)@13
    Top_Path_latch_0L_Mux_20_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_20_im: PROCESS (Top_Path_latch_0L_Mux_20_im_s, Top_Path_latch_0L_SampleDelay_20_im_20_im_q, Top_Path_DualMem_20_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_20_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_20_im_q <= Top_Path_latch_0L_SampleDelay_20_im_20_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_20_im_q <= Top_Path_DualMem_20_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_20_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_20_f(FLOATMULT,2376)@13
    Top_Path_ConjMult1_Multri_20_f_reset <= areset;
    Top_Path_ConjMult1_Multri_20_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_20_f_reset,
    		dataa	 => Top_Path_DualMem_20_re_q,
    		datab	 => Top_Path_latch_0L_Mux_20_im_q,
    		result	 => Top_Path_ConjMult1_Multri_20_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_20_f_a_real <= sIEEE_2_real(Top_Path_DualMem_20_re_q);
    Top_Path_ConjMult1_Multri_20_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_20_im_q);
    Top_Path_ConjMult1_Multri_20_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_20_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_20_re_20_re(DELAY,1999)@13
    Top_Path_latch_0L_SampleDelay_20_re_20_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_20_re_q, xout => Top_Path_latch_0L_SampleDelay_20_re_20_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_20_re(MUX,1871)@13
    Top_Path_latch_0L_Mux_20_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_20_re: PROCESS (Top_Path_latch_0L_Mux_20_re_s, Top_Path_latch_0L_SampleDelay_20_re_20_re_q, Top_Path_DualMem_20_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_20_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_20_re_q <= Top_Path_latch_0L_SampleDelay_20_re_20_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_20_re_q <= Top_Path_DualMem_20_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_20_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_20_f(FLOATMULT,2312)@13
    Top_Path_ConjMult1_Multir_20_f_reset <= areset;
    Top_Path_ConjMult1_Multir_20_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_20_f_reset,
    		dataa	 => Top_Path_DualMem_20_im_q,
    		datab	 => Top_Path_latch_0L_Mux_20_re_q,
    		result	 => Top_Path_ConjMult1_Multir_20_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_20_f_a_real <= sIEEE_2_real(Top_Path_DualMem_20_im_q);
    Top_Path_ConjMult1_Multir_20_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_20_re_q);
    Top_Path_ConjMult1_Multir_20_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_20_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_20_add_f_Top_Path_ConjMult1_Sub_20_R_sub_f_merged(FLOATADDSUB,3063)@17
    Top_Path_ConjMult1_Add2_20_add_f_Top_Path_ConjMult1_Sub_20_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_20_add_f_Top_Path_ConjMult1_Sub_20_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_20_add_f_Top_Path_ConjMult1_Sub_20_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_20_add_f_Top_Path_ConjMult1_Sub_20_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_20_add_f_Top_Path_ConjMult1_Sub_20_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_20_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_20_f_q,
    	result	 => Top_Path_ConjMult1_Add2_20_add_f_Top_Path_ConjMult1_Sub_20_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_20_add_f_Top_Path_ConjMult1_Sub_20_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_20_add_f_Top_Path_ConjMult1_Sub_20_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_20_add_f_Top_Path_ConjMult1_Sub_20_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_20_add_f_Top_Path_ConjMult1_Sub_20_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_20_add_f_Top_Path_ConjMult1_Sub_20_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_20_f_q);
    Top_Path_ConjMult1_Add2_20_add_f_Top_Path_ConjMult1_Sub_20_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_20_f_q);
    Top_Path_ConjMult1_Add2_20_add_f_Top_Path_ConjMult1_Sub_20_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_20_add_f_Top_Path_ConjMult1_Sub_20_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_PingPongAddr_Mux4_20(MUX,559)@10
    Control_PingPongAddr_Mux4_20_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_20: PROCESS (Control_PingPongAddr_Mux4_20_s, Control_DerivedSignals_Idx2ColRng_20_q, Control_DerivedSignals_Idx2ColRng_43_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_20_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_20_q <= Control_DerivedSignals_Idx2ColRng_20_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_20_q <= Control_DerivedSignals_Idx2ColRng_43_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_20_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_20_q_to_Top_Path_EffVecLength_20_im_a(DELAY,5597)@10
    ld_Control_PingPongAddr_Mux4_20_q_to_Top_Path_EffVecLength_20_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_20_q, xout => ld_Control_PingPongAddr_Mux4_20_q_to_Top_Path_EffVecLength_20_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_20_im(SELECTOR,1711)@22
    Top_Path_EffVecLength_20_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_20_im_q <= (others => '0');
            Top_Path_EffVecLength_20_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_20_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_20_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_20_q_to_Top_Path_EffVecLength_20_im_a_q = "1") THEN
                Top_Path_EffVecLength_20_im_q <= Top_Path_ConjMult1_Add2_20_add_f_Top_Path_ConjMult1_Sub_20_R_sub_f_merged_q;
                Top_Path_EffVecLength_20_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_im_0_im_add_0_10_f(FLOATADDSUB,2906)@23
    Top_Path_VectorDotP_0_im_0_im_add_0_10_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_0_10_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_0_10_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_0_10_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_0_10_f_reset,
    	dataa	 => Top_Path_EffVecLength_20_im_q,
    	datab	 => Top_Path_EffVecLength_21_im_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_0_10_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_0_10_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_0_10_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_0_10_f_n <= Top_Path_VectorDotP_0_im_0_im_add_0_10_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_0_10_f_a_real <= sInternal_2_real(Top_Path_EffVecLength_20_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_10_f_b_real <= sInternal_2_real(Top_Path_EffVecLength_21_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_10_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_10_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_im_0_im_add_1_5_f(FLOATADDSUB,2960)@28
    Top_Path_VectorDotP_0_im_0_im_add_1_5_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_1_5_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_1_5_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_1_5_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_1_5_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_im_0_im_add_0_10_f_q,
    	datab	 => Top_Path_VectorDotP_0_im_0_im_add_0_11_f_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_1_5_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_1_5_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_1_5_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_1_5_f_n <= Top_Path_VectorDotP_0_im_0_im_add_1_5_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_1_5_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_10_f_q);
    Top_Path_VectorDotP_0_im_0_im_add_1_5_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_11_f_q);
    Top_Path_VectorDotP_0_im_0_im_add_1_5_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_1_5_f_q);
    -- synopsys translate on

	--Top_Path_DualMem_19_im(DUALMEM,1581)@11
    Top_Path_DualMem_19_im_reset0 <= areset;
    Top_Path_DualMem_19_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_19_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_19_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_19_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_19_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_19_q(0),
        aclr0 => Top_Path_DualMem_19_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_19_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_19_im_iq,
        q_a => Top_Path_DualMem_19_im_ir,
        address_a => Top_Path_DualMem_19_im_aa,
        data_a => Top_Path_DualMem_19_im_ia
    );
        Top_Path_DualMem_19_im_q <= Top_Path_DualMem_19_im_iq(31 downto 0);
        Top_Path_DualMem_19_im_r <= Top_Path_DualMem_19_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_19_im_19_im(DELAY,1998)@13
    Top_Path_latch_0L_SampleDelay_19_im_19_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_19_im_q, xout => Top_Path_latch_0L_SampleDelay_19_im_19_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_19_im(MUX,1870)@13
    Top_Path_latch_0L_Mux_19_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_19_im: PROCESS (Top_Path_latch_0L_Mux_19_im_s, Top_Path_latch_0L_SampleDelay_19_im_19_im_q, Top_Path_DualMem_19_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_19_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_19_im_q <= Top_Path_latch_0L_SampleDelay_19_im_19_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_19_im_q <= Top_Path_DualMem_19_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_19_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_19_f(FLOATMULT,2375)@13
    Top_Path_ConjMult1_Multri_19_f_reset <= areset;
    Top_Path_ConjMult1_Multri_19_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_19_f_reset,
    		dataa	 => Top_Path_DualMem_19_re_q,
    		datab	 => Top_Path_latch_0L_Mux_19_im_q,
    		result	 => Top_Path_ConjMult1_Multri_19_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_19_f_a_real <= sIEEE_2_real(Top_Path_DualMem_19_re_q);
    Top_Path_ConjMult1_Multri_19_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_19_im_q);
    Top_Path_ConjMult1_Multri_19_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_19_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_19_re_19_re(DELAY,1997)@13
    Top_Path_latch_0L_SampleDelay_19_re_19_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_19_re_q, xout => Top_Path_latch_0L_SampleDelay_19_re_19_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_19_re(MUX,1869)@13
    Top_Path_latch_0L_Mux_19_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_19_re: PROCESS (Top_Path_latch_0L_Mux_19_re_s, Top_Path_latch_0L_SampleDelay_19_re_19_re_q, Top_Path_DualMem_19_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_19_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_19_re_q <= Top_Path_latch_0L_SampleDelay_19_re_19_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_19_re_q <= Top_Path_DualMem_19_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_19_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_19_f(FLOATMULT,2311)@13
    Top_Path_ConjMult1_Multir_19_f_reset <= areset;
    Top_Path_ConjMult1_Multir_19_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_19_f_reset,
    		dataa	 => Top_Path_DualMem_19_im_q,
    		datab	 => Top_Path_latch_0L_Mux_19_re_q,
    		result	 => Top_Path_ConjMult1_Multir_19_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_19_f_a_real <= sIEEE_2_real(Top_Path_DualMem_19_im_q);
    Top_Path_ConjMult1_Multir_19_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_19_re_q);
    Top_Path_ConjMult1_Multir_19_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_19_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_19_add_f_Top_Path_ConjMult1_Sub_19_R_sub_f_merged(FLOATADDSUB,3061)@17
    Top_Path_ConjMult1_Add2_19_add_f_Top_Path_ConjMult1_Sub_19_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_19_add_f_Top_Path_ConjMult1_Sub_19_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_19_add_f_Top_Path_ConjMult1_Sub_19_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_19_add_f_Top_Path_ConjMult1_Sub_19_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_19_add_f_Top_Path_ConjMult1_Sub_19_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_19_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_19_f_q,
    	result	 => Top_Path_ConjMult1_Add2_19_add_f_Top_Path_ConjMult1_Sub_19_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_19_add_f_Top_Path_ConjMult1_Sub_19_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_19_add_f_Top_Path_ConjMult1_Sub_19_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_19_add_f_Top_Path_ConjMult1_Sub_19_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_19_add_f_Top_Path_ConjMult1_Sub_19_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_19_add_f_Top_Path_ConjMult1_Sub_19_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_19_f_q);
    Top_Path_ConjMult1_Add2_19_add_f_Top_Path_ConjMult1_Sub_19_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_19_f_q);
    Top_Path_ConjMult1_Add2_19_add_f_Top_Path_ConjMult1_Sub_19_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_19_add_f_Top_Path_ConjMult1_Sub_19_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_PingPongAddr_Mux4_19(MUX,558)@10
    Control_PingPongAddr_Mux4_19_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_19: PROCESS (Control_PingPongAddr_Mux4_19_s, Control_DerivedSignals_Idx2ColRng_19_q, Control_DerivedSignals_Idx2ColRng_44_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_19_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_19_q <= Control_DerivedSignals_Idx2ColRng_19_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_19_q <= Control_DerivedSignals_Idx2ColRng_44_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_19_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_19_q_to_Top_Path_EffVecLength_19_im_a(DELAY,5593)@10
    ld_Control_PingPongAddr_Mux4_19_q_to_Top_Path_EffVecLength_19_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_19_q, xout => ld_Control_PingPongAddr_Mux4_19_q_to_Top_Path_EffVecLength_19_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_19_im(SELECTOR,1709)@22
    Top_Path_EffVecLength_19_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_19_im_q <= (others => '0');
            Top_Path_EffVecLength_19_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_19_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_19_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_19_q_to_Top_Path_EffVecLength_19_im_a_q = "1") THEN
                Top_Path_EffVecLength_19_im_q <= Top_Path_ConjMult1_Add2_19_add_f_Top_Path_ConjMult1_Sub_19_R_sub_f_merged_q;
                Top_Path_EffVecLength_19_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_18_im(DUALMEM,1579)@11
    Top_Path_DualMem_18_im_reset0 <= areset;
    Top_Path_DualMem_18_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_18_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_18_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_18_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_18_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_18_q(0),
        aclr0 => Top_Path_DualMem_18_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_18_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_18_im_iq,
        q_a => Top_Path_DualMem_18_im_ir,
        address_a => Top_Path_DualMem_18_im_aa,
        data_a => Top_Path_DualMem_18_im_ia
    );
        Top_Path_DualMem_18_im_q <= Top_Path_DualMem_18_im_iq(31 downto 0);
        Top_Path_DualMem_18_im_r <= Top_Path_DualMem_18_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_18_im_18_im(DELAY,1996)@13
    Top_Path_latch_0L_SampleDelay_18_im_18_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_18_im_q, xout => Top_Path_latch_0L_SampleDelay_18_im_18_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_18_im(MUX,1868)@13
    Top_Path_latch_0L_Mux_18_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_18_im: PROCESS (Top_Path_latch_0L_Mux_18_im_s, Top_Path_latch_0L_SampleDelay_18_im_18_im_q, Top_Path_DualMem_18_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_18_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_18_im_q <= Top_Path_latch_0L_SampleDelay_18_im_18_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_18_im_q <= Top_Path_DualMem_18_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_18_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_18_f(FLOATMULT,2374)@13
    Top_Path_ConjMult1_Multri_18_f_reset <= areset;
    Top_Path_ConjMult1_Multri_18_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_18_f_reset,
    		dataa	 => Top_Path_DualMem_18_re_q,
    		datab	 => Top_Path_latch_0L_Mux_18_im_q,
    		result	 => Top_Path_ConjMult1_Multri_18_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_18_f_a_real <= sIEEE_2_real(Top_Path_DualMem_18_re_q);
    Top_Path_ConjMult1_Multri_18_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_18_im_q);
    Top_Path_ConjMult1_Multri_18_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_18_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_18_re_18_re(DELAY,1995)@13
    Top_Path_latch_0L_SampleDelay_18_re_18_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_18_re_q, xout => Top_Path_latch_0L_SampleDelay_18_re_18_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_18_re(MUX,1867)@13
    Top_Path_latch_0L_Mux_18_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_18_re: PROCESS (Top_Path_latch_0L_Mux_18_re_s, Top_Path_latch_0L_SampleDelay_18_re_18_re_q, Top_Path_DualMem_18_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_18_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_18_re_q <= Top_Path_latch_0L_SampleDelay_18_re_18_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_18_re_q <= Top_Path_DualMem_18_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_18_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_18_f(FLOATMULT,2310)@13
    Top_Path_ConjMult1_Multir_18_f_reset <= areset;
    Top_Path_ConjMult1_Multir_18_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_18_f_reset,
    		dataa	 => Top_Path_DualMem_18_im_q,
    		datab	 => Top_Path_latch_0L_Mux_18_re_q,
    		result	 => Top_Path_ConjMult1_Multir_18_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_18_f_a_real <= sIEEE_2_real(Top_Path_DualMem_18_im_q);
    Top_Path_ConjMult1_Multir_18_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_18_re_q);
    Top_Path_ConjMult1_Multir_18_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_18_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_18_add_f_Top_Path_ConjMult1_Sub_18_R_sub_f_merged(FLOATADDSUB,3059)@17
    Top_Path_ConjMult1_Add2_18_add_f_Top_Path_ConjMult1_Sub_18_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_18_add_f_Top_Path_ConjMult1_Sub_18_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_18_add_f_Top_Path_ConjMult1_Sub_18_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_18_add_f_Top_Path_ConjMult1_Sub_18_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_18_add_f_Top_Path_ConjMult1_Sub_18_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_18_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_18_f_q,
    	result	 => Top_Path_ConjMult1_Add2_18_add_f_Top_Path_ConjMult1_Sub_18_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_18_add_f_Top_Path_ConjMult1_Sub_18_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_18_add_f_Top_Path_ConjMult1_Sub_18_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_18_add_f_Top_Path_ConjMult1_Sub_18_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_18_add_f_Top_Path_ConjMult1_Sub_18_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_18_add_f_Top_Path_ConjMult1_Sub_18_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_18_f_q);
    Top_Path_ConjMult1_Add2_18_add_f_Top_Path_ConjMult1_Sub_18_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_18_f_q);
    Top_Path_ConjMult1_Add2_18_add_f_Top_Path_ConjMult1_Sub_18_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_18_add_f_Top_Path_ConjMult1_Sub_18_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_PingPongAddr_Mux4_18(MUX,557)@10
    Control_PingPongAddr_Mux4_18_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_18: PROCESS (Control_PingPongAddr_Mux4_18_s, Control_DerivedSignals_Idx2ColRng_18_q, Control_DerivedSignals_Idx2ColRng_45_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_18_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_18_q <= Control_DerivedSignals_Idx2ColRng_18_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_18_q <= Control_DerivedSignals_Idx2ColRng_45_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_18_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_18_q_to_Top_Path_EffVecLength_18_im_a(DELAY,5589)@10
    ld_Control_PingPongAddr_Mux4_18_q_to_Top_Path_EffVecLength_18_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_18_q, xout => ld_Control_PingPongAddr_Mux4_18_q_to_Top_Path_EffVecLength_18_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_18_im(SELECTOR,1707)@22
    Top_Path_EffVecLength_18_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_18_im_q <= (others => '0');
            Top_Path_EffVecLength_18_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_18_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_18_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_18_q_to_Top_Path_EffVecLength_18_im_a_q = "1") THEN
                Top_Path_EffVecLength_18_im_q <= Top_Path_ConjMult1_Add2_18_add_f_Top_Path_ConjMult1_Sub_18_R_sub_f_merged_q;
                Top_Path_EffVecLength_18_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_im_0_im_add_0_9_f(FLOATADDSUB,2904)@23
    Top_Path_VectorDotP_0_im_0_im_add_0_9_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_0_9_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_0_9_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_0_9_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_0_9_f_reset,
    	dataa	 => Top_Path_EffVecLength_18_im_q,
    	datab	 => Top_Path_EffVecLength_19_im_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_0_9_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_0_9_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_0_9_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_0_9_f_n <= Top_Path_VectorDotP_0_im_0_im_add_0_9_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_0_9_f_a_real <= sInternal_2_real(Top_Path_EffVecLength_18_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_9_f_b_real <= sInternal_2_real(Top_Path_EffVecLength_19_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_9_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_9_f_q);
    -- synopsys translate on

	--Top_Path_DualMem_17_im(DUALMEM,1577)@11
    Top_Path_DualMem_17_im_reset0 <= areset;
    Top_Path_DualMem_17_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_17_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_17_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_17_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_17_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_17_q(0),
        aclr0 => Top_Path_DualMem_17_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_17_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_17_im_iq,
        q_a => Top_Path_DualMem_17_im_ir,
        address_a => Top_Path_DualMem_17_im_aa,
        data_a => Top_Path_DualMem_17_im_ia
    );
        Top_Path_DualMem_17_im_q <= Top_Path_DualMem_17_im_iq(31 downto 0);
        Top_Path_DualMem_17_im_r <= Top_Path_DualMem_17_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_17_im_17_im(DELAY,1994)@13
    Top_Path_latch_0L_SampleDelay_17_im_17_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_17_im_q, xout => Top_Path_latch_0L_SampleDelay_17_im_17_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_17_im(MUX,1866)@13
    Top_Path_latch_0L_Mux_17_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_17_im: PROCESS (Top_Path_latch_0L_Mux_17_im_s, Top_Path_latch_0L_SampleDelay_17_im_17_im_q, Top_Path_DualMem_17_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_17_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_17_im_q <= Top_Path_latch_0L_SampleDelay_17_im_17_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_17_im_q <= Top_Path_DualMem_17_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_17_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_17_f(FLOATMULT,2373)@13
    Top_Path_ConjMult1_Multri_17_f_reset <= areset;
    Top_Path_ConjMult1_Multri_17_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_17_f_reset,
    		dataa	 => Top_Path_DualMem_17_re_q,
    		datab	 => Top_Path_latch_0L_Mux_17_im_q,
    		result	 => Top_Path_ConjMult1_Multri_17_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_17_f_a_real <= sIEEE_2_real(Top_Path_DualMem_17_re_q);
    Top_Path_ConjMult1_Multri_17_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_17_im_q);
    Top_Path_ConjMult1_Multri_17_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_17_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_17_re_17_re(DELAY,1993)@13
    Top_Path_latch_0L_SampleDelay_17_re_17_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_17_re_q, xout => Top_Path_latch_0L_SampleDelay_17_re_17_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_17_re(MUX,1865)@13
    Top_Path_latch_0L_Mux_17_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_17_re: PROCESS (Top_Path_latch_0L_Mux_17_re_s, Top_Path_latch_0L_SampleDelay_17_re_17_re_q, Top_Path_DualMem_17_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_17_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_17_re_q <= Top_Path_latch_0L_SampleDelay_17_re_17_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_17_re_q <= Top_Path_DualMem_17_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_17_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_17_f(FLOATMULT,2309)@13
    Top_Path_ConjMult1_Multir_17_f_reset <= areset;
    Top_Path_ConjMult1_Multir_17_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_17_f_reset,
    		dataa	 => Top_Path_DualMem_17_im_q,
    		datab	 => Top_Path_latch_0L_Mux_17_re_q,
    		result	 => Top_Path_ConjMult1_Multir_17_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_17_f_a_real <= sIEEE_2_real(Top_Path_DualMem_17_im_q);
    Top_Path_ConjMult1_Multir_17_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_17_re_q);
    Top_Path_ConjMult1_Multir_17_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_17_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_17_add_f_Top_Path_ConjMult1_Sub_17_R_sub_f_merged(FLOATADDSUB,3057)@17
    Top_Path_ConjMult1_Add2_17_add_f_Top_Path_ConjMult1_Sub_17_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_17_add_f_Top_Path_ConjMult1_Sub_17_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_17_add_f_Top_Path_ConjMult1_Sub_17_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_17_add_f_Top_Path_ConjMult1_Sub_17_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_17_add_f_Top_Path_ConjMult1_Sub_17_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_17_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_17_f_q,
    	result	 => Top_Path_ConjMult1_Add2_17_add_f_Top_Path_ConjMult1_Sub_17_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_17_add_f_Top_Path_ConjMult1_Sub_17_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_17_add_f_Top_Path_ConjMult1_Sub_17_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_17_add_f_Top_Path_ConjMult1_Sub_17_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_17_add_f_Top_Path_ConjMult1_Sub_17_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_17_add_f_Top_Path_ConjMult1_Sub_17_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_17_f_q);
    Top_Path_ConjMult1_Add2_17_add_f_Top_Path_ConjMult1_Sub_17_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_17_f_q);
    Top_Path_ConjMult1_Add2_17_add_f_Top_Path_ConjMult1_Sub_17_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_17_add_f_Top_Path_ConjMult1_Sub_17_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_PingPongAddr_Mux4_17(MUX,556)@10
    Control_PingPongAddr_Mux4_17_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_17: PROCESS (Control_PingPongAddr_Mux4_17_s, Control_DerivedSignals_Idx2ColRng_17_q, Control_DerivedSignals_Idx2ColRng_46_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_17_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_17_q <= Control_DerivedSignals_Idx2ColRng_17_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_17_q <= Control_DerivedSignals_Idx2ColRng_46_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_17_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_17_q_to_Top_Path_EffVecLength_17_im_a(DELAY,5585)@10
    ld_Control_PingPongAddr_Mux4_17_q_to_Top_Path_EffVecLength_17_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_17_q, xout => ld_Control_PingPongAddr_Mux4_17_q_to_Top_Path_EffVecLength_17_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_17_im(SELECTOR,1705)@22
    Top_Path_EffVecLength_17_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_17_im_q <= (others => '0');
            Top_Path_EffVecLength_17_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_17_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_17_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_17_q_to_Top_Path_EffVecLength_17_im_a_q = "1") THEN
                Top_Path_EffVecLength_17_im_q <= Top_Path_ConjMult1_Add2_17_add_f_Top_Path_ConjMult1_Sub_17_R_sub_f_merged_q;
                Top_Path_EffVecLength_17_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_16_im(DUALMEM,1575)@11
    Top_Path_DualMem_16_im_reset0 <= areset;
    Top_Path_DualMem_16_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_16_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_16_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_16_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_16_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_16_q(0),
        aclr0 => Top_Path_DualMem_16_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_16_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_16_im_iq,
        q_a => Top_Path_DualMem_16_im_ir,
        address_a => Top_Path_DualMem_16_im_aa,
        data_a => Top_Path_DualMem_16_im_ia
    );
        Top_Path_DualMem_16_im_q <= Top_Path_DualMem_16_im_iq(31 downto 0);
        Top_Path_DualMem_16_im_r <= Top_Path_DualMem_16_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_16_im_16_im(DELAY,1992)@13
    Top_Path_latch_0L_SampleDelay_16_im_16_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_16_im_q, xout => Top_Path_latch_0L_SampleDelay_16_im_16_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_16_im(MUX,1864)@13
    Top_Path_latch_0L_Mux_16_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_16_im: PROCESS (Top_Path_latch_0L_Mux_16_im_s, Top_Path_latch_0L_SampleDelay_16_im_16_im_q, Top_Path_DualMem_16_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_16_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_16_im_q <= Top_Path_latch_0L_SampleDelay_16_im_16_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_16_im_q <= Top_Path_DualMem_16_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_16_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_16_f(FLOATMULT,2372)@13
    Top_Path_ConjMult1_Multri_16_f_reset <= areset;
    Top_Path_ConjMult1_Multri_16_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_16_f_reset,
    		dataa	 => Top_Path_DualMem_16_re_q,
    		datab	 => Top_Path_latch_0L_Mux_16_im_q,
    		result	 => Top_Path_ConjMult1_Multri_16_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_16_f_a_real <= sIEEE_2_real(Top_Path_DualMem_16_re_q);
    Top_Path_ConjMult1_Multri_16_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_16_im_q);
    Top_Path_ConjMult1_Multri_16_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_16_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_16_re_16_re(DELAY,1991)@13
    Top_Path_latch_0L_SampleDelay_16_re_16_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_16_re_q, xout => Top_Path_latch_0L_SampleDelay_16_re_16_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_16_re(MUX,1863)@13
    Top_Path_latch_0L_Mux_16_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_16_re: PROCESS (Top_Path_latch_0L_Mux_16_re_s, Top_Path_latch_0L_SampleDelay_16_re_16_re_q, Top_Path_DualMem_16_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_16_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_16_re_q <= Top_Path_latch_0L_SampleDelay_16_re_16_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_16_re_q <= Top_Path_DualMem_16_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_16_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_16_f(FLOATMULT,2308)@13
    Top_Path_ConjMult1_Multir_16_f_reset <= areset;
    Top_Path_ConjMult1_Multir_16_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_16_f_reset,
    		dataa	 => Top_Path_DualMem_16_im_q,
    		datab	 => Top_Path_latch_0L_Mux_16_re_q,
    		result	 => Top_Path_ConjMult1_Multir_16_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_16_f_a_real <= sIEEE_2_real(Top_Path_DualMem_16_im_q);
    Top_Path_ConjMult1_Multir_16_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_16_re_q);
    Top_Path_ConjMult1_Multir_16_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_16_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_16_add_f_Top_Path_ConjMult1_Sub_16_R_sub_f_merged(FLOATADDSUB,3055)@17
    Top_Path_ConjMult1_Add2_16_add_f_Top_Path_ConjMult1_Sub_16_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_16_add_f_Top_Path_ConjMult1_Sub_16_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_16_add_f_Top_Path_ConjMult1_Sub_16_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_16_add_f_Top_Path_ConjMult1_Sub_16_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_16_add_f_Top_Path_ConjMult1_Sub_16_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_16_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_16_f_q,
    	result	 => Top_Path_ConjMult1_Add2_16_add_f_Top_Path_ConjMult1_Sub_16_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_16_add_f_Top_Path_ConjMult1_Sub_16_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_16_add_f_Top_Path_ConjMult1_Sub_16_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_16_add_f_Top_Path_ConjMult1_Sub_16_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_16_add_f_Top_Path_ConjMult1_Sub_16_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_16_add_f_Top_Path_ConjMult1_Sub_16_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_16_f_q);
    Top_Path_ConjMult1_Add2_16_add_f_Top_Path_ConjMult1_Sub_16_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_16_f_q);
    Top_Path_ConjMult1_Add2_16_add_f_Top_Path_ConjMult1_Sub_16_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_16_add_f_Top_Path_ConjMult1_Sub_16_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_PingPongAddr_Mux4_16(MUX,555)@10
    Control_PingPongAddr_Mux4_16_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_16: PROCESS (Control_PingPongAddr_Mux4_16_s, Control_DerivedSignals_Idx2ColRng_16_q, Control_DerivedSignals_Idx2ColRng_47_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_16_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_16_q <= Control_DerivedSignals_Idx2ColRng_16_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_16_q <= Control_DerivedSignals_Idx2ColRng_47_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_16_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_16_q_to_Top_Path_EffVecLength_16_im_a(DELAY,5581)@10
    ld_Control_PingPongAddr_Mux4_16_q_to_Top_Path_EffVecLength_16_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_16_q, xout => ld_Control_PingPongAddr_Mux4_16_q_to_Top_Path_EffVecLength_16_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_16_im(SELECTOR,1703)@22
    Top_Path_EffVecLength_16_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_16_im_q <= (others => '0');
            Top_Path_EffVecLength_16_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_16_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_16_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_16_q_to_Top_Path_EffVecLength_16_im_a_q = "1") THEN
                Top_Path_EffVecLength_16_im_q <= Top_Path_ConjMult1_Add2_16_add_f_Top_Path_ConjMult1_Sub_16_R_sub_f_merged_q;
                Top_Path_EffVecLength_16_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_im_0_im_add_0_8_f(FLOATADDSUB,2902)@23
    Top_Path_VectorDotP_0_im_0_im_add_0_8_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_0_8_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_0_8_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_0_8_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_0_8_f_reset,
    	dataa	 => Top_Path_EffVecLength_16_im_q,
    	datab	 => Top_Path_EffVecLength_17_im_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_0_8_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_0_8_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_0_8_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_0_8_f_n <= Top_Path_VectorDotP_0_im_0_im_add_0_8_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_0_8_f_a_real <= sInternal_2_real(Top_Path_EffVecLength_16_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_8_f_b_real <= sInternal_2_real(Top_Path_EffVecLength_17_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_8_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_8_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_im_0_im_add_1_4_f(FLOATADDSUB,2958)@28
    Top_Path_VectorDotP_0_im_0_im_add_1_4_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_1_4_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_1_4_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_1_4_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_1_4_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_im_0_im_add_0_8_f_q,
    	datab	 => Top_Path_VectorDotP_0_im_0_im_add_0_9_f_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_1_4_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_1_4_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_1_4_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_1_4_f_n <= Top_Path_VectorDotP_0_im_0_im_add_1_4_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_1_4_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_8_f_q);
    Top_Path_VectorDotP_0_im_0_im_add_1_4_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_9_f_q);
    Top_Path_VectorDotP_0_im_0_im_add_1_4_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_1_4_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_im_0_im_add_2_2_f(FLOATADDSUB,2986)@33
    Top_Path_VectorDotP_0_im_0_im_add_2_2_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_2_2_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_2_2_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_2_2_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_2_2_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_im_0_im_add_1_4_f_q,
    	datab	 => Top_Path_VectorDotP_0_im_0_im_add_1_5_f_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_2_2_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_2_2_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_2_2_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_2_2_f_n <= Top_Path_VectorDotP_0_im_0_im_add_2_2_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_2_2_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_1_4_f_q);
    Top_Path_VectorDotP_0_im_0_im_add_2_2_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_1_5_f_q);
    Top_Path_VectorDotP_0_im_0_im_add_2_2_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_2_2_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_im_0_im_add_2_2_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_1_f_0(fixed,3338)@38
    Top_Path_VectorDotP_0_im_0_im_add_2_2_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_1_f_0_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_2_2_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_1_f_0_inst : fp_norm_sInternal_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_im_0_im_add_2_2_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_1_f_0_reset,
    		dataa	 => Top_Path_VectorDotP_0_im_0_im_add_2_2_f_q,
    		result	 => Top_Path_VectorDotP_0_im_0_im_add_2_2_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_1_f_0_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_2_2_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_1_f_0_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_2_2_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_1_f_0_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_im_0_im_add_3_1_f(FLOATADDSUB,3000)@43
    Top_Path_VectorDotP_0_im_0_im_add_3_1_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_3_1_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_3_1_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_3_1_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_3_1_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_im_0_im_add_2_2_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_1_f_0_q,
    	datab	 => Top_Path_VectorDotP_0_im_0_im_add_2_3_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_1_f_1_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_3_1_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_3_1_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_3_1_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_3_1_f_n <= Top_Path_VectorDotP_0_im_0_im_add_3_1_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_3_1_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_2_2_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_1_f_0_q);
    Top_Path_VectorDotP_0_im_0_im_add_3_1_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_2_3_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_1_f_1_q);
    Top_Path_VectorDotP_0_im_0_im_add_3_1_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_3_1_f_q);
    -- synopsys translate on

	--Top_Path_DualMem_15_im(DUALMEM,1573)@11
    Top_Path_DualMem_15_im_reset0 <= areset;
    Top_Path_DualMem_15_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_15_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_15_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_15_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_15_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_15_q(0),
        aclr0 => Top_Path_DualMem_15_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_15_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_15_im_iq,
        q_a => Top_Path_DualMem_15_im_ir,
        address_a => Top_Path_DualMem_15_im_aa,
        data_a => Top_Path_DualMem_15_im_ia
    );
        Top_Path_DualMem_15_im_q <= Top_Path_DualMem_15_im_iq(31 downto 0);
        Top_Path_DualMem_15_im_r <= Top_Path_DualMem_15_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_15_im_15_im(DELAY,1990)@13
    Top_Path_latch_0L_SampleDelay_15_im_15_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_15_im_q, xout => Top_Path_latch_0L_SampleDelay_15_im_15_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_15_im(MUX,1862)@13
    Top_Path_latch_0L_Mux_15_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_15_im: PROCESS (Top_Path_latch_0L_Mux_15_im_s, Top_Path_latch_0L_SampleDelay_15_im_15_im_q, Top_Path_DualMem_15_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_15_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_15_im_q <= Top_Path_latch_0L_SampleDelay_15_im_15_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_15_im_q <= Top_Path_DualMem_15_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_15_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_15_f(FLOATMULT,2371)@13
    Top_Path_ConjMult1_Multri_15_f_reset <= areset;
    Top_Path_ConjMult1_Multri_15_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_15_f_reset,
    		dataa	 => Top_Path_DualMem_15_re_q,
    		datab	 => Top_Path_latch_0L_Mux_15_im_q,
    		result	 => Top_Path_ConjMult1_Multri_15_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_15_f_a_real <= sIEEE_2_real(Top_Path_DualMem_15_re_q);
    Top_Path_ConjMult1_Multri_15_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_15_im_q);
    Top_Path_ConjMult1_Multri_15_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_15_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_15_re_15_re(DELAY,1989)@13
    Top_Path_latch_0L_SampleDelay_15_re_15_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_15_re_q, xout => Top_Path_latch_0L_SampleDelay_15_re_15_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_15_re(MUX,1861)@13
    Top_Path_latch_0L_Mux_15_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_15_re: PROCESS (Top_Path_latch_0L_Mux_15_re_s, Top_Path_latch_0L_SampleDelay_15_re_15_re_q, Top_Path_DualMem_15_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_15_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_15_re_q <= Top_Path_latch_0L_SampleDelay_15_re_15_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_15_re_q <= Top_Path_DualMem_15_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_15_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_15_f(FLOATMULT,2307)@13
    Top_Path_ConjMult1_Multir_15_f_reset <= areset;
    Top_Path_ConjMult1_Multir_15_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_15_f_reset,
    		dataa	 => Top_Path_DualMem_15_im_q,
    		datab	 => Top_Path_latch_0L_Mux_15_re_q,
    		result	 => Top_Path_ConjMult1_Multir_15_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_15_f_a_real <= sIEEE_2_real(Top_Path_DualMem_15_im_q);
    Top_Path_ConjMult1_Multir_15_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_15_re_q);
    Top_Path_ConjMult1_Multir_15_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_15_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_15_add_f_Top_Path_ConjMult1_Sub_15_R_sub_f_merged(FLOATADDSUB,3053)@17
    Top_Path_ConjMult1_Add2_15_add_f_Top_Path_ConjMult1_Sub_15_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_15_add_f_Top_Path_ConjMult1_Sub_15_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_15_add_f_Top_Path_ConjMult1_Sub_15_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_15_add_f_Top_Path_ConjMult1_Sub_15_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_15_add_f_Top_Path_ConjMult1_Sub_15_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_15_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_15_f_q,
    	result	 => Top_Path_ConjMult1_Add2_15_add_f_Top_Path_ConjMult1_Sub_15_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_15_add_f_Top_Path_ConjMult1_Sub_15_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_15_add_f_Top_Path_ConjMult1_Sub_15_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_15_add_f_Top_Path_ConjMult1_Sub_15_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_15_add_f_Top_Path_ConjMult1_Sub_15_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_15_add_f_Top_Path_ConjMult1_Sub_15_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_15_f_q);
    Top_Path_ConjMult1_Add2_15_add_f_Top_Path_ConjMult1_Sub_15_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_15_f_q);
    Top_Path_ConjMult1_Add2_15_add_f_Top_Path_ConjMult1_Sub_15_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_15_add_f_Top_Path_ConjMult1_Sub_15_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_PingPongAddr_Mux4_15(MUX,554)@10
    Control_PingPongAddr_Mux4_15_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_15: PROCESS (Control_PingPongAddr_Mux4_15_s, Control_DerivedSignals_Idx2ColRng_15_q, Control_DerivedSignals_Idx2ColRng_48_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_15_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_15_q <= Control_DerivedSignals_Idx2ColRng_15_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_15_q <= Control_DerivedSignals_Idx2ColRng_48_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_15_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_15_q_to_Top_Path_EffVecLength_15_im_a(DELAY,5577)@10
    ld_Control_PingPongAddr_Mux4_15_q_to_Top_Path_EffVecLength_15_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_15_q, xout => ld_Control_PingPongAddr_Mux4_15_q_to_Top_Path_EffVecLength_15_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_15_im(SELECTOR,1701)@22
    Top_Path_EffVecLength_15_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_15_im_q <= (others => '0');
            Top_Path_EffVecLength_15_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_15_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_15_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_15_q_to_Top_Path_EffVecLength_15_im_a_q = "1") THEN
                Top_Path_EffVecLength_15_im_q <= Top_Path_ConjMult1_Add2_15_add_f_Top_Path_ConjMult1_Sub_15_R_sub_f_merged_q;
                Top_Path_EffVecLength_15_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_14_im(DUALMEM,1571)@11
    Top_Path_DualMem_14_im_reset0 <= areset;
    Top_Path_DualMem_14_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_14_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_14_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_14_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_14_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_14_q(0),
        aclr0 => Top_Path_DualMem_14_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_14_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_14_im_iq,
        q_a => Top_Path_DualMem_14_im_ir,
        address_a => Top_Path_DualMem_14_im_aa,
        data_a => Top_Path_DualMem_14_im_ia
    );
        Top_Path_DualMem_14_im_q <= Top_Path_DualMem_14_im_iq(31 downto 0);
        Top_Path_DualMem_14_im_r <= Top_Path_DualMem_14_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_14_im_14_im(DELAY,1988)@13
    Top_Path_latch_0L_SampleDelay_14_im_14_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_14_im_q, xout => Top_Path_latch_0L_SampleDelay_14_im_14_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_14_im(MUX,1860)@13
    Top_Path_latch_0L_Mux_14_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_14_im: PROCESS (Top_Path_latch_0L_Mux_14_im_s, Top_Path_latch_0L_SampleDelay_14_im_14_im_q, Top_Path_DualMem_14_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_14_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_14_im_q <= Top_Path_latch_0L_SampleDelay_14_im_14_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_14_im_q <= Top_Path_DualMem_14_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_14_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_14_f(FLOATMULT,2370)@13
    Top_Path_ConjMult1_Multri_14_f_reset <= areset;
    Top_Path_ConjMult1_Multri_14_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_14_f_reset,
    		dataa	 => Top_Path_DualMem_14_re_q,
    		datab	 => Top_Path_latch_0L_Mux_14_im_q,
    		result	 => Top_Path_ConjMult1_Multri_14_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_14_f_a_real <= sIEEE_2_real(Top_Path_DualMem_14_re_q);
    Top_Path_ConjMult1_Multri_14_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_14_im_q);
    Top_Path_ConjMult1_Multri_14_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_14_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_14_re_14_re(DELAY,1987)@13
    Top_Path_latch_0L_SampleDelay_14_re_14_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_14_re_q, xout => Top_Path_latch_0L_SampleDelay_14_re_14_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_14_re(MUX,1859)@13
    Top_Path_latch_0L_Mux_14_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_14_re: PROCESS (Top_Path_latch_0L_Mux_14_re_s, Top_Path_latch_0L_SampleDelay_14_re_14_re_q, Top_Path_DualMem_14_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_14_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_14_re_q <= Top_Path_latch_0L_SampleDelay_14_re_14_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_14_re_q <= Top_Path_DualMem_14_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_14_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_14_f(FLOATMULT,2306)@13
    Top_Path_ConjMult1_Multir_14_f_reset <= areset;
    Top_Path_ConjMult1_Multir_14_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_14_f_reset,
    		dataa	 => Top_Path_DualMem_14_im_q,
    		datab	 => Top_Path_latch_0L_Mux_14_re_q,
    		result	 => Top_Path_ConjMult1_Multir_14_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_14_f_a_real <= sIEEE_2_real(Top_Path_DualMem_14_im_q);
    Top_Path_ConjMult1_Multir_14_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_14_re_q);
    Top_Path_ConjMult1_Multir_14_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_14_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_14_add_f_Top_Path_ConjMult1_Sub_14_R_sub_f_merged(FLOATADDSUB,3051)@17
    Top_Path_ConjMult1_Add2_14_add_f_Top_Path_ConjMult1_Sub_14_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_14_add_f_Top_Path_ConjMult1_Sub_14_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_14_add_f_Top_Path_ConjMult1_Sub_14_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_14_add_f_Top_Path_ConjMult1_Sub_14_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_14_add_f_Top_Path_ConjMult1_Sub_14_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_14_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_14_f_q,
    	result	 => Top_Path_ConjMult1_Add2_14_add_f_Top_Path_ConjMult1_Sub_14_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_14_add_f_Top_Path_ConjMult1_Sub_14_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_14_add_f_Top_Path_ConjMult1_Sub_14_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_14_add_f_Top_Path_ConjMult1_Sub_14_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_14_add_f_Top_Path_ConjMult1_Sub_14_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_14_add_f_Top_Path_ConjMult1_Sub_14_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_14_f_q);
    Top_Path_ConjMult1_Add2_14_add_f_Top_Path_ConjMult1_Sub_14_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_14_f_q);
    Top_Path_ConjMult1_Add2_14_add_f_Top_Path_ConjMult1_Sub_14_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_14_add_f_Top_Path_ConjMult1_Sub_14_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_PingPongAddr_Mux4_14(MUX,553)@10
    Control_PingPongAddr_Mux4_14_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_14: PROCESS (Control_PingPongAddr_Mux4_14_s, Control_DerivedSignals_Idx2ColRng_14_q, Control_DerivedSignals_Idx2ColRng_49_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_14_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_14_q <= Control_DerivedSignals_Idx2ColRng_14_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_14_q <= Control_DerivedSignals_Idx2ColRng_49_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_14_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_14_q_to_Top_Path_EffVecLength_14_im_a(DELAY,5573)@10
    ld_Control_PingPongAddr_Mux4_14_q_to_Top_Path_EffVecLength_14_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_14_q, xout => ld_Control_PingPongAddr_Mux4_14_q_to_Top_Path_EffVecLength_14_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_14_im(SELECTOR,1699)@22
    Top_Path_EffVecLength_14_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_14_im_q <= (others => '0');
            Top_Path_EffVecLength_14_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_14_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_14_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_14_q_to_Top_Path_EffVecLength_14_im_a_q = "1") THEN
                Top_Path_EffVecLength_14_im_q <= Top_Path_ConjMult1_Add2_14_add_f_Top_Path_ConjMult1_Sub_14_R_sub_f_merged_q;
                Top_Path_EffVecLength_14_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_im_0_im_add_0_7_f(FLOATADDSUB,2900)@23
    Top_Path_VectorDotP_0_im_0_im_add_0_7_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_0_7_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_0_7_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_0_7_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_0_7_f_reset,
    	dataa	 => Top_Path_EffVecLength_14_im_q,
    	datab	 => Top_Path_EffVecLength_15_im_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_0_7_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_0_7_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_0_7_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_0_7_f_n <= Top_Path_VectorDotP_0_im_0_im_add_0_7_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_0_7_f_a_real <= sInternal_2_real(Top_Path_EffVecLength_14_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_7_f_b_real <= sInternal_2_real(Top_Path_EffVecLength_15_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_7_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_7_f_q);
    -- synopsys translate on

	--Top_Path_DualMem_13_im(DUALMEM,1569)@11
    Top_Path_DualMem_13_im_reset0 <= areset;
    Top_Path_DualMem_13_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_13_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_13_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_13_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_13_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_13_q(0),
        aclr0 => Top_Path_DualMem_13_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_13_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_13_im_iq,
        q_a => Top_Path_DualMem_13_im_ir,
        address_a => Top_Path_DualMem_13_im_aa,
        data_a => Top_Path_DualMem_13_im_ia
    );
        Top_Path_DualMem_13_im_q <= Top_Path_DualMem_13_im_iq(31 downto 0);
        Top_Path_DualMem_13_im_r <= Top_Path_DualMem_13_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_13_im_13_im(DELAY,1986)@13
    Top_Path_latch_0L_SampleDelay_13_im_13_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_13_im_q, xout => Top_Path_latch_0L_SampleDelay_13_im_13_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_13_im(MUX,1858)@13
    Top_Path_latch_0L_Mux_13_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_13_im: PROCESS (Top_Path_latch_0L_Mux_13_im_s, Top_Path_latch_0L_SampleDelay_13_im_13_im_q, Top_Path_DualMem_13_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_13_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_13_im_q <= Top_Path_latch_0L_SampleDelay_13_im_13_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_13_im_q <= Top_Path_DualMem_13_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_13_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_13_f(FLOATMULT,2369)@13
    Top_Path_ConjMult1_Multri_13_f_reset <= areset;
    Top_Path_ConjMult1_Multri_13_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_13_f_reset,
    		dataa	 => Top_Path_DualMem_13_re_q,
    		datab	 => Top_Path_latch_0L_Mux_13_im_q,
    		result	 => Top_Path_ConjMult1_Multri_13_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_13_f_a_real <= sIEEE_2_real(Top_Path_DualMem_13_re_q);
    Top_Path_ConjMult1_Multri_13_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_13_im_q);
    Top_Path_ConjMult1_Multri_13_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_13_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_13_re_13_re(DELAY,1985)@13
    Top_Path_latch_0L_SampleDelay_13_re_13_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_13_re_q, xout => Top_Path_latch_0L_SampleDelay_13_re_13_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_13_re(MUX,1857)@13
    Top_Path_latch_0L_Mux_13_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_13_re: PROCESS (Top_Path_latch_0L_Mux_13_re_s, Top_Path_latch_0L_SampleDelay_13_re_13_re_q, Top_Path_DualMem_13_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_13_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_13_re_q <= Top_Path_latch_0L_SampleDelay_13_re_13_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_13_re_q <= Top_Path_DualMem_13_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_13_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_13_f(FLOATMULT,2305)@13
    Top_Path_ConjMult1_Multir_13_f_reset <= areset;
    Top_Path_ConjMult1_Multir_13_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_13_f_reset,
    		dataa	 => Top_Path_DualMem_13_im_q,
    		datab	 => Top_Path_latch_0L_Mux_13_re_q,
    		result	 => Top_Path_ConjMult1_Multir_13_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_13_f_a_real <= sIEEE_2_real(Top_Path_DualMem_13_im_q);
    Top_Path_ConjMult1_Multir_13_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_13_re_q);
    Top_Path_ConjMult1_Multir_13_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_13_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_13_add_f_Top_Path_ConjMult1_Sub_13_R_sub_f_merged(FLOATADDSUB,3049)@17
    Top_Path_ConjMult1_Add2_13_add_f_Top_Path_ConjMult1_Sub_13_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_13_add_f_Top_Path_ConjMult1_Sub_13_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_13_add_f_Top_Path_ConjMult1_Sub_13_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_13_add_f_Top_Path_ConjMult1_Sub_13_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_13_add_f_Top_Path_ConjMult1_Sub_13_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_13_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_13_f_q,
    	result	 => Top_Path_ConjMult1_Add2_13_add_f_Top_Path_ConjMult1_Sub_13_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_13_add_f_Top_Path_ConjMult1_Sub_13_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_13_add_f_Top_Path_ConjMult1_Sub_13_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_13_add_f_Top_Path_ConjMult1_Sub_13_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_13_add_f_Top_Path_ConjMult1_Sub_13_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_13_add_f_Top_Path_ConjMult1_Sub_13_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_13_f_q);
    Top_Path_ConjMult1_Add2_13_add_f_Top_Path_ConjMult1_Sub_13_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_13_f_q);
    Top_Path_ConjMult1_Add2_13_add_f_Top_Path_ConjMult1_Sub_13_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_13_add_f_Top_Path_ConjMult1_Sub_13_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_PingPongAddr_Mux4_13(MUX,552)@10
    Control_PingPongAddr_Mux4_13_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_13: PROCESS (Control_PingPongAddr_Mux4_13_s, Control_DerivedSignals_Idx2ColRng_13_q, Control_DerivedSignals_Idx2ColRng_50_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_13_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_13_q <= Control_DerivedSignals_Idx2ColRng_13_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_13_q <= Control_DerivedSignals_Idx2ColRng_50_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_13_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_13_q_to_Top_Path_EffVecLength_13_im_a(DELAY,5569)@10
    ld_Control_PingPongAddr_Mux4_13_q_to_Top_Path_EffVecLength_13_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_13_q, xout => ld_Control_PingPongAddr_Mux4_13_q_to_Top_Path_EffVecLength_13_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_13_im(SELECTOR,1697)@22
    Top_Path_EffVecLength_13_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_13_im_q <= (others => '0');
            Top_Path_EffVecLength_13_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_13_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_13_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_13_q_to_Top_Path_EffVecLength_13_im_a_q = "1") THEN
                Top_Path_EffVecLength_13_im_q <= Top_Path_ConjMult1_Add2_13_add_f_Top_Path_ConjMult1_Sub_13_R_sub_f_merged_q;
                Top_Path_EffVecLength_13_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_12_im(DUALMEM,1567)@11
    Top_Path_DualMem_12_im_reset0 <= areset;
    Top_Path_DualMem_12_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_12_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_12_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_12_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_12_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_12_q(0),
        aclr0 => Top_Path_DualMem_12_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_12_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_12_im_iq,
        q_a => Top_Path_DualMem_12_im_ir,
        address_a => Top_Path_DualMem_12_im_aa,
        data_a => Top_Path_DualMem_12_im_ia
    );
        Top_Path_DualMem_12_im_q <= Top_Path_DualMem_12_im_iq(31 downto 0);
        Top_Path_DualMem_12_im_r <= Top_Path_DualMem_12_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_12_im_12_im(DELAY,1984)@13
    Top_Path_latch_0L_SampleDelay_12_im_12_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_12_im_q, xout => Top_Path_latch_0L_SampleDelay_12_im_12_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_12_im(MUX,1856)@13
    Top_Path_latch_0L_Mux_12_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_12_im: PROCESS (Top_Path_latch_0L_Mux_12_im_s, Top_Path_latch_0L_SampleDelay_12_im_12_im_q, Top_Path_DualMem_12_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_12_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_12_im_q <= Top_Path_latch_0L_SampleDelay_12_im_12_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_12_im_q <= Top_Path_DualMem_12_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_12_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_12_f(FLOATMULT,2368)@13
    Top_Path_ConjMult1_Multri_12_f_reset <= areset;
    Top_Path_ConjMult1_Multri_12_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_12_f_reset,
    		dataa	 => Top_Path_DualMem_12_re_q,
    		datab	 => Top_Path_latch_0L_Mux_12_im_q,
    		result	 => Top_Path_ConjMult1_Multri_12_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_12_f_a_real <= sIEEE_2_real(Top_Path_DualMem_12_re_q);
    Top_Path_ConjMult1_Multri_12_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_12_im_q);
    Top_Path_ConjMult1_Multri_12_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_12_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_12_re_12_re(DELAY,1983)@13
    Top_Path_latch_0L_SampleDelay_12_re_12_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_12_re_q, xout => Top_Path_latch_0L_SampleDelay_12_re_12_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_12_re(MUX,1855)@13
    Top_Path_latch_0L_Mux_12_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_12_re: PROCESS (Top_Path_latch_0L_Mux_12_re_s, Top_Path_latch_0L_SampleDelay_12_re_12_re_q, Top_Path_DualMem_12_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_12_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_12_re_q <= Top_Path_latch_0L_SampleDelay_12_re_12_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_12_re_q <= Top_Path_DualMem_12_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_12_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_12_f(FLOATMULT,2304)@13
    Top_Path_ConjMult1_Multir_12_f_reset <= areset;
    Top_Path_ConjMult1_Multir_12_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_12_f_reset,
    		dataa	 => Top_Path_DualMem_12_im_q,
    		datab	 => Top_Path_latch_0L_Mux_12_re_q,
    		result	 => Top_Path_ConjMult1_Multir_12_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_12_f_a_real <= sIEEE_2_real(Top_Path_DualMem_12_im_q);
    Top_Path_ConjMult1_Multir_12_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_12_re_q);
    Top_Path_ConjMult1_Multir_12_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_12_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_12_add_f_Top_Path_ConjMult1_Sub_12_R_sub_f_merged(FLOATADDSUB,3047)@17
    Top_Path_ConjMult1_Add2_12_add_f_Top_Path_ConjMult1_Sub_12_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_12_add_f_Top_Path_ConjMult1_Sub_12_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_12_add_f_Top_Path_ConjMult1_Sub_12_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_12_add_f_Top_Path_ConjMult1_Sub_12_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_12_add_f_Top_Path_ConjMult1_Sub_12_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_12_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_12_f_q,
    	result	 => Top_Path_ConjMult1_Add2_12_add_f_Top_Path_ConjMult1_Sub_12_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_12_add_f_Top_Path_ConjMult1_Sub_12_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_12_add_f_Top_Path_ConjMult1_Sub_12_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_12_add_f_Top_Path_ConjMult1_Sub_12_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_12_add_f_Top_Path_ConjMult1_Sub_12_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_12_add_f_Top_Path_ConjMult1_Sub_12_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_12_f_q);
    Top_Path_ConjMult1_Add2_12_add_f_Top_Path_ConjMult1_Sub_12_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_12_f_q);
    Top_Path_ConjMult1_Add2_12_add_f_Top_Path_ConjMult1_Sub_12_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_12_add_f_Top_Path_ConjMult1_Sub_12_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_PingPongAddr_Mux4_12(MUX,551)@10
    Control_PingPongAddr_Mux4_12_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_12: PROCESS (Control_PingPongAddr_Mux4_12_s, Control_DerivedSignals_Idx2ColRng_12_q, Control_DerivedSignals_Idx2ColRng_51_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_12_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_12_q <= Control_DerivedSignals_Idx2ColRng_12_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_12_q <= Control_DerivedSignals_Idx2ColRng_51_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_12_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_12_q_to_Top_Path_EffVecLength_12_im_a(DELAY,5565)@10
    ld_Control_PingPongAddr_Mux4_12_q_to_Top_Path_EffVecLength_12_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_12_q, xout => ld_Control_PingPongAddr_Mux4_12_q_to_Top_Path_EffVecLength_12_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_12_im(SELECTOR,1695)@22
    Top_Path_EffVecLength_12_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_12_im_q <= (others => '0');
            Top_Path_EffVecLength_12_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_12_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_12_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_12_q_to_Top_Path_EffVecLength_12_im_a_q = "1") THEN
                Top_Path_EffVecLength_12_im_q <= Top_Path_ConjMult1_Add2_12_add_f_Top_Path_ConjMult1_Sub_12_R_sub_f_merged_q;
                Top_Path_EffVecLength_12_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_im_0_im_add_0_6_f(FLOATADDSUB,2898)@23
    Top_Path_VectorDotP_0_im_0_im_add_0_6_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_0_6_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_0_6_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_0_6_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_0_6_f_reset,
    	dataa	 => Top_Path_EffVecLength_12_im_q,
    	datab	 => Top_Path_EffVecLength_13_im_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_0_6_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_0_6_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_0_6_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_0_6_f_n <= Top_Path_VectorDotP_0_im_0_im_add_0_6_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_0_6_f_a_real <= sInternal_2_real(Top_Path_EffVecLength_12_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_6_f_b_real <= sInternal_2_real(Top_Path_EffVecLength_13_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_6_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_6_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_im_0_im_add_1_3_f(FLOATADDSUB,2956)@28
    Top_Path_VectorDotP_0_im_0_im_add_1_3_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_1_3_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_1_3_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_1_3_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_1_3_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_im_0_im_add_0_6_f_q,
    	datab	 => Top_Path_VectorDotP_0_im_0_im_add_0_7_f_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_1_3_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_1_3_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_1_3_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_1_3_f_n <= Top_Path_VectorDotP_0_im_0_im_add_1_3_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_1_3_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_6_f_q);
    Top_Path_VectorDotP_0_im_0_im_add_1_3_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_7_f_q);
    Top_Path_VectorDotP_0_im_0_im_add_1_3_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_1_3_f_q);
    -- synopsys translate on

	--Top_Path_DualMem_11_im(DUALMEM,1565)@11
    Top_Path_DualMem_11_im_reset0 <= areset;
    Top_Path_DualMem_11_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_11_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_11_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_11_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_11_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_11_q(0),
        aclr0 => Top_Path_DualMem_11_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_11_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_11_im_iq,
        q_a => Top_Path_DualMem_11_im_ir,
        address_a => Top_Path_DualMem_11_im_aa,
        data_a => Top_Path_DualMem_11_im_ia
    );
        Top_Path_DualMem_11_im_q <= Top_Path_DualMem_11_im_iq(31 downto 0);
        Top_Path_DualMem_11_im_r <= Top_Path_DualMem_11_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_11_im_11_im(DELAY,1982)@13
    Top_Path_latch_0L_SampleDelay_11_im_11_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_11_im_q, xout => Top_Path_latch_0L_SampleDelay_11_im_11_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_11_im(MUX,1854)@13
    Top_Path_latch_0L_Mux_11_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_11_im: PROCESS (Top_Path_latch_0L_Mux_11_im_s, Top_Path_latch_0L_SampleDelay_11_im_11_im_q, Top_Path_DualMem_11_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_11_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_11_im_q <= Top_Path_latch_0L_SampleDelay_11_im_11_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_11_im_q <= Top_Path_DualMem_11_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_11_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_11_f(FLOATMULT,2367)@13
    Top_Path_ConjMult1_Multri_11_f_reset <= areset;
    Top_Path_ConjMult1_Multri_11_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_11_f_reset,
    		dataa	 => Top_Path_DualMem_11_re_q,
    		datab	 => Top_Path_latch_0L_Mux_11_im_q,
    		result	 => Top_Path_ConjMult1_Multri_11_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_11_f_a_real <= sIEEE_2_real(Top_Path_DualMem_11_re_q);
    Top_Path_ConjMult1_Multri_11_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_11_im_q);
    Top_Path_ConjMult1_Multri_11_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_11_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_11_re_11_re(DELAY,1981)@13
    Top_Path_latch_0L_SampleDelay_11_re_11_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_11_re_q, xout => Top_Path_latch_0L_SampleDelay_11_re_11_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_11_re(MUX,1853)@13
    Top_Path_latch_0L_Mux_11_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_11_re: PROCESS (Top_Path_latch_0L_Mux_11_re_s, Top_Path_latch_0L_SampleDelay_11_re_11_re_q, Top_Path_DualMem_11_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_11_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_11_re_q <= Top_Path_latch_0L_SampleDelay_11_re_11_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_11_re_q <= Top_Path_DualMem_11_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_11_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_11_f(FLOATMULT,2303)@13
    Top_Path_ConjMult1_Multir_11_f_reset <= areset;
    Top_Path_ConjMult1_Multir_11_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_11_f_reset,
    		dataa	 => Top_Path_DualMem_11_im_q,
    		datab	 => Top_Path_latch_0L_Mux_11_re_q,
    		result	 => Top_Path_ConjMult1_Multir_11_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_11_f_a_real <= sIEEE_2_real(Top_Path_DualMem_11_im_q);
    Top_Path_ConjMult1_Multir_11_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_11_re_q);
    Top_Path_ConjMult1_Multir_11_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_11_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_11_add_f_Top_Path_ConjMult1_Sub_11_R_sub_f_merged(FLOATADDSUB,3045)@17
    Top_Path_ConjMult1_Add2_11_add_f_Top_Path_ConjMult1_Sub_11_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_11_add_f_Top_Path_ConjMult1_Sub_11_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_11_add_f_Top_Path_ConjMult1_Sub_11_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_11_add_f_Top_Path_ConjMult1_Sub_11_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_11_add_f_Top_Path_ConjMult1_Sub_11_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_11_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_11_f_q,
    	result	 => Top_Path_ConjMult1_Add2_11_add_f_Top_Path_ConjMult1_Sub_11_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_11_add_f_Top_Path_ConjMult1_Sub_11_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_11_add_f_Top_Path_ConjMult1_Sub_11_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_11_add_f_Top_Path_ConjMult1_Sub_11_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_11_add_f_Top_Path_ConjMult1_Sub_11_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_11_add_f_Top_Path_ConjMult1_Sub_11_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_11_f_q);
    Top_Path_ConjMult1_Add2_11_add_f_Top_Path_ConjMult1_Sub_11_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_11_f_q);
    Top_Path_ConjMult1_Add2_11_add_f_Top_Path_ConjMult1_Sub_11_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_11_add_f_Top_Path_ConjMult1_Sub_11_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_PingPongAddr_Mux4_11(MUX,550)@10
    Control_PingPongAddr_Mux4_11_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_11: PROCESS (Control_PingPongAddr_Mux4_11_s, Control_DerivedSignals_Idx2ColRng_11_q, Control_DerivedSignals_Idx2ColRng_52_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_11_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_11_q <= Control_DerivedSignals_Idx2ColRng_11_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_11_q <= Control_DerivedSignals_Idx2ColRng_52_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_11_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_11_q_to_Top_Path_EffVecLength_11_im_a(DELAY,5561)@10
    ld_Control_PingPongAddr_Mux4_11_q_to_Top_Path_EffVecLength_11_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_11_q, xout => ld_Control_PingPongAddr_Mux4_11_q_to_Top_Path_EffVecLength_11_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_11_im(SELECTOR,1693)@22
    Top_Path_EffVecLength_11_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_11_im_q <= (others => '0');
            Top_Path_EffVecLength_11_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_11_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_11_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_11_q_to_Top_Path_EffVecLength_11_im_a_q = "1") THEN
                Top_Path_EffVecLength_11_im_q <= Top_Path_ConjMult1_Add2_11_add_f_Top_Path_ConjMult1_Sub_11_R_sub_f_merged_q;
                Top_Path_EffVecLength_11_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_10_im(DUALMEM,1563)@11
    Top_Path_DualMem_10_im_reset0 <= areset;
    Top_Path_DualMem_10_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_10_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_10_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_10_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_10_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_10_q(0),
        aclr0 => Top_Path_DualMem_10_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_10_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_10_im_iq,
        q_a => Top_Path_DualMem_10_im_ir,
        address_a => Top_Path_DualMem_10_im_aa,
        data_a => Top_Path_DualMem_10_im_ia
    );
        Top_Path_DualMem_10_im_q <= Top_Path_DualMem_10_im_iq(31 downto 0);
        Top_Path_DualMem_10_im_r <= Top_Path_DualMem_10_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_10_im_10_im(DELAY,1980)@13
    Top_Path_latch_0L_SampleDelay_10_im_10_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_10_im_q, xout => Top_Path_latch_0L_SampleDelay_10_im_10_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_10_im(MUX,1852)@13
    Top_Path_latch_0L_Mux_10_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_10_im: PROCESS (Top_Path_latch_0L_Mux_10_im_s, Top_Path_latch_0L_SampleDelay_10_im_10_im_q, Top_Path_DualMem_10_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_10_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_10_im_q <= Top_Path_latch_0L_SampleDelay_10_im_10_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_10_im_q <= Top_Path_DualMem_10_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_10_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_10_f(FLOATMULT,2366)@13
    Top_Path_ConjMult1_Multri_10_f_reset <= areset;
    Top_Path_ConjMult1_Multri_10_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_10_f_reset,
    		dataa	 => Top_Path_DualMem_10_re_q,
    		datab	 => Top_Path_latch_0L_Mux_10_im_q,
    		result	 => Top_Path_ConjMult1_Multri_10_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_10_f_a_real <= sIEEE_2_real(Top_Path_DualMem_10_re_q);
    Top_Path_ConjMult1_Multri_10_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_10_im_q);
    Top_Path_ConjMult1_Multri_10_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_10_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_10_re_10_re(DELAY,1979)@13
    Top_Path_latch_0L_SampleDelay_10_re_10_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_10_re_q, xout => Top_Path_latch_0L_SampleDelay_10_re_10_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_10_re(MUX,1851)@13
    Top_Path_latch_0L_Mux_10_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_10_re: PROCESS (Top_Path_latch_0L_Mux_10_re_s, Top_Path_latch_0L_SampleDelay_10_re_10_re_q, Top_Path_DualMem_10_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_10_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_10_re_q <= Top_Path_latch_0L_SampleDelay_10_re_10_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_10_re_q <= Top_Path_DualMem_10_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_10_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_10_f(FLOATMULT,2302)@13
    Top_Path_ConjMult1_Multir_10_f_reset <= areset;
    Top_Path_ConjMult1_Multir_10_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_10_f_reset,
    		dataa	 => Top_Path_DualMem_10_im_q,
    		datab	 => Top_Path_latch_0L_Mux_10_re_q,
    		result	 => Top_Path_ConjMult1_Multir_10_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_10_f_a_real <= sIEEE_2_real(Top_Path_DualMem_10_im_q);
    Top_Path_ConjMult1_Multir_10_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_10_re_q);
    Top_Path_ConjMult1_Multir_10_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_10_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_10_add_f_Top_Path_ConjMult1_Sub_10_R_sub_f_merged(FLOATADDSUB,3043)@17
    Top_Path_ConjMult1_Add2_10_add_f_Top_Path_ConjMult1_Sub_10_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_10_add_f_Top_Path_ConjMult1_Sub_10_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_10_add_f_Top_Path_ConjMult1_Sub_10_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_10_add_f_Top_Path_ConjMult1_Sub_10_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_10_add_f_Top_Path_ConjMult1_Sub_10_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_10_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_10_f_q,
    	result	 => Top_Path_ConjMult1_Add2_10_add_f_Top_Path_ConjMult1_Sub_10_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_10_add_f_Top_Path_ConjMult1_Sub_10_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_10_add_f_Top_Path_ConjMult1_Sub_10_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_10_add_f_Top_Path_ConjMult1_Sub_10_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_10_add_f_Top_Path_ConjMult1_Sub_10_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_10_add_f_Top_Path_ConjMult1_Sub_10_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_10_f_q);
    Top_Path_ConjMult1_Add2_10_add_f_Top_Path_ConjMult1_Sub_10_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_10_f_q);
    Top_Path_ConjMult1_Add2_10_add_f_Top_Path_ConjMult1_Sub_10_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_10_add_f_Top_Path_ConjMult1_Sub_10_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_PingPongAddr_Mux4_10(MUX,549)@10
    Control_PingPongAddr_Mux4_10_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_10: PROCESS (Control_PingPongAddr_Mux4_10_s, Control_DerivedSignals_Idx2ColRng_10_q, Control_DerivedSignals_Idx2ColRng_53_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_10_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_10_q <= Control_DerivedSignals_Idx2ColRng_10_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_10_q <= Control_DerivedSignals_Idx2ColRng_53_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_10_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_10_q_to_Top_Path_EffVecLength_10_im_a(DELAY,5557)@10
    ld_Control_PingPongAddr_Mux4_10_q_to_Top_Path_EffVecLength_10_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_10_q, xout => ld_Control_PingPongAddr_Mux4_10_q_to_Top_Path_EffVecLength_10_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_10_im(SELECTOR,1691)@22
    Top_Path_EffVecLength_10_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_10_im_q <= (others => '0');
            Top_Path_EffVecLength_10_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_10_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_10_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_10_q_to_Top_Path_EffVecLength_10_im_a_q = "1") THEN
                Top_Path_EffVecLength_10_im_q <= Top_Path_ConjMult1_Add2_10_add_f_Top_Path_ConjMult1_Sub_10_R_sub_f_merged_q;
                Top_Path_EffVecLength_10_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_im_0_im_add_0_5_f(FLOATADDSUB,2896)@23
    Top_Path_VectorDotP_0_im_0_im_add_0_5_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_0_5_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_0_5_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_0_5_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_0_5_f_reset,
    	dataa	 => Top_Path_EffVecLength_10_im_q,
    	datab	 => Top_Path_EffVecLength_11_im_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_0_5_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_0_5_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_0_5_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_0_5_f_n <= Top_Path_VectorDotP_0_im_0_im_add_0_5_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_0_5_f_a_real <= sInternal_2_real(Top_Path_EffVecLength_10_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_5_f_b_real <= sInternal_2_real(Top_Path_EffVecLength_11_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_5_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_5_f_q);
    -- synopsys translate on

	--Top_Path_DualMem_9_im(DUALMEM,1561)@11
    Top_Path_DualMem_9_im_reset0 <= areset;
    Top_Path_DualMem_9_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_9_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_9_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_9_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_9_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_9_q(0),
        aclr0 => Top_Path_DualMem_9_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_9_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_9_im_iq,
        q_a => Top_Path_DualMem_9_im_ir,
        address_a => Top_Path_DualMem_9_im_aa,
        data_a => Top_Path_DualMem_9_im_ia
    );
        Top_Path_DualMem_9_im_q <= Top_Path_DualMem_9_im_iq(31 downto 0);
        Top_Path_DualMem_9_im_r <= Top_Path_DualMem_9_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_9_im_9_im(DELAY,1978)@13
    Top_Path_latch_0L_SampleDelay_9_im_9_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_9_im_q, xout => Top_Path_latch_0L_SampleDelay_9_im_9_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_9_im(MUX,1850)@13
    Top_Path_latch_0L_Mux_9_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_9_im: PROCESS (Top_Path_latch_0L_Mux_9_im_s, Top_Path_latch_0L_SampleDelay_9_im_9_im_q, Top_Path_DualMem_9_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_9_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_9_im_q <= Top_Path_latch_0L_SampleDelay_9_im_9_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_9_im_q <= Top_Path_DualMem_9_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_9_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_9_f(FLOATMULT,2365)@13
    Top_Path_ConjMult1_Multri_9_f_reset <= areset;
    Top_Path_ConjMult1_Multri_9_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_9_f_reset,
    		dataa	 => Top_Path_DualMem_9_re_q,
    		datab	 => Top_Path_latch_0L_Mux_9_im_q,
    		result	 => Top_Path_ConjMult1_Multri_9_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_9_f_a_real <= sIEEE_2_real(Top_Path_DualMem_9_re_q);
    Top_Path_ConjMult1_Multri_9_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_9_im_q);
    Top_Path_ConjMult1_Multri_9_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_9_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_9_re_9_re(DELAY,1977)@13
    Top_Path_latch_0L_SampleDelay_9_re_9_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_9_re_q, xout => Top_Path_latch_0L_SampleDelay_9_re_9_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_9_re(MUX,1849)@13
    Top_Path_latch_0L_Mux_9_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_9_re: PROCESS (Top_Path_latch_0L_Mux_9_re_s, Top_Path_latch_0L_SampleDelay_9_re_9_re_q, Top_Path_DualMem_9_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_9_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_9_re_q <= Top_Path_latch_0L_SampleDelay_9_re_9_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_9_re_q <= Top_Path_DualMem_9_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_9_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_9_f(FLOATMULT,2301)@13
    Top_Path_ConjMult1_Multir_9_f_reset <= areset;
    Top_Path_ConjMult1_Multir_9_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_9_f_reset,
    		dataa	 => Top_Path_DualMem_9_im_q,
    		datab	 => Top_Path_latch_0L_Mux_9_re_q,
    		result	 => Top_Path_ConjMult1_Multir_9_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_9_f_a_real <= sIEEE_2_real(Top_Path_DualMem_9_im_q);
    Top_Path_ConjMult1_Multir_9_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_9_re_q);
    Top_Path_ConjMult1_Multir_9_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_9_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_9_add_f_Top_Path_ConjMult1_Sub_9_R_sub_f_merged(FLOATADDSUB,3041)@17
    Top_Path_ConjMult1_Add2_9_add_f_Top_Path_ConjMult1_Sub_9_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_9_add_f_Top_Path_ConjMult1_Sub_9_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_9_add_f_Top_Path_ConjMult1_Sub_9_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_9_add_f_Top_Path_ConjMult1_Sub_9_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_9_add_f_Top_Path_ConjMult1_Sub_9_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_9_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_9_f_q,
    	result	 => Top_Path_ConjMult1_Add2_9_add_f_Top_Path_ConjMult1_Sub_9_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_9_add_f_Top_Path_ConjMult1_Sub_9_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_9_add_f_Top_Path_ConjMult1_Sub_9_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_9_add_f_Top_Path_ConjMult1_Sub_9_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_9_add_f_Top_Path_ConjMult1_Sub_9_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_9_add_f_Top_Path_ConjMult1_Sub_9_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_9_f_q);
    Top_Path_ConjMult1_Add2_9_add_f_Top_Path_ConjMult1_Sub_9_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_9_f_q);
    Top_Path_ConjMult1_Add2_9_add_f_Top_Path_ConjMult1_Sub_9_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_9_add_f_Top_Path_ConjMult1_Sub_9_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_PingPongAddr_Mux4_9(MUX,548)@10
    Control_PingPongAddr_Mux4_9_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_9: PROCESS (Control_PingPongAddr_Mux4_9_s, Control_DerivedSignals_Idx2ColRng_9_q, Control_DerivedSignals_Idx2ColRng_54_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_9_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_9_q <= Control_DerivedSignals_Idx2ColRng_9_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_9_q <= Control_DerivedSignals_Idx2ColRng_54_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_9_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_9_q_to_Top_Path_EffVecLength_9_im_a(DELAY,5553)@10
    ld_Control_PingPongAddr_Mux4_9_q_to_Top_Path_EffVecLength_9_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_9_q, xout => ld_Control_PingPongAddr_Mux4_9_q_to_Top_Path_EffVecLength_9_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_9_im(SELECTOR,1689)@22
    Top_Path_EffVecLength_9_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_9_im_q <= (others => '0');
            Top_Path_EffVecLength_9_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_9_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_9_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_9_q_to_Top_Path_EffVecLength_9_im_a_q = "1") THEN
                Top_Path_EffVecLength_9_im_q <= Top_Path_ConjMult1_Add2_9_add_f_Top_Path_ConjMult1_Sub_9_R_sub_f_merged_q;
                Top_Path_EffVecLength_9_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_8_im(DUALMEM,1559)@11
    Top_Path_DualMem_8_im_reset0 <= areset;
    Top_Path_DualMem_8_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_8_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_8_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_8_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_8_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_8_q(0),
        aclr0 => Top_Path_DualMem_8_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_8_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_8_im_iq,
        q_a => Top_Path_DualMem_8_im_ir,
        address_a => Top_Path_DualMem_8_im_aa,
        data_a => Top_Path_DualMem_8_im_ia
    );
        Top_Path_DualMem_8_im_q <= Top_Path_DualMem_8_im_iq(31 downto 0);
        Top_Path_DualMem_8_im_r <= Top_Path_DualMem_8_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_8_im_8_im(DELAY,1976)@13
    Top_Path_latch_0L_SampleDelay_8_im_8_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_8_im_q, xout => Top_Path_latch_0L_SampleDelay_8_im_8_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_8_im(MUX,1848)@13
    Top_Path_latch_0L_Mux_8_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_8_im: PROCESS (Top_Path_latch_0L_Mux_8_im_s, Top_Path_latch_0L_SampleDelay_8_im_8_im_q, Top_Path_DualMem_8_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_8_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_8_im_q <= Top_Path_latch_0L_SampleDelay_8_im_8_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_8_im_q <= Top_Path_DualMem_8_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_8_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_8_f(FLOATMULT,2364)@13
    Top_Path_ConjMult1_Multri_8_f_reset <= areset;
    Top_Path_ConjMult1_Multri_8_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_8_f_reset,
    		dataa	 => Top_Path_DualMem_8_re_q,
    		datab	 => Top_Path_latch_0L_Mux_8_im_q,
    		result	 => Top_Path_ConjMult1_Multri_8_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_8_f_a_real <= sIEEE_2_real(Top_Path_DualMem_8_re_q);
    Top_Path_ConjMult1_Multri_8_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_8_im_q);
    Top_Path_ConjMult1_Multri_8_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_8_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_8_re_8_re(DELAY,1975)@13
    Top_Path_latch_0L_SampleDelay_8_re_8_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_8_re_q, xout => Top_Path_latch_0L_SampleDelay_8_re_8_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_8_re(MUX,1847)@13
    Top_Path_latch_0L_Mux_8_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_8_re: PROCESS (Top_Path_latch_0L_Mux_8_re_s, Top_Path_latch_0L_SampleDelay_8_re_8_re_q, Top_Path_DualMem_8_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_8_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_8_re_q <= Top_Path_latch_0L_SampleDelay_8_re_8_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_8_re_q <= Top_Path_DualMem_8_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_8_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_8_f(FLOATMULT,2300)@13
    Top_Path_ConjMult1_Multir_8_f_reset <= areset;
    Top_Path_ConjMult1_Multir_8_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_8_f_reset,
    		dataa	 => Top_Path_DualMem_8_im_q,
    		datab	 => Top_Path_latch_0L_Mux_8_re_q,
    		result	 => Top_Path_ConjMult1_Multir_8_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_8_f_a_real <= sIEEE_2_real(Top_Path_DualMem_8_im_q);
    Top_Path_ConjMult1_Multir_8_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_8_re_q);
    Top_Path_ConjMult1_Multir_8_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_8_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_8_add_f_Top_Path_ConjMult1_Sub_8_R_sub_f_merged(FLOATADDSUB,3039)@17
    Top_Path_ConjMult1_Add2_8_add_f_Top_Path_ConjMult1_Sub_8_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_8_add_f_Top_Path_ConjMult1_Sub_8_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_8_add_f_Top_Path_ConjMult1_Sub_8_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_8_add_f_Top_Path_ConjMult1_Sub_8_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_8_add_f_Top_Path_ConjMult1_Sub_8_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_8_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_8_f_q,
    	result	 => Top_Path_ConjMult1_Add2_8_add_f_Top_Path_ConjMult1_Sub_8_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_8_add_f_Top_Path_ConjMult1_Sub_8_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_8_add_f_Top_Path_ConjMult1_Sub_8_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_8_add_f_Top_Path_ConjMult1_Sub_8_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_8_add_f_Top_Path_ConjMult1_Sub_8_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_8_add_f_Top_Path_ConjMult1_Sub_8_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_8_f_q);
    Top_Path_ConjMult1_Add2_8_add_f_Top_Path_ConjMult1_Sub_8_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_8_f_q);
    Top_Path_ConjMult1_Add2_8_add_f_Top_Path_ConjMult1_Sub_8_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_8_add_f_Top_Path_ConjMult1_Sub_8_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_PingPongAddr_Mux4_8(MUX,547)@10
    Control_PingPongAddr_Mux4_8_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_8: PROCESS (Control_PingPongAddr_Mux4_8_s, Control_DerivedSignals_Idx2ColRng_8_q, Control_DerivedSignals_Idx2ColRng_55_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_8_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_8_q <= Control_DerivedSignals_Idx2ColRng_8_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_8_q <= Control_DerivedSignals_Idx2ColRng_55_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_8_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_8_q_to_Top_Path_EffVecLength_8_im_a(DELAY,5549)@10
    ld_Control_PingPongAddr_Mux4_8_q_to_Top_Path_EffVecLength_8_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_8_q, xout => ld_Control_PingPongAddr_Mux4_8_q_to_Top_Path_EffVecLength_8_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_8_im(SELECTOR,1687)@22
    Top_Path_EffVecLength_8_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_8_im_q <= (others => '0');
            Top_Path_EffVecLength_8_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_8_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_8_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_8_q_to_Top_Path_EffVecLength_8_im_a_q = "1") THEN
                Top_Path_EffVecLength_8_im_q <= Top_Path_ConjMult1_Add2_8_add_f_Top_Path_ConjMult1_Sub_8_R_sub_f_merged_q;
                Top_Path_EffVecLength_8_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_im_0_im_add_0_4_f(FLOATADDSUB,2894)@23
    Top_Path_VectorDotP_0_im_0_im_add_0_4_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_0_4_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_0_4_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_0_4_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_0_4_f_reset,
    	dataa	 => Top_Path_EffVecLength_8_im_q,
    	datab	 => Top_Path_EffVecLength_9_im_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_0_4_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_0_4_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_0_4_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_0_4_f_n <= Top_Path_VectorDotP_0_im_0_im_add_0_4_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_0_4_f_a_real <= sInternal_2_real(Top_Path_EffVecLength_8_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_4_f_b_real <= sInternal_2_real(Top_Path_EffVecLength_9_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_4_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_4_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_im_0_im_add_1_2_f(FLOATADDSUB,2954)@28
    Top_Path_VectorDotP_0_im_0_im_add_1_2_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_1_2_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_1_2_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_1_2_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_1_2_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_im_0_im_add_0_4_f_q,
    	datab	 => Top_Path_VectorDotP_0_im_0_im_add_0_5_f_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_1_2_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_1_2_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_1_2_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_1_2_f_n <= Top_Path_VectorDotP_0_im_0_im_add_1_2_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_1_2_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_4_f_q);
    Top_Path_VectorDotP_0_im_0_im_add_1_2_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_5_f_q);
    Top_Path_VectorDotP_0_im_0_im_add_1_2_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_1_2_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_im_0_im_add_2_1_f(FLOATADDSUB,2984)@33
    Top_Path_VectorDotP_0_im_0_im_add_2_1_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_2_1_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_2_1_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_2_1_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_2_1_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_im_0_im_add_1_2_f_q,
    	datab	 => Top_Path_VectorDotP_0_im_0_im_add_1_3_f_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_2_1_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_2_1_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_2_1_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_2_1_f_n <= Top_Path_VectorDotP_0_im_0_im_add_2_1_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_2_1_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_1_2_f_q);
    Top_Path_VectorDotP_0_im_0_im_add_2_1_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_1_3_f_q);
    Top_Path_VectorDotP_0_im_0_im_add_2_1_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_2_1_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_im_0_im_add_2_1_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_0_f_1(fixed,3335)@38
    Top_Path_VectorDotP_0_im_0_im_add_2_1_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_0_f_1_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_2_1_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_0_f_1_inst : fp_norm_sInternal_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_im_0_im_add_2_1_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_0_f_1_reset,
    		dataa	 => Top_Path_VectorDotP_0_im_0_im_add_2_1_f_q,
    		result	 => Top_Path_VectorDotP_0_im_0_im_add_2_1_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_0_f_1_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_2_1_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_0_f_1_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_2_1_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_0_f_1_q);
    -- synopsys translate on

	--Top_Path_DualMem_7_im(DUALMEM,1557)@11
    Top_Path_DualMem_7_im_reset0 <= areset;
    Top_Path_DualMem_7_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_7_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_7_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_7_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_7_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_7_q(0),
        aclr0 => Top_Path_DualMem_7_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_7_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_7_im_iq,
        q_a => Top_Path_DualMem_7_im_ir,
        address_a => Top_Path_DualMem_7_im_aa,
        data_a => Top_Path_DualMem_7_im_ia
    );
        Top_Path_DualMem_7_im_q <= Top_Path_DualMem_7_im_iq(31 downto 0);
        Top_Path_DualMem_7_im_r <= Top_Path_DualMem_7_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_7_im_7_im(DELAY,1974)@13
    Top_Path_latch_0L_SampleDelay_7_im_7_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_7_im_q, xout => Top_Path_latch_0L_SampleDelay_7_im_7_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_7_im(MUX,1846)@13
    Top_Path_latch_0L_Mux_7_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_7_im: PROCESS (Top_Path_latch_0L_Mux_7_im_s, Top_Path_latch_0L_SampleDelay_7_im_7_im_q, Top_Path_DualMem_7_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_7_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_7_im_q <= Top_Path_latch_0L_SampleDelay_7_im_7_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_7_im_q <= Top_Path_DualMem_7_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_7_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_7_f(FLOATMULT,2363)@13
    Top_Path_ConjMult1_Multri_7_f_reset <= areset;
    Top_Path_ConjMult1_Multri_7_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_7_f_reset,
    		dataa	 => Top_Path_DualMem_7_re_q,
    		datab	 => Top_Path_latch_0L_Mux_7_im_q,
    		result	 => Top_Path_ConjMult1_Multri_7_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_7_f_a_real <= sIEEE_2_real(Top_Path_DualMem_7_re_q);
    Top_Path_ConjMult1_Multri_7_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_7_im_q);
    Top_Path_ConjMult1_Multri_7_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_7_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_7_re_7_re(DELAY,1973)@13
    Top_Path_latch_0L_SampleDelay_7_re_7_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_7_re_q, xout => Top_Path_latch_0L_SampleDelay_7_re_7_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_7_re(MUX,1845)@13
    Top_Path_latch_0L_Mux_7_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_7_re: PROCESS (Top_Path_latch_0L_Mux_7_re_s, Top_Path_latch_0L_SampleDelay_7_re_7_re_q, Top_Path_DualMem_7_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_7_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_7_re_q <= Top_Path_latch_0L_SampleDelay_7_re_7_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_7_re_q <= Top_Path_DualMem_7_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_7_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_7_f(FLOATMULT,2299)@13
    Top_Path_ConjMult1_Multir_7_f_reset <= areset;
    Top_Path_ConjMult1_Multir_7_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_7_f_reset,
    		dataa	 => Top_Path_DualMem_7_im_q,
    		datab	 => Top_Path_latch_0L_Mux_7_re_q,
    		result	 => Top_Path_ConjMult1_Multir_7_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_7_f_a_real <= sIEEE_2_real(Top_Path_DualMem_7_im_q);
    Top_Path_ConjMult1_Multir_7_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_7_re_q);
    Top_Path_ConjMult1_Multir_7_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_7_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_7_add_f_Top_Path_ConjMult1_Sub_7_R_sub_f_merged(FLOATADDSUB,3037)@17
    Top_Path_ConjMult1_Add2_7_add_f_Top_Path_ConjMult1_Sub_7_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_7_add_f_Top_Path_ConjMult1_Sub_7_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_7_add_f_Top_Path_ConjMult1_Sub_7_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_7_add_f_Top_Path_ConjMult1_Sub_7_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_7_add_f_Top_Path_ConjMult1_Sub_7_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_7_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_7_f_q,
    	result	 => Top_Path_ConjMult1_Add2_7_add_f_Top_Path_ConjMult1_Sub_7_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_7_add_f_Top_Path_ConjMult1_Sub_7_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_7_add_f_Top_Path_ConjMult1_Sub_7_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_7_add_f_Top_Path_ConjMult1_Sub_7_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_7_add_f_Top_Path_ConjMult1_Sub_7_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_7_add_f_Top_Path_ConjMult1_Sub_7_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_7_f_q);
    Top_Path_ConjMult1_Add2_7_add_f_Top_Path_ConjMult1_Sub_7_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_7_f_q);
    Top_Path_ConjMult1_Add2_7_add_f_Top_Path_ConjMult1_Sub_7_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_7_add_f_Top_Path_ConjMult1_Sub_7_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_PingPongAddr_Mux4_7(MUX,546)@10
    Control_PingPongAddr_Mux4_7_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_7: PROCESS (Control_PingPongAddr_Mux4_7_s, Control_DerivedSignals_Idx2ColRng_7_q, Control_DerivedSignals_Idx2ColRng_56_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_7_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_7_q <= Control_DerivedSignals_Idx2ColRng_7_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_7_q <= Control_DerivedSignals_Idx2ColRng_56_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_7_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_7_q_to_Top_Path_EffVecLength_7_im_a(DELAY,5545)@10
    ld_Control_PingPongAddr_Mux4_7_q_to_Top_Path_EffVecLength_7_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_7_q, xout => ld_Control_PingPongAddr_Mux4_7_q_to_Top_Path_EffVecLength_7_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_7_im(SELECTOR,1685)@22
    Top_Path_EffVecLength_7_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_7_im_q <= (others => '0');
            Top_Path_EffVecLength_7_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_7_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_7_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_7_q_to_Top_Path_EffVecLength_7_im_a_q = "1") THEN
                Top_Path_EffVecLength_7_im_q <= Top_Path_ConjMult1_Add2_7_add_f_Top_Path_ConjMult1_Sub_7_R_sub_f_merged_q;
                Top_Path_EffVecLength_7_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_6_im(DUALMEM,1555)@11
    Top_Path_DualMem_6_im_reset0 <= areset;
    Top_Path_DualMem_6_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_6_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_6_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_6_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_6_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_6_q(0),
        aclr0 => Top_Path_DualMem_6_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_6_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_6_im_iq,
        q_a => Top_Path_DualMem_6_im_ir,
        address_a => Top_Path_DualMem_6_im_aa,
        data_a => Top_Path_DualMem_6_im_ia
    );
        Top_Path_DualMem_6_im_q <= Top_Path_DualMem_6_im_iq(31 downto 0);
        Top_Path_DualMem_6_im_r <= Top_Path_DualMem_6_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_6_im_6_im(DELAY,1972)@13
    Top_Path_latch_0L_SampleDelay_6_im_6_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_6_im_q, xout => Top_Path_latch_0L_SampleDelay_6_im_6_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_6_im(MUX,1844)@13
    Top_Path_latch_0L_Mux_6_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_6_im: PROCESS (Top_Path_latch_0L_Mux_6_im_s, Top_Path_latch_0L_SampleDelay_6_im_6_im_q, Top_Path_DualMem_6_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_6_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_6_im_q <= Top_Path_latch_0L_SampleDelay_6_im_6_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_6_im_q <= Top_Path_DualMem_6_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_6_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_6_f(FLOATMULT,2362)@13
    Top_Path_ConjMult1_Multri_6_f_reset <= areset;
    Top_Path_ConjMult1_Multri_6_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_6_f_reset,
    		dataa	 => Top_Path_DualMem_6_re_q,
    		datab	 => Top_Path_latch_0L_Mux_6_im_q,
    		result	 => Top_Path_ConjMult1_Multri_6_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_6_f_a_real <= sIEEE_2_real(Top_Path_DualMem_6_re_q);
    Top_Path_ConjMult1_Multri_6_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_6_im_q);
    Top_Path_ConjMult1_Multri_6_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_6_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_6_re_6_re(DELAY,1971)@13
    Top_Path_latch_0L_SampleDelay_6_re_6_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_6_re_q, xout => Top_Path_latch_0L_SampleDelay_6_re_6_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_6_re(MUX,1843)@13
    Top_Path_latch_0L_Mux_6_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_6_re: PROCESS (Top_Path_latch_0L_Mux_6_re_s, Top_Path_latch_0L_SampleDelay_6_re_6_re_q, Top_Path_DualMem_6_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_6_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_6_re_q <= Top_Path_latch_0L_SampleDelay_6_re_6_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_6_re_q <= Top_Path_DualMem_6_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_6_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_6_f(FLOATMULT,2298)@13
    Top_Path_ConjMult1_Multir_6_f_reset <= areset;
    Top_Path_ConjMult1_Multir_6_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_6_f_reset,
    		dataa	 => Top_Path_DualMem_6_im_q,
    		datab	 => Top_Path_latch_0L_Mux_6_re_q,
    		result	 => Top_Path_ConjMult1_Multir_6_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_6_f_a_real <= sIEEE_2_real(Top_Path_DualMem_6_im_q);
    Top_Path_ConjMult1_Multir_6_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_6_re_q);
    Top_Path_ConjMult1_Multir_6_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_6_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_6_add_f_Top_Path_ConjMult1_Sub_6_R_sub_f_merged(FLOATADDSUB,3035)@17
    Top_Path_ConjMult1_Add2_6_add_f_Top_Path_ConjMult1_Sub_6_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_6_add_f_Top_Path_ConjMult1_Sub_6_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_6_add_f_Top_Path_ConjMult1_Sub_6_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_6_add_f_Top_Path_ConjMult1_Sub_6_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_6_add_f_Top_Path_ConjMult1_Sub_6_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_6_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_6_f_q,
    	result	 => Top_Path_ConjMult1_Add2_6_add_f_Top_Path_ConjMult1_Sub_6_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_6_add_f_Top_Path_ConjMult1_Sub_6_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_6_add_f_Top_Path_ConjMult1_Sub_6_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_6_add_f_Top_Path_ConjMult1_Sub_6_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_6_add_f_Top_Path_ConjMult1_Sub_6_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_6_add_f_Top_Path_ConjMult1_Sub_6_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_6_f_q);
    Top_Path_ConjMult1_Add2_6_add_f_Top_Path_ConjMult1_Sub_6_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_6_f_q);
    Top_Path_ConjMult1_Add2_6_add_f_Top_Path_ConjMult1_Sub_6_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_6_add_f_Top_Path_ConjMult1_Sub_6_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_PingPongAddr_Mux4_6(MUX,545)@10
    Control_PingPongAddr_Mux4_6_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_6: PROCESS (Control_PingPongAddr_Mux4_6_s, Control_DerivedSignals_Idx2ColRng_6_q, Control_DerivedSignals_Idx2ColRng_57_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_6_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_6_q <= Control_DerivedSignals_Idx2ColRng_6_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_6_q <= Control_DerivedSignals_Idx2ColRng_57_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_6_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_6_q_to_Top_Path_EffVecLength_6_im_a(DELAY,5541)@10
    ld_Control_PingPongAddr_Mux4_6_q_to_Top_Path_EffVecLength_6_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_6_q, xout => ld_Control_PingPongAddr_Mux4_6_q_to_Top_Path_EffVecLength_6_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_6_im(SELECTOR,1683)@22
    Top_Path_EffVecLength_6_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_6_im_q <= (others => '0');
            Top_Path_EffVecLength_6_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_6_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_6_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_6_q_to_Top_Path_EffVecLength_6_im_a_q = "1") THEN
                Top_Path_EffVecLength_6_im_q <= Top_Path_ConjMult1_Add2_6_add_f_Top_Path_ConjMult1_Sub_6_R_sub_f_merged_q;
                Top_Path_EffVecLength_6_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_im_0_im_add_0_3_f(FLOATADDSUB,2892)@23
    Top_Path_VectorDotP_0_im_0_im_add_0_3_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_0_3_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_0_3_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_0_3_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_0_3_f_reset,
    	dataa	 => Top_Path_EffVecLength_6_im_q,
    	datab	 => Top_Path_EffVecLength_7_im_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_0_3_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_0_3_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_0_3_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_0_3_f_n <= Top_Path_VectorDotP_0_im_0_im_add_0_3_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_0_3_f_a_real <= sInternal_2_real(Top_Path_EffVecLength_6_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_3_f_b_real <= sInternal_2_real(Top_Path_EffVecLength_7_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_3_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_3_f_q);
    -- synopsys translate on

	--Top_Path_DualMem_5_im(DUALMEM,1553)@11
    Top_Path_DualMem_5_im_reset0 <= areset;
    Top_Path_DualMem_5_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_5_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_5_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_5_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_5_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_5_q(0),
        aclr0 => Top_Path_DualMem_5_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_5_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_5_im_iq,
        q_a => Top_Path_DualMem_5_im_ir,
        address_a => Top_Path_DualMem_5_im_aa,
        data_a => Top_Path_DualMem_5_im_ia
    );
        Top_Path_DualMem_5_im_q <= Top_Path_DualMem_5_im_iq(31 downto 0);
        Top_Path_DualMem_5_im_r <= Top_Path_DualMem_5_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_5_im_5_im(DELAY,1970)@13
    Top_Path_latch_0L_SampleDelay_5_im_5_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_5_im_q, xout => Top_Path_latch_0L_SampleDelay_5_im_5_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_5_im(MUX,1842)@13
    Top_Path_latch_0L_Mux_5_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_5_im: PROCESS (Top_Path_latch_0L_Mux_5_im_s, Top_Path_latch_0L_SampleDelay_5_im_5_im_q, Top_Path_DualMem_5_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_5_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_5_im_q <= Top_Path_latch_0L_SampleDelay_5_im_5_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_5_im_q <= Top_Path_DualMem_5_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_5_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_5_f(FLOATMULT,2361)@13
    Top_Path_ConjMult1_Multri_5_f_reset <= areset;
    Top_Path_ConjMult1_Multri_5_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_5_f_reset,
    		dataa	 => Top_Path_DualMem_5_re_q,
    		datab	 => Top_Path_latch_0L_Mux_5_im_q,
    		result	 => Top_Path_ConjMult1_Multri_5_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_5_f_a_real <= sIEEE_2_real(Top_Path_DualMem_5_re_q);
    Top_Path_ConjMult1_Multri_5_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_5_im_q);
    Top_Path_ConjMult1_Multri_5_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_5_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_5_re_5_re(DELAY,1969)@13
    Top_Path_latch_0L_SampleDelay_5_re_5_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_5_re_q, xout => Top_Path_latch_0L_SampleDelay_5_re_5_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_5_re(MUX,1841)@13
    Top_Path_latch_0L_Mux_5_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_5_re: PROCESS (Top_Path_latch_0L_Mux_5_re_s, Top_Path_latch_0L_SampleDelay_5_re_5_re_q, Top_Path_DualMem_5_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_5_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_5_re_q <= Top_Path_latch_0L_SampleDelay_5_re_5_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_5_re_q <= Top_Path_DualMem_5_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_5_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_5_f(FLOATMULT,2297)@13
    Top_Path_ConjMult1_Multir_5_f_reset <= areset;
    Top_Path_ConjMult1_Multir_5_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_5_f_reset,
    		dataa	 => Top_Path_DualMem_5_im_q,
    		datab	 => Top_Path_latch_0L_Mux_5_re_q,
    		result	 => Top_Path_ConjMult1_Multir_5_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_5_f_a_real <= sIEEE_2_real(Top_Path_DualMem_5_im_q);
    Top_Path_ConjMult1_Multir_5_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_5_re_q);
    Top_Path_ConjMult1_Multir_5_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_5_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_5_add_f_Top_Path_ConjMult1_Sub_5_R_sub_f_merged(FLOATADDSUB,3033)@17
    Top_Path_ConjMult1_Add2_5_add_f_Top_Path_ConjMult1_Sub_5_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_5_add_f_Top_Path_ConjMult1_Sub_5_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_5_add_f_Top_Path_ConjMult1_Sub_5_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_5_add_f_Top_Path_ConjMult1_Sub_5_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_5_add_f_Top_Path_ConjMult1_Sub_5_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_5_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_5_f_q,
    	result	 => Top_Path_ConjMult1_Add2_5_add_f_Top_Path_ConjMult1_Sub_5_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_5_add_f_Top_Path_ConjMult1_Sub_5_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_5_add_f_Top_Path_ConjMult1_Sub_5_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_5_add_f_Top_Path_ConjMult1_Sub_5_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_5_add_f_Top_Path_ConjMult1_Sub_5_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_5_add_f_Top_Path_ConjMult1_Sub_5_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_5_f_q);
    Top_Path_ConjMult1_Add2_5_add_f_Top_Path_ConjMult1_Sub_5_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_5_f_q);
    Top_Path_ConjMult1_Add2_5_add_f_Top_Path_ConjMult1_Sub_5_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_5_add_f_Top_Path_ConjMult1_Sub_5_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_PingPongAddr_Mux4_5(MUX,544)@10
    Control_PingPongAddr_Mux4_5_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_5: PROCESS (Control_PingPongAddr_Mux4_5_s, Control_DerivedSignals_Idx2ColRng_5_q, Control_DerivedSignals_Idx2ColRng_58_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_5_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_5_q <= Control_DerivedSignals_Idx2ColRng_5_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_5_q <= Control_DerivedSignals_Idx2ColRng_58_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_5_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_5_q_to_Top_Path_EffVecLength_5_im_a(DELAY,5537)@10
    ld_Control_PingPongAddr_Mux4_5_q_to_Top_Path_EffVecLength_5_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_5_q, xout => ld_Control_PingPongAddr_Mux4_5_q_to_Top_Path_EffVecLength_5_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_5_im(SELECTOR,1681)@22
    Top_Path_EffVecLength_5_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_5_im_q <= (others => '0');
            Top_Path_EffVecLength_5_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_5_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_5_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_5_q_to_Top_Path_EffVecLength_5_im_a_q = "1") THEN
                Top_Path_EffVecLength_5_im_q <= Top_Path_ConjMult1_Add2_5_add_f_Top_Path_ConjMult1_Sub_5_R_sub_f_merged_q;
                Top_Path_EffVecLength_5_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_4_im(DUALMEM,1551)@11
    Top_Path_DualMem_4_im_reset0 <= areset;
    Top_Path_DualMem_4_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_4_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_4_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_4_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_4_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_4_q(0),
        aclr0 => Top_Path_DualMem_4_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_4_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_4_im_iq,
        q_a => Top_Path_DualMem_4_im_ir,
        address_a => Top_Path_DualMem_4_im_aa,
        data_a => Top_Path_DualMem_4_im_ia
    );
        Top_Path_DualMem_4_im_q <= Top_Path_DualMem_4_im_iq(31 downto 0);
        Top_Path_DualMem_4_im_r <= Top_Path_DualMem_4_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_4_im_4_im(DELAY,1968)@13
    Top_Path_latch_0L_SampleDelay_4_im_4_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_4_im_q, xout => Top_Path_latch_0L_SampleDelay_4_im_4_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_4_im(MUX,1840)@13
    Top_Path_latch_0L_Mux_4_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_4_im: PROCESS (Top_Path_latch_0L_Mux_4_im_s, Top_Path_latch_0L_SampleDelay_4_im_4_im_q, Top_Path_DualMem_4_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_4_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_4_im_q <= Top_Path_latch_0L_SampleDelay_4_im_4_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_4_im_q <= Top_Path_DualMem_4_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_4_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_4_f(FLOATMULT,2360)@13
    Top_Path_ConjMult1_Multri_4_f_reset <= areset;
    Top_Path_ConjMult1_Multri_4_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_4_f_reset,
    		dataa	 => Top_Path_DualMem_4_re_q,
    		datab	 => Top_Path_latch_0L_Mux_4_im_q,
    		result	 => Top_Path_ConjMult1_Multri_4_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_4_f_a_real <= sIEEE_2_real(Top_Path_DualMem_4_re_q);
    Top_Path_ConjMult1_Multri_4_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_4_im_q);
    Top_Path_ConjMult1_Multri_4_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_4_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_4_re_4_re(DELAY,1967)@13
    Top_Path_latch_0L_SampleDelay_4_re_4_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_4_re_q, xout => Top_Path_latch_0L_SampleDelay_4_re_4_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_4_re(MUX,1839)@13
    Top_Path_latch_0L_Mux_4_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_4_re: PROCESS (Top_Path_latch_0L_Mux_4_re_s, Top_Path_latch_0L_SampleDelay_4_re_4_re_q, Top_Path_DualMem_4_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_4_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_4_re_q <= Top_Path_latch_0L_SampleDelay_4_re_4_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_4_re_q <= Top_Path_DualMem_4_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_4_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_4_f(FLOATMULT,2296)@13
    Top_Path_ConjMult1_Multir_4_f_reset <= areset;
    Top_Path_ConjMult1_Multir_4_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_4_f_reset,
    		dataa	 => Top_Path_DualMem_4_im_q,
    		datab	 => Top_Path_latch_0L_Mux_4_re_q,
    		result	 => Top_Path_ConjMult1_Multir_4_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_4_f_a_real <= sIEEE_2_real(Top_Path_DualMem_4_im_q);
    Top_Path_ConjMult1_Multir_4_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_4_re_q);
    Top_Path_ConjMult1_Multir_4_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_4_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_4_add_f_Top_Path_ConjMult1_Sub_4_R_sub_f_merged(FLOATADDSUB,3031)@17
    Top_Path_ConjMult1_Add2_4_add_f_Top_Path_ConjMult1_Sub_4_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_4_add_f_Top_Path_ConjMult1_Sub_4_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_4_add_f_Top_Path_ConjMult1_Sub_4_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_4_add_f_Top_Path_ConjMult1_Sub_4_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_4_add_f_Top_Path_ConjMult1_Sub_4_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_4_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_4_f_q,
    	result	 => Top_Path_ConjMult1_Add2_4_add_f_Top_Path_ConjMult1_Sub_4_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_4_add_f_Top_Path_ConjMult1_Sub_4_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_4_add_f_Top_Path_ConjMult1_Sub_4_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_4_add_f_Top_Path_ConjMult1_Sub_4_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_4_add_f_Top_Path_ConjMult1_Sub_4_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_4_add_f_Top_Path_ConjMult1_Sub_4_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_4_f_q);
    Top_Path_ConjMult1_Add2_4_add_f_Top_Path_ConjMult1_Sub_4_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_4_f_q);
    Top_Path_ConjMult1_Add2_4_add_f_Top_Path_ConjMult1_Sub_4_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_4_add_f_Top_Path_ConjMult1_Sub_4_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_PingPongAddr_Mux4_4(MUX,543)@10
    Control_PingPongAddr_Mux4_4_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_4: PROCESS (Control_PingPongAddr_Mux4_4_s, Control_DerivedSignals_Idx2ColRng_4_q, Control_DerivedSignals_Idx2ColRng_59_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_4_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_4_q <= Control_DerivedSignals_Idx2ColRng_4_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_4_q <= Control_DerivedSignals_Idx2ColRng_59_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_4_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_4_q_to_Top_Path_EffVecLength_4_im_a(DELAY,5533)@10
    ld_Control_PingPongAddr_Mux4_4_q_to_Top_Path_EffVecLength_4_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_4_q, xout => ld_Control_PingPongAddr_Mux4_4_q_to_Top_Path_EffVecLength_4_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_4_im(SELECTOR,1679)@22
    Top_Path_EffVecLength_4_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_4_im_q <= (others => '0');
            Top_Path_EffVecLength_4_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_4_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_4_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_4_q_to_Top_Path_EffVecLength_4_im_a_q = "1") THEN
                Top_Path_EffVecLength_4_im_q <= Top_Path_ConjMult1_Add2_4_add_f_Top_Path_ConjMult1_Sub_4_R_sub_f_merged_q;
                Top_Path_EffVecLength_4_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_im_0_im_add_0_2_f(FLOATADDSUB,2890)@23
    Top_Path_VectorDotP_0_im_0_im_add_0_2_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_0_2_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_0_2_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_0_2_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_0_2_f_reset,
    	dataa	 => Top_Path_EffVecLength_4_im_q,
    	datab	 => Top_Path_EffVecLength_5_im_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_0_2_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_0_2_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_0_2_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_0_2_f_n <= Top_Path_VectorDotP_0_im_0_im_add_0_2_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_0_2_f_a_real <= sInternal_2_real(Top_Path_EffVecLength_4_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_2_f_b_real <= sInternal_2_real(Top_Path_EffVecLength_5_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_2_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_2_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_im_0_im_add_1_1_f(FLOATADDSUB,2952)@28
    Top_Path_VectorDotP_0_im_0_im_add_1_1_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_1_1_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_1_1_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_1_1_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_1_1_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_im_0_im_add_0_2_f_q,
    	datab	 => Top_Path_VectorDotP_0_im_0_im_add_0_3_f_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_1_1_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_1_1_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_1_1_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_1_1_f_n <= Top_Path_VectorDotP_0_im_0_im_add_1_1_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_1_1_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_2_f_q);
    Top_Path_VectorDotP_0_im_0_im_add_1_1_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_3_f_q);
    Top_Path_VectorDotP_0_im_0_im_add_1_1_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_1_1_f_q);
    -- synopsys translate on

	--Top_Path_DualMem_3_im(DUALMEM,1549)@11
    Top_Path_DualMem_3_im_reset0 <= areset;
    Top_Path_DualMem_3_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_3_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_3_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_3_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_3_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_3_q(0),
        aclr0 => Top_Path_DualMem_3_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_3_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_3_im_iq,
        q_a => Top_Path_DualMem_3_im_ir,
        address_a => Top_Path_DualMem_3_im_aa,
        data_a => Top_Path_DualMem_3_im_ia
    );
        Top_Path_DualMem_3_im_q <= Top_Path_DualMem_3_im_iq(31 downto 0);
        Top_Path_DualMem_3_im_r <= Top_Path_DualMem_3_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_3_im_3_im(DELAY,1966)@13
    Top_Path_latch_0L_SampleDelay_3_im_3_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_3_im_q, xout => Top_Path_latch_0L_SampleDelay_3_im_3_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_3_im(MUX,1838)@13
    Top_Path_latch_0L_Mux_3_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_3_im: PROCESS (Top_Path_latch_0L_Mux_3_im_s, Top_Path_latch_0L_SampleDelay_3_im_3_im_q, Top_Path_DualMem_3_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_3_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_3_im_q <= Top_Path_latch_0L_SampleDelay_3_im_3_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_3_im_q <= Top_Path_DualMem_3_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_3_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_3_f(FLOATMULT,2359)@13
    Top_Path_ConjMult1_Multri_3_f_reset <= areset;
    Top_Path_ConjMult1_Multri_3_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_3_f_reset,
    		dataa	 => Top_Path_DualMem_3_re_q,
    		datab	 => Top_Path_latch_0L_Mux_3_im_q,
    		result	 => Top_Path_ConjMult1_Multri_3_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_3_f_a_real <= sIEEE_2_real(Top_Path_DualMem_3_re_q);
    Top_Path_ConjMult1_Multri_3_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_3_im_q);
    Top_Path_ConjMult1_Multri_3_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_3_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_3_re_3_re(DELAY,1965)@13
    Top_Path_latch_0L_SampleDelay_3_re_3_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_3_re_q, xout => Top_Path_latch_0L_SampleDelay_3_re_3_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_3_re(MUX,1837)@13
    Top_Path_latch_0L_Mux_3_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_3_re: PROCESS (Top_Path_latch_0L_Mux_3_re_s, Top_Path_latch_0L_SampleDelay_3_re_3_re_q, Top_Path_DualMem_3_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_3_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_3_re_q <= Top_Path_latch_0L_SampleDelay_3_re_3_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_3_re_q <= Top_Path_DualMem_3_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_3_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_3_f(FLOATMULT,2295)@13
    Top_Path_ConjMult1_Multir_3_f_reset <= areset;
    Top_Path_ConjMult1_Multir_3_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_3_f_reset,
    		dataa	 => Top_Path_DualMem_3_im_q,
    		datab	 => Top_Path_latch_0L_Mux_3_re_q,
    		result	 => Top_Path_ConjMult1_Multir_3_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_3_f_a_real <= sIEEE_2_real(Top_Path_DualMem_3_im_q);
    Top_Path_ConjMult1_Multir_3_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_3_re_q);
    Top_Path_ConjMult1_Multir_3_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_3_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_3_add_f_Top_Path_ConjMult1_Sub_3_R_sub_f_merged(FLOATADDSUB,3029)@17
    Top_Path_ConjMult1_Add2_3_add_f_Top_Path_ConjMult1_Sub_3_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_3_add_f_Top_Path_ConjMult1_Sub_3_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_3_add_f_Top_Path_ConjMult1_Sub_3_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_3_add_f_Top_Path_ConjMult1_Sub_3_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_3_add_f_Top_Path_ConjMult1_Sub_3_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_3_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_3_f_q,
    	result	 => Top_Path_ConjMult1_Add2_3_add_f_Top_Path_ConjMult1_Sub_3_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_3_add_f_Top_Path_ConjMult1_Sub_3_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_3_add_f_Top_Path_ConjMult1_Sub_3_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_3_add_f_Top_Path_ConjMult1_Sub_3_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_3_add_f_Top_Path_ConjMult1_Sub_3_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_3_add_f_Top_Path_ConjMult1_Sub_3_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_3_f_q);
    Top_Path_ConjMult1_Add2_3_add_f_Top_Path_ConjMult1_Sub_3_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_3_f_q);
    Top_Path_ConjMult1_Add2_3_add_f_Top_Path_ConjMult1_Sub_3_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_3_add_f_Top_Path_ConjMult1_Sub_3_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_PingPongAddr_Mux4_3(MUX,542)@10
    Control_PingPongAddr_Mux4_3_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_3: PROCESS (Control_PingPongAddr_Mux4_3_s, Control_DerivedSignals_Idx2ColRng_3_q, Control_DerivedSignals_Idx2ColRng_60_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_3_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_3_q <= Control_DerivedSignals_Idx2ColRng_3_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_3_q <= Control_DerivedSignals_Idx2ColRng_60_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_3_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_3_q_to_Top_Path_EffVecLength_3_im_a(DELAY,5529)@10
    ld_Control_PingPongAddr_Mux4_3_q_to_Top_Path_EffVecLength_3_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_3_q, xout => ld_Control_PingPongAddr_Mux4_3_q_to_Top_Path_EffVecLength_3_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_3_im(SELECTOR,1677)@22
    Top_Path_EffVecLength_3_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_3_im_q <= (others => '0');
            Top_Path_EffVecLength_3_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_3_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_3_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_3_q_to_Top_Path_EffVecLength_3_im_a_q = "1") THEN
                Top_Path_EffVecLength_3_im_q <= Top_Path_ConjMult1_Add2_3_add_f_Top_Path_ConjMult1_Sub_3_R_sub_f_merged_q;
                Top_Path_EffVecLength_3_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_2_im(DUALMEM,1547)@11
    Top_Path_DualMem_2_im_reset0 <= areset;
    Top_Path_DualMem_2_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_2_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_2_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_2_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_2_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_2_q(0),
        aclr0 => Top_Path_DualMem_2_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_2_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_2_im_iq,
        q_a => Top_Path_DualMem_2_im_ir,
        address_a => Top_Path_DualMem_2_im_aa,
        data_a => Top_Path_DualMem_2_im_ia
    );
        Top_Path_DualMem_2_im_q <= Top_Path_DualMem_2_im_iq(31 downto 0);
        Top_Path_DualMem_2_im_r <= Top_Path_DualMem_2_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_2_im_2_im(DELAY,1964)@13
    Top_Path_latch_0L_SampleDelay_2_im_2_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_2_im_q, xout => Top_Path_latch_0L_SampleDelay_2_im_2_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_2_im(MUX,1836)@13
    Top_Path_latch_0L_Mux_2_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_2_im: PROCESS (Top_Path_latch_0L_Mux_2_im_s, Top_Path_latch_0L_SampleDelay_2_im_2_im_q, Top_Path_DualMem_2_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_2_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_2_im_q <= Top_Path_latch_0L_SampleDelay_2_im_2_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_2_im_q <= Top_Path_DualMem_2_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_2_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_2_f(FLOATMULT,2358)@13
    Top_Path_ConjMult1_Multri_2_f_reset <= areset;
    Top_Path_ConjMult1_Multri_2_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_2_f_reset,
    		dataa	 => Top_Path_DualMem_2_re_q,
    		datab	 => Top_Path_latch_0L_Mux_2_im_q,
    		result	 => Top_Path_ConjMult1_Multri_2_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_2_f_a_real <= sIEEE_2_real(Top_Path_DualMem_2_re_q);
    Top_Path_ConjMult1_Multri_2_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_2_im_q);
    Top_Path_ConjMult1_Multri_2_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_2_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_2_re_2_re(DELAY,1963)@13
    Top_Path_latch_0L_SampleDelay_2_re_2_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_2_re_q, xout => Top_Path_latch_0L_SampleDelay_2_re_2_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_2_re(MUX,1835)@13
    Top_Path_latch_0L_Mux_2_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_2_re: PROCESS (Top_Path_latch_0L_Mux_2_re_s, Top_Path_latch_0L_SampleDelay_2_re_2_re_q, Top_Path_DualMem_2_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_2_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_2_re_q <= Top_Path_latch_0L_SampleDelay_2_re_2_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_2_re_q <= Top_Path_DualMem_2_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_2_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_2_f(FLOATMULT,2294)@13
    Top_Path_ConjMult1_Multir_2_f_reset <= areset;
    Top_Path_ConjMult1_Multir_2_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_2_f_reset,
    		dataa	 => Top_Path_DualMem_2_im_q,
    		datab	 => Top_Path_latch_0L_Mux_2_re_q,
    		result	 => Top_Path_ConjMult1_Multir_2_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_2_f_a_real <= sIEEE_2_real(Top_Path_DualMem_2_im_q);
    Top_Path_ConjMult1_Multir_2_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_2_re_q);
    Top_Path_ConjMult1_Multir_2_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_2_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_2_add_f_Top_Path_ConjMult1_Sub_2_R_sub_f_merged(FLOATADDSUB,3027)@17
    Top_Path_ConjMult1_Add2_2_add_f_Top_Path_ConjMult1_Sub_2_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_2_add_f_Top_Path_ConjMult1_Sub_2_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_2_add_f_Top_Path_ConjMult1_Sub_2_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_2_add_f_Top_Path_ConjMult1_Sub_2_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_2_add_f_Top_Path_ConjMult1_Sub_2_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_2_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_2_f_q,
    	result	 => Top_Path_ConjMult1_Add2_2_add_f_Top_Path_ConjMult1_Sub_2_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_2_add_f_Top_Path_ConjMult1_Sub_2_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_2_add_f_Top_Path_ConjMult1_Sub_2_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_2_add_f_Top_Path_ConjMult1_Sub_2_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_2_add_f_Top_Path_ConjMult1_Sub_2_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_2_add_f_Top_Path_ConjMult1_Sub_2_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_2_f_q);
    Top_Path_ConjMult1_Add2_2_add_f_Top_Path_ConjMult1_Sub_2_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_2_f_q);
    Top_Path_ConjMult1_Add2_2_add_f_Top_Path_ConjMult1_Sub_2_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_2_add_f_Top_Path_ConjMult1_Sub_2_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_PingPongAddr_Mux4_2(MUX,541)@10
    Control_PingPongAddr_Mux4_2_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_2: PROCESS (Control_PingPongAddr_Mux4_2_s, Control_DerivedSignals_Idx2ColRng_2_q, Control_DerivedSignals_Idx2ColRng_61_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_2_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_2_q <= Control_DerivedSignals_Idx2ColRng_2_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_2_q <= Control_DerivedSignals_Idx2ColRng_61_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_2_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_2_q_to_Top_Path_EffVecLength_2_im_a(DELAY,5525)@10
    ld_Control_PingPongAddr_Mux4_2_q_to_Top_Path_EffVecLength_2_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_2_q, xout => ld_Control_PingPongAddr_Mux4_2_q_to_Top_Path_EffVecLength_2_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_2_im(SELECTOR,1675)@22
    Top_Path_EffVecLength_2_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_2_im_q <= (others => '0');
            Top_Path_EffVecLength_2_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_2_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_2_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_2_q_to_Top_Path_EffVecLength_2_im_a_q = "1") THEN
                Top_Path_EffVecLength_2_im_q <= Top_Path_ConjMult1_Add2_2_add_f_Top_Path_ConjMult1_Sub_2_R_sub_f_merged_q;
                Top_Path_EffVecLength_2_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_im_0_im_add_0_1_f(FLOATADDSUB,2888)@23
    Top_Path_VectorDotP_0_im_0_im_add_0_1_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_0_1_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_0_1_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_0_1_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_0_1_f_reset,
    	dataa	 => Top_Path_EffVecLength_2_im_q,
    	datab	 => Top_Path_EffVecLength_3_im_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_0_1_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_0_1_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_0_1_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_0_1_f_n <= Top_Path_VectorDotP_0_im_0_im_add_0_1_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_0_1_f_a_real <= sInternal_2_real(Top_Path_EffVecLength_2_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_1_f_b_real <= sInternal_2_real(Top_Path_EffVecLength_3_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_1_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_1_f_q);
    -- synopsys translate on

	--Top_Path_DualMem_1_im(DUALMEM,1545)@11
    Top_Path_DualMem_1_im_reset0 <= areset;
    Top_Path_DualMem_1_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_1_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_1_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_1_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_1_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_1_q(0),
        aclr0 => Top_Path_DualMem_1_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_1_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_1_im_iq,
        q_a => Top_Path_DualMem_1_im_ir,
        address_a => Top_Path_DualMem_1_im_aa,
        data_a => Top_Path_DualMem_1_im_ia
    );
        Top_Path_DualMem_1_im_q <= Top_Path_DualMem_1_im_iq(31 downto 0);
        Top_Path_DualMem_1_im_r <= Top_Path_DualMem_1_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_1_im_1_im(DELAY,1962)@13
    Top_Path_latch_0L_SampleDelay_1_im_1_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_1_im_q, xout => Top_Path_latch_0L_SampleDelay_1_im_1_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_1_im(MUX,1834)@13
    Top_Path_latch_0L_Mux_1_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_1_im: PROCESS (Top_Path_latch_0L_Mux_1_im_s, Top_Path_latch_0L_SampleDelay_1_im_1_im_q, Top_Path_DualMem_1_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_1_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_1_im_q <= Top_Path_latch_0L_SampleDelay_1_im_1_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_1_im_q <= Top_Path_DualMem_1_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_1_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_1_f(FLOATMULT,2357)@13
    Top_Path_ConjMult1_Multri_1_f_reset <= areset;
    Top_Path_ConjMult1_Multri_1_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_1_f_reset,
    		dataa	 => Top_Path_DualMem_1_re_q,
    		datab	 => Top_Path_latch_0L_Mux_1_im_q,
    		result	 => Top_Path_ConjMult1_Multri_1_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_1_f_a_real <= sIEEE_2_real(Top_Path_DualMem_1_re_q);
    Top_Path_ConjMult1_Multri_1_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_1_im_q);
    Top_Path_ConjMult1_Multri_1_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_1_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_1_re_1_re(DELAY,1961)@13
    Top_Path_latch_0L_SampleDelay_1_re_1_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_1_re_q, xout => Top_Path_latch_0L_SampleDelay_1_re_1_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_1_re(MUX,1833)@13
    Top_Path_latch_0L_Mux_1_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_1_re: PROCESS (Top_Path_latch_0L_Mux_1_re_s, Top_Path_latch_0L_SampleDelay_1_re_1_re_q, Top_Path_DualMem_1_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_1_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_1_re_q <= Top_Path_latch_0L_SampleDelay_1_re_1_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_1_re_q <= Top_Path_DualMem_1_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_1_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_1_f(FLOATMULT,2293)@13
    Top_Path_ConjMult1_Multir_1_f_reset <= areset;
    Top_Path_ConjMult1_Multir_1_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_1_f_reset,
    		dataa	 => Top_Path_DualMem_1_im_q,
    		datab	 => Top_Path_latch_0L_Mux_1_re_q,
    		result	 => Top_Path_ConjMult1_Multir_1_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_1_f_a_real <= sIEEE_2_real(Top_Path_DualMem_1_im_q);
    Top_Path_ConjMult1_Multir_1_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_1_re_q);
    Top_Path_ConjMult1_Multir_1_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_1_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_1_add_f_Top_Path_ConjMult1_Sub_1_R_sub_f_merged(FLOATADDSUB,3025)@17
    Top_Path_ConjMult1_Add2_1_add_f_Top_Path_ConjMult1_Sub_1_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_1_add_f_Top_Path_ConjMult1_Sub_1_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_1_add_f_Top_Path_ConjMult1_Sub_1_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_1_add_f_Top_Path_ConjMult1_Sub_1_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_1_add_f_Top_Path_ConjMult1_Sub_1_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_1_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_1_f_q,
    	result	 => Top_Path_ConjMult1_Add2_1_add_f_Top_Path_ConjMult1_Sub_1_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_1_add_f_Top_Path_ConjMult1_Sub_1_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_1_add_f_Top_Path_ConjMult1_Sub_1_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_1_add_f_Top_Path_ConjMult1_Sub_1_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_1_add_f_Top_Path_ConjMult1_Sub_1_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_1_add_f_Top_Path_ConjMult1_Sub_1_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_1_f_q);
    Top_Path_ConjMult1_Add2_1_add_f_Top_Path_ConjMult1_Sub_1_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_1_f_q);
    Top_Path_ConjMult1_Add2_1_add_f_Top_Path_ConjMult1_Sub_1_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_1_add_f_Top_Path_ConjMult1_Sub_1_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_PingPongAddr_Mux4_1(MUX,540)@10
    Control_PingPongAddr_Mux4_1_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_1: PROCESS (Control_PingPongAddr_Mux4_1_s, Control_DerivedSignals_Idx2ColRng_1_q, Control_DerivedSignals_Idx2ColRng_62_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_1_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_1_q <= Control_DerivedSignals_Idx2ColRng_1_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_1_q <= Control_DerivedSignals_Idx2ColRng_62_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_1_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_1_q_to_Top_Path_EffVecLength_1_im_a(DELAY,5521)@10
    ld_Control_PingPongAddr_Mux4_1_q_to_Top_Path_EffVecLength_1_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_1_q, xout => ld_Control_PingPongAddr_Mux4_1_q_to_Top_Path_EffVecLength_1_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_1_im(SELECTOR,1673)@22
    Top_Path_EffVecLength_1_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_1_im_q <= (others => '0');
            Top_Path_EffVecLength_1_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_1_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_1_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_1_q_to_Top_Path_EffVecLength_1_im_a_q = "1") THEN
                Top_Path_EffVecLength_1_im_q <= Top_Path_ConjMult1_Add2_1_add_f_Top_Path_ConjMult1_Sub_1_R_sub_f_merged_q;
                Top_Path_EffVecLength_1_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_DualMem_0_im(DUALMEM,1543)@11
    Top_Path_DualMem_0_im_reset0 <= areset;
    Top_Path_DualMem_0_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_0_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_0_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_0_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_0_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_Input_WrBk_Mux_Mux1_0_q_to_Top_Path_DualMem_0_re_b_q(0),
        aclr0 => Top_Path_DualMem_0_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_0_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_0_im_iq,
        q_a => Top_Path_DualMem_0_im_ir,
        address_a => Top_Path_DualMem_0_im_aa,
        data_a => Top_Path_DualMem_0_im_ia
    );
        Top_Path_DualMem_0_im_q <= Top_Path_DualMem_0_im_iq(31 downto 0);
        Top_Path_DualMem_0_im_r <= Top_Path_DualMem_0_im_ir(31 downto 0);

	--Top_Path_latch_0L_SampleDelay_0_im_0_im(DELAY,1960)@13
    Top_Path_latch_0L_SampleDelay_0_im_0_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_0_im_q, xout => Top_Path_latch_0L_SampleDelay_0_im_0_im_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_0_im(MUX,1832)@13
    Top_Path_latch_0L_Mux_0_im_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_0_im: PROCESS (Top_Path_latch_0L_Mux_0_im_s, Top_Path_latch_0L_SampleDelay_0_im_0_im_q, Top_Path_DualMem_0_im_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_0_im_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_0_im_q <= Top_Path_latch_0L_SampleDelay_0_im_0_im_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_0_im_q <= Top_Path_DualMem_0_im_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_0_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multri_0_f(FLOATMULT,2356)@13
    Top_Path_ConjMult1_Multri_0_f_reset <= areset;
    Top_Path_ConjMult1_Multri_0_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multri_0_f_reset,
    		dataa	 => Top_Path_DualMem_0_re_q,
    		datab	 => Top_Path_latch_0L_Mux_0_im_q,
    		result	 => Top_Path_ConjMult1_Multri_0_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multri_0_f_a_real <= sIEEE_2_real(Top_Path_DualMem_0_re_q);
    Top_Path_ConjMult1_Multri_0_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_0_im_q);
    Top_Path_ConjMult1_Multri_0_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_0_f_q);
    -- synopsys translate on

	--Top_Path_latch_0L_SampleDelay_0_re_0_re(DELAY,1959)@13
    Top_Path_latch_0L_SampleDelay_0_re_0_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_latch_0L_Mux_0_re_q, xout => Top_Path_latch_0L_SampleDelay_0_re_0_re_q, clk => clk, aclr => areset );

	--Top_Path_latch_0L_Mux_0_re(MUX,1831)@13
    Top_Path_latch_0L_Mux_0_re_s <= Control_DerivedSignals_And_q;
    Top_Path_latch_0L_Mux_0_re: PROCESS (Top_Path_latch_0L_Mux_0_re_s, Top_Path_latch_0L_SampleDelay_0_re_0_re_q, Top_Path_DualMem_0_re_q)
    BEGIN
            CASE Top_Path_latch_0L_Mux_0_re_s IS
                  WHEN "0" => Top_Path_latch_0L_Mux_0_re_q <= Top_Path_latch_0L_SampleDelay_0_re_0_re_q;
                  WHEN "1" => Top_Path_latch_0L_Mux_0_re_q <= Top_Path_DualMem_0_re_q;
                  WHEN OTHERS => Top_Path_latch_0L_Mux_0_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_ConjMult1_Multir_0_f(FLOATMULT,2292)@13
    Top_Path_ConjMult1_Multir_0_f_reset <= areset;
    Top_Path_ConjMult1_Multir_0_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multir_0_f_reset,
    		dataa	 => Top_Path_DualMem_0_im_q,
    		datab	 => Top_Path_latch_0L_Mux_0_re_q,
    		result	 => Top_Path_ConjMult1_Multir_0_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multir_0_f_a_real <= sIEEE_2_real(Top_Path_DualMem_0_im_q);
    Top_Path_ConjMult1_Multir_0_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_0_re_q);
    Top_Path_ConjMult1_Multir_0_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_0_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_merged(FLOATADDSUB,3023)@17
    Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_merged_reset <= areset;
    Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_merged_add_sub	 <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_not_q;
    Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multir_0_f_q,
    	datab	 => Top_Path_ConjMult1_Multri_0_f_q,
    	result	 => Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_merged_q
   	);
    Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_merged_p <= not Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_merged_n <= Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multir_0_f_q);
    Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multri_0_f_q);
    Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_merged_q);
    -- synopsys translate on

	--Control_PingPongAddr_Mux4_0(MUX,539)@10
    Control_PingPongAddr_Mux4_0_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_0: PROCESS (Control_PingPongAddr_Mux4_0_s, Control_DerivedSignals_Idx2ColRng_0_q, Control_DerivedSignals_Idx2ColRng_63_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_0_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_0_q <= Control_DerivedSignals_Idx2ColRng_0_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_0_q <= Control_DerivedSignals_Idx2ColRng_63_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_0_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_PingPongAddr_Mux4_0_q_to_Top_Path_EffVecLength_0_im_a(DELAY,5517)@10
    ld_Control_PingPongAddr_Mux4_0_q_to_Top_Path_EffVecLength_0_im_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_0_q, xout => ld_Control_PingPongAddr_Mux4_0_q_to_Top_Path_EffVecLength_0_im_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_0_im(SELECTOR,1671)@22
    Top_Path_EffVecLength_0_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_0_im_q <= (others => '0');
            Top_Path_EffVecLength_0_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_0_im_q <= Top_Path_EffVecLength_0_im_4_cast_q_const_q;
            Top_Path_EffVecLength_0_im_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_0_q_to_Top_Path_EffVecLength_0_im_a_q = "1") THEN
                Top_Path_EffVecLength_0_im_q <= Top_Path_ConjMult1_Add2_0_add_f_Top_Path_ConjMult1_Sub_0_R_sub_f_merged_q;
                Top_Path_EffVecLength_0_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_im_0_im_add_0_0_f(FLOATADDSUB,2886)@23
    Top_Path_VectorDotP_0_im_0_im_add_0_0_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_0_0_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_0_0_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_0_0_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_0_0_f_reset,
    	dataa	 => Top_Path_EffVecLength_0_im_q,
    	datab	 => Top_Path_EffVecLength_1_im_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_0_0_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_0_0_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_0_0_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_0_0_f_n <= Top_Path_VectorDotP_0_im_0_im_add_0_0_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_0_0_f_a_real <= sInternal_2_real(Top_Path_EffVecLength_0_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_0_f_b_real <= sInternal_2_real(Top_Path_EffVecLength_1_im_q);
    Top_Path_VectorDotP_0_im_0_im_add_0_0_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_0_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_im_0_im_add_1_0_f(FLOATADDSUB,2950)@28
    Top_Path_VectorDotP_0_im_0_im_add_1_0_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_1_0_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_1_0_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_1_0_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_1_0_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_im_0_im_add_0_0_f_q,
    	datab	 => Top_Path_VectorDotP_0_im_0_im_add_0_1_f_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_1_0_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_1_0_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_1_0_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_1_0_f_n <= Top_Path_VectorDotP_0_im_0_im_add_1_0_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_1_0_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_0_f_q);
    Top_Path_VectorDotP_0_im_0_im_add_1_0_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_0_1_f_q);
    Top_Path_VectorDotP_0_im_0_im_add_1_0_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_1_0_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_im_0_im_add_2_0_f(FLOATADDSUB,2982)@33
    Top_Path_VectorDotP_0_im_0_im_add_2_0_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_2_0_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_2_0_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_2_0_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_2_0_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_im_0_im_add_1_0_f_q,
    	datab	 => Top_Path_VectorDotP_0_im_0_im_add_1_1_f_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_2_0_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_2_0_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_2_0_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_2_0_f_n <= Top_Path_VectorDotP_0_im_0_im_add_2_0_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_2_0_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_1_0_f_q);
    Top_Path_VectorDotP_0_im_0_im_add_2_0_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_1_1_f_q);
    Top_Path_VectorDotP_0_im_0_im_add_2_0_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_2_0_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_im_0_im_add_2_0_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_0_f_0(fixed,3336)@38
    Top_Path_VectorDotP_0_im_0_im_add_2_0_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_0_f_0_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_2_0_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_0_f_0_inst : fp_norm_sInternal_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_im_0_im_add_2_0_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_0_f_0_reset,
    		dataa	 => Top_Path_VectorDotP_0_im_0_im_add_2_0_f_q,
    		result	 => Top_Path_VectorDotP_0_im_0_im_add_2_0_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_0_f_0_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_2_0_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_0_f_0_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_2_0_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_0_f_0_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_im_0_im_add_3_0_f(FLOATADDSUB,2998)@43
    Top_Path_VectorDotP_0_im_0_im_add_3_0_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_3_0_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_3_0_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_3_0_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_3_0_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_im_0_im_add_2_0_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_0_f_0_q,
    	datab	 => Top_Path_VectorDotP_0_im_0_im_add_2_1_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_0_f_1_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_3_0_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_3_0_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_3_0_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_3_0_f_n <= Top_Path_VectorDotP_0_im_0_im_add_3_0_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_3_0_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_2_0_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_0_f_0_q);
    Top_Path_VectorDotP_0_im_0_im_add_3_0_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_2_1_f_0_norm_Top_Path_VectorDotP_0_im_0_im_add_3_0_f_1_q);
    Top_Path_VectorDotP_0_im_0_im_add_3_0_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_3_0_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_im_0_im_add_4_0_f(FLOATADDSUB,3006)@48
    Top_Path_VectorDotP_0_im_0_im_add_4_0_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_4_0_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_4_0_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_4_0_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_4_0_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_im_0_im_add_3_0_f_q,
    	datab	 => Top_Path_VectorDotP_0_im_0_im_add_3_1_f_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_4_0_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_4_0_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_4_0_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_4_0_f_n <= Top_Path_VectorDotP_0_im_0_im_add_4_0_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_4_0_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_3_0_f_q);
    Top_Path_VectorDotP_0_im_0_im_add_4_0_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_3_1_f_q);
    Top_Path_VectorDotP_0_im_0_im_add_4_0_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_4_0_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_im_0_im_add_5_0_f(FLOATADDSUB,3010)@53
    Top_Path_VectorDotP_0_im_0_im_add_5_0_f_reset <= areset;
    Top_Path_VectorDotP_0_im_0_im_add_5_0_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_im_0_im_add_5_0_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_im_0_im_add_5_0_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_im_0_im_add_5_0_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_im_0_im_add_4_0_f_q,
    	datab	 => Top_Path_VectorDotP_0_im_0_im_add_4_1_f_q,
    	result	 => Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q
   	);
    Top_Path_VectorDotP_0_im_0_im_add_5_0_f_p <= not Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q(41 downto 41);
    Top_Path_VectorDotP_0_im_0_im_add_5_0_f_n <= Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_im_0_im_add_5_0_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_4_0_f_q);
    Top_Path_VectorDotP_0_im_0_im_add_5_0_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_4_1_f_q);
    Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q);
    -- synopsys translate on

	--ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_replace_wrreg(REG,7732)
    ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_replace_wrreg_q <= "000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_replace_wrreg_q <= ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_replace_rdcnt(COUNTER,7731)
    -- every=1, low=0, high=7, step=1, init=1
    ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_replace_rdcnt_i <= TO_UNSIGNED(1,3);
        ELSIF (clk'EVENT AND clk = '1') THEN
                ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_replace_rdcnt_i <= ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_replace_rdcnt_i + 1;
        END IF;
    END PROCESS;
    ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_replace_rdcnt_i,3));


	--ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_replace_mem(DUALMEM,7730)
    ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_replace_mem_reset0 <= areset;
    ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_replace_mem_ia <= Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q;
    ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_replace_mem_aa <= ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_replace_wrreg_q;
    ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_replace_mem_ab <= ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_replace_rdcnt_q;
    ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 45,
        widthad_a => 3,
        numwords_a => 8,
        width_b => 45,
        widthad_b => 3,
        numwords_b => 8,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_replace_mem_iq,
        address_a => ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_replace_mem_aa,
        data_a => ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_replace_mem_ia
    );
        ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_replace_mem_q <= ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_replace_mem_iq(44 downto 0);

	--Top_Path_Fw_Fifo_FIFO1_im(FIFO,1816)@67
    Top_Path_Fw_Fifo_FIFO1_im_reset <= areset;

    Top_Path_Fw_Fifo_FIFO1_im_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 1,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 32,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 45,
      lpm_widthu => 5,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Top_Path_FP_Acc_Or_q(0),
      aclr => Top_Path_Fw_Fifo_FIFO1_im_reset,
      clock => clk,
      wrreq => ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_outputreg_q(0),
      data => ld_Top_Path_VectorDotP_0_im_0_im_add_5_0_f_q_to_Top_Path_Fw_Fifo_FIFO1_im_d_replace_mem_q,
      almost_full => Top_Path_Fw_Fifo_FIFO1_im_f(0),
      almost_empty => Top_Path_Fw_Fifo_FIFO1_im_t(0),
      empty => Top_Path_Fw_Fifo_FIFO1_im_empty(0),
      q => Top_Path_Fw_Fifo_FIFO1_im_q
    );
    Top_Path_Fw_Fifo_FIFO1_im_v <= not Top_Path_Fw_Fifo_FIFO1_im_empty;
    Top_Path_Fw_Fifo_FIFO1_im_e <= not Top_Path_Fw_Fifo_FIFO1_im_t;

	--ld_Top_Path_Fw_Fifo_FIFO1_im_q_to_Top_Path_FP_Acc_Acc_I_add_f_a_replace_mem(DUALMEM,7813)
    ld_Top_Path_Fw_Fifo_FIFO1_im_q_to_Top_Path_FP_Acc_Acc_I_add_f_a_replace_mem_reset0 <= areset;
    ld_Top_Path_Fw_Fifo_FIFO1_im_q_to_Top_Path_FP_Acc_Acc_I_add_f_a_replace_mem_ia <= Top_Path_Fw_Fifo_FIFO1_im_q;
    ld_Top_Path_Fw_Fifo_FIFO1_im_q_to_Top_Path_FP_Acc_Acc_I_add_f_a_replace_mem_aa <= ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_replace_wrreg_q;
    ld_Top_Path_Fw_Fifo_FIFO1_im_q_to_Top_Path_FP_Acc_Acc_I_add_f_a_replace_mem_ab <= ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_replace_rdcnt_q;
    ld_Top_Path_Fw_Fifo_FIFO1_im_q_to_Top_Path_FP_Acc_Acc_I_add_f_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 45,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 45,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_Top_Path_Fw_Fifo_FIFO1_im_q_to_Top_Path_FP_Acc_Acc_I_add_f_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_Top_Path_Fw_Fifo_FIFO1_im_q_to_Top_Path_FP_Acc_Acc_I_add_f_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_Top_Path_Fw_Fifo_FIFO1_im_q_to_Top_Path_FP_Acc_Acc_I_add_f_a_replace_mem_iq,
        address_a => ld_Top_Path_Fw_Fifo_FIFO1_im_q_to_Top_Path_FP_Acc_Acc_I_add_f_a_replace_mem_aa,
        data_a => ld_Top_Path_Fw_Fifo_FIFO1_im_q_to_Top_Path_FP_Acc_Acc_I_add_f_a_replace_mem_ia
    );
        ld_Top_Path_Fw_Fifo_FIFO1_im_q_to_Top_Path_FP_Acc_Acc_I_add_f_a_replace_mem_q <= ld_Top_Path_Fw_Fifo_FIFO1_im_q_to_Top_Path_FP_Acc_Acc_I_add_f_a_replace_mem_iq(44 downto 0);

	--Top_Path_FP_Acc_Acc_I_add_f(FLOATADDSUB,2613)@72
    Top_Path_FP_Acc_Acc_I_add_f_reset <= areset;
    Top_Path_FP_Acc_Acc_I_add_f_add_sub	 <= not VCC_q;
    Top_Path_FP_Acc_Acc_I_add_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_FP_Acc_Acc_I_add_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_FP_Acc_Acc_I_add_f_reset,
    	dataa	 => ld_Top_Path_Fw_Fifo_FIFO1_im_q_to_Top_Path_FP_Acc_Acc_I_add_f_a_replace_mem_q,
    	datab	 => Top_Path_FP_Acc_Mux_im_0_norm_Top_Path_FP_Acc_Acc_I_add_f_1_q,
    	result	 => Top_Path_FP_Acc_Acc_I_add_f_q
   	);
    Top_Path_FP_Acc_Acc_I_add_f_p <= not Top_Path_FP_Acc_Acc_I_add_f_q(41 downto 41);
    Top_Path_FP_Acc_Acc_I_add_f_n <= Top_Path_FP_Acc_Acc_I_add_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_FP_Acc_Acc_I_add_f_a_real <= sInternal_2_real(ld_Top_Path_Fw_Fifo_FIFO1_im_q_to_Top_Path_FP_Acc_Acc_I_add_f_a_replace_mem_q);
    Top_Path_FP_Acc_Acc_I_add_f_b_real <= sInternal_2_real(Top_Path_FP_Acc_Mux_im_0_norm_Top_Path_FP_Acc_Acc_I_add_f_1_q);
    Top_Path_FP_Acc_Acc_I_add_f_q_real <= sInternal_2_real(Top_Path_FP_Acc_Acc_I_add_f_q);
    -- synopsys translate on

	--Top_Path_PickAij_Mux_im_msplit_15(MUX,3315)@13
    Top_Path_PickAij_Mux_im_msplit_15_s <= Top_Path_PickAij_Mux_re_selLSBs_b;
    Top_Path_PickAij_Mux_im_msplit_15: PROCESS (Top_Path_PickAij_Mux_im_msplit_15_s, Top_Path_DualMem_60_im_q, Top_Path_DualMem_61_im_q, Top_Path_DualMem_62_im_q, Top_Path_DualMem_63_im_q)
    BEGIN
            CASE Top_Path_PickAij_Mux_im_msplit_15_s IS
                  WHEN "00" => Top_Path_PickAij_Mux_im_msplit_15_q <= Top_Path_DualMem_60_im_q;
                  WHEN "01" => Top_Path_PickAij_Mux_im_msplit_15_q <= Top_Path_DualMem_61_im_q;
                  WHEN "10" => Top_Path_PickAij_Mux_im_msplit_15_q <= Top_Path_DualMem_62_im_q;
                  WHEN "11" => Top_Path_PickAij_Mux_im_msplit_15_q <= Top_Path_DualMem_63_im_q;
                  WHEN OTHERS => Top_Path_PickAij_Mux_im_msplit_15_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_PickAij_Mux_im_msplit_14(MUX,3314)@13
    Top_Path_PickAij_Mux_im_msplit_14_s <= Top_Path_PickAij_Mux_re_selLSBs_b;
    Top_Path_PickAij_Mux_im_msplit_14: PROCESS (Top_Path_PickAij_Mux_im_msplit_14_s, Top_Path_DualMem_56_im_q, Top_Path_DualMem_57_im_q, Top_Path_DualMem_58_im_q, Top_Path_DualMem_59_im_q)
    BEGIN
            CASE Top_Path_PickAij_Mux_im_msplit_14_s IS
                  WHEN "00" => Top_Path_PickAij_Mux_im_msplit_14_q <= Top_Path_DualMem_56_im_q;
                  WHEN "01" => Top_Path_PickAij_Mux_im_msplit_14_q <= Top_Path_DualMem_57_im_q;
                  WHEN "10" => Top_Path_PickAij_Mux_im_msplit_14_q <= Top_Path_DualMem_58_im_q;
                  WHEN "11" => Top_Path_PickAij_Mux_im_msplit_14_q <= Top_Path_DualMem_59_im_q;
                  WHEN OTHERS => Top_Path_PickAij_Mux_im_msplit_14_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_PickAij_Mux_im_msplit_13(MUX,3313)@13
    Top_Path_PickAij_Mux_im_msplit_13_s <= Top_Path_PickAij_Mux_re_selLSBs_b;
    Top_Path_PickAij_Mux_im_msplit_13: PROCESS (Top_Path_PickAij_Mux_im_msplit_13_s, Top_Path_DualMem_52_im_q, Top_Path_DualMem_53_im_q, Top_Path_DualMem_54_im_q, Top_Path_DualMem_55_im_q)
    BEGIN
            CASE Top_Path_PickAij_Mux_im_msplit_13_s IS
                  WHEN "00" => Top_Path_PickAij_Mux_im_msplit_13_q <= Top_Path_DualMem_52_im_q;
                  WHEN "01" => Top_Path_PickAij_Mux_im_msplit_13_q <= Top_Path_DualMem_53_im_q;
                  WHEN "10" => Top_Path_PickAij_Mux_im_msplit_13_q <= Top_Path_DualMem_54_im_q;
                  WHEN "11" => Top_Path_PickAij_Mux_im_msplit_13_q <= Top_Path_DualMem_55_im_q;
                  WHEN OTHERS => Top_Path_PickAij_Mux_im_msplit_13_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_PickAij_Mux_im_msplit_12(MUX,3312)@13
    Top_Path_PickAij_Mux_im_msplit_12_s <= Top_Path_PickAij_Mux_re_selLSBs_b;
    Top_Path_PickAij_Mux_im_msplit_12: PROCESS (Top_Path_PickAij_Mux_im_msplit_12_s, Top_Path_DualMem_48_im_q, Top_Path_DualMem_49_im_q, Top_Path_DualMem_50_im_q, Top_Path_DualMem_51_im_q)
    BEGIN
            CASE Top_Path_PickAij_Mux_im_msplit_12_s IS
                  WHEN "00" => Top_Path_PickAij_Mux_im_msplit_12_q <= Top_Path_DualMem_48_im_q;
                  WHEN "01" => Top_Path_PickAij_Mux_im_msplit_12_q <= Top_Path_DualMem_49_im_q;
                  WHEN "10" => Top_Path_PickAij_Mux_im_msplit_12_q <= Top_Path_DualMem_50_im_q;
                  WHEN "11" => Top_Path_PickAij_Mux_im_msplit_12_q <= Top_Path_DualMem_51_im_q;
                  WHEN OTHERS => Top_Path_PickAij_Mux_im_msplit_12_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_PickAij_Mux_im_mfinal_msplit_3(MUX,3331)@13
    Top_Path_PickAij_Mux_im_mfinal_msplit_3_s <= Top_Path_PickAij_Mux_re_mfinal_selLSBs_b;
    Top_Path_PickAij_Mux_im_mfinal_msplit_3: PROCESS (Top_Path_PickAij_Mux_im_mfinal_msplit_3_s, Top_Path_PickAij_Mux_im_msplit_12_q, Top_Path_PickAij_Mux_im_msplit_13_q, Top_Path_PickAij_Mux_im_msplit_14_q, Top_Path_PickAij_Mux_im_msplit_15_q)
    BEGIN
            CASE Top_Path_PickAij_Mux_im_mfinal_msplit_3_s IS
                  WHEN "00" => Top_Path_PickAij_Mux_im_mfinal_msplit_3_q <= Top_Path_PickAij_Mux_im_msplit_12_q;
                  WHEN "01" => Top_Path_PickAij_Mux_im_mfinal_msplit_3_q <= Top_Path_PickAij_Mux_im_msplit_13_q;
                  WHEN "10" => Top_Path_PickAij_Mux_im_mfinal_msplit_3_q <= Top_Path_PickAij_Mux_im_msplit_14_q;
                  WHEN "11" => Top_Path_PickAij_Mux_im_mfinal_msplit_3_q <= Top_Path_PickAij_Mux_im_msplit_15_q;
                  WHEN OTHERS => Top_Path_PickAij_Mux_im_mfinal_msplit_3_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_PickAij_Mux_im_msplit_11(MUX,3311)@13
    Top_Path_PickAij_Mux_im_msplit_11_s <= Top_Path_PickAij_Mux_re_selLSBs_b;
    Top_Path_PickAij_Mux_im_msplit_11: PROCESS (Top_Path_PickAij_Mux_im_msplit_11_s, Top_Path_DualMem_44_im_q, Top_Path_DualMem_45_im_q, Top_Path_DualMem_46_im_q, Top_Path_DualMem_47_im_q)
    BEGIN
            CASE Top_Path_PickAij_Mux_im_msplit_11_s IS
                  WHEN "00" => Top_Path_PickAij_Mux_im_msplit_11_q <= Top_Path_DualMem_44_im_q;
                  WHEN "01" => Top_Path_PickAij_Mux_im_msplit_11_q <= Top_Path_DualMem_45_im_q;
                  WHEN "10" => Top_Path_PickAij_Mux_im_msplit_11_q <= Top_Path_DualMem_46_im_q;
                  WHEN "11" => Top_Path_PickAij_Mux_im_msplit_11_q <= Top_Path_DualMem_47_im_q;
                  WHEN OTHERS => Top_Path_PickAij_Mux_im_msplit_11_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_PickAij_Mux_im_msplit_10(MUX,3310)@13
    Top_Path_PickAij_Mux_im_msplit_10_s <= Top_Path_PickAij_Mux_re_selLSBs_b;
    Top_Path_PickAij_Mux_im_msplit_10: PROCESS (Top_Path_PickAij_Mux_im_msplit_10_s, Top_Path_DualMem_40_im_q, Top_Path_DualMem_41_im_q, Top_Path_DualMem_42_im_q, Top_Path_DualMem_43_im_q)
    BEGIN
            CASE Top_Path_PickAij_Mux_im_msplit_10_s IS
                  WHEN "00" => Top_Path_PickAij_Mux_im_msplit_10_q <= Top_Path_DualMem_40_im_q;
                  WHEN "01" => Top_Path_PickAij_Mux_im_msplit_10_q <= Top_Path_DualMem_41_im_q;
                  WHEN "10" => Top_Path_PickAij_Mux_im_msplit_10_q <= Top_Path_DualMem_42_im_q;
                  WHEN "11" => Top_Path_PickAij_Mux_im_msplit_10_q <= Top_Path_DualMem_43_im_q;
                  WHEN OTHERS => Top_Path_PickAij_Mux_im_msplit_10_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_PickAij_Mux_im_msplit_9(MUX,3309)@13
    Top_Path_PickAij_Mux_im_msplit_9_s <= Top_Path_PickAij_Mux_re_selLSBs_b;
    Top_Path_PickAij_Mux_im_msplit_9: PROCESS (Top_Path_PickAij_Mux_im_msplit_9_s, Top_Path_DualMem_36_im_q, Top_Path_DualMem_37_im_q, Top_Path_DualMem_38_im_q, Top_Path_DualMem_39_im_q)
    BEGIN
            CASE Top_Path_PickAij_Mux_im_msplit_9_s IS
                  WHEN "00" => Top_Path_PickAij_Mux_im_msplit_9_q <= Top_Path_DualMem_36_im_q;
                  WHEN "01" => Top_Path_PickAij_Mux_im_msplit_9_q <= Top_Path_DualMem_37_im_q;
                  WHEN "10" => Top_Path_PickAij_Mux_im_msplit_9_q <= Top_Path_DualMem_38_im_q;
                  WHEN "11" => Top_Path_PickAij_Mux_im_msplit_9_q <= Top_Path_DualMem_39_im_q;
                  WHEN OTHERS => Top_Path_PickAij_Mux_im_msplit_9_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_PickAij_Mux_im_msplit_8(MUX,3308)@13
    Top_Path_PickAij_Mux_im_msplit_8_s <= Top_Path_PickAij_Mux_re_selLSBs_b;
    Top_Path_PickAij_Mux_im_msplit_8: PROCESS (Top_Path_PickAij_Mux_im_msplit_8_s, Top_Path_DualMem_32_im_q, Top_Path_DualMem_33_im_q, Top_Path_DualMem_34_im_q, Top_Path_DualMem_35_im_q)
    BEGIN
            CASE Top_Path_PickAij_Mux_im_msplit_8_s IS
                  WHEN "00" => Top_Path_PickAij_Mux_im_msplit_8_q <= Top_Path_DualMem_32_im_q;
                  WHEN "01" => Top_Path_PickAij_Mux_im_msplit_8_q <= Top_Path_DualMem_33_im_q;
                  WHEN "10" => Top_Path_PickAij_Mux_im_msplit_8_q <= Top_Path_DualMem_34_im_q;
                  WHEN "11" => Top_Path_PickAij_Mux_im_msplit_8_q <= Top_Path_DualMem_35_im_q;
                  WHEN OTHERS => Top_Path_PickAij_Mux_im_msplit_8_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_PickAij_Mux_im_mfinal_msplit_2(MUX,3330)@13
    Top_Path_PickAij_Mux_im_mfinal_msplit_2_s <= Top_Path_PickAij_Mux_re_mfinal_selLSBs_b;
    Top_Path_PickAij_Mux_im_mfinal_msplit_2: PROCESS (Top_Path_PickAij_Mux_im_mfinal_msplit_2_s, Top_Path_PickAij_Mux_im_msplit_8_q, Top_Path_PickAij_Mux_im_msplit_9_q, Top_Path_PickAij_Mux_im_msplit_10_q, Top_Path_PickAij_Mux_im_msplit_11_q)
    BEGIN
            CASE Top_Path_PickAij_Mux_im_mfinal_msplit_2_s IS
                  WHEN "00" => Top_Path_PickAij_Mux_im_mfinal_msplit_2_q <= Top_Path_PickAij_Mux_im_msplit_8_q;
                  WHEN "01" => Top_Path_PickAij_Mux_im_mfinal_msplit_2_q <= Top_Path_PickAij_Mux_im_msplit_9_q;
                  WHEN "10" => Top_Path_PickAij_Mux_im_mfinal_msplit_2_q <= Top_Path_PickAij_Mux_im_msplit_10_q;
                  WHEN "11" => Top_Path_PickAij_Mux_im_mfinal_msplit_2_q <= Top_Path_PickAij_Mux_im_msplit_11_q;
                  WHEN OTHERS => Top_Path_PickAij_Mux_im_mfinal_msplit_2_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_PickAij_Mux_im_msplit_7(MUX,3307)@13
    Top_Path_PickAij_Mux_im_msplit_7_s <= Top_Path_PickAij_Mux_re_selLSBs_b;
    Top_Path_PickAij_Mux_im_msplit_7: PROCESS (Top_Path_PickAij_Mux_im_msplit_7_s, Top_Path_DualMem_28_im_q, Top_Path_DualMem_29_im_q, Top_Path_DualMem_30_im_q, Top_Path_DualMem_31_im_q)
    BEGIN
            CASE Top_Path_PickAij_Mux_im_msplit_7_s IS
                  WHEN "00" => Top_Path_PickAij_Mux_im_msplit_7_q <= Top_Path_DualMem_28_im_q;
                  WHEN "01" => Top_Path_PickAij_Mux_im_msplit_7_q <= Top_Path_DualMem_29_im_q;
                  WHEN "10" => Top_Path_PickAij_Mux_im_msplit_7_q <= Top_Path_DualMem_30_im_q;
                  WHEN "11" => Top_Path_PickAij_Mux_im_msplit_7_q <= Top_Path_DualMem_31_im_q;
                  WHEN OTHERS => Top_Path_PickAij_Mux_im_msplit_7_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_PickAij_Mux_im_msplit_6(MUX,3306)@13
    Top_Path_PickAij_Mux_im_msplit_6_s <= Top_Path_PickAij_Mux_re_selLSBs_b;
    Top_Path_PickAij_Mux_im_msplit_6: PROCESS (Top_Path_PickAij_Mux_im_msplit_6_s, Top_Path_DualMem_24_im_q, Top_Path_DualMem_25_im_q, Top_Path_DualMem_26_im_q, Top_Path_DualMem_27_im_q)
    BEGIN
            CASE Top_Path_PickAij_Mux_im_msplit_6_s IS
                  WHEN "00" => Top_Path_PickAij_Mux_im_msplit_6_q <= Top_Path_DualMem_24_im_q;
                  WHEN "01" => Top_Path_PickAij_Mux_im_msplit_6_q <= Top_Path_DualMem_25_im_q;
                  WHEN "10" => Top_Path_PickAij_Mux_im_msplit_6_q <= Top_Path_DualMem_26_im_q;
                  WHEN "11" => Top_Path_PickAij_Mux_im_msplit_6_q <= Top_Path_DualMem_27_im_q;
                  WHEN OTHERS => Top_Path_PickAij_Mux_im_msplit_6_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_PickAij_Mux_im_msplit_5(MUX,3305)@13
    Top_Path_PickAij_Mux_im_msplit_5_s <= Top_Path_PickAij_Mux_re_selLSBs_b;
    Top_Path_PickAij_Mux_im_msplit_5: PROCESS (Top_Path_PickAij_Mux_im_msplit_5_s, Top_Path_DualMem_20_im_q, Top_Path_DualMem_21_im_q, Top_Path_DualMem_22_im_q, Top_Path_DualMem_23_im_q)
    BEGIN
            CASE Top_Path_PickAij_Mux_im_msplit_5_s IS
                  WHEN "00" => Top_Path_PickAij_Mux_im_msplit_5_q <= Top_Path_DualMem_20_im_q;
                  WHEN "01" => Top_Path_PickAij_Mux_im_msplit_5_q <= Top_Path_DualMem_21_im_q;
                  WHEN "10" => Top_Path_PickAij_Mux_im_msplit_5_q <= Top_Path_DualMem_22_im_q;
                  WHEN "11" => Top_Path_PickAij_Mux_im_msplit_5_q <= Top_Path_DualMem_23_im_q;
                  WHEN OTHERS => Top_Path_PickAij_Mux_im_msplit_5_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_PickAij_Mux_im_msplit_4(MUX,3304)@13
    Top_Path_PickAij_Mux_im_msplit_4_s <= Top_Path_PickAij_Mux_re_selLSBs_b;
    Top_Path_PickAij_Mux_im_msplit_4: PROCESS (Top_Path_PickAij_Mux_im_msplit_4_s, Top_Path_DualMem_16_im_q, Top_Path_DualMem_17_im_q, Top_Path_DualMem_18_im_q, Top_Path_DualMem_19_im_q)
    BEGIN
            CASE Top_Path_PickAij_Mux_im_msplit_4_s IS
                  WHEN "00" => Top_Path_PickAij_Mux_im_msplit_4_q <= Top_Path_DualMem_16_im_q;
                  WHEN "01" => Top_Path_PickAij_Mux_im_msplit_4_q <= Top_Path_DualMem_17_im_q;
                  WHEN "10" => Top_Path_PickAij_Mux_im_msplit_4_q <= Top_Path_DualMem_18_im_q;
                  WHEN "11" => Top_Path_PickAij_Mux_im_msplit_4_q <= Top_Path_DualMem_19_im_q;
                  WHEN OTHERS => Top_Path_PickAij_Mux_im_msplit_4_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_PickAij_Mux_im_mfinal_msplit_1(MUX,3329)@13
    Top_Path_PickAij_Mux_im_mfinal_msplit_1_s <= Top_Path_PickAij_Mux_re_mfinal_selLSBs_b;
    Top_Path_PickAij_Mux_im_mfinal_msplit_1: PROCESS (Top_Path_PickAij_Mux_im_mfinal_msplit_1_s, Top_Path_PickAij_Mux_im_msplit_4_q, Top_Path_PickAij_Mux_im_msplit_5_q, Top_Path_PickAij_Mux_im_msplit_6_q, Top_Path_PickAij_Mux_im_msplit_7_q)
    BEGIN
            CASE Top_Path_PickAij_Mux_im_mfinal_msplit_1_s IS
                  WHEN "00" => Top_Path_PickAij_Mux_im_mfinal_msplit_1_q <= Top_Path_PickAij_Mux_im_msplit_4_q;
                  WHEN "01" => Top_Path_PickAij_Mux_im_mfinal_msplit_1_q <= Top_Path_PickAij_Mux_im_msplit_5_q;
                  WHEN "10" => Top_Path_PickAij_Mux_im_mfinal_msplit_1_q <= Top_Path_PickAij_Mux_im_msplit_6_q;
                  WHEN "11" => Top_Path_PickAij_Mux_im_mfinal_msplit_1_q <= Top_Path_PickAij_Mux_im_msplit_7_q;
                  WHEN OTHERS => Top_Path_PickAij_Mux_im_mfinal_msplit_1_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_PickAij_Mux_im_msplit_3(MUX,3303)@13
    Top_Path_PickAij_Mux_im_msplit_3_s <= Top_Path_PickAij_Mux_re_selLSBs_b;
    Top_Path_PickAij_Mux_im_msplit_3: PROCESS (Top_Path_PickAij_Mux_im_msplit_3_s, Top_Path_DualMem_12_im_q, Top_Path_DualMem_13_im_q, Top_Path_DualMem_14_im_q, Top_Path_DualMem_15_im_q)
    BEGIN
            CASE Top_Path_PickAij_Mux_im_msplit_3_s IS
                  WHEN "00" => Top_Path_PickAij_Mux_im_msplit_3_q <= Top_Path_DualMem_12_im_q;
                  WHEN "01" => Top_Path_PickAij_Mux_im_msplit_3_q <= Top_Path_DualMem_13_im_q;
                  WHEN "10" => Top_Path_PickAij_Mux_im_msplit_3_q <= Top_Path_DualMem_14_im_q;
                  WHEN "11" => Top_Path_PickAij_Mux_im_msplit_3_q <= Top_Path_DualMem_15_im_q;
                  WHEN OTHERS => Top_Path_PickAij_Mux_im_msplit_3_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_PickAij_Mux_im_msplit_2(MUX,3302)@13
    Top_Path_PickAij_Mux_im_msplit_2_s <= Top_Path_PickAij_Mux_re_selLSBs_b;
    Top_Path_PickAij_Mux_im_msplit_2: PROCESS (Top_Path_PickAij_Mux_im_msplit_2_s, Top_Path_DualMem_8_im_q, Top_Path_DualMem_9_im_q, Top_Path_DualMem_10_im_q, Top_Path_DualMem_11_im_q)
    BEGIN
            CASE Top_Path_PickAij_Mux_im_msplit_2_s IS
                  WHEN "00" => Top_Path_PickAij_Mux_im_msplit_2_q <= Top_Path_DualMem_8_im_q;
                  WHEN "01" => Top_Path_PickAij_Mux_im_msplit_2_q <= Top_Path_DualMem_9_im_q;
                  WHEN "10" => Top_Path_PickAij_Mux_im_msplit_2_q <= Top_Path_DualMem_10_im_q;
                  WHEN "11" => Top_Path_PickAij_Mux_im_msplit_2_q <= Top_Path_DualMem_11_im_q;
                  WHEN OTHERS => Top_Path_PickAij_Mux_im_msplit_2_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_PickAij_Mux_im_msplit_1(MUX,3301)@13
    Top_Path_PickAij_Mux_im_msplit_1_s <= Top_Path_PickAij_Mux_re_selLSBs_b;
    Top_Path_PickAij_Mux_im_msplit_1: PROCESS (Top_Path_PickAij_Mux_im_msplit_1_s, Top_Path_DualMem_4_im_q, Top_Path_DualMem_5_im_q, Top_Path_DualMem_6_im_q, Top_Path_DualMem_7_im_q)
    BEGIN
            CASE Top_Path_PickAij_Mux_im_msplit_1_s IS
                  WHEN "00" => Top_Path_PickAij_Mux_im_msplit_1_q <= Top_Path_DualMem_4_im_q;
                  WHEN "01" => Top_Path_PickAij_Mux_im_msplit_1_q <= Top_Path_DualMem_5_im_q;
                  WHEN "10" => Top_Path_PickAij_Mux_im_msplit_1_q <= Top_Path_DualMem_6_im_q;
                  WHEN "11" => Top_Path_PickAij_Mux_im_msplit_1_q <= Top_Path_DualMem_7_im_q;
                  WHEN OTHERS => Top_Path_PickAij_Mux_im_msplit_1_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_PickAij_Mux_im_msplit_0(MUX,3300)@13
    Top_Path_PickAij_Mux_im_msplit_0_s <= Top_Path_PickAij_Mux_re_selLSBs_b;
    Top_Path_PickAij_Mux_im_msplit_0: PROCESS (Top_Path_PickAij_Mux_im_msplit_0_s, Top_Path_DualMem_0_im_q, Top_Path_DualMem_1_im_q, Top_Path_DualMem_2_im_q, Top_Path_DualMem_3_im_q)
    BEGIN
            CASE Top_Path_PickAij_Mux_im_msplit_0_s IS
                  WHEN "00" => Top_Path_PickAij_Mux_im_msplit_0_q <= Top_Path_DualMem_0_im_q;
                  WHEN "01" => Top_Path_PickAij_Mux_im_msplit_0_q <= Top_Path_DualMem_1_im_q;
                  WHEN "10" => Top_Path_PickAij_Mux_im_msplit_0_q <= Top_Path_DualMem_2_im_q;
                  WHEN "11" => Top_Path_PickAij_Mux_im_msplit_0_q <= Top_Path_DualMem_3_im_q;
                  WHEN OTHERS => Top_Path_PickAij_Mux_im_msplit_0_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_PickAij_Mux_im_mfinal_msplit_0(MUX,3328)@13
    Top_Path_PickAij_Mux_im_mfinal_msplit_0_s <= Top_Path_PickAij_Mux_re_mfinal_selLSBs_b;
    Top_Path_PickAij_Mux_im_mfinal_msplit_0: PROCESS (Top_Path_PickAij_Mux_im_mfinal_msplit_0_s, Top_Path_PickAij_Mux_im_msplit_0_q, Top_Path_PickAij_Mux_im_msplit_1_q, Top_Path_PickAij_Mux_im_msplit_2_q, Top_Path_PickAij_Mux_im_msplit_3_q)
    BEGIN
            CASE Top_Path_PickAij_Mux_im_mfinal_msplit_0_s IS
                  WHEN "00" => Top_Path_PickAij_Mux_im_mfinal_msplit_0_q <= Top_Path_PickAij_Mux_im_msplit_0_q;
                  WHEN "01" => Top_Path_PickAij_Mux_im_mfinal_msplit_0_q <= Top_Path_PickAij_Mux_im_msplit_1_q;
                  WHEN "10" => Top_Path_PickAij_Mux_im_mfinal_msplit_0_q <= Top_Path_PickAij_Mux_im_msplit_2_q;
                  WHEN "11" => Top_Path_PickAij_Mux_im_mfinal_msplit_0_q <= Top_Path_PickAij_Mux_im_msplit_3_q;
                  WHEN OTHERS => Top_Path_PickAij_Mux_im_mfinal_msplit_0_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_PickAij_Mux_im_mfinal_mfinal(MUX,3332)@13
    Top_Path_PickAij_Mux_im_mfinal_mfinal_s <= Top_Path_PickAij_Mux_re_mfinal_selMSBs_b;
    Top_Path_PickAij_Mux_im_mfinal_mfinal: PROCESS (Top_Path_PickAij_Mux_im_mfinal_mfinal_s, Top_Path_PickAij_Mux_im_mfinal_msplit_0_q, Top_Path_PickAij_Mux_im_mfinal_msplit_1_q, Top_Path_PickAij_Mux_im_mfinal_msplit_2_q, Top_Path_PickAij_Mux_im_mfinal_msplit_3_q)
    BEGIN
            CASE Top_Path_PickAij_Mux_im_mfinal_mfinal_s IS
                  WHEN "00" => Top_Path_PickAij_Mux_im_mfinal_mfinal_q <= Top_Path_PickAij_Mux_im_mfinal_msplit_0_q;
                  WHEN "01" => Top_Path_PickAij_Mux_im_mfinal_mfinal_q <= Top_Path_PickAij_Mux_im_mfinal_msplit_1_q;
                  WHEN "10" => Top_Path_PickAij_Mux_im_mfinal_mfinal_q <= Top_Path_PickAij_Mux_im_mfinal_msplit_2_q;
                  WHEN "11" => Top_Path_PickAij_Mux_im_mfinal_mfinal_q <= Top_Path_PickAij_Mux_im_mfinal_msplit_3_q;
                  WHEN OTHERS => Top_Path_PickAij_Mux_im_mfinal_mfinal_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Top_Path_PickAij_Mux_im_mfinal_mfinal_q_to_Top_Path_Fw_Fifo_FIFO3_im_d_inputreg(DELAY,7792)
    ld_Top_Path_PickAij_Mux_im_mfinal_mfinal_q_to_Top_Path_Fw_Fifo_FIFO3_im_d_inputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Top_Path_PickAij_Mux_im_mfinal_mfinal_q, xout => ld_Top_Path_PickAij_Mux_im_mfinal_mfinal_q_to_Top_Path_Fw_Fifo_FIFO3_im_d_inputreg_q, clk => clk, aclr => areset );

	--ld_Top_Path_PickAij_Mux_im_mfinal_mfinal_q_to_Top_Path_Fw_Fifo_FIFO3_im_d_replace_mem(DUALMEM,7793)
    ld_Top_Path_PickAij_Mux_im_mfinal_mfinal_q_to_Top_Path_Fw_Fifo_FIFO3_im_d_replace_mem_reset0 <= areset;
    ld_Top_Path_PickAij_Mux_im_mfinal_mfinal_q_to_Top_Path_Fw_Fifo_FIFO3_im_d_replace_mem_ia <= ld_Top_Path_PickAij_Mux_im_mfinal_mfinal_q_to_Top_Path_Fw_Fifo_FIFO3_im_d_inputreg_q;
    ld_Top_Path_PickAij_Mux_im_mfinal_mfinal_q_to_Top_Path_Fw_Fifo_FIFO3_im_d_replace_mem_aa <= ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_replace_wrreg_q;
    ld_Top_Path_PickAij_Mux_im_mfinal_mfinal_q_to_Top_Path_Fw_Fifo_FIFO3_im_d_replace_mem_ab <= ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_replace_rdcnt_q;
    ld_Top_Path_PickAij_Mux_im_mfinal_mfinal_q_to_Top_Path_Fw_Fifo_FIFO3_im_d_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 6,
        numwords_a => 52,
        width_b => 32,
        widthad_b => 6,
        numwords_b => 52,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_Top_Path_PickAij_Mux_im_mfinal_mfinal_q_to_Top_Path_Fw_Fifo_FIFO3_im_d_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_Top_Path_PickAij_Mux_im_mfinal_mfinal_q_to_Top_Path_Fw_Fifo_FIFO3_im_d_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_Top_Path_PickAij_Mux_im_mfinal_mfinal_q_to_Top_Path_Fw_Fifo_FIFO3_im_d_replace_mem_iq,
        address_a => ld_Top_Path_PickAij_Mux_im_mfinal_mfinal_q_to_Top_Path_Fw_Fifo_FIFO3_im_d_replace_mem_aa,
        data_a => ld_Top_Path_PickAij_Mux_im_mfinal_mfinal_q_to_Top_Path_Fw_Fifo_FIFO3_im_d_replace_mem_ia
    );
        ld_Top_Path_PickAij_Mux_im_mfinal_mfinal_q_to_Top_Path_Fw_Fifo_FIFO3_im_d_replace_mem_q <= ld_Top_Path_PickAij_Mux_im_mfinal_mfinal_q_to_Top_Path_Fw_Fifo_FIFO3_im_d_replace_mem_iq(31 downto 0);

	--Top_Path_Fw_Fifo_FIFO3_im(FIFO,1822)@67
    Top_Path_Fw_Fifo_FIFO3_im_reset <= areset;

    Top_Path_Fw_Fifo_FIFO3_im_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 1,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 32,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 32,
      lpm_widthu => 5,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Top_Path_FP_Acc_Or_q(0),
      aclr => Top_Path_Fw_Fifo_FIFO3_im_reset,
      clock => clk,
      wrreq => ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_outputreg_q(0),
      data => ld_Top_Path_PickAij_Mux_im_mfinal_mfinal_q_to_Top_Path_Fw_Fifo_FIFO3_im_d_replace_mem_q,
      almost_full => Top_Path_Fw_Fifo_FIFO3_im_f(0),
      almost_empty => Top_Path_Fw_Fifo_FIFO3_im_t(0),
      empty => Top_Path_Fw_Fifo_FIFO3_im_empty(0),
      q => Top_Path_Fw_Fifo_FIFO3_im_q
    );
    Top_Path_Fw_Fifo_FIFO3_im_v <= not Top_Path_Fw_Fifo_FIFO3_im_empty;
    Top_Path_Fw_Fifo_FIFO3_im_e <= not Top_Path_Fw_Fifo_FIFO3_im_t;

	--ld_Top_Path_Fw_Fifo_FIFO3_im_q_to_Top_Path_L_top_I_sub_f_0_cast_a_replace_mem(DUALMEM,7853)
    ld_Top_Path_Fw_Fifo_FIFO3_im_q_to_Top_Path_L_top_I_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_Top_Path_Fw_Fifo_FIFO3_im_q_to_Top_Path_L_top_I_sub_f_0_cast_a_replace_mem_ia <= Top_Path_Fw_Fifo_FIFO3_im_q;
    ld_Top_Path_Fw_Fifo_FIFO3_im_q_to_Top_Path_L_top_I_sub_f_0_cast_a_replace_mem_aa <= ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_wrreg_q;
    ld_Top_Path_Fw_Fifo_FIFO3_im_q_to_Top_Path_L_top_I_sub_f_0_cast_a_replace_mem_ab <= ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_rdcnt_q;
    ld_Top_Path_Fw_Fifo_FIFO3_im_q_to_Top_Path_L_top_I_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_Top_Path_Fw_Fifo_FIFO3_im_q_to_Top_Path_L_top_I_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_Top_Path_Fw_Fifo_FIFO3_im_q_to_Top_Path_L_top_I_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_Top_Path_Fw_Fifo_FIFO3_im_q_to_Top_Path_L_top_I_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_Top_Path_Fw_Fifo_FIFO3_im_q_to_Top_Path_L_top_I_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_Top_Path_Fw_Fifo_FIFO3_im_q_to_Top_Path_L_top_I_sub_f_0_cast_a_replace_mem_ia
    );
        ld_Top_Path_Fw_Fifo_FIFO3_im_q_to_Top_Path_L_top_I_sub_f_0_cast_a_replace_mem_q <= ld_Top_Path_Fw_Fifo_FIFO3_im_q_to_Top_Path_L_top_I_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Top_Path_L_top_I_sub_f_0_cast(FLOATCAST,2758)@75
    Top_Path_L_top_I_sub_f_0_cast_reset <= areset;
    Top_Path_L_top_I_sub_f_0_cast_a <= ld_Top_Path_Fw_Fifo_FIFO3_im_q_to_Top_Path_L_top_I_sub_f_0_cast_a_replace_mem_q;
    Top_Path_L_top_I_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_L_top_I_sub_f_0_cast_reset,
    		dataa	 => Top_Path_L_top_I_sub_f_0_cast_a,
    		result	 => Top_Path_L_top_I_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Top_Path_L_top_I_sub_f_0_cast_q_real <= sInternal_2_real(Top_Path_L_top_I_sub_f_0_cast_q);
    -- synopsys translate on

	--Top_Path_L_top_I_sub_f(FLOATADDSUB,2615)@77
    Top_Path_L_top_I_sub_f_reset <= areset;
    Top_Path_L_top_I_sub_f_add_sub	 <= not GND_q;
    Top_Path_L_top_I_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Top_Path_L_top_I_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_L_top_I_sub_f_reset,
    	dataa	 => Top_Path_L_top_I_sub_f_0_cast_q,
    	datab	 => Top_Path_FP_Acc_Acc_I_add_f_q,
    	result	 => Top_Path_L_top_I_sub_f_q
   	);
    Top_Path_L_top_I_sub_f_p <= not Top_Path_L_top_I_sub_f_q(41 downto 41);
    Top_Path_L_top_I_sub_f_n <= Top_Path_L_top_I_sub_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_L_top_I_sub_f_a_real <= sInternal_2_real(Top_Path_L_top_I_sub_f_0_cast_q);
    Top_Path_L_top_I_sub_f_b_real <= sInternal_2_real(Top_Path_FP_Acc_Acc_I_add_f_q);
    Top_Path_L_top_I_sub_f_q_real <= sInternal_2_real(Top_Path_L_top_I_sub_f_q);
    -- synopsys translate on

	--ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_replace_wrreg(REG,7825)
    ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_replace_wrreg_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_replace_wrreg_q <= ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_replace_rdcnt(COUNTER,7824)
    -- every=1, low=0, high=22, step=1, init=1
    ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_replace_rdcnt_i = 21 THEN
                  ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_replace_rdcnt_eq <= '1';
                ELSE
                  ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_replace_rdcnt_eq = '1') THEN
                    ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_replace_rdcnt_i <= ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_replace_rdcnt_i - 22;
                ELSE
                    ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_replace_rdcnt_i <= ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_replace_rdcnt_i,5));


	--ld_Top_Path_L_top_I_sub_f_q_to_Bottom_Path_L_ij_aI_x_bI_f_1_cast_a_replace_mem(DUALMEM,7833)
    ld_Top_Path_L_top_I_sub_f_q_to_Bottom_Path_L_ij_aI_x_bI_f_1_cast_a_replace_mem_reset0 <= areset;
    ld_Top_Path_L_top_I_sub_f_q_to_Bottom_Path_L_ij_aI_x_bI_f_1_cast_a_replace_mem_ia <= Top_Path_L_top_I_sub_f_q;
    ld_Top_Path_L_top_I_sub_f_q_to_Bottom_Path_L_ij_aI_x_bI_f_1_cast_a_replace_mem_aa <= ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_replace_wrreg_q;
    ld_Top_Path_L_top_I_sub_f_q_to_Bottom_Path_L_ij_aI_x_bI_f_1_cast_a_replace_mem_ab <= ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_replace_rdcnt_q;
    ld_Top_Path_L_top_I_sub_f_q_to_Bottom_Path_L_ij_aI_x_bI_f_1_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 45,
        widthad_a => 5,
        numwords_a => 23,
        width_b => 45,
        widthad_b => 5,
        numwords_b => 23,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_Top_Path_L_top_R_sub_f_q_to_Bottom_Path_L_ij_aR_x_bR_f_1_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_Top_Path_L_top_I_sub_f_q_to_Bottom_Path_L_ij_aI_x_bI_f_1_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_Top_Path_L_top_I_sub_f_q_to_Bottom_Path_L_ij_aI_x_bI_f_1_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_Top_Path_L_top_I_sub_f_q_to_Bottom_Path_L_ij_aI_x_bI_f_1_cast_a_replace_mem_iq,
        address_a => ld_Top_Path_L_top_I_sub_f_q_to_Bottom_Path_L_ij_aI_x_bI_f_1_cast_a_replace_mem_aa,
        data_a => ld_Top_Path_L_top_I_sub_f_q_to_Bottom_Path_L_ij_aI_x_bI_f_1_cast_a_replace_mem_ia
    );
        ld_Top_Path_L_top_I_sub_f_q_to_Bottom_Path_L_ij_aI_x_bI_f_1_cast_a_replace_mem_q <= ld_Top_Path_L_top_I_sub_f_q_to_Bottom_Path_L_ij_aI_x_bI_f_1_cast_a_replace_mem_iq(44 downto 0);

	--Bottom_Path_L_ij_aI_x_bI_f_1_cast(FLOATCAST,2756)@106
    Bottom_Path_L_ij_aI_x_bI_f_1_cast_reset <= areset;
    Bottom_Path_L_ij_aI_x_bI_f_1_cast_a <= ld_Top_Path_L_top_I_sub_f_q_to_Bottom_Path_L_ij_aI_x_bI_f_1_cast_a_replace_mem_q;
    Bottom_Path_L_ij_aI_x_bI_f_1_cast_inst : cast_sInternal_2_sNorm
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Bottom_Path_L_ij_aI_x_bI_f_1_cast_reset,
    		dataa	 => Bottom_Path_L_ij_aI_x_bI_f_1_cast_a,
    		result	 => Bottom_Path_L_ij_aI_x_bI_f_1_cast_q
    	);
    -- synopsys translate off
    Bottom_Path_L_ij_aI_x_bI_f_1_cast_q_real <= sNorm_2_real(Bottom_Path_L_ij_aI_x_bI_f_1_cast_q);
    -- synopsys translate on

	--Bottom_Path_latch_Lsqii_SampleDelay(DELAY,13)@82
    Bottom_Path_latch_Lsqii_SampleDelay : dspba_delay
    GENERIC MAP ( width => 45, depth => 1 )
    PORT MAP ( xin => Bottom_Path_latch_Lsqii_Mux_q, xout => Bottom_Path_latch_Lsqii_SampleDelay_q, clk => clk, aclr => areset );

	--ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_inputreg(DELAY,7770)
    ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => Control_DerivedSignals_And_q, xout => ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_inputreg_q, clk => clk, aclr => areset );

	--ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_replace_mem(DUALMEM,7771)
    ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_replace_mem_reset0 <= areset;
    ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_replace_mem_ia <= ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_inputreg_q;
    ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_replace_mem_aa <= ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_replace_wrreg_q;
    ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_replace_mem_ab <= ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_replace_rdcnt_q;
    ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 52,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 52,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_replace_mem_iq,
        address_a => ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_replace_mem_aa,
        data_a => ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_replace_mem_ia
    );
        ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_replace_mem_q <= ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_replace_mem_iq(0 downto 0);

	--Top_Path_Fw_Fifo_FIFO2_3(FIFO,1820)@67
    Top_Path_Fw_Fifo_FIFO2_3_reset <= areset;

    Top_Path_Fw_Fifo_FIFO2_3_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 1,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 32,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 5,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Top_Path_FP_Acc_Or_q(0),
      aclr => Top_Path_Fw_Fifo_FIFO2_3_reset,
      clock => clk,
      wrreq => ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_outputreg_q(0),
      data => ld_Control_DerivedSignals_And_q_to_Top_Path_Fw_Fifo_FIFO2_3_d_replace_mem_q,
      almost_full => Top_Path_Fw_Fifo_FIFO2_3_f(0),
      almost_empty => Top_Path_Fw_Fifo_FIFO2_3_t(0),
      empty => Top_Path_Fw_Fifo_FIFO2_3_empty(0),
      q => Top_Path_Fw_Fifo_FIFO2_3_q
    );
    Top_Path_Fw_Fifo_FIFO2_3_v <= not Top_Path_Fw_Fifo_FIFO2_3_empty;
    Top_Path_Fw_Fifo_FIFO2_3_e <= not Top_Path_Fw_Fifo_FIFO2_3_t;

	--Top_Path_And2(LOGICAL,837)@67
    Top_Path_And2_a <= Top_Path_FP_Acc_Or_q;
    Top_Path_And2_b <= Top_Path_Fw_Fifo_FIFO2_3_q;
    Top_Path_And2_q <= Top_Path_And2_a and Top_Path_And2_b;

	--ld_Top_Path_And2_q_to_Bottom_Path_latch_Lsqii_Mux_b(DELAY,3351)@67
    ld_Top_Path_And2_q_to_Bottom_Path_latch_Lsqii_Mux_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 15 )
    PORT MAP ( xin => Top_Path_And2_q, xout => ld_Top_Path_And2_q_to_Bottom_Path_latch_Lsqii_Mux_b_q, clk => clk, aclr => areset );

	--Bottom_Path_latch_Lsqii_Mux(MUX,12)@82
    Bottom_Path_latch_Lsqii_Mux_s <= ld_Top_Path_And2_q_to_Bottom_Path_latch_Lsqii_Mux_b_q;
    Bottom_Path_latch_Lsqii_Mux: PROCESS (Bottom_Path_latch_Lsqii_Mux_s, Bottom_Path_latch_Lsqii_SampleDelay_q, Top_Path_L_top_R_sub_f_q)
    BEGIN
            CASE Bottom_Path_latch_Lsqii_Mux_s IS
                  WHEN "0" => Bottom_Path_latch_Lsqii_Mux_q <= Bottom_Path_latch_Lsqii_SampleDelay_q;
                  WHEN "1" => Bottom_Path_latch_Lsqii_Mux_q <= Top_Path_L_top_R_sub_f_q;
                  WHEN OTHERS => Bottom_Path_latch_Lsqii_Mux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Bottom_Path_RecipSqRt_0_cast(FLOATCAST,2616)@82
    Bottom_Path_RecipSqRt_0_cast_reset <= areset;
    Bottom_Path_RecipSqRt_0_cast_a <= Bottom_Path_latch_Lsqii_Mux_q;
    Bottom_Path_RecipSqRt_0_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Bottom_Path_RecipSqRt_0_cast_reset,
    		dataa	 => Bottom_Path_RecipSqRt_0_cast_a,
    		result	 => Bottom_Path_RecipSqRt_0_cast_q
    	);
    -- synopsys translate off
    Bottom_Path_RecipSqRt_0_cast_q_real <= sIEEE_2_real(Bottom_Path_RecipSqRt_0_cast_q);
    -- synopsys translate on

	--Bottom_Path_RecipSqRt(FLOATINVSQRT,11)@89
    Bottom_Path_RecipSqRt_reset <= areset;
    Bottom_Path_RecipSqRt_inst : fp_recipSqRt_sIEEE_2_sIEEE
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Bottom_Path_RecipSqRt_reset,
    		dataa	 => Bottom_Path_RecipSqRt_0_cast_q,
    		result	 => Bottom_Path_RecipSqRt_q
    	);
    -- synopsys translate off
    Bottom_Path_RecipSqRt_q_real <= sIEEE_2_real(Bottom_Path_RecipSqRt_q);
    -- synopsys translate on

	--Bottom_Path_L_ij_aR_x_bR_f_0_cast(FLOATCAST,2753)@108
    Bottom_Path_L_ij_aR_x_bR_f_0_cast_reset <= areset;
    Bottom_Path_L_ij_aR_x_bR_f_0_cast_a <= Bottom_Path_RecipSqRt_q;
    Bottom_Path_L_ij_aR_x_bR_f_0_cast_inst : cast_sIEEE_2_sNorm
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Bottom_Path_L_ij_aR_x_bR_f_0_cast_reset,
    		dataa	 => Bottom_Path_L_ij_aR_x_bR_f_0_cast_a,
    		result	 => Bottom_Path_L_ij_aR_x_bR_f_0_cast_q
    	);
    -- synopsys translate off
    Bottom_Path_L_ij_aR_x_bR_f_0_cast_q_real <= sNorm_2_real(Bottom_Path_L_ij_aR_x_bR_f_0_cast_q);
    -- synopsys translate on

	--Bottom_Path_L_ij_aR_x_bI_f(FLOATMULT,2098)@110
    Bottom_Path_L_ij_aR_x_bI_f_reset <= areset;
    Bottom_Path_L_ij_aR_x_bI_f_inst : fp_mult_sNorm_2_sInternal
        GENERIC MAP ( m_family => "Stratix IV")
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Bottom_Path_L_ij_aR_x_bI_f_reset,
    		dataa	 => Bottom_Path_L_ij_aR_x_bR_f_0_cast_q,
    		datab	 => Bottom_Path_L_ij_aI_x_bI_f_1_cast_q,
    		result	 => Bottom_Path_L_ij_aR_x_bI_f_q
    	);
    -- synopsys translate off
    Bottom_Path_L_ij_aR_x_bI_f_a_real <= sNorm_2_real(Bottom_Path_L_ij_aR_x_bR_f_0_cast_q);
    Bottom_Path_L_ij_aR_x_bI_f_b_real <= sNorm_2_real(Bottom_Path_L_ij_aI_x_bI_f_1_cast_q);
    Bottom_Path_L_ij_aR_x_bI_f_q_real <= sInternal_2_real(Bottom_Path_L_ij_aR_x_bI_f_q);
    -- synopsys translate on

	--ld_ChannelIn_InData_im_to_Control_InPort_FIFO2_im_d(DELAY,3767)@0
    ld_ChannelIn_InData_im_to_Control_InPort_FIFO2_im_d : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => InData_im, xout => ld_ChannelIn_InData_im_to_Control_InPort_FIFO2_im_d_q, clk => clk, aclr => areset );

	--Control_InPort_FIFO2_im(FIFO,232)@2
    Control_InPort_FIFO2_im_reset <= areset;

    Control_InPort_FIFO2_im_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 32,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO2_im_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => ld_ChannelIn_InData_im_to_Control_InPort_FIFO2_im_d_q,
      almost_full => Control_InPort_FIFO2_im_f(0),
      almost_empty => Control_InPort_FIFO2_im_t(0),
      empty => Control_InPort_FIFO2_im_empty(0),
      q => Control_InPort_FIFO2_im_q
    );
    Control_InPort_FIFO2_im_v <= not Control_InPort_FIFO2_im_empty;
    Control_InPort_FIFO2_im_e <= not Control_InPort_FIFO2_im_t;

	--Control_Input_WrBk_Mux_Mux3_im_2_cast(FLOATCAST,2620)@2
    Control_Input_WrBk_Mux_Mux3_im_2_cast_reset <= areset;
    Control_Input_WrBk_Mux_Mux3_im_2_cast_a <= Control_InPort_FIFO2_im_q;
    Control_Input_WrBk_Mux_Mux3_im_2_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Control_Input_WrBk_Mux_Mux3_im_2_cast_reset,
    		dataa	 => Control_Input_WrBk_Mux_Mux3_im_2_cast_a,
    		result	 => Control_Input_WrBk_Mux_Mux3_im_2_cast_q
    	);
    -- synopsys translate off
    Control_Input_WrBk_Mux_Mux3_im_2_cast_q_real <= sInternal_2_real(Control_Input_WrBk_Mux_Mux3_im_2_cast_q);
    -- synopsys translate on

	--ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux3_re_b(DELAY,4350)@2
    ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux3_re_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => Control_WrBackPath_SRlatch_PS_Or_q, xout => ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux3_re_b_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux3_im(MUX,497)@4
    Control_Input_WrBk_Mux_Mux3_im_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux3_re_b_q;
    Control_Input_WrBk_Mux_Mux3_im: PROCESS (Control_Input_WrBk_Mux_Mux3_im_s, Control_Input_WrBk_Mux_Mux3_im_2_cast_q, Bottom_Path_L_ij_aR_x_bI_f_q)
    BEGIN
            CASE Control_Input_WrBk_Mux_Mux3_im_s IS
                  WHEN "0" => Control_Input_WrBk_Mux_Mux3_im_q <= Control_Input_WrBk_Mux_Mux3_im_2_cast_q;
                  WHEN "1" => Control_Input_WrBk_Mux_Mux3_im_q <= Bottom_Path_L_ij_aR_x_bI_f_q;
                  WHEN OTHERS => Control_Input_WrBk_Mux_Mux3_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_DualMem_0_im_3_cast(FLOATCAST,2622)@4
    Top_Path_DualMem_0_im_3_cast_reset <= areset;
    Top_Path_DualMem_0_im_3_cast_a <= Control_Input_WrBk_Mux_Mux3_im_q;
    Top_Path_DualMem_0_im_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_DualMem_0_im_3_cast_reset,
    		dataa	 => Top_Path_DualMem_0_im_3_cast_a,
    		result	 => Top_Path_DualMem_0_im_3_cast_q
    	);
    -- synopsys translate off
    Top_Path_DualMem_0_im_3_cast_q_real <= sIEEE_2_real(Top_Path_DualMem_0_im_3_cast_q);
    -- synopsys translate on

	--Control_WrBackPath_Not1(LOGICAL,680)@10
    Control_WrBackPath_Not1_a <= Control_WrBackPath_BitCombine1_q;
    Control_WrBackPath_Not1_q <= not Control_WrBackPath_Not1_a;

	--Control_WrBackPath_latch_0L2_SampleDelay(DELAY,820)@6
    Control_WrBackPath_latch_0L2_SampleDelay : dspba_delay
    GENERIC MAP ( width => 2, depth => 1 )
    PORT MAP ( xin => Control_WrBackPath_latch_0L2_Mux_q, xout => Control_WrBackPath_latch_0L2_SampleDelay_q, clk => clk, aclr => areset );

	--Control_WrBackPath_latch_0L2_Mux(MUX,819)@6
    Control_WrBackPath_latch_0L2_Mux_s <= Control_MasterLoops_ForBanks_FLB_bs;
    Control_WrBackPath_latch_0L2_Mux: PROCESS (Control_WrBackPath_latch_0L2_Mux_s, Control_WrBackPath_latch_0L2_SampleDelay_q, Control_MasterLoops_ForBanks_FLB_c)
    BEGIN
            CASE Control_WrBackPath_latch_0L2_Mux_s IS
                  WHEN "0" => Control_WrBackPath_latch_0L2_Mux_q <= Control_WrBackPath_latch_0L2_SampleDelay_q;
                  WHEN "1" => Control_WrBackPath_latch_0L2_Mux_q <= Control_MasterLoops_ForBanks_FLB_c;
                  WHEN OTHERS => Control_WrBackPath_latch_0L2_Mux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_latch_0L_SampleDelay(DELAY,816)@6
    Control_WrBackPath_latch_0L_SampleDelay : dspba_delay
    GENERIC MAP ( width => 2, depth => 1 )
    PORT MAP ( xin => Control_WrBackPath_latch_0L_Mux_q, xout => Control_WrBackPath_latch_0L_SampleDelay_q, clk => clk, aclr => areset );

	--ld_Control_WrBackPath_RisingEdge_q_to_Control_WrBackPath_latch_0L_Mux_b(DELAY,4993)@3
    ld_Control_WrBackPath_RisingEdge_q_to_Control_WrBackPath_latch_0L_Mux_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 3 )
    PORT MAP ( xin => Control_WrBackPath_RisingEdge_q, xout => ld_Control_WrBackPath_RisingEdge_q_to_Control_WrBackPath_latch_0L_Mux_b_q, clk => clk, aclr => areset );

	--Control_WrBackPath_latch_0L_Mux(MUX,815)@6
    Control_WrBackPath_latch_0L_Mux_s <= ld_Control_WrBackPath_RisingEdge_q_to_Control_WrBackPath_latch_0L_Mux_b_q;
    Control_WrBackPath_latch_0L_Mux: PROCESS (Control_WrBackPath_latch_0L_Mux_s, Control_WrBackPath_latch_0L_SampleDelay_q, Control_WrBackPath_latch_0L2_Mux_q)
    BEGIN
            CASE Control_WrBackPath_latch_0L_Mux_s IS
                  WHEN "0" => Control_WrBackPath_latch_0L_Mux_q <= Control_WrBackPath_latch_0L_SampleDelay_q;
                  WHEN "1" => Control_WrBackPath_latch_0L_Mux_q <= Control_WrBackPath_latch_0L2_Mux_q;
                  WHEN OTHERS => Control_WrBackPath_latch_0L_Mux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_WrBackPath_latch_0L_Mux_q_to_Control_WrBackPath_BitCombine1_b(DELAY,4589)@6
    ld_Control_WrBackPath_latch_0L_Mux_q_to_Control_WrBackPath_BitCombine1_b : dspba_delay
    GENERIC MAP ( width => 2, depth => 4 )
    PORT MAP ( xin => Control_WrBackPath_latch_0L_Mux_q, xout => ld_Control_WrBackPath_latch_0L_Mux_q_to_Control_WrBackPath_BitCombine1_b_q, clk => clk, aclr => areset );

	--ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_nor(LOGICAL,7716)
    ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_nor_a <= LoopDelay2_notEnable_q;
    ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_nor_b <= ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_sticky_ena_q;
    ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_nor_q <= not (ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_nor_a or ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_nor_b);

	--ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_mem_top(CONSTANT,7712)
    ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_mem_top_q <= "0101";

	--ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_cmp(LOGICAL,7713)
    ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_cmp_a <= ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_mem_top_q;
    ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_replace_rdcnt_q);
    ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_cmp_q <= "1" when ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_cmp_a = ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_cmp_b else "0";

	--ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_cmpReg(REG,7714)
    ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_cmpReg_q <= ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_cmp_q;
        END IF;
    END PROCESS;


	--ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_sticky_ena(REG,7717)
    ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_nor_q = "1") THEN
                ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_sticky_ena_q <= ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_enaAnd(LOGICAL,7718)
    ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_enaAnd_a <= ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_sticky_ena_q;
    ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_enaAnd_b <= VCC_q;
    ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_enaAnd_q <= ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_enaAnd_a and ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_enaAnd_b;

	--ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_replace_wrreg(REG,7711)
    ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_replace_wrreg_q <= "000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_replace_wrreg_q <= ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_replace_rdcnt(COUNTER,7710)
    -- every=1, low=0, high=5, step=1, init=1
    ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_replace_rdcnt_i <= TO_UNSIGNED(1,3);
            ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_replace_rdcnt_i = 4 THEN
                  ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_replace_rdcnt_eq <= '1';
                ELSE
                  ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_replace_rdcnt_eq = '1') THEN
                    ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_replace_rdcnt_i <= ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_replace_rdcnt_i - 5;
                ELSE
                    ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_replace_rdcnt_i <= ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_replace_rdcnt_i,3));


	--ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_replace_mem(DUALMEM,7709)
    ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_replace_mem_reset0 <= areset;
    ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_replace_mem_ia <= Control_WrBackPath_ForRowUpdate_FLB_c;
    ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_replace_mem_aa <= ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_replace_wrreg_q;
    ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_replace_mem_ab <= ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_replace_rdcnt_q;
    ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 3,
        numwords_a => 6,
        width_b => 8,
        widthad_b => 3,
        numwords_b => 6,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_replace_mem_iq,
        address_a => ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_replace_mem_aa,
        data_a => ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_replace_mem_ia
    );
        ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_replace_mem_q <= ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_replace_mem_iq(7 downto 0);

	--Control_WrBackPath_BitCombine1(BITJOIN,605)@10
    Control_WrBackPath_BitCombine1_q <= ld_Control_WrBackPath_latch_0L_Mux_q_to_Control_WrBackPath_BitCombine1_b_q & ld_Control_WrBackPath_ForRowUpdate_FLB_c_to_Control_WrBackPath_BitCombine1_a_replace_mem_q;

	--Control_WrBackPath_Mux3(MUX,614)@10
    Control_WrBackPath_Mux3_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux3: PROCESS (Control_WrBackPath_Mux3_s, Control_WrBackPath_BitCombine1_q, Control_WrBackPath_Not1_q)
    BEGIN
            CASE Control_WrBackPath_Mux3_s IS
                  WHEN "0" => Control_WrBackPath_Mux3_q <= Control_WrBackPath_BitCombine1_q;
                  WHEN "1" => Control_WrBackPath_Mux3_q <= Control_WrBackPath_Not1_q;
                  WHEN OTHERS => Control_WrBackPath_Mux3_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_WrBackPath_Mux3_q_to_Control_Input_WrBk_Mux_Mux2_d(DELAY,4349)@10
    ld_Control_WrBackPath_Mux3_q_to_Control_Input_WrBk_Mux_Mux2_d : dspba_delay
    GENERIC MAP ( width => 10, depth => 1 )
    PORT MAP ( xin => Control_WrBackPath_Mux3_q, xout => ld_Control_WrBackPath_Mux3_q_to_Control_Input_WrBk_Mux_Mux2_d_q, clk => clk, aclr => areset );

	--ld_Control_InPort_And_q_to_Control_InPort_FIFO_r(DELAY,3570)@2
    ld_Control_InPort_And_q_to_Control_InPort_FIFO_r : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => Control_InPort_And_q, xout => ld_Control_InPort_And_q_to_Control_InPort_FIFO_r_q, clk => clk, aclr => areset );

	--Control_InPort_Const2(CONSTANT,163)
    Control_InPort_Const2_q <= "1111111110";

	--Control_InPort_Sub1_R_sub(SUB,236)@2
    Control_InPort_Sub1_R_sub_a <= Control_InPort_Const2_q;
    Control_InPort_Sub1_R_sub_b <= Control_InPort_BitCombine1_q;
            Control_InPort_Sub1_R_sub_o <= STD_LOGIC_VECTOR(UNSIGNED(Control_InPort_Sub1_R_sub_a) - UNSIGNED(Control_InPort_Sub1_R_sub_b));
    Control_InPort_Sub1_R_sub_q <= Control_InPort_Sub1_R_sub_o(9 downto 0);


	--Control_InPort_ColIdx2Bank_lutmem(DUALMEM,3016)@0
    Control_InPort_ColIdx2Bank_lutmem_reset0 <= areset;
    Control_InPort_ColIdx2Bank_lutmem_ia <= (others => '0');
    Control_InPort_ColIdx2Bank_lutmem_aa <= (others => '0');
    Control_InPort_ColIdx2Bank_lutmem_ab <= InColumnIdx_s;
    Control_InPort_ColIdx2Bank_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 2,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 2,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Control_InPort_ColIdx2Bank_lutmem.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => '0',
        aclr0 => Control_InPort_ColIdx2Bank_lutmem_reset0,
        clock0 => clk,
        address_b => Control_InPort_ColIdx2Bank_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => Control_InPort_ColIdx2Bank_lutmem_iq,
        address_a => Control_InPort_ColIdx2Bank_lutmem_aa,
        data_a => Control_InPort_ColIdx2Bank_lutmem_ia
    );
        Control_InPort_ColIdx2Bank_lutmem_q <= Control_InPort_ColIdx2Bank_lutmem_iq(1 downto 0);

	--ld_ChannelIn_InRowIdx_s_to_Control_InPort_BitCombine1_a(DELAY,3566)@0
    ld_ChannelIn_InRowIdx_s_to_Control_InPort_BitCombine1_a : dspba_delay
    GENERIC MAP ( width => 8, depth => 2 )
    PORT MAP ( xin => InRowIdx_s, xout => ld_ChannelIn_InRowIdx_s_to_Control_InPort_BitCombine1_a_q, clk => clk, aclr => areset );

	--Control_InPort_BitCombine1(BITJOIN,160)@2
    Control_InPort_BitCombine1_q <= Control_InPort_ColIdx2Bank_lutmem_q & ld_ChannelIn_InRowIdx_s_to_Control_InPort_BitCombine1_a_q;

	--Control_InPort_Add_add_Control_InPort_Mux_merged(ADD,3017)@2
    Control_InPort_Add_add_Control_InPort_Mux_merged_cin <= GND_q;
    Control_InPort_Add_add_Control_InPort_Mux_merged_a <= STD_LOGIC_VECTOR("000000000" & Control_InPort_Const1_q) & '1';
    Control_InPort_Add_add_Control_InPort_Mux_merged_b <= STD_LOGIC_VECTOR("0" & Control_InPort_BitCombine1_q) & Control_InPort_Add_add_Control_InPort_Mux_merged_cin(0);
    Control_InPort_Add_add_Control_InPort_Mux_merged_i <= '0' & Control_InPort_Sub1_R_sub_q & '0';
    Control_InPort_Add_add_Control_InPort_Mux_merged: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_InPort_Add_add_Control_InPort_Mux_merged_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q = "1") THEN
                Control_InPort_Add_add_Control_InPort_Mux_merged_o <= Control_InPort_Add_add_Control_InPort_Mux_merged_i;
            ELSE
                Control_InPort_Add_add_Control_InPort_Mux_merged_o <= STD_LOGIC_VECTOR(UNSIGNED(Control_InPort_Add_add_Control_InPort_Mux_merged_a) + UNSIGNED(Control_InPort_Add_add_Control_InPort_Mux_merged_b));
            END IF;
        END IF;
    END PROCESS;
    Control_InPort_Add_add_Control_InPort_Mux_merged_q <= Control_InPort_Add_add_Control_InPort_Mux_merged_o(10 downto 1);


	--ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO_v(DELAY,3568)@0
    ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO_v : dspba_delay
    GENERIC MAP ( width => 1, depth => 3 )
    PORT MAP ( xin => InDataV_s, xout => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO_v_q, clk => clk, aclr => areset );

	--Control_InPort_FIFO(FIFO,166)@3
    Control_InPort_FIFO_reset <= areset;

    Control_InPort_FIFO_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 10,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => ld_Control_InPort_And_q_to_Control_InPort_FIFO_r_q(0),
      aclr => Control_InPort_FIFO_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO_v_q(0),
      data => Control_InPort_Add_add_Control_InPort_Mux_merged_q,
      almost_full => Control_InPort_FIFO_f(0),
      almost_empty => Control_InPort_FIFO_t(0),
      empty => Control_InPort_FIFO_empty(0),
      q => Control_InPort_FIFO_q
    );
    Control_InPort_FIFO_v <= not Control_InPort_FIFO_empty;
    Control_InPort_FIFO_e <= not Control_InPort_FIFO_t;

	--ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_mem(DUALMEM,7699)
    ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_mem_reset0 <= areset;
    ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_mem_ia <= Control_InPort_FIFO_q;
    ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_mem_aa <= ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_wrreg_q;
    ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_mem_ab <= ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_rdcnt_q;
    ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 10,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 10,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_mem_iq,
        address_a => ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_mem_aa,
        data_a => ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_mem_ia
    );
        ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_mem_q <= ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_mem_iq(9 downto 0);

	--ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux2_b(DELAY,4347)@2
    ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux2_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 9 )
    PORT MAP ( xin => Control_WrBackPath_SRlatch_PS_Or_q, xout => ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux2_b_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux2(MUX,495)@11
    Control_Input_WrBk_Mux_Mux2_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux2_b_q;
    Control_Input_WrBk_Mux_Mux2: PROCESS (Control_Input_WrBk_Mux_Mux2_s, ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_mem_q, ld_Control_WrBackPath_Mux3_q_to_Control_Input_WrBk_Mux_Mux2_d_q)
    BEGIN
            CASE Control_Input_WrBk_Mux_Mux2_s IS
                  WHEN "0" => Control_Input_WrBk_Mux_Mux2_q <= ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_mem_q;
                  WHEN "1" => Control_Input_WrBk_Mux_Mux2_q <= ld_Control_WrBackPath_Mux3_q_to_Control_Input_WrBk_Mux_Mux2_d_q;
                  WHEN OTHERS => Control_Input_WrBk_Mux_Mux2_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_Mux5_63(MUX,678)@10
    Control_WrBackPath_Mux5_63_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_63: PROCESS (Control_WrBackPath_Mux5_63_s, Control_WrBackPath_WrEnMux_63_q, Control_WrBackPath_WrEnMux_0_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_63_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_63_q <= Control_WrBackPath_WrEnMux_63_q;
                  WHEN "1" => Control_WrBackPath_Mux5_63_q <= Control_WrBackPath_WrEnMux_0_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_63_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WrEnMux_63(MUX,364)@2
    Control_InPort_WrEnMux_63_s <= ld_ChannelIn_InUpper_s_to_Control_InPort_WrEnMux_0_b_q;
    Control_InPort_WrEnMux_63: PROCESS (Control_InPort_WrEnMux_63_s, Control_InPort_WEnMap_63_q, Control_InPort_WEnMap_0_q)
    BEGIN
            CASE Control_InPort_WrEnMux_63_s IS
                  WHEN "0" => Control_InPort_WrEnMux_63_q <= Control_InPort_WEnMap_63_q;
                  WHEN "1" => Control_InPort_WrEnMux_63_q <= Control_InPort_WEnMap_0_q;
                  WHEN OTHERS => Control_InPort_WrEnMux_63_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_FIFO1_63(FIFO,230)@2
    Control_InPort_FIFO1_63_reset <= areset;

    Control_InPort_FIFO1_63_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 256,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_63_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO1_0_v_q(0),
      data => Control_InPort_WrEnMux_63_q,
      almost_full => Control_InPort_FIFO1_63_f(0),
      almost_empty => Control_InPort_FIFO1_63_t(0),
      empty => Control_InPort_FIFO1_63_empty(0),
      q => Control_InPort_FIFO1_63_q
    );
    Control_InPort_FIFO1_63_v <= not Control_InPort_FIFO1_63_empty;
    Control_InPort_FIFO1_63_e <= not Control_InPort_FIFO1_63_t;

	--Control_InPort_WrEnMux1_63(MUX,428)@2
    Control_InPort_WrEnMux1_63_s <= Control_InPort_And_q;
    Control_InPort_WrEnMux1_63: PROCESS (Control_InPort_WrEnMux1_63_s, Control_InPort_FIFO1_63_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_63_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_63_q <= VCC_q;
                  WHEN "1" => Control_InPort_WrEnMux1_63_q <= Control_InPort_FIFO1_63_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_63_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_InPort_WrEnMux1_63_q_to_Control_Input_WrBk_Mux_Mux1_63_c(DELAY,4345)@2
    ld_Control_InPort_WrEnMux1_63_q_to_Control_Input_WrBk_Mux_Mux1_63_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_WrEnMux1_63_q, xout => ld_Control_InPort_WrEnMux1_63_q_to_Control_Input_WrBk_Mux_Mux1_63_c_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux1_63(MUX,494)@10
    Control_Input_WrBk_Mux_Mux1_63_s <= ld_Control_WrBackPath_SRlatch_PS_SampleDelay_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_63: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_Input_WrBk_Mux_Mux1_63_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_Input_WrBk_Mux_Mux1_63_s IS
                      WHEN "0" => Control_Input_WrBk_Mux_Mux1_63_q <= ld_Control_InPort_WrEnMux1_63_q_to_Control_Input_WrBk_Mux_Mux1_63_c_q;
                      WHEN "1" => Control_Input_WrBk_Mux_Mux1_63_q <= Control_WrBackPath_Mux5_63_q;
                      WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_63_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Control_PingPongAddr_Not1(LOGICAL,603)@11
    Control_PingPongAddr_Not1_a <= Control_DerivedSignals_BitCombine_q;
    Control_PingPongAddr_Not1_q <= not Control_PingPongAddr_Not1_a;

	--ld_Control_MasterLoops_ForBanks_FLB_c_to_Control_DerivedSignals_BitCombine_b(DELAY,3368)@6
    ld_Control_MasterLoops_ForBanks_FLB_c_to_Control_DerivedSignals_BitCombine_b : dspba_delay
    GENERIC MAP ( width => 2, depth => 5 )
    PORT MAP ( xin => Control_MasterLoops_ForBanks_FLB_c, xout => ld_Control_MasterLoops_ForBanks_FLB_c_to_Control_DerivedSignals_BitCombine_b_q, clk => clk, aclr => areset );

	--ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_replace_mem(DUALMEM,7689)
    ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_replace_mem_reset0 <= areset;
    ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_replace_mem_ia <= Control_MasterLoops_ForRows_FLB_c;
    ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_replace_mem_aa <= ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_replace_wrreg_q;
    ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_replace_mem_ab <= ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_replace_rdcnt_q;
    ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 8,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_replace_mem_iq,
        address_a => ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_replace_mem_aa,
        data_a => ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_replace_mem_ia
    );
        ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_replace_mem_q <= ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_replace_mem_iq(7 downto 0);

	--Control_DerivedSignals_BitCombine(BITJOIN,20)@11
    Control_DerivedSignals_BitCombine_q <= ld_Control_MasterLoops_ForBanks_FLB_c_to_Control_DerivedSignals_BitCombine_b_q & ld_Control_MasterLoops_ForRows_FLB_c_to_Control_DerivedSignals_BitCombine_a_replace_mem_q;

	--ld_Control_MasterLoops_latch_0L1_Mux_q_to_Control_PingPongAddr_Mux1_b(DELAY,4392)@10
    ld_Control_MasterLoops_latch_0L1_Mux_q_to_Control_PingPongAddr_Mux1_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => Control_MasterLoops_latch_0L1_Mux_q, xout => ld_Control_MasterLoops_latch_0L1_Mux_q_to_Control_PingPongAddr_Mux1_b_q, clk => clk, aclr => areset );

	--Control_PingPongAddr_Mux1(MUX,537)@11
    Control_PingPongAddr_Mux1_s <= ld_Control_MasterLoops_latch_0L1_Mux_q_to_Control_PingPongAddr_Mux1_b_q;
    Control_PingPongAddr_Mux1: PROCESS (Control_PingPongAddr_Mux1_s, Control_DerivedSignals_BitCombine_q, Control_PingPongAddr_Not1_q)
    BEGIN
            CASE Control_PingPongAddr_Mux1_s IS
                  WHEN "0" => Control_PingPongAddr_Mux1_q <= Control_DerivedSignals_BitCombine_q;
                  WHEN "1" => Control_PingPongAddr_Mux1_q <= Control_PingPongAddr_Not1_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux1_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Top_Path_DualMem_63_im(DUALMEM,1669)@11
    Top_Path_DualMem_63_im_reset0 <= areset;
    Top_Path_DualMem_63_im_ia <= Top_Path_DualMem_0_im_3_cast_q;
    Top_Path_DualMem_63_im_aa <= Control_Input_WrBk_Mux_Mux2_q;
    Top_Path_DualMem_63_im_ab <= Control_PingPongAddr_Mux1_q;
    Top_Path_DualMem_63_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("Chol_Fw/DUT/Cholesky_Fw/Chol_Fw_DUT_Cholesky_Fw_Top_Path_DualMem_63_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => Control_Input_WrBk_Mux_Mux1_63_q(0),
        aclr0 => Top_Path_DualMem_63_im_reset0,
        clock0 => clk,
        address_b => Top_Path_DualMem_63_im_ab,
        -- data_b => (others => '0'),
        q_b => Top_Path_DualMem_63_im_iq,
        q_a => Top_Path_DualMem_63_im_ir,
        address_a => Top_Path_DualMem_63_im_aa,
        data_a => Top_Path_DualMem_63_im_ia
    );
        Top_Path_DualMem_63_im_q <= Top_Path_DualMem_63_im_iq(31 downto 0);
        Top_Path_DualMem_63_im_r <= Top_Path_DualMem_63_im_ir(31 downto 0);

	--Top_Path_ConjMult1_Multii_63_f(FLOATMULT,2291)@13
    Top_Path_ConjMult1_Multii_63_f_reset <= areset;
    Top_Path_ConjMult1_Multii_63_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_63_f_reset,
    		dataa	 => Top_Path_DualMem_63_im_q,
    		datab	 => Top_Path_latch_0L_Mux_63_im_q,
    		result	 => Top_Path_ConjMult1_Multii_63_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_63_f_a_real <= sIEEE_2_real(Top_Path_DualMem_63_im_q);
    Top_Path_ConjMult1_Multii_63_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_63_im_q);
    Top_Path_ConjMult1_Multii_63_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_63_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_63_f(FLOATMULT,2483)@13
    Top_Path_ConjMult1_Multrr_63_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_63_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_63_f_reset,
    		dataa	 => Top_Path_DualMem_63_re_q,
    		datab	 => Top_Path_latch_0L_Mux_63_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_63_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_63_f_a_real <= sIEEE_2_real(Top_Path_DualMem_63_re_q);
    Top_Path_ConjMult1_Multrr_63_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_63_re_q);
    Top_Path_ConjMult1_Multrr_63_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_63_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_63_R_sub_f_Top_Path_ConjMult1_Add1_63_add_f_merged(FLOATADDSUB,3277)@17
    Top_Path_ConjMult1_Sub1_63_R_sub_f_Top_Path_ConjMult1_Add1_63_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_63_R_sub_f_Top_Path_ConjMult1_Add1_63_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_63_R_sub_f_Top_Path_ConjMult1_Add1_63_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_63_R_sub_f_Top_Path_ConjMult1_Add1_63_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_63_R_sub_f_Top_Path_ConjMult1_Add1_63_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_63_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_63_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_63_R_sub_f_Top_Path_ConjMult1_Add1_63_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_63_R_sub_f_Top_Path_ConjMult1_Add1_63_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_63_R_sub_f_Top_Path_ConjMult1_Add1_63_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_63_R_sub_f_Top_Path_ConjMult1_Add1_63_add_f_merged_n <= Top_Path_ConjMult1_Sub1_63_R_sub_f_Top_Path_ConjMult1_Add1_63_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_63_R_sub_f_Top_Path_ConjMult1_Add1_63_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_63_f_q);
    Top_Path_ConjMult1_Sub1_63_R_sub_f_Top_Path_ConjMult1_Add1_63_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_63_f_q);
    Top_Path_ConjMult1_Sub1_63_R_sub_f_Top_Path_ConjMult1_Add1_63_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_63_R_sub_f_Top_Path_ConjMult1_Add1_63_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_63_re_2_cast(FLOATCAST,2687)@22
    Top_Path_EffVecLength_63_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_63_re_2_cast_a <= Top_Path_ConjMult1_Sub1_63_R_sub_f_Top_Path_ConjMult1_Add1_63_add_f_merged_q;
    Top_Path_EffVecLength_63_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_63_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_63_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_63_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_63_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_63_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_63_q_to_Top_Path_EffVecLength_63_re_a(DELAY,5767)@10
    ld_Control_PingPongAddr_Mux4_63_q_to_Top_Path_EffVecLength_63_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_63_q, xout => ld_Control_PingPongAddr_Mux4_63_q_to_Top_Path_EffVecLength_63_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_63_re(SELECTOR,1796)@29
    Top_Path_EffVecLength_63_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_63_re_q <= (others => '0');
            Top_Path_EffVecLength_63_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_63_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_63_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_63_q_to_Top_Path_EffVecLength_63_re_a_q = "1") THEN
                Top_Path_EffVecLength_63_re_q <= Top_Path_EffVecLength_63_re_2_cast_q;
                Top_Path_EffVecLength_63_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_64_cast(FLOATCAST,2752)@30
    Top_Path_VectorDotP_0_re_64_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_64_cast_a <= Top_Path_EffVecLength_63_re_q;
    Top_Path_VectorDotP_0_re_64_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_64_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_64_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_64_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_64_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_64_cast_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_62_f(FLOATMULT,2290)@13
    Top_Path_ConjMult1_Multii_62_f_reset <= areset;
    Top_Path_ConjMult1_Multii_62_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_62_f_reset,
    		dataa	 => Top_Path_DualMem_62_im_q,
    		datab	 => Top_Path_latch_0L_Mux_62_im_q,
    		result	 => Top_Path_ConjMult1_Multii_62_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_62_f_a_real <= sIEEE_2_real(Top_Path_DualMem_62_im_q);
    Top_Path_ConjMult1_Multii_62_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_62_im_q);
    Top_Path_ConjMult1_Multii_62_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_62_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_62_f(FLOATMULT,2482)@13
    Top_Path_ConjMult1_Multrr_62_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_62_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_62_f_reset,
    		dataa	 => Top_Path_DualMem_62_re_q,
    		datab	 => Top_Path_latch_0L_Mux_62_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_62_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_62_f_a_real <= sIEEE_2_real(Top_Path_DualMem_62_re_q);
    Top_Path_ConjMult1_Multrr_62_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_62_re_q);
    Top_Path_ConjMult1_Multrr_62_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_62_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_62_R_sub_f_Top_Path_ConjMult1_Add1_62_add_f_merged(FLOATADDSUB,3275)@17
    Top_Path_ConjMult1_Sub1_62_R_sub_f_Top_Path_ConjMult1_Add1_62_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_62_R_sub_f_Top_Path_ConjMult1_Add1_62_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_62_R_sub_f_Top_Path_ConjMult1_Add1_62_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_62_R_sub_f_Top_Path_ConjMult1_Add1_62_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_62_R_sub_f_Top_Path_ConjMult1_Add1_62_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_62_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_62_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_62_R_sub_f_Top_Path_ConjMult1_Add1_62_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_62_R_sub_f_Top_Path_ConjMult1_Add1_62_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_62_R_sub_f_Top_Path_ConjMult1_Add1_62_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_62_R_sub_f_Top_Path_ConjMult1_Add1_62_add_f_merged_n <= Top_Path_ConjMult1_Sub1_62_R_sub_f_Top_Path_ConjMult1_Add1_62_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_62_R_sub_f_Top_Path_ConjMult1_Add1_62_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_62_f_q);
    Top_Path_ConjMult1_Sub1_62_R_sub_f_Top_Path_ConjMult1_Add1_62_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_62_f_q);
    Top_Path_ConjMult1_Sub1_62_R_sub_f_Top_Path_ConjMult1_Add1_62_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_62_R_sub_f_Top_Path_ConjMult1_Add1_62_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_62_re_2_cast(FLOATCAST,2686)@22
    Top_Path_EffVecLength_62_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_62_re_2_cast_a <= Top_Path_ConjMult1_Sub1_62_R_sub_f_Top_Path_ConjMult1_Add1_62_add_f_merged_q;
    Top_Path_EffVecLength_62_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_62_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_62_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_62_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_62_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_62_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_62_q_to_Top_Path_EffVecLength_62_re_a(DELAY,5763)@10
    ld_Control_PingPongAddr_Mux4_62_q_to_Top_Path_EffVecLength_62_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_62_q, xout => ld_Control_PingPongAddr_Mux4_62_q_to_Top_Path_EffVecLength_62_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_62_re(SELECTOR,1794)@29
    Top_Path_EffVecLength_62_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_62_re_q <= (others => '0');
            Top_Path_EffVecLength_62_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_62_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_62_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_62_q_to_Top_Path_EffVecLength_62_re_a_q = "1") THEN
                Top_Path_EffVecLength_62_re_q <= Top_Path_EffVecLength_62_re_2_cast_q;
                Top_Path_EffVecLength_62_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_63_cast(FLOATCAST,2751)@30
    Top_Path_VectorDotP_0_re_63_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_63_cast_a <= Top_Path_EffVecLength_62_re_q;
    Top_Path_VectorDotP_0_re_63_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_63_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_63_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_63_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_63_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_63_cast_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_0_31_f(FLOATADDSUB,2822)@32
    Top_Path_VectorDotP_0_re_0_re_add_0_31_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_0_31_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_0_31_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_0_31_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_0_31_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_63_cast_q,
    	datab	 => Top_Path_VectorDotP_0_re_64_cast_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_0_31_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_0_31_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_0_31_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_0_31_f_n <= Top_Path_VectorDotP_0_re_0_re_add_0_31_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_0_31_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_63_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_31_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_64_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_31_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_31_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_61_f(FLOATMULT,2289)@13
    Top_Path_ConjMult1_Multii_61_f_reset <= areset;
    Top_Path_ConjMult1_Multii_61_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_61_f_reset,
    		dataa	 => Top_Path_DualMem_61_im_q,
    		datab	 => Top_Path_latch_0L_Mux_61_im_q,
    		result	 => Top_Path_ConjMult1_Multii_61_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_61_f_a_real <= sIEEE_2_real(Top_Path_DualMem_61_im_q);
    Top_Path_ConjMult1_Multii_61_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_61_im_q);
    Top_Path_ConjMult1_Multii_61_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_61_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_61_f(FLOATMULT,2481)@13
    Top_Path_ConjMult1_Multrr_61_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_61_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_61_f_reset,
    		dataa	 => Top_Path_DualMem_61_re_q,
    		datab	 => Top_Path_latch_0L_Mux_61_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_61_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_61_f_a_real <= sIEEE_2_real(Top_Path_DualMem_61_re_q);
    Top_Path_ConjMult1_Multrr_61_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_61_re_q);
    Top_Path_ConjMult1_Multrr_61_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_61_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_61_R_sub_f_Top_Path_ConjMult1_Add1_61_add_f_merged(FLOATADDSUB,3273)@17
    Top_Path_ConjMult1_Sub1_61_R_sub_f_Top_Path_ConjMult1_Add1_61_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_61_R_sub_f_Top_Path_ConjMult1_Add1_61_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_61_R_sub_f_Top_Path_ConjMult1_Add1_61_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_61_R_sub_f_Top_Path_ConjMult1_Add1_61_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_61_R_sub_f_Top_Path_ConjMult1_Add1_61_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_61_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_61_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_61_R_sub_f_Top_Path_ConjMult1_Add1_61_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_61_R_sub_f_Top_Path_ConjMult1_Add1_61_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_61_R_sub_f_Top_Path_ConjMult1_Add1_61_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_61_R_sub_f_Top_Path_ConjMult1_Add1_61_add_f_merged_n <= Top_Path_ConjMult1_Sub1_61_R_sub_f_Top_Path_ConjMult1_Add1_61_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_61_R_sub_f_Top_Path_ConjMult1_Add1_61_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_61_f_q);
    Top_Path_ConjMult1_Sub1_61_R_sub_f_Top_Path_ConjMult1_Add1_61_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_61_f_q);
    Top_Path_ConjMult1_Sub1_61_R_sub_f_Top_Path_ConjMult1_Add1_61_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_61_R_sub_f_Top_Path_ConjMult1_Add1_61_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_61_re_2_cast(FLOATCAST,2685)@22
    Top_Path_EffVecLength_61_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_61_re_2_cast_a <= Top_Path_ConjMult1_Sub1_61_R_sub_f_Top_Path_ConjMult1_Add1_61_add_f_merged_q;
    Top_Path_EffVecLength_61_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_61_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_61_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_61_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_61_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_61_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_61_q_to_Top_Path_EffVecLength_61_re_a(DELAY,5759)@10
    ld_Control_PingPongAddr_Mux4_61_q_to_Top_Path_EffVecLength_61_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_61_q, xout => ld_Control_PingPongAddr_Mux4_61_q_to_Top_Path_EffVecLength_61_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_61_re(SELECTOR,1792)@29
    Top_Path_EffVecLength_61_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_61_re_q <= (others => '0');
            Top_Path_EffVecLength_61_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_61_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_61_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_61_q_to_Top_Path_EffVecLength_61_re_a_q = "1") THEN
                Top_Path_EffVecLength_61_re_q <= Top_Path_EffVecLength_61_re_2_cast_q;
                Top_Path_EffVecLength_61_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_62_cast(FLOATCAST,2750)@30
    Top_Path_VectorDotP_0_re_62_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_62_cast_a <= Top_Path_EffVecLength_61_re_q;
    Top_Path_VectorDotP_0_re_62_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_62_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_62_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_62_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_62_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_62_cast_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_60_f(FLOATMULT,2288)@13
    Top_Path_ConjMult1_Multii_60_f_reset <= areset;
    Top_Path_ConjMult1_Multii_60_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_60_f_reset,
    		dataa	 => Top_Path_DualMem_60_im_q,
    		datab	 => Top_Path_latch_0L_Mux_60_im_q,
    		result	 => Top_Path_ConjMult1_Multii_60_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_60_f_a_real <= sIEEE_2_real(Top_Path_DualMem_60_im_q);
    Top_Path_ConjMult1_Multii_60_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_60_im_q);
    Top_Path_ConjMult1_Multii_60_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_60_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_60_f(FLOATMULT,2480)@13
    Top_Path_ConjMult1_Multrr_60_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_60_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_60_f_reset,
    		dataa	 => Top_Path_DualMem_60_re_q,
    		datab	 => Top_Path_latch_0L_Mux_60_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_60_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_60_f_a_real <= sIEEE_2_real(Top_Path_DualMem_60_re_q);
    Top_Path_ConjMult1_Multrr_60_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_60_re_q);
    Top_Path_ConjMult1_Multrr_60_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_60_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_60_R_sub_f_Top_Path_ConjMult1_Add1_60_add_f_merged(FLOATADDSUB,3271)@17
    Top_Path_ConjMult1_Sub1_60_R_sub_f_Top_Path_ConjMult1_Add1_60_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_60_R_sub_f_Top_Path_ConjMult1_Add1_60_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_60_R_sub_f_Top_Path_ConjMult1_Add1_60_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_60_R_sub_f_Top_Path_ConjMult1_Add1_60_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_60_R_sub_f_Top_Path_ConjMult1_Add1_60_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_60_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_60_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_60_R_sub_f_Top_Path_ConjMult1_Add1_60_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_60_R_sub_f_Top_Path_ConjMult1_Add1_60_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_60_R_sub_f_Top_Path_ConjMult1_Add1_60_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_60_R_sub_f_Top_Path_ConjMult1_Add1_60_add_f_merged_n <= Top_Path_ConjMult1_Sub1_60_R_sub_f_Top_Path_ConjMult1_Add1_60_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_60_R_sub_f_Top_Path_ConjMult1_Add1_60_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_60_f_q);
    Top_Path_ConjMult1_Sub1_60_R_sub_f_Top_Path_ConjMult1_Add1_60_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_60_f_q);
    Top_Path_ConjMult1_Sub1_60_R_sub_f_Top_Path_ConjMult1_Add1_60_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_60_R_sub_f_Top_Path_ConjMult1_Add1_60_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_60_re_2_cast(FLOATCAST,2684)@22
    Top_Path_EffVecLength_60_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_60_re_2_cast_a <= Top_Path_ConjMult1_Sub1_60_R_sub_f_Top_Path_ConjMult1_Add1_60_add_f_merged_q;
    Top_Path_EffVecLength_60_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_60_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_60_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_60_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_60_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_60_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_60_q_to_Top_Path_EffVecLength_60_re_a(DELAY,5755)@10
    ld_Control_PingPongAddr_Mux4_60_q_to_Top_Path_EffVecLength_60_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_60_q, xout => ld_Control_PingPongAddr_Mux4_60_q_to_Top_Path_EffVecLength_60_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_60_re(SELECTOR,1790)@29
    Top_Path_EffVecLength_60_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_60_re_q <= (others => '0');
            Top_Path_EffVecLength_60_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_60_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_60_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_60_q_to_Top_Path_EffVecLength_60_re_a_q = "1") THEN
                Top_Path_EffVecLength_60_re_q <= Top_Path_EffVecLength_60_re_2_cast_q;
                Top_Path_EffVecLength_60_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_61_cast(FLOATCAST,2749)@30
    Top_Path_VectorDotP_0_re_61_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_61_cast_a <= Top_Path_EffVecLength_60_re_q;
    Top_Path_VectorDotP_0_re_61_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_61_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_61_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_61_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_61_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_61_cast_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_0_30_f(FLOATADDSUB,2820)@32
    Top_Path_VectorDotP_0_re_0_re_add_0_30_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_0_30_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_0_30_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_0_30_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_0_30_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_61_cast_q,
    	datab	 => Top_Path_VectorDotP_0_re_62_cast_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_0_30_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_0_30_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_0_30_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_0_30_f_n <= Top_Path_VectorDotP_0_re_0_re_add_0_30_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_0_30_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_61_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_30_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_62_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_30_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_30_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_1_15_f(FLOATADDSUB,2854)@37
    Top_Path_VectorDotP_0_re_0_re_add_1_15_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_1_15_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_1_15_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_1_15_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_1_15_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_0_re_add_0_30_f_q,
    	datab	 => Top_Path_VectorDotP_0_re_0_re_add_0_31_f_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_1_15_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_1_15_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_1_15_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_1_15_f_n <= Top_Path_VectorDotP_0_re_0_re_add_1_15_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_1_15_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_30_f_q);
    Top_Path_VectorDotP_0_re_0_re_add_1_15_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_31_f_q);
    Top_Path_VectorDotP_0_re_0_re_add_1_15_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_1_15_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_59_f(FLOATMULT,2287)@13
    Top_Path_ConjMult1_Multii_59_f_reset <= areset;
    Top_Path_ConjMult1_Multii_59_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_59_f_reset,
    		dataa	 => Top_Path_DualMem_59_im_q,
    		datab	 => Top_Path_latch_0L_Mux_59_im_q,
    		result	 => Top_Path_ConjMult1_Multii_59_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_59_f_a_real <= sIEEE_2_real(Top_Path_DualMem_59_im_q);
    Top_Path_ConjMult1_Multii_59_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_59_im_q);
    Top_Path_ConjMult1_Multii_59_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_59_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_59_f(FLOATMULT,2479)@13
    Top_Path_ConjMult1_Multrr_59_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_59_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_59_f_reset,
    		dataa	 => Top_Path_DualMem_59_re_q,
    		datab	 => Top_Path_latch_0L_Mux_59_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_59_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_59_f_a_real <= sIEEE_2_real(Top_Path_DualMem_59_re_q);
    Top_Path_ConjMult1_Multrr_59_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_59_re_q);
    Top_Path_ConjMult1_Multrr_59_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_59_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_59_R_sub_f_Top_Path_ConjMult1_Add1_59_add_f_merged(FLOATADDSUB,3269)@17
    Top_Path_ConjMult1_Sub1_59_R_sub_f_Top_Path_ConjMult1_Add1_59_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_59_R_sub_f_Top_Path_ConjMult1_Add1_59_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_59_R_sub_f_Top_Path_ConjMult1_Add1_59_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_59_R_sub_f_Top_Path_ConjMult1_Add1_59_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_59_R_sub_f_Top_Path_ConjMult1_Add1_59_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_59_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_59_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_59_R_sub_f_Top_Path_ConjMult1_Add1_59_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_59_R_sub_f_Top_Path_ConjMult1_Add1_59_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_59_R_sub_f_Top_Path_ConjMult1_Add1_59_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_59_R_sub_f_Top_Path_ConjMult1_Add1_59_add_f_merged_n <= Top_Path_ConjMult1_Sub1_59_R_sub_f_Top_Path_ConjMult1_Add1_59_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_59_R_sub_f_Top_Path_ConjMult1_Add1_59_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_59_f_q);
    Top_Path_ConjMult1_Sub1_59_R_sub_f_Top_Path_ConjMult1_Add1_59_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_59_f_q);
    Top_Path_ConjMult1_Sub1_59_R_sub_f_Top_Path_ConjMult1_Add1_59_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_59_R_sub_f_Top_Path_ConjMult1_Add1_59_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_59_re_2_cast(FLOATCAST,2683)@22
    Top_Path_EffVecLength_59_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_59_re_2_cast_a <= Top_Path_ConjMult1_Sub1_59_R_sub_f_Top_Path_ConjMult1_Add1_59_add_f_merged_q;
    Top_Path_EffVecLength_59_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_59_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_59_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_59_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_59_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_59_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_59_q_to_Top_Path_EffVecLength_59_re_a(DELAY,5751)@10
    ld_Control_PingPongAddr_Mux4_59_q_to_Top_Path_EffVecLength_59_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_59_q, xout => ld_Control_PingPongAddr_Mux4_59_q_to_Top_Path_EffVecLength_59_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_59_re(SELECTOR,1788)@29
    Top_Path_EffVecLength_59_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_59_re_q <= (others => '0');
            Top_Path_EffVecLength_59_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_59_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_59_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_59_q_to_Top_Path_EffVecLength_59_re_a_q = "1") THEN
                Top_Path_EffVecLength_59_re_q <= Top_Path_EffVecLength_59_re_2_cast_q;
                Top_Path_EffVecLength_59_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_60_cast(FLOATCAST,2748)@30
    Top_Path_VectorDotP_0_re_60_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_60_cast_a <= Top_Path_EffVecLength_59_re_q;
    Top_Path_VectorDotP_0_re_60_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_60_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_60_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_60_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_60_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_60_cast_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_58_f(FLOATMULT,2286)@13
    Top_Path_ConjMult1_Multii_58_f_reset <= areset;
    Top_Path_ConjMult1_Multii_58_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_58_f_reset,
    		dataa	 => Top_Path_DualMem_58_im_q,
    		datab	 => Top_Path_latch_0L_Mux_58_im_q,
    		result	 => Top_Path_ConjMult1_Multii_58_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_58_f_a_real <= sIEEE_2_real(Top_Path_DualMem_58_im_q);
    Top_Path_ConjMult1_Multii_58_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_58_im_q);
    Top_Path_ConjMult1_Multii_58_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_58_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_58_f(FLOATMULT,2478)@13
    Top_Path_ConjMult1_Multrr_58_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_58_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_58_f_reset,
    		dataa	 => Top_Path_DualMem_58_re_q,
    		datab	 => Top_Path_latch_0L_Mux_58_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_58_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_58_f_a_real <= sIEEE_2_real(Top_Path_DualMem_58_re_q);
    Top_Path_ConjMult1_Multrr_58_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_58_re_q);
    Top_Path_ConjMult1_Multrr_58_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_58_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_58_R_sub_f_Top_Path_ConjMult1_Add1_58_add_f_merged(FLOATADDSUB,3267)@17
    Top_Path_ConjMult1_Sub1_58_R_sub_f_Top_Path_ConjMult1_Add1_58_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_58_R_sub_f_Top_Path_ConjMult1_Add1_58_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_58_R_sub_f_Top_Path_ConjMult1_Add1_58_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_58_R_sub_f_Top_Path_ConjMult1_Add1_58_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_58_R_sub_f_Top_Path_ConjMult1_Add1_58_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_58_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_58_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_58_R_sub_f_Top_Path_ConjMult1_Add1_58_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_58_R_sub_f_Top_Path_ConjMult1_Add1_58_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_58_R_sub_f_Top_Path_ConjMult1_Add1_58_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_58_R_sub_f_Top_Path_ConjMult1_Add1_58_add_f_merged_n <= Top_Path_ConjMult1_Sub1_58_R_sub_f_Top_Path_ConjMult1_Add1_58_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_58_R_sub_f_Top_Path_ConjMult1_Add1_58_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_58_f_q);
    Top_Path_ConjMult1_Sub1_58_R_sub_f_Top_Path_ConjMult1_Add1_58_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_58_f_q);
    Top_Path_ConjMult1_Sub1_58_R_sub_f_Top_Path_ConjMult1_Add1_58_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_58_R_sub_f_Top_Path_ConjMult1_Add1_58_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_58_re_2_cast(FLOATCAST,2682)@22
    Top_Path_EffVecLength_58_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_58_re_2_cast_a <= Top_Path_ConjMult1_Sub1_58_R_sub_f_Top_Path_ConjMult1_Add1_58_add_f_merged_q;
    Top_Path_EffVecLength_58_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_58_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_58_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_58_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_58_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_58_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_58_q_to_Top_Path_EffVecLength_58_re_a(DELAY,5747)@10
    ld_Control_PingPongAddr_Mux4_58_q_to_Top_Path_EffVecLength_58_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_58_q, xout => ld_Control_PingPongAddr_Mux4_58_q_to_Top_Path_EffVecLength_58_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_58_re(SELECTOR,1786)@29
    Top_Path_EffVecLength_58_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_58_re_q <= (others => '0');
            Top_Path_EffVecLength_58_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_58_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_58_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_58_q_to_Top_Path_EffVecLength_58_re_a_q = "1") THEN
                Top_Path_EffVecLength_58_re_q <= Top_Path_EffVecLength_58_re_2_cast_q;
                Top_Path_EffVecLength_58_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_59_cast(FLOATCAST,2747)@30
    Top_Path_VectorDotP_0_re_59_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_59_cast_a <= Top_Path_EffVecLength_58_re_q;
    Top_Path_VectorDotP_0_re_59_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_59_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_59_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_59_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_59_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_59_cast_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_0_29_f(FLOATADDSUB,2818)@32
    Top_Path_VectorDotP_0_re_0_re_add_0_29_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_0_29_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_0_29_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_0_29_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_0_29_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_59_cast_q,
    	datab	 => Top_Path_VectorDotP_0_re_60_cast_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_0_29_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_0_29_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_0_29_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_0_29_f_n <= Top_Path_VectorDotP_0_re_0_re_add_0_29_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_0_29_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_59_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_29_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_60_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_29_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_29_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_57_f(FLOATMULT,2285)@13
    Top_Path_ConjMult1_Multii_57_f_reset <= areset;
    Top_Path_ConjMult1_Multii_57_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_57_f_reset,
    		dataa	 => Top_Path_DualMem_57_im_q,
    		datab	 => Top_Path_latch_0L_Mux_57_im_q,
    		result	 => Top_Path_ConjMult1_Multii_57_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_57_f_a_real <= sIEEE_2_real(Top_Path_DualMem_57_im_q);
    Top_Path_ConjMult1_Multii_57_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_57_im_q);
    Top_Path_ConjMult1_Multii_57_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_57_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_57_f(FLOATMULT,2477)@13
    Top_Path_ConjMult1_Multrr_57_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_57_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_57_f_reset,
    		dataa	 => Top_Path_DualMem_57_re_q,
    		datab	 => Top_Path_latch_0L_Mux_57_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_57_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_57_f_a_real <= sIEEE_2_real(Top_Path_DualMem_57_re_q);
    Top_Path_ConjMult1_Multrr_57_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_57_re_q);
    Top_Path_ConjMult1_Multrr_57_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_57_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_57_R_sub_f_Top_Path_ConjMult1_Add1_57_add_f_merged(FLOATADDSUB,3265)@17
    Top_Path_ConjMult1_Sub1_57_R_sub_f_Top_Path_ConjMult1_Add1_57_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_57_R_sub_f_Top_Path_ConjMult1_Add1_57_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_57_R_sub_f_Top_Path_ConjMult1_Add1_57_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_57_R_sub_f_Top_Path_ConjMult1_Add1_57_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_57_R_sub_f_Top_Path_ConjMult1_Add1_57_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_57_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_57_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_57_R_sub_f_Top_Path_ConjMult1_Add1_57_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_57_R_sub_f_Top_Path_ConjMult1_Add1_57_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_57_R_sub_f_Top_Path_ConjMult1_Add1_57_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_57_R_sub_f_Top_Path_ConjMult1_Add1_57_add_f_merged_n <= Top_Path_ConjMult1_Sub1_57_R_sub_f_Top_Path_ConjMult1_Add1_57_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_57_R_sub_f_Top_Path_ConjMult1_Add1_57_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_57_f_q);
    Top_Path_ConjMult1_Sub1_57_R_sub_f_Top_Path_ConjMult1_Add1_57_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_57_f_q);
    Top_Path_ConjMult1_Sub1_57_R_sub_f_Top_Path_ConjMult1_Add1_57_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_57_R_sub_f_Top_Path_ConjMult1_Add1_57_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_57_re_2_cast(FLOATCAST,2681)@22
    Top_Path_EffVecLength_57_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_57_re_2_cast_a <= Top_Path_ConjMult1_Sub1_57_R_sub_f_Top_Path_ConjMult1_Add1_57_add_f_merged_q;
    Top_Path_EffVecLength_57_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_57_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_57_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_57_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_57_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_57_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_57_q_to_Top_Path_EffVecLength_57_re_a(DELAY,5743)@10
    ld_Control_PingPongAddr_Mux4_57_q_to_Top_Path_EffVecLength_57_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_57_q, xout => ld_Control_PingPongAddr_Mux4_57_q_to_Top_Path_EffVecLength_57_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_57_re(SELECTOR,1784)@29
    Top_Path_EffVecLength_57_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_57_re_q <= (others => '0');
            Top_Path_EffVecLength_57_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_57_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_57_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_57_q_to_Top_Path_EffVecLength_57_re_a_q = "1") THEN
                Top_Path_EffVecLength_57_re_q <= Top_Path_EffVecLength_57_re_2_cast_q;
                Top_Path_EffVecLength_57_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_58_cast(FLOATCAST,2746)@30
    Top_Path_VectorDotP_0_re_58_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_58_cast_a <= Top_Path_EffVecLength_57_re_q;
    Top_Path_VectorDotP_0_re_58_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_58_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_58_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_58_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_58_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_58_cast_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_56_f(FLOATMULT,2284)@13
    Top_Path_ConjMult1_Multii_56_f_reset <= areset;
    Top_Path_ConjMult1_Multii_56_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_56_f_reset,
    		dataa	 => Top_Path_DualMem_56_im_q,
    		datab	 => Top_Path_latch_0L_Mux_56_im_q,
    		result	 => Top_Path_ConjMult1_Multii_56_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_56_f_a_real <= sIEEE_2_real(Top_Path_DualMem_56_im_q);
    Top_Path_ConjMult1_Multii_56_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_56_im_q);
    Top_Path_ConjMult1_Multii_56_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_56_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_56_f(FLOATMULT,2476)@13
    Top_Path_ConjMult1_Multrr_56_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_56_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_56_f_reset,
    		dataa	 => Top_Path_DualMem_56_re_q,
    		datab	 => Top_Path_latch_0L_Mux_56_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_56_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_56_f_a_real <= sIEEE_2_real(Top_Path_DualMem_56_re_q);
    Top_Path_ConjMult1_Multrr_56_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_56_re_q);
    Top_Path_ConjMult1_Multrr_56_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_56_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_56_R_sub_f_Top_Path_ConjMult1_Add1_56_add_f_merged(FLOATADDSUB,3263)@17
    Top_Path_ConjMult1_Sub1_56_R_sub_f_Top_Path_ConjMult1_Add1_56_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_56_R_sub_f_Top_Path_ConjMult1_Add1_56_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_56_R_sub_f_Top_Path_ConjMult1_Add1_56_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_56_R_sub_f_Top_Path_ConjMult1_Add1_56_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_56_R_sub_f_Top_Path_ConjMult1_Add1_56_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_56_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_56_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_56_R_sub_f_Top_Path_ConjMult1_Add1_56_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_56_R_sub_f_Top_Path_ConjMult1_Add1_56_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_56_R_sub_f_Top_Path_ConjMult1_Add1_56_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_56_R_sub_f_Top_Path_ConjMult1_Add1_56_add_f_merged_n <= Top_Path_ConjMult1_Sub1_56_R_sub_f_Top_Path_ConjMult1_Add1_56_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_56_R_sub_f_Top_Path_ConjMult1_Add1_56_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_56_f_q);
    Top_Path_ConjMult1_Sub1_56_R_sub_f_Top_Path_ConjMult1_Add1_56_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_56_f_q);
    Top_Path_ConjMult1_Sub1_56_R_sub_f_Top_Path_ConjMult1_Add1_56_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_56_R_sub_f_Top_Path_ConjMult1_Add1_56_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_56_re_2_cast(FLOATCAST,2680)@22
    Top_Path_EffVecLength_56_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_56_re_2_cast_a <= Top_Path_ConjMult1_Sub1_56_R_sub_f_Top_Path_ConjMult1_Add1_56_add_f_merged_q;
    Top_Path_EffVecLength_56_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_56_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_56_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_56_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_56_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_56_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_56_q_to_Top_Path_EffVecLength_56_re_a(DELAY,5739)@10
    ld_Control_PingPongAddr_Mux4_56_q_to_Top_Path_EffVecLength_56_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_56_q, xout => ld_Control_PingPongAddr_Mux4_56_q_to_Top_Path_EffVecLength_56_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_56_re(SELECTOR,1782)@29
    Top_Path_EffVecLength_56_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_56_re_q <= (others => '0');
            Top_Path_EffVecLength_56_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_56_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_56_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_56_q_to_Top_Path_EffVecLength_56_re_a_q = "1") THEN
                Top_Path_EffVecLength_56_re_q <= Top_Path_EffVecLength_56_re_2_cast_q;
                Top_Path_EffVecLength_56_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_57_cast(FLOATCAST,2745)@30
    Top_Path_VectorDotP_0_re_57_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_57_cast_a <= Top_Path_EffVecLength_56_re_q;
    Top_Path_VectorDotP_0_re_57_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_57_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_57_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_57_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_57_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_57_cast_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_0_28_f(FLOATADDSUB,2816)@32
    Top_Path_VectorDotP_0_re_0_re_add_0_28_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_0_28_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_0_28_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_0_28_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_0_28_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_57_cast_q,
    	datab	 => Top_Path_VectorDotP_0_re_58_cast_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_0_28_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_0_28_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_0_28_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_0_28_f_n <= Top_Path_VectorDotP_0_re_0_re_add_0_28_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_0_28_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_57_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_28_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_58_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_28_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_28_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_1_14_f(FLOATADDSUB,2852)@37
    Top_Path_VectorDotP_0_re_0_re_add_1_14_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_1_14_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_1_14_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_1_14_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_1_14_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_0_re_add_0_28_f_q,
    	datab	 => Top_Path_VectorDotP_0_re_0_re_add_0_29_f_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_1_14_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_1_14_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_1_14_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_1_14_f_n <= Top_Path_VectorDotP_0_re_0_re_add_1_14_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_1_14_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_28_f_q);
    Top_Path_VectorDotP_0_re_0_re_add_1_14_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_29_f_q);
    Top_Path_VectorDotP_0_re_0_re_add_1_14_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_1_14_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_2_7_f(FLOATADDSUB,2870)@42
    Top_Path_VectorDotP_0_re_0_re_add_2_7_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_2_7_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_2_7_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_2_7_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_2_7_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_0_re_add_1_14_f_q,
    	datab	 => Top_Path_VectorDotP_0_re_0_re_add_1_15_f_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_2_7_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_2_7_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_2_7_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_2_7_f_n <= Top_Path_VectorDotP_0_re_0_re_add_2_7_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_2_7_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_1_14_f_q);
    Top_Path_VectorDotP_0_re_0_re_add_2_7_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_1_15_f_q);
    Top_Path_VectorDotP_0_re_0_re_add_2_7_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_2_7_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_55_f(FLOATMULT,2283)@13
    Top_Path_ConjMult1_Multii_55_f_reset <= areset;
    Top_Path_ConjMult1_Multii_55_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_55_f_reset,
    		dataa	 => Top_Path_DualMem_55_im_q,
    		datab	 => Top_Path_latch_0L_Mux_55_im_q,
    		result	 => Top_Path_ConjMult1_Multii_55_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_55_f_a_real <= sIEEE_2_real(Top_Path_DualMem_55_im_q);
    Top_Path_ConjMult1_Multii_55_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_55_im_q);
    Top_Path_ConjMult1_Multii_55_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_55_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_55_f(FLOATMULT,2475)@13
    Top_Path_ConjMult1_Multrr_55_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_55_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_55_f_reset,
    		dataa	 => Top_Path_DualMem_55_re_q,
    		datab	 => Top_Path_latch_0L_Mux_55_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_55_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_55_f_a_real <= sIEEE_2_real(Top_Path_DualMem_55_re_q);
    Top_Path_ConjMult1_Multrr_55_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_55_re_q);
    Top_Path_ConjMult1_Multrr_55_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_55_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_55_R_sub_f_Top_Path_ConjMult1_Add1_55_add_f_merged(FLOATADDSUB,3261)@17
    Top_Path_ConjMult1_Sub1_55_R_sub_f_Top_Path_ConjMult1_Add1_55_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_55_R_sub_f_Top_Path_ConjMult1_Add1_55_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_55_R_sub_f_Top_Path_ConjMult1_Add1_55_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_55_R_sub_f_Top_Path_ConjMult1_Add1_55_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_55_R_sub_f_Top_Path_ConjMult1_Add1_55_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_55_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_55_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_55_R_sub_f_Top_Path_ConjMult1_Add1_55_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_55_R_sub_f_Top_Path_ConjMult1_Add1_55_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_55_R_sub_f_Top_Path_ConjMult1_Add1_55_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_55_R_sub_f_Top_Path_ConjMult1_Add1_55_add_f_merged_n <= Top_Path_ConjMult1_Sub1_55_R_sub_f_Top_Path_ConjMult1_Add1_55_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_55_R_sub_f_Top_Path_ConjMult1_Add1_55_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_55_f_q);
    Top_Path_ConjMult1_Sub1_55_R_sub_f_Top_Path_ConjMult1_Add1_55_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_55_f_q);
    Top_Path_ConjMult1_Sub1_55_R_sub_f_Top_Path_ConjMult1_Add1_55_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_55_R_sub_f_Top_Path_ConjMult1_Add1_55_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_55_re_2_cast(FLOATCAST,2679)@22
    Top_Path_EffVecLength_55_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_55_re_2_cast_a <= Top_Path_ConjMult1_Sub1_55_R_sub_f_Top_Path_ConjMult1_Add1_55_add_f_merged_q;
    Top_Path_EffVecLength_55_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_55_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_55_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_55_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_55_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_55_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_55_q_to_Top_Path_EffVecLength_55_re_a(DELAY,5735)@10
    ld_Control_PingPongAddr_Mux4_55_q_to_Top_Path_EffVecLength_55_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_55_q, xout => ld_Control_PingPongAddr_Mux4_55_q_to_Top_Path_EffVecLength_55_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_55_re(SELECTOR,1780)@29
    Top_Path_EffVecLength_55_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_55_re_q <= (others => '0');
            Top_Path_EffVecLength_55_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_55_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_55_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_55_q_to_Top_Path_EffVecLength_55_re_a_q = "1") THEN
                Top_Path_EffVecLength_55_re_q <= Top_Path_EffVecLength_55_re_2_cast_q;
                Top_Path_EffVecLength_55_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_56_cast(FLOATCAST,2744)@30
    Top_Path_VectorDotP_0_re_56_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_56_cast_a <= Top_Path_EffVecLength_55_re_q;
    Top_Path_VectorDotP_0_re_56_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_56_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_56_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_56_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_56_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_56_cast_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_54_f(FLOATMULT,2282)@13
    Top_Path_ConjMult1_Multii_54_f_reset <= areset;
    Top_Path_ConjMult1_Multii_54_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_54_f_reset,
    		dataa	 => Top_Path_DualMem_54_im_q,
    		datab	 => Top_Path_latch_0L_Mux_54_im_q,
    		result	 => Top_Path_ConjMult1_Multii_54_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_54_f_a_real <= sIEEE_2_real(Top_Path_DualMem_54_im_q);
    Top_Path_ConjMult1_Multii_54_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_54_im_q);
    Top_Path_ConjMult1_Multii_54_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_54_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_54_f(FLOATMULT,2474)@13
    Top_Path_ConjMult1_Multrr_54_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_54_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_54_f_reset,
    		dataa	 => Top_Path_DualMem_54_re_q,
    		datab	 => Top_Path_latch_0L_Mux_54_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_54_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_54_f_a_real <= sIEEE_2_real(Top_Path_DualMem_54_re_q);
    Top_Path_ConjMult1_Multrr_54_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_54_re_q);
    Top_Path_ConjMult1_Multrr_54_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_54_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_54_R_sub_f_Top_Path_ConjMult1_Add1_54_add_f_merged(FLOATADDSUB,3259)@17
    Top_Path_ConjMult1_Sub1_54_R_sub_f_Top_Path_ConjMult1_Add1_54_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_54_R_sub_f_Top_Path_ConjMult1_Add1_54_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_54_R_sub_f_Top_Path_ConjMult1_Add1_54_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_54_R_sub_f_Top_Path_ConjMult1_Add1_54_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_54_R_sub_f_Top_Path_ConjMult1_Add1_54_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_54_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_54_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_54_R_sub_f_Top_Path_ConjMult1_Add1_54_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_54_R_sub_f_Top_Path_ConjMult1_Add1_54_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_54_R_sub_f_Top_Path_ConjMult1_Add1_54_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_54_R_sub_f_Top_Path_ConjMult1_Add1_54_add_f_merged_n <= Top_Path_ConjMult1_Sub1_54_R_sub_f_Top_Path_ConjMult1_Add1_54_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_54_R_sub_f_Top_Path_ConjMult1_Add1_54_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_54_f_q);
    Top_Path_ConjMult1_Sub1_54_R_sub_f_Top_Path_ConjMult1_Add1_54_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_54_f_q);
    Top_Path_ConjMult1_Sub1_54_R_sub_f_Top_Path_ConjMult1_Add1_54_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_54_R_sub_f_Top_Path_ConjMult1_Add1_54_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_54_re_2_cast(FLOATCAST,2678)@22
    Top_Path_EffVecLength_54_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_54_re_2_cast_a <= Top_Path_ConjMult1_Sub1_54_R_sub_f_Top_Path_ConjMult1_Add1_54_add_f_merged_q;
    Top_Path_EffVecLength_54_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_54_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_54_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_54_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_54_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_54_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_54_q_to_Top_Path_EffVecLength_54_re_a(DELAY,5731)@10
    ld_Control_PingPongAddr_Mux4_54_q_to_Top_Path_EffVecLength_54_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_54_q, xout => ld_Control_PingPongAddr_Mux4_54_q_to_Top_Path_EffVecLength_54_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_54_re(SELECTOR,1778)@29
    Top_Path_EffVecLength_54_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_54_re_q <= (others => '0');
            Top_Path_EffVecLength_54_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_54_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_54_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_54_q_to_Top_Path_EffVecLength_54_re_a_q = "1") THEN
                Top_Path_EffVecLength_54_re_q <= Top_Path_EffVecLength_54_re_2_cast_q;
                Top_Path_EffVecLength_54_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_55_cast(FLOATCAST,2743)@30
    Top_Path_VectorDotP_0_re_55_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_55_cast_a <= Top_Path_EffVecLength_54_re_q;
    Top_Path_VectorDotP_0_re_55_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_55_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_55_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_55_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_55_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_55_cast_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_0_27_f(FLOATADDSUB,2814)@32
    Top_Path_VectorDotP_0_re_0_re_add_0_27_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_0_27_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_0_27_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_0_27_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_0_27_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_55_cast_q,
    	datab	 => Top_Path_VectorDotP_0_re_56_cast_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_0_27_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_0_27_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_0_27_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_0_27_f_n <= Top_Path_VectorDotP_0_re_0_re_add_0_27_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_0_27_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_55_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_27_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_56_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_27_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_27_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_53_f(FLOATMULT,2281)@13
    Top_Path_ConjMult1_Multii_53_f_reset <= areset;
    Top_Path_ConjMult1_Multii_53_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_53_f_reset,
    		dataa	 => Top_Path_DualMem_53_im_q,
    		datab	 => Top_Path_latch_0L_Mux_53_im_q,
    		result	 => Top_Path_ConjMult1_Multii_53_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_53_f_a_real <= sIEEE_2_real(Top_Path_DualMem_53_im_q);
    Top_Path_ConjMult1_Multii_53_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_53_im_q);
    Top_Path_ConjMult1_Multii_53_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_53_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_53_f(FLOATMULT,2473)@13
    Top_Path_ConjMult1_Multrr_53_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_53_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_53_f_reset,
    		dataa	 => Top_Path_DualMem_53_re_q,
    		datab	 => Top_Path_latch_0L_Mux_53_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_53_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_53_f_a_real <= sIEEE_2_real(Top_Path_DualMem_53_re_q);
    Top_Path_ConjMult1_Multrr_53_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_53_re_q);
    Top_Path_ConjMult1_Multrr_53_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_53_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_53_R_sub_f_Top_Path_ConjMult1_Add1_53_add_f_merged(FLOATADDSUB,3257)@17
    Top_Path_ConjMult1_Sub1_53_R_sub_f_Top_Path_ConjMult1_Add1_53_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_53_R_sub_f_Top_Path_ConjMult1_Add1_53_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_53_R_sub_f_Top_Path_ConjMult1_Add1_53_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_53_R_sub_f_Top_Path_ConjMult1_Add1_53_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_53_R_sub_f_Top_Path_ConjMult1_Add1_53_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_53_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_53_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_53_R_sub_f_Top_Path_ConjMult1_Add1_53_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_53_R_sub_f_Top_Path_ConjMult1_Add1_53_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_53_R_sub_f_Top_Path_ConjMult1_Add1_53_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_53_R_sub_f_Top_Path_ConjMult1_Add1_53_add_f_merged_n <= Top_Path_ConjMult1_Sub1_53_R_sub_f_Top_Path_ConjMult1_Add1_53_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_53_R_sub_f_Top_Path_ConjMult1_Add1_53_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_53_f_q);
    Top_Path_ConjMult1_Sub1_53_R_sub_f_Top_Path_ConjMult1_Add1_53_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_53_f_q);
    Top_Path_ConjMult1_Sub1_53_R_sub_f_Top_Path_ConjMult1_Add1_53_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_53_R_sub_f_Top_Path_ConjMult1_Add1_53_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_53_re_2_cast(FLOATCAST,2677)@22
    Top_Path_EffVecLength_53_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_53_re_2_cast_a <= Top_Path_ConjMult1_Sub1_53_R_sub_f_Top_Path_ConjMult1_Add1_53_add_f_merged_q;
    Top_Path_EffVecLength_53_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_53_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_53_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_53_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_53_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_53_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_53_q_to_Top_Path_EffVecLength_53_re_a(DELAY,5727)@10
    ld_Control_PingPongAddr_Mux4_53_q_to_Top_Path_EffVecLength_53_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_53_q, xout => ld_Control_PingPongAddr_Mux4_53_q_to_Top_Path_EffVecLength_53_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_53_re(SELECTOR,1776)@29
    Top_Path_EffVecLength_53_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_53_re_q <= (others => '0');
            Top_Path_EffVecLength_53_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_53_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_53_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_53_q_to_Top_Path_EffVecLength_53_re_a_q = "1") THEN
                Top_Path_EffVecLength_53_re_q <= Top_Path_EffVecLength_53_re_2_cast_q;
                Top_Path_EffVecLength_53_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_54_cast(FLOATCAST,2742)@30
    Top_Path_VectorDotP_0_re_54_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_54_cast_a <= Top_Path_EffVecLength_53_re_q;
    Top_Path_VectorDotP_0_re_54_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_54_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_54_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_54_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_54_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_54_cast_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_52_f(FLOATMULT,2280)@13
    Top_Path_ConjMult1_Multii_52_f_reset <= areset;
    Top_Path_ConjMult1_Multii_52_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_52_f_reset,
    		dataa	 => Top_Path_DualMem_52_im_q,
    		datab	 => Top_Path_latch_0L_Mux_52_im_q,
    		result	 => Top_Path_ConjMult1_Multii_52_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_52_f_a_real <= sIEEE_2_real(Top_Path_DualMem_52_im_q);
    Top_Path_ConjMult1_Multii_52_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_52_im_q);
    Top_Path_ConjMult1_Multii_52_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_52_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_52_f(FLOATMULT,2472)@13
    Top_Path_ConjMult1_Multrr_52_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_52_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_52_f_reset,
    		dataa	 => Top_Path_DualMem_52_re_q,
    		datab	 => Top_Path_latch_0L_Mux_52_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_52_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_52_f_a_real <= sIEEE_2_real(Top_Path_DualMem_52_re_q);
    Top_Path_ConjMult1_Multrr_52_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_52_re_q);
    Top_Path_ConjMult1_Multrr_52_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_52_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_52_R_sub_f_Top_Path_ConjMult1_Add1_52_add_f_merged(FLOATADDSUB,3255)@17
    Top_Path_ConjMult1_Sub1_52_R_sub_f_Top_Path_ConjMult1_Add1_52_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_52_R_sub_f_Top_Path_ConjMult1_Add1_52_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_52_R_sub_f_Top_Path_ConjMult1_Add1_52_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_52_R_sub_f_Top_Path_ConjMult1_Add1_52_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_52_R_sub_f_Top_Path_ConjMult1_Add1_52_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_52_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_52_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_52_R_sub_f_Top_Path_ConjMult1_Add1_52_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_52_R_sub_f_Top_Path_ConjMult1_Add1_52_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_52_R_sub_f_Top_Path_ConjMult1_Add1_52_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_52_R_sub_f_Top_Path_ConjMult1_Add1_52_add_f_merged_n <= Top_Path_ConjMult1_Sub1_52_R_sub_f_Top_Path_ConjMult1_Add1_52_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_52_R_sub_f_Top_Path_ConjMult1_Add1_52_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_52_f_q);
    Top_Path_ConjMult1_Sub1_52_R_sub_f_Top_Path_ConjMult1_Add1_52_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_52_f_q);
    Top_Path_ConjMult1_Sub1_52_R_sub_f_Top_Path_ConjMult1_Add1_52_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_52_R_sub_f_Top_Path_ConjMult1_Add1_52_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_52_re_2_cast(FLOATCAST,2676)@22
    Top_Path_EffVecLength_52_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_52_re_2_cast_a <= Top_Path_ConjMult1_Sub1_52_R_sub_f_Top_Path_ConjMult1_Add1_52_add_f_merged_q;
    Top_Path_EffVecLength_52_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_52_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_52_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_52_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_52_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_52_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_52_q_to_Top_Path_EffVecLength_52_re_a(DELAY,5723)@10
    ld_Control_PingPongAddr_Mux4_52_q_to_Top_Path_EffVecLength_52_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_52_q, xout => ld_Control_PingPongAddr_Mux4_52_q_to_Top_Path_EffVecLength_52_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_52_re(SELECTOR,1774)@29
    Top_Path_EffVecLength_52_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_52_re_q <= (others => '0');
            Top_Path_EffVecLength_52_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_52_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_52_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_52_q_to_Top_Path_EffVecLength_52_re_a_q = "1") THEN
                Top_Path_EffVecLength_52_re_q <= Top_Path_EffVecLength_52_re_2_cast_q;
                Top_Path_EffVecLength_52_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_53_cast(FLOATCAST,2741)@30
    Top_Path_VectorDotP_0_re_53_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_53_cast_a <= Top_Path_EffVecLength_52_re_q;
    Top_Path_VectorDotP_0_re_53_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_53_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_53_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_53_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_53_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_53_cast_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_0_26_f(FLOATADDSUB,2812)@32
    Top_Path_VectorDotP_0_re_0_re_add_0_26_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_0_26_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_0_26_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_0_26_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_0_26_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_53_cast_q,
    	datab	 => Top_Path_VectorDotP_0_re_54_cast_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_0_26_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_0_26_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_0_26_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_0_26_f_n <= Top_Path_VectorDotP_0_re_0_re_add_0_26_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_0_26_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_53_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_26_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_54_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_26_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_26_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_1_13_f(FLOATADDSUB,2850)@37
    Top_Path_VectorDotP_0_re_0_re_add_1_13_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_1_13_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_1_13_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_1_13_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_1_13_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_0_re_add_0_26_f_q,
    	datab	 => Top_Path_VectorDotP_0_re_0_re_add_0_27_f_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_1_13_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_1_13_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_1_13_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_1_13_f_n <= Top_Path_VectorDotP_0_re_0_re_add_1_13_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_1_13_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_26_f_q);
    Top_Path_VectorDotP_0_re_0_re_add_1_13_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_27_f_q);
    Top_Path_VectorDotP_0_re_0_re_add_1_13_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_1_13_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_51_f(FLOATMULT,2279)@13
    Top_Path_ConjMult1_Multii_51_f_reset <= areset;
    Top_Path_ConjMult1_Multii_51_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_51_f_reset,
    		dataa	 => Top_Path_DualMem_51_im_q,
    		datab	 => Top_Path_latch_0L_Mux_51_im_q,
    		result	 => Top_Path_ConjMult1_Multii_51_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_51_f_a_real <= sIEEE_2_real(Top_Path_DualMem_51_im_q);
    Top_Path_ConjMult1_Multii_51_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_51_im_q);
    Top_Path_ConjMult1_Multii_51_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_51_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_51_f(FLOATMULT,2471)@13
    Top_Path_ConjMult1_Multrr_51_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_51_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_51_f_reset,
    		dataa	 => Top_Path_DualMem_51_re_q,
    		datab	 => Top_Path_latch_0L_Mux_51_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_51_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_51_f_a_real <= sIEEE_2_real(Top_Path_DualMem_51_re_q);
    Top_Path_ConjMult1_Multrr_51_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_51_re_q);
    Top_Path_ConjMult1_Multrr_51_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_51_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_51_R_sub_f_Top_Path_ConjMult1_Add1_51_add_f_merged(FLOATADDSUB,3253)@17
    Top_Path_ConjMult1_Sub1_51_R_sub_f_Top_Path_ConjMult1_Add1_51_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_51_R_sub_f_Top_Path_ConjMult1_Add1_51_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_51_R_sub_f_Top_Path_ConjMult1_Add1_51_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_51_R_sub_f_Top_Path_ConjMult1_Add1_51_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_51_R_sub_f_Top_Path_ConjMult1_Add1_51_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_51_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_51_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_51_R_sub_f_Top_Path_ConjMult1_Add1_51_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_51_R_sub_f_Top_Path_ConjMult1_Add1_51_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_51_R_sub_f_Top_Path_ConjMult1_Add1_51_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_51_R_sub_f_Top_Path_ConjMult1_Add1_51_add_f_merged_n <= Top_Path_ConjMult1_Sub1_51_R_sub_f_Top_Path_ConjMult1_Add1_51_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_51_R_sub_f_Top_Path_ConjMult1_Add1_51_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_51_f_q);
    Top_Path_ConjMult1_Sub1_51_R_sub_f_Top_Path_ConjMult1_Add1_51_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_51_f_q);
    Top_Path_ConjMult1_Sub1_51_R_sub_f_Top_Path_ConjMult1_Add1_51_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_51_R_sub_f_Top_Path_ConjMult1_Add1_51_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_51_re_2_cast(FLOATCAST,2675)@22
    Top_Path_EffVecLength_51_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_51_re_2_cast_a <= Top_Path_ConjMult1_Sub1_51_R_sub_f_Top_Path_ConjMult1_Add1_51_add_f_merged_q;
    Top_Path_EffVecLength_51_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_51_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_51_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_51_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_51_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_51_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_51_q_to_Top_Path_EffVecLength_51_re_a(DELAY,5719)@10
    ld_Control_PingPongAddr_Mux4_51_q_to_Top_Path_EffVecLength_51_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_51_q, xout => ld_Control_PingPongAddr_Mux4_51_q_to_Top_Path_EffVecLength_51_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_51_re(SELECTOR,1772)@29
    Top_Path_EffVecLength_51_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_51_re_q <= (others => '0');
            Top_Path_EffVecLength_51_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_51_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_51_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_51_q_to_Top_Path_EffVecLength_51_re_a_q = "1") THEN
                Top_Path_EffVecLength_51_re_q <= Top_Path_EffVecLength_51_re_2_cast_q;
                Top_Path_EffVecLength_51_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_52_cast(FLOATCAST,2740)@30
    Top_Path_VectorDotP_0_re_52_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_52_cast_a <= Top_Path_EffVecLength_51_re_q;
    Top_Path_VectorDotP_0_re_52_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_52_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_52_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_52_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_52_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_52_cast_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_50_f(FLOATMULT,2278)@13
    Top_Path_ConjMult1_Multii_50_f_reset <= areset;
    Top_Path_ConjMult1_Multii_50_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_50_f_reset,
    		dataa	 => Top_Path_DualMem_50_im_q,
    		datab	 => Top_Path_latch_0L_Mux_50_im_q,
    		result	 => Top_Path_ConjMult1_Multii_50_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_50_f_a_real <= sIEEE_2_real(Top_Path_DualMem_50_im_q);
    Top_Path_ConjMult1_Multii_50_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_50_im_q);
    Top_Path_ConjMult1_Multii_50_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_50_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_50_f(FLOATMULT,2470)@13
    Top_Path_ConjMult1_Multrr_50_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_50_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_50_f_reset,
    		dataa	 => Top_Path_DualMem_50_re_q,
    		datab	 => Top_Path_latch_0L_Mux_50_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_50_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_50_f_a_real <= sIEEE_2_real(Top_Path_DualMem_50_re_q);
    Top_Path_ConjMult1_Multrr_50_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_50_re_q);
    Top_Path_ConjMult1_Multrr_50_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_50_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_50_R_sub_f_Top_Path_ConjMult1_Add1_50_add_f_merged(FLOATADDSUB,3251)@17
    Top_Path_ConjMult1_Sub1_50_R_sub_f_Top_Path_ConjMult1_Add1_50_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_50_R_sub_f_Top_Path_ConjMult1_Add1_50_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_50_R_sub_f_Top_Path_ConjMult1_Add1_50_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_50_R_sub_f_Top_Path_ConjMult1_Add1_50_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_50_R_sub_f_Top_Path_ConjMult1_Add1_50_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_50_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_50_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_50_R_sub_f_Top_Path_ConjMult1_Add1_50_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_50_R_sub_f_Top_Path_ConjMult1_Add1_50_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_50_R_sub_f_Top_Path_ConjMult1_Add1_50_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_50_R_sub_f_Top_Path_ConjMult1_Add1_50_add_f_merged_n <= Top_Path_ConjMult1_Sub1_50_R_sub_f_Top_Path_ConjMult1_Add1_50_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_50_R_sub_f_Top_Path_ConjMult1_Add1_50_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_50_f_q);
    Top_Path_ConjMult1_Sub1_50_R_sub_f_Top_Path_ConjMult1_Add1_50_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_50_f_q);
    Top_Path_ConjMult1_Sub1_50_R_sub_f_Top_Path_ConjMult1_Add1_50_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_50_R_sub_f_Top_Path_ConjMult1_Add1_50_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_50_re_2_cast(FLOATCAST,2674)@22
    Top_Path_EffVecLength_50_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_50_re_2_cast_a <= Top_Path_ConjMult1_Sub1_50_R_sub_f_Top_Path_ConjMult1_Add1_50_add_f_merged_q;
    Top_Path_EffVecLength_50_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_50_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_50_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_50_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_50_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_50_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_50_q_to_Top_Path_EffVecLength_50_re_a(DELAY,5715)@10
    ld_Control_PingPongAddr_Mux4_50_q_to_Top_Path_EffVecLength_50_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_50_q, xout => ld_Control_PingPongAddr_Mux4_50_q_to_Top_Path_EffVecLength_50_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_50_re(SELECTOR,1770)@29
    Top_Path_EffVecLength_50_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_50_re_q <= (others => '0');
            Top_Path_EffVecLength_50_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_50_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_50_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_50_q_to_Top_Path_EffVecLength_50_re_a_q = "1") THEN
                Top_Path_EffVecLength_50_re_q <= Top_Path_EffVecLength_50_re_2_cast_q;
                Top_Path_EffVecLength_50_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_51_cast(FLOATCAST,2739)@30
    Top_Path_VectorDotP_0_re_51_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_51_cast_a <= Top_Path_EffVecLength_50_re_q;
    Top_Path_VectorDotP_0_re_51_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_51_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_51_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_51_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_51_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_51_cast_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_0_25_f(FLOATADDSUB,2810)@32
    Top_Path_VectorDotP_0_re_0_re_add_0_25_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_0_25_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_0_25_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_0_25_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_0_25_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_51_cast_q,
    	datab	 => Top_Path_VectorDotP_0_re_52_cast_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_0_25_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_0_25_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_0_25_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_0_25_f_n <= Top_Path_VectorDotP_0_re_0_re_add_0_25_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_0_25_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_51_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_25_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_52_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_25_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_25_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_49_f(FLOATMULT,2277)@13
    Top_Path_ConjMult1_Multii_49_f_reset <= areset;
    Top_Path_ConjMult1_Multii_49_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_49_f_reset,
    		dataa	 => Top_Path_DualMem_49_im_q,
    		datab	 => Top_Path_latch_0L_Mux_49_im_q,
    		result	 => Top_Path_ConjMult1_Multii_49_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_49_f_a_real <= sIEEE_2_real(Top_Path_DualMem_49_im_q);
    Top_Path_ConjMult1_Multii_49_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_49_im_q);
    Top_Path_ConjMult1_Multii_49_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_49_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_49_f(FLOATMULT,2469)@13
    Top_Path_ConjMult1_Multrr_49_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_49_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_49_f_reset,
    		dataa	 => Top_Path_DualMem_49_re_q,
    		datab	 => Top_Path_latch_0L_Mux_49_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_49_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_49_f_a_real <= sIEEE_2_real(Top_Path_DualMem_49_re_q);
    Top_Path_ConjMult1_Multrr_49_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_49_re_q);
    Top_Path_ConjMult1_Multrr_49_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_49_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_49_R_sub_f_Top_Path_ConjMult1_Add1_49_add_f_merged(FLOATADDSUB,3249)@17
    Top_Path_ConjMult1_Sub1_49_R_sub_f_Top_Path_ConjMult1_Add1_49_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_49_R_sub_f_Top_Path_ConjMult1_Add1_49_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_49_R_sub_f_Top_Path_ConjMult1_Add1_49_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_49_R_sub_f_Top_Path_ConjMult1_Add1_49_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_49_R_sub_f_Top_Path_ConjMult1_Add1_49_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_49_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_49_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_49_R_sub_f_Top_Path_ConjMult1_Add1_49_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_49_R_sub_f_Top_Path_ConjMult1_Add1_49_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_49_R_sub_f_Top_Path_ConjMult1_Add1_49_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_49_R_sub_f_Top_Path_ConjMult1_Add1_49_add_f_merged_n <= Top_Path_ConjMult1_Sub1_49_R_sub_f_Top_Path_ConjMult1_Add1_49_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_49_R_sub_f_Top_Path_ConjMult1_Add1_49_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_49_f_q);
    Top_Path_ConjMult1_Sub1_49_R_sub_f_Top_Path_ConjMult1_Add1_49_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_49_f_q);
    Top_Path_ConjMult1_Sub1_49_R_sub_f_Top_Path_ConjMult1_Add1_49_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_49_R_sub_f_Top_Path_ConjMult1_Add1_49_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_49_re_2_cast(FLOATCAST,2673)@22
    Top_Path_EffVecLength_49_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_49_re_2_cast_a <= Top_Path_ConjMult1_Sub1_49_R_sub_f_Top_Path_ConjMult1_Add1_49_add_f_merged_q;
    Top_Path_EffVecLength_49_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_49_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_49_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_49_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_49_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_49_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_49_q_to_Top_Path_EffVecLength_49_re_a(DELAY,5711)@10
    ld_Control_PingPongAddr_Mux4_49_q_to_Top_Path_EffVecLength_49_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_49_q, xout => ld_Control_PingPongAddr_Mux4_49_q_to_Top_Path_EffVecLength_49_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_49_re(SELECTOR,1768)@29
    Top_Path_EffVecLength_49_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_49_re_q <= (others => '0');
            Top_Path_EffVecLength_49_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_49_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_49_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_49_q_to_Top_Path_EffVecLength_49_re_a_q = "1") THEN
                Top_Path_EffVecLength_49_re_q <= Top_Path_EffVecLength_49_re_2_cast_q;
                Top_Path_EffVecLength_49_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_50_cast(FLOATCAST,2738)@30
    Top_Path_VectorDotP_0_re_50_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_50_cast_a <= Top_Path_EffVecLength_49_re_q;
    Top_Path_VectorDotP_0_re_50_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_50_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_50_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_50_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_50_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_50_cast_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_48_f(FLOATMULT,2276)@13
    Top_Path_ConjMult1_Multii_48_f_reset <= areset;
    Top_Path_ConjMult1_Multii_48_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_48_f_reset,
    		dataa	 => Top_Path_DualMem_48_im_q,
    		datab	 => Top_Path_latch_0L_Mux_48_im_q,
    		result	 => Top_Path_ConjMult1_Multii_48_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_48_f_a_real <= sIEEE_2_real(Top_Path_DualMem_48_im_q);
    Top_Path_ConjMult1_Multii_48_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_48_im_q);
    Top_Path_ConjMult1_Multii_48_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_48_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_48_f(FLOATMULT,2468)@13
    Top_Path_ConjMult1_Multrr_48_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_48_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_48_f_reset,
    		dataa	 => Top_Path_DualMem_48_re_q,
    		datab	 => Top_Path_latch_0L_Mux_48_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_48_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_48_f_a_real <= sIEEE_2_real(Top_Path_DualMem_48_re_q);
    Top_Path_ConjMult1_Multrr_48_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_48_re_q);
    Top_Path_ConjMult1_Multrr_48_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_48_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_48_R_sub_f_Top_Path_ConjMult1_Add1_48_add_f_merged(FLOATADDSUB,3247)@17
    Top_Path_ConjMult1_Sub1_48_R_sub_f_Top_Path_ConjMult1_Add1_48_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_48_R_sub_f_Top_Path_ConjMult1_Add1_48_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_48_R_sub_f_Top_Path_ConjMult1_Add1_48_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_48_R_sub_f_Top_Path_ConjMult1_Add1_48_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_48_R_sub_f_Top_Path_ConjMult1_Add1_48_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_48_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_48_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_48_R_sub_f_Top_Path_ConjMult1_Add1_48_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_48_R_sub_f_Top_Path_ConjMult1_Add1_48_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_48_R_sub_f_Top_Path_ConjMult1_Add1_48_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_48_R_sub_f_Top_Path_ConjMult1_Add1_48_add_f_merged_n <= Top_Path_ConjMult1_Sub1_48_R_sub_f_Top_Path_ConjMult1_Add1_48_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_48_R_sub_f_Top_Path_ConjMult1_Add1_48_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_48_f_q);
    Top_Path_ConjMult1_Sub1_48_R_sub_f_Top_Path_ConjMult1_Add1_48_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_48_f_q);
    Top_Path_ConjMult1_Sub1_48_R_sub_f_Top_Path_ConjMult1_Add1_48_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_48_R_sub_f_Top_Path_ConjMult1_Add1_48_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_48_re_2_cast(FLOATCAST,2672)@22
    Top_Path_EffVecLength_48_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_48_re_2_cast_a <= Top_Path_ConjMult1_Sub1_48_R_sub_f_Top_Path_ConjMult1_Add1_48_add_f_merged_q;
    Top_Path_EffVecLength_48_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_48_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_48_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_48_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_48_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_48_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_48_q_to_Top_Path_EffVecLength_48_re_a(DELAY,5707)@10
    ld_Control_PingPongAddr_Mux4_48_q_to_Top_Path_EffVecLength_48_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_48_q, xout => ld_Control_PingPongAddr_Mux4_48_q_to_Top_Path_EffVecLength_48_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_48_re(SELECTOR,1766)@29
    Top_Path_EffVecLength_48_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_48_re_q <= (others => '0');
            Top_Path_EffVecLength_48_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_48_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_48_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_48_q_to_Top_Path_EffVecLength_48_re_a_q = "1") THEN
                Top_Path_EffVecLength_48_re_q <= Top_Path_EffVecLength_48_re_2_cast_q;
                Top_Path_EffVecLength_48_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_49_cast(FLOATCAST,2737)@30
    Top_Path_VectorDotP_0_re_49_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_49_cast_a <= Top_Path_EffVecLength_48_re_q;
    Top_Path_VectorDotP_0_re_49_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_49_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_49_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_49_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_49_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_49_cast_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_0_24_f(FLOATADDSUB,2808)@32
    Top_Path_VectorDotP_0_re_0_re_add_0_24_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_0_24_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_0_24_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_0_24_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_0_24_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_49_cast_q,
    	datab	 => Top_Path_VectorDotP_0_re_50_cast_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_0_24_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_0_24_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_0_24_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_0_24_f_n <= Top_Path_VectorDotP_0_re_0_re_add_0_24_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_0_24_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_49_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_24_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_50_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_24_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_24_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_1_12_f(FLOATADDSUB,2848)@37
    Top_Path_VectorDotP_0_re_0_re_add_1_12_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_1_12_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_1_12_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_1_12_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_1_12_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_0_re_add_0_24_f_q,
    	datab	 => Top_Path_VectorDotP_0_re_0_re_add_0_25_f_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_1_12_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_1_12_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_1_12_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_1_12_f_n <= Top_Path_VectorDotP_0_re_0_re_add_1_12_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_1_12_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_24_f_q);
    Top_Path_VectorDotP_0_re_0_re_add_1_12_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_25_f_q);
    Top_Path_VectorDotP_0_re_0_re_add_1_12_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_1_12_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_2_6_f(FLOATADDSUB,2868)@42
    Top_Path_VectorDotP_0_re_0_re_add_2_6_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_2_6_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_2_6_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_2_6_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_2_6_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_0_re_add_1_12_f_q,
    	datab	 => Top_Path_VectorDotP_0_re_0_re_add_1_13_f_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_2_6_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_2_6_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_2_6_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_2_6_f_n <= Top_Path_VectorDotP_0_re_0_re_add_2_6_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_2_6_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_1_12_f_q);
    Top_Path_VectorDotP_0_re_0_re_add_2_6_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_1_13_f_q);
    Top_Path_VectorDotP_0_re_0_re_add_2_6_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_2_6_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_3_3_f(FLOATADDSUB,2878)@47
    Top_Path_VectorDotP_0_re_0_re_add_3_3_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_3_3_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_3_3_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_3_3_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_3_3_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_0_re_add_2_6_f_q,
    	datab	 => Top_Path_VectorDotP_0_re_0_re_add_2_7_f_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_3_3_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_3_3_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_3_3_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_3_3_f_n <= Top_Path_VectorDotP_0_re_0_re_add_3_3_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_3_3_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_2_6_f_q);
    Top_Path_VectorDotP_0_re_0_re_add_3_3_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_2_7_f_q);
    Top_Path_VectorDotP_0_re_0_re_add_3_3_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_3_3_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_3_3_f_0_norm_Top_Path_VectorDotP_0_re_0_re_add_4_1_f_1(fixed,3345)@52
    Top_Path_VectorDotP_0_re_0_re_add_3_3_f_0_norm_Top_Path_VectorDotP_0_re_0_re_add_4_1_f_1_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_3_3_f_0_norm_Top_Path_VectorDotP_0_re_0_re_add_4_1_f_1_inst : fp_norm_sInternal_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_0_re_add_3_3_f_0_norm_Top_Path_VectorDotP_0_re_0_re_add_4_1_f_1_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_0_re_add_3_3_f_q,
    		result	 => Top_Path_VectorDotP_0_re_0_re_add_3_3_f_0_norm_Top_Path_VectorDotP_0_re_0_re_add_4_1_f_1_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_3_3_f_0_norm_Top_Path_VectorDotP_0_re_0_re_add_4_1_f_1_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_3_3_f_0_norm_Top_Path_VectorDotP_0_re_0_re_add_4_1_f_1_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_47_f(FLOATMULT,2275)@13
    Top_Path_ConjMult1_Multii_47_f_reset <= areset;
    Top_Path_ConjMult1_Multii_47_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_47_f_reset,
    		dataa	 => Top_Path_DualMem_47_im_q,
    		datab	 => Top_Path_latch_0L_Mux_47_im_q,
    		result	 => Top_Path_ConjMult1_Multii_47_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_47_f_a_real <= sIEEE_2_real(Top_Path_DualMem_47_im_q);
    Top_Path_ConjMult1_Multii_47_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_47_im_q);
    Top_Path_ConjMult1_Multii_47_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_47_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_47_f(FLOATMULT,2467)@13
    Top_Path_ConjMult1_Multrr_47_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_47_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_47_f_reset,
    		dataa	 => Top_Path_DualMem_47_re_q,
    		datab	 => Top_Path_latch_0L_Mux_47_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_47_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_47_f_a_real <= sIEEE_2_real(Top_Path_DualMem_47_re_q);
    Top_Path_ConjMult1_Multrr_47_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_47_re_q);
    Top_Path_ConjMult1_Multrr_47_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_47_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_47_R_sub_f_Top_Path_ConjMult1_Add1_47_add_f_merged(FLOATADDSUB,3245)@17
    Top_Path_ConjMult1_Sub1_47_R_sub_f_Top_Path_ConjMult1_Add1_47_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_47_R_sub_f_Top_Path_ConjMult1_Add1_47_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_47_R_sub_f_Top_Path_ConjMult1_Add1_47_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_47_R_sub_f_Top_Path_ConjMult1_Add1_47_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_47_R_sub_f_Top_Path_ConjMult1_Add1_47_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_47_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_47_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_47_R_sub_f_Top_Path_ConjMult1_Add1_47_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_47_R_sub_f_Top_Path_ConjMult1_Add1_47_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_47_R_sub_f_Top_Path_ConjMult1_Add1_47_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_47_R_sub_f_Top_Path_ConjMult1_Add1_47_add_f_merged_n <= Top_Path_ConjMult1_Sub1_47_R_sub_f_Top_Path_ConjMult1_Add1_47_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_47_R_sub_f_Top_Path_ConjMult1_Add1_47_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_47_f_q);
    Top_Path_ConjMult1_Sub1_47_R_sub_f_Top_Path_ConjMult1_Add1_47_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_47_f_q);
    Top_Path_ConjMult1_Sub1_47_R_sub_f_Top_Path_ConjMult1_Add1_47_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_47_R_sub_f_Top_Path_ConjMult1_Add1_47_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_47_re_2_cast(FLOATCAST,2671)@22
    Top_Path_EffVecLength_47_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_47_re_2_cast_a <= Top_Path_ConjMult1_Sub1_47_R_sub_f_Top_Path_ConjMult1_Add1_47_add_f_merged_q;
    Top_Path_EffVecLength_47_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_47_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_47_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_47_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_47_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_47_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_47_q_to_Top_Path_EffVecLength_47_re_a(DELAY,5703)@10
    ld_Control_PingPongAddr_Mux4_47_q_to_Top_Path_EffVecLength_47_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_47_q, xout => ld_Control_PingPongAddr_Mux4_47_q_to_Top_Path_EffVecLength_47_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_47_re(SELECTOR,1764)@29
    Top_Path_EffVecLength_47_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_47_re_q <= (others => '0');
            Top_Path_EffVecLength_47_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_47_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_47_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_47_q_to_Top_Path_EffVecLength_47_re_a_q = "1") THEN
                Top_Path_EffVecLength_47_re_q <= Top_Path_EffVecLength_47_re_2_cast_q;
                Top_Path_EffVecLength_47_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_48_cast(FLOATCAST,2736)@30
    Top_Path_VectorDotP_0_re_48_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_48_cast_a <= Top_Path_EffVecLength_47_re_q;
    Top_Path_VectorDotP_0_re_48_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_48_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_48_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_48_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_48_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_48_cast_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_46_f(FLOATMULT,2274)@13
    Top_Path_ConjMult1_Multii_46_f_reset <= areset;
    Top_Path_ConjMult1_Multii_46_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_46_f_reset,
    		dataa	 => Top_Path_DualMem_46_im_q,
    		datab	 => Top_Path_latch_0L_Mux_46_im_q,
    		result	 => Top_Path_ConjMult1_Multii_46_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_46_f_a_real <= sIEEE_2_real(Top_Path_DualMem_46_im_q);
    Top_Path_ConjMult1_Multii_46_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_46_im_q);
    Top_Path_ConjMult1_Multii_46_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_46_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_46_f(FLOATMULT,2466)@13
    Top_Path_ConjMult1_Multrr_46_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_46_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_46_f_reset,
    		dataa	 => Top_Path_DualMem_46_re_q,
    		datab	 => Top_Path_latch_0L_Mux_46_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_46_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_46_f_a_real <= sIEEE_2_real(Top_Path_DualMem_46_re_q);
    Top_Path_ConjMult1_Multrr_46_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_46_re_q);
    Top_Path_ConjMult1_Multrr_46_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_46_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_46_R_sub_f_Top_Path_ConjMult1_Add1_46_add_f_merged(FLOATADDSUB,3243)@17
    Top_Path_ConjMult1_Sub1_46_R_sub_f_Top_Path_ConjMult1_Add1_46_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_46_R_sub_f_Top_Path_ConjMult1_Add1_46_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_46_R_sub_f_Top_Path_ConjMult1_Add1_46_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_46_R_sub_f_Top_Path_ConjMult1_Add1_46_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_46_R_sub_f_Top_Path_ConjMult1_Add1_46_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_46_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_46_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_46_R_sub_f_Top_Path_ConjMult1_Add1_46_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_46_R_sub_f_Top_Path_ConjMult1_Add1_46_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_46_R_sub_f_Top_Path_ConjMult1_Add1_46_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_46_R_sub_f_Top_Path_ConjMult1_Add1_46_add_f_merged_n <= Top_Path_ConjMult1_Sub1_46_R_sub_f_Top_Path_ConjMult1_Add1_46_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_46_R_sub_f_Top_Path_ConjMult1_Add1_46_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_46_f_q);
    Top_Path_ConjMult1_Sub1_46_R_sub_f_Top_Path_ConjMult1_Add1_46_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_46_f_q);
    Top_Path_ConjMult1_Sub1_46_R_sub_f_Top_Path_ConjMult1_Add1_46_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_46_R_sub_f_Top_Path_ConjMult1_Add1_46_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_46_re_2_cast(FLOATCAST,2670)@22
    Top_Path_EffVecLength_46_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_46_re_2_cast_a <= Top_Path_ConjMult1_Sub1_46_R_sub_f_Top_Path_ConjMult1_Add1_46_add_f_merged_q;
    Top_Path_EffVecLength_46_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_46_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_46_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_46_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_46_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_46_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_46_q_to_Top_Path_EffVecLength_46_re_a(DELAY,5699)@10
    ld_Control_PingPongAddr_Mux4_46_q_to_Top_Path_EffVecLength_46_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_46_q, xout => ld_Control_PingPongAddr_Mux4_46_q_to_Top_Path_EffVecLength_46_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_46_re(SELECTOR,1762)@29
    Top_Path_EffVecLength_46_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_46_re_q <= (others => '0');
            Top_Path_EffVecLength_46_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_46_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_46_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_46_q_to_Top_Path_EffVecLength_46_re_a_q = "1") THEN
                Top_Path_EffVecLength_46_re_q <= Top_Path_EffVecLength_46_re_2_cast_q;
                Top_Path_EffVecLength_46_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_47_cast(FLOATCAST,2735)@30
    Top_Path_VectorDotP_0_re_47_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_47_cast_a <= Top_Path_EffVecLength_46_re_q;
    Top_Path_VectorDotP_0_re_47_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_47_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_47_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_47_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_47_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_47_cast_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_0_23_f(FLOATADDSUB,2806)@32
    Top_Path_VectorDotP_0_re_0_re_add_0_23_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_0_23_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_0_23_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_0_23_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_0_23_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_47_cast_q,
    	datab	 => Top_Path_VectorDotP_0_re_48_cast_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_0_23_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_0_23_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_0_23_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_0_23_f_n <= Top_Path_VectorDotP_0_re_0_re_add_0_23_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_0_23_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_47_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_23_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_48_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_23_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_23_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_45_f(FLOATMULT,2273)@13
    Top_Path_ConjMult1_Multii_45_f_reset <= areset;
    Top_Path_ConjMult1_Multii_45_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_45_f_reset,
    		dataa	 => Top_Path_DualMem_45_im_q,
    		datab	 => Top_Path_latch_0L_Mux_45_im_q,
    		result	 => Top_Path_ConjMult1_Multii_45_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_45_f_a_real <= sIEEE_2_real(Top_Path_DualMem_45_im_q);
    Top_Path_ConjMult1_Multii_45_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_45_im_q);
    Top_Path_ConjMult1_Multii_45_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_45_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_45_f(FLOATMULT,2465)@13
    Top_Path_ConjMult1_Multrr_45_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_45_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_45_f_reset,
    		dataa	 => Top_Path_DualMem_45_re_q,
    		datab	 => Top_Path_latch_0L_Mux_45_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_45_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_45_f_a_real <= sIEEE_2_real(Top_Path_DualMem_45_re_q);
    Top_Path_ConjMult1_Multrr_45_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_45_re_q);
    Top_Path_ConjMult1_Multrr_45_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_45_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_45_R_sub_f_Top_Path_ConjMult1_Add1_45_add_f_merged(FLOATADDSUB,3241)@17
    Top_Path_ConjMult1_Sub1_45_R_sub_f_Top_Path_ConjMult1_Add1_45_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_45_R_sub_f_Top_Path_ConjMult1_Add1_45_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_45_R_sub_f_Top_Path_ConjMult1_Add1_45_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_45_R_sub_f_Top_Path_ConjMult1_Add1_45_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_45_R_sub_f_Top_Path_ConjMult1_Add1_45_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_45_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_45_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_45_R_sub_f_Top_Path_ConjMult1_Add1_45_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_45_R_sub_f_Top_Path_ConjMult1_Add1_45_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_45_R_sub_f_Top_Path_ConjMult1_Add1_45_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_45_R_sub_f_Top_Path_ConjMult1_Add1_45_add_f_merged_n <= Top_Path_ConjMult1_Sub1_45_R_sub_f_Top_Path_ConjMult1_Add1_45_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_45_R_sub_f_Top_Path_ConjMult1_Add1_45_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_45_f_q);
    Top_Path_ConjMult1_Sub1_45_R_sub_f_Top_Path_ConjMult1_Add1_45_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_45_f_q);
    Top_Path_ConjMult1_Sub1_45_R_sub_f_Top_Path_ConjMult1_Add1_45_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_45_R_sub_f_Top_Path_ConjMult1_Add1_45_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_45_re_2_cast(FLOATCAST,2669)@22
    Top_Path_EffVecLength_45_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_45_re_2_cast_a <= Top_Path_ConjMult1_Sub1_45_R_sub_f_Top_Path_ConjMult1_Add1_45_add_f_merged_q;
    Top_Path_EffVecLength_45_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_45_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_45_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_45_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_45_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_45_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_45_q_to_Top_Path_EffVecLength_45_re_a(DELAY,5695)@10
    ld_Control_PingPongAddr_Mux4_45_q_to_Top_Path_EffVecLength_45_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_45_q, xout => ld_Control_PingPongAddr_Mux4_45_q_to_Top_Path_EffVecLength_45_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_45_re(SELECTOR,1760)@29
    Top_Path_EffVecLength_45_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_45_re_q <= (others => '0');
            Top_Path_EffVecLength_45_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_45_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_45_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_45_q_to_Top_Path_EffVecLength_45_re_a_q = "1") THEN
                Top_Path_EffVecLength_45_re_q <= Top_Path_EffVecLength_45_re_2_cast_q;
                Top_Path_EffVecLength_45_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_46_cast(FLOATCAST,2734)@30
    Top_Path_VectorDotP_0_re_46_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_46_cast_a <= Top_Path_EffVecLength_45_re_q;
    Top_Path_VectorDotP_0_re_46_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_46_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_46_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_46_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_46_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_46_cast_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_44_f(FLOATMULT,2272)@13
    Top_Path_ConjMult1_Multii_44_f_reset <= areset;
    Top_Path_ConjMult1_Multii_44_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_44_f_reset,
    		dataa	 => Top_Path_DualMem_44_im_q,
    		datab	 => Top_Path_latch_0L_Mux_44_im_q,
    		result	 => Top_Path_ConjMult1_Multii_44_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_44_f_a_real <= sIEEE_2_real(Top_Path_DualMem_44_im_q);
    Top_Path_ConjMult1_Multii_44_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_44_im_q);
    Top_Path_ConjMult1_Multii_44_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_44_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_44_f(FLOATMULT,2464)@13
    Top_Path_ConjMult1_Multrr_44_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_44_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_44_f_reset,
    		dataa	 => Top_Path_DualMem_44_re_q,
    		datab	 => Top_Path_latch_0L_Mux_44_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_44_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_44_f_a_real <= sIEEE_2_real(Top_Path_DualMem_44_re_q);
    Top_Path_ConjMult1_Multrr_44_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_44_re_q);
    Top_Path_ConjMult1_Multrr_44_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_44_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_44_R_sub_f_Top_Path_ConjMult1_Add1_44_add_f_merged(FLOATADDSUB,3239)@17
    Top_Path_ConjMult1_Sub1_44_R_sub_f_Top_Path_ConjMult1_Add1_44_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_44_R_sub_f_Top_Path_ConjMult1_Add1_44_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_44_R_sub_f_Top_Path_ConjMult1_Add1_44_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_44_R_sub_f_Top_Path_ConjMult1_Add1_44_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_44_R_sub_f_Top_Path_ConjMult1_Add1_44_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_44_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_44_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_44_R_sub_f_Top_Path_ConjMult1_Add1_44_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_44_R_sub_f_Top_Path_ConjMult1_Add1_44_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_44_R_sub_f_Top_Path_ConjMult1_Add1_44_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_44_R_sub_f_Top_Path_ConjMult1_Add1_44_add_f_merged_n <= Top_Path_ConjMult1_Sub1_44_R_sub_f_Top_Path_ConjMult1_Add1_44_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_44_R_sub_f_Top_Path_ConjMult1_Add1_44_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_44_f_q);
    Top_Path_ConjMult1_Sub1_44_R_sub_f_Top_Path_ConjMult1_Add1_44_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_44_f_q);
    Top_Path_ConjMult1_Sub1_44_R_sub_f_Top_Path_ConjMult1_Add1_44_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_44_R_sub_f_Top_Path_ConjMult1_Add1_44_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_44_re_2_cast(FLOATCAST,2668)@22
    Top_Path_EffVecLength_44_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_44_re_2_cast_a <= Top_Path_ConjMult1_Sub1_44_R_sub_f_Top_Path_ConjMult1_Add1_44_add_f_merged_q;
    Top_Path_EffVecLength_44_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_44_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_44_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_44_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_44_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_44_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_44_q_to_Top_Path_EffVecLength_44_re_a(DELAY,5691)@10
    ld_Control_PingPongAddr_Mux4_44_q_to_Top_Path_EffVecLength_44_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_44_q, xout => ld_Control_PingPongAddr_Mux4_44_q_to_Top_Path_EffVecLength_44_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_44_re(SELECTOR,1758)@29
    Top_Path_EffVecLength_44_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_44_re_q <= (others => '0');
            Top_Path_EffVecLength_44_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_44_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_44_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_44_q_to_Top_Path_EffVecLength_44_re_a_q = "1") THEN
                Top_Path_EffVecLength_44_re_q <= Top_Path_EffVecLength_44_re_2_cast_q;
                Top_Path_EffVecLength_44_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_45_cast(FLOATCAST,2733)@30
    Top_Path_VectorDotP_0_re_45_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_45_cast_a <= Top_Path_EffVecLength_44_re_q;
    Top_Path_VectorDotP_0_re_45_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_45_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_45_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_45_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_45_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_45_cast_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_0_22_f(FLOATADDSUB,2804)@32
    Top_Path_VectorDotP_0_re_0_re_add_0_22_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_0_22_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_0_22_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_0_22_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_0_22_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_45_cast_q,
    	datab	 => Top_Path_VectorDotP_0_re_46_cast_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_0_22_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_0_22_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_0_22_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_0_22_f_n <= Top_Path_VectorDotP_0_re_0_re_add_0_22_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_0_22_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_45_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_22_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_46_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_22_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_22_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_1_11_f(FLOATADDSUB,2846)@37
    Top_Path_VectorDotP_0_re_0_re_add_1_11_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_1_11_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_1_11_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_1_11_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_1_11_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_0_re_add_0_22_f_q,
    	datab	 => Top_Path_VectorDotP_0_re_0_re_add_0_23_f_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_1_11_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_1_11_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_1_11_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_1_11_f_n <= Top_Path_VectorDotP_0_re_0_re_add_1_11_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_1_11_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_22_f_q);
    Top_Path_VectorDotP_0_re_0_re_add_1_11_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_23_f_q);
    Top_Path_VectorDotP_0_re_0_re_add_1_11_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_1_11_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_43_f(FLOATMULT,2271)@13
    Top_Path_ConjMult1_Multii_43_f_reset <= areset;
    Top_Path_ConjMult1_Multii_43_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_43_f_reset,
    		dataa	 => Top_Path_DualMem_43_im_q,
    		datab	 => Top_Path_latch_0L_Mux_43_im_q,
    		result	 => Top_Path_ConjMult1_Multii_43_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_43_f_a_real <= sIEEE_2_real(Top_Path_DualMem_43_im_q);
    Top_Path_ConjMult1_Multii_43_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_43_im_q);
    Top_Path_ConjMult1_Multii_43_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_43_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_43_f(FLOATMULT,2463)@13
    Top_Path_ConjMult1_Multrr_43_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_43_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_43_f_reset,
    		dataa	 => Top_Path_DualMem_43_re_q,
    		datab	 => Top_Path_latch_0L_Mux_43_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_43_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_43_f_a_real <= sIEEE_2_real(Top_Path_DualMem_43_re_q);
    Top_Path_ConjMult1_Multrr_43_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_43_re_q);
    Top_Path_ConjMult1_Multrr_43_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_43_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_43_R_sub_f_Top_Path_ConjMult1_Add1_43_add_f_merged(FLOATADDSUB,3237)@17
    Top_Path_ConjMult1_Sub1_43_R_sub_f_Top_Path_ConjMult1_Add1_43_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_43_R_sub_f_Top_Path_ConjMult1_Add1_43_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_43_R_sub_f_Top_Path_ConjMult1_Add1_43_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_43_R_sub_f_Top_Path_ConjMult1_Add1_43_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_43_R_sub_f_Top_Path_ConjMult1_Add1_43_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_43_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_43_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_43_R_sub_f_Top_Path_ConjMult1_Add1_43_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_43_R_sub_f_Top_Path_ConjMult1_Add1_43_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_43_R_sub_f_Top_Path_ConjMult1_Add1_43_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_43_R_sub_f_Top_Path_ConjMult1_Add1_43_add_f_merged_n <= Top_Path_ConjMult1_Sub1_43_R_sub_f_Top_Path_ConjMult1_Add1_43_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_43_R_sub_f_Top_Path_ConjMult1_Add1_43_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_43_f_q);
    Top_Path_ConjMult1_Sub1_43_R_sub_f_Top_Path_ConjMult1_Add1_43_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_43_f_q);
    Top_Path_ConjMult1_Sub1_43_R_sub_f_Top_Path_ConjMult1_Add1_43_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_43_R_sub_f_Top_Path_ConjMult1_Add1_43_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_43_re_2_cast(FLOATCAST,2667)@22
    Top_Path_EffVecLength_43_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_43_re_2_cast_a <= Top_Path_ConjMult1_Sub1_43_R_sub_f_Top_Path_ConjMult1_Add1_43_add_f_merged_q;
    Top_Path_EffVecLength_43_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_43_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_43_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_43_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_43_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_43_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_43_q_to_Top_Path_EffVecLength_43_re_a(DELAY,5687)@10
    ld_Control_PingPongAddr_Mux4_43_q_to_Top_Path_EffVecLength_43_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_43_q, xout => ld_Control_PingPongAddr_Mux4_43_q_to_Top_Path_EffVecLength_43_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_43_re(SELECTOR,1756)@29
    Top_Path_EffVecLength_43_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_43_re_q <= (others => '0');
            Top_Path_EffVecLength_43_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_43_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_43_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_43_q_to_Top_Path_EffVecLength_43_re_a_q = "1") THEN
                Top_Path_EffVecLength_43_re_q <= Top_Path_EffVecLength_43_re_2_cast_q;
                Top_Path_EffVecLength_43_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_44_cast(FLOATCAST,2732)@30
    Top_Path_VectorDotP_0_re_44_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_44_cast_a <= Top_Path_EffVecLength_43_re_q;
    Top_Path_VectorDotP_0_re_44_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_44_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_44_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_44_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_44_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_44_cast_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_42_f(FLOATMULT,2270)@13
    Top_Path_ConjMult1_Multii_42_f_reset <= areset;
    Top_Path_ConjMult1_Multii_42_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_42_f_reset,
    		dataa	 => Top_Path_DualMem_42_im_q,
    		datab	 => Top_Path_latch_0L_Mux_42_im_q,
    		result	 => Top_Path_ConjMult1_Multii_42_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_42_f_a_real <= sIEEE_2_real(Top_Path_DualMem_42_im_q);
    Top_Path_ConjMult1_Multii_42_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_42_im_q);
    Top_Path_ConjMult1_Multii_42_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_42_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_42_f(FLOATMULT,2462)@13
    Top_Path_ConjMult1_Multrr_42_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_42_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_42_f_reset,
    		dataa	 => Top_Path_DualMem_42_re_q,
    		datab	 => Top_Path_latch_0L_Mux_42_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_42_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_42_f_a_real <= sIEEE_2_real(Top_Path_DualMem_42_re_q);
    Top_Path_ConjMult1_Multrr_42_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_42_re_q);
    Top_Path_ConjMult1_Multrr_42_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_42_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_42_R_sub_f_Top_Path_ConjMult1_Add1_42_add_f_merged(FLOATADDSUB,3235)@17
    Top_Path_ConjMult1_Sub1_42_R_sub_f_Top_Path_ConjMult1_Add1_42_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_42_R_sub_f_Top_Path_ConjMult1_Add1_42_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_42_R_sub_f_Top_Path_ConjMult1_Add1_42_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_42_R_sub_f_Top_Path_ConjMult1_Add1_42_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_42_R_sub_f_Top_Path_ConjMult1_Add1_42_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_42_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_42_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_42_R_sub_f_Top_Path_ConjMult1_Add1_42_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_42_R_sub_f_Top_Path_ConjMult1_Add1_42_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_42_R_sub_f_Top_Path_ConjMult1_Add1_42_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_42_R_sub_f_Top_Path_ConjMult1_Add1_42_add_f_merged_n <= Top_Path_ConjMult1_Sub1_42_R_sub_f_Top_Path_ConjMult1_Add1_42_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_42_R_sub_f_Top_Path_ConjMult1_Add1_42_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_42_f_q);
    Top_Path_ConjMult1_Sub1_42_R_sub_f_Top_Path_ConjMult1_Add1_42_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_42_f_q);
    Top_Path_ConjMult1_Sub1_42_R_sub_f_Top_Path_ConjMult1_Add1_42_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_42_R_sub_f_Top_Path_ConjMult1_Add1_42_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_42_re_2_cast(FLOATCAST,2666)@22
    Top_Path_EffVecLength_42_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_42_re_2_cast_a <= Top_Path_ConjMult1_Sub1_42_R_sub_f_Top_Path_ConjMult1_Add1_42_add_f_merged_q;
    Top_Path_EffVecLength_42_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_42_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_42_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_42_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_42_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_42_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_42_q_to_Top_Path_EffVecLength_42_re_a(DELAY,5683)@10
    ld_Control_PingPongAddr_Mux4_42_q_to_Top_Path_EffVecLength_42_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_42_q, xout => ld_Control_PingPongAddr_Mux4_42_q_to_Top_Path_EffVecLength_42_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_42_re(SELECTOR,1754)@29
    Top_Path_EffVecLength_42_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_42_re_q <= (others => '0');
            Top_Path_EffVecLength_42_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_42_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_42_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_42_q_to_Top_Path_EffVecLength_42_re_a_q = "1") THEN
                Top_Path_EffVecLength_42_re_q <= Top_Path_EffVecLength_42_re_2_cast_q;
                Top_Path_EffVecLength_42_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_43_cast(FLOATCAST,2731)@30
    Top_Path_VectorDotP_0_re_43_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_43_cast_a <= Top_Path_EffVecLength_42_re_q;
    Top_Path_VectorDotP_0_re_43_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_43_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_43_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_43_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_43_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_43_cast_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_0_21_f(FLOATADDSUB,2802)@32
    Top_Path_VectorDotP_0_re_0_re_add_0_21_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_0_21_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_0_21_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_0_21_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_0_21_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_43_cast_q,
    	datab	 => Top_Path_VectorDotP_0_re_44_cast_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_0_21_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_0_21_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_0_21_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_0_21_f_n <= Top_Path_VectorDotP_0_re_0_re_add_0_21_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_0_21_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_43_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_21_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_44_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_21_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_21_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_41_f(FLOATMULT,2269)@13
    Top_Path_ConjMult1_Multii_41_f_reset <= areset;
    Top_Path_ConjMult1_Multii_41_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_41_f_reset,
    		dataa	 => Top_Path_DualMem_41_im_q,
    		datab	 => Top_Path_latch_0L_Mux_41_im_q,
    		result	 => Top_Path_ConjMult1_Multii_41_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_41_f_a_real <= sIEEE_2_real(Top_Path_DualMem_41_im_q);
    Top_Path_ConjMult1_Multii_41_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_41_im_q);
    Top_Path_ConjMult1_Multii_41_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_41_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_41_f(FLOATMULT,2461)@13
    Top_Path_ConjMult1_Multrr_41_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_41_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_41_f_reset,
    		dataa	 => Top_Path_DualMem_41_re_q,
    		datab	 => Top_Path_latch_0L_Mux_41_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_41_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_41_f_a_real <= sIEEE_2_real(Top_Path_DualMem_41_re_q);
    Top_Path_ConjMult1_Multrr_41_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_41_re_q);
    Top_Path_ConjMult1_Multrr_41_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_41_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_41_R_sub_f_Top_Path_ConjMult1_Add1_41_add_f_merged(FLOATADDSUB,3233)@17
    Top_Path_ConjMult1_Sub1_41_R_sub_f_Top_Path_ConjMult1_Add1_41_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_41_R_sub_f_Top_Path_ConjMult1_Add1_41_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_41_R_sub_f_Top_Path_ConjMult1_Add1_41_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_41_R_sub_f_Top_Path_ConjMult1_Add1_41_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_41_R_sub_f_Top_Path_ConjMult1_Add1_41_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_41_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_41_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_41_R_sub_f_Top_Path_ConjMult1_Add1_41_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_41_R_sub_f_Top_Path_ConjMult1_Add1_41_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_41_R_sub_f_Top_Path_ConjMult1_Add1_41_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_41_R_sub_f_Top_Path_ConjMult1_Add1_41_add_f_merged_n <= Top_Path_ConjMult1_Sub1_41_R_sub_f_Top_Path_ConjMult1_Add1_41_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_41_R_sub_f_Top_Path_ConjMult1_Add1_41_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_41_f_q);
    Top_Path_ConjMult1_Sub1_41_R_sub_f_Top_Path_ConjMult1_Add1_41_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_41_f_q);
    Top_Path_ConjMult1_Sub1_41_R_sub_f_Top_Path_ConjMult1_Add1_41_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_41_R_sub_f_Top_Path_ConjMult1_Add1_41_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_41_re_2_cast(FLOATCAST,2665)@22
    Top_Path_EffVecLength_41_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_41_re_2_cast_a <= Top_Path_ConjMult1_Sub1_41_R_sub_f_Top_Path_ConjMult1_Add1_41_add_f_merged_q;
    Top_Path_EffVecLength_41_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_41_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_41_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_41_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_41_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_41_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_41_q_to_Top_Path_EffVecLength_41_re_a(DELAY,5679)@10
    ld_Control_PingPongAddr_Mux4_41_q_to_Top_Path_EffVecLength_41_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_41_q, xout => ld_Control_PingPongAddr_Mux4_41_q_to_Top_Path_EffVecLength_41_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_41_re(SELECTOR,1752)@29
    Top_Path_EffVecLength_41_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_41_re_q <= (others => '0');
            Top_Path_EffVecLength_41_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_41_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_41_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_41_q_to_Top_Path_EffVecLength_41_re_a_q = "1") THEN
                Top_Path_EffVecLength_41_re_q <= Top_Path_EffVecLength_41_re_2_cast_q;
                Top_Path_EffVecLength_41_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_42_cast(FLOATCAST,2730)@30
    Top_Path_VectorDotP_0_re_42_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_42_cast_a <= Top_Path_EffVecLength_41_re_q;
    Top_Path_VectorDotP_0_re_42_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_42_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_42_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_42_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_42_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_42_cast_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_40_f(FLOATMULT,2268)@13
    Top_Path_ConjMult1_Multii_40_f_reset <= areset;
    Top_Path_ConjMult1_Multii_40_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_40_f_reset,
    		dataa	 => Top_Path_DualMem_40_im_q,
    		datab	 => Top_Path_latch_0L_Mux_40_im_q,
    		result	 => Top_Path_ConjMult1_Multii_40_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_40_f_a_real <= sIEEE_2_real(Top_Path_DualMem_40_im_q);
    Top_Path_ConjMult1_Multii_40_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_40_im_q);
    Top_Path_ConjMult1_Multii_40_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_40_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_40_f(FLOATMULT,2460)@13
    Top_Path_ConjMult1_Multrr_40_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_40_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_40_f_reset,
    		dataa	 => Top_Path_DualMem_40_re_q,
    		datab	 => Top_Path_latch_0L_Mux_40_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_40_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_40_f_a_real <= sIEEE_2_real(Top_Path_DualMem_40_re_q);
    Top_Path_ConjMult1_Multrr_40_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_40_re_q);
    Top_Path_ConjMult1_Multrr_40_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_40_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_40_R_sub_f_Top_Path_ConjMult1_Add1_40_add_f_merged(FLOATADDSUB,3231)@17
    Top_Path_ConjMult1_Sub1_40_R_sub_f_Top_Path_ConjMult1_Add1_40_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_40_R_sub_f_Top_Path_ConjMult1_Add1_40_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_40_R_sub_f_Top_Path_ConjMult1_Add1_40_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_40_R_sub_f_Top_Path_ConjMult1_Add1_40_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_40_R_sub_f_Top_Path_ConjMult1_Add1_40_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_40_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_40_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_40_R_sub_f_Top_Path_ConjMult1_Add1_40_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_40_R_sub_f_Top_Path_ConjMult1_Add1_40_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_40_R_sub_f_Top_Path_ConjMult1_Add1_40_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_40_R_sub_f_Top_Path_ConjMult1_Add1_40_add_f_merged_n <= Top_Path_ConjMult1_Sub1_40_R_sub_f_Top_Path_ConjMult1_Add1_40_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_40_R_sub_f_Top_Path_ConjMult1_Add1_40_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_40_f_q);
    Top_Path_ConjMult1_Sub1_40_R_sub_f_Top_Path_ConjMult1_Add1_40_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_40_f_q);
    Top_Path_ConjMult1_Sub1_40_R_sub_f_Top_Path_ConjMult1_Add1_40_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_40_R_sub_f_Top_Path_ConjMult1_Add1_40_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_40_re_2_cast(FLOATCAST,2664)@22
    Top_Path_EffVecLength_40_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_40_re_2_cast_a <= Top_Path_ConjMult1_Sub1_40_R_sub_f_Top_Path_ConjMult1_Add1_40_add_f_merged_q;
    Top_Path_EffVecLength_40_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_40_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_40_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_40_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_40_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_40_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_40_q_to_Top_Path_EffVecLength_40_re_a(DELAY,5675)@10
    ld_Control_PingPongAddr_Mux4_40_q_to_Top_Path_EffVecLength_40_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_40_q, xout => ld_Control_PingPongAddr_Mux4_40_q_to_Top_Path_EffVecLength_40_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_40_re(SELECTOR,1750)@29
    Top_Path_EffVecLength_40_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_40_re_q <= (others => '0');
            Top_Path_EffVecLength_40_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_40_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_40_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_40_q_to_Top_Path_EffVecLength_40_re_a_q = "1") THEN
                Top_Path_EffVecLength_40_re_q <= Top_Path_EffVecLength_40_re_2_cast_q;
                Top_Path_EffVecLength_40_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_41_cast(FLOATCAST,2729)@30
    Top_Path_VectorDotP_0_re_41_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_41_cast_a <= Top_Path_EffVecLength_40_re_q;
    Top_Path_VectorDotP_0_re_41_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_41_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_41_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_41_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_41_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_41_cast_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_0_20_f(FLOATADDSUB,2800)@32
    Top_Path_VectorDotP_0_re_0_re_add_0_20_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_0_20_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_0_20_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_0_20_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_0_20_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_41_cast_q,
    	datab	 => Top_Path_VectorDotP_0_re_42_cast_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_0_20_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_0_20_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_0_20_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_0_20_f_n <= Top_Path_VectorDotP_0_re_0_re_add_0_20_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_0_20_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_41_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_20_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_42_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_20_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_20_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_1_10_f(FLOATADDSUB,2844)@37
    Top_Path_VectorDotP_0_re_0_re_add_1_10_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_1_10_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_1_10_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_1_10_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_1_10_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_0_re_add_0_20_f_q,
    	datab	 => Top_Path_VectorDotP_0_re_0_re_add_0_21_f_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_1_10_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_1_10_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_1_10_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_1_10_f_n <= Top_Path_VectorDotP_0_re_0_re_add_1_10_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_1_10_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_20_f_q);
    Top_Path_VectorDotP_0_re_0_re_add_1_10_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_21_f_q);
    Top_Path_VectorDotP_0_re_0_re_add_1_10_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_1_10_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_2_5_f(FLOATADDSUB,2866)@42
    Top_Path_VectorDotP_0_re_0_re_add_2_5_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_2_5_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_2_5_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_2_5_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_2_5_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_0_re_add_1_10_f_q,
    	datab	 => Top_Path_VectorDotP_0_re_0_re_add_1_11_f_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_2_5_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_2_5_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_2_5_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_2_5_f_n <= Top_Path_VectorDotP_0_re_0_re_add_2_5_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_2_5_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_1_10_f_q);
    Top_Path_VectorDotP_0_re_0_re_add_2_5_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_1_11_f_q);
    Top_Path_VectorDotP_0_re_0_re_add_2_5_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_2_5_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_39_f(FLOATMULT,2267)@13
    Top_Path_ConjMult1_Multii_39_f_reset <= areset;
    Top_Path_ConjMult1_Multii_39_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_39_f_reset,
    		dataa	 => Top_Path_DualMem_39_im_q,
    		datab	 => Top_Path_latch_0L_Mux_39_im_q,
    		result	 => Top_Path_ConjMult1_Multii_39_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_39_f_a_real <= sIEEE_2_real(Top_Path_DualMem_39_im_q);
    Top_Path_ConjMult1_Multii_39_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_39_im_q);
    Top_Path_ConjMult1_Multii_39_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_39_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_39_f(FLOATMULT,2459)@13
    Top_Path_ConjMult1_Multrr_39_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_39_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_39_f_reset,
    		dataa	 => Top_Path_DualMem_39_re_q,
    		datab	 => Top_Path_latch_0L_Mux_39_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_39_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_39_f_a_real <= sIEEE_2_real(Top_Path_DualMem_39_re_q);
    Top_Path_ConjMult1_Multrr_39_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_39_re_q);
    Top_Path_ConjMult1_Multrr_39_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_39_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_39_R_sub_f_Top_Path_ConjMult1_Add1_39_add_f_merged(FLOATADDSUB,3229)@17
    Top_Path_ConjMult1_Sub1_39_R_sub_f_Top_Path_ConjMult1_Add1_39_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_39_R_sub_f_Top_Path_ConjMult1_Add1_39_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_39_R_sub_f_Top_Path_ConjMult1_Add1_39_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_39_R_sub_f_Top_Path_ConjMult1_Add1_39_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_39_R_sub_f_Top_Path_ConjMult1_Add1_39_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_39_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_39_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_39_R_sub_f_Top_Path_ConjMult1_Add1_39_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_39_R_sub_f_Top_Path_ConjMult1_Add1_39_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_39_R_sub_f_Top_Path_ConjMult1_Add1_39_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_39_R_sub_f_Top_Path_ConjMult1_Add1_39_add_f_merged_n <= Top_Path_ConjMult1_Sub1_39_R_sub_f_Top_Path_ConjMult1_Add1_39_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_39_R_sub_f_Top_Path_ConjMult1_Add1_39_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_39_f_q);
    Top_Path_ConjMult1_Sub1_39_R_sub_f_Top_Path_ConjMult1_Add1_39_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_39_f_q);
    Top_Path_ConjMult1_Sub1_39_R_sub_f_Top_Path_ConjMult1_Add1_39_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_39_R_sub_f_Top_Path_ConjMult1_Add1_39_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_39_re_2_cast(FLOATCAST,2663)@22
    Top_Path_EffVecLength_39_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_39_re_2_cast_a <= Top_Path_ConjMult1_Sub1_39_R_sub_f_Top_Path_ConjMult1_Add1_39_add_f_merged_q;
    Top_Path_EffVecLength_39_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_39_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_39_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_39_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_39_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_39_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_39_q_to_Top_Path_EffVecLength_39_re_a(DELAY,5671)@10
    ld_Control_PingPongAddr_Mux4_39_q_to_Top_Path_EffVecLength_39_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_39_q, xout => ld_Control_PingPongAddr_Mux4_39_q_to_Top_Path_EffVecLength_39_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_39_re(SELECTOR,1748)@29
    Top_Path_EffVecLength_39_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_39_re_q <= (others => '0');
            Top_Path_EffVecLength_39_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_39_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_39_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_39_q_to_Top_Path_EffVecLength_39_re_a_q = "1") THEN
                Top_Path_EffVecLength_39_re_q <= Top_Path_EffVecLength_39_re_2_cast_q;
                Top_Path_EffVecLength_39_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_40_cast(FLOATCAST,2728)@30
    Top_Path_VectorDotP_0_re_40_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_40_cast_a <= Top_Path_EffVecLength_39_re_q;
    Top_Path_VectorDotP_0_re_40_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_40_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_40_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_40_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_40_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_40_cast_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_38_f(FLOATMULT,2266)@13
    Top_Path_ConjMult1_Multii_38_f_reset <= areset;
    Top_Path_ConjMult1_Multii_38_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_38_f_reset,
    		dataa	 => Top_Path_DualMem_38_im_q,
    		datab	 => Top_Path_latch_0L_Mux_38_im_q,
    		result	 => Top_Path_ConjMult1_Multii_38_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_38_f_a_real <= sIEEE_2_real(Top_Path_DualMem_38_im_q);
    Top_Path_ConjMult1_Multii_38_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_38_im_q);
    Top_Path_ConjMult1_Multii_38_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_38_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_38_f(FLOATMULT,2458)@13
    Top_Path_ConjMult1_Multrr_38_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_38_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_38_f_reset,
    		dataa	 => Top_Path_DualMem_38_re_q,
    		datab	 => Top_Path_latch_0L_Mux_38_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_38_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_38_f_a_real <= sIEEE_2_real(Top_Path_DualMem_38_re_q);
    Top_Path_ConjMult1_Multrr_38_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_38_re_q);
    Top_Path_ConjMult1_Multrr_38_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_38_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_38_R_sub_f_Top_Path_ConjMult1_Add1_38_add_f_merged(FLOATADDSUB,3227)@17
    Top_Path_ConjMult1_Sub1_38_R_sub_f_Top_Path_ConjMult1_Add1_38_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_38_R_sub_f_Top_Path_ConjMult1_Add1_38_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_38_R_sub_f_Top_Path_ConjMult1_Add1_38_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_38_R_sub_f_Top_Path_ConjMult1_Add1_38_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_38_R_sub_f_Top_Path_ConjMult1_Add1_38_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_38_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_38_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_38_R_sub_f_Top_Path_ConjMult1_Add1_38_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_38_R_sub_f_Top_Path_ConjMult1_Add1_38_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_38_R_sub_f_Top_Path_ConjMult1_Add1_38_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_38_R_sub_f_Top_Path_ConjMult1_Add1_38_add_f_merged_n <= Top_Path_ConjMult1_Sub1_38_R_sub_f_Top_Path_ConjMult1_Add1_38_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_38_R_sub_f_Top_Path_ConjMult1_Add1_38_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_38_f_q);
    Top_Path_ConjMult1_Sub1_38_R_sub_f_Top_Path_ConjMult1_Add1_38_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_38_f_q);
    Top_Path_ConjMult1_Sub1_38_R_sub_f_Top_Path_ConjMult1_Add1_38_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_38_R_sub_f_Top_Path_ConjMult1_Add1_38_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_38_re_2_cast(FLOATCAST,2662)@22
    Top_Path_EffVecLength_38_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_38_re_2_cast_a <= Top_Path_ConjMult1_Sub1_38_R_sub_f_Top_Path_ConjMult1_Add1_38_add_f_merged_q;
    Top_Path_EffVecLength_38_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_38_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_38_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_38_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_38_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_38_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_38_q_to_Top_Path_EffVecLength_38_re_a(DELAY,5667)@10
    ld_Control_PingPongAddr_Mux4_38_q_to_Top_Path_EffVecLength_38_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_38_q, xout => ld_Control_PingPongAddr_Mux4_38_q_to_Top_Path_EffVecLength_38_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_38_re(SELECTOR,1746)@29
    Top_Path_EffVecLength_38_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_38_re_q <= (others => '0');
            Top_Path_EffVecLength_38_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_38_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_38_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_38_q_to_Top_Path_EffVecLength_38_re_a_q = "1") THEN
                Top_Path_EffVecLength_38_re_q <= Top_Path_EffVecLength_38_re_2_cast_q;
                Top_Path_EffVecLength_38_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_39_cast(FLOATCAST,2727)@30
    Top_Path_VectorDotP_0_re_39_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_39_cast_a <= Top_Path_EffVecLength_38_re_q;
    Top_Path_VectorDotP_0_re_39_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_39_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_39_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_39_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_39_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_39_cast_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_0_19_f(FLOATADDSUB,2798)@32
    Top_Path_VectorDotP_0_re_0_re_add_0_19_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_0_19_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_0_19_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_0_19_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_0_19_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_39_cast_q,
    	datab	 => Top_Path_VectorDotP_0_re_40_cast_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_0_19_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_0_19_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_0_19_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_0_19_f_n <= Top_Path_VectorDotP_0_re_0_re_add_0_19_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_0_19_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_39_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_19_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_40_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_19_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_19_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_37_f(FLOATMULT,2265)@13
    Top_Path_ConjMult1_Multii_37_f_reset <= areset;
    Top_Path_ConjMult1_Multii_37_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_37_f_reset,
    		dataa	 => Top_Path_DualMem_37_im_q,
    		datab	 => Top_Path_latch_0L_Mux_37_im_q,
    		result	 => Top_Path_ConjMult1_Multii_37_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_37_f_a_real <= sIEEE_2_real(Top_Path_DualMem_37_im_q);
    Top_Path_ConjMult1_Multii_37_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_37_im_q);
    Top_Path_ConjMult1_Multii_37_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_37_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_37_f(FLOATMULT,2457)@13
    Top_Path_ConjMult1_Multrr_37_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_37_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_37_f_reset,
    		dataa	 => Top_Path_DualMem_37_re_q,
    		datab	 => Top_Path_latch_0L_Mux_37_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_37_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_37_f_a_real <= sIEEE_2_real(Top_Path_DualMem_37_re_q);
    Top_Path_ConjMult1_Multrr_37_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_37_re_q);
    Top_Path_ConjMult1_Multrr_37_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_37_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_37_R_sub_f_Top_Path_ConjMult1_Add1_37_add_f_merged(FLOATADDSUB,3225)@17
    Top_Path_ConjMult1_Sub1_37_R_sub_f_Top_Path_ConjMult1_Add1_37_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_37_R_sub_f_Top_Path_ConjMult1_Add1_37_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_37_R_sub_f_Top_Path_ConjMult1_Add1_37_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_37_R_sub_f_Top_Path_ConjMult1_Add1_37_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_37_R_sub_f_Top_Path_ConjMult1_Add1_37_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_37_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_37_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_37_R_sub_f_Top_Path_ConjMult1_Add1_37_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_37_R_sub_f_Top_Path_ConjMult1_Add1_37_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_37_R_sub_f_Top_Path_ConjMult1_Add1_37_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_37_R_sub_f_Top_Path_ConjMult1_Add1_37_add_f_merged_n <= Top_Path_ConjMult1_Sub1_37_R_sub_f_Top_Path_ConjMult1_Add1_37_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_37_R_sub_f_Top_Path_ConjMult1_Add1_37_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_37_f_q);
    Top_Path_ConjMult1_Sub1_37_R_sub_f_Top_Path_ConjMult1_Add1_37_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_37_f_q);
    Top_Path_ConjMult1_Sub1_37_R_sub_f_Top_Path_ConjMult1_Add1_37_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_37_R_sub_f_Top_Path_ConjMult1_Add1_37_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_37_re_2_cast(FLOATCAST,2661)@22
    Top_Path_EffVecLength_37_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_37_re_2_cast_a <= Top_Path_ConjMult1_Sub1_37_R_sub_f_Top_Path_ConjMult1_Add1_37_add_f_merged_q;
    Top_Path_EffVecLength_37_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_37_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_37_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_37_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_37_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_37_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_37_q_to_Top_Path_EffVecLength_37_re_a(DELAY,5663)@10
    ld_Control_PingPongAddr_Mux4_37_q_to_Top_Path_EffVecLength_37_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_37_q, xout => ld_Control_PingPongAddr_Mux4_37_q_to_Top_Path_EffVecLength_37_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_37_re(SELECTOR,1744)@29
    Top_Path_EffVecLength_37_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_37_re_q <= (others => '0');
            Top_Path_EffVecLength_37_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_37_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_37_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_37_q_to_Top_Path_EffVecLength_37_re_a_q = "1") THEN
                Top_Path_EffVecLength_37_re_q <= Top_Path_EffVecLength_37_re_2_cast_q;
                Top_Path_EffVecLength_37_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_38_cast(FLOATCAST,2726)@30
    Top_Path_VectorDotP_0_re_38_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_38_cast_a <= Top_Path_EffVecLength_37_re_q;
    Top_Path_VectorDotP_0_re_38_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_38_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_38_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_38_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_38_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_38_cast_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_36_f(FLOATMULT,2264)@13
    Top_Path_ConjMult1_Multii_36_f_reset <= areset;
    Top_Path_ConjMult1_Multii_36_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_36_f_reset,
    		dataa	 => Top_Path_DualMem_36_im_q,
    		datab	 => Top_Path_latch_0L_Mux_36_im_q,
    		result	 => Top_Path_ConjMult1_Multii_36_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_36_f_a_real <= sIEEE_2_real(Top_Path_DualMem_36_im_q);
    Top_Path_ConjMult1_Multii_36_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_36_im_q);
    Top_Path_ConjMult1_Multii_36_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_36_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_36_f(FLOATMULT,2456)@13
    Top_Path_ConjMult1_Multrr_36_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_36_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_36_f_reset,
    		dataa	 => Top_Path_DualMem_36_re_q,
    		datab	 => Top_Path_latch_0L_Mux_36_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_36_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_36_f_a_real <= sIEEE_2_real(Top_Path_DualMem_36_re_q);
    Top_Path_ConjMult1_Multrr_36_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_36_re_q);
    Top_Path_ConjMult1_Multrr_36_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_36_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_36_R_sub_f_Top_Path_ConjMult1_Add1_36_add_f_merged(FLOATADDSUB,3223)@17
    Top_Path_ConjMult1_Sub1_36_R_sub_f_Top_Path_ConjMult1_Add1_36_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_36_R_sub_f_Top_Path_ConjMult1_Add1_36_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_36_R_sub_f_Top_Path_ConjMult1_Add1_36_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_36_R_sub_f_Top_Path_ConjMult1_Add1_36_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_36_R_sub_f_Top_Path_ConjMult1_Add1_36_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_36_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_36_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_36_R_sub_f_Top_Path_ConjMult1_Add1_36_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_36_R_sub_f_Top_Path_ConjMult1_Add1_36_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_36_R_sub_f_Top_Path_ConjMult1_Add1_36_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_36_R_sub_f_Top_Path_ConjMult1_Add1_36_add_f_merged_n <= Top_Path_ConjMult1_Sub1_36_R_sub_f_Top_Path_ConjMult1_Add1_36_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_36_R_sub_f_Top_Path_ConjMult1_Add1_36_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_36_f_q);
    Top_Path_ConjMult1_Sub1_36_R_sub_f_Top_Path_ConjMult1_Add1_36_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_36_f_q);
    Top_Path_ConjMult1_Sub1_36_R_sub_f_Top_Path_ConjMult1_Add1_36_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_36_R_sub_f_Top_Path_ConjMult1_Add1_36_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_36_re_2_cast(FLOATCAST,2660)@22
    Top_Path_EffVecLength_36_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_36_re_2_cast_a <= Top_Path_ConjMult1_Sub1_36_R_sub_f_Top_Path_ConjMult1_Add1_36_add_f_merged_q;
    Top_Path_EffVecLength_36_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_36_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_36_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_36_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_36_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_36_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_36_q_to_Top_Path_EffVecLength_36_re_a(DELAY,5659)@10
    ld_Control_PingPongAddr_Mux4_36_q_to_Top_Path_EffVecLength_36_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_36_q, xout => ld_Control_PingPongAddr_Mux4_36_q_to_Top_Path_EffVecLength_36_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_36_re(SELECTOR,1742)@29
    Top_Path_EffVecLength_36_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_36_re_q <= (others => '0');
            Top_Path_EffVecLength_36_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_36_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_36_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_36_q_to_Top_Path_EffVecLength_36_re_a_q = "1") THEN
                Top_Path_EffVecLength_36_re_q <= Top_Path_EffVecLength_36_re_2_cast_q;
                Top_Path_EffVecLength_36_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_37_cast(FLOATCAST,2725)@30
    Top_Path_VectorDotP_0_re_37_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_37_cast_a <= Top_Path_EffVecLength_36_re_q;
    Top_Path_VectorDotP_0_re_37_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_37_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_37_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_37_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_37_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_37_cast_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_0_18_f(FLOATADDSUB,2796)@32
    Top_Path_VectorDotP_0_re_0_re_add_0_18_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_0_18_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_0_18_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_0_18_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_0_18_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_37_cast_q,
    	datab	 => Top_Path_VectorDotP_0_re_38_cast_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_0_18_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_0_18_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_0_18_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_0_18_f_n <= Top_Path_VectorDotP_0_re_0_re_add_0_18_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_0_18_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_37_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_18_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_38_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_18_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_18_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_1_9_f(FLOATADDSUB,2842)@37
    Top_Path_VectorDotP_0_re_0_re_add_1_9_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_1_9_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_1_9_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_1_9_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_1_9_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_0_re_add_0_18_f_q,
    	datab	 => Top_Path_VectorDotP_0_re_0_re_add_0_19_f_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_1_9_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_1_9_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_1_9_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_1_9_f_n <= Top_Path_VectorDotP_0_re_0_re_add_1_9_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_1_9_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_18_f_q);
    Top_Path_VectorDotP_0_re_0_re_add_1_9_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_19_f_q);
    Top_Path_VectorDotP_0_re_0_re_add_1_9_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_1_9_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_35_f(FLOATMULT,2263)@13
    Top_Path_ConjMult1_Multii_35_f_reset <= areset;
    Top_Path_ConjMult1_Multii_35_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_35_f_reset,
    		dataa	 => Top_Path_DualMem_35_im_q,
    		datab	 => Top_Path_latch_0L_Mux_35_im_q,
    		result	 => Top_Path_ConjMult1_Multii_35_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_35_f_a_real <= sIEEE_2_real(Top_Path_DualMem_35_im_q);
    Top_Path_ConjMult1_Multii_35_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_35_im_q);
    Top_Path_ConjMult1_Multii_35_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_35_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_35_f(FLOATMULT,2455)@13
    Top_Path_ConjMult1_Multrr_35_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_35_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_35_f_reset,
    		dataa	 => Top_Path_DualMem_35_re_q,
    		datab	 => Top_Path_latch_0L_Mux_35_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_35_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_35_f_a_real <= sIEEE_2_real(Top_Path_DualMem_35_re_q);
    Top_Path_ConjMult1_Multrr_35_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_35_re_q);
    Top_Path_ConjMult1_Multrr_35_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_35_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_35_R_sub_f_Top_Path_ConjMult1_Add1_35_add_f_merged(FLOATADDSUB,3221)@17
    Top_Path_ConjMult1_Sub1_35_R_sub_f_Top_Path_ConjMult1_Add1_35_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_35_R_sub_f_Top_Path_ConjMult1_Add1_35_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_35_R_sub_f_Top_Path_ConjMult1_Add1_35_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_35_R_sub_f_Top_Path_ConjMult1_Add1_35_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_35_R_sub_f_Top_Path_ConjMult1_Add1_35_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_35_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_35_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_35_R_sub_f_Top_Path_ConjMult1_Add1_35_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_35_R_sub_f_Top_Path_ConjMult1_Add1_35_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_35_R_sub_f_Top_Path_ConjMult1_Add1_35_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_35_R_sub_f_Top_Path_ConjMult1_Add1_35_add_f_merged_n <= Top_Path_ConjMult1_Sub1_35_R_sub_f_Top_Path_ConjMult1_Add1_35_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_35_R_sub_f_Top_Path_ConjMult1_Add1_35_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_35_f_q);
    Top_Path_ConjMult1_Sub1_35_R_sub_f_Top_Path_ConjMult1_Add1_35_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_35_f_q);
    Top_Path_ConjMult1_Sub1_35_R_sub_f_Top_Path_ConjMult1_Add1_35_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_35_R_sub_f_Top_Path_ConjMult1_Add1_35_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_35_re_2_cast(FLOATCAST,2659)@22
    Top_Path_EffVecLength_35_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_35_re_2_cast_a <= Top_Path_ConjMult1_Sub1_35_R_sub_f_Top_Path_ConjMult1_Add1_35_add_f_merged_q;
    Top_Path_EffVecLength_35_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_35_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_35_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_35_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_35_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_35_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_35_q_to_Top_Path_EffVecLength_35_re_a(DELAY,5655)@10
    ld_Control_PingPongAddr_Mux4_35_q_to_Top_Path_EffVecLength_35_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_35_q, xout => ld_Control_PingPongAddr_Mux4_35_q_to_Top_Path_EffVecLength_35_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_35_re(SELECTOR,1740)@29
    Top_Path_EffVecLength_35_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_35_re_q <= (others => '0');
            Top_Path_EffVecLength_35_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_35_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_35_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_35_q_to_Top_Path_EffVecLength_35_re_a_q = "1") THEN
                Top_Path_EffVecLength_35_re_q <= Top_Path_EffVecLength_35_re_2_cast_q;
                Top_Path_EffVecLength_35_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_36_cast(FLOATCAST,2724)@30
    Top_Path_VectorDotP_0_re_36_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_36_cast_a <= Top_Path_EffVecLength_35_re_q;
    Top_Path_VectorDotP_0_re_36_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_36_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_36_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_36_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_36_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_36_cast_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_34_f(FLOATMULT,2262)@13
    Top_Path_ConjMult1_Multii_34_f_reset <= areset;
    Top_Path_ConjMult1_Multii_34_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_34_f_reset,
    		dataa	 => Top_Path_DualMem_34_im_q,
    		datab	 => Top_Path_latch_0L_Mux_34_im_q,
    		result	 => Top_Path_ConjMult1_Multii_34_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_34_f_a_real <= sIEEE_2_real(Top_Path_DualMem_34_im_q);
    Top_Path_ConjMult1_Multii_34_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_34_im_q);
    Top_Path_ConjMult1_Multii_34_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_34_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_34_f(FLOATMULT,2454)@13
    Top_Path_ConjMult1_Multrr_34_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_34_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_34_f_reset,
    		dataa	 => Top_Path_DualMem_34_re_q,
    		datab	 => Top_Path_latch_0L_Mux_34_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_34_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_34_f_a_real <= sIEEE_2_real(Top_Path_DualMem_34_re_q);
    Top_Path_ConjMult1_Multrr_34_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_34_re_q);
    Top_Path_ConjMult1_Multrr_34_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_34_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_34_R_sub_f_Top_Path_ConjMult1_Add1_34_add_f_merged(FLOATADDSUB,3219)@17
    Top_Path_ConjMult1_Sub1_34_R_sub_f_Top_Path_ConjMult1_Add1_34_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_34_R_sub_f_Top_Path_ConjMult1_Add1_34_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_34_R_sub_f_Top_Path_ConjMult1_Add1_34_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_34_R_sub_f_Top_Path_ConjMult1_Add1_34_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_34_R_sub_f_Top_Path_ConjMult1_Add1_34_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_34_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_34_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_34_R_sub_f_Top_Path_ConjMult1_Add1_34_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_34_R_sub_f_Top_Path_ConjMult1_Add1_34_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_34_R_sub_f_Top_Path_ConjMult1_Add1_34_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_34_R_sub_f_Top_Path_ConjMult1_Add1_34_add_f_merged_n <= Top_Path_ConjMult1_Sub1_34_R_sub_f_Top_Path_ConjMult1_Add1_34_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_34_R_sub_f_Top_Path_ConjMult1_Add1_34_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_34_f_q);
    Top_Path_ConjMult1_Sub1_34_R_sub_f_Top_Path_ConjMult1_Add1_34_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_34_f_q);
    Top_Path_ConjMult1_Sub1_34_R_sub_f_Top_Path_ConjMult1_Add1_34_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_34_R_sub_f_Top_Path_ConjMult1_Add1_34_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_34_re_2_cast(FLOATCAST,2658)@22
    Top_Path_EffVecLength_34_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_34_re_2_cast_a <= Top_Path_ConjMult1_Sub1_34_R_sub_f_Top_Path_ConjMult1_Add1_34_add_f_merged_q;
    Top_Path_EffVecLength_34_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_34_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_34_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_34_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_34_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_34_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_34_q_to_Top_Path_EffVecLength_34_re_a(DELAY,5651)@10
    ld_Control_PingPongAddr_Mux4_34_q_to_Top_Path_EffVecLength_34_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_34_q, xout => ld_Control_PingPongAddr_Mux4_34_q_to_Top_Path_EffVecLength_34_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_34_re(SELECTOR,1738)@29
    Top_Path_EffVecLength_34_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_34_re_q <= (others => '0');
            Top_Path_EffVecLength_34_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_34_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_34_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_34_q_to_Top_Path_EffVecLength_34_re_a_q = "1") THEN
                Top_Path_EffVecLength_34_re_q <= Top_Path_EffVecLength_34_re_2_cast_q;
                Top_Path_EffVecLength_34_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_35_cast(FLOATCAST,2723)@30
    Top_Path_VectorDotP_0_re_35_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_35_cast_a <= Top_Path_EffVecLength_34_re_q;
    Top_Path_VectorDotP_0_re_35_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_35_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_35_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_35_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_35_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_35_cast_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_0_17_f(FLOATADDSUB,2794)@32
    Top_Path_VectorDotP_0_re_0_re_add_0_17_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_0_17_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_0_17_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_0_17_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_0_17_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_35_cast_q,
    	datab	 => Top_Path_VectorDotP_0_re_36_cast_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_0_17_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_0_17_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_0_17_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_0_17_f_n <= Top_Path_VectorDotP_0_re_0_re_add_0_17_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_0_17_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_35_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_17_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_36_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_17_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_17_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_33_f(FLOATMULT,2261)@13
    Top_Path_ConjMult1_Multii_33_f_reset <= areset;
    Top_Path_ConjMult1_Multii_33_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_33_f_reset,
    		dataa	 => Top_Path_DualMem_33_im_q,
    		datab	 => Top_Path_latch_0L_Mux_33_im_q,
    		result	 => Top_Path_ConjMult1_Multii_33_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_33_f_a_real <= sIEEE_2_real(Top_Path_DualMem_33_im_q);
    Top_Path_ConjMult1_Multii_33_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_33_im_q);
    Top_Path_ConjMult1_Multii_33_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_33_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_33_f(FLOATMULT,2453)@13
    Top_Path_ConjMult1_Multrr_33_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_33_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_33_f_reset,
    		dataa	 => Top_Path_DualMem_33_re_q,
    		datab	 => Top_Path_latch_0L_Mux_33_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_33_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_33_f_a_real <= sIEEE_2_real(Top_Path_DualMem_33_re_q);
    Top_Path_ConjMult1_Multrr_33_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_33_re_q);
    Top_Path_ConjMult1_Multrr_33_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_33_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_33_R_sub_f_Top_Path_ConjMult1_Add1_33_add_f_merged(FLOATADDSUB,3217)@17
    Top_Path_ConjMult1_Sub1_33_R_sub_f_Top_Path_ConjMult1_Add1_33_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_33_R_sub_f_Top_Path_ConjMult1_Add1_33_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_33_R_sub_f_Top_Path_ConjMult1_Add1_33_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_33_R_sub_f_Top_Path_ConjMult1_Add1_33_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_33_R_sub_f_Top_Path_ConjMult1_Add1_33_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_33_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_33_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_33_R_sub_f_Top_Path_ConjMult1_Add1_33_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_33_R_sub_f_Top_Path_ConjMult1_Add1_33_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_33_R_sub_f_Top_Path_ConjMult1_Add1_33_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_33_R_sub_f_Top_Path_ConjMult1_Add1_33_add_f_merged_n <= Top_Path_ConjMult1_Sub1_33_R_sub_f_Top_Path_ConjMult1_Add1_33_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_33_R_sub_f_Top_Path_ConjMult1_Add1_33_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_33_f_q);
    Top_Path_ConjMult1_Sub1_33_R_sub_f_Top_Path_ConjMult1_Add1_33_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_33_f_q);
    Top_Path_ConjMult1_Sub1_33_R_sub_f_Top_Path_ConjMult1_Add1_33_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_33_R_sub_f_Top_Path_ConjMult1_Add1_33_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_33_re_2_cast(FLOATCAST,2657)@22
    Top_Path_EffVecLength_33_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_33_re_2_cast_a <= Top_Path_ConjMult1_Sub1_33_R_sub_f_Top_Path_ConjMult1_Add1_33_add_f_merged_q;
    Top_Path_EffVecLength_33_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_33_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_33_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_33_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_33_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_33_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_33_q_to_Top_Path_EffVecLength_33_re_a(DELAY,5647)@10
    ld_Control_PingPongAddr_Mux4_33_q_to_Top_Path_EffVecLength_33_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_33_q, xout => ld_Control_PingPongAddr_Mux4_33_q_to_Top_Path_EffVecLength_33_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_33_re(SELECTOR,1736)@29
    Top_Path_EffVecLength_33_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_33_re_q <= (others => '0');
            Top_Path_EffVecLength_33_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_33_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_33_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_33_q_to_Top_Path_EffVecLength_33_re_a_q = "1") THEN
                Top_Path_EffVecLength_33_re_q <= Top_Path_EffVecLength_33_re_2_cast_q;
                Top_Path_EffVecLength_33_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_34_cast(FLOATCAST,2722)@30
    Top_Path_VectorDotP_0_re_34_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_34_cast_a <= Top_Path_EffVecLength_33_re_q;
    Top_Path_VectorDotP_0_re_34_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_34_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_34_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_34_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_34_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_34_cast_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_32_f(FLOATMULT,2260)@13
    Top_Path_ConjMult1_Multii_32_f_reset <= areset;
    Top_Path_ConjMult1_Multii_32_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_32_f_reset,
    		dataa	 => Top_Path_DualMem_32_im_q,
    		datab	 => Top_Path_latch_0L_Mux_32_im_q,
    		result	 => Top_Path_ConjMult1_Multii_32_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_32_f_a_real <= sIEEE_2_real(Top_Path_DualMem_32_im_q);
    Top_Path_ConjMult1_Multii_32_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_32_im_q);
    Top_Path_ConjMult1_Multii_32_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_32_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_32_f(FLOATMULT,2452)@13
    Top_Path_ConjMult1_Multrr_32_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_32_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_32_f_reset,
    		dataa	 => Top_Path_DualMem_32_re_q,
    		datab	 => Top_Path_latch_0L_Mux_32_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_32_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_32_f_a_real <= sIEEE_2_real(Top_Path_DualMem_32_re_q);
    Top_Path_ConjMult1_Multrr_32_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_32_re_q);
    Top_Path_ConjMult1_Multrr_32_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_32_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_32_R_sub_f_Top_Path_ConjMult1_Add1_32_add_f_merged(FLOATADDSUB,3215)@17
    Top_Path_ConjMult1_Sub1_32_R_sub_f_Top_Path_ConjMult1_Add1_32_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_32_R_sub_f_Top_Path_ConjMult1_Add1_32_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_32_R_sub_f_Top_Path_ConjMult1_Add1_32_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_32_R_sub_f_Top_Path_ConjMult1_Add1_32_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_32_R_sub_f_Top_Path_ConjMult1_Add1_32_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_32_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_32_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_32_R_sub_f_Top_Path_ConjMult1_Add1_32_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_32_R_sub_f_Top_Path_ConjMult1_Add1_32_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_32_R_sub_f_Top_Path_ConjMult1_Add1_32_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_32_R_sub_f_Top_Path_ConjMult1_Add1_32_add_f_merged_n <= Top_Path_ConjMult1_Sub1_32_R_sub_f_Top_Path_ConjMult1_Add1_32_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_32_R_sub_f_Top_Path_ConjMult1_Add1_32_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_32_f_q);
    Top_Path_ConjMult1_Sub1_32_R_sub_f_Top_Path_ConjMult1_Add1_32_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_32_f_q);
    Top_Path_ConjMult1_Sub1_32_R_sub_f_Top_Path_ConjMult1_Add1_32_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_32_R_sub_f_Top_Path_ConjMult1_Add1_32_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_32_re_2_cast(FLOATCAST,2656)@22
    Top_Path_EffVecLength_32_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_32_re_2_cast_a <= Top_Path_ConjMult1_Sub1_32_R_sub_f_Top_Path_ConjMult1_Add1_32_add_f_merged_q;
    Top_Path_EffVecLength_32_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_32_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_32_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_32_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_32_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_32_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_32_q_to_Top_Path_EffVecLength_32_re_a(DELAY,5643)@10
    ld_Control_PingPongAddr_Mux4_32_q_to_Top_Path_EffVecLength_32_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_32_q, xout => ld_Control_PingPongAddr_Mux4_32_q_to_Top_Path_EffVecLength_32_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_32_re(SELECTOR,1734)@29
    Top_Path_EffVecLength_32_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_32_re_q <= (others => '0');
            Top_Path_EffVecLength_32_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_32_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_32_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_32_q_to_Top_Path_EffVecLength_32_re_a_q = "1") THEN
                Top_Path_EffVecLength_32_re_q <= Top_Path_EffVecLength_32_re_2_cast_q;
                Top_Path_EffVecLength_32_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_33_cast(FLOATCAST,2721)@30
    Top_Path_VectorDotP_0_re_33_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_33_cast_a <= Top_Path_EffVecLength_32_re_q;
    Top_Path_VectorDotP_0_re_33_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_33_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_33_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_33_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_33_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_33_cast_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_0_16_f(FLOATADDSUB,2792)@32
    Top_Path_VectorDotP_0_re_0_re_add_0_16_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_0_16_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_0_16_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_0_16_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_0_16_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_33_cast_q,
    	datab	 => Top_Path_VectorDotP_0_re_34_cast_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_0_16_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_0_16_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_0_16_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_0_16_f_n <= Top_Path_VectorDotP_0_re_0_re_add_0_16_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_0_16_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_33_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_16_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_34_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_16_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_16_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_1_8_f(FLOATADDSUB,2840)@37
    Top_Path_VectorDotP_0_re_0_re_add_1_8_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_1_8_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_1_8_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_1_8_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_1_8_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_0_re_add_0_16_f_q,
    	datab	 => Top_Path_VectorDotP_0_re_0_re_add_0_17_f_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_1_8_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_1_8_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_1_8_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_1_8_f_n <= Top_Path_VectorDotP_0_re_0_re_add_1_8_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_1_8_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_16_f_q);
    Top_Path_VectorDotP_0_re_0_re_add_1_8_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_17_f_q);
    Top_Path_VectorDotP_0_re_0_re_add_1_8_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_1_8_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_2_4_f(FLOATADDSUB,2864)@42
    Top_Path_VectorDotP_0_re_0_re_add_2_4_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_2_4_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_2_4_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_2_4_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_2_4_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_0_re_add_1_8_f_q,
    	datab	 => Top_Path_VectorDotP_0_re_0_re_add_1_9_f_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_2_4_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_2_4_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_2_4_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_2_4_f_n <= Top_Path_VectorDotP_0_re_0_re_add_2_4_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_2_4_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_1_8_f_q);
    Top_Path_VectorDotP_0_re_0_re_add_2_4_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_1_9_f_q);
    Top_Path_VectorDotP_0_re_0_re_add_2_4_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_2_4_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_3_2_f(FLOATADDSUB,2876)@47
    Top_Path_VectorDotP_0_re_0_re_add_3_2_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_3_2_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_3_2_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_3_2_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_3_2_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_0_re_add_2_4_f_q,
    	datab	 => Top_Path_VectorDotP_0_re_0_re_add_2_5_f_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_3_2_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_3_2_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_3_2_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_3_2_f_n <= Top_Path_VectorDotP_0_re_0_re_add_3_2_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_3_2_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_2_4_f_q);
    Top_Path_VectorDotP_0_re_0_re_add_3_2_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_2_5_f_q);
    Top_Path_VectorDotP_0_re_0_re_add_3_2_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_3_2_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_3_2_f_0_norm_Top_Path_VectorDotP_0_re_0_re_add_4_1_f_0(fixed,3346)@52
    Top_Path_VectorDotP_0_re_0_re_add_3_2_f_0_norm_Top_Path_VectorDotP_0_re_0_re_add_4_1_f_0_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_3_2_f_0_norm_Top_Path_VectorDotP_0_re_0_re_add_4_1_f_0_inst : fp_norm_sInternal_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_0_re_add_3_2_f_0_norm_Top_Path_VectorDotP_0_re_0_re_add_4_1_f_0_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_0_re_add_3_2_f_q,
    		result	 => Top_Path_VectorDotP_0_re_0_re_add_3_2_f_0_norm_Top_Path_VectorDotP_0_re_0_re_add_4_1_f_0_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_3_2_f_0_norm_Top_Path_VectorDotP_0_re_0_re_add_4_1_f_0_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_3_2_f_0_norm_Top_Path_VectorDotP_0_re_0_re_add_4_1_f_0_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_4_1_f(FLOATADDSUB,2882)@57
    Top_Path_VectorDotP_0_re_0_re_add_4_1_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_4_1_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_4_1_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_4_1_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_4_1_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_0_re_add_3_2_f_0_norm_Top_Path_VectorDotP_0_re_0_re_add_4_1_f_0_q,
    	datab	 => Top_Path_VectorDotP_0_re_0_re_add_3_3_f_0_norm_Top_Path_VectorDotP_0_re_0_re_add_4_1_f_1_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_4_1_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_4_1_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_4_1_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_4_1_f_n <= Top_Path_VectorDotP_0_re_0_re_add_4_1_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_4_1_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_3_2_f_0_norm_Top_Path_VectorDotP_0_re_0_re_add_4_1_f_0_q);
    Top_Path_VectorDotP_0_re_0_re_add_4_1_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_3_3_f_0_norm_Top_Path_VectorDotP_0_re_0_re_add_4_1_f_1_q);
    Top_Path_VectorDotP_0_re_0_re_add_4_1_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_4_1_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_31_f(FLOATMULT,2259)@13
    Top_Path_ConjMult1_Multii_31_f_reset <= areset;
    Top_Path_ConjMult1_Multii_31_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_31_f_reset,
    		dataa	 => Top_Path_DualMem_31_im_q,
    		datab	 => Top_Path_latch_0L_Mux_31_im_q,
    		result	 => Top_Path_ConjMult1_Multii_31_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_31_f_a_real <= sIEEE_2_real(Top_Path_DualMem_31_im_q);
    Top_Path_ConjMult1_Multii_31_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_31_im_q);
    Top_Path_ConjMult1_Multii_31_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_31_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_31_f(FLOATMULT,2451)@13
    Top_Path_ConjMult1_Multrr_31_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_31_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_31_f_reset,
    		dataa	 => Top_Path_DualMem_31_re_q,
    		datab	 => Top_Path_latch_0L_Mux_31_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_31_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_31_f_a_real <= sIEEE_2_real(Top_Path_DualMem_31_re_q);
    Top_Path_ConjMult1_Multrr_31_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_31_re_q);
    Top_Path_ConjMult1_Multrr_31_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_31_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_31_R_sub_f_Top_Path_ConjMult1_Add1_31_add_f_merged(FLOATADDSUB,3213)@17
    Top_Path_ConjMult1_Sub1_31_R_sub_f_Top_Path_ConjMult1_Add1_31_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_31_R_sub_f_Top_Path_ConjMult1_Add1_31_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_31_R_sub_f_Top_Path_ConjMult1_Add1_31_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_31_R_sub_f_Top_Path_ConjMult1_Add1_31_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_31_R_sub_f_Top_Path_ConjMult1_Add1_31_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_31_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_31_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_31_R_sub_f_Top_Path_ConjMult1_Add1_31_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_31_R_sub_f_Top_Path_ConjMult1_Add1_31_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_31_R_sub_f_Top_Path_ConjMult1_Add1_31_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_31_R_sub_f_Top_Path_ConjMult1_Add1_31_add_f_merged_n <= Top_Path_ConjMult1_Sub1_31_R_sub_f_Top_Path_ConjMult1_Add1_31_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_31_R_sub_f_Top_Path_ConjMult1_Add1_31_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_31_f_q);
    Top_Path_ConjMult1_Sub1_31_R_sub_f_Top_Path_ConjMult1_Add1_31_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_31_f_q);
    Top_Path_ConjMult1_Sub1_31_R_sub_f_Top_Path_ConjMult1_Add1_31_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_31_R_sub_f_Top_Path_ConjMult1_Add1_31_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_31_re_2_cast(FLOATCAST,2655)@22
    Top_Path_EffVecLength_31_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_31_re_2_cast_a <= Top_Path_ConjMult1_Sub1_31_R_sub_f_Top_Path_ConjMult1_Add1_31_add_f_merged_q;
    Top_Path_EffVecLength_31_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_31_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_31_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_31_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_31_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_31_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_31_q_to_Top_Path_EffVecLength_31_re_a(DELAY,5639)@10
    ld_Control_PingPongAddr_Mux4_31_q_to_Top_Path_EffVecLength_31_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_31_q, xout => ld_Control_PingPongAddr_Mux4_31_q_to_Top_Path_EffVecLength_31_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_31_re(SELECTOR,1732)@29
    Top_Path_EffVecLength_31_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_31_re_q <= (others => '0');
            Top_Path_EffVecLength_31_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_31_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_31_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_31_q_to_Top_Path_EffVecLength_31_re_a_q = "1") THEN
                Top_Path_EffVecLength_31_re_q <= Top_Path_EffVecLength_31_re_2_cast_q;
                Top_Path_EffVecLength_31_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_32_cast(FLOATCAST,2720)@30
    Top_Path_VectorDotP_0_re_32_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_32_cast_a <= Top_Path_EffVecLength_31_re_q;
    Top_Path_VectorDotP_0_re_32_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_32_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_32_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_32_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_32_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_32_cast_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_30_f(FLOATMULT,2258)@13
    Top_Path_ConjMult1_Multii_30_f_reset <= areset;
    Top_Path_ConjMult1_Multii_30_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_30_f_reset,
    		dataa	 => Top_Path_DualMem_30_im_q,
    		datab	 => Top_Path_latch_0L_Mux_30_im_q,
    		result	 => Top_Path_ConjMult1_Multii_30_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_30_f_a_real <= sIEEE_2_real(Top_Path_DualMem_30_im_q);
    Top_Path_ConjMult1_Multii_30_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_30_im_q);
    Top_Path_ConjMult1_Multii_30_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_30_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_30_f(FLOATMULT,2450)@13
    Top_Path_ConjMult1_Multrr_30_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_30_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_30_f_reset,
    		dataa	 => Top_Path_DualMem_30_re_q,
    		datab	 => Top_Path_latch_0L_Mux_30_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_30_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_30_f_a_real <= sIEEE_2_real(Top_Path_DualMem_30_re_q);
    Top_Path_ConjMult1_Multrr_30_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_30_re_q);
    Top_Path_ConjMult1_Multrr_30_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_30_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_30_R_sub_f_Top_Path_ConjMult1_Add1_30_add_f_merged(FLOATADDSUB,3211)@17
    Top_Path_ConjMult1_Sub1_30_R_sub_f_Top_Path_ConjMult1_Add1_30_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_30_R_sub_f_Top_Path_ConjMult1_Add1_30_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_30_R_sub_f_Top_Path_ConjMult1_Add1_30_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_30_R_sub_f_Top_Path_ConjMult1_Add1_30_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_30_R_sub_f_Top_Path_ConjMult1_Add1_30_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_30_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_30_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_30_R_sub_f_Top_Path_ConjMult1_Add1_30_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_30_R_sub_f_Top_Path_ConjMult1_Add1_30_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_30_R_sub_f_Top_Path_ConjMult1_Add1_30_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_30_R_sub_f_Top_Path_ConjMult1_Add1_30_add_f_merged_n <= Top_Path_ConjMult1_Sub1_30_R_sub_f_Top_Path_ConjMult1_Add1_30_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_30_R_sub_f_Top_Path_ConjMult1_Add1_30_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_30_f_q);
    Top_Path_ConjMult1_Sub1_30_R_sub_f_Top_Path_ConjMult1_Add1_30_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_30_f_q);
    Top_Path_ConjMult1_Sub1_30_R_sub_f_Top_Path_ConjMult1_Add1_30_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_30_R_sub_f_Top_Path_ConjMult1_Add1_30_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_30_re_2_cast(FLOATCAST,2654)@22
    Top_Path_EffVecLength_30_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_30_re_2_cast_a <= Top_Path_ConjMult1_Sub1_30_R_sub_f_Top_Path_ConjMult1_Add1_30_add_f_merged_q;
    Top_Path_EffVecLength_30_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_30_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_30_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_30_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_30_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_30_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_30_q_to_Top_Path_EffVecLength_30_re_a(DELAY,5635)@10
    ld_Control_PingPongAddr_Mux4_30_q_to_Top_Path_EffVecLength_30_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_30_q, xout => ld_Control_PingPongAddr_Mux4_30_q_to_Top_Path_EffVecLength_30_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_30_re(SELECTOR,1730)@29
    Top_Path_EffVecLength_30_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_30_re_q <= (others => '0');
            Top_Path_EffVecLength_30_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_30_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_30_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_30_q_to_Top_Path_EffVecLength_30_re_a_q = "1") THEN
                Top_Path_EffVecLength_30_re_q <= Top_Path_EffVecLength_30_re_2_cast_q;
                Top_Path_EffVecLength_30_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_31_cast(FLOATCAST,2719)@30
    Top_Path_VectorDotP_0_re_31_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_31_cast_a <= Top_Path_EffVecLength_30_re_q;
    Top_Path_VectorDotP_0_re_31_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_31_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_31_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_31_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_31_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_31_cast_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_0_15_f(FLOATADDSUB,2790)@32
    Top_Path_VectorDotP_0_re_0_re_add_0_15_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_0_15_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_0_15_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_0_15_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_0_15_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_31_cast_q,
    	datab	 => Top_Path_VectorDotP_0_re_32_cast_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_0_15_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_0_15_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_0_15_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_0_15_f_n <= Top_Path_VectorDotP_0_re_0_re_add_0_15_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_0_15_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_31_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_15_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_32_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_15_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_15_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_29_f(FLOATMULT,2257)@13
    Top_Path_ConjMult1_Multii_29_f_reset <= areset;
    Top_Path_ConjMult1_Multii_29_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_29_f_reset,
    		dataa	 => Top_Path_DualMem_29_im_q,
    		datab	 => Top_Path_latch_0L_Mux_29_im_q,
    		result	 => Top_Path_ConjMult1_Multii_29_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_29_f_a_real <= sIEEE_2_real(Top_Path_DualMem_29_im_q);
    Top_Path_ConjMult1_Multii_29_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_29_im_q);
    Top_Path_ConjMult1_Multii_29_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_29_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_29_f(FLOATMULT,2449)@13
    Top_Path_ConjMult1_Multrr_29_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_29_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_29_f_reset,
    		dataa	 => Top_Path_DualMem_29_re_q,
    		datab	 => Top_Path_latch_0L_Mux_29_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_29_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_29_f_a_real <= sIEEE_2_real(Top_Path_DualMem_29_re_q);
    Top_Path_ConjMult1_Multrr_29_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_29_re_q);
    Top_Path_ConjMult1_Multrr_29_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_29_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_29_R_sub_f_Top_Path_ConjMult1_Add1_29_add_f_merged(FLOATADDSUB,3209)@17
    Top_Path_ConjMult1_Sub1_29_R_sub_f_Top_Path_ConjMult1_Add1_29_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_29_R_sub_f_Top_Path_ConjMult1_Add1_29_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_29_R_sub_f_Top_Path_ConjMult1_Add1_29_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_29_R_sub_f_Top_Path_ConjMult1_Add1_29_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_29_R_sub_f_Top_Path_ConjMult1_Add1_29_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_29_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_29_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_29_R_sub_f_Top_Path_ConjMult1_Add1_29_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_29_R_sub_f_Top_Path_ConjMult1_Add1_29_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_29_R_sub_f_Top_Path_ConjMult1_Add1_29_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_29_R_sub_f_Top_Path_ConjMult1_Add1_29_add_f_merged_n <= Top_Path_ConjMult1_Sub1_29_R_sub_f_Top_Path_ConjMult1_Add1_29_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_29_R_sub_f_Top_Path_ConjMult1_Add1_29_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_29_f_q);
    Top_Path_ConjMult1_Sub1_29_R_sub_f_Top_Path_ConjMult1_Add1_29_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_29_f_q);
    Top_Path_ConjMult1_Sub1_29_R_sub_f_Top_Path_ConjMult1_Add1_29_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_29_R_sub_f_Top_Path_ConjMult1_Add1_29_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_29_re_2_cast(FLOATCAST,2653)@22
    Top_Path_EffVecLength_29_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_29_re_2_cast_a <= Top_Path_ConjMult1_Sub1_29_R_sub_f_Top_Path_ConjMult1_Add1_29_add_f_merged_q;
    Top_Path_EffVecLength_29_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_29_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_29_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_29_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_29_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_29_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_29_q_to_Top_Path_EffVecLength_29_re_a(DELAY,5631)@10
    ld_Control_PingPongAddr_Mux4_29_q_to_Top_Path_EffVecLength_29_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_29_q, xout => ld_Control_PingPongAddr_Mux4_29_q_to_Top_Path_EffVecLength_29_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_29_re(SELECTOR,1728)@29
    Top_Path_EffVecLength_29_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_29_re_q <= (others => '0');
            Top_Path_EffVecLength_29_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_29_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_29_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_29_q_to_Top_Path_EffVecLength_29_re_a_q = "1") THEN
                Top_Path_EffVecLength_29_re_q <= Top_Path_EffVecLength_29_re_2_cast_q;
                Top_Path_EffVecLength_29_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_30_cast(FLOATCAST,2718)@30
    Top_Path_VectorDotP_0_re_30_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_30_cast_a <= Top_Path_EffVecLength_29_re_q;
    Top_Path_VectorDotP_0_re_30_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_30_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_30_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_30_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_30_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_30_cast_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_28_f(FLOATMULT,2256)@13
    Top_Path_ConjMult1_Multii_28_f_reset <= areset;
    Top_Path_ConjMult1_Multii_28_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_28_f_reset,
    		dataa	 => Top_Path_DualMem_28_im_q,
    		datab	 => Top_Path_latch_0L_Mux_28_im_q,
    		result	 => Top_Path_ConjMult1_Multii_28_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_28_f_a_real <= sIEEE_2_real(Top_Path_DualMem_28_im_q);
    Top_Path_ConjMult1_Multii_28_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_28_im_q);
    Top_Path_ConjMult1_Multii_28_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_28_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_28_f(FLOATMULT,2448)@13
    Top_Path_ConjMult1_Multrr_28_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_28_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_28_f_reset,
    		dataa	 => Top_Path_DualMem_28_re_q,
    		datab	 => Top_Path_latch_0L_Mux_28_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_28_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_28_f_a_real <= sIEEE_2_real(Top_Path_DualMem_28_re_q);
    Top_Path_ConjMult1_Multrr_28_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_28_re_q);
    Top_Path_ConjMult1_Multrr_28_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_28_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_28_R_sub_f_Top_Path_ConjMult1_Add1_28_add_f_merged(FLOATADDSUB,3207)@17
    Top_Path_ConjMult1_Sub1_28_R_sub_f_Top_Path_ConjMult1_Add1_28_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_28_R_sub_f_Top_Path_ConjMult1_Add1_28_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_28_R_sub_f_Top_Path_ConjMult1_Add1_28_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_28_R_sub_f_Top_Path_ConjMult1_Add1_28_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_28_R_sub_f_Top_Path_ConjMult1_Add1_28_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_28_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_28_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_28_R_sub_f_Top_Path_ConjMult1_Add1_28_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_28_R_sub_f_Top_Path_ConjMult1_Add1_28_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_28_R_sub_f_Top_Path_ConjMult1_Add1_28_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_28_R_sub_f_Top_Path_ConjMult1_Add1_28_add_f_merged_n <= Top_Path_ConjMult1_Sub1_28_R_sub_f_Top_Path_ConjMult1_Add1_28_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_28_R_sub_f_Top_Path_ConjMult1_Add1_28_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_28_f_q);
    Top_Path_ConjMult1_Sub1_28_R_sub_f_Top_Path_ConjMult1_Add1_28_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_28_f_q);
    Top_Path_ConjMult1_Sub1_28_R_sub_f_Top_Path_ConjMult1_Add1_28_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_28_R_sub_f_Top_Path_ConjMult1_Add1_28_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_28_re_2_cast(FLOATCAST,2652)@22
    Top_Path_EffVecLength_28_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_28_re_2_cast_a <= Top_Path_ConjMult1_Sub1_28_R_sub_f_Top_Path_ConjMult1_Add1_28_add_f_merged_q;
    Top_Path_EffVecLength_28_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_28_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_28_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_28_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_28_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_28_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_28_q_to_Top_Path_EffVecLength_28_re_a(DELAY,5627)@10
    ld_Control_PingPongAddr_Mux4_28_q_to_Top_Path_EffVecLength_28_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_28_q, xout => ld_Control_PingPongAddr_Mux4_28_q_to_Top_Path_EffVecLength_28_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_28_re(SELECTOR,1726)@29
    Top_Path_EffVecLength_28_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_28_re_q <= (others => '0');
            Top_Path_EffVecLength_28_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_28_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_28_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_28_q_to_Top_Path_EffVecLength_28_re_a_q = "1") THEN
                Top_Path_EffVecLength_28_re_q <= Top_Path_EffVecLength_28_re_2_cast_q;
                Top_Path_EffVecLength_28_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_29_cast(FLOATCAST,2717)@30
    Top_Path_VectorDotP_0_re_29_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_29_cast_a <= Top_Path_EffVecLength_28_re_q;
    Top_Path_VectorDotP_0_re_29_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_29_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_29_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_29_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_29_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_29_cast_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_0_14_f(FLOATADDSUB,2788)@32
    Top_Path_VectorDotP_0_re_0_re_add_0_14_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_0_14_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_0_14_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_0_14_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_0_14_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_29_cast_q,
    	datab	 => Top_Path_VectorDotP_0_re_30_cast_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_0_14_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_0_14_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_0_14_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_0_14_f_n <= Top_Path_VectorDotP_0_re_0_re_add_0_14_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_0_14_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_29_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_14_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_30_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_14_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_14_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_1_7_f(FLOATADDSUB,2838)@37
    Top_Path_VectorDotP_0_re_0_re_add_1_7_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_1_7_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_1_7_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_1_7_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_1_7_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_0_re_add_0_14_f_q,
    	datab	 => Top_Path_VectorDotP_0_re_0_re_add_0_15_f_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_1_7_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_1_7_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_1_7_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_1_7_f_n <= Top_Path_VectorDotP_0_re_0_re_add_1_7_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_1_7_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_14_f_q);
    Top_Path_VectorDotP_0_re_0_re_add_1_7_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_15_f_q);
    Top_Path_VectorDotP_0_re_0_re_add_1_7_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_1_7_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_27_f(FLOATMULT,2255)@13
    Top_Path_ConjMult1_Multii_27_f_reset <= areset;
    Top_Path_ConjMult1_Multii_27_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_27_f_reset,
    		dataa	 => Top_Path_DualMem_27_im_q,
    		datab	 => Top_Path_latch_0L_Mux_27_im_q,
    		result	 => Top_Path_ConjMult1_Multii_27_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_27_f_a_real <= sIEEE_2_real(Top_Path_DualMem_27_im_q);
    Top_Path_ConjMult1_Multii_27_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_27_im_q);
    Top_Path_ConjMult1_Multii_27_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_27_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_27_f(FLOATMULT,2447)@13
    Top_Path_ConjMult1_Multrr_27_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_27_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_27_f_reset,
    		dataa	 => Top_Path_DualMem_27_re_q,
    		datab	 => Top_Path_latch_0L_Mux_27_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_27_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_27_f_a_real <= sIEEE_2_real(Top_Path_DualMem_27_re_q);
    Top_Path_ConjMult1_Multrr_27_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_27_re_q);
    Top_Path_ConjMult1_Multrr_27_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_27_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_27_R_sub_f_Top_Path_ConjMult1_Add1_27_add_f_merged(FLOATADDSUB,3205)@17
    Top_Path_ConjMult1_Sub1_27_R_sub_f_Top_Path_ConjMult1_Add1_27_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_27_R_sub_f_Top_Path_ConjMult1_Add1_27_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_27_R_sub_f_Top_Path_ConjMult1_Add1_27_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_27_R_sub_f_Top_Path_ConjMult1_Add1_27_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_27_R_sub_f_Top_Path_ConjMult1_Add1_27_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_27_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_27_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_27_R_sub_f_Top_Path_ConjMult1_Add1_27_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_27_R_sub_f_Top_Path_ConjMult1_Add1_27_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_27_R_sub_f_Top_Path_ConjMult1_Add1_27_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_27_R_sub_f_Top_Path_ConjMult1_Add1_27_add_f_merged_n <= Top_Path_ConjMult1_Sub1_27_R_sub_f_Top_Path_ConjMult1_Add1_27_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_27_R_sub_f_Top_Path_ConjMult1_Add1_27_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_27_f_q);
    Top_Path_ConjMult1_Sub1_27_R_sub_f_Top_Path_ConjMult1_Add1_27_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_27_f_q);
    Top_Path_ConjMult1_Sub1_27_R_sub_f_Top_Path_ConjMult1_Add1_27_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_27_R_sub_f_Top_Path_ConjMult1_Add1_27_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_27_re_2_cast(FLOATCAST,2651)@22
    Top_Path_EffVecLength_27_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_27_re_2_cast_a <= Top_Path_ConjMult1_Sub1_27_R_sub_f_Top_Path_ConjMult1_Add1_27_add_f_merged_q;
    Top_Path_EffVecLength_27_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_27_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_27_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_27_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_27_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_27_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_27_q_to_Top_Path_EffVecLength_27_re_a(DELAY,5623)@10
    ld_Control_PingPongAddr_Mux4_27_q_to_Top_Path_EffVecLength_27_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_27_q, xout => ld_Control_PingPongAddr_Mux4_27_q_to_Top_Path_EffVecLength_27_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_27_re(SELECTOR,1724)@29
    Top_Path_EffVecLength_27_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_27_re_q <= (others => '0');
            Top_Path_EffVecLength_27_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_27_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_27_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_27_q_to_Top_Path_EffVecLength_27_re_a_q = "1") THEN
                Top_Path_EffVecLength_27_re_q <= Top_Path_EffVecLength_27_re_2_cast_q;
                Top_Path_EffVecLength_27_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_28_cast(FLOATCAST,2716)@30
    Top_Path_VectorDotP_0_re_28_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_28_cast_a <= Top_Path_EffVecLength_27_re_q;
    Top_Path_VectorDotP_0_re_28_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_28_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_28_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_28_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_28_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_28_cast_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_26_f(FLOATMULT,2254)@13
    Top_Path_ConjMult1_Multii_26_f_reset <= areset;
    Top_Path_ConjMult1_Multii_26_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_26_f_reset,
    		dataa	 => Top_Path_DualMem_26_im_q,
    		datab	 => Top_Path_latch_0L_Mux_26_im_q,
    		result	 => Top_Path_ConjMult1_Multii_26_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_26_f_a_real <= sIEEE_2_real(Top_Path_DualMem_26_im_q);
    Top_Path_ConjMult1_Multii_26_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_26_im_q);
    Top_Path_ConjMult1_Multii_26_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_26_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_26_f(FLOATMULT,2446)@13
    Top_Path_ConjMult1_Multrr_26_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_26_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_26_f_reset,
    		dataa	 => Top_Path_DualMem_26_re_q,
    		datab	 => Top_Path_latch_0L_Mux_26_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_26_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_26_f_a_real <= sIEEE_2_real(Top_Path_DualMem_26_re_q);
    Top_Path_ConjMult1_Multrr_26_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_26_re_q);
    Top_Path_ConjMult1_Multrr_26_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_26_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_26_R_sub_f_Top_Path_ConjMult1_Add1_26_add_f_merged(FLOATADDSUB,3203)@17
    Top_Path_ConjMult1_Sub1_26_R_sub_f_Top_Path_ConjMult1_Add1_26_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_26_R_sub_f_Top_Path_ConjMult1_Add1_26_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_26_R_sub_f_Top_Path_ConjMult1_Add1_26_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_26_R_sub_f_Top_Path_ConjMult1_Add1_26_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_26_R_sub_f_Top_Path_ConjMult1_Add1_26_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_26_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_26_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_26_R_sub_f_Top_Path_ConjMult1_Add1_26_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_26_R_sub_f_Top_Path_ConjMult1_Add1_26_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_26_R_sub_f_Top_Path_ConjMult1_Add1_26_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_26_R_sub_f_Top_Path_ConjMult1_Add1_26_add_f_merged_n <= Top_Path_ConjMult1_Sub1_26_R_sub_f_Top_Path_ConjMult1_Add1_26_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_26_R_sub_f_Top_Path_ConjMult1_Add1_26_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_26_f_q);
    Top_Path_ConjMult1_Sub1_26_R_sub_f_Top_Path_ConjMult1_Add1_26_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_26_f_q);
    Top_Path_ConjMult1_Sub1_26_R_sub_f_Top_Path_ConjMult1_Add1_26_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_26_R_sub_f_Top_Path_ConjMult1_Add1_26_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_26_re_2_cast(FLOATCAST,2650)@22
    Top_Path_EffVecLength_26_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_26_re_2_cast_a <= Top_Path_ConjMult1_Sub1_26_R_sub_f_Top_Path_ConjMult1_Add1_26_add_f_merged_q;
    Top_Path_EffVecLength_26_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_26_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_26_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_26_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_26_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_26_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_26_q_to_Top_Path_EffVecLength_26_re_a(DELAY,5619)@10
    ld_Control_PingPongAddr_Mux4_26_q_to_Top_Path_EffVecLength_26_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_26_q, xout => ld_Control_PingPongAddr_Mux4_26_q_to_Top_Path_EffVecLength_26_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_26_re(SELECTOR,1722)@29
    Top_Path_EffVecLength_26_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_26_re_q <= (others => '0');
            Top_Path_EffVecLength_26_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_26_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_26_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_26_q_to_Top_Path_EffVecLength_26_re_a_q = "1") THEN
                Top_Path_EffVecLength_26_re_q <= Top_Path_EffVecLength_26_re_2_cast_q;
                Top_Path_EffVecLength_26_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_27_cast(FLOATCAST,2715)@30
    Top_Path_VectorDotP_0_re_27_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_27_cast_a <= Top_Path_EffVecLength_26_re_q;
    Top_Path_VectorDotP_0_re_27_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_27_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_27_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_27_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_27_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_27_cast_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_0_13_f(FLOATADDSUB,2786)@32
    Top_Path_VectorDotP_0_re_0_re_add_0_13_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_0_13_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_0_13_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_0_13_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_0_13_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_27_cast_q,
    	datab	 => Top_Path_VectorDotP_0_re_28_cast_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_0_13_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_0_13_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_0_13_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_0_13_f_n <= Top_Path_VectorDotP_0_re_0_re_add_0_13_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_0_13_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_27_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_13_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_28_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_13_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_13_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_25_f(FLOATMULT,2253)@13
    Top_Path_ConjMult1_Multii_25_f_reset <= areset;
    Top_Path_ConjMult1_Multii_25_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_25_f_reset,
    		dataa	 => Top_Path_DualMem_25_im_q,
    		datab	 => Top_Path_latch_0L_Mux_25_im_q,
    		result	 => Top_Path_ConjMult1_Multii_25_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_25_f_a_real <= sIEEE_2_real(Top_Path_DualMem_25_im_q);
    Top_Path_ConjMult1_Multii_25_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_25_im_q);
    Top_Path_ConjMult1_Multii_25_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_25_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_25_f(FLOATMULT,2445)@13
    Top_Path_ConjMult1_Multrr_25_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_25_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_25_f_reset,
    		dataa	 => Top_Path_DualMem_25_re_q,
    		datab	 => Top_Path_latch_0L_Mux_25_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_25_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_25_f_a_real <= sIEEE_2_real(Top_Path_DualMem_25_re_q);
    Top_Path_ConjMult1_Multrr_25_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_25_re_q);
    Top_Path_ConjMult1_Multrr_25_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_25_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_25_R_sub_f_Top_Path_ConjMult1_Add1_25_add_f_merged(FLOATADDSUB,3201)@17
    Top_Path_ConjMult1_Sub1_25_R_sub_f_Top_Path_ConjMult1_Add1_25_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_25_R_sub_f_Top_Path_ConjMult1_Add1_25_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_25_R_sub_f_Top_Path_ConjMult1_Add1_25_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_25_R_sub_f_Top_Path_ConjMult1_Add1_25_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_25_R_sub_f_Top_Path_ConjMult1_Add1_25_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_25_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_25_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_25_R_sub_f_Top_Path_ConjMult1_Add1_25_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_25_R_sub_f_Top_Path_ConjMult1_Add1_25_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_25_R_sub_f_Top_Path_ConjMult1_Add1_25_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_25_R_sub_f_Top_Path_ConjMult1_Add1_25_add_f_merged_n <= Top_Path_ConjMult1_Sub1_25_R_sub_f_Top_Path_ConjMult1_Add1_25_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_25_R_sub_f_Top_Path_ConjMult1_Add1_25_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_25_f_q);
    Top_Path_ConjMult1_Sub1_25_R_sub_f_Top_Path_ConjMult1_Add1_25_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_25_f_q);
    Top_Path_ConjMult1_Sub1_25_R_sub_f_Top_Path_ConjMult1_Add1_25_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_25_R_sub_f_Top_Path_ConjMult1_Add1_25_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_25_re_2_cast(FLOATCAST,2649)@22
    Top_Path_EffVecLength_25_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_25_re_2_cast_a <= Top_Path_ConjMult1_Sub1_25_R_sub_f_Top_Path_ConjMult1_Add1_25_add_f_merged_q;
    Top_Path_EffVecLength_25_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_25_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_25_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_25_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_25_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_25_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_25_q_to_Top_Path_EffVecLength_25_re_a(DELAY,5615)@10
    ld_Control_PingPongAddr_Mux4_25_q_to_Top_Path_EffVecLength_25_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_25_q, xout => ld_Control_PingPongAddr_Mux4_25_q_to_Top_Path_EffVecLength_25_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_25_re(SELECTOR,1720)@29
    Top_Path_EffVecLength_25_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_25_re_q <= (others => '0');
            Top_Path_EffVecLength_25_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_25_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_25_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_25_q_to_Top_Path_EffVecLength_25_re_a_q = "1") THEN
                Top_Path_EffVecLength_25_re_q <= Top_Path_EffVecLength_25_re_2_cast_q;
                Top_Path_EffVecLength_25_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_26_cast(FLOATCAST,2714)@30
    Top_Path_VectorDotP_0_re_26_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_26_cast_a <= Top_Path_EffVecLength_25_re_q;
    Top_Path_VectorDotP_0_re_26_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_26_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_26_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_26_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_26_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_26_cast_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_24_f(FLOATMULT,2252)@13
    Top_Path_ConjMult1_Multii_24_f_reset <= areset;
    Top_Path_ConjMult1_Multii_24_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_24_f_reset,
    		dataa	 => Top_Path_DualMem_24_im_q,
    		datab	 => Top_Path_latch_0L_Mux_24_im_q,
    		result	 => Top_Path_ConjMult1_Multii_24_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_24_f_a_real <= sIEEE_2_real(Top_Path_DualMem_24_im_q);
    Top_Path_ConjMult1_Multii_24_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_24_im_q);
    Top_Path_ConjMult1_Multii_24_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_24_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_24_f(FLOATMULT,2444)@13
    Top_Path_ConjMult1_Multrr_24_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_24_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_24_f_reset,
    		dataa	 => Top_Path_DualMem_24_re_q,
    		datab	 => Top_Path_latch_0L_Mux_24_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_24_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_24_f_a_real <= sIEEE_2_real(Top_Path_DualMem_24_re_q);
    Top_Path_ConjMult1_Multrr_24_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_24_re_q);
    Top_Path_ConjMult1_Multrr_24_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_24_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_24_R_sub_f_Top_Path_ConjMult1_Add1_24_add_f_merged(FLOATADDSUB,3199)@17
    Top_Path_ConjMult1_Sub1_24_R_sub_f_Top_Path_ConjMult1_Add1_24_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_24_R_sub_f_Top_Path_ConjMult1_Add1_24_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_24_R_sub_f_Top_Path_ConjMult1_Add1_24_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_24_R_sub_f_Top_Path_ConjMult1_Add1_24_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_24_R_sub_f_Top_Path_ConjMult1_Add1_24_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_24_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_24_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_24_R_sub_f_Top_Path_ConjMult1_Add1_24_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_24_R_sub_f_Top_Path_ConjMult1_Add1_24_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_24_R_sub_f_Top_Path_ConjMult1_Add1_24_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_24_R_sub_f_Top_Path_ConjMult1_Add1_24_add_f_merged_n <= Top_Path_ConjMult1_Sub1_24_R_sub_f_Top_Path_ConjMult1_Add1_24_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_24_R_sub_f_Top_Path_ConjMult1_Add1_24_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_24_f_q);
    Top_Path_ConjMult1_Sub1_24_R_sub_f_Top_Path_ConjMult1_Add1_24_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_24_f_q);
    Top_Path_ConjMult1_Sub1_24_R_sub_f_Top_Path_ConjMult1_Add1_24_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_24_R_sub_f_Top_Path_ConjMult1_Add1_24_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_24_re_2_cast(FLOATCAST,2648)@22
    Top_Path_EffVecLength_24_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_24_re_2_cast_a <= Top_Path_ConjMult1_Sub1_24_R_sub_f_Top_Path_ConjMult1_Add1_24_add_f_merged_q;
    Top_Path_EffVecLength_24_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_24_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_24_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_24_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_24_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_24_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_24_q_to_Top_Path_EffVecLength_24_re_a(DELAY,5611)@10
    ld_Control_PingPongAddr_Mux4_24_q_to_Top_Path_EffVecLength_24_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_24_q, xout => ld_Control_PingPongAddr_Mux4_24_q_to_Top_Path_EffVecLength_24_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_24_re(SELECTOR,1718)@29
    Top_Path_EffVecLength_24_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_24_re_q <= (others => '0');
            Top_Path_EffVecLength_24_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_24_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_24_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_24_q_to_Top_Path_EffVecLength_24_re_a_q = "1") THEN
                Top_Path_EffVecLength_24_re_q <= Top_Path_EffVecLength_24_re_2_cast_q;
                Top_Path_EffVecLength_24_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_25_cast(FLOATCAST,2713)@30
    Top_Path_VectorDotP_0_re_25_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_25_cast_a <= Top_Path_EffVecLength_24_re_q;
    Top_Path_VectorDotP_0_re_25_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_25_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_25_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_25_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_25_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_25_cast_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_0_12_f(FLOATADDSUB,2784)@32
    Top_Path_VectorDotP_0_re_0_re_add_0_12_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_0_12_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_0_12_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_0_12_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_0_12_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_25_cast_q,
    	datab	 => Top_Path_VectorDotP_0_re_26_cast_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_0_12_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_0_12_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_0_12_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_0_12_f_n <= Top_Path_VectorDotP_0_re_0_re_add_0_12_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_0_12_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_25_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_12_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_26_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_12_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_12_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_1_6_f(FLOATADDSUB,2836)@37
    Top_Path_VectorDotP_0_re_0_re_add_1_6_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_1_6_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_1_6_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_1_6_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_1_6_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_0_re_add_0_12_f_q,
    	datab	 => Top_Path_VectorDotP_0_re_0_re_add_0_13_f_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_1_6_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_1_6_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_1_6_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_1_6_f_n <= Top_Path_VectorDotP_0_re_0_re_add_1_6_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_1_6_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_12_f_q);
    Top_Path_VectorDotP_0_re_0_re_add_1_6_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_13_f_q);
    Top_Path_VectorDotP_0_re_0_re_add_1_6_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_1_6_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_2_3_f(FLOATADDSUB,2862)@42
    Top_Path_VectorDotP_0_re_0_re_add_2_3_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_2_3_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_2_3_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_2_3_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_2_3_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_0_re_add_1_6_f_q,
    	datab	 => Top_Path_VectorDotP_0_re_0_re_add_1_7_f_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_2_3_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_2_3_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_2_3_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_2_3_f_n <= Top_Path_VectorDotP_0_re_0_re_add_2_3_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_2_3_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_1_6_f_q);
    Top_Path_VectorDotP_0_re_0_re_add_2_3_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_1_7_f_q);
    Top_Path_VectorDotP_0_re_0_re_add_2_3_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_2_3_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_23_f(FLOATMULT,2251)@13
    Top_Path_ConjMult1_Multii_23_f_reset <= areset;
    Top_Path_ConjMult1_Multii_23_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_23_f_reset,
    		dataa	 => Top_Path_DualMem_23_im_q,
    		datab	 => Top_Path_latch_0L_Mux_23_im_q,
    		result	 => Top_Path_ConjMult1_Multii_23_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_23_f_a_real <= sIEEE_2_real(Top_Path_DualMem_23_im_q);
    Top_Path_ConjMult1_Multii_23_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_23_im_q);
    Top_Path_ConjMult1_Multii_23_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_23_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_23_f(FLOATMULT,2443)@13
    Top_Path_ConjMult1_Multrr_23_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_23_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_23_f_reset,
    		dataa	 => Top_Path_DualMem_23_re_q,
    		datab	 => Top_Path_latch_0L_Mux_23_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_23_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_23_f_a_real <= sIEEE_2_real(Top_Path_DualMem_23_re_q);
    Top_Path_ConjMult1_Multrr_23_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_23_re_q);
    Top_Path_ConjMult1_Multrr_23_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_23_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_23_R_sub_f_Top_Path_ConjMult1_Add1_23_add_f_merged(FLOATADDSUB,3197)@17
    Top_Path_ConjMult1_Sub1_23_R_sub_f_Top_Path_ConjMult1_Add1_23_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_23_R_sub_f_Top_Path_ConjMult1_Add1_23_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_23_R_sub_f_Top_Path_ConjMult1_Add1_23_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_23_R_sub_f_Top_Path_ConjMult1_Add1_23_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_23_R_sub_f_Top_Path_ConjMult1_Add1_23_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_23_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_23_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_23_R_sub_f_Top_Path_ConjMult1_Add1_23_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_23_R_sub_f_Top_Path_ConjMult1_Add1_23_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_23_R_sub_f_Top_Path_ConjMult1_Add1_23_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_23_R_sub_f_Top_Path_ConjMult1_Add1_23_add_f_merged_n <= Top_Path_ConjMult1_Sub1_23_R_sub_f_Top_Path_ConjMult1_Add1_23_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_23_R_sub_f_Top_Path_ConjMult1_Add1_23_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_23_f_q);
    Top_Path_ConjMult1_Sub1_23_R_sub_f_Top_Path_ConjMult1_Add1_23_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_23_f_q);
    Top_Path_ConjMult1_Sub1_23_R_sub_f_Top_Path_ConjMult1_Add1_23_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_23_R_sub_f_Top_Path_ConjMult1_Add1_23_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_23_re_2_cast(FLOATCAST,2647)@22
    Top_Path_EffVecLength_23_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_23_re_2_cast_a <= Top_Path_ConjMult1_Sub1_23_R_sub_f_Top_Path_ConjMult1_Add1_23_add_f_merged_q;
    Top_Path_EffVecLength_23_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_23_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_23_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_23_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_23_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_23_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_23_q_to_Top_Path_EffVecLength_23_re_a(DELAY,5607)@10
    ld_Control_PingPongAddr_Mux4_23_q_to_Top_Path_EffVecLength_23_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_23_q, xout => ld_Control_PingPongAddr_Mux4_23_q_to_Top_Path_EffVecLength_23_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_23_re(SELECTOR,1716)@29
    Top_Path_EffVecLength_23_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_23_re_q <= (others => '0');
            Top_Path_EffVecLength_23_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_23_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_23_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_23_q_to_Top_Path_EffVecLength_23_re_a_q = "1") THEN
                Top_Path_EffVecLength_23_re_q <= Top_Path_EffVecLength_23_re_2_cast_q;
                Top_Path_EffVecLength_23_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_24_cast(FLOATCAST,2712)@30
    Top_Path_VectorDotP_0_re_24_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_24_cast_a <= Top_Path_EffVecLength_23_re_q;
    Top_Path_VectorDotP_0_re_24_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_24_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_24_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_24_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_24_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_24_cast_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_22_f(FLOATMULT,2250)@13
    Top_Path_ConjMult1_Multii_22_f_reset <= areset;
    Top_Path_ConjMult1_Multii_22_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_22_f_reset,
    		dataa	 => Top_Path_DualMem_22_im_q,
    		datab	 => Top_Path_latch_0L_Mux_22_im_q,
    		result	 => Top_Path_ConjMult1_Multii_22_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_22_f_a_real <= sIEEE_2_real(Top_Path_DualMem_22_im_q);
    Top_Path_ConjMult1_Multii_22_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_22_im_q);
    Top_Path_ConjMult1_Multii_22_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_22_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_22_f(FLOATMULT,2442)@13
    Top_Path_ConjMult1_Multrr_22_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_22_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_22_f_reset,
    		dataa	 => Top_Path_DualMem_22_re_q,
    		datab	 => Top_Path_latch_0L_Mux_22_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_22_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_22_f_a_real <= sIEEE_2_real(Top_Path_DualMem_22_re_q);
    Top_Path_ConjMult1_Multrr_22_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_22_re_q);
    Top_Path_ConjMult1_Multrr_22_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_22_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_22_R_sub_f_Top_Path_ConjMult1_Add1_22_add_f_merged(FLOATADDSUB,3195)@17
    Top_Path_ConjMult1_Sub1_22_R_sub_f_Top_Path_ConjMult1_Add1_22_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_22_R_sub_f_Top_Path_ConjMult1_Add1_22_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_22_R_sub_f_Top_Path_ConjMult1_Add1_22_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_22_R_sub_f_Top_Path_ConjMult1_Add1_22_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_22_R_sub_f_Top_Path_ConjMult1_Add1_22_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_22_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_22_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_22_R_sub_f_Top_Path_ConjMult1_Add1_22_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_22_R_sub_f_Top_Path_ConjMult1_Add1_22_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_22_R_sub_f_Top_Path_ConjMult1_Add1_22_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_22_R_sub_f_Top_Path_ConjMult1_Add1_22_add_f_merged_n <= Top_Path_ConjMult1_Sub1_22_R_sub_f_Top_Path_ConjMult1_Add1_22_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_22_R_sub_f_Top_Path_ConjMult1_Add1_22_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_22_f_q);
    Top_Path_ConjMult1_Sub1_22_R_sub_f_Top_Path_ConjMult1_Add1_22_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_22_f_q);
    Top_Path_ConjMult1_Sub1_22_R_sub_f_Top_Path_ConjMult1_Add1_22_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_22_R_sub_f_Top_Path_ConjMult1_Add1_22_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_22_re_2_cast(FLOATCAST,2646)@22
    Top_Path_EffVecLength_22_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_22_re_2_cast_a <= Top_Path_ConjMult1_Sub1_22_R_sub_f_Top_Path_ConjMult1_Add1_22_add_f_merged_q;
    Top_Path_EffVecLength_22_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_22_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_22_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_22_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_22_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_22_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_22_q_to_Top_Path_EffVecLength_22_re_a(DELAY,5603)@10
    ld_Control_PingPongAddr_Mux4_22_q_to_Top_Path_EffVecLength_22_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_22_q, xout => ld_Control_PingPongAddr_Mux4_22_q_to_Top_Path_EffVecLength_22_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_22_re(SELECTOR,1714)@29
    Top_Path_EffVecLength_22_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_22_re_q <= (others => '0');
            Top_Path_EffVecLength_22_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_22_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_22_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_22_q_to_Top_Path_EffVecLength_22_re_a_q = "1") THEN
                Top_Path_EffVecLength_22_re_q <= Top_Path_EffVecLength_22_re_2_cast_q;
                Top_Path_EffVecLength_22_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_23_cast(FLOATCAST,2711)@30
    Top_Path_VectorDotP_0_re_23_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_23_cast_a <= Top_Path_EffVecLength_22_re_q;
    Top_Path_VectorDotP_0_re_23_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_23_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_23_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_23_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_23_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_23_cast_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_0_11_f(FLOATADDSUB,2782)@32
    Top_Path_VectorDotP_0_re_0_re_add_0_11_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_0_11_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_0_11_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_0_11_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_0_11_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_23_cast_q,
    	datab	 => Top_Path_VectorDotP_0_re_24_cast_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_0_11_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_0_11_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_0_11_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_0_11_f_n <= Top_Path_VectorDotP_0_re_0_re_add_0_11_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_0_11_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_23_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_11_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_24_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_11_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_11_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_21_f(FLOATMULT,2249)@13
    Top_Path_ConjMult1_Multii_21_f_reset <= areset;
    Top_Path_ConjMult1_Multii_21_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_21_f_reset,
    		dataa	 => Top_Path_DualMem_21_im_q,
    		datab	 => Top_Path_latch_0L_Mux_21_im_q,
    		result	 => Top_Path_ConjMult1_Multii_21_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_21_f_a_real <= sIEEE_2_real(Top_Path_DualMem_21_im_q);
    Top_Path_ConjMult1_Multii_21_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_21_im_q);
    Top_Path_ConjMult1_Multii_21_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_21_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_21_f(FLOATMULT,2441)@13
    Top_Path_ConjMult1_Multrr_21_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_21_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_21_f_reset,
    		dataa	 => Top_Path_DualMem_21_re_q,
    		datab	 => Top_Path_latch_0L_Mux_21_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_21_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_21_f_a_real <= sIEEE_2_real(Top_Path_DualMem_21_re_q);
    Top_Path_ConjMult1_Multrr_21_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_21_re_q);
    Top_Path_ConjMult1_Multrr_21_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_21_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_21_R_sub_f_Top_Path_ConjMult1_Add1_21_add_f_merged(FLOATADDSUB,3193)@17
    Top_Path_ConjMult1_Sub1_21_R_sub_f_Top_Path_ConjMult1_Add1_21_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_21_R_sub_f_Top_Path_ConjMult1_Add1_21_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_21_R_sub_f_Top_Path_ConjMult1_Add1_21_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_21_R_sub_f_Top_Path_ConjMult1_Add1_21_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_21_R_sub_f_Top_Path_ConjMult1_Add1_21_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_21_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_21_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_21_R_sub_f_Top_Path_ConjMult1_Add1_21_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_21_R_sub_f_Top_Path_ConjMult1_Add1_21_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_21_R_sub_f_Top_Path_ConjMult1_Add1_21_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_21_R_sub_f_Top_Path_ConjMult1_Add1_21_add_f_merged_n <= Top_Path_ConjMult1_Sub1_21_R_sub_f_Top_Path_ConjMult1_Add1_21_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_21_R_sub_f_Top_Path_ConjMult1_Add1_21_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_21_f_q);
    Top_Path_ConjMult1_Sub1_21_R_sub_f_Top_Path_ConjMult1_Add1_21_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_21_f_q);
    Top_Path_ConjMult1_Sub1_21_R_sub_f_Top_Path_ConjMult1_Add1_21_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_21_R_sub_f_Top_Path_ConjMult1_Add1_21_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_21_re_2_cast(FLOATCAST,2645)@22
    Top_Path_EffVecLength_21_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_21_re_2_cast_a <= Top_Path_ConjMult1_Sub1_21_R_sub_f_Top_Path_ConjMult1_Add1_21_add_f_merged_q;
    Top_Path_EffVecLength_21_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_21_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_21_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_21_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_21_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_21_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_21_q_to_Top_Path_EffVecLength_21_re_a(DELAY,5599)@10
    ld_Control_PingPongAddr_Mux4_21_q_to_Top_Path_EffVecLength_21_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_21_q, xout => ld_Control_PingPongAddr_Mux4_21_q_to_Top_Path_EffVecLength_21_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_21_re(SELECTOR,1712)@29
    Top_Path_EffVecLength_21_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_21_re_q <= (others => '0');
            Top_Path_EffVecLength_21_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_21_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_21_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_21_q_to_Top_Path_EffVecLength_21_re_a_q = "1") THEN
                Top_Path_EffVecLength_21_re_q <= Top_Path_EffVecLength_21_re_2_cast_q;
                Top_Path_EffVecLength_21_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_22_cast(FLOATCAST,2710)@30
    Top_Path_VectorDotP_0_re_22_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_22_cast_a <= Top_Path_EffVecLength_21_re_q;
    Top_Path_VectorDotP_0_re_22_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_22_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_22_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_22_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_22_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_22_cast_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_20_f(FLOATMULT,2248)@13
    Top_Path_ConjMult1_Multii_20_f_reset <= areset;
    Top_Path_ConjMult1_Multii_20_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_20_f_reset,
    		dataa	 => Top_Path_DualMem_20_im_q,
    		datab	 => Top_Path_latch_0L_Mux_20_im_q,
    		result	 => Top_Path_ConjMult1_Multii_20_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_20_f_a_real <= sIEEE_2_real(Top_Path_DualMem_20_im_q);
    Top_Path_ConjMult1_Multii_20_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_20_im_q);
    Top_Path_ConjMult1_Multii_20_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_20_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_20_f(FLOATMULT,2440)@13
    Top_Path_ConjMult1_Multrr_20_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_20_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_20_f_reset,
    		dataa	 => Top_Path_DualMem_20_re_q,
    		datab	 => Top_Path_latch_0L_Mux_20_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_20_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_20_f_a_real <= sIEEE_2_real(Top_Path_DualMem_20_re_q);
    Top_Path_ConjMult1_Multrr_20_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_20_re_q);
    Top_Path_ConjMult1_Multrr_20_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_20_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_20_R_sub_f_Top_Path_ConjMult1_Add1_20_add_f_merged(FLOATADDSUB,3191)@17
    Top_Path_ConjMult1_Sub1_20_R_sub_f_Top_Path_ConjMult1_Add1_20_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_20_R_sub_f_Top_Path_ConjMult1_Add1_20_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_20_R_sub_f_Top_Path_ConjMult1_Add1_20_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_20_R_sub_f_Top_Path_ConjMult1_Add1_20_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_20_R_sub_f_Top_Path_ConjMult1_Add1_20_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_20_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_20_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_20_R_sub_f_Top_Path_ConjMult1_Add1_20_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_20_R_sub_f_Top_Path_ConjMult1_Add1_20_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_20_R_sub_f_Top_Path_ConjMult1_Add1_20_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_20_R_sub_f_Top_Path_ConjMult1_Add1_20_add_f_merged_n <= Top_Path_ConjMult1_Sub1_20_R_sub_f_Top_Path_ConjMult1_Add1_20_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_20_R_sub_f_Top_Path_ConjMult1_Add1_20_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_20_f_q);
    Top_Path_ConjMult1_Sub1_20_R_sub_f_Top_Path_ConjMult1_Add1_20_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_20_f_q);
    Top_Path_ConjMult1_Sub1_20_R_sub_f_Top_Path_ConjMult1_Add1_20_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_20_R_sub_f_Top_Path_ConjMult1_Add1_20_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_20_re_2_cast(FLOATCAST,2644)@22
    Top_Path_EffVecLength_20_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_20_re_2_cast_a <= Top_Path_ConjMult1_Sub1_20_R_sub_f_Top_Path_ConjMult1_Add1_20_add_f_merged_q;
    Top_Path_EffVecLength_20_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_20_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_20_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_20_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_20_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_20_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_20_q_to_Top_Path_EffVecLength_20_re_a(DELAY,5595)@10
    ld_Control_PingPongAddr_Mux4_20_q_to_Top_Path_EffVecLength_20_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_20_q, xout => ld_Control_PingPongAddr_Mux4_20_q_to_Top_Path_EffVecLength_20_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_20_re(SELECTOR,1710)@29
    Top_Path_EffVecLength_20_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_20_re_q <= (others => '0');
            Top_Path_EffVecLength_20_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_20_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_20_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_20_q_to_Top_Path_EffVecLength_20_re_a_q = "1") THEN
                Top_Path_EffVecLength_20_re_q <= Top_Path_EffVecLength_20_re_2_cast_q;
                Top_Path_EffVecLength_20_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_21_cast(FLOATCAST,2709)@30
    Top_Path_VectorDotP_0_re_21_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_21_cast_a <= Top_Path_EffVecLength_20_re_q;
    Top_Path_VectorDotP_0_re_21_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_21_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_21_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_21_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_21_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_21_cast_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_0_10_f(FLOATADDSUB,2780)@32
    Top_Path_VectorDotP_0_re_0_re_add_0_10_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_0_10_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_0_10_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_0_10_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_0_10_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_21_cast_q,
    	datab	 => Top_Path_VectorDotP_0_re_22_cast_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_0_10_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_0_10_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_0_10_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_0_10_f_n <= Top_Path_VectorDotP_0_re_0_re_add_0_10_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_0_10_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_21_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_10_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_22_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_10_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_10_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_1_5_f(FLOATADDSUB,2834)@37
    Top_Path_VectorDotP_0_re_0_re_add_1_5_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_1_5_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_1_5_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_1_5_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_1_5_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_0_re_add_0_10_f_q,
    	datab	 => Top_Path_VectorDotP_0_re_0_re_add_0_11_f_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_1_5_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_1_5_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_1_5_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_1_5_f_n <= Top_Path_VectorDotP_0_re_0_re_add_1_5_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_1_5_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_10_f_q);
    Top_Path_VectorDotP_0_re_0_re_add_1_5_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_11_f_q);
    Top_Path_VectorDotP_0_re_0_re_add_1_5_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_1_5_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_19_f(FLOATMULT,2247)@13
    Top_Path_ConjMult1_Multii_19_f_reset <= areset;
    Top_Path_ConjMult1_Multii_19_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_19_f_reset,
    		dataa	 => Top_Path_DualMem_19_im_q,
    		datab	 => Top_Path_latch_0L_Mux_19_im_q,
    		result	 => Top_Path_ConjMult1_Multii_19_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_19_f_a_real <= sIEEE_2_real(Top_Path_DualMem_19_im_q);
    Top_Path_ConjMult1_Multii_19_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_19_im_q);
    Top_Path_ConjMult1_Multii_19_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_19_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_19_f(FLOATMULT,2439)@13
    Top_Path_ConjMult1_Multrr_19_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_19_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_19_f_reset,
    		dataa	 => Top_Path_DualMem_19_re_q,
    		datab	 => Top_Path_latch_0L_Mux_19_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_19_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_19_f_a_real <= sIEEE_2_real(Top_Path_DualMem_19_re_q);
    Top_Path_ConjMult1_Multrr_19_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_19_re_q);
    Top_Path_ConjMult1_Multrr_19_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_19_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_19_R_sub_f_Top_Path_ConjMult1_Add1_19_add_f_merged(FLOATADDSUB,3189)@17
    Top_Path_ConjMult1_Sub1_19_R_sub_f_Top_Path_ConjMult1_Add1_19_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_19_R_sub_f_Top_Path_ConjMult1_Add1_19_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_19_R_sub_f_Top_Path_ConjMult1_Add1_19_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_19_R_sub_f_Top_Path_ConjMult1_Add1_19_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_19_R_sub_f_Top_Path_ConjMult1_Add1_19_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_19_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_19_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_19_R_sub_f_Top_Path_ConjMult1_Add1_19_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_19_R_sub_f_Top_Path_ConjMult1_Add1_19_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_19_R_sub_f_Top_Path_ConjMult1_Add1_19_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_19_R_sub_f_Top_Path_ConjMult1_Add1_19_add_f_merged_n <= Top_Path_ConjMult1_Sub1_19_R_sub_f_Top_Path_ConjMult1_Add1_19_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_19_R_sub_f_Top_Path_ConjMult1_Add1_19_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_19_f_q);
    Top_Path_ConjMult1_Sub1_19_R_sub_f_Top_Path_ConjMult1_Add1_19_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_19_f_q);
    Top_Path_ConjMult1_Sub1_19_R_sub_f_Top_Path_ConjMult1_Add1_19_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_19_R_sub_f_Top_Path_ConjMult1_Add1_19_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_19_re_2_cast(FLOATCAST,2643)@22
    Top_Path_EffVecLength_19_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_19_re_2_cast_a <= Top_Path_ConjMult1_Sub1_19_R_sub_f_Top_Path_ConjMult1_Add1_19_add_f_merged_q;
    Top_Path_EffVecLength_19_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_19_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_19_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_19_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_19_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_19_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_19_q_to_Top_Path_EffVecLength_19_re_a(DELAY,5591)@10
    ld_Control_PingPongAddr_Mux4_19_q_to_Top_Path_EffVecLength_19_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_19_q, xout => ld_Control_PingPongAddr_Mux4_19_q_to_Top_Path_EffVecLength_19_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_19_re(SELECTOR,1708)@29
    Top_Path_EffVecLength_19_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_19_re_q <= (others => '0');
            Top_Path_EffVecLength_19_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_19_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_19_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_19_q_to_Top_Path_EffVecLength_19_re_a_q = "1") THEN
                Top_Path_EffVecLength_19_re_q <= Top_Path_EffVecLength_19_re_2_cast_q;
                Top_Path_EffVecLength_19_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_20_cast(FLOATCAST,2708)@30
    Top_Path_VectorDotP_0_re_20_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_20_cast_a <= Top_Path_EffVecLength_19_re_q;
    Top_Path_VectorDotP_0_re_20_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_20_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_20_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_20_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_20_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_20_cast_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_18_f(FLOATMULT,2246)@13
    Top_Path_ConjMult1_Multii_18_f_reset <= areset;
    Top_Path_ConjMult1_Multii_18_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_18_f_reset,
    		dataa	 => Top_Path_DualMem_18_im_q,
    		datab	 => Top_Path_latch_0L_Mux_18_im_q,
    		result	 => Top_Path_ConjMult1_Multii_18_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_18_f_a_real <= sIEEE_2_real(Top_Path_DualMem_18_im_q);
    Top_Path_ConjMult1_Multii_18_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_18_im_q);
    Top_Path_ConjMult1_Multii_18_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_18_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_18_f(FLOATMULT,2438)@13
    Top_Path_ConjMult1_Multrr_18_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_18_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_18_f_reset,
    		dataa	 => Top_Path_DualMem_18_re_q,
    		datab	 => Top_Path_latch_0L_Mux_18_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_18_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_18_f_a_real <= sIEEE_2_real(Top_Path_DualMem_18_re_q);
    Top_Path_ConjMult1_Multrr_18_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_18_re_q);
    Top_Path_ConjMult1_Multrr_18_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_18_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_18_R_sub_f_Top_Path_ConjMult1_Add1_18_add_f_merged(FLOATADDSUB,3187)@17
    Top_Path_ConjMult1_Sub1_18_R_sub_f_Top_Path_ConjMult1_Add1_18_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_18_R_sub_f_Top_Path_ConjMult1_Add1_18_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_18_R_sub_f_Top_Path_ConjMult1_Add1_18_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_18_R_sub_f_Top_Path_ConjMult1_Add1_18_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_18_R_sub_f_Top_Path_ConjMult1_Add1_18_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_18_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_18_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_18_R_sub_f_Top_Path_ConjMult1_Add1_18_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_18_R_sub_f_Top_Path_ConjMult1_Add1_18_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_18_R_sub_f_Top_Path_ConjMult1_Add1_18_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_18_R_sub_f_Top_Path_ConjMult1_Add1_18_add_f_merged_n <= Top_Path_ConjMult1_Sub1_18_R_sub_f_Top_Path_ConjMult1_Add1_18_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_18_R_sub_f_Top_Path_ConjMult1_Add1_18_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_18_f_q);
    Top_Path_ConjMult1_Sub1_18_R_sub_f_Top_Path_ConjMult1_Add1_18_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_18_f_q);
    Top_Path_ConjMult1_Sub1_18_R_sub_f_Top_Path_ConjMult1_Add1_18_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_18_R_sub_f_Top_Path_ConjMult1_Add1_18_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_18_re_2_cast(FLOATCAST,2642)@22
    Top_Path_EffVecLength_18_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_18_re_2_cast_a <= Top_Path_ConjMult1_Sub1_18_R_sub_f_Top_Path_ConjMult1_Add1_18_add_f_merged_q;
    Top_Path_EffVecLength_18_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_18_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_18_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_18_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_18_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_18_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_18_q_to_Top_Path_EffVecLength_18_re_a(DELAY,5587)@10
    ld_Control_PingPongAddr_Mux4_18_q_to_Top_Path_EffVecLength_18_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_18_q, xout => ld_Control_PingPongAddr_Mux4_18_q_to_Top_Path_EffVecLength_18_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_18_re(SELECTOR,1706)@29
    Top_Path_EffVecLength_18_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_18_re_q <= (others => '0');
            Top_Path_EffVecLength_18_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_18_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_18_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_18_q_to_Top_Path_EffVecLength_18_re_a_q = "1") THEN
                Top_Path_EffVecLength_18_re_q <= Top_Path_EffVecLength_18_re_2_cast_q;
                Top_Path_EffVecLength_18_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_19_cast(FLOATCAST,2707)@30
    Top_Path_VectorDotP_0_re_19_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_19_cast_a <= Top_Path_EffVecLength_18_re_q;
    Top_Path_VectorDotP_0_re_19_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_19_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_19_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_19_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_19_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_19_cast_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_0_9_f(FLOATADDSUB,2778)@32
    Top_Path_VectorDotP_0_re_0_re_add_0_9_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_0_9_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_0_9_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_0_9_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_0_9_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_19_cast_q,
    	datab	 => Top_Path_VectorDotP_0_re_20_cast_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_0_9_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_0_9_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_0_9_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_0_9_f_n <= Top_Path_VectorDotP_0_re_0_re_add_0_9_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_0_9_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_19_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_9_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_20_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_9_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_9_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_17_f(FLOATMULT,2245)@13
    Top_Path_ConjMult1_Multii_17_f_reset <= areset;
    Top_Path_ConjMult1_Multii_17_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_17_f_reset,
    		dataa	 => Top_Path_DualMem_17_im_q,
    		datab	 => Top_Path_latch_0L_Mux_17_im_q,
    		result	 => Top_Path_ConjMult1_Multii_17_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_17_f_a_real <= sIEEE_2_real(Top_Path_DualMem_17_im_q);
    Top_Path_ConjMult1_Multii_17_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_17_im_q);
    Top_Path_ConjMult1_Multii_17_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_17_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_17_f(FLOATMULT,2437)@13
    Top_Path_ConjMult1_Multrr_17_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_17_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_17_f_reset,
    		dataa	 => Top_Path_DualMem_17_re_q,
    		datab	 => Top_Path_latch_0L_Mux_17_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_17_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_17_f_a_real <= sIEEE_2_real(Top_Path_DualMem_17_re_q);
    Top_Path_ConjMult1_Multrr_17_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_17_re_q);
    Top_Path_ConjMult1_Multrr_17_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_17_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_17_R_sub_f_Top_Path_ConjMult1_Add1_17_add_f_merged(FLOATADDSUB,3185)@17
    Top_Path_ConjMult1_Sub1_17_R_sub_f_Top_Path_ConjMult1_Add1_17_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_17_R_sub_f_Top_Path_ConjMult1_Add1_17_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_17_R_sub_f_Top_Path_ConjMult1_Add1_17_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_17_R_sub_f_Top_Path_ConjMult1_Add1_17_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_17_R_sub_f_Top_Path_ConjMult1_Add1_17_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_17_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_17_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_17_R_sub_f_Top_Path_ConjMult1_Add1_17_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_17_R_sub_f_Top_Path_ConjMult1_Add1_17_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_17_R_sub_f_Top_Path_ConjMult1_Add1_17_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_17_R_sub_f_Top_Path_ConjMult1_Add1_17_add_f_merged_n <= Top_Path_ConjMult1_Sub1_17_R_sub_f_Top_Path_ConjMult1_Add1_17_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_17_R_sub_f_Top_Path_ConjMult1_Add1_17_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_17_f_q);
    Top_Path_ConjMult1_Sub1_17_R_sub_f_Top_Path_ConjMult1_Add1_17_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_17_f_q);
    Top_Path_ConjMult1_Sub1_17_R_sub_f_Top_Path_ConjMult1_Add1_17_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_17_R_sub_f_Top_Path_ConjMult1_Add1_17_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_17_re_2_cast(FLOATCAST,2641)@22
    Top_Path_EffVecLength_17_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_17_re_2_cast_a <= Top_Path_ConjMult1_Sub1_17_R_sub_f_Top_Path_ConjMult1_Add1_17_add_f_merged_q;
    Top_Path_EffVecLength_17_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_17_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_17_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_17_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_17_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_17_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_17_q_to_Top_Path_EffVecLength_17_re_a(DELAY,5583)@10
    ld_Control_PingPongAddr_Mux4_17_q_to_Top_Path_EffVecLength_17_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_17_q, xout => ld_Control_PingPongAddr_Mux4_17_q_to_Top_Path_EffVecLength_17_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_17_re(SELECTOR,1704)@29
    Top_Path_EffVecLength_17_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_17_re_q <= (others => '0');
            Top_Path_EffVecLength_17_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_17_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_17_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_17_q_to_Top_Path_EffVecLength_17_re_a_q = "1") THEN
                Top_Path_EffVecLength_17_re_q <= Top_Path_EffVecLength_17_re_2_cast_q;
                Top_Path_EffVecLength_17_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_18_cast(FLOATCAST,2706)@30
    Top_Path_VectorDotP_0_re_18_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_18_cast_a <= Top_Path_EffVecLength_17_re_q;
    Top_Path_VectorDotP_0_re_18_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_18_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_18_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_18_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_18_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_18_cast_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_16_f(FLOATMULT,2244)@13
    Top_Path_ConjMult1_Multii_16_f_reset <= areset;
    Top_Path_ConjMult1_Multii_16_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_16_f_reset,
    		dataa	 => Top_Path_DualMem_16_im_q,
    		datab	 => Top_Path_latch_0L_Mux_16_im_q,
    		result	 => Top_Path_ConjMult1_Multii_16_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_16_f_a_real <= sIEEE_2_real(Top_Path_DualMem_16_im_q);
    Top_Path_ConjMult1_Multii_16_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_16_im_q);
    Top_Path_ConjMult1_Multii_16_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_16_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_16_f(FLOATMULT,2436)@13
    Top_Path_ConjMult1_Multrr_16_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_16_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_16_f_reset,
    		dataa	 => Top_Path_DualMem_16_re_q,
    		datab	 => Top_Path_latch_0L_Mux_16_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_16_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_16_f_a_real <= sIEEE_2_real(Top_Path_DualMem_16_re_q);
    Top_Path_ConjMult1_Multrr_16_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_16_re_q);
    Top_Path_ConjMult1_Multrr_16_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_16_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_16_R_sub_f_Top_Path_ConjMult1_Add1_16_add_f_merged(FLOATADDSUB,3183)@17
    Top_Path_ConjMult1_Sub1_16_R_sub_f_Top_Path_ConjMult1_Add1_16_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_16_R_sub_f_Top_Path_ConjMult1_Add1_16_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_16_R_sub_f_Top_Path_ConjMult1_Add1_16_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_16_R_sub_f_Top_Path_ConjMult1_Add1_16_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_16_R_sub_f_Top_Path_ConjMult1_Add1_16_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_16_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_16_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_16_R_sub_f_Top_Path_ConjMult1_Add1_16_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_16_R_sub_f_Top_Path_ConjMult1_Add1_16_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_16_R_sub_f_Top_Path_ConjMult1_Add1_16_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_16_R_sub_f_Top_Path_ConjMult1_Add1_16_add_f_merged_n <= Top_Path_ConjMult1_Sub1_16_R_sub_f_Top_Path_ConjMult1_Add1_16_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_16_R_sub_f_Top_Path_ConjMult1_Add1_16_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_16_f_q);
    Top_Path_ConjMult1_Sub1_16_R_sub_f_Top_Path_ConjMult1_Add1_16_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_16_f_q);
    Top_Path_ConjMult1_Sub1_16_R_sub_f_Top_Path_ConjMult1_Add1_16_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_16_R_sub_f_Top_Path_ConjMult1_Add1_16_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_16_re_2_cast(FLOATCAST,2640)@22
    Top_Path_EffVecLength_16_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_16_re_2_cast_a <= Top_Path_ConjMult1_Sub1_16_R_sub_f_Top_Path_ConjMult1_Add1_16_add_f_merged_q;
    Top_Path_EffVecLength_16_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_16_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_16_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_16_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_16_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_16_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_16_q_to_Top_Path_EffVecLength_16_re_a(DELAY,5579)@10
    ld_Control_PingPongAddr_Mux4_16_q_to_Top_Path_EffVecLength_16_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_16_q, xout => ld_Control_PingPongAddr_Mux4_16_q_to_Top_Path_EffVecLength_16_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_16_re(SELECTOR,1702)@29
    Top_Path_EffVecLength_16_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_16_re_q <= (others => '0');
            Top_Path_EffVecLength_16_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_16_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_16_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_16_q_to_Top_Path_EffVecLength_16_re_a_q = "1") THEN
                Top_Path_EffVecLength_16_re_q <= Top_Path_EffVecLength_16_re_2_cast_q;
                Top_Path_EffVecLength_16_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_17_cast(FLOATCAST,2705)@30
    Top_Path_VectorDotP_0_re_17_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_17_cast_a <= Top_Path_EffVecLength_16_re_q;
    Top_Path_VectorDotP_0_re_17_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_17_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_17_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_17_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_17_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_17_cast_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_0_8_f(FLOATADDSUB,2776)@32
    Top_Path_VectorDotP_0_re_0_re_add_0_8_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_0_8_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_0_8_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_0_8_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_0_8_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_17_cast_q,
    	datab	 => Top_Path_VectorDotP_0_re_18_cast_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_0_8_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_0_8_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_0_8_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_0_8_f_n <= Top_Path_VectorDotP_0_re_0_re_add_0_8_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_0_8_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_17_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_8_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_18_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_8_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_8_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_1_4_f(FLOATADDSUB,2832)@37
    Top_Path_VectorDotP_0_re_0_re_add_1_4_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_1_4_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_1_4_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_1_4_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_1_4_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_0_re_add_0_8_f_q,
    	datab	 => Top_Path_VectorDotP_0_re_0_re_add_0_9_f_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_1_4_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_1_4_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_1_4_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_1_4_f_n <= Top_Path_VectorDotP_0_re_0_re_add_1_4_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_1_4_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_8_f_q);
    Top_Path_VectorDotP_0_re_0_re_add_1_4_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_9_f_q);
    Top_Path_VectorDotP_0_re_0_re_add_1_4_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_1_4_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_2_2_f(FLOATADDSUB,2860)@42
    Top_Path_VectorDotP_0_re_0_re_add_2_2_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_2_2_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_2_2_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_2_2_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_2_2_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_0_re_add_1_4_f_q,
    	datab	 => Top_Path_VectorDotP_0_re_0_re_add_1_5_f_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_2_2_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_2_2_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_2_2_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_2_2_f_n <= Top_Path_VectorDotP_0_re_0_re_add_2_2_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_2_2_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_1_4_f_q);
    Top_Path_VectorDotP_0_re_0_re_add_2_2_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_1_5_f_q);
    Top_Path_VectorDotP_0_re_0_re_add_2_2_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_2_2_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_3_1_f(FLOATADDSUB,2874)@47
    Top_Path_VectorDotP_0_re_0_re_add_3_1_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_3_1_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_3_1_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_3_1_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_3_1_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_0_re_add_2_2_f_q,
    	datab	 => Top_Path_VectorDotP_0_re_0_re_add_2_3_f_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_3_1_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_3_1_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_3_1_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_3_1_f_n <= Top_Path_VectorDotP_0_re_0_re_add_3_1_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_3_1_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_2_2_f_q);
    Top_Path_VectorDotP_0_re_0_re_add_3_1_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_2_3_f_q);
    Top_Path_VectorDotP_0_re_0_re_add_3_1_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_3_1_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_3_1_f_0_norm_Top_Path_VectorDotP_0_re_0_re_add_4_0_f_1(fixed,3343)@52
    Top_Path_VectorDotP_0_re_0_re_add_3_1_f_0_norm_Top_Path_VectorDotP_0_re_0_re_add_4_0_f_1_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_3_1_f_0_norm_Top_Path_VectorDotP_0_re_0_re_add_4_0_f_1_inst : fp_norm_sInternal_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_0_re_add_3_1_f_0_norm_Top_Path_VectorDotP_0_re_0_re_add_4_0_f_1_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_0_re_add_3_1_f_q,
    		result	 => Top_Path_VectorDotP_0_re_0_re_add_3_1_f_0_norm_Top_Path_VectorDotP_0_re_0_re_add_4_0_f_1_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_3_1_f_0_norm_Top_Path_VectorDotP_0_re_0_re_add_4_0_f_1_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_3_1_f_0_norm_Top_Path_VectorDotP_0_re_0_re_add_4_0_f_1_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_15_f(FLOATMULT,2243)@13
    Top_Path_ConjMult1_Multii_15_f_reset <= areset;
    Top_Path_ConjMult1_Multii_15_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_15_f_reset,
    		dataa	 => Top_Path_DualMem_15_im_q,
    		datab	 => Top_Path_latch_0L_Mux_15_im_q,
    		result	 => Top_Path_ConjMult1_Multii_15_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_15_f_a_real <= sIEEE_2_real(Top_Path_DualMem_15_im_q);
    Top_Path_ConjMult1_Multii_15_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_15_im_q);
    Top_Path_ConjMult1_Multii_15_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_15_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_15_f(FLOATMULT,2435)@13
    Top_Path_ConjMult1_Multrr_15_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_15_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_15_f_reset,
    		dataa	 => Top_Path_DualMem_15_re_q,
    		datab	 => Top_Path_latch_0L_Mux_15_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_15_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_15_f_a_real <= sIEEE_2_real(Top_Path_DualMem_15_re_q);
    Top_Path_ConjMult1_Multrr_15_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_15_re_q);
    Top_Path_ConjMult1_Multrr_15_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_15_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_15_R_sub_f_Top_Path_ConjMult1_Add1_15_add_f_merged(FLOATADDSUB,3181)@17
    Top_Path_ConjMult1_Sub1_15_R_sub_f_Top_Path_ConjMult1_Add1_15_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_15_R_sub_f_Top_Path_ConjMult1_Add1_15_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_15_R_sub_f_Top_Path_ConjMult1_Add1_15_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_15_R_sub_f_Top_Path_ConjMult1_Add1_15_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_15_R_sub_f_Top_Path_ConjMult1_Add1_15_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_15_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_15_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_15_R_sub_f_Top_Path_ConjMult1_Add1_15_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_15_R_sub_f_Top_Path_ConjMult1_Add1_15_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_15_R_sub_f_Top_Path_ConjMult1_Add1_15_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_15_R_sub_f_Top_Path_ConjMult1_Add1_15_add_f_merged_n <= Top_Path_ConjMult1_Sub1_15_R_sub_f_Top_Path_ConjMult1_Add1_15_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_15_R_sub_f_Top_Path_ConjMult1_Add1_15_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_15_f_q);
    Top_Path_ConjMult1_Sub1_15_R_sub_f_Top_Path_ConjMult1_Add1_15_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_15_f_q);
    Top_Path_ConjMult1_Sub1_15_R_sub_f_Top_Path_ConjMult1_Add1_15_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_15_R_sub_f_Top_Path_ConjMult1_Add1_15_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_15_re_2_cast(FLOATCAST,2639)@22
    Top_Path_EffVecLength_15_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_15_re_2_cast_a <= Top_Path_ConjMult1_Sub1_15_R_sub_f_Top_Path_ConjMult1_Add1_15_add_f_merged_q;
    Top_Path_EffVecLength_15_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_15_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_15_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_15_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_15_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_15_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_15_q_to_Top_Path_EffVecLength_15_re_a(DELAY,5575)@10
    ld_Control_PingPongAddr_Mux4_15_q_to_Top_Path_EffVecLength_15_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_15_q, xout => ld_Control_PingPongAddr_Mux4_15_q_to_Top_Path_EffVecLength_15_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_15_re(SELECTOR,1700)@29
    Top_Path_EffVecLength_15_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_15_re_q <= (others => '0');
            Top_Path_EffVecLength_15_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_15_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_15_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_15_q_to_Top_Path_EffVecLength_15_re_a_q = "1") THEN
                Top_Path_EffVecLength_15_re_q <= Top_Path_EffVecLength_15_re_2_cast_q;
                Top_Path_EffVecLength_15_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_16_cast(FLOATCAST,2704)@30
    Top_Path_VectorDotP_0_re_16_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_16_cast_a <= Top_Path_EffVecLength_15_re_q;
    Top_Path_VectorDotP_0_re_16_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_16_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_16_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_16_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_16_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_16_cast_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_14_f(FLOATMULT,2242)@13
    Top_Path_ConjMult1_Multii_14_f_reset <= areset;
    Top_Path_ConjMult1_Multii_14_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_14_f_reset,
    		dataa	 => Top_Path_DualMem_14_im_q,
    		datab	 => Top_Path_latch_0L_Mux_14_im_q,
    		result	 => Top_Path_ConjMult1_Multii_14_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_14_f_a_real <= sIEEE_2_real(Top_Path_DualMem_14_im_q);
    Top_Path_ConjMult1_Multii_14_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_14_im_q);
    Top_Path_ConjMult1_Multii_14_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_14_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_14_f(FLOATMULT,2434)@13
    Top_Path_ConjMult1_Multrr_14_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_14_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_14_f_reset,
    		dataa	 => Top_Path_DualMem_14_re_q,
    		datab	 => Top_Path_latch_0L_Mux_14_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_14_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_14_f_a_real <= sIEEE_2_real(Top_Path_DualMem_14_re_q);
    Top_Path_ConjMult1_Multrr_14_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_14_re_q);
    Top_Path_ConjMult1_Multrr_14_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_14_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_14_R_sub_f_Top_Path_ConjMult1_Add1_14_add_f_merged(FLOATADDSUB,3179)@17
    Top_Path_ConjMult1_Sub1_14_R_sub_f_Top_Path_ConjMult1_Add1_14_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_14_R_sub_f_Top_Path_ConjMult1_Add1_14_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_14_R_sub_f_Top_Path_ConjMult1_Add1_14_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_14_R_sub_f_Top_Path_ConjMult1_Add1_14_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_14_R_sub_f_Top_Path_ConjMult1_Add1_14_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_14_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_14_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_14_R_sub_f_Top_Path_ConjMult1_Add1_14_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_14_R_sub_f_Top_Path_ConjMult1_Add1_14_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_14_R_sub_f_Top_Path_ConjMult1_Add1_14_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_14_R_sub_f_Top_Path_ConjMult1_Add1_14_add_f_merged_n <= Top_Path_ConjMult1_Sub1_14_R_sub_f_Top_Path_ConjMult1_Add1_14_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_14_R_sub_f_Top_Path_ConjMult1_Add1_14_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_14_f_q);
    Top_Path_ConjMult1_Sub1_14_R_sub_f_Top_Path_ConjMult1_Add1_14_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_14_f_q);
    Top_Path_ConjMult1_Sub1_14_R_sub_f_Top_Path_ConjMult1_Add1_14_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_14_R_sub_f_Top_Path_ConjMult1_Add1_14_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_14_re_2_cast(FLOATCAST,2638)@22
    Top_Path_EffVecLength_14_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_14_re_2_cast_a <= Top_Path_ConjMult1_Sub1_14_R_sub_f_Top_Path_ConjMult1_Add1_14_add_f_merged_q;
    Top_Path_EffVecLength_14_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_14_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_14_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_14_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_14_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_14_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_14_q_to_Top_Path_EffVecLength_14_re_a(DELAY,5571)@10
    ld_Control_PingPongAddr_Mux4_14_q_to_Top_Path_EffVecLength_14_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_14_q, xout => ld_Control_PingPongAddr_Mux4_14_q_to_Top_Path_EffVecLength_14_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_14_re(SELECTOR,1698)@29
    Top_Path_EffVecLength_14_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_14_re_q <= (others => '0');
            Top_Path_EffVecLength_14_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_14_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_14_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_14_q_to_Top_Path_EffVecLength_14_re_a_q = "1") THEN
                Top_Path_EffVecLength_14_re_q <= Top_Path_EffVecLength_14_re_2_cast_q;
                Top_Path_EffVecLength_14_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_15_cast(FLOATCAST,2703)@30
    Top_Path_VectorDotP_0_re_15_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_15_cast_a <= Top_Path_EffVecLength_14_re_q;
    Top_Path_VectorDotP_0_re_15_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_15_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_15_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_15_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_15_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_15_cast_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_0_7_f(FLOATADDSUB,2774)@32
    Top_Path_VectorDotP_0_re_0_re_add_0_7_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_0_7_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_0_7_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_0_7_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_0_7_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_15_cast_q,
    	datab	 => Top_Path_VectorDotP_0_re_16_cast_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_0_7_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_0_7_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_0_7_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_0_7_f_n <= Top_Path_VectorDotP_0_re_0_re_add_0_7_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_0_7_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_15_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_7_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_16_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_7_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_7_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_13_f(FLOATMULT,2241)@13
    Top_Path_ConjMult1_Multii_13_f_reset <= areset;
    Top_Path_ConjMult1_Multii_13_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_13_f_reset,
    		dataa	 => Top_Path_DualMem_13_im_q,
    		datab	 => Top_Path_latch_0L_Mux_13_im_q,
    		result	 => Top_Path_ConjMult1_Multii_13_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_13_f_a_real <= sIEEE_2_real(Top_Path_DualMem_13_im_q);
    Top_Path_ConjMult1_Multii_13_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_13_im_q);
    Top_Path_ConjMult1_Multii_13_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_13_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_13_f(FLOATMULT,2433)@13
    Top_Path_ConjMult1_Multrr_13_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_13_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_13_f_reset,
    		dataa	 => Top_Path_DualMem_13_re_q,
    		datab	 => Top_Path_latch_0L_Mux_13_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_13_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_13_f_a_real <= sIEEE_2_real(Top_Path_DualMem_13_re_q);
    Top_Path_ConjMult1_Multrr_13_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_13_re_q);
    Top_Path_ConjMult1_Multrr_13_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_13_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_13_R_sub_f_Top_Path_ConjMult1_Add1_13_add_f_merged(FLOATADDSUB,3177)@17
    Top_Path_ConjMult1_Sub1_13_R_sub_f_Top_Path_ConjMult1_Add1_13_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_13_R_sub_f_Top_Path_ConjMult1_Add1_13_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_13_R_sub_f_Top_Path_ConjMult1_Add1_13_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_13_R_sub_f_Top_Path_ConjMult1_Add1_13_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_13_R_sub_f_Top_Path_ConjMult1_Add1_13_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_13_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_13_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_13_R_sub_f_Top_Path_ConjMult1_Add1_13_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_13_R_sub_f_Top_Path_ConjMult1_Add1_13_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_13_R_sub_f_Top_Path_ConjMult1_Add1_13_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_13_R_sub_f_Top_Path_ConjMult1_Add1_13_add_f_merged_n <= Top_Path_ConjMult1_Sub1_13_R_sub_f_Top_Path_ConjMult1_Add1_13_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_13_R_sub_f_Top_Path_ConjMult1_Add1_13_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_13_f_q);
    Top_Path_ConjMult1_Sub1_13_R_sub_f_Top_Path_ConjMult1_Add1_13_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_13_f_q);
    Top_Path_ConjMult1_Sub1_13_R_sub_f_Top_Path_ConjMult1_Add1_13_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_13_R_sub_f_Top_Path_ConjMult1_Add1_13_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_13_re_2_cast(FLOATCAST,2637)@22
    Top_Path_EffVecLength_13_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_13_re_2_cast_a <= Top_Path_ConjMult1_Sub1_13_R_sub_f_Top_Path_ConjMult1_Add1_13_add_f_merged_q;
    Top_Path_EffVecLength_13_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_13_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_13_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_13_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_13_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_13_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_13_q_to_Top_Path_EffVecLength_13_re_a(DELAY,5567)@10
    ld_Control_PingPongAddr_Mux4_13_q_to_Top_Path_EffVecLength_13_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_13_q, xout => ld_Control_PingPongAddr_Mux4_13_q_to_Top_Path_EffVecLength_13_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_13_re(SELECTOR,1696)@29
    Top_Path_EffVecLength_13_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_13_re_q <= (others => '0');
            Top_Path_EffVecLength_13_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_13_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_13_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_13_q_to_Top_Path_EffVecLength_13_re_a_q = "1") THEN
                Top_Path_EffVecLength_13_re_q <= Top_Path_EffVecLength_13_re_2_cast_q;
                Top_Path_EffVecLength_13_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_14_cast(FLOATCAST,2702)@30
    Top_Path_VectorDotP_0_re_14_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_14_cast_a <= Top_Path_EffVecLength_13_re_q;
    Top_Path_VectorDotP_0_re_14_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_14_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_14_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_14_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_14_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_14_cast_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_12_f(FLOATMULT,2240)@13
    Top_Path_ConjMult1_Multii_12_f_reset <= areset;
    Top_Path_ConjMult1_Multii_12_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_12_f_reset,
    		dataa	 => Top_Path_DualMem_12_im_q,
    		datab	 => Top_Path_latch_0L_Mux_12_im_q,
    		result	 => Top_Path_ConjMult1_Multii_12_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_12_f_a_real <= sIEEE_2_real(Top_Path_DualMem_12_im_q);
    Top_Path_ConjMult1_Multii_12_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_12_im_q);
    Top_Path_ConjMult1_Multii_12_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_12_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_12_f(FLOATMULT,2432)@13
    Top_Path_ConjMult1_Multrr_12_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_12_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_12_f_reset,
    		dataa	 => Top_Path_DualMem_12_re_q,
    		datab	 => Top_Path_latch_0L_Mux_12_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_12_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_12_f_a_real <= sIEEE_2_real(Top_Path_DualMem_12_re_q);
    Top_Path_ConjMult1_Multrr_12_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_12_re_q);
    Top_Path_ConjMult1_Multrr_12_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_12_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_12_R_sub_f_Top_Path_ConjMult1_Add1_12_add_f_merged(FLOATADDSUB,3175)@17
    Top_Path_ConjMult1_Sub1_12_R_sub_f_Top_Path_ConjMult1_Add1_12_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_12_R_sub_f_Top_Path_ConjMult1_Add1_12_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_12_R_sub_f_Top_Path_ConjMult1_Add1_12_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_12_R_sub_f_Top_Path_ConjMult1_Add1_12_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_12_R_sub_f_Top_Path_ConjMult1_Add1_12_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_12_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_12_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_12_R_sub_f_Top_Path_ConjMult1_Add1_12_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_12_R_sub_f_Top_Path_ConjMult1_Add1_12_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_12_R_sub_f_Top_Path_ConjMult1_Add1_12_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_12_R_sub_f_Top_Path_ConjMult1_Add1_12_add_f_merged_n <= Top_Path_ConjMult1_Sub1_12_R_sub_f_Top_Path_ConjMult1_Add1_12_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_12_R_sub_f_Top_Path_ConjMult1_Add1_12_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_12_f_q);
    Top_Path_ConjMult1_Sub1_12_R_sub_f_Top_Path_ConjMult1_Add1_12_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_12_f_q);
    Top_Path_ConjMult1_Sub1_12_R_sub_f_Top_Path_ConjMult1_Add1_12_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_12_R_sub_f_Top_Path_ConjMult1_Add1_12_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_12_re_2_cast(FLOATCAST,2636)@22
    Top_Path_EffVecLength_12_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_12_re_2_cast_a <= Top_Path_ConjMult1_Sub1_12_R_sub_f_Top_Path_ConjMult1_Add1_12_add_f_merged_q;
    Top_Path_EffVecLength_12_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_12_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_12_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_12_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_12_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_12_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_12_q_to_Top_Path_EffVecLength_12_re_a(DELAY,5563)@10
    ld_Control_PingPongAddr_Mux4_12_q_to_Top_Path_EffVecLength_12_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_12_q, xout => ld_Control_PingPongAddr_Mux4_12_q_to_Top_Path_EffVecLength_12_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_12_re(SELECTOR,1694)@29
    Top_Path_EffVecLength_12_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_12_re_q <= (others => '0');
            Top_Path_EffVecLength_12_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_12_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_12_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_12_q_to_Top_Path_EffVecLength_12_re_a_q = "1") THEN
                Top_Path_EffVecLength_12_re_q <= Top_Path_EffVecLength_12_re_2_cast_q;
                Top_Path_EffVecLength_12_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_13_cast(FLOATCAST,2701)@30
    Top_Path_VectorDotP_0_re_13_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_13_cast_a <= Top_Path_EffVecLength_12_re_q;
    Top_Path_VectorDotP_0_re_13_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_13_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_13_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_13_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_13_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_13_cast_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_0_6_f(FLOATADDSUB,2772)@32
    Top_Path_VectorDotP_0_re_0_re_add_0_6_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_0_6_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_0_6_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_0_6_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_0_6_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_13_cast_q,
    	datab	 => Top_Path_VectorDotP_0_re_14_cast_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_0_6_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_0_6_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_0_6_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_0_6_f_n <= Top_Path_VectorDotP_0_re_0_re_add_0_6_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_0_6_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_13_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_6_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_14_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_6_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_6_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_1_3_f(FLOATADDSUB,2830)@37
    Top_Path_VectorDotP_0_re_0_re_add_1_3_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_1_3_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_1_3_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_1_3_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_1_3_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_0_re_add_0_6_f_q,
    	datab	 => Top_Path_VectorDotP_0_re_0_re_add_0_7_f_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_1_3_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_1_3_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_1_3_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_1_3_f_n <= Top_Path_VectorDotP_0_re_0_re_add_1_3_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_1_3_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_6_f_q);
    Top_Path_VectorDotP_0_re_0_re_add_1_3_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_7_f_q);
    Top_Path_VectorDotP_0_re_0_re_add_1_3_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_1_3_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_11_f(FLOATMULT,2239)@13
    Top_Path_ConjMult1_Multii_11_f_reset <= areset;
    Top_Path_ConjMult1_Multii_11_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_11_f_reset,
    		dataa	 => Top_Path_DualMem_11_im_q,
    		datab	 => Top_Path_latch_0L_Mux_11_im_q,
    		result	 => Top_Path_ConjMult1_Multii_11_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_11_f_a_real <= sIEEE_2_real(Top_Path_DualMem_11_im_q);
    Top_Path_ConjMult1_Multii_11_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_11_im_q);
    Top_Path_ConjMult1_Multii_11_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_11_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_11_f(FLOATMULT,2431)@13
    Top_Path_ConjMult1_Multrr_11_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_11_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_11_f_reset,
    		dataa	 => Top_Path_DualMem_11_re_q,
    		datab	 => Top_Path_latch_0L_Mux_11_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_11_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_11_f_a_real <= sIEEE_2_real(Top_Path_DualMem_11_re_q);
    Top_Path_ConjMult1_Multrr_11_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_11_re_q);
    Top_Path_ConjMult1_Multrr_11_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_11_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_11_R_sub_f_Top_Path_ConjMult1_Add1_11_add_f_merged(FLOATADDSUB,3173)@17
    Top_Path_ConjMult1_Sub1_11_R_sub_f_Top_Path_ConjMult1_Add1_11_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_11_R_sub_f_Top_Path_ConjMult1_Add1_11_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_11_R_sub_f_Top_Path_ConjMult1_Add1_11_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_11_R_sub_f_Top_Path_ConjMult1_Add1_11_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_11_R_sub_f_Top_Path_ConjMult1_Add1_11_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_11_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_11_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_11_R_sub_f_Top_Path_ConjMult1_Add1_11_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_11_R_sub_f_Top_Path_ConjMult1_Add1_11_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_11_R_sub_f_Top_Path_ConjMult1_Add1_11_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_11_R_sub_f_Top_Path_ConjMult1_Add1_11_add_f_merged_n <= Top_Path_ConjMult1_Sub1_11_R_sub_f_Top_Path_ConjMult1_Add1_11_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_11_R_sub_f_Top_Path_ConjMult1_Add1_11_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_11_f_q);
    Top_Path_ConjMult1_Sub1_11_R_sub_f_Top_Path_ConjMult1_Add1_11_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_11_f_q);
    Top_Path_ConjMult1_Sub1_11_R_sub_f_Top_Path_ConjMult1_Add1_11_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_11_R_sub_f_Top_Path_ConjMult1_Add1_11_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_11_re_2_cast(FLOATCAST,2635)@22
    Top_Path_EffVecLength_11_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_11_re_2_cast_a <= Top_Path_ConjMult1_Sub1_11_R_sub_f_Top_Path_ConjMult1_Add1_11_add_f_merged_q;
    Top_Path_EffVecLength_11_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_11_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_11_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_11_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_11_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_11_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_11_q_to_Top_Path_EffVecLength_11_re_a(DELAY,5559)@10
    ld_Control_PingPongAddr_Mux4_11_q_to_Top_Path_EffVecLength_11_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_11_q, xout => ld_Control_PingPongAddr_Mux4_11_q_to_Top_Path_EffVecLength_11_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_11_re(SELECTOR,1692)@29
    Top_Path_EffVecLength_11_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_11_re_q <= (others => '0');
            Top_Path_EffVecLength_11_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_11_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_11_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_11_q_to_Top_Path_EffVecLength_11_re_a_q = "1") THEN
                Top_Path_EffVecLength_11_re_q <= Top_Path_EffVecLength_11_re_2_cast_q;
                Top_Path_EffVecLength_11_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_12_cast(FLOATCAST,2700)@30
    Top_Path_VectorDotP_0_re_12_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_12_cast_a <= Top_Path_EffVecLength_11_re_q;
    Top_Path_VectorDotP_0_re_12_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_12_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_12_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_12_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_12_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_12_cast_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_10_f(FLOATMULT,2238)@13
    Top_Path_ConjMult1_Multii_10_f_reset <= areset;
    Top_Path_ConjMult1_Multii_10_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_10_f_reset,
    		dataa	 => Top_Path_DualMem_10_im_q,
    		datab	 => Top_Path_latch_0L_Mux_10_im_q,
    		result	 => Top_Path_ConjMult1_Multii_10_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_10_f_a_real <= sIEEE_2_real(Top_Path_DualMem_10_im_q);
    Top_Path_ConjMult1_Multii_10_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_10_im_q);
    Top_Path_ConjMult1_Multii_10_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_10_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_10_f(FLOATMULT,2430)@13
    Top_Path_ConjMult1_Multrr_10_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_10_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_10_f_reset,
    		dataa	 => Top_Path_DualMem_10_re_q,
    		datab	 => Top_Path_latch_0L_Mux_10_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_10_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_10_f_a_real <= sIEEE_2_real(Top_Path_DualMem_10_re_q);
    Top_Path_ConjMult1_Multrr_10_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_10_re_q);
    Top_Path_ConjMult1_Multrr_10_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_10_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_10_R_sub_f_Top_Path_ConjMult1_Add1_10_add_f_merged(FLOATADDSUB,3171)@17
    Top_Path_ConjMult1_Sub1_10_R_sub_f_Top_Path_ConjMult1_Add1_10_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_10_R_sub_f_Top_Path_ConjMult1_Add1_10_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_10_R_sub_f_Top_Path_ConjMult1_Add1_10_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_10_R_sub_f_Top_Path_ConjMult1_Add1_10_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_10_R_sub_f_Top_Path_ConjMult1_Add1_10_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_10_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_10_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_10_R_sub_f_Top_Path_ConjMult1_Add1_10_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_10_R_sub_f_Top_Path_ConjMult1_Add1_10_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_10_R_sub_f_Top_Path_ConjMult1_Add1_10_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_10_R_sub_f_Top_Path_ConjMult1_Add1_10_add_f_merged_n <= Top_Path_ConjMult1_Sub1_10_R_sub_f_Top_Path_ConjMult1_Add1_10_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_10_R_sub_f_Top_Path_ConjMult1_Add1_10_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_10_f_q);
    Top_Path_ConjMult1_Sub1_10_R_sub_f_Top_Path_ConjMult1_Add1_10_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_10_f_q);
    Top_Path_ConjMult1_Sub1_10_R_sub_f_Top_Path_ConjMult1_Add1_10_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_10_R_sub_f_Top_Path_ConjMult1_Add1_10_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_10_re_2_cast(FLOATCAST,2634)@22
    Top_Path_EffVecLength_10_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_10_re_2_cast_a <= Top_Path_ConjMult1_Sub1_10_R_sub_f_Top_Path_ConjMult1_Add1_10_add_f_merged_q;
    Top_Path_EffVecLength_10_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_10_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_10_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_10_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_10_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_10_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_10_q_to_Top_Path_EffVecLength_10_re_a(DELAY,5555)@10
    ld_Control_PingPongAddr_Mux4_10_q_to_Top_Path_EffVecLength_10_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_10_q, xout => ld_Control_PingPongAddr_Mux4_10_q_to_Top_Path_EffVecLength_10_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_10_re(SELECTOR,1690)@29
    Top_Path_EffVecLength_10_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_10_re_q <= (others => '0');
            Top_Path_EffVecLength_10_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_10_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_10_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_10_q_to_Top_Path_EffVecLength_10_re_a_q = "1") THEN
                Top_Path_EffVecLength_10_re_q <= Top_Path_EffVecLength_10_re_2_cast_q;
                Top_Path_EffVecLength_10_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_11_cast(FLOATCAST,2699)@30
    Top_Path_VectorDotP_0_re_11_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_11_cast_a <= Top_Path_EffVecLength_10_re_q;
    Top_Path_VectorDotP_0_re_11_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_11_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_11_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_11_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_11_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_11_cast_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_0_5_f(FLOATADDSUB,2770)@32
    Top_Path_VectorDotP_0_re_0_re_add_0_5_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_0_5_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_0_5_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_0_5_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_0_5_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_11_cast_q,
    	datab	 => Top_Path_VectorDotP_0_re_12_cast_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_0_5_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_0_5_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_0_5_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_0_5_f_n <= Top_Path_VectorDotP_0_re_0_re_add_0_5_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_0_5_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_11_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_5_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_12_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_5_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_5_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_9_f(FLOATMULT,2237)@13
    Top_Path_ConjMult1_Multii_9_f_reset <= areset;
    Top_Path_ConjMult1_Multii_9_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_9_f_reset,
    		dataa	 => Top_Path_DualMem_9_im_q,
    		datab	 => Top_Path_latch_0L_Mux_9_im_q,
    		result	 => Top_Path_ConjMult1_Multii_9_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_9_f_a_real <= sIEEE_2_real(Top_Path_DualMem_9_im_q);
    Top_Path_ConjMult1_Multii_9_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_9_im_q);
    Top_Path_ConjMult1_Multii_9_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_9_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_9_f(FLOATMULT,2429)@13
    Top_Path_ConjMult1_Multrr_9_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_9_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_9_f_reset,
    		dataa	 => Top_Path_DualMem_9_re_q,
    		datab	 => Top_Path_latch_0L_Mux_9_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_9_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_9_f_a_real <= sIEEE_2_real(Top_Path_DualMem_9_re_q);
    Top_Path_ConjMult1_Multrr_9_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_9_re_q);
    Top_Path_ConjMult1_Multrr_9_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_9_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_9_R_sub_f_Top_Path_ConjMult1_Add1_9_add_f_merged(FLOATADDSUB,3169)@17
    Top_Path_ConjMult1_Sub1_9_R_sub_f_Top_Path_ConjMult1_Add1_9_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_9_R_sub_f_Top_Path_ConjMult1_Add1_9_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_9_R_sub_f_Top_Path_ConjMult1_Add1_9_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_9_R_sub_f_Top_Path_ConjMult1_Add1_9_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_9_R_sub_f_Top_Path_ConjMult1_Add1_9_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_9_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_9_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_9_R_sub_f_Top_Path_ConjMult1_Add1_9_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_9_R_sub_f_Top_Path_ConjMult1_Add1_9_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_9_R_sub_f_Top_Path_ConjMult1_Add1_9_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_9_R_sub_f_Top_Path_ConjMult1_Add1_9_add_f_merged_n <= Top_Path_ConjMult1_Sub1_9_R_sub_f_Top_Path_ConjMult1_Add1_9_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_9_R_sub_f_Top_Path_ConjMult1_Add1_9_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_9_f_q);
    Top_Path_ConjMult1_Sub1_9_R_sub_f_Top_Path_ConjMult1_Add1_9_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_9_f_q);
    Top_Path_ConjMult1_Sub1_9_R_sub_f_Top_Path_ConjMult1_Add1_9_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_9_R_sub_f_Top_Path_ConjMult1_Add1_9_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_9_re_2_cast(FLOATCAST,2633)@22
    Top_Path_EffVecLength_9_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_9_re_2_cast_a <= Top_Path_ConjMult1_Sub1_9_R_sub_f_Top_Path_ConjMult1_Add1_9_add_f_merged_q;
    Top_Path_EffVecLength_9_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_9_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_9_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_9_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_9_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_9_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_9_q_to_Top_Path_EffVecLength_9_re_a(DELAY,5551)@10
    ld_Control_PingPongAddr_Mux4_9_q_to_Top_Path_EffVecLength_9_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_9_q, xout => ld_Control_PingPongAddr_Mux4_9_q_to_Top_Path_EffVecLength_9_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_9_re(SELECTOR,1688)@29
    Top_Path_EffVecLength_9_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_9_re_q <= (others => '0');
            Top_Path_EffVecLength_9_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_9_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_9_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_9_q_to_Top_Path_EffVecLength_9_re_a_q = "1") THEN
                Top_Path_EffVecLength_9_re_q <= Top_Path_EffVecLength_9_re_2_cast_q;
                Top_Path_EffVecLength_9_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_10_cast(FLOATCAST,2698)@30
    Top_Path_VectorDotP_0_re_10_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_10_cast_a <= Top_Path_EffVecLength_9_re_q;
    Top_Path_VectorDotP_0_re_10_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_10_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_10_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_10_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_10_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_10_cast_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_8_f(FLOATMULT,2236)@13
    Top_Path_ConjMult1_Multii_8_f_reset <= areset;
    Top_Path_ConjMult1_Multii_8_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_8_f_reset,
    		dataa	 => Top_Path_DualMem_8_im_q,
    		datab	 => Top_Path_latch_0L_Mux_8_im_q,
    		result	 => Top_Path_ConjMult1_Multii_8_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_8_f_a_real <= sIEEE_2_real(Top_Path_DualMem_8_im_q);
    Top_Path_ConjMult1_Multii_8_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_8_im_q);
    Top_Path_ConjMult1_Multii_8_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_8_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_8_f(FLOATMULT,2428)@13
    Top_Path_ConjMult1_Multrr_8_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_8_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_8_f_reset,
    		dataa	 => Top_Path_DualMem_8_re_q,
    		datab	 => Top_Path_latch_0L_Mux_8_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_8_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_8_f_a_real <= sIEEE_2_real(Top_Path_DualMem_8_re_q);
    Top_Path_ConjMult1_Multrr_8_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_8_re_q);
    Top_Path_ConjMult1_Multrr_8_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_8_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_8_R_sub_f_Top_Path_ConjMult1_Add1_8_add_f_merged(FLOATADDSUB,3167)@17
    Top_Path_ConjMult1_Sub1_8_R_sub_f_Top_Path_ConjMult1_Add1_8_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_8_R_sub_f_Top_Path_ConjMult1_Add1_8_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_8_R_sub_f_Top_Path_ConjMult1_Add1_8_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_8_R_sub_f_Top_Path_ConjMult1_Add1_8_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_8_R_sub_f_Top_Path_ConjMult1_Add1_8_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_8_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_8_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_8_R_sub_f_Top_Path_ConjMult1_Add1_8_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_8_R_sub_f_Top_Path_ConjMult1_Add1_8_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_8_R_sub_f_Top_Path_ConjMult1_Add1_8_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_8_R_sub_f_Top_Path_ConjMult1_Add1_8_add_f_merged_n <= Top_Path_ConjMult1_Sub1_8_R_sub_f_Top_Path_ConjMult1_Add1_8_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_8_R_sub_f_Top_Path_ConjMult1_Add1_8_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_8_f_q);
    Top_Path_ConjMult1_Sub1_8_R_sub_f_Top_Path_ConjMult1_Add1_8_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_8_f_q);
    Top_Path_ConjMult1_Sub1_8_R_sub_f_Top_Path_ConjMult1_Add1_8_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_8_R_sub_f_Top_Path_ConjMult1_Add1_8_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_8_re_2_cast(FLOATCAST,2632)@22
    Top_Path_EffVecLength_8_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_8_re_2_cast_a <= Top_Path_ConjMult1_Sub1_8_R_sub_f_Top_Path_ConjMult1_Add1_8_add_f_merged_q;
    Top_Path_EffVecLength_8_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_8_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_8_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_8_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_8_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_8_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_8_q_to_Top_Path_EffVecLength_8_re_a(DELAY,5547)@10
    ld_Control_PingPongAddr_Mux4_8_q_to_Top_Path_EffVecLength_8_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_8_q, xout => ld_Control_PingPongAddr_Mux4_8_q_to_Top_Path_EffVecLength_8_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_8_re(SELECTOR,1686)@29
    Top_Path_EffVecLength_8_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_8_re_q <= (others => '0');
            Top_Path_EffVecLength_8_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_8_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_8_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_8_q_to_Top_Path_EffVecLength_8_re_a_q = "1") THEN
                Top_Path_EffVecLength_8_re_q <= Top_Path_EffVecLength_8_re_2_cast_q;
                Top_Path_EffVecLength_8_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_9_cast(FLOATCAST,2697)@30
    Top_Path_VectorDotP_0_re_9_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_9_cast_a <= Top_Path_EffVecLength_8_re_q;
    Top_Path_VectorDotP_0_re_9_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_9_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_9_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_9_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_9_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_9_cast_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_0_4_f(FLOATADDSUB,2768)@32
    Top_Path_VectorDotP_0_re_0_re_add_0_4_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_0_4_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_0_4_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_0_4_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_0_4_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_9_cast_q,
    	datab	 => Top_Path_VectorDotP_0_re_10_cast_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_0_4_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_0_4_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_0_4_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_0_4_f_n <= Top_Path_VectorDotP_0_re_0_re_add_0_4_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_0_4_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_9_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_4_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_10_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_4_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_4_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_1_2_f(FLOATADDSUB,2828)@37
    Top_Path_VectorDotP_0_re_0_re_add_1_2_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_1_2_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_1_2_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_1_2_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_1_2_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_0_re_add_0_4_f_q,
    	datab	 => Top_Path_VectorDotP_0_re_0_re_add_0_5_f_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_1_2_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_1_2_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_1_2_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_1_2_f_n <= Top_Path_VectorDotP_0_re_0_re_add_1_2_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_1_2_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_4_f_q);
    Top_Path_VectorDotP_0_re_0_re_add_1_2_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_5_f_q);
    Top_Path_VectorDotP_0_re_0_re_add_1_2_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_1_2_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_2_1_f(FLOATADDSUB,2858)@42
    Top_Path_VectorDotP_0_re_0_re_add_2_1_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_2_1_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_2_1_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_2_1_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_2_1_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_0_re_add_1_2_f_q,
    	datab	 => Top_Path_VectorDotP_0_re_0_re_add_1_3_f_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_2_1_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_2_1_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_2_1_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_2_1_f_n <= Top_Path_VectorDotP_0_re_0_re_add_2_1_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_2_1_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_1_2_f_q);
    Top_Path_VectorDotP_0_re_0_re_add_2_1_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_1_3_f_q);
    Top_Path_VectorDotP_0_re_0_re_add_2_1_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_2_1_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_7_f(FLOATMULT,2235)@13
    Top_Path_ConjMult1_Multii_7_f_reset <= areset;
    Top_Path_ConjMult1_Multii_7_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_7_f_reset,
    		dataa	 => Top_Path_DualMem_7_im_q,
    		datab	 => Top_Path_latch_0L_Mux_7_im_q,
    		result	 => Top_Path_ConjMult1_Multii_7_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_7_f_a_real <= sIEEE_2_real(Top_Path_DualMem_7_im_q);
    Top_Path_ConjMult1_Multii_7_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_7_im_q);
    Top_Path_ConjMult1_Multii_7_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_7_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_7_f(FLOATMULT,2427)@13
    Top_Path_ConjMult1_Multrr_7_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_7_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_7_f_reset,
    		dataa	 => Top_Path_DualMem_7_re_q,
    		datab	 => Top_Path_latch_0L_Mux_7_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_7_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_7_f_a_real <= sIEEE_2_real(Top_Path_DualMem_7_re_q);
    Top_Path_ConjMult1_Multrr_7_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_7_re_q);
    Top_Path_ConjMult1_Multrr_7_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_7_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_7_R_sub_f_Top_Path_ConjMult1_Add1_7_add_f_merged(FLOATADDSUB,3165)@17
    Top_Path_ConjMult1_Sub1_7_R_sub_f_Top_Path_ConjMult1_Add1_7_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_7_R_sub_f_Top_Path_ConjMult1_Add1_7_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_7_R_sub_f_Top_Path_ConjMult1_Add1_7_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_7_R_sub_f_Top_Path_ConjMult1_Add1_7_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_7_R_sub_f_Top_Path_ConjMult1_Add1_7_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_7_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_7_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_7_R_sub_f_Top_Path_ConjMult1_Add1_7_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_7_R_sub_f_Top_Path_ConjMult1_Add1_7_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_7_R_sub_f_Top_Path_ConjMult1_Add1_7_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_7_R_sub_f_Top_Path_ConjMult1_Add1_7_add_f_merged_n <= Top_Path_ConjMult1_Sub1_7_R_sub_f_Top_Path_ConjMult1_Add1_7_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_7_R_sub_f_Top_Path_ConjMult1_Add1_7_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_7_f_q);
    Top_Path_ConjMult1_Sub1_7_R_sub_f_Top_Path_ConjMult1_Add1_7_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_7_f_q);
    Top_Path_ConjMult1_Sub1_7_R_sub_f_Top_Path_ConjMult1_Add1_7_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_7_R_sub_f_Top_Path_ConjMult1_Add1_7_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_7_re_2_cast(FLOATCAST,2631)@22
    Top_Path_EffVecLength_7_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_7_re_2_cast_a <= Top_Path_ConjMult1_Sub1_7_R_sub_f_Top_Path_ConjMult1_Add1_7_add_f_merged_q;
    Top_Path_EffVecLength_7_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_7_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_7_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_7_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_7_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_7_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_7_q_to_Top_Path_EffVecLength_7_re_a(DELAY,5543)@10
    ld_Control_PingPongAddr_Mux4_7_q_to_Top_Path_EffVecLength_7_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_7_q, xout => ld_Control_PingPongAddr_Mux4_7_q_to_Top_Path_EffVecLength_7_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_7_re(SELECTOR,1684)@29
    Top_Path_EffVecLength_7_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_7_re_q <= (others => '0');
            Top_Path_EffVecLength_7_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_7_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_7_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_7_q_to_Top_Path_EffVecLength_7_re_a_q = "1") THEN
                Top_Path_EffVecLength_7_re_q <= Top_Path_EffVecLength_7_re_2_cast_q;
                Top_Path_EffVecLength_7_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_8_cast(FLOATCAST,2696)@30
    Top_Path_VectorDotP_0_re_8_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_8_cast_a <= Top_Path_EffVecLength_7_re_q;
    Top_Path_VectorDotP_0_re_8_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_8_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_8_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_8_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_8_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_8_cast_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_6_f(FLOATMULT,2234)@13
    Top_Path_ConjMult1_Multii_6_f_reset <= areset;
    Top_Path_ConjMult1_Multii_6_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_6_f_reset,
    		dataa	 => Top_Path_DualMem_6_im_q,
    		datab	 => Top_Path_latch_0L_Mux_6_im_q,
    		result	 => Top_Path_ConjMult1_Multii_6_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_6_f_a_real <= sIEEE_2_real(Top_Path_DualMem_6_im_q);
    Top_Path_ConjMult1_Multii_6_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_6_im_q);
    Top_Path_ConjMult1_Multii_6_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_6_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_6_f(FLOATMULT,2426)@13
    Top_Path_ConjMult1_Multrr_6_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_6_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_6_f_reset,
    		dataa	 => Top_Path_DualMem_6_re_q,
    		datab	 => Top_Path_latch_0L_Mux_6_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_6_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_6_f_a_real <= sIEEE_2_real(Top_Path_DualMem_6_re_q);
    Top_Path_ConjMult1_Multrr_6_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_6_re_q);
    Top_Path_ConjMult1_Multrr_6_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_6_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_6_R_sub_f_Top_Path_ConjMult1_Add1_6_add_f_merged(FLOATADDSUB,3163)@17
    Top_Path_ConjMult1_Sub1_6_R_sub_f_Top_Path_ConjMult1_Add1_6_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_6_R_sub_f_Top_Path_ConjMult1_Add1_6_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_6_R_sub_f_Top_Path_ConjMult1_Add1_6_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_6_R_sub_f_Top_Path_ConjMult1_Add1_6_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_6_R_sub_f_Top_Path_ConjMult1_Add1_6_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_6_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_6_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_6_R_sub_f_Top_Path_ConjMult1_Add1_6_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_6_R_sub_f_Top_Path_ConjMult1_Add1_6_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_6_R_sub_f_Top_Path_ConjMult1_Add1_6_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_6_R_sub_f_Top_Path_ConjMult1_Add1_6_add_f_merged_n <= Top_Path_ConjMult1_Sub1_6_R_sub_f_Top_Path_ConjMult1_Add1_6_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_6_R_sub_f_Top_Path_ConjMult1_Add1_6_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_6_f_q);
    Top_Path_ConjMult1_Sub1_6_R_sub_f_Top_Path_ConjMult1_Add1_6_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_6_f_q);
    Top_Path_ConjMult1_Sub1_6_R_sub_f_Top_Path_ConjMult1_Add1_6_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_6_R_sub_f_Top_Path_ConjMult1_Add1_6_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_6_re_2_cast(FLOATCAST,2630)@22
    Top_Path_EffVecLength_6_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_6_re_2_cast_a <= Top_Path_ConjMult1_Sub1_6_R_sub_f_Top_Path_ConjMult1_Add1_6_add_f_merged_q;
    Top_Path_EffVecLength_6_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_6_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_6_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_6_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_6_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_6_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_6_q_to_Top_Path_EffVecLength_6_re_a(DELAY,5539)@10
    ld_Control_PingPongAddr_Mux4_6_q_to_Top_Path_EffVecLength_6_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_6_q, xout => ld_Control_PingPongAddr_Mux4_6_q_to_Top_Path_EffVecLength_6_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_6_re(SELECTOR,1682)@29
    Top_Path_EffVecLength_6_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_6_re_q <= (others => '0');
            Top_Path_EffVecLength_6_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_6_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_6_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_6_q_to_Top_Path_EffVecLength_6_re_a_q = "1") THEN
                Top_Path_EffVecLength_6_re_q <= Top_Path_EffVecLength_6_re_2_cast_q;
                Top_Path_EffVecLength_6_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_7_cast(FLOATCAST,2695)@30
    Top_Path_VectorDotP_0_re_7_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_7_cast_a <= Top_Path_EffVecLength_6_re_q;
    Top_Path_VectorDotP_0_re_7_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_7_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_7_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_7_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_7_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_7_cast_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_0_3_f(FLOATADDSUB,2766)@32
    Top_Path_VectorDotP_0_re_0_re_add_0_3_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_0_3_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_0_3_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_0_3_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_0_3_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_7_cast_q,
    	datab	 => Top_Path_VectorDotP_0_re_8_cast_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_0_3_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_0_3_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_0_3_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_0_3_f_n <= Top_Path_VectorDotP_0_re_0_re_add_0_3_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_0_3_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_7_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_3_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_8_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_3_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_3_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_5_f(FLOATMULT,2233)@13
    Top_Path_ConjMult1_Multii_5_f_reset <= areset;
    Top_Path_ConjMult1_Multii_5_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_5_f_reset,
    		dataa	 => Top_Path_DualMem_5_im_q,
    		datab	 => Top_Path_latch_0L_Mux_5_im_q,
    		result	 => Top_Path_ConjMult1_Multii_5_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_5_f_a_real <= sIEEE_2_real(Top_Path_DualMem_5_im_q);
    Top_Path_ConjMult1_Multii_5_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_5_im_q);
    Top_Path_ConjMult1_Multii_5_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_5_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_5_f(FLOATMULT,2425)@13
    Top_Path_ConjMult1_Multrr_5_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_5_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_5_f_reset,
    		dataa	 => Top_Path_DualMem_5_re_q,
    		datab	 => Top_Path_latch_0L_Mux_5_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_5_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_5_f_a_real <= sIEEE_2_real(Top_Path_DualMem_5_re_q);
    Top_Path_ConjMult1_Multrr_5_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_5_re_q);
    Top_Path_ConjMult1_Multrr_5_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_5_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_5_R_sub_f_Top_Path_ConjMult1_Add1_5_add_f_merged(FLOATADDSUB,3161)@17
    Top_Path_ConjMult1_Sub1_5_R_sub_f_Top_Path_ConjMult1_Add1_5_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_5_R_sub_f_Top_Path_ConjMult1_Add1_5_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_5_R_sub_f_Top_Path_ConjMult1_Add1_5_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_5_R_sub_f_Top_Path_ConjMult1_Add1_5_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_5_R_sub_f_Top_Path_ConjMult1_Add1_5_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_5_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_5_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_5_R_sub_f_Top_Path_ConjMult1_Add1_5_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_5_R_sub_f_Top_Path_ConjMult1_Add1_5_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_5_R_sub_f_Top_Path_ConjMult1_Add1_5_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_5_R_sub_f_Top_Path_ConjMult1_Add1_5_add_f_merged_n <= Top_Path_ConjMult1_Sub1_5_R_sub_f_Top_Path_ConjMult1_Add1_5_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_5_R_sub_f_Top_Path_ConjMult1_Add1_5_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_5_f_q);
    Top_Path_ConjMult1_Sub1_5_R_sub_f_Top_Path_ConjMult1_Add1_5_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_5_f_q);
    Top_Path_ConjMult1_Sub1_5_R_sub_f_Top_Path_ConjMult1_Add1_5_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_5_R_sub_f_Top_Path_ConjMult1_Add1_5_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_5_re_2_cast(FLOATCAST,2629)@22
    Top_Path_EffVecLength_5_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_5_re_2_cast_a <= Top_Path_ConjMult1_Sub1_5_R_sub_f_Top_Path_ConjMult1_Add1_5_add_f_merged_q;
    Top_Path_EffVecLength_5_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_5_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_5_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_5_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_5_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_5_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_5_q_to_Top_Path_EffVecLength_5_re_a(DELAY,5535)@10
    ld_Control_PingPongAddr_Mux4_5_q_to_Top_Path_EffVecLength_5_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_5_q, xout => ld_Control_PingPongAddr_Mux4_5_q_to_Top_Path_EffVecLength_5_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_5_re(SELECTOR,1680)@29
    Top_Path_EffVecLength_5_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_5_re_q <= (others => '0');
            Top_Path_EffVecLength_5_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_5_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_5_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_5_q_to_Top_Path_EffVecLength_5_re_a_q = "1") THEN
                Top_Path_EffVecLength_5_re_q <= Top_Path_EffVecLength_5_re_2_cast_q;
                Top_Path_EffVecLength_5_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_6_cast(FLOATCAST,2694)@30
    Top_Path_VectorDotP_0_re_6_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_6_cast_a <= Top_Path_EffVecLength_5_re_q;
    Top_Path_VectorDotP_0_re_6_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_6_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_6_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_6_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_6_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_6_cast_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_4_f(FLOATMULT,2232)@13
    Top_Path_ConjMult1_Multii_4_f_reset <= areset;
    Top_Path_ConjMult1_Multii_4_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_4_f_reset,
    		dataa	 => Top_Path_DualMem_4_im_q,
    		datab	 => Top_Path_latch_0L_Mux_4_im_q,
    		result	 => Top_Path_ConjMult1_Multii_4_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_4_f_a_real <= sIEEE_2_real(Top_Path_DualMem_4_im_q);
    Top_Path_ConjMult1_Multii_4_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_4_im_q);
    Top_Path_ConjMult1_Multii_4_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_4_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_4_f(FLOATMULT,2424)@13
    Top_Path_ConjMult1_Multrr_4_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_4_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_4_f_reset,
    		dataa	 => Top_Path_DualMem_4_re_q,
    		datab	 => Top_Path_latch_0L_Mux_4_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_4_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_4_f_a_real <= sIEEE_2_real(Top_Path_DualMem_4_re_q);
    Top_Path_ConjMult1_Multrr_4_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_4_re_q);
    Top_Path_ConjMult1_Multrr_4_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_4_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_4_R_sub_f_Top_Path_ConjMult1_Add1_4_add_f_merged(FLOATADDSUB,3159)@17
    Top_Path_ConjMult1_Sub1_4_R_sub_f_Top_Path_ConjMult1_Add1_4_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_4_R_sub_f_Top_Path_ConjMult1_Add1_4_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_4_R_sub_f_Top_Path_ConjMult1_Add1_4_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_4_R_sub_f_Top_Path_ConjMult1_Add1_4_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_4_R_sub_f_Top_Path_ConjMult1_Add1_4_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_4_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_4_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_4_R_sub_f_Top_Path_ConjMult1_Add1_4_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_4_R_sub_f_Top_Path_ConjMult1_Add1_4_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_4_R_sub_f_Top_Path_ConjMult1_Add1_4_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_4_R_sub_f_Top_Path_ConjMult1_Add1_4_add_f_merged_n <= Top_Path_ConjMult1_Sub1_4_R_sub_f_Top_Path_ConjMult1_Add1_4_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_4_R_sub_f_Top_Path_ConjMult1_Add1_4_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_4_f_q);
    Top_Path_ConjMult1_Sub1_4_R_sub_f_Top_Path_ConjMult1_Add1_4_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_4_f_q);
    Top_Path_ConjMult1_Sub1_4_R_sub_f_Top_Path_ConjMult1_Add1_4_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_4_R_sub_f_Top_Path_ConjMult1_Add1_4_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_4_re_2_cast(FLOATCAST,2628)@22
    Top_Path_EffVecLength_4_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_4_re_2_cast_a <= Top_Path_ConjMult1_Sub1_4_R_sub_f_Top_Path_ConjMult1_Add1_4_add_f_merged_q;
    Top_Path_EffVecLength_4_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_4_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_4_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_4_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_4_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_4_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_4_q_to_Top_Path_EffVecLength_4_re_a(DELAY,5531)@10
    ld_Control_PingPongAddr_Mux4_4_q_to_Top_Path_EffVecLength_4_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_4_q, xout => ld_Control_PingPongAddr_Mux4_4_q_to_Top_Path_EffVecLength_4_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_4_re(SELECTOR,1678)@29
    Top_Path_EffVecLength_4_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_4_re_q <= (others => '0');
            Top_Path_EffVecLength_4_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_4_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_4_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_4_q_to_Top_Path_EffVecLength_4_re_a_q = "1") THEN
                Top_Path_EffVecLength_4_re_q <= Top_Path_EffVecLength_4_re_2_cast_q;
                Top_Path_EffVecLength_4_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_5_cast(FLOATCAST,2693)@30
    Top_Path_VectorDotP_0_re_5_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_5_cast_a <= Top_Path_EffVecLength_4_re_q;
    Top_Path_VectorDotP_0_re_5_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_5_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_5_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_5_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_5_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_5_cast_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_0_2_f(FLOATADDSUB,2764)@32
    Top_Path_VectorDotP_0_re_0_re_add_0_2_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_0_2_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_0_2_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_0_2_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_0_2_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_5_cast_q,
    	datab	 => Top_Path_VectorDotP_0_re_6_cast_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_0_2_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_0_2_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_0_2_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_0_2_f_n <= Top_Path_VectorDotP_0_re_0_re_add_0_2_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_0_2_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_5_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_2_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_6_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_2_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_2_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_1_1_f(FLOATADDSUB,2826)@37
    Top_Path_VectorDotP_0_re_0_re_add_1_1_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_1_1_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_1_1_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_1_1_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_1_1_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_0_re_add_0_2_f_q,
    	datab	 => Top_Path_VectorDotP_0_re_0_re_add_0_3_f_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_1_1_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_1_1_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_1_1_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_1_1_f_n <= Top_Path_VectorDotP_0_re_0_re_add_1_1_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_1_1_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_2_f_q);
    Top_Path_VectorDotP_0_re_0_re_add_1_1_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_3_f_q);
    Top_Path_VectorDotP_0_re_0_re_add_1_1_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_1_1_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_3_f(FLOATMULT,2231)@13
    Top_Path_ConjMult1_Multii_3_f_reset <= areset;
    Top_Path_ConjMult1_Multii_3_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_3_f_reset,
    		dataa	 => Top_Path_DualMem_3_im_q,
    		datab	 => Top_Path_latch_0L_Mux_3_im_q,
    		result	 => Top_Path_ConjMult1_Multii_3_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_3_f_a_real <= sIEEE_2_real(Top_Path_DualMem_3_im_q);
    Top_Path_ConjMult1_Multii_3_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_3_im_q);
    Top_Path_ConjMult1_Multii_3_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_3_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_3_f(FLOATMULT,2423)@13
    Top_Path_ConjMult1_Multrr_3_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_3_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_3_f_reset,
    		dataa	 => Top_Path_DualMem_3_re_q,
    		datab	 => Top_Path_latch_0L_Mux_3_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_3_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_3_f_a_real <= sIEEE_2_real(Top_Path_DualMem_3_re_q);
    Top_Path_ConjMult1_Multrr_3_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_3_re_q);
    Top_Path_ConjMult1_Multrr_3_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_3_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_3_R_sub_f_Top_Path_ConjMult1_Add1_3_add_f_merged(FLOATADDSUB,3157)@17
    Top_Path_ConjMult1_Sub1_3_R_sub_f_Top_Path_ConjMult1_Add1_3_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_3_R_sub_f_Top_Path_ConjMult1_Add1_3_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_3_R_sub_f_Top_Path_ConjMult1_Add1_3_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_3_R_sub_f_Top_Path_ConjMult1_Add1_3_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_3_R_sub_f_Top_Path_ConjMult1_Add1_3_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_3_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_3_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_3_R_sub_f_Top_Path_ConjMult1_Add1_3_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_3_R_sub_f_Top_Path_ConjMult1_Add1_3_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_3_R_sub_f_Top_Path_ConjMult1_Add1_3_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_3_R_sub_f_Top_Path_ConjMult1_Add1_3_add_f_merged_n <= Top_Path_ConjMult1_Sub1_3_R_sub_f_Top_Path_ConjMult1_Add1_3_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_3_R_sub_f_Top_Path_ConjMult1_Add1_3_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_3_f_q);
    Top_Path_ConjMult1_Sub1_3_R_sub_f_Top_Path_ConjMult1_Add1_3_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_3_f_q);
    Top_Path_ConjMult1_Sub1_3_R_sub_f_Top_Path_ConjMult1_Add1_3_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_3_R_sub_f_Top_Path_ConjMult1_Add1_3_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_3_re_2_cast(FLOATCAST,2627)@22
    Top_Path_EffVecLength_3_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_3_re_2_cast_a <= Top_Path_ConjMult1_Sub1_3_R_sub_f_Top_Path_ConjMult1_Add1_3_add_f_merged_q;
    Top_Path_EffVecLength_3_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_3_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_3_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_3_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_3_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_3_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_3_q_to_Top_Path_EffVecLength_3_re_a(DELAY,5527)@10
    ld_Control_PingPongAddr_Mux4_3_q_to_Top_Path_EffVecLength_3_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_3_q, xout => ld_Control_PingPongAddr_Mux4_3_q_to_Top_Path_EffVecLength_3_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_3_re(SELECTOR,1676)@29
    Top_Path_EffVecLength_3_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_3_re_q <= (others => '0');
            Top_Path_EffVecLength_3_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_3_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_3_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_3_q_to_Top_Path_EffVecLength_3_re_a_q = "1") THEN
                Top_Path_EffVecLength_3_re_q <= Top_Path_EffVecLength_3_re_2_cast_q;
                Top_Path_EffVecLength_3_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_4_cast(FLOATCAST,2692)@30
    Top_Path_VectorDotP_0_re_4_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_4_cast_a <= Top_Path_EffVecLength_3_re_q;
    Top_Path_VectorDotP_0_re_4_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_4_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_4_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_4_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_4_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_4_cast_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_2_f(FLOATMULT,2230)@13
    Top_Path_ConjMult1_Multii_2_f_reset <= areset;
    Top_Path_ConjMult1_Multii_2_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_2_f_reset,
    		dataa	 => Top_Path_DualMem_2_im_q,
    		datab	 => Top_Path_latch_0L_Mux_2_im_q,
    		result	 => Top_Path_ConjMult1_Multii_2_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_2_f_a_real <= sIEEE_2_real(Top_Path_DualMem_2_im_q);
    Top_Path_ConjMult1_Multii_2_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_2_im_q);
    Top_Path_ConjMult1_Multii_2_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_2_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_2_f(FLOATMULT,2422)@13
    Top_Path_ConjMult1_Multrr_2_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_2_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_2_f_reset,
    		dataa	 => Top_Path_DualMem_2_re_q,
    		datab	 => Top_Path_latch_0L_Mux_2_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_2_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_2_f_a_real <= sIEEE_2_real(Top_Path_DualMem_2_re_q);
    Top_Path_ConjMult1_Multrr_2_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_2_re_q);
    Top_Path_ConjMult1_Multrr_2_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_2_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_2_R_sub_f_Top_Path_ConjMult1_Add1_2_add_f_merged(FLOATADDSUB,3155)@17
    Top_Path_ConjMult1_Sub1_2_R_sub_f_Top_Path_ConjMult1_Add1_2_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_2_R_sub_f_Top_Path_ConjMult1_Add1_2_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_2_R_sub_f_Top_Path_ConjMult1_Add1_2_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_2_R_sub_f_Top_Path_ConjMult1_Add1_2_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_2_R_sub_f_Top_Path_ConjMult1_Add1_2_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_2_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_2_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_2_R_sub_f_Top_Path_ConjMult1_Add1_2_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_2_R_sub_f_Top_Path_ConjMult1_Add1_2_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_2_R_sub_f_Top_Path_ConjMult1_Add1_2_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_2_R_sub_f_Top_Path_ConjMult1_Add1_2_add_f_merged_n <= Top_Path_ConjMult1_Sub1_2_R_sub_f_Top_Path_ConjMult1_Add1_2_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_2_R_sub_f_Top_Path_ConjMult1_Add1_2_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_2_f_q);
    Top_Path_ConjMult1_Sub1_2_R_sub_f_Top_Path_ConjMult1_Add1_2_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_2_f_q);
    Top_Path_ConjMult1_Sub1_2_R_sub_f_Top_Path_ConjMult1_Add1_2_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_2_R_sub_f_Top_Path_ConjMult1_Add1_2_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_2_re_2_cast(FLOATCAST,2626)@22
    Top_Path_EffVecLength_2_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_2_re_2_cast_a <= Top_Path_ConjMult1_Sub1_2_R_sub_f_Top_Path_ConjMult1_Add1_2_add_f_merged_q;
    Top_Path_EffVecLength_2_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_2_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_2_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_2_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_2_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_2_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_2_q_to_Top_Path_EffVecLength_2_re_a(DELAY,5523)@10
    ld_Control_PingPongAddr_Mux4_2_q_to_Top_Path_EffVecLength_2_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_2_q, xout => ld_Control_PingPongAddr_Mux4_2_q_to_Top_Path_EffVecLength_2_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_2_re(SELECTOR,1674)@29
    Top_Path_EffVecLength_2_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_2_re_q <= (others => '0');
            Top_Path_EffVecLength_2_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_2_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_2_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_2_q_to_Top_Path_EffVecLength_2_re_a_q = "1") THEN
                Top_Path_EffVecLength_2_re_q <= Top_Path_EffVecLength_2_re_2_cast_q;
                Top_Path_EffVecLength_2_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_3_cast(FLOATCAST,2691)@30
    Top_Path_VectorDotP_0_re_3_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_3_cast_a <= Top_Path_EffVecLength_2_re_q;
    Top_Path_VectorDotP_0_re_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_3_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_3_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_3_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_3_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_3_cast_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_0_1_f(FLOATADDSUB,2762)@32
    Top_Path_VectorDotP_0_re_0_re_add_0_1_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_0_1_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_0_1_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_0_1_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_0_1_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_3_cast_q,
    	datab	 => Top_Path_VectorDotP_0_re_4_cast_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_0_1_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_0_1_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_0_1_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_0_1_f_n <= Top_Path_VectorDotP_0_re_0_re_add_0_1_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_0_1_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_3_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_1_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_4_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_1_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_1_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_1_f(FLOATMULT,2229)@13
    Top_Path_ConjMult1_Multii_1_f_reset <= areset;
    Top_Path_ConjMult1_Multii_1_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_1_f_reset,
    		dataa	 => Top_Path_DualMem_1_im_q,
    		datab	 => Top_Path_latch_0L_Mux_1_im_q,
    		result	 => Top_Path_ConjMult1_Multii_1_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_1_f_a_real <= sIEEE_2_real(Top_Path_DualMem_1_im_q);
    Top_Path_ConjMult1_Multii_1_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_1_im_q);
    Top_Path_ConjMult1_Multii_1_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_1_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_1_f(FLOATMULT,2421)@13
    Top_Path_ConjMult1_Multrr_1_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_1_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_1_f_reset,
    		dataa	 => Top_Path_DualMem_1_re_q,
    		datab	 => Top_Path_latch_0L_Mux_1_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_1_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_1_f_a_real <= sIEEE_2_real(Top_Path_DualMem_1_re_q);
    Top_Path_ConjMult1_Multrr_1_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_1_re_q);
    Top_Path_ConjMult1_Multrr_1_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_1_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_1_R_sub_f_Top_Path_ConjMult1_Add1_1_add_f_merged(FLOATADDSUB,3153)@17
    Top_Path_ConjMult1_Sub1_1_R_sub_f_Top_Path_ConjMult1_Add1_1_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_1_R_sub_f_Top_Path_ConjMult1_Add1_1_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_1_R_sub_f_Top_Path_ConjMult1_Add1_1_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_1_R_sub_f_Top_Path_ConjMult1_Add1_1_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_1_R_sub_f_Top_Path_ConjMult1_Add1_1_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_1_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_1_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_1_R_sub_f_Top_Path_ConjMult1_Add1_1_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_1_R_sub_f_Top_Path_ConjMult1_Add1_1_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_1_R_sub_f_Top_Path_ConjMult1_Add1_1_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_1_R_sub_f_Top_Path_ConjMult1_Add1_1_add_f_merged_n <= Top_Path_ConjMult1_Sub1_1_R_sub_f_Top_Path_ConjMult1_Add1_1_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_1_R_sub_f_Top_Path_ConjMult1_Add1_1_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_1_f_q);
    Top_Path_ConjMult1_Sub1_1_R_sub_f_Top_Path_ConjMult1_Add1_1_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_1_f_q);
    Top_Path_ConjMult1_Sub1_1_R_sub_f_Top_Path_ConjMult1_Add1_1_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_1_R_sub_f_Top_Path_ConjMult1_Add1_1_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_1_re_2_cast(FLOATCAST,2625)@22
    Top_Path_EffVecLength_1_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_1_re_2_cast_a <= Top_Path_ConjMult1_Sub1_1_R_sub_f_Top_Path_ConjMult1_Add1_1_add_f_merged_q;
    Top_Path_EffVecLength_1_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_1_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_1_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_1_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_1_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_1_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_1_q_to_Top_Path_EffVecLength_1_re_a(DELAY,5519)@10
    ld_Control_PingPongAddr_Mux4_1_q_to_Top_Path_EffVecLength_1_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_1_q, xout => ld_Control_PingPongAddr_Mux4_1_q_to_Top_Path_EffVecLength_1_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_1_re(SELECTOR,1672)@29
    Top_Path_EffVecLength_1_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_1_re_q <= (others => '0');
            Top_Path_EffVecLength_1_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_1_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_1_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_1_q_to_Top_Path_EffVecLength_1_re_a_q = "1") THEN
                Top_Path_EffVecLength_1_re_q <= Top_Path_EffVecLength_1_re_2_cast_q;
                Top_Path_EffVecLength_1_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_2_cast(FLOATCAST,2690)@30
    Top_Path_VectorDotP_0_re_2_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_2_cast_a <= Top_Path_EffVecLength_1_re_q;
    Top_Path_VectorDotP_0_re_2_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_2_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_2_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_2_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_2_cast_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multii_0_f(FLOATMULT,2228)@13
    Top_Path_ConjMult1_Multii_0_f_reset <= areset;
    Top_Path_ConjMult1_Multii_0_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multii_0_f_reset,
    		dataa	 => Top_Path_DualMem_0_im_q,
    		datab	 => Top_Path_latch_0L_Mux_0_im_q,
    		result	 => Top_Path_ConjMult1_Multii_0_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multii_0_f_a_real <= sIEEE_2_real(Top_Path_DualMem_0_im_q);
    Top_Path_ConjMult1_Multii_0_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_0_im_q);
    Top_Path_ConjMult1_Multii_0_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_0_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Multrr_0_f(FLOATMULT,2420)@13
    Top_Path_ConjMult1_Multrr_0_f_reset <= areset;
    Top_Path_ConjMult1_Multrr_0_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_ConjMult1_Multrr_0_f_reset,
    		dataa	 => Top_Path_DualMem_0_re_q,
    		datab	 => Top_Path_latch_0L_Mux_0_re_q,
    		result	 => Top_Path_ConjMult1_Multrr_0_f_q
    	);
    -- synopsys translate off
    Top_Path_ConjMult1_Multrr_0_f_a_real <= sIEEE_2_real(Top_Path_DualMem_0_re_q);
    Top_Path_ConjMult1_Multrr_0_f_b_real <= sIEEE_2_real(Top_Path_latch_0L_Mux_0_re_q);
    Top_Path_ConjMult1_Multrr_0_f_q_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_0_f_q);
    -- synopsys translate on

	--Top_Path_ConjMult1_Sub1_0_R_sub_f_Top_Path_ConjMult1_Add1_0_add_f_merged(FLOATADDSUB,3151)@17
    Top_Path_ConjMult1_Sub1_0_R_sub_f_Top_Path_ConjMult1_Add1_0_add_f_merged_reset <= areset;
    Top_Path_ConjMult1_Sub1_0_R_sub_f_Top_Path_ConjMult1_Add1_0_add_f_merged_add_sub	 <= not Control_DerivedSignals_Not2_q;
    Top_Path_ConjMult1_Sub1_0_R_sub_f_Top_Path_ConjMult1_Add1_0_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_ConjMult1_Sub1_0_R_sub_f_Top_Path_ConjMult1_Add1_0_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_ConjMult1_Sub1_0_R_sub_f_Top_Path_ConjMult1_Add1_0_add_f_merged_reset,
    	dataa	 => Top_Path_ConjMult1_Multrr_0_f_q,
    	datab	 => Top_Path_ConjMult1_Multii_0_f_q,
    	result	 => Top_Path_ConjMult1_Sub1_0_R_sub_f_Top_Path_ConjMult1_Add1_0_add_f_merged_q
   	);
    Top_Path_ConjMult1_Sub1_0_R_sub_f_Top_Path_ConjMult1_Add1_0_add_f_merged_p <= not Top_Path_ConjMult1_Sub1_0_R_sub_f_Top_Path_ConjMult1_Add1_0_add_f_merged_q(41 downto 41);
    Top_Path_ConjMult1_Sub1_0_R_sub_f_Top_Path_ConjMult1_Add1_0_add_f_merged_n <= Top_Path_ConjMult1_Sub1_0_R_sub_f_Top_Path_ConjMult1_Add1_0_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    Top_Path_ConjMult1_Sub1_0_R_sub_f_Top_Path_ConjMult1_Add1_0_add_f_merged_a_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multrr_0_f_q);
    Top_Path_ConjMult1_Sub1_0_R_sub_f_Top_Path_ConjMult1_Add1_0_add_f_merged_b_real <= sInternalSM_2_real(Top_Path_ConjMult1_Multii_0_f_q);
    Top_Path_ConjMult1_Sub1_0_R_sub_f_Top_Path_ConjMult1_Add1_0_add_f_merged_q_real <= sInternal_2_real(Top_Path_ConjMult1_Sub1_0_R_sub_f_Top_Path_ConjMult1_Add1_0_add_f_merged_q);
    -- synopsys translate on

	--Top_Path_EffVecLength_0_re_2_cast(FLOATCAST,2623)@22
    Top_Path_EffVecLength_0_re_2_cast_reset <= areset;
    Top_Path_EffVecLength_0_re_2_cast_a <= Top_Path_ConjMult1_Sub1_0_R_sub_f_Top_Path_ConjMult1_Add1_0_add_f_merged_q;
    Top_Path_EffVecLength_0_re_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_EffVecLength_0_re_2_cast_reset,
    		dataa	 => Top_Path_EffVecLength_0_re_2_cast_a,
    		result	 => Top_Path_EffVecLength_0_re_2_cast_q
    	);
    -- synopsys translate off
    Top_Path_EffVecLength_0_re_2_cast_q_real <= sIEEE_2_real(Top_Path_EffVecLength_0_re_2_cast_q);
    -- synopsys translate on

	--ld_Control_PingPongAddr_Mux4_0_q_to_Top_Path_EffVecLength_0_re_a(DELAY,5515)@10
    ld_Control_PingPongAddr_Mux4_0_q_to_Top_Path_EffVecLength_0_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Control_PingPongAddr_Mux4_0_q, xout => ld_Control_PingPongAddr_Mux4_0_q_to_Top_Path_EffVecLength_0_re_a_q, clk => clk, aclr => areset );

	--Top_Path_EffVecLength_0_re(SELECTOR,1670)@29
    Top_Path_EffVecLength_0_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Top_Path_EffVecLength_0_re_q <= (others => '0');
            Top_Path_EffVecLength_0_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Top_Path_EffVecLength_0_re_q <= Top_Path_Const_0_q;
            Top_Path_EffVecLength_0_re_v <= (others => '0');
            IF (ld_Control_PingPongAddr_Mux4_0_q_to_Top_Path_EffVecLength_0_re_a_q = "1") THEN
                Top_Path_EffVecLength_0_re_q <= Top_Path_EffVecLength_0_re_2_cast_q;
                Top_Path_EffVecLength_0_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Top_Path_VectorDotP_0_re_1_cast(FLOATCAST,2689)@30
    Top_Path_VectorDotP_0_re_1_cast_reset <= areset;
    Top_Path_VectorDotP_0_re_1_cast_a <= Top_Path_EffVecLength_0_re_q;
    Top_Path_VectorDotP_0_re_1_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_1_cast_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_1_cast_a,
    		result	 => Top_Path_VectorDotP_0_re_1_cast_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_1_cast_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_1_cast_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_0_0_f(FLOATADDSUB,2760)@32
    Top_Path_VectorDotP_0_re_0_re_add_0_0_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_0_0_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_0_0_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_0_0_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_0_0_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_1_cast_q,
    	datab	 => Top_Path_VectorDotP_0_re_2_cast_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_0_0_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_0_0_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_0_0_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_0_0_f_n <= Top_Path_VectorDotP_0_re_0_re_add_0_0_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_0_0_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_1_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_0_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_2_cast_q);
    Top_Path_VectorDotP_0_re_0_re_add_0_0_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_0_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_1_0_f(FLOATADDSUB,2824)@37
    Top_Path_VectorDotP_0_re_0_re_add_1_0_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_1_0_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_1_0_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_1_0_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_1_0_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_0_re_add_0_0_f_q,
    	datab	 => Top_Path_VectorDotP_0_re_0_re_add_0_1_f_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_1_0_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_1_0_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_1_0_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_1_0_f_n <= Top_Path_VectorDotP_0_re_0_re_add_1_0_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_1_0_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_0_f_q);
    Top_Path_VectorDotP_0_re_0_re_add_1_0_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_0_1_f_q);
    Top_Path_VectorDotP_0_re_0_re_add_1_0_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_1_0_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_2_0_f(FLOATADDSUB,2856)@42
    Top_Path_VectorDotP_0_re_0_re_add_2_0_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_2_0_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_2_0_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_2_0_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_2_0_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_0_re_add_1_0_f_q,
    	datab	 => Top_Path_VectorDotP_0_re_0_re_add_1_1_f_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_2_0_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_2_0_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_2_0_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_2_0_f_n <= Top_Path_VectorDotP_0_re_0_re_add_2_0_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_2_0_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_1_0_f_q);
    Top_Path_VectorDotP_0_re_0_re_add_2_0_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_1_1_f_q);
    Top_Path_VectorDotP_0_re_0_re_add_2_0_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_2_0_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_3_0_f(FLOATADDSUB,2872)@47
    Top_Path_VectorDotP_0_re_0_re_add_3_0_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_3_0_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_3_0_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_3_0_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_3_0_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_0_re_add_2_0_f_q,
    	datab	 => Top_Path_VectorDotP_0_re_0_re_add_2_1_f_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_3_0_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_3_0_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_3_0_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_3_0_f_n <= Top_Path_VectorDotP_0_re_0_re_add_3_0_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_3_0_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_2_0_f_q);
    Top_Path_VectorDotP_0_re_0_re_add_3_0_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_2_1_f_q);
    Top_Path_VectorDotP_0_re_0_re_add_3_0_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_3_0_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_3_0_f_0_norm_Top_Path_VectorDotP_0_re_0_re_add_4_0_f_0(fixed,3344)@52
    Top_Path_VectorDotP_0_re_0_re_add_3_0_f_0_norm_Top_Path_VectorDotP_0_re_0_re_add_4_0_f_0_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_3_0_f_0_norm_Top_Path_VectorDotP_0_re_0_re_add_4_0_f_0_inst : fp_norm_sInternal_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Top_Path_VectorDotP_0_re_0_re_add_3_0_f_0_norm_Top_Path_VectorDotP_0_re_0_re_add_4_0_f_0_reset,
    		dataa	 => Top_Path_VectorDotP_0_re_0_re_add_3_0_f_q,
    		result	 => Top_Path_VectorDotP_0_re_0_re_add_3_0_f_0_norm_Top_Path_VectorDotP_0_re_0_re_add_4_0_f_0_q
    	);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_3_0_f_0_norm_Top_Path_VectorDotP_0_re_0_re_add_4_0_f_0_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_3_0_f_0_norm_Top_Path_VectorDotP_0_re_0_re_add_4_0_f_0_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_4_0_f(FLOATADDSUB,2880)@57
    Top_Path_VectorDotP_0_re_0_re_add_4_0_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_4_0_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_4_0_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_4_0_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_4_0_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_0_re_add_3_0_f_0_norm_Top_Path_VectorDotP_0_re_0_re_add_4_0_f_0_q,
    	datab	 => Top_Path_VectorDotP_0_re_0_re_add_3_1_f_0_norm_Top_Path_VectorDotP_0_re_0_re_add_4_0_f_1_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_4_0_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_4_0_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_4_0_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_4_0_f_n <= Top_Path_VectorDotP_0_re_0_re_add_4_0_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_4_0_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_3_0_f_0_norm_Top_Path_VectorDotP_0_re_0_re_add_4_0_f_0_q);
    Top_Path_VectorDotP_0_re_0_re_add_4_0_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_3_1_f_0_norm_Top_Path_VectorDotP_0_re_0_re_add_4_0_f_1_q);
    Top_Path_VectorDotP_0_re_0_re_add_4_0_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_4_0_f_q);
    -- synopsys translate on

	--Top_Path_VectorDotP_0_re_0_re_add_5_0_f(FLOATADDSUB,2884)@62
    Top_Path_VectorDotP_0_re_0_re_add_5_0_f_reset <= areset;
    Top_Path_VectorDotP_0_re_0_re_add_5_0_f_add_sub	 <= not VCC_q;
    Top_Path_VectorDotP_0_re_0_re_add_5_0_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Top_Path_VectorDotP_0_re_0_re_add_5_0_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Top_Path_VectorDotP_0_re_0_re_add_5_0_f_reset,
    	dataa	 => Top_Path_VectorDotP_0_re_0_re_add_4_0_f_q,
    	datab	 => Top_Path_VectorDotP_0_re_0_re_add_4_1_f_q,
    	result	 => Top_Path_VectorDotP_0_re_0_re_add_5_0_f_q
   	);
    Top_Path_VectorDotP_0_re_0_re_add_5_0_f_p <= not Top_Path_VectorDotP_0_re_0_re_add_5_0_f_q(41 downto 41);
    Top_Path_VectorDotP_0_re_0_re_add_5_0_f_n <= Top_Path_VectorDotP_0_re_0_re_add_5_0_f_q(41 downto 41);
    -- synopsys translate off
    Top_Path_VectorDotP_0_re_0_re_add_5_0_f_a_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_4_0_f_q);
    Top_Path_VectorDotP_0_re_0_re_add_5_0_f_b_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_4_1_f_q);
    Top_Path_VectorDotP_0_re_0_re_add_5_0_f_q_real <= sInternal_2_real(Top_Path_VectorDotP_0_re_0_re_add_5_0_f_q);
    -- synopsys translate on

	--Top_Path_Fw_Fifo_FIFO1_re(FIFO,1815)@67
    Top_Path_Fw_Fifo_FIFO1_re_reset <= areset;

    Top_Path_Fw_Fifo_FIFO1_re_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 1,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 32,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 45,
      lpm_widthu => 5,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Top_Path_FP_Acc_Or_q(0),
      aclr => Top_Path_Fw_Fifo_FIFO1_re_reset,
      clock => clk,
      wrreq => ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_outputreg_q(0),
      data => Top_Path_VectorDotP_0_re_0_re_add_5_0_f_q,
      almost_full => Top_Path_Fw_Fifo_FIFO1_re_f(0),
      almost_empty => Top_Path_Fw_Fifo_FIFO1_re_t(0),
      empty => Top_Path_Fw_Fifo_FIFO1_re_empty(0),
      q => Top_Path_Fw_Fifo_FIFO1_re_q
    );
    Top_Path_Fw_Fifo_FIFO1_re_v <= not Top_Path_Fw_Fifo_FIFO1_re_empty;
    Top_Path_Fw_Fifo_FIFO1_re_e <= not Top_Path_Fw_Fifo_FIFO1_re_t;

	--Top_Path_FP_Acc_And4(LOGICAL,1805)@67
    Top_Path_FP_Acc_And4_a <= Top_Path_Fw_Fifo_FIFO1_re_v;
    Top_Path_FP_Acc_And4_b <= Top_Path_FP_Acc_Not2_q;
    Top_Path_FP_Acc_And4_c <= Top_Path_FP_Acc_AccFifo_re_v;
    Top_Path_FP_Acc_And4_q <= Top_Path_FP_Acc_And4_a and Top_Path_FP_Acc_And4_b and Top_Path_FP_Acc_And4_c;

	--Top_Path_FP_Acc_And3(LOGICAL,1804)@67
    Top_Path_FP_Acc_And3_a <= Top_Path_Fw_Fifo_FIFO2_1_q;
    Top_Path_FP_Acc_And3_b <= Top_Path_Fw_Fifo_FIFO1_re_v;
    Top_Path_FP_Acc_And3_q <= Top_Path_FP_Acc_And3_a and Top_Path_FP_Acc_And3_b;

	--Top_Path_FP_Acc_Or(LOGICAL,1811)@67
    Top_Path_FP_Acc_Or_a <= Top_Path_FP_Acc_And3_q;
    Top_Path_FP_Acc_Or_b <= Top_Path_FP_Acc_And4_q;
    Top_Path_FP_Acc_Or_q <= Top_Path_FP_Acc_Or_a or Top_Path_FP_Acc_Or_b;

	--ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_replace_mem(DUALMEM,7740)
    ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_replace_mem_reset0 <= areset;
    ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_replace_mem_ia <= Control_MasterLoops_ForBanks_FLB_ll;
    ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_replace_mem_aa <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_replace_wrreg_q;
    ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_replace_mem_ab <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_replace_rdcnt_q;
    ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 60,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 60,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_replace_mem_iq,
        address_a => ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_replace_mem_aa,
        data_a => ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_replace_mem_ia
    );
        ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_replace_mem_q <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_replace_mem_iq(0 downto 0);

	--Top_Path_Fw_Fifo_FIFO2_0(FIFO,1817)@67
    Top_Path_Fw_Fifo_FIFO2_0_reset <= areset;

    Top_Path_Fw_Fifo_FIFO2_0_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 1,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 32,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 5,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Top_Path_FP_Acc_Or_q(0),
      aclr => Top_Path_Fw_Fifo_FIFO2_0_reset,
      clock => clk,
      wrreq => ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_outputreg_q(0),
      data => ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_replace_mem_q,
      almost_full => Top_Path_Fw_Fifo_FIFO2_0_f(0),
      almost_empty => Top_Path_Fw_Fifo_FIFO2_0_t(0),
      empty => Top_Path_Fw_Fifo_FIFO2_0_empty(0),
      q => Top_Path_Fw_Fifo_FIFO2_0_q
    );
    Top_Path_Fw_Fifo_FIFO2_0_v <= not Top_Path_Fw_Fifo_FIFO2_0_empty;
    Top_Path_Fw_Fifo_FIFO2_0_e <= not Top_Path_Fw_Fifo_FIFO2_0_t;

	--Top_Path_FP_Acc_And1(LOGICAL,1802)@67
    Top_Path_FP_Acc_And1_a <= Top_Path_Fw_Fifo_FIFO2_0_q;
    Top_Path_FP_Acc_And1_b <= Top_Path_FP_Acc_Or_q;
    Top_Path_FP_Acc_And1_q <= Top_Path_FP_Acc_And1_a and Top_Path_FP_Acc_And1_b;

	--LoopDelay2_replace_wrreg(REG,7612)
    LoopDelay2_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            LoopDelay2_replace_wrreg_q <= "000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            LoopDelay2_replace_wrreg_q <= LoopDelay2_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--LoopDelay2_replace_rdcnt(COUNTER,7611)
    -- every=1, low=0, high=42, step=1, init=1
    LoopDelay2_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            LoopDelay2_replace_rdcnt_i <= TO_UNSIGNED(1,6);
            LoopDelay2_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF LoopDelay2_replace_rdcnt_i = 41 THEN
                  LoopDelay2_replace_rdcnt_eq <= '1';
                ELSE
                  LoopDelay2_replace_rdcnt_eq <= '0';
                END IF;
                IF (LoopDelay2_replace_rdcnt_eq = '1') THEN
                    LoopDelay2_replace_rdcnt_i <= LoopDelay2_replace_rdcnt_i - 42;
                ELSE
                    LoopDelay2_replace_rdcnt_i <= LoopDelay2_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    LoopDelay2_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(LoopDelay2_replace_rdcnt_i,6));


	--LoopDelay2_replace_mem(DUALMEM,7610)
    LoopDelay2_replace_mem_reset0 <= areset;
    LoopDelay2_replace_mem_ia <= Top_Path_FP_Acc_And1_q;
    LoopDelay2_replace_mem_aa <= LoopDelay2_replace_wrreg_q;
    LoopDelay2_replace_mem_ab <= LoopDelay2_replace_rdcnt_q;
    LoopDelay2_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 43,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 43,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => LoopDelay2_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => LoopDelay2_replace_mem_reset0,
        clock1 => clk,
        address_b => LoopDelay2_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => LoopDelay2_replace_mem_iq,
        address_a => LoopDelay2_replace_mem_aa,
        data_a => LoopDelay2_replace_mem_ia
    );
        LoopDelay2_replace_mem_q <= LoopDelay2_replace_mem_iq(0 downto 0);

	--Control_WrBackPath_RisingEdge(LOGICAL,681)@3
    Control_WrBackPath_RisingEdge_a <= LoopDelay2_replace_mem_q;
    Control_WrBackPath_RisingEdge_b <= Control_WrBackPath_Not_q;
    Control_WrBackPath_RisingEdge_q <= Control_WrBackPath_RisingEdge_a and Control_WrBackPath_RisingEdge_b;

	--ld_Control_WrBackPath_RisingEdge_q_to_Control_MasterLoops_Detect_Pulses_SRlatch1_Or_b(DELAY,4368)@3
    ld_Control_WrBackPath_RisingEdge_q_to_Control_MasterLoops_Detect_Pulses_SRlatch1_Or_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => Control_WrBackPath_RisingEdge_q, xout => ld_Control_WrBackPath_RisingEdge_q_to_Control_MasterLoops_Detect_Pulses_SRlatch1_Or_b_q, clk => clk, aclr => areset );

	--Control_MasterLoops_Detect_Pulses_SRlatch1_Or(LOGICAL,521)@5
    Control_MasterLoops_Detect_Pulses_SRlatch1_Or_a <= Control_MasterLoops_Detect_Pulses_SRlatch1_SampleDelay1_q;
    Control_MasterLoops_Detect_Pulses_SRlatch1_Or_b <= ld_Control_WrBackPath_RisingEdge_q_to_Control_MasterLoops_Detect_Pulses_SRlatch1_Or_b_q;
    Control_MasterLoops_Detect_Pulses_SRlatch1_Or_q <= Control_MasterLoops_Detect_Pulses_SRlatch1_Or_a or Control_MasterLoops_Detect_Pulses_SRlatch1_Or_b;

	--Control_MasterLoops_Detect_Pulses_SRlatch1_And(LOGICAL,519)@5
    Control_MasterLoops_Detect_Pulses_SRlatch1_And_a <= Control_MasterLoops_Detect_Pulses_SRlatch1_Or_q;
    Control_MasterLoops_Detect_Pulses_SRlatch1_And_b <= Control_MasterLoops_Detect_Pulses_SRlatch_Not_q;
    Control_MasterLoops_Detect_Pulses_SRlatch1_And_q <= Control_MasterLoops_Detect_Pulses_SRlatch1_And_a and Control_MasterLoops_Detect_Pulses_SRlatch1_And_b;

	--Control_MasterLoops_Detect_Pulses_SRlatch1_SampleDelay1(DELAY,522)@5
    Control_MasterLoops_Detect_Pulses_SRlatch1_SampleDelay1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => Control_MasterLoops_Detect_Pulses_SRlatch1_And_q, xout => Control_MasterLoops_Detect_Pulses_SRlatch1_SampleDelay1_q, clk => clk, aclr => areset );

	--ld_Control_MasterLoops_Detect_Pulses_SRlatch_Not_q_to_Control_MasterLoops_Detect_Pulses_SRlatch_And_b(DELAY,4361)@5
    ld_Control_MasterLoops_Detect_Pulses_SRlatch_Not_q_to_Control_MasterLoops_Detect_Pulses_SRlatch_And_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => Control_MasterLoops_Detect_Pulses_SRlatch_Not_q, xout => ld_Control_MasterLoops_Detect_Pulses_SRlatch_Not_q_to_Control_MasterLoops_Detect_Pulses_SRlatch_And_b_q, clk => clk, aclr => areset );

	--ld_Control_MasterLoops_Detect_Pulses_SRlatch_SampleDelay1_q_to_Control_MasterLoops_Detect_Pulses_SRlatch_Or_a(DELAY,4363)@5
    ld_Control_MasterLoops_Detect_Pulses_SRlatch_SampleDelay1_q_to_Control_MasterLoops_Detect_Pulses_SRlatch_Or_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => Control_MasterLoops_Detect_Pulses_SRlatch_And_q, xout => ld_Control_MasterLoops_Detect_Pulses_SRlatch_SampleDelay1_q_to_Control_MasterLoops_Detect_Pulses_SRlatch_Or_a_q, clk => clk, aclr => areset );

	--Control_MasterLoops_Detect_Pulses_SRlatch_Or(LOGICAL,517)@6
    Control_MasterLoops_Detect_Pulses_SRlatch_Or_a <= ld_Control_MasterLoops_Detect_Pulses_SRlatch_SampleDelay1_q_to_Control_MasterLoops_Detect_Pulses_SRlatch_Or_a_q;
    Control_MasterLoops_Detect_Pulses_SRlatch_Or_b <= Control_MasterLoops_ForBanks_FLA_ld;
    Control_MasterLoops_Detect_Pulses_SRlatch_Or_q <= Control_MasterLoops_Detect_Pulses_SRlatch_Or_a or Control_MasterLoops_Detect_Pulses_SRlatch_Or_b;

	--Control_MasterLoops_Detect_Pulses_SRlatch_And(LOGICAL,515)@6
    Control_MasterLoops_Detect_Pulses_SRlatch_And_a <= Control_MasterLoops_Detect_Pulses_SRlatch_Or_q;
    Control_MasterLoops_Detect_Pulses_SRlatch_And_b <= ld_Control_MasterLoops_Detect_Pulses_SRlatch_Not_q_to_Control_MasterLoops_Detect_Pulses_SRlatch_And_b_q;
    Control_MasterLoops_Detect_Pulses_SRlatch_And_q <= Control_MasterLoops_Detect_Pulses_SRlatch_And_a and Control_MasterLoops_Detect_Pulses_SRlatch_And_b;

	--Control_MasterLoops_Detect_Pulses_And1(LOGICAL,512)@5
    Control_MasterLoops_Detect_Pulses_And1_a <= Control_MasterLoops_Detect_Pulses_SRlatch_And_q;
    Control_MasterLoops_Detect_Pulses_And1_b <= Control_MasterLoops_Detect_Pulses_SRlatch1_SampleDelay1_q;
    Control_MasterLoops_Detect_Pulses_And1_q <= Control_MasterLoops_Detect_Pulses_And1_a and Control_MasterLoops_Detect_Pulses_And1_b;

	--Control_MasterLoops_Detect_Pulses_SampleDelay(DELAY,523)@5
    Control_MasterLoops_Detect_Pulses_SampleDelay : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => Control_MasterLoops_Detect_Pulses_And1_q, xout => Control_MasterLoops_Detect_Pulses_SampleDelay_q, clk => clk, aclr => areset );

	--Control_MasterLoops_Detect_Pulses_Not(LOGICAL,514)@5
    Control_MasterLoops_Detect_Pulses_Not_a <= Control_MasterLoops_Detect_Pulses_SampleDelay_q;
    Control_MasterLoops_Detect_Pulses_Not_q <= not Control_MasterLoops_Detect_Pulses_Not_a;

	--Control_MasterLoops_Detect_Pulses_And2(LOGICAL,513)@5
    Control_MasterLoops_Detect_Pulses_And2_a <= Control_MasterLoops_Detect_Pulses_Not_q;
    Control_MasterLoops_Detect_Pulses_And2_b <= Control_MasterLoops_Detect_Pulses_And1_q;
    Control_MasterLoops_Detect_Pulses_And2_q <= Control_MasterLoops_Detect_Pulses_And2_a and Control_MasterLoops_Detect_Pulses_And2_b;

	--Control_MasterLoops_Sub1_R_sub(SUB,531)@3
    Control_MasterLoops_Sub1_R_sub_a <= Control_MasterLoops_latch_0L3_Mux_q;
    Control_MasterLoops_Sub1_R_sub_b <= STD_LOGIC_VECTOR("000000" & Control_InPort_Const1_q);
            Control_MasterLoops_Sub1_R_sub_o <= STD_LOGIC_VECTOR(UNSIGNED(Control_MasterLoops_Sub1_R_sub_a) - UNSIGNED(Control_MasterLoops_Sub1_R_sub_b));
    Control_MasterLoops_Sub1_R_sub_q <= Control_MasterLoops_Sub1_R_sub_o(7 downto 0);


	--Control_MasterLoops_ForColumn_FLB(FLB,528)@3
    Control_MasterLoops_ForColumn_FLB_ls <= go_s;
    Control_MasterLoops_ForColumn_FLB_la <= Control_MasterLoops_ForColumn_FLA_la;
    Control_MasterLoops_ForColumn_FLB_en <= VCC_q;
    Control_MasterLoops_ForColumn_FLB_init <= STD_LOGIC_VECTOR("000000000" & GND_q);
    Control_MasterLoops_ForColumn_FLB_step <= STD_LOGIC_VECTOR("000000000" & VCC_q);
    Control_MasterLoops_ForColumn_FLB_limit <= STD_LOGIC_VECTOR("00" & Control_MasterLoops_Sub1_R_sub_q);

    Control_MasterLoops_ForColumn_FLB_count <=
        Control_MasterLoops_ForColumn_FLB_init when Control_MasterLoops_ForColumn_FLB_ls(0) = '1' else
        Control_MasterLoops_ForColumn_FLB_prevnextcount when Control_MasterLoops_ForColumn_FLB_la(0) = '1' else
        Control_MasterLoops_ForColumn_FLB_prevcount;

    Control_MasterLoops_ForColumn_FLB_nextcount <= STD_LOGIC_VECTOR(SIGNED(Control_MasterLoops_ForColumn_FLB_count) + SIGNED(Control_MasterLoops_ForColumn_FLB_step));
    Control_MasterLoops_ForColumn_FLB_firstloop <=
        Control_MasterLoops_ForColumn_FLB_firstpass when Control_MasterLoops_ForColumn_FLB_ls(0) = '1' else
        '0' when Control_MasterLoops_ForColumn_FLB_la(0) = '1' else
        Control_MasterLoops_ForColumn_FLB_fl(0);

    Control_MasterLoops_ForColumn_FLB_pass <=
        Control_MasterLoops_ForColumn_FLB_firstpass when Control_MasterLoops_ForColumn_FLB_ls(0) = '1' else
        Control_MasterLoops_ForColumn_FLB_prevnextpass when Control_MasterLoops_ForColumn_FLB_la(0) = '1' else
        Control_MasterLoops_ForColumn_FLB_prevpass;

    Control_MasterLoops_ForColumn_FLB_firstpass <= '1' when SIGNED(Control_MasterLoops_ForColumn_FLB_init) <= SIGNED(Control_MasterLoops_ForColumn_FLB_limit) else '0';
    Control_MasterLoops_ForColumn_FLB_nextpass <=
        Control_MasterLoops_ForColumn_FLB_firstnextpass when Control_MasterLoops_ForColumn_FLB_ls(0) = '1' else
        Control_MasterLoops_ForColumn_FLB_nextnextpass when Control_MasterLoops_ForColumn_FLB_la(0) = '1' else
        Control_MasterLoops_ForColumn_FLB_prevnextpass;

    Control_MasterLoops_ForColumn_FLB_nextnextpass <= '1' when SIGNED(Control_MasterLoops_ForColumn_FLB_prevnextcount) <= SIGNED(Control_MasterLoops_ForColumn_FLB_limit2) else '0';
    Control_MasterLoops_ForColumn_FLB_firstnextpass <= '1' when SIGNED(Control_MasterLoops_ForColumn_FLB_init) + SIGNED(Control_MasterLoops_ForColumn_FLB_step) <= SIGNED(Control_MasterLoops_ForColumn_FLB_limit) else '0';

    Control_MasterLoops_ForColumn_FLB: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_MasterLoops_ForColumn_FLB_prevcount <= (others => '0');
            Control_MasterLoops_ForColumn_FLB_prevnextcount <= (others => '0');
            Control_MasterLoops_ForColumn_FLB_limit2 <= (others => '0');
            Control_MasterLoops_ForColumn_FLB_prevpass <= '0';
            Control_MasterLoops_ForColumn_FLB_prevnextpass <= '0';
            Control_MasterLoops_ForColumn_FLB_el <= (others => '0');
            Control_MasterLoops_ForColumn_FLB_fl <= (others => '0');
            Control_MasterLoops_ForColumn_FLB_ll <= (others => '0');
            Control_MasterLoops_ForColumn_FLB_bs <= (others => '0');
            Control_MasterLoops_ForColumn_FLB_v <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Control_MasterLoops_ForColumn_FLB_en = "1") THEN
                Control_MasterLoops_ForColumn_FLB_prevcount <= Control_MasterLoops_ForColumn_FLB_count;
                Control_MasterLoops_ForColumn_FLB_prevnextcount <= Control_MasterLoops_ForColumn_FLB_nextcount;
            Control_MasterLoops_ForColumn_FLB_limit2 <= STD_LOGIC_VECTOR(SIGNED(Control_MasterLoops_ForColumn_FLB_limit) - SIGNED(Control_MasterLoops_ForColumn_FLB_step));
                Control_MasterLoops_ForColumn_FLB_prevpass <= Control_MasterLoops_ForColumn_FLB_pass;
                Control_MasterLoops_ForColumn_FLB_prevnextpass <= Control_MasterLoops_ForColumn_FLB_nextpass;
                Control_MasterLoops_ForColumn_FLB_el(0) <= Control_MasterLoops_ForColumn_FLB_ls(0) and (not Control_MasterLoops_ForColumn_FLB_firstpass);
                Control_MasterLoops_ForColumn_FLB_fl(0) <= Control_MasterLoops_ForColumn_FLB_firstloop;
                Control_MasterLoops_ForColumn_FLB_ll(0) <= Control_MasterLoops_ForColumn_FLB_pass and (not Control_MasterLoops_ForColumn_FLB_nextpass);
                Control_MasterLoops_ForColumn_FLB_bs(0) <= (Control_MasterLoops_ForColumn_FLB_ls(0) or Control_MasterLoops_ForColumn_FLB_la(0)) and Control_MasterLoops_ForColumn_FLB_pass;
            END IF;
            Control_MasterLoops_ForColumn_FLB_v(0) <= Control_MasterLoops_ForColumn_FLB_en(0) and Control_MasterLoops_ForColumn_FLB_pass;
        END IF;
    END PROCESS;

    Control_MasterLoops_ForColumn_FLB_c <= Control_MasterLoops_ForColumn_FLB_prevcount(7 downto 0);

	--Control_MasterLoops_ForColumn_FLA(FLA,527)@3
    Control_MasterLoops_ForColumn_FLA_el <= Control_MasterLoops_ForColumn_FLB_el;
    Control_MasterLoops_ForColumn_FLA_ll <= Control_MasterLoops_ForColumn_FLB_ll;
    Control_MasterLoops_ForColumn_FLA_bd <= Control_MasterLoops_Detect_Pulses_And2_q;
    Control_MasterLoops_ForColumn_FLA_la <= (not Control_MasterLoops_ForColumn_FLA_el) and Control_MasterLoops_ForColumn_FLA_bd;
    Control_MasterLoops_ForColumn_FLA_ld <= Control_MasterLoops_ForColumn_FLA_el or (Control_MasterLoops_ForColumn_FLA_bd and Control_MasterLoops_ForColumn_FLA_ll);

	--ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_replace_wrreg(REG,7875)
    ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_replace_wrreg_q <= "000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_replace_wrreg_q <= ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_replace_rdcnt(COUNTER,7874)
    -- every=1, low=0, high=63, step=1, init=1
    ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_replace_rdcnt_i <= TO_UNSIGNED(1,6);
        ELSIF (clk'EVENT AND clk = '1') THEN
                ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_replace_rdcnt_i <= ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_replace_rdcnt_i + 1;
        END IF;
    END PROCESS;
    ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_replace_rdcnt_i,6));


	--ld_Control_MasterLoops_ForColumn_FLA_ld_to_ChannelOut_FwDone_s_split_0_replace_mem(DUALMEM,7893)
    ld_Control_MasterLoops_ForColumn_FLA_ld_to_ChannelOut_FwDone_s_split_0_replace_mem_reset0 <= areset;
    ld_Control_MasterLoops_ForColumn_FLA_ld_to_ChannelOut_FwDone_s_split_0_replace_mem_ia <= Control_MasterLoops_ForColumn_FLA_ld;
    ld_Control_MasterLoops_ForColumn_FLA_ld_to_ChannelOut_FwDone_s_split_0_replace_mem_aa <= ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_replace_wrreg_q;
    ld_Control_MasterLoops_ForColumn_FLA_ld_to_ChannelOut_FwDone_s_split_0_replace_mem_ab <= ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_replace_rdcnt_q;
    ld_Control_MasterLoops_ForColumn_FLA_ld_to_ChannelOut_FwDone_s_split_0_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 64,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 64,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_Control_MasterLoops_ForColumn_FLA_ld_to_ChannelOut_FwDone_s_split_0_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_Control_MasterLoops_ForColumn_FLA_ld_to_ChannelOut_FwDone_s_split_0_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_Control_MasterLoops_ForColumn_FLA_ld_to_ChannelOut_FwDone_s_split_0_replace_mem_iq,
        address_a => ld_Control_MasterLoops_ForColumn_FLA_ld_to_ChannelOut_FwDone_s_split_0_replace_mem_aa,
        data_a => ld_Control_MasterLoops_ForColumn_FLA_ld_to_ChannelOut_FwDone_s_split_0_replace_mem_ia
    );
        ld_Control_MasterLoops_ForColumn_FLA_ld_to_ChannelOut_FwDone_s_split_0_replace_mem_q <= ld_Control_MasterLoops_ForColumn_FLA_ld_to_ChannelOut_FwDone_s_split_0_replace_mem_iq(0 downto 0);

	--ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_replace_wrreg(REG,7657)
    ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_replace_wrreg_q <= "000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_replace_wrreg_q <= ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--VCC(CONSTANT,1)
    VCC_q <= "1";

	--ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_replace_rdcnt(COUNTER,7656)
    -- every=1, low=0, high=49, step=1, init=1
    ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_replace_rdcnt_i <= TO_UNSIGNED(1,6);
            ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_replace_rdcnt_i = 48 THEN
                  ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_replace_rdcnt_eq <= '1';
                ELSE
                  ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_replace_rdcnt_eq = '1') THEN
                    ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_replace_rdcnt_i <= ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_replace_rdcnt_i - 49;
                ELSE
                    ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_replace_rdcnt_i <= ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_replace_rdcnt_i,6));


	--ld_Control_MasterLoops_ForColumn_FLA_ld_to_ChannelOut_FwDone_s_replace_mem(DUALMEM,7679)
    ld_Control_MasterLoops_ForColumn_FLA_ld_to_ChannelOut_FwDone_s_replace_mem_reset0 <= areset;
    ld_Control_MasterLoops_ForColumn_FLA_ld_to_ChannelOut_FwDone_s_replace_mem_ia <= ld_Control_MasterLoops_ForColumn_FLA_ld_to_ChannelOut_FwDone_s_split_0_replace_mem_q;
    ld_Control_MasterLoops_ForColumn_FLA_ld_to_ChannelOut_FwDone_s_replace_mem_aa <= ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_replace_wrreg_q;
    ld_Control_MasterLoops_ForColumn_FLA_ld_to_ChannelOut_FwDone_s_replace_mem_ab <= ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_replace_rdcnt_q;
    ld_Control_MasterLoops_ForColumn_FLA_ld_to_ChannelOut_FwDone_s_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 50,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 50,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_Control_MasterLoops_ForColumn_FLA_ld_to_ChannelOut_FwDone_s_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_Control_MasterLoops_ForColumn_FLA_ld_to_ChannelOut_FwDone_s_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_Control_MasterLoops_ForColumn_FLA_ld_to_ChannelOut_FwDone_s_replace_mem_iq,
        address_a => ld_Control_MasterLoops_ForColumn_FLA_ld_to_ChannelOut_FwDone_s_replace_mem_aa,
        data_a => ld_Control_MasterLoops_ForColumn_FLA_ld_to_ChannelOut_FwDone_s_replace_mem_ia
    );
        ld_Control_MasterLoops_ForColumn_FLA_ld_to_ChannelOut_FwDone_s_replace_mem_q <= ld_Control_MasterLoops_ForColumn_FLA_ld_to_ChannelOut_FwDone_s_replace_mem_iq(0 downto 0);

	--ld_Control_MasterLoops_ForColumn_FLA_ld_to_ChannelOut_FwDone_s_outputreg(DELAY,7677)
    ld_Control_MasterLoops_ForColumn_FLA_ld_to_ChannelOut_FwDone_s_outputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => ld_Control_MasterLoops_ForColumn_FLA_ld_to_ChannelOut_FwDone_s_replace_mem_q, xout => ld_Control_MasterLoops_ForColumn_FLA_ld_to_ChannelOut_FwDone_s_outputreg_q, clk => clk, aclr => areset );

	--ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_nor(LOGICAL,7674)
    ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_nor_a <= LoopDelay2_notEnable_q;
    ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_nor_b <= ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_sticky_ena_q;
    ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_nor_q <= not (ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_nor_a or ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_nor_b);

	--ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_mem_top(CONSTANT,7670)
    ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_mem_top_q <= "0101110";

	--ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_cmp(LOGICAL,7671)
    ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_cmp_a <= ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_mem_top_q;
    ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_cmp_b <= STD_LOGIC_VECTOR("0" & ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_replace_rdcnt_q);
    ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_cmp_q <= "1" when ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_cmp_a = ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_cmp_b else "0";

	--ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_cmpReg(REG,7672)
    ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_cmpReg_q <= ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_cmp_q;
        END IF;
    END PROCESS;


	--ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_sticky_ena(REG,7675)
    ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_nor_q = "1") THEN
                ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_sticky_ena_q <= ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_enaAnd(LOGICAL,7676)
    ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_enaAnd_a <= ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_sticky_ena_q;
    ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_enaAnd_b <= VCC_q;
    ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_enaAnd_q <= ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_enaAnd_a and ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_enaAnd_b;

	--ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_split_0_replace_mem(DUALMEM,7883)
    ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_split_0_replace_mem_reset0 <= areset;
    ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_split_0_replace_mem_ia <= Control_MasterLoops_ForRows_FLB_c;
    ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_split_0_replace_mem_aa <= ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_replace_wrreg_q;
    ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_split_0_replace_mem_ab <= ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_replace_rdcnt_q;
    ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_split_0_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 6,
        numwords_a => 64,
        width_b => 8,
        widthad_b => 6,
        numwords_b => 64,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_split_0_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_split_0_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_split_0_replace_mem_iq,
        address_a => ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_split_0_replace_mem_aa,
        data_a => ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_split_0_replace_mem_ia
    );
        ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_split_0_replace_mem_q <= ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_split_0_replace_mem_iq(7 downto 0);

	--ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_replace_wrreg(REG,7669)
    ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_replace_wrreg_q <= "000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_replace_wrreg_q <= ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_replace_rdcnt(COUNTER,7668)
    -- every=1, low=0, high=46, step=1, init=1
    ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_replace_rdcnt_i <= TO_UNSIGNED(1,6);
            ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_replace_rdcnt_i = 45 THEN
                  ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_replace_rdcnt_eq <= '1';
                ELSE
                  ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_replace_rdcnt_eq = '1') THEN
                    ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_replace_rdcnt_i <= ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_replace_rdcnt_i - 46;
                ELSE
                    ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_replace_rdcnt_i <= ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_replace_rdcnt_i,6));


	--ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_replace_mem(DUALMEM,7667)
    ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_replace_mem_reset0 <= areset;
    ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_replace_mem_ia <= ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_split_0_replace_mem_q;
    ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_replace_mem_aa <= ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_replace_wrreg_q;
    ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_replace_mem_ab <= ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_replace_rdcnt_q;
    ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 6,
        numwords_a => 47,
        width_b => 8,
        widthad_b => 6,
        numwords_b => 47,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_replace_mem_iq,
        address_a => ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_replace_mem_aa,
        data_a => ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_replace_mem_ia
    );
        ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_replace_mem_q <= ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_replace_mem_iq(7 downto 0);

	--ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_outputreg(DELAY,7665)
    ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_outputreg : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_replace_mem_q, xout => ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_outputreg_q, clk => clk, aclr => areset );

	--ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_replace_mem(DUALMEM,7873)
    ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_replace_mem_reset0 <= areset;
    ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_replace_mem_ia <= Control_MasterLoops_ForColumn_FLB_c;
    ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_replace_mem_aa <= ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_replace_wrreg_q;
    ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_replace_mem_ab <= ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_replace_rdcnt_q;
    ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 6,
        numwords_a => 64,
        width_b => 8,
        widthad_b => 6,
        numwords_b => 64,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_replace_mem_iq,
        address_a => ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_replace_mem_aa,
        data_a => ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_replace_mem_ia
    );
        ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_replace_mem_q <= ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_replace_mem_iq(7 downto 0);

	--ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_replace_mem(DUALMEM,7655)
    ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_replace_mem_reset0 <= areset;
    ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_replace_mem_ia <= ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_split_0_replace_mem_q;
    ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_replace_mem_aa <= ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_replace_wrreg_q;
    ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_replace_mem_ab <= ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_replace_rdcnt_q;
    ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 6,
        numwords_a => 50,
        width_b => 8,
        widthad_b => 6,
        numwords_b => 50,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_replace_mem_iq,
        address_a => ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_replace_mem_aa,
        data_a => ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_replace_mem_ia
    );
        ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_replace_mem_q <= ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_replace_mem_iq(7 downto 0);

	--ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_outputreg(DELAY,7653)
    ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_outputreg : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_replace_mem_q, xout => ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_outputreg_q, clk => clk, aclr => areset );

	--ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_nor(LOGICAL,7628)
    ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_nor_a <= LoopDelay2_notEnable_q;
    ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_nor_b <= ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_sticky_ena_q;
    ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_nor_q <= not (ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_nor_a or ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_nor_b);

	--ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_mem_top(CONSTANT,7624)
    ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_mem_top_q <= "0110010";

	--ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_cmp(LOGICAL,7625)
    ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_cmp_a <= ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_mem_top_q;
    ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_cmp_b <= STD_LOGIC_VECTOR("0" & ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_replace_rdcnt_q);
    ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_cmp_q <= "1" when ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_cmp_a = ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_cmp_b else "0";

	--ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_cmpReg(REG,7626)
    ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_cmpReg_q <= ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_cmp_q;
        END IF;
    END PROCESS;


	--ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_sticky_ena(REG,7629)
    ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_nor_q = "1") THEN
                ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_sticky_ena_q <= ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_enaAnd(LOGICAL,7630)
    ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_enaAnd_a <= ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_sticky_ena_q;
    ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_enaAnd_b <= VCC_q;
    ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_enaAnd_q <= ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_enaAnd_a and ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_enaAnd_b;

	--ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_replace_wrreg(REG,7623)
    ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_replace_wrreg_q <= "000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_replace_wrreg_q <= ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_replace_rdcnt(COUNTER,7622)
    -- every=1, low=0, high=50, step=1, init=1
    ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_replace_rdcnt_i <= TO_UNSIGNED(1,6);
            ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_replace_rdcnt_i = 49 THEN
                  ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_replace_rdcnt_eq <= '1';
                ELSE
                  ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_replace_rdcnt_eq = '1') THEN
                    ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_replace_rdcnt_i <= ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_replace_rdcnt_i - 50;
                ELSE
                    ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_replace_rdcnt_i <= ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_replace_rdcnt_i,6));


	--ld_Top_Path_FP_Acc_And1_q_to_ChannelOut_qv_s_replace_mem(DUALMEM,7643)
    ld_Top_Path_FP_Acc_And1_q_to_ChannelOut_qv_s_replace_mem_reset0 <= areset;
    ld_Top_Path_FP_Acc_And1_q_to_ChannelOut_qv_s_replace_mem_ia <= Top_Path_FP_Acc_And1_q;
    ld_Top_Path_FP_Acc_And1_q_to_ChannelOut_qv_s_replace_mem_aa <= ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_replace_wrreg_q;
    ld_Top_Path_FP_Acc_And1_q_to_ChannelOut_qv_s_replace_mem_ab <= ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_replace_rdcnt_q;
    ld_Top_Path_FP_Acc_And1_q_to_ChannelOut_qv_s_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 51,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 51,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_Top_Path_FP_Acc_And1_q_to_ChannelOut_qv_s_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_Top_Path_FP_Acc_And1_q_to_ChannelOut_qv_s_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_Top_Path_FP_Acc_And1_q_to_ChannelOut_qv_s_replace_mem_iq,
        address_a => ld_Top_Path_FP_Acc_And1_q_to_ChannelOut_qv_s_replace_mem_aa,
        data_a => ld_Top_Path_FP_Acc_And1_q_to_ChannelOut_qv_s_replace_mem_ia
    );
        ld_Top_Path_FP_Acc_And1_q_to_ChannelOut_qv_s_replace_mem_q <= ld_Top_Path_FP_Acc_And1_q_to_ChannelOut_qv_s_replace_mem_iq(0 downto 0);

	--ld_Top_Path_FP_Acc_And1_q_to_ChannelOut_qv_s_outputreg(DELAY,7642)
    ld_Top_Path_FP_Acc_And1_q_to_ChannelOut_qv_s_outputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => ld_Top_Path_FP_Acc_And1_q_to_ChannelOut_qv_s_replace_mem_q, xout => ld_Top_Path_FP_Acc_And1_q_to_ChannelOut_qv_s_outputreg_q, clk => clk, aclr => areset );

	--ChannelOut_4_cast(FLOATCAST,2618)@113
    ChannelOut_4_cast_reset <= areset;
    ChannelOut_4_cast_a <= Bottom_Path_L_ij_aR_x_bI_f_q;
    ChannelOut_4_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ChannelOut_4_cast_reset,
    		dataa	 => ChannelOut_4_cast_a,
    		result	 => ChannelOut_4_cast_q
    	);
    -- synopsys translate off
    ChannelOut_4_cast_q_real <= sIEEE_2_real(ChannelOut_4_cast_q);
    -- synopsys translate on

	--ChannelOut_3_cast(FLOATCAST,2617)@113
    ChannelOut_3_cast_reset <= areset;
    ChannelOut_3_cast_a <= Bottom_Path_L_ij_aR_x_bR_f_q;
    ChannelOut_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ChannelOut_3_cast_reset,
    		dataa	 => ChannelOut_3_cast_a,
    		result	 => ChannelOut_3_cast_q
    	);
    -- synopsys translate off
    ChannelOut_3_cast_q_real <= sIEEE_2_real(ChannelOut_3_cast_q);
    -- synopsys translate on

	--Control_DerivedSignals_And3(LOGICAL,19)@6
    Control_DerivedSignals_And3_a <= Control_MasterLoops_ForRows_FLB_ll;
    Control_DerivedSignals_And3_b <= Control_MasterLoops_ForBanks_FLB_ll;
    Control_DerivedSignals_And3_q <= Control_DerivedSignals_And3_a and Control_DerivedSignals_And3_b;

	--ld_Control_DerivedSignals_And3_q_to_Top_Path_Fw_Fifo_FIFO2_2_d_replace_mem(DUALMEM,7760)
    ld_Control_DerivedSignals_And3_q_to_Top_Path_Fw_Fifo_FIFO2_2_d_replace_mem_reset0 <= areset;
    ld_Control_DerivedSignals_And3_q_to_Top_Path_Fw_Fifo_FIFO2_2_d_replace_mem_ia <= Control_DerivedSignals_And3_q;
    ld_Control_DerivedSignals_And3_q_to_Top_Path_Fw_Fifo_FIFO2_2_d_replace_mem_aa <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_replace_wrreg_q;
    ld_Control_DerivedSignals_And3_q_to_Top_Path_Fw_Fifo_FIFO2_2_d_replace_mem_ab <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_replace_rdcnt_q;
    ld_Control_DerivedSignals_And3_q_to_Top_Path_Fw_Fifo_FIFO2_2_d_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 60,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 60,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_Control_MasterLoops_ForBanks_FLB_ll_to_Top_Path_Fw_Fifo_FIFO2_0_d_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_Control_DerivedSignals_And3_q_to_Top_Path_Fw_Fifo_FIFO2_2_d_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_Control_DerivedSignals_And3_q_to_Top_Path_Fw_Fifo_FIFO2_2_d_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_Control_DerivedSignals_And3_q_to_Top_Path_Fw_Fifo_FIFO2_2_d_replace_mem_iq,
        address_a => ld_Control_DerivedSignals_And3_q_to_Top_Path_Fw_Fifo_FIFO2_2_d_replace_mem_aa,
        data_a => ld_Control_DerivedSignals_And3_q_to_Top_Path_Fw_Fifo_FIFO2_2_d_replace_mem_ia
    );
        ld_Control_DerivedSignals_And3_q_to_Top_Path_Fw_Fifo_FIFO2_2_d_replace_mem_q <= ld_Control_DerivedSignals_And3_q_to_Top_Path_Fw_Fifo_FIFO2_2_d_replace_mem_iq(0 downto 0);

	--Top_Path_Fw_Fifo_FIFO2_2(FIFO,1819)@67
    Top_Path_Fw_Fifo_FIFO2_2_reset <= areset;

    Top_Path_Fw_Fifo_FIFO2_2_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 1,
      almost_full_value => 16,
      intended_device_family => "Stratix IV",
      lpm_numwords => 32,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 5,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Top_Path_FP_Acc_Or_q(0),
      aclr => Top_Path_Fw_Fifo_FIFO2_2_reset,
      clock => clk,
      wrreq => ld_Control_MasterLoops_ForRows_FLB_v_to_Top_Path_Fw_Fifo_FIFO1_re_v_outputreg_q(0),
      data => ld_Control_DerivedSignals_And3_q_to_Top_Path_Fw_Fifo_FIFO2_2_d_replace_mem_q,
      almost_full => Top_Path_Fw_Fifo_FIFO2_2_f(0),
      almost_empty => Top_Path_Fw_Fifo_FIFO2_2_t(0),
      empty => Top_Path_Fw_Fifo_FIFO2_2_empty(0),
      q => Top_Path_Fw_Fifo_FIFO2_2_q
    );
    Top_Path_Fw_Fifo_FIFO2_2_v <= not Top_Path_Fw_Fifo_FIFO2_2_empty;
    Top_Path_Fw_Fifo_FIFO2_2_e <= not Top_Path_Fw_Fifo_FIFO2_2_t;

	--Top_Path_And1(LOGICAL,836)@67
    Top_Path_And1_a <= Top_Path_FP_Acc_Or_q;
    Top_Path_And1_b <= Top_Path_Fw_Fifo_FIFO2_2_q;
    Top_Path_And1_q <= Top_Path_And1_a and Top_Path_And1_b;

	--ld_Top_Path_And1_q_to_ChannelOut_y_v_o_s_replace_mem(DUALMEM,7632)
    ld_Top_Path_And1_q_to_ChannelOut_y_v_o_s_replace_mem_reset0 <= areset;
    ld_Top_Path_And1_q_to_ChannelOut_y_v_o_s_replace_mem_ia <= Top_Path_And1_q;
    ld_Top_Path_And1_q_to_ChannelOut_y_v_o_s_replace_mem_aa <= ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_replace_wrreg_q;
    ld_Top_Path_And1_q_to_ChannelOut_y_v_o_s_replace_mem_ab <= ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_replace_rdcnt_q;
    ld_Top_Path_And1_q_to_ChannelOut_y_v_o_s_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 51,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 51,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_Top_Path_And1_q_to_ChannelOut_y_v_o_s_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_Top_Path_And1_q_to_ChannelOut_y_v_o_s_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_Top_Path_And1_q_to_ChannelOut_y_v_o_s_replace_mem_iq,
        address_a => ld_Top_Path_And1_q_to_ChannelOut_y_v_o_s_replace_mem_aa,
        data_a => ld_Top_Path_And1_q_to_ChannelOut_y_v_o_s_replace_mem_ia
    );
        ld_Top_Path_And1_q_to_ChannelOut_y_v_o_s_replace_mem_q <= ld_Top_Path_And1_q_to_ChannelOut_y_v_o_s_replace_mem_iq(0 downto 0);

	--ld_Top_Path_And1_q_to_ChannelOut_y_v_o_s_outputreg(DELAY,7631)
    ld_Top_Path_And1_q_to_ChannelOut_y_v_o_s_outputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => ld_Top_Path_And1_q_to_ChannelOut_y_v_o_s_replace_mem_q, xout => ld_Top_Path_And1_q_to_ChannelOut_y_v_o_s_outputreg_q, clk => clk, aclr => areset );

	--Bottom_Path_Not(LOGICAL,10)@67
    Bottom_Path_Not_a <= Top_Path_And1_q;
    Bottom_Path_Not_q <= not Bottom_Path_Not_a;

	--Bottom_Path_And(LOGICAL,2)@67
    Bottom_Path_And_a <= Top_Path_FP_Acc_And1_q;
    Bottom_Path_And_b <= Bottom_Path_Not_q;
    Bottom_Path_And_q <= Bottom_Path_And_a and Bottom_Path_And_b;

	--ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_replace_mem(DUALMEM,7621)
    ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_replace_mem_reset0 <= areset;
    ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_replace_mem_ia <= Bottom_Path_And_q;
    ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_replace_mem_aa <= ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_replace_wrreg_q;
    ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_replace_mem_ab <= ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_replace_rdcnt_q;
    ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 51,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 51,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_replace_mem_iq,
        address_a => ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_replace_mem_aa,
        data_a => ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_replace_mem_ia
    );
        ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_replace_mem_q <= ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_replace_mem_iq(0 downto 0);

	--ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_outputreg(DELAY,7620)
    ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_outputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_replace_mem_q, xout => ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_outputreg_q, clk => clk, aclr => areset );

	--ChannelOut(PORTOUT,15)@120
    Lij_v_s <= ld_Bottom_Path_And_q_to_ChannelOut_Lij_v_s_outputreg_q;
    y_v_o_s <= ld_Top_Path_And1_q_to_ChannelOut_y_v_o_s_outputreg_q;
    q_re <= ChannelOut_3_cast_q;
    q_im <= ChannelOut_4_cast_q;
    qv_s <= ld_Top_Path_FP_Acc_And1_q_to_ChannelOut_qv_s_outputreg_q;
    q2_re <= ChannelOut_3_cast_q;
    q2_im <= ChannelOut_4_cast_q;
    ColumnIdx_s <= ld_Control_MasterLoops_ForColumn_FLB_c_to_ChannelOut_ColumnIdx_s_outputreg_q;
    RowIdx_s <= ld_Control_MasterLoops_ForRows_FLB_c_to_ChannelOut_RowIdx_s_outputreg_q;
    FwDone_s <= ld_Control_MasterLoops_ForColumn_FLA_ld_to_ChannelOut_FwDone_s_outputreg_q;


end normal;
