vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab03-count/counter.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 23:14:59 on Jan 01,2021
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab03-count/counter.sv 
# -- Compiling module counter
# 
# Top level modules:
# 	counter
# End time: 23:14:59 on Jan 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab03-count/counter_test.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 23:14:59 on Jan 01,2021
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab03-count/counter_test.sv 
# -- Compiling module counter_test
# 
# Top level modules:
# 	counter_test
# End time: 23:14:59 on Jan 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.counter_test
# vsim work.counter_test 
# Start time: 23:15:06 on Jan 01,2021
# Loading sv_std.std
# Loading work.counter_test
# Loading work.counter
run -all
# time=   0ns clk=1 rst_=x load=x enable=x data=xx count=xx
# time=   5ns clk=0 rst_=0 load=x enable=x data=xx count=00
# time=  10ns clk=1 rst_=0 load=x enable=x data=xx count=00
# time=  15ns clk=0 rst_=1 load=0 enable=1 data=xx count=00
# time=  20ns clk=1 rst_=1 load=0 enable=1 data=xx count=01
# time=  25ns clk=0 rst_=1 load=0 enable=1 data=xx count=01
# time=  30ns clk=1 rst_=1 load=0 enable=1 data=xx count=02
# time=  35ns clk=0 rst_=1 load=0 enable=1 data=xx count=02
# time=  40ns clk=1 rst_=1 load=0 enable=1 data=xx count=03
# time=  45ns clk=0 rst_=1 load=0 enable=1 data=xx count=03
# time=  50ns clk=1 rst_=1 load=0 enable=1 data=xx count=04
# time=  55ns clk=0 rst_=1 load=0 enable=0 data=xx count=04
# time=  60ns clk=1 rst_=1 load=0 enable=0 data=xx count=04
# time=  65ns clk=0 rst_=1 load=0 enable=0 data=xx count=04
# time=  70ns clk=1 rst_=1 load=0 enable=0 data=xx count=04
# time=  75ns clk=0 rst_=1 load=1 enable=0 data=15 count=04
# time=  80ns clk=1 rst_=1 load=1 enable=0 data=15 count=15
# time=  85ns clk=0 rst_=1 load=1 enable=1 data=1d count=15
# time=  90ns clk=1 rst_=1 load=1 enable=1 data=1d count=1d
# time=  95ns clk=0 rst_=1 load=0 enable=1 data=xx count=1d
# time= 100ns clk=1 rst_=1 load=0 enable=1 data=xx count=1e
# time= 105ns clk=0 rst_=1 load=0 enable=1 data=xx count=1e
# time= 110ns clk=1 rst_=1 load=0 enable=1 data=xx count=1f
# time= 115ns clk=0 rst_=1 load=0 enable=1 data=xx count=1f
# time= 120ns clk=1 rst_=1 load=0 enable=1 data=xx count=00
# time= 125ns clk=0 rst_=1 load=0 enable=1 data=xx count=00
# time= 130ns clk=1 rst_=1 load=0 enable=1 data=xx count=01
# COUNTER TEST PASSED
# ** Note: $finish    : /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab03-count/counter_test.sv(84)
#    Time: 135 ns  Iteration: 1  Instance: /counter_test
# End time: 23:15:23 on Jan 01,2021, Elapsed time: 0:00:17
# Errors: 0, Warnings: 0
