<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TMS320F28335 Library: _TMS_SCR Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../customize.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="../../th-koeln-logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">TMS320F28335 Library
   &#160;<span id="projectnumber">1.0</span>
   </div>
   <div id="projectbrief">Documentation</div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d8/def/struct___t_m_s___s_c_r.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">_TMS_SCR Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>PLL, Clocking, Watchdog, and Low-Power Mode Registers (TMC_BASE_SCR).  
 <a href="../../d8/def/struct___t_m_s___s_c_r.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d8/d5c/_t_m_c___b_a_s_e___s_c_r_8h_source.html">TMC_BASE_SCR.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ad4b19c36d27323c45ae160a8162077c6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d4/d69/global__defines_8h.html#abd82d806a7d411d6b2275422007cc4f8">TM_REG16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/def/struct___t_m_s___s_c_r.html#ad4b19c36d27323c45ae160a8162077c6">PLLSTS</a></td></tr>
<tr class="memdesc:ad4b19c36d27323c45ae160a8162077c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL Status Register.  <a href="../../d8/def/struct___t_m_s___s_c_r.html#ad4b19c36d27323c45ae160a8162077c6">More...</a><br /></td></tr>
<tr class="separator:ad4b19c36d27323c45ae160a8162077c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac150e766f19ea732e06a735391708833"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d4/d69/global__defines_8h.html#abd82d806a7d411d6b2275422007cc4f8">TM_REG16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/def/struct___t_m_s___s_c_r.html#ac150e766f19ea732e06a735391708833">Reserved0</a> [8]</td></tr>
<tr class="separator:ac150e766f19ea732e06a735391708833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00a1e4c658f9afa099bb99423ae6f31f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d4/d69/global__defines_8h.html#abd82d806a7d411d6b2275422007cc4f8">TM_REG16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/def/struct___t_m_s___s_c_r.html#a00a1e4c658f9afa099bb99423ae6f31f">HISPCP</a></td></tr>
<tr class="memdesc:a00a1e4c658f9afa099bb99423ae6f31f"><td class="mdescLeft">&#160;</td><td class="mdescRight">High-Speed Peripheral Clock Prescaler.  <a href="../../d8/def/struct___t_m_s___s_c_r.html#a00a1e4c658f9afa099bb99423ae6f31f">More...</a><br /></td></tr>
<tr class="separator:a00a1e4c658f9afa099bb99423ae6f31f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7b47f5da860d407bcef80c1a993a7b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d4/d69/global__defines_8h.html#abd82d806a7d411d6b2275422007cc4f8">TM_REG16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/def/struct___t_m_s___s_c_r.html#aa7b47f5da860d407bcef80c1a993a7b4">LOSPCP</a></td></tr>
<tr class="memdesc:aa7b47f5da860d407bcef80c1a993a7b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low-Speed Peripheral Clock Prescaler Register.  <a href="../../d8/def/struct___t_m_s___s_c_r.html#aa7b47f5da860d407bcef80c1a993a7b4">More...</a><br /></td></tr>
<tr class="separator:aa7b47f5da860d407bcef80c1a993a7b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57a2946935867a52784e5b445bef2650"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d4/d69/global__defines_8h.html#abd82d806a7d411d6b2275422007cc4f8">TM_REG16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/def/struct___t_m_s___s_c_r.html#a57a2946935867a52784e5b445bef2650">PCLKCR0</a></td></tr>
<tr class="memdesc:a57a2946935867a52784e5b445bef2650"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock Control Register 0.  <a href="../../d8/def/struct___t_m_s___s_c_r.html#a57a2946935867a52784e5b445bef2650">More...</a><br /></td></tr>
<tr class="separator:a57a2946935867a52784e5b445bef2650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d4901f9651eb0595659d9c976bb5368"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d4/d69/global__defines_8h.html#abd82d806a7d411d6b2275422007cc4f8">TM_REG16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/def/struct___t_m_s___s_c_r.html#a0d4901f9651eb0595659d9c976bb5368">PCLKCR1</a></td></tr>
<tr class="memdesc:a0d4901f9651eb0595659d9c976bb5368"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock Control Register 1.  <a href="../../d8/def/struct___t_m_s___s_c_r.html#a0d4901f9651eb0595659d9c976bb5368">More...</a><br /></td></tr>
<tr class="separator:a0d4901f9651eb0595659d9c976bb5368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acca04069363b32b7bc669484e98edb01"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d4/d69/global__defines_8h.html#abd82d806a7d411d6b2275422007cc4f8">TM_REG16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/def/struct___t_m_s___s_c_r.html#acca04069363b32b7bc669484e98edb01">LPMCR0</a></td></tr>
<tr class="memdesc:acca04069363b32b7bc669484e98edb01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low Power Mode Control 0 Register.  <a href="../../d8/def/struct___t_m_s___s_c_r.html#acca04069363b32b7bc669484e98edb01">More...</a><br /></td></tr>
<tr class="separator:acca04069363b32b7bc669484e98edb01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a027115e497ded99aab1efb1a0285c5c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d4/d69/global__defines_8h.html#abd82d806a7d411d6b2275422007cc4f8">TM_REG16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/def/struct___t_m_s___s_c_r.html#a027115e497ded99aab1efb1a0285c5c5">Reserved1</a> [1]</td></tr>
<tr class="separator:a027115e497ded99aab1efb1a0285c5c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af042deaf397447388bf06ea7ec66b9b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d4/d69/global__defines_8h.html#abd82d806a7d411d6b2275422007cc4f8">TM_REG16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/def/struct___t_m_s___s_c_r.html#af042deaf397447388bf06ea7ec66b9b6">PCLKCR3</a></td></tr>
<tr class="memdesc:af042deaf397447388bf06ea7ec66b9b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock Control Register 3.  <a href="../../d8/def/struct___t_m_s___s_c_r.html#af042deaf397447388bf06ea7ec66b9b6">More...</a><br /></td></tr>
<tr class="separator:af042deaf397447388bf06ea7ec66b9b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8b393a9b408eebe5e727dff6c765ea7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d4/d69/global__defines_8h.html#abd82d806a7d411d6b2275422007cc4f8">TM_REG16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/def/struct___t_m_s___s_c_r.html#ac8b393a9b408eebe5e727dff6c765ea7">PLLCR</a></td></tr>
<tr class="memdesc:ac8b393a9b408eebe5e727dff6c765ea7"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL Control Register.  <a href="../../d8/def/struct___t_m_s___s_c_r.html#ac8b393a9b408eebe5e727dff6c765ea7">More...</a><br /></td></tr>
<tr class="separator:ac8b393a9b408eebe5e727dff6c765ea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8d43bbbde1c4b167e4b4f8b6abc119c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d4/d69/global__defines_8h.html#abd82d806a7d411d6b2275422007cc4f8">TM_REG16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/def/struct___t_m_s___s_c_r.html#ab8d43bbbde1c4b167e4b4f8b6abc119c">SCSR</a></td></tr>
<tr class="memdesc:ab8d43bbbde1c4b167e4b4f8b6abc119c"><td class="mdescLeft">&#160;</td><td class="mdescRight">System Control and Status Register.  <a href="../../d8/def/struct___t_m_s___s_c_r.html#ab8d43bbbde1c4b167e4b4f8b6abc119c">More...</a><br /></td></tr>
<tr class="separator:ab8d43bbbde1c4b167e4b4f8b6abc119c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86bea4c9260b985d1864f00ff63952bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d4/d69/global__defines_8h.html#abd82d806a7d411d6b2275422007cc4f8">TM_REG16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/def/struct___t_m_s___s_c_r.html#a86bea4c9260b985d1864f00ff63952bb">WDCNTR</a></td></tr>
<tr class="memdesc:a86bea4c9260b985d1864f00ff63952bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog Counter Register.  <a href="../../d8/def/struct___t_m_s___s_c_r.html#a86bea4c9260b985d1864f00ff63952bb">More...</a><br /></td></tr>
<tr class="separator:a86bea4c9260b985d1864f00ff63952bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a327b7ddfde47aa240fdb13d698c9604b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d4/d69/global__defines_8h.html#abd82d806a7d411d6b2275422007cc4f8">TM_REG16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/def/struct___t_m_s___s_c_r.html#a327b7ddfde47aa240fdb13d698c9604b">Reserved2</a> [1]</td></tr>
<tr class="separator:a327b7ddfde47aa240fdb13d698c9604b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48d13dd9e95663f747d663e19760f000"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d4/d69/global__defines_8h.html#abd82d806a7d411d6b2275422007cc4f8">TM_REG16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/def/struct___t_m_s___s_c_r.html#a48d13dd9e95663f747d663e19760f000">WDKEY</a></td></tr>
<tr class="memdesc:a48d13dd9e95663f747d663e19760f000"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog Reset Key Register.  <a href="../../d8/def/struct___t_m_s___s_c_r.html#a48d13dd9e95663f747d663e19760f000">More...</a><br /></td></tr>
<tr class="separator:a48d13dd9e95663f747d663e19760f000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76f17d6cae76a12ec6a1e2c5c32bb56c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d4/d69/global__defines_8h.html#abd82d806a7d411d6b2275422007cc4f8">TM_REG16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/def/struct___t_m_s___s_c_r.html#a76f17d6cae76a12ec6a1e2c5c32bb56c">Reserved3</a> [3]</td></tr>
<tr class="separator:a76f17d6cae76a12ec6a1e2c5c32bb56c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99a6dfe75f3facfe8259bee07e0b0531"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d4/d69/global__defines_8h.html#abd82d806a7d411d6b2275422007cc4f8">TM_REG16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/def/struct___t_m_s___s_c_r.html#a99a6dfe75f3facfe8259bee07e0b0531">WDCR</a></td></tr>
<tr class="memdesc:a99a6dfe75f3facfe8259bee07e0b0531"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog Control Register.  <a href="../../d8/def/struct___t_m_s___s_c_r.html#a99a6dfe75f3facfe8259bee07e0b0531">More...</a><br /></td></tr>
<tr class="separator:a99a6dfe75f3facfe8259bee07e0b0531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee07cc229ffecb9dc6532d98ec0c02"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d4/d69/global__defines_8h.html#abd82d806a7d411d6b2275422007cc4f8">TM_REG16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/def/struct___t_m_s___s_c_r.html#a6eee07cc229ffecb9dc6532d98ec0c02">Reserved4</a> [4]</td></tr>
<tr class="separator:a6eee07cc229ffecb9dc6532d98ec0c02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abff83e29e76f5bb635a4cc4a168d346f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d4/d69/global__defines_8h.html#abd82d806a7d411d6b2275422007cc4f8">TM_REG16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/def/struct___t_m_s___s_c_r.html#abff83e29e76f5bb635a4cc4a168d346f">MAPCNF</a></td></tr>
<tr class="memdesc:abff83e29e76f5bb635a4cc4a168d346f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use to re-map ePWM/HRPWM to Peripheral Frame 3 where they can be accessed by the DMA (EALLOW protected)  <a href="../../d8/def/struct___t_m_s___s_c_r.html#abff83e29e76f5bb635a4cc4a168d346f">More...</a><br /></td></tr>
<tr class="separator:abff83e29e76f5bb635a4cc4a168d346f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>PLL, Clocking, Watchdog, and Low-Power Mode Registers (TMC_BASE_SCR). </p>
<p><br  />
Start at address 0x7011<br  />
<a href="../../../doc_documents/Technical_Reference_Manual.pdf#page=60" target="_blank">See Technical_Reference_Manual</a> </p>

<p class="definition">Definition at line <a class="el" href="../../d8/d5c/_t_m_c___b_a_s_e___s_c_r_8h_source.html#l00014">14</a> of file <a class="el" href="../../d8/d5c/_t_m_c___b_a_s_e___s_c_r_8h_source.html">TMC_BASE_SCR.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a00a1e4c658f9afa099bb99423ae6f31f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00a1e4c658f9afa099bb99423ae6f31f">&#9670;&nbsp;</a></span>HISPCP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d69/global__defines_8h.html#abd82d806a7d411d6b2275422007cc4f8">TM_REG16</a> HISPCP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>High-Speed Peripheral Clock Prescaler. </p>

<p class="definition">Definition at line <a class="el" href="../../d8/d5c/_t_m_c___b_a_s_e___s_c_r_8h_source.html#l00017">17</a> of file <a class="el" href="../../d8/d5c/_t_m_c___b_a_s_e___s_c_r_8h_source.html">TMC_BASE_SCR.h</a>.</p>

</div>
</div>
<a id="aa7b47f5da860d407bcef80c1a993a7b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7b47f5da860d407bcef80c1a993a7b4">&#9670;&nbsp;</a></span>LOSPCP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d69/global__defines_8h.html#abd82d806a7d411d6b2275422007cc4f8">TM_REG16</a> LOSPCP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Low-Speed Peripheral Clock Prescaler Register. </p>

<p class="definition">Definition at line <a class="el" href="../../d8/d5c/_t_m_c___b_a_s_e___s_c_r_8h_source.html#l00018">18</a> of file <a class="el" href="../../d8/d5c/_t_m_c___b_a_s_e___s_c_r_8h_source.html">TMC_BASE_SCR.h</a>.</p>

</div>
</div>
<a id="acca04069363b32b7bc669484e98edb01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acca04069363b32b7bc669484e98edb01">&#9670;&nbsp;</a></span>LPMCR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d69/global__defines_8h.html#abd82d806a7d411d6b2275422007cc4f8">TM_REG16</a> LPMCR0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Low Power Mode Control 0 Register. </p>

<p class="definition">Definition at line <a class="el" href="../../d8/d5c/_t_m_c___b_a_s_e___s_c_r_8h_source.html#l00021">21</a> of file <a class="el" href="../../d8/d5c/_t_m_c___b_a_s_e___s_c_r_8h_source.html">TMC_BASE_SCR.h</a>.</p>

</div>
</div>
<a id="abff83e29e76f5bb635a4cc4a168d346f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abff83e29e76f5bb635a4cc4a168d346f">&#9670;&nbsp;</a></span>MAPCNF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d69/global__defines_8h.html#abd82d806a7d411d6b2275422007cc4f8">TM_REG16</a> MAPCNF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Use to re-map ePWM/HRPWM to Peripheral Frame 3 where they can be accessed by the DMA (EALLOW protected) </p>

<p class="definition">Definition at line <a class="el" href="../../d8/d5c/_t_m_c___b_a_s_e___s_c_r_8h_source.html#l00032">32</a> of file <a class="el" href="../../d8/d5c/_t_m_c___b_a_s_e___s_c_r_8h_source.html">TMC_BASE_SCR.h</a>.</p>

</div>
</div>
<a id="a57a2946935867a52784e5b445bef2650"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57a2946935867a52784e5b445bef2650">&#9670;&nbsp;</a></span>PCLKCR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d69/global__defines_8h.html#abd82d806a7d411d6b2275422007cc4f8">TM_REG16</a> PCLKCR0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral Clock Control Register 0. </p>

<p class="definition">Definition at line <a class="el" href="../../d8/d5c/_t_m_c___b_a_s_e___s_c_r_8h_source.html#l00019">19</a> of file <a class="el" href="../../d8/d5c/_t_m_c___b_a_s_e___s_c_r_8h_source.html">TMC_BASE_SCR.h</a>.</p>

</div>
</div>
<a id="a0d4901f9651eb0595659d9c976bb5368"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d4901f9651eb0595659d9c976bb5368">&#9670;&nbsp;</a></span>PCLKCR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d69/global__defines_8h.html#abd82d806a7d411d6b2275422007cc4f8">TM_REG16</a> PCLKCR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral Clock Control Register 1. </p>

<p class="definition">Definition at line <a class="el" href="../../d8/d5c/_t_m_c___b_a_s_e___s_c_r_8h_source.html#l00020">20</a> of file <a class="el" href="../../d8/d5c/_t_m_c___b_a_s_e___s_c_r_8h_source.html">TMC_BASE_SCR.h</a>.</p>

</div>
</div>
<a id="af042deaf397447388bf06ea7ec66b9b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af042deaf397447388bf06ea7ec66b9b6">&#9670;&nbsp;</a></span>PCLKCR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d69/global__defines_8h.html#abd82d806a7d411d6b2275422007cc4f8">TM_REG16</a> PCLKCR3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral Clock Control Register 3. </p>

<p class="definition">Definition at line <a class="el" href="../../d8/d5c/_t_m_c___b_a_s_e___s_c_r_8h_source.html#l00023">23</a> of file <a class="el" href="../../d8/d5c/_t_m_c___b_a_s_e___s_c_r_8h_source.html">TMC_BASE_SCR.h</a>.</p>

</div>
</div>
<a id="ac8b393a9b408eebe5e727dff6c765ea7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8b393a9b408eebe5e727dff6c765ea7">&#9670;&nbsp;</a></span>PLLCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d69/global__defines_8h.html#abd82d806a7d411d6b2275422007cc4f8">TM_REG16</a> PLLCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL Control Register. </p>

<p class="definition">Definition at line <a class="el" href="../../d8/d5c/_t_m_c___b_a_s_e___s_c_r_8h_source.html#l00024">24</a> of file <a class="el" href="../../d8/d5c/_t_m_c___b_a_s_e___s_c_r_8h_source.html">TMC_BASE_SCR.h</a>.</p>

</div>
</div>
<a id="ad4b19c36d27323c45ae160a8162077c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4b19c36d27323c45ae160a8162077c6">&#9670;&nbsp;</a></span>PLLSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d69/global__defines_8h.html#abd82d806a7d411d6b2275422007cc4f8">TM_REG16</a> PLLSTS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL Status Register. </p>

<p class="definition">Definition at line <a class="el" href="../../d8/d5c/_t_m_c___b_a_s_e___s_c_r_8h_source.html#l00015">15</a> of file <a class="el" href="../../d8/d5c/_t_m_c___b_a_s_e___s_c_r_8h_source.html">TMC_BASE_SCR.h</a>.</p>

</div>
</div>
<a id="ac150e766f19ea732e06a735391708833"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac150e766f19ea732e06a735391708833">&#9670;&nbsp;</a></span>Reserved0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d69/global__defines_8h.html#abd82d806a7d411d6b2275422007cc4f8">TM_REG16</a> Reserved0[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d8/d5c/_t_m_c___b_a_s_e___s_c_r_8h_source.html#l00016">16</a> of file <a class="el" href="../../d8/d5c/_t_m_c___b_a_s_e___s_c_r_8h_source.html">TMC_BASE_SCR.h</a>.</p>

</div>
</div>
<a id="a027115e497ded99aab1efb1a0285c5c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a027115e497ded99aab1efb1a0285c5c5">&#9670;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d69/global__defines_8h.html#abd82d806a7d411d6b2275422007cc4f8">TM_REG16</a> Reserved1[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d8/d5c/_t_m_c___b_a_s_e___s_c_r_8h_source.html#l00022">22</a> of file <a class="el" href="../../d8/d5c/_t_m_c___b_a_s_e___s_c_r_8h_source.html">TMC_BASE_SCR.h</a>.</p>

</div>
</div>
<a id="a327b7ddfde47aa240fdb13d698c9604b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a327b7ddfde47aa240fdb13d698c9604b">&#9670;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d69/global__defines_8h.html#abd82d806a7d411d6b2275422007cc4f8">TM_REG16</a> Reserved2[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d8/d5c/_t_m_c___b_a_s_e___s_c_r_8h_source.html#l00027">27</a> of file <a class="el" href="../../d8/d5c/_t_m_c___b_a_s_e___s_c_r_8h_source.html">TMC_BASE_SCR.h</a>.</p>

</div>
</div>
<a id="a76f17d6cae76a12ec6a1e2c5c32bb56c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76f17d6cae76a12ec6a1e2c5c32bb56c">&#9670;&nbsp;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d69/global__defines_8h.html#abd82d806a7d411d6b2275422007cc4f8">TM_REG16</a> Reserved3[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d8/d5c/_t_m_c___b_a_s_e___s_c_r_8h_source.html#l00029">29</a> of file <a class="el" href="../../d8/d5c/_t_m_c___b_a_s_e___s_c_r_8h_source.html">TMC_BASE_SCR.h</a>.</p>

</div>
</div>
<a id="a6eee07cc229ffecb9dc6532d98ec0c02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6eee07cc229ffecb9dc6532d98ec0c02">&#9670;&nbsp;</a></span>Reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d69/global__defines_8h.html#abd82d806a7d411d6b2275422007cc4f8">TM_REG16</a> Reserved4[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d8/d5c/_t_m_c___b_a_s_e___s_c_r_8h_source.html#l00031">31</a> of file <a class="el" href="../../d8/d5c/_t_m_c___b_a_s_e___s_c_r_8h_source.html">TMC_BASE_SCR.h</a>.</p>

</div>
</div>
<a id="ab8d43bbbde1c4b167e4b4f8b6abc119c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8d43bbbde1c4b167e4b4f8b6abc119c">&#9670;&nbsp;</a></span>SCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d69/global__defines_8h.html#abd82d806a7d411d6b2275422007cc4f8">TM_REG16</a> SCSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System Control and Status Register. </p>

<p class="definition">Definition at line <a class="el" href="../../d8/d5c/_t_m_c___b_a_s_e___s_c_r_8h_source.html#l00025">25</a> of file <a class="el" href="../../d8/d5c/_t_m_c___b_a_s_e___s_c_r_8h_source.html">TMC_BASE_SCR.h</a>.</p>

</div>
</div>
<a id="a86bea4c9260b985d1864f00ff63952bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86bea4c9260b985d1864f00ff63952bb">&#9670;&nbsp;</a></span>WDCNTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d69/global__defines_8h.html#abd82d806a7d411d6b2275422007cc4f8">TM_REG16</a> WDCNTR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Watchdog Counter Register. </p>

<p class="definition">Definition at line <a class="el" href="../../d8/d5c/_t_m_c___b_a_s_e___s_c_r_8h_source.html#l00026">26</a> of file <a class="el" href="../../d8/d5c/_t_m_c___b_a_s_e___s_c_r_8h_source.html">TMC_BASE_SCR.h</a>.</p>

</div>
</div>
<a id="a99a6dfe75f3facfe8259bee07e0b0531"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99a6dfe75f3facfe8259bee07e0b0531">&#9670;&nbsp;</a></span>WDCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d69/global__defines_8h.html#abd82d806a7d411d6b2275422007cc4f8">TM_REG16</a> WDCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Watchdog Control Register. </p>

<p class="definition">Definition at line <a class="el" href="../../d8/d5c/_t_m_c___b_a_s_e___s_c_r_8h_source.html#l00030">30</a> of file <a class="el" href="../../d8/d5c/_t_m_c___b_a_s_e___s_c_r_8h_source.html">TMC_BASE_SCR.h</a>.</p>

</div>
</div>
<a id="a48d13dd9e95663f747d663e19760f000"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48d13dd9e95663f747d663e19760f000">&#9670;&nbsp;</a></span>WDKEY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d69/global__defines_8h.html#abd82d806a7d411d6b2275422007cc4f8">TM_REG16</a> WDKEY</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Watchdog Reset Key Register. </p>

<p class="definition">Definition at line <a class="el" href="../../d8/d5c/_t_m_c___b_a_s_e___s_c_r_8h_source.html#l00028">28</a> of file <a class="el" href="../../d8/d5c/_t_m_c___b_a_s_e___s_c_r_8h_source.html">TMC_BASE_SCR.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d8/def/struct___t_m_s___s_c_r.html">_TMS_SCR</a></li>
    <li class="footer">Generated by <a href="http://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
