INFO: [VRFC 10-2263] Analyzing Verilog file "D:/song/LAB/Vivado/lab_ALU/lab_ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/song/LAB/Vivado/lab_ALU/lab_ALU.srcs/sim_1/new/test_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/song/LAB/Vivado/lab_ALU/lab_ALU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
