;redcode
;assert 1
	SPL 0, <-22
	CMP -277, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 102, @220
	SUB 0, -0
	SUB #10, <-122
	SLT #300, @790
	MOV -507, <-50
	JMZ 290, 0
	SPL 400, <402
	SUB 114, 100
	SPL 114, 100
	MOV -1, <-20
	ADD 30, 9
	ADD 210, 60
	MOV -507, <-50
	SLT #130, 8
	SUB 210, 60
	MOV -507, <-50
	ADD 210, 60
	SUB -4, @-0
	MOV @-127, @100
	ADD 30, 9
	MOV -507, <-50
	MOV -507, <-50
	MOV -507, <-50
	SUB @0, @2
	SUB @600, @102
	SPL 100, 600
	ADD 30, 9
	ADD 30, 9
	ADD 30, 9
	SPL 400, <402
	MOV -301, <-20
	JMP 0, #2
	SLT 210, 60
	SUB #0, -2
	SLT 210, 60
	SUB #0, -2
	CMP 110, 100
	SUB #0, -2
	CMP -277, <-126
	DJN -1, @-20
	SPL <121, 106
	ADD 219, 60
	ADD 30, 9
	CMP -277, <-126
	SUB <0, @2
	DJN -1, @-20
	SLT 102, @220
	SPL 0, <-102
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -17, <-40
	MOV -17, <-40
	SUB 810, 240
	SUB @127, @106
	SUB @127, @106
	JMP -17, @-20
	MOV -17, <-20
	SUB @127, 106
	JMZ -130, 9
	SUB 1, 12
	SPL 0, <-102
	SUB @121, 103
	JMP @172, #202
	SUB 1, 12
	MOV -17, <-40
	SUB 1, 12
	SPL 0, <-116
	ADD #1, 0
	SUB 727, @106
	JMZ <-127, #106
	ADD 210, 30
	ADD 841, 50
	ADD <841, 50
	MOV -307, <-20
	SUB @127, @106
	SUB -207, <-120
	SUB @127, @106
	ADD 210, 30
	SUB @127, @106
	SUB 1, 12
	ADD 841, 50
	SPL @0, #0
	SPL 0, <-116
	SUB 810, 210
	JMZ -17, @-20
	SUB @127, @106
	CMP -207, <-120
	ADD 841, 50
	ADD 210, 30
	JMZ @-930, 9
	SPL 0, <-102
	MOV -307, <-20
	ADD 841, 50
	JMP <127, 106
	CMP -207, <-120
	MOV -7, <-20
	MOV -1, <-20
	MOV -7, <-20
