

================================================================
== Vitis HLS Report for 'pool2_Pipeline_L4'
================================================================
* Date:           Sat Jan 25 23:53:52 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       Pool2 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       30|       30|  0.300 us|  0.300 us|   28|   28|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L4      |       28|       28|         3|          1|          1|    27|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.64>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:57]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%mux_case_114 = alloca i32 1"   --->   Operation 7 'alloca' 'mux_case_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%mux_case_321 = alloca i32 1"   --->   Operation 8 'alloca' 'mux_case_321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%mux_case_528 = alloca i32 1"   --->   Operation 9 'alloca' 'mux_case_528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mux_case_735 = alloca i32 1"   --->   Operation 10 'alloca' 'mux_case_735' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%mux_case_942 = alloca i32 1"   --->   Operation 11 'alloca' 'mux_case_942' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%mux_case_1149 = alloca i32 1"   --->   Operation 12 'alloca' 'mux_case_1149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mux_case_1356 = alloca i32 1"   --->   Operation 13 'alloca' 'mux_case_1356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mux_case_1563 = alloca i32 1"   --->   Operation 14 'alloca' 'mux_case_1563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%mux_case_1770 = alloca i32 1"   --->   Operation 15 'alloca' 'mux_case_1770' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%mux_case_1977 = alloca i32 1"   --->   Operation 16 'alloca' 'mux_case_1977' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%mux_case_2184 = alloca i32 1"   --->   Operation 17 'alloca' 'mux_case_2184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mux_case_2391 = alloca i32 1"   --->   Operation 18 'alloca' 'mux_case_2391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mux_case_2598 = alloca i32 1"   --->   Operation 19 'alloca' 'mux_case_2598' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mux_case_2105 = alloca i32 1"   --->   Operation 20 'alloca' 'mux_case_2105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mux_case_4112 = alloca i32 1"   --->   Operation 21 'alloca' 'mux_case_4112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mux_case_6119 = alloca i32 1"   --->   Operation 22 'alloca' 'mux_case_6119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%mux_case_8126 = alloca i32 1"   --->   Operation 23 'alloca' 'mux_case_8126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mux_case_10133 = alloca i32 1"   --->   Operation 24 'alloca' 'mux_case_10133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%mux_case_12140 = alloca i32 1"   --->   Operation 25 'alloca' 'mux_case_12140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mux_case_14147 = alloca i32 1"   --->   Operation 26 'alloca' 'mux_case_14147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mux_case_16154 = alloca i32 1"   --->   Operation 27 'alloca' 'mux_case_16154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mux_case_18161 = alloca i32 1"   --->   Operation 28 'alloca' 'mux_case_18161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mux_case_20168 = alloca i32 1"   --->   Operation 29 'alloca' 'mux_case_20168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%mux_case_22175 = alloca i32 1"   --->   Operation 30 'alloca' 'mux_case_22175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mux_case_24182 = alloca i32 1"   --->   Operation 31 'alloca' 'mux_case_24182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%mux_case_26189 = alloca i32 1"   --->   Operation 32 'alloca' 'mux_case_26189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%empty_36 = alloca i32 1"   --->   Operation 33 'alloca' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln57_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln57"   --->   Operation 34 'read' 'sext_ln57_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%mux_case_115_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_115"   --->   Operation 35 'read' 'mux_case_115_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%mux_case_322_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_322"   --->   Operation 36 'read' 'mux_case_322_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mux_case_529_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_529"   --->   Operation 37 'read' 'mux_case_529_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%mux_case_736_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_736"   --->   Operation 38 'read' 'mux_case_736_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%mux_case_943_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_943"   --->   Operation 39 'read' 'mux_case_943_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%mux_case_1150_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_1150"   --->   Operation 40 'read' 'mux_case_1150_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%mux_case_1357_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_1357"   --->   Operation 41 'read' 'mux_case_1357_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%mux_case_1564_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_1564"   --->   Operation 42 'read' 'mux_case_1564_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%mux_case_1771_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_1771"   --->   Operation 43 'read' 'mux_case_1771_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%mux_case_1978_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_1978"   --->   Operation 44 'read' 'mux_case_1978_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%mux_case_2185_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_2185"   --->   Operation 45 'read' 'mux_case_2185_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%mux_case_2392_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_2392"   --->   Operation 46 'read' 'mux_case_2392_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%mux_case_2599_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_2599"   --->   Operation 47 'read' 'mux_case_2599_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%mux_case_2106_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_2106"   --->   Operation 48 'read' 'mux_case_2106_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%mux_case_4113_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_4113"   --->   Operation 49 'read' 'mux_case_4113_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%mux_case_6120_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_6120"   --->   Operation 50 'read' 'mux_case_6120_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%mux_case_8127_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_8127"   --->   Operation 51 'read' 'mux_case_8127_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%mux_case_10134_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_10134"   --->   Operation 52 'read' 'mux_case_10134_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%mux_case_12141_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_12141"   --->   Operation 53 'read' 'mux_case_12141_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%mux_case_14148_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_14148"   --->   Operation 54 'read' 'mux_case_14148_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%mux_case_16155_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_16155"   --->   Operation 55 'read' 'mux_case_16155_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%mux_case_18162_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_18162"   --->   Operation 56 'read' 'mux_case_18162_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%mux_case_20169_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_20169"   --->   Operation 57 'read' 'mux_case_20169_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%mux_case_22176_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_22176"   --->   Operation 58 'read' 'mux_case_22176_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%mux_case_24183_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_24183"   --->   Operation 59 'read' 'mux_case_24183_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%mux_case_26190_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_26190"   --->   Operation 60 'read' 'mux_case_26190_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty"   --->   Operation 61 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln57_cast = sext i62 %sext_ln57_read"   --->   Operation 62 'sext' 'sext_ln57_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_11, i32 0, i32 290400, void @empty_0, void @empty_1, void @empty_11, i32 16, i32 16, i32 16, i32 16, void @empty_11, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %tmp, i32 %empty_36"   --->   Operation 64 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_26190_read, i32 %mux_case_26189"   --->   Operation 65 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 66 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_24183_read, i32 %mux_case_24182"   --->   Operation 66 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 67 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_22176_read, i32 %mux_case_22175"   --->   Operation 67 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 68 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_20169_read, i32 %mux_case_20168"   --->   Operation 68 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 69 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_18162_read, i32 %mux_case_18161"   --->   Operation 69 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 70 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_16155_read, i32 %mux_case_16154"   --->   Operation 70 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 71 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_14148_read, i32 %mux_case_14147"   --->   Operation 71 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_12141_read, i32 %mux_case_12140"   --->   Operation 72 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 73 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_10134_read, i32 %mux_case_10133"   --->   Operation 73 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 74 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_8127_read, i32 %mux_case_8126"   --->   Operation 74 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_6120_read, i32 %mux_case_6119"   --->   Operation 75 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 76 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_4113_read, i32 %mux_case_4112"   --->   Operation 76 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 77 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_2106_read, i32 %mux_case_2105"   --->   Operation 77 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 78 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_2599_read, i32 %mux_case_2598"   --->   Operation 78 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 79 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_2392_read, i32 %mux_case_2391"   --->   Operation 79 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 80 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_2185_read, i32 %mux_case_2184"   --->   Operation 80 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 81 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_1978_read, i32 %mux_case_1977"   --->   Operation 81 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 82 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_1771_read, i32 %mux_case_1770"   --->   Operation 82 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 83 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_1564_read, i32 %mux_case_1563"   --->   Operation 83 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 84 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_1357_read, i32 %mux_case_1356"   --->   Operation 84 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 85 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_1150_read, i32 %mux_case_1149"   --->   Operation 85 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 86 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_943_read, i32 %mux_case_942"   --->   Operation 86 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 87 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_736_read, i32 %mux_case_735"   --->   Operation 87 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 88 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_529_read, i32 %mux_case_528"   --->   Operation 88 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 89 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_322_read, i32 %mux_case_321"   --->   Operation 89 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 90 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_115_read, i32 %mux_case_114"   --->   Operation 90 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 91 [1/1] (0.42ns)   --->   "%store_ln57 = store i5 0, i5 %j" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:57]   --->   Operation 91 'store' 'store_ln57' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 92 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%j_1 = load i5 %j" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:57]   --->   Operation 93 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.78ns)   --->   "%icmp_ln57 = icmp_eq  i5 %j_1, i5 27" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:57]   --->   Operation 95 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.78ns)   --->   "%add_ln57 = add i5 %j_1, i5 1" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:57]   --->   Operation 96 'add' 'add_ln57' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %for.inc.split, void %for.body26.preheader.exitStub" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:57]   --->   Operation 97 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.78ns)   --->   "%switch_ln63 = switch i5 %j_1, void %arrayidx1523.case.26, i5 0, void %for.inc.split.arrayidx1523.exit_crit_edge, i5 1, void %arrayidx1523.case.1, i5 2, void %arrayidx1523.case.2, i5 3, void %arrayidx1523.case.3, i5 4, void %arrayidx1523.case.4, i5 5, void %arrayidx1523.case.5, i5 6, void %arrayidx1523.case.6, i5 7, void %arrayidx1523.case.7, i5 8, void %arrayidx1523.case.8, i5 9, void %arrayidx1523.case.9, i5 10, void %arrayidx1523.case.10, i5 11, void %arrayidx1523.case.11, i5 12, void %arrayidx1523.case.12, i5 13, void %arrayidx1523.case.13, i5 14, void %arrayidx1523.case.14, i5 15, void %arrayidx1523.case.15, i5 16, void %arrayidx1523.case.16, i5 17, void %arrayidx1523.case.17, i5 18, void %arrayidx1523.case.18, i5 19, void %arrayidx1523.case.19, i5 20, void %arrayidx1523.case.20, i5 21, void %arrayidx1523.case.21, i5 22, void %arrayidx1523.case.22, i5 23, void %arrayidx1523.case.23, i5 24, void %arrayidx1523.case.24, i5 25, void %arrayidx1523.case.25" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63]   --->   Operation 98 'switch' 'switch_ln63' <Predicate = (!icmp_ln57)> <Delay = 0.78>
ST_1 : Operation 99 [1/1] (0.42ns)   --->   "%store_ln57 = store i5 %add_ln57, i5 %j" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:57]   --->   Operation 99 'store' 'store_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.42>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln57 = br void %for.inc" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:57]   --->   Operation 100 'br' 'br_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln57_cast" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:57]   --->   Operation 101 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%specpipeline_ln59 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_11" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:59]   --->   Operation 102 'specpipeline' 'specpipeline_ln59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%speclooptripcount_ln57 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 27, i64 27, i64 27" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:57]   --->   Operation 103 'speclooptripcount' 'speclooptripcount_ln57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln57 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:57]   --->   Operation 104 'specloopname' 'specloopname_ln57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63]   --->   Operation 105 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%line_buffer_2D = bitcast i32 %gmem_addr_read" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63]   --->   Operation 106 'bitcast' 'line_buffer_2D' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%mux_case_114_load = load i32 %mux_case_114"   --->   Operation 161 'load' 'mux_case_114_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%mux_case_321_load = load i32 %mux_case_321"   --->   Operation 162 'load' 'mux_case_321_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%mux_case_528_load = load i32 %mux_case_528"   --->   Operation 163 'load' 'mux_case_528_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%mux_case_735_load = load i32 %mux_case_735"   --->   Operation 164 'load' 'mux_case_735_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%mux_case_942_load = load i32 %mux_case_942"   --->   Operation 165 'load' 'mux_case_942_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%mux_case_1149_load = load i32 %mux_case_1149"   --->   Operation 166 'load' 'mux_case_1149_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%mux_case_1356_load = load i32 %mux_case_1356"   --->   Operation 167 'load' 'mux_case_1356_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%mux_case_1563_load = load i32 %mux_case_1563"   --->   Operation 168 'load' 'mux_case_1563_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%mux_case_1770_load = load i32 %mux_case_1770"   --->   Operation 169 'load' 'mux_case_1770_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%mux_case_1977_load = load i32 %mux_case_1977"   --->   Operation 170 'load' 'mux_case_1977_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%mux_case_2184_load = load i32 %mux_case_2184"   --->   Operation 171 'load' 'mux_case_2184_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%mux_case_2391_load = load i32 %mux_case_2391"   --->   Operation 172 'load' 'mux_case_2391_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%mux_case_2598_load = load i32 %mux_case_2598"   --->   Operation 173 'load' 'mux_case_2598_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%mux_case_2105_load = load i32 %mux_case_2105"   --->   Operation 174 'load' 'mux_case_2105_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%mux_case_4112_load = load i32 %mux_case_4112"   --->   Operation 175 'load' 'mux_case_4112_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%mux_case_6119_load = load i32 %mux_case_6119"   --->   Operation 176 'load' 'mux_case_6119_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%mux_case_8126_load = load i32 %mux_case_8126"   --->   Operation 177 'load' 'mux_case_8126_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%mux_case_10133_load = load i32 %mux_case_10133"   --->   Operation 178 'load' 'mux_case_10133_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%mux_case_12140_load = load i32 %mux_case_12140"   --->   Operation 179 'load' 'mux_case_12140_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%mux_case_14147_load = load i32 %mux_case_14147"   --->   Operation 180 'load' 'mux_case_14147_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%mux_case_16154_load = load i32 %mux_case_16154"   --->   Operation 181 'load' 'mux_case_16154_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%mux_case_18161_load = load i32 %mux_case_18161"   --->   Operation 182 'load' 'mux_case_18161_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%mux_case_20168_load = load i32 %mux_case_20168"   --->   Operation 183 'load' 'mux_case_20168_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%mux_case_22175_load = load i32 %mux_case_22175"   --->   Operation 184 'load' 'mux_case_22175_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%mux_case_24182_load = load i32 %mux_case_24182"   --->   Operation 185 'load' 'mux_case_24182_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%mux_case_26189_load = load i32 %mux_case_26189"   --->   Operation 186 'load' 'mux_case_26189_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty_36"   --->   Operation 187 'load' 'p_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out, i32 %p_load"   --->   Operation 188 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_26189_out, i32 %mux_case_26189_load"   --->   Operation 189 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_24182_out, i32 %mux_case_24182_load"   --->   Operation 190 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_22175_out, i32 %mux_case_22175_load"   --->   Operation 191 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_20168_out, i32 %mux_case_20168_load"   --->   Operation 192 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_18161_out, i32 %mux_case_18161_load"   --->   Operation 193 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_16154_out, i32 %mux_case_16154_load"   --->   Operation 194 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_14147_out, i32 %mux_case_14147_load"   --->   Operation 195 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_12140_out, i32 %mux_case_12140_load"   --->   Operation 196 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_10133_out, i32 %mux_case_10133_load"   --->   Operation 197 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_8126_out, i32 %mux_case_8126_load"   --->   Operation 198 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_6119_out, i32 %mux_case_6119_load"   --->   Operation 199 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_4112_out, i32 %mux_case_4112_load"   --->   Operation 200 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_2105_out, i32 %mux_case_2105_load"   --->   Operation 201 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_2598_out, i32 %mux_case_2598_load"   --->   Operation 202 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_2391_out, i32 %mux_case_2391_load"   --->   Operation 203 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_2184_out, i32 %mux_case_2184_load"   --->   Operation 204 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_1977_out, i32 %mux_case_1977_load"   --->   Operation 205 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_1770_out, i32 %mux_case_1770_load"   --->   Operation 206 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_1563_out, i32 %mux_case_1563_load"   --->   Operation 207 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_1356_out, i32 %mux_case_1356_load"   --->   Operation 208 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_1149_out, i32 %mux_case_1149_load"   --->   Operation 209 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_942_out, i32 %mux_case_942_load"   --->   Operation 210 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_735_out, i32 %mux_case_735_load"   --->   Operation 211 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_528_out, i32 %mux_case_528_load"   --->   Operation 212 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_321_out, i32 %mux_case_321_load"   --->   Operation 213 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_114_out, i32 %mux_case_114_load"   --->   Operation 214 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 215 'ret' 'ret_ln0' <Predicate = (icmp_ln57)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 0.42>
ST_3 : Operation 107 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_2598" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63]   --->   Operation 107 'store' 'store_ln63' <Predicate = (j_1 == 25)> <Delay = 0.42>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63]   --->   Operation 108 'br' 'br_ln63' <Predicate = (j_1 == 25)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_24182" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63]   --->   Operation 109 'store' 'store_ln63' <Predicate = (j_1 == 24)> <Delay = 0.42>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63]   --->   Operation 110 'br' 'br_ln63' <Predicate = (j_1 == 24)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_2391" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63]   --->   Operation 111 'store' 'store_ln63' <Predicate = (j_1 == 23)> <Delay = 0.42>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63]   --->   Operation 112 'br' 'br_ln63' <Predicate = (j_1 == 23)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_22175" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63]   --->   Operation 113 'store' 'store_ln63' <Predicate = (j_1 == 22)> <Delay = 0.42>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63]   --->   Operation 114 'br' 'br_ln63' <Predicate = (j_1 == 22)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_2184" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63]   --->   Operation 115 'store' 'store_ln63' <Predicate = (j_1 == 21)> <Delay = 0.42>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63]   --->   Operation 116 'br' 'br_ln63' <Predicate = (j_1 == 21)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_20168" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63]   --->   Operation 117 'store' 'store_ln63' <Predicate = (j_1 == 20)> <Delay = 0.42>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63]   --->   Operation 118 'br' 'br_ln63' <Predicate = (j_1 == 20)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_1977" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63]   --->   Operation 119 'store' 'store_ln63' <Predicate = (j_1 == 19)> <Delay = 0.42>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63]   --->   Operation 120 'br' 'br_ln63' <Predicate = (j_1 == 19)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_18161" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63]   --->   Operation 121 'store' 'store_ln63' <Predicate = (j_1 == 18)> <Delay = 0.42>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63]   --->   Operation 122 'br' 'br_ln63' <Predicate = (j_1 == 18)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_1770" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63]   --->   Operation 123 'store' 'store_ln63' <Predicate = (j_1 == 17)> <Delay = 0.42>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63]   --->   Operation 124 'br' 'br_ln63' <Predicate = (j_1 == 17)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_16154" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63]   --->   Operation 125 'store' 'store_ln63' <Predicate = (j_1 == 16)> <Delay = 0.42>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63]   --->   Operation 126 'br' 'br_ln63' <Predicate = (j_1 == 16)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_1563" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63]   --->   Operation 127 'store' 'store_ln63' <Predicate = (j_1 == 15)> <Delay = 0.42>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63]   --->   Operation 128 'br' 'br_ln63' <Predicate = (j_1 == 15)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_14147" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63]   --->   Operation 129 'store' 'store_ln63' <Predicate = (j_1 == 14)> <Delay = 0.42>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63]   --->   Operation 130 'br' 'br_ln63' <Predicate = (j_1 == 14)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_1356" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63]   --->   Operation 131 'store' 'store_ln63' <Predicate = (j_1 == 13)> <Delay = 0.42>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63]   --->   Operation 132 'br' 'br_ln63' <Predicate = (j_1 == 13)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_12140" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63]   --->   Operation 133 'store' 'store_ln63' <Predicate = (j_1 == 12)> <Delay = 0.42>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63]   --->   Operation 134 'br' 'br_ln63' <Predicate = (j_1 == 12)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_1149" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63]   --->   Operation 135 'store' 'store_ln63' <Predicate = (j_1 == 11)> <Delay = 0.42>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63]   --->   Operation 136 'br' 'br_ln63' <Predicate = (j_1 == 11)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_10133" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63]   --->   Operation 137 'store' 'store_ln63' <Predicate = (j_1 == 10)> <Delay = 0.42>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63]   --->   Operation 138 'br' 'br_ln63' <Predicate = (j_1 == 10)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_942" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63]   --->   Operation 139 'store' 'store_ln63' <Predicate = (j_1 == 9)> <Delay = 0.42>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63]   --->   Operation 140 'br' 'br_ln63' <Predicate = (j_1 == 9)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_8126" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63]   --->   Operation 141 'store' 'store_ln63' <Predicate = (j_1 == 8)> <Delay = 0.42>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63]   --->   Operation 142 'br' 'br_ln63' <Predicate = (j_1 == 8)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_735" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63]   --->   Operation 143 'store' 'store_ln63' <Predicate = (j_1 == 7)> <Delay = 0.42>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63]   --->   Operation 144 'br' 'br_ln63' <Predicate = (j_1 == 7)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_6119" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63]   --->   Operation 145 'store' 'store_ln63' <Predicate = (j_1 == 6)> <Delay = 0.42>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63]   --->   Operation 146 'br' 'br_ln63' <Predicate = (j_1 == 6)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_528" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63]   --->   Operation 147 'store' 'store_ln63' <Predicate = (j_1 == 5)> <Delay = 0.42>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63]   --->   Operation 148 'br' 'br_ln63' <Predicate = (j_1 == 5)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_4112" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63]   --->   Operation 149 'store' 'store_ln63' <Predicate = (j_1 == 4)> <Delay = 0.42>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63]   --->   Operation 150 'br' 'br_ln63' <Predicate = (j_1 == 4)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_321" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63]   --->   Operation 151 'store' 'store_ln63' <Predicate = (j_1 == 3)> <Delay = 0.42>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63]   --->   Operation 152 'br' 'br_ln63' <Predicate = (j_1 == 3)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_2105" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63]   --->   Operation 153 'store' 'store_ln63' <Predicate = (j_1 == 2)> <Delay = 0.42>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63]   --->   Operation 154 'br' 'br_ln63' <Predicate = (j_1 == 2)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_114" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63]   --->   Operation 155 'store' 'store_ln63' <Predicate = (j_1 == 1)> <Delay = 0.42>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63]   --->   Operation 156 'br' 'br_ln63' <Predicate = (j_1 == 1)> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %empty_36" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63]   --->   Operation 157 'store' 'store_ln63' <Predicate = (j_1 == 0)> <Delay = 0.42>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63]   --->   Operation 158 'br' 'br_ln63' <Predicate = (j_1 == 0)> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_26189" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63]   --->   Operation 159 'store' 'store_ln63' <Predicate = (j_1 == 31) | (j_1 == 30) | (j_1 == 29) | (j_1 == 28) | (j_1 == 27) | (j_1 == 26)> <Delay = 0.42>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63]   --->   Operation 160 'br' 'br_ln63' <Predicate = (j_1 == 31) | (j_1 == 30) | (j_1 == 29) | (j_1 == 28) | (j_1 == 27) | (j_1 == 26)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.643ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln57', AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:57) of constant 0 on local variable 'j', AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:57 [142]  (0.427 ns)
	'load' operation 5 bit ('j', AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:57) on local variable 'j', AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:57 [145]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln57', AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:57) [147]  (0.789 ns)
	'store' operation 0 bit ('store_ln57', AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:57) of variable 'add_ln57', AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:57 on local variable 'j', AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:57 [240]  (0.427 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem_addr', AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:57) [151]  (0.000 ns)
	bus read operation ('gmem_addr_read', AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63) on port 'gmem' (AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63) [155]  (7.300 ns)

 <State 3>: 0.427ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln63', AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63) of variable 'line_buffer_2D', AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:63 on local variable 'mux_case_12140' [198]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
