/* Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(EP4CE6) Path("D:/@@@!ProjectS/_Verilog/MRLY240314V02.FPGA/output_files/") File("MRLY240314V02_24xxxxxxx.jic") MfrSpec(OpMask(1) SEC_Device(EPCS16) Child_OpMask(1 3));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
