// Seed: 2259484679
module module_0 (
    output wand id_0,
    input wand id_1,
    input uwire id_2,
    input tri0 id_3,
    input supply1 id_4
    , id_16,
    output wand id_5,
    input wand id_6,
    output tri id_7,
    input tri0 id_8,
    input wire id_9,
    input wor id_10,
    input wor id_11,
    output tri1 id_12,
    output tri0 id_13,
    output supply1 id_14
);
  assign id_12 = 1;
  reg  id_17;
  wire id_18;
  always @(1 & 1, 1'b0) begin
    id_17 <= id_11 << id_17;
  end
endmodule
module module_1 (
    input tri id_0,
    input uwire id_1,
    output uwire id_2,
    inout wire id_3,
    input supply1 id_4,
    output supply1 id_5,
    output supply0 id_6,
    output supply0 id_7,
    input tri id_8,
    output tri0 id_9
);
  initial #(1) #1;
  module_0(
      id_2, id_0, id_1, id_1, id_1, id_6, id_1, id_2, id_1, id_1, id_1, id_3, id_3, id_3, id_9
  );
  assign id_9 = (1 ? id_0 : 1'b0);
endmodule
