{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732893821256 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732893821256 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 20:53:41 2024 " "Processing started: Fri Nov 29 20:53:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732893821256 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1732893821256 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off register_16bit -c register_16bit --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off register_16bit -c register_16bit --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1732893821256 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1732893822524 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1732893822524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-arch " "Found design unit 1: Testbench-arch" {  } { { "Testbench.vhdl" "" { Text "C:/Ze actual stuff/IITB/Sem 3/Digital Systems/Register/Testbench.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732893838316 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "C:/Ze actual stuff/IITB/Sem 3/Digital Systems/Register/Testbench.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732893838316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1732893838316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dflip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dflip-struct " "Found design unit 1: dflip-struct" {  } { { "dflip.vhd" "" { Text "C:/Ze actual stuff/IITB/Sem 3/Digital Systems/Register/dflip.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732893838331 ""} { "Info" "ISGN_ENTITY_NAME" "1 dflip " "Found entity 1: dflip" {  } { { "dflip.vhd" "" { Text "C:/Ze actual stuff/IITB/Sem 3/Digital Systems/Register/dflip.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732893838331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1732893838331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_16bit-arch " "Found design unit 1: register_16bit-arch" {  } { { "register_16bit.vhd" "" { Text "C:/Ze actual stuff/IITB/Sem 3/Digital Systems/Register/register_16bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732893838347 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_16bit " "Found entity 1: register_16bit" {  } { { "register_16bit.vhd" "" { Text "C:/Ze actual stuff/IITB/Sem 3/Digital Systems/Register/register_16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732893838347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1732893838347 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "set Testbench.vhdl(41) " "VHDL error at Testbench.vhdl(41): formal port or parameter \"set\" must have actual or default value" {  } { { "Testbench.vhdl" "" { Text "C:/Ze actual stuff/IITB/Sem 3/Digital Systems/Register/Testbench.vhdl" 41 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Design Software" 0 -1 1732893838357 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "set Testbench.vhdl(13) " "HDL error at Testbench.vhdl(13): see declaration for object \"set\"" {  } { { "Testbench.vhdl" "" { Text "C:/Ze actual stuff/IITB/Sem 3/Digital Systems/Register/Testbench.vhdl" 13 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Design Software" 0 -1 1732893838357 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "reset Testbench.vhdl(41) " "VHDL error at Testbench.vhdl(41): formal port or parameter \"reset\" must have actual or default value" {  } { { "Testbench.vhdl" "" { Text "C:/Ze actual stuff/IITB/Sem 3/Digital Systems/Register/Testbench.vhdl" 41 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Design Software" 0 -1 1732893838357 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "reset Testbench.vhdl(13) " "HDL error at Testbench.vhdl(13): see declaration for object \"reset\"" {  } { { "Testbench.vhdl" "" { Text "C:/Ze actual stuff/IITB/Sem 3/Digital Systems/Register/Testbench.vhdl" 13 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Design Software" 0 -1 1732893838357 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 4 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732893838504 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 29 20:53:58 2024 " "Processing ended: Fri Nov 29 20:53:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732893838504 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732893838504 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732893838504 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1732893838504 ""}
