// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

module Fetch(	// playground/src/noop/fetch.scala:59:7
  input         clock,	// playground/src/noop/fetch.scala:59:7
                reset,	// playground/src/noop/fetch.scala:59:7
  output [31:0] io_instRead_addr,	// playground/src/noop/fetch.scala:60:16
  input  [63:0] io_instRead_inst,	// playground/src/noop/fetch.scala:60:16
  output        io_instRead_arvalid,	// playground/src/noop/fetch.scala:60:16
  input         io_instRead_rvalid,	// playground/src/noop/fetch.scala:60:16
  output [63:0] io_va2pa_vaddr,	// playground/src/noop/fetch.scala:60:16
  output        io_va2pa_vvalid,	// playground/src/noop/fetch.scala:60:16
  input  [31:0] io_va2pa_paddr,	// playground/src/noop/fetch.scala:60:16
  input         io_va2pa_pvalid,	// playground/src/noop/fetch.scala:60:16
  input  [63:0] io_va2pa_tlb_excep_cause,	// playground/src/noop/fetch.scala:60:16
                io_va2pa_tlb_excep_tval,	// playground/src/noop/fetch.scala:60:16
  input         io_va2pa_tlb_excep_en,	// playground/src/noop/fetch.scala:60:16
  input  [63:0] io_reg2if_seq_pc,	// playground/src/noop/fetch.scala:60:16
  input         io_reg2if_valid,	// playground/src/noop/fetch.scala:60:16
  input  [63:0] io_wb2if_seq_pc,	// playground/src/noop/fetch.scala:60:16
  input         io_wb2if_valid,	// playground/src/noop/fetch.scala:60:16
                io_recov,	// playground/src/noop/fetch.scala:60:16
                io_intr_in_en,	// playground/src/noop/fetch.scala:60:16
  input  [63:0] io_intr_in_cause,	// playground/src/noop/fetch.scala:60:16
                io_branchFail_seq_pc,	// playground/src/noop/fetch.scala:60:16
  input         io_branchFail_valid,	// playground/src/noop/fetch.scala:60:16
  output [31:0] io_if2id_inst,	// playground/src/noop/fetch.scala:60:16
  output [63:0] io_if2id_pc,	// playground/src/noop/fetch.scala:60:16
                io_if2id_excep_cause,	// playground/src/noop/fetch.scala:60:16
                io_if2id_excep_tval,	// playground/src/noop/fetch.scala:60:16
  output        io_if2id_excep_en,	// playground/src/noop/fetch.scala:60:16
  output [63:0] io_if2id_excep_pc,	// playground/src/noop/fetch.scala:60:16
  output [1:0]  io_if2id_excep_etype,	// playground/src/noop/fetch.scala:60:16
  input         io_if2id_drop,	// playground/src/noop/fetch.scala:60:16
                io_if2id_stall,	// playground/src/noop/fetch.scala:60:16
  output        io_if2id_recov,	// playground/src/noop/fetch.scala:60:16
                io_if2id_valid,	// playground/src/noop/fetch.scala:60:16
  input         io_if2id_ready	// playground/src/noop/fetch.scala:60:16
);

  wire         hs2;	// playground/src/noop/fetch.scala:222:9, :227:20, :228:49
  wire         hs1;	// playground/src/noop/fetch.scala:168:9, :169:20, :170:31
  reg  [63:0]  pc;	// playground/src/noop/fetch.scala:61:21
  reg          drop1_r;	// playground/src/noop/fetch.scala:63:26
  reg          drop2_r;	// playground/src/noop/fetch.scala:64:26
  reg          drop3_r;	// playground/src/noop/fetch.scala:65:26
  reg          stall1_r;	// playground/src/noop/fetch.scala:66:27
  reg          stall2_r;	// playground/src/noop/fetch.scala:67:27
  reg          stall3_r;	// playground/src/noop/fetch.scala:68:27
  reg          recov3_r;	// playground/src/noop/fetch.scala:71:27
  wire         drop3_in = drop3_r | io_if2id_drop;	// playground/src/noop/fetch.scala:65:26, :83:28
  wire         drop2_in = drop2_r | drop3_in;	// playground/src/noop/fetch.scala:64:26, :83:28, :84:28
  wire         drop1_in = drop1_r | drop2_in;	// playground/src/noop/fetch.scala:63:26, :84:28, :85:28
  reg          state;	// playground/src/noop/fetch.scala:91:24
  reg  [63:0]  pc1_r;	// playground/src/noop/fetch.scala:105:24
  reg  [63:0]  excep1_r_cause;	// playground/src/noop/fetch.scala:107:30
  reg          excep1_r_en;	// playground/src/noop/fetch.scala:107:30
  reg          valid1_r;	// playground/src/noop/fetch.scala:108:30
  wire         hs_in = ~state & ~drop1_in;	// playground/src/noop/fetch.scala:85:28, :91:24, :109:{29,39,42}
  wire [63:0]  _cur_pc_T = pc + 64'h8;	// playground/src/noop/fetch.scala:61:21, :114:40, :290:45
  wire [63:0]  cur_pc = hs1 ? _cur_pc_T : pc;	// playground/src/noop/fetch.scala:61:21, :114:40, :168:9, :169:20, :170:31, src/main/scala/chisel3/util/Mux.scala:50:70
  reg  [63:0]  pc2_r;	// playground/src/noop/fetch.scala:154:30
  reg  [31:0]  paddr2_r;	// playground/src/noop/fetch.scala:155:30
  reg          valid2_r;	// playground/src/noop/fetch.scala:156:30
  reg  [63:0]  excep2_r_cause;	// playground/src/noop/fetch.scala:157:30
  reg  [63:0]  excep2_r_tval;	// playground/src/noop/fetch.scala:157:30
  reg          excep2_r_en;	// playground/src/noop/fetch.scala:157:30
  reg  [63:0]  excep2_r_pc;	// playground/src/noop/fetch.scala:157:30
  reg  [1:0]   excep2_r_etype;	// playground/src/noop/fetch.scala:157:30
  reg          reset_tlb;	// playground/src/noop/fetch.scala:161:30
  wire         _reset_tlb_T = io_va2pa_pvalid | io_va2pa_tlb_excep_en;	// playground/src/noop/fetch.scala:162:26
  assign hs1 =
    ~drop2_in & ~(valid2_r & ~hs2) & (~reset_tlb & _reset_tlb_T | excep1_r_en) & valid1_r;	// playground/src/noop/fetch.scala:84:28, :88:34, :107:30, :108:30, :156:30, :161:30, :162:26, :166:{27,38}, :168:9, :169:20, :170:{23,26,31}, :171:17, :172:{34,49}, :222:9, :227:20, :228:49
  reg  [63:0]  pc3_r;	// playground/src/noop/fetch.scala:205:34
  reg          valid3_r;	// playground/src/noop/fetch.scala:206:34
  reg  [63:0]  excep3_r_cause;	// playground/src/noop/fetch.scala:207:34
  reg  [63:0]  excep3_r_tval;	// playground/src/noop/fetch.scala:207:34
  reg          excep3_r_en;	// playground/src/noop/fetch.scala:207:34
  reg  [63:0]  excep3_r_pc;	// playground/src/noop/fetch.scala:207:34
  reg  [1:0]   excep3_r_etype;	// playground/src/noop/fetch.scala:207:34
  reg  [63:0]  next_pc_r;	// playground/src/noop/fetch.scala:208:34
  reg          wait_jmp_pc;	// playground/src/noop/fetch.scala:209:34
  reg  [127:0] inst_buf;	// playground/src/noop/fetch.scala:210:34
  reg  [63:0]  buf_start_pc;	// playground/src/noop/fetch.scala:211:34
  reg  [1:0]   buf_bitmap;	// playground/src/noop/fetch.scala:212:34
  reg  [63:0]  excep_buf_cause;	// playground/src/noop/fetch.scala:213:34
  reg  [63:0]  excep_buf_tval;	// playground/src/noop/fetch.scala:213:34
  reg          excep_buf_en;	// playground/src/noop/fetch.scala:213:34
  reg  [63:0]  excep_buf_pc;	// playground/src/noop/fetch.scala:213:34
  reg  [1:0]   excep_buf_etype;	// playground/src/noop/fetch.scala:213:34
  reg  [31:0]  inst_r;	// playground/src/noop/fetch.scala:214:34
  reg          reset_ic;	// playground/src/noop/fetch.scala:217:30
  reg          update_excep_pc;	// playground/src/noop/fetch.scala:218:34
  wire         _GEN = (&buf_bitmap) | excep_buf_en;	// playground/src/noop/fetch.scala:212:34, :213:34, :228:{25,33}
  wire         _GEN_0 = excep2_r_en & valid2_r;	// playground/src/noop/fetch.scala:156:30, :157:30, :229:32
  wire         _GEN_1 = valid2_r & io_instRead_rvalid & ~reset_ic;	// playground/src/noop/fetch.scala:156:30, :217:30, :233:{51,54}
  assign hs2 = ~drop3_in & ~_GEN & (_GEN_0 | _GEN_1);	// playground/src/noop/fetch.scala:83:28, :87:34, :222:9, :227:20, :228:{33,49}, :229:{32,44}, :231:17, :233:{51,64}
  always @(posedge clock) begin	// playground/src/noop/fetch.scala:59:7
    if (reset) begin	// playground/src/noop/fetch.scala:59:7
      pc <= 64'h80000000;	// playground/src/noop/fetch.scala:61:21
      drop1_r <= 1'h0;	// playground/src/noop/fetch.scala:63:26
      drop2_r <= 1'h0;	// playground/src/noop/fetch.scala:63:26, :64:26
      drop3_r <= 1'h0;	// playground/src/noop/fetch.scala:63:26, :65:26
      stall1_r <= 1'h0;	// playground/src/noop/fetch.scala:63:26, :66:27
      stall2_r <= 1'h0;	// playground/src/noop/fetch.scala:63:26, :67:27
      stall3_r <= 1'h0;	// playground/src/noop/fetch.scala:63:26, :68:27
      recov3_r <= 1'h0;	// playground/src/noop/fetch.scala:63:26, :71:27
      state <= 1'h0;	// playground/src/noop/fetch.scala:63:26, :91:24
      pc1_r <= 64'h0;	// playground/src/noop/fetch.scala:105:24
      excep1_r_cause <= 64'h0;	// playground/src/noop/fetch.scala:105:24, :107:30
      excep1_r_en <= 1'h0;	// playground/src/noop/fetch.scala:63:26, :107:30
      valid1_r <= 1'h0;	// playground/src/noop/fetch.scala:63:26, :108:30
      pc2_r <= 64'h0;	// playground/src/noop/fetch.scala:105:24, :154:30
      paddr2_r <= 32'h0;	// playground/src/noop/fetch.scala:155:30
      valid2_r <= 1'h0;	// playground/src/noop/fetch.scala:63:26, :156:30
      excep2_r_cause <= 64'h0;	// playground/src/noop/fetch.scala:105:24, :157:30
      excep2_r_tval <= 64'h0;	// playground/src/noop/fetch.scala:105:24, :157:30
      excep2_r_en <= 1'h0;	// playground/src/noop/fetch.scala:63:26, :157:30
      excep2_r_pc <= 64'h0;	// playground/src/noop/fetch.scala:105:24, :157:30
      excep2_r_etype <= 2'h0;	// playground/src/noop/fetch.scala:107:43, :157:30
      reset_tlb <= 1'h0;	// playground/src/noop/fetch.scala:63:26, :161:30
      pc3_r <= 64'h0;	// playground/src/noop/fetch.scala:105:24, :205:34
      valid3_r <= 1'h0;	// playground/src/noop/fetch.scala:63:26, :206:34
      excep3_r_cause <= 64'h0;	// playground/src/noop/fetch.scala:105:24, :207:34
      excep3_r_tval <= 64'h0;	// playground/src/noop/fetch.scala:105:24, :207:34
      excep3_r_en <= 1'h0;	// playground/src/noop/fetch.scala:63:26, :207:34
      excep3_r_pc <= 64'h0;	// playground/src/noop/fetch.scala:105:24, :207:34
      excep3_r_etype <= 2'h0;	// playground/src/noop/fetch.scala:107:43, :207:34
      next_pc_r <= 64'h0;	// playground/src/noop/fetch.scala:105:24, :208:34
      wait_jmp_pc <= 1'h1;	// playground/src/noop/fetch.scala:95:23, :209:34
      inst_buf <= 128'h0;	// playground/src/noop/fetch.scala:210:34
      buf_start_pc <= 64'h0;	// playground/src/noop/fetch.scala:105:24, :211:34
      buf_bitmap <= 2'h0;	// playground/src/noop/fetch.scala:107:43, :212:34
      excep_buf_cause <= 64'h0;	// playground/src/noop/fetch.scala:105:24, :213:34
      excep_buf_tval <= 64'h0;	// playground/src/noop/fetch.scala:105:24, :213:34
      excep_buf_en <= 1'h0;	// playground/src/noop/fetch.scala:63:26, :213:34
      excep_buf_pc <= 64'h0;	// playground/src/noop/fetch.scala:105:24, :213:34
      excep_buf_etype <= 2'h0;	// playground/src/noop/fetch.scala:107:43, :213:34
      inst_r <= 32'h0;	// playground/src/noop/fetch.scala:155:30, :214:34
      reset_ic <= 1'h0;	// playground/src/noop/fetch.scala:63:26, :217:30
      update_excep_pc <= 1'h0;	// playground/src/noop/fetch.scala:63:26, :218:34
    end
    else begin	// playground/src/noop/fetch.scala:59:7
      automatic logic         stall1_in;	// playground/src/noop/fetch.scala:88:45
      automatic logic         _GEN_2 = hs_in & io_intr_in_en;	// playground/src/noop/fetch.scala:72:13, :109:39, :126:16, :132:28
      automatic logic         _GEN_3 = ~hs1 | io_va2pa_pvalid;	// playground/src/noop/fetch.scala:72:33, :168:9, :169:20, :170:31, :184:{14,19}, :185:36, :188:42
      automatic logic         _GEN_4 = ~drop3_in & ~_GEN_3 & io_va2pa_tlb_excep_en;	// playground/src/noop/fetch.scala:72:33, :83:28, :87:34, :176:20, :184:19, :185:36, :188:42
      automatic logic         _GEN_5 = drop3_in | _GEN_3;	// playground/src/noop/fetch.scala:72:33, :83:28, :157:30, :176:20, :184:19, :185:36, :188:42
      automatic logic [63:0]  _buf_offset_T;	// playground/src/noop/fetch.scala:223:33
      automatic logic         hs_out;	// playground/src/noop/fetch.scala:224:33
      automatic logic         _GEN_6 = drop3_in | _GEN | ~_GEN_0;	// playground/src/noop/fetch.scala:83:28, :213:34, :227:20, :228:{33,49}, :229:{32,44}
      automatic logic         _GEN_7;	// playground/src/noop/fetch.scala:225:19, :228:49, :229:44, :233:64
      automatic logic         _GEN_8;	// playground/src/noop/fetch.scala:225:19, :227:20, :228:49
      automatic logic [127:0] top_inst32;	// playground/src/noop/fetch.scala:258:31
      automatic logic         _GEN_9;	// playground/src/noop/fetch.scala:263:27
      automatic logic         _GEN_10;	// playground/src/noop/fetch.scala:264:33
      automatic logic         _GEN_11;	// playground/src/noop/fetch.scala:267:31
      automatic logic         inst_valid;	// playground/src/noop/fetch.scala:260:29, :261:20, :263:35
      automatic logic [31:0]  top_inst;	// playground/src/noop/fetch.scala:260:29, :262:18, :263:35
      automatic logic         _GEN_12;	// playground/src/noop/fetch.scala:275:43
      automatic logic         _GEN_13;	// playground/src/noop/fetch.scala:207:34, :274:25, :275:68, :277:25
      automatic logic [63:0]  _next_pc_w_T_3;	// playground/src/noop/fetch.scala:288:39
      automatic logic         _GEN_14;	// playground/src/noop/fetch.scala:72:53, :274:25, :275:68, :295:30
      automatic logic [63:0]  _GEN_15;	// playground/src/noop/fetch.scala:290:29
      stall1_in =
        stall1_r & ~drop2_in | stall2_r & ~drop3_in | stall3_r & ~io_if2id_drop
        | io_if2id_stall;	// playground/src/noop/fetch.scala:66:27, :67:27, :68:27, :83:28, :84:28, :86:{31,34}, :87:{31,34}, :88:{31,34,45}
      _buf_offset_T = next_pc_r - buf_start_pc;	// playground/src/noop/fetch.scala:208:34, :211:34, :223:33
      hs_out = io_if2id_ready & valid3_r;	// playground/src/noop/fetch.scala:206:34, :224:33
      _GEN_7 = _GEN | _GEN_0;	// playground/src/noop/fetch.scala:225:19, :228:{33,49}, :229:{32,44}, :233:64
      _GEN_8 = drop3_in | _GEN_7 | ~_GEN_1;	// playground/src/noop/fetch.scala:83:28, :225:19, :227:20, :228:49, :229:44, :233:{51,64}
      top_inst32 = inst_buf >> {122'h0, _buf_offset_T[2:0], 3'h0};	// playground/src/noop/fetch.scala:210:34, :223:33, :241:36, :258:{31,48}
      _GEN_9 = buf_bitmap == 2'h1;	// playground/src/noop/fetch.scala:151:21, :212:34, :263:27
      _GEN_10 = _buf_offset_T == 64'h6 & top_inst32[1:0] != 2'h3;	// playground/src/noop/fetch.scala:223:33, :228:25, :258:31, :264:{25,33,46,52}
      _GEN_11 = _buf_offset_T < 64'h5;	// playground/src/noop/fetch.scala:223:33, :267:31
      inst_valid = (&buf_bitmap) | _GEN_9 & (_GEN_10 | _GEN_11);	// playground/src/noop/fetch.scala:212:34, :228:25, :259:16, :260:29, :261:20, :263:{27,35}, :264:{33,60}, :265:24, :267:{31,38}
      top_inst =
        (&buf_bitmap)
          ? ((&(top_inst32[1:0])) ? top_inst32[31:0] : {16'h0, top_inst32[15:0]})
          : _GEN_9
              ? (_GEN_10
                   ? {16'h0, top_inst32[15:0]}
                   : _GEN_11
                       ? ((&(top_inst32[1:0]))
                            ? top_inst32[31:0]
                            : {16'h0, top_inst32[15:0]})
                       : 32'h0)
              : 32'h0;	// playground/src/noop/fetch.scala:155:30, :212:34, :228:25, :258:31, :259:37, :260:29, :262:{18,24,35,41,65,87}, :263:{27,35}, :264:{33,46,60}, :266:{22,28,50}, :267:{31,38}, :269:{22,28,45,91}
      _GEN_12 = (inst_valid | excep_buf_en) & (~valid3_r | hs_out);	// playground/src/noop/fetch.scala:206:34, :213:34, :224:33, :260:29, :261:20, :263:35, :275:{26,43,47,57}
      _GEN_13 = ~io_if2id_drop & _GEN_12;	// playground/src/noop/fetch.scala:86:34, :207:34, :274:25, :275:{43,68}, :277:25
      _next_pc_w_T_3 = next_pc_r + {61'h0, (&(top_inst[1:0])) ? 3'h4 : 3'h2};	// playground/src/noop/fetch.scala:208:34, :260:29, :262:18, :263:35, :267:31, :288:{39,44,53,59}
      _GEN_14 = _GEN_13 & ~inst_valid;	// playground/src/noop/fetch.scala:72:53, :207:34, :260:29, :261:20, :263:35, :274:25, :275:68, :277:25, :295:{18,30}
      if (io_reg2if_valid)	// playground/src/noop/fetch.scala:60:16
        pc <= io_reg2if_seq_pc;	// playground/src/noop/fetch.scala:61:21
      else if (io_wb2if_valid)	// playground/src/noop/fetch.scala:60:16
        pc <= io_wb2if_seq_pc;	// playground/src/noop/fetch.scala:61:21
      else if (io_intr_in_en | ~io_branchFail_valid) begin	// src/main/scala/chisel3/util/Mux.scala:50:70
        if (hs1)	// playground/src/noop/fetch.scala:168:9, :169:20, :170:31
          pc <= _cur_pc_T;	// playground/src/noop/fetch.scala:61:21, :114:40
      end
      else	// src/main/scala/chisel3/util/Mux.scala:50:70
        pc <= io_branchFail_seq_pc;	// playground/src/noop/fetch.scala:61:21
      drop1_r <= _GEN_2;	// playground/src/noop/fetch.scala:63:26, :72:13, :126:16, :132:28
      drop2_r <= _GEN_4;	// playground/src/noop/fetch.scala:64:26, :72:33, :176:20, :184:19
      drop3_r <= _GEN_14;	// playground/src/noop/fetch.scala:65:26, :72:53, :274:25, :275:68, :295:30
      stall1_r <= _GEN_2;	// playground/src/noop/fetch.scala:66:27, :72:13, :126:16, :132:28
      stall2_r <= _GEN_4;	// playground/src/noop/fetch.scala:67:27, :72:33, :176:20, :184:19
      stall3_r <= _GEN_14;	// playground/src/noop/fetch.scala:68:27, :72:53, :274:25, :275:68, :295:30
      if (_GEN_13) begin	// playground/src/noop/fetch.scala:207:34, :274:25, :275:68, :277:25
        automatic logic fetch_page_fault_excep;	// playground/src/noop/fetch.scala:272:50
        fetch_page_fault_excep = excep_buf_cause == 64'hC;	// playground/src/noop/fetch.scala:213:34, :272:50
        recov3_r <= ~inst_valid;	// playground/src/noop/fetch.scala:71:27, :260:29, :261:20, :263:35, :295:18
        pc3_r <= next_pc_r;	// playground/src/noop/fetch.scala:205:34, :208:34
        excep3_r_cause <= inst_valid ? 64'h0 : excep_buf_cause;	// playground/src/noop/fetch.scala:105:24, :207:34, :213:34, :260:29, :261:20, :263:35, :277:31
        excep3_r_tval <=
          update_excep_pc
            ? (fetch_page_fault_excep & buf_bitmap == 2'h1 & _buf_offset_T == 64'h6
               & (&(top_inst32[1:0]))
                 ? next_pc_r + 64'h2
                 : fetch_page_fault_excep ? next_pc_r : excep_buf_tval)
            : inst_valid ? 64'h0 : excep_buf_tval;	// playground/src/noop/fetch.scala:105:24, :151:21, :207:34, :208:34, :212:34, :213:34, :218:34, :223:33, :258:31, :260:29, :261:20, :263:35, :264:25, :272:50, :273:{65,87,95,108,114}, :277:{25,31}, :279:34, :281:31, :282:59, src/main/scala/chisel3/util/Mux.scala:50:70
        excep3_r_en <= ~inst_valid & excep_buf_en;	// playground/src/noop/fetch.scala:207:34, :213:34, :260:29, :261:20, :263:35, :277:31
        excep3_r_pc <= update_excep_pc ? next_pc_r : inst_valid ? 64'h0 : excep_buf_pc;	// playground/src/noop/fetch.scala:105:24, :207:34, :208:34, :213:34, :218:34, :260:29, :261:20, :263:35, :277:{25,31}, :279:34, :280:29
        excep3_r_etype <= inst_valid ? 2'h0 : excep_buf_etype;	// playground/src/noop/fetch.scala:107:43, :207:34, :213:34, :260:29, :261:20, :263:35, :277:31
        next_pc_r <= _next_pc_w_T_3;	// playground/src/noop/fetch.scala:208:34, :288:39
        inst_r <= inst_valid ? top_inst : 32'h0;	// playground/src/noop/fetch.scala:155:30, :214:34, :260:29, :261:20, :262:18, :263:35, :278:31
      end
      else if (drop3_in | _GEN_7 | ~_GEN_1 | buf_bitmap[0] | ~wait_jmp_pc) begin	// playground/src/noop/fetch.scala:83:28, :208:34, :209:34, :212:34, :225:19, :227:20, :228:49, :229:44, :233:{51,64}, :235:{28,32}, :242:34
      end
      else	// playground/src/noop/fetch.scala:208:34, :227:20, :228:49
        next_pc_r <= pc2_r;	// playground/src/noop/fetch.scala:154:30, :208:34
      if (state)	// playground/src/noop/fetch.scala:91:24
        state <= ~(state & (drop1_in & ~stall1_in | io_recov)) & state;	// playground/src/noop/fetch.scala:85:28, :88:45, :91:24, :92:18, :99:{28,31,43,55}, :100:23
      else	// playground/src/noop/fetch.scala:91:24
        state <= stall1_in | state;	// playground/src/noop/fetch.scala:88:45, :91:24, :94:28, :95:23
      pc1_r <= cur_pc;	// playground/src/noop/fetch.scala:105:24, src/main/scala/chisel3/util/Mux.scala:50:70
      if (hs_in) begin	// playground/src/noop/fetch.scala:109:39
        excep1_r_cause <= io_intr_in_cause;	// playground/src/noop/fetch.scala:107:30
        excep1_r_en <= io_intr_in_en;	// playground/src/noop/fetch.scala:107:30
      end
      valid1_r <= ~drop2_in & (hs_in | ~hs1 & valid1_r);	// playground/src/noop/fetch.scala:84:28, :88:34, :108:30, :109:39, :138:20, :139:20, :140:22, :141:24, :142:22, :145:18, :168:9, :169:20, :170:31
      if (~drop3_in & hs1)	// playground/src/noop/fetch.scala:83:28, :87:34, :154:30, :168:9, :169:20, :170:31, :176:20, :177:18, :179:29
        pc2_r <= pc1_r;	// playground/src/noop/fetch.scala:105:24, :154:30
      if (drop3_in | ~(hs1 & io_va2pa_pvalid)) begin	// playground/src/noop/fetch.scala:83:28, :155:30, :168:9, :169:20, :170:31, :176:20, :184:19, :185:36
      end
      else	// playground/src/noop/fetch.scala:155:30, :176:20, :184:19
        paddr2_r <= io_va2pa_paddr;	// playground/src/noop/fetch.scala:155:30
      valid2_r <= ~drop3_in & (hs1 | ~hs2 & valid2_r);	// playground/src/noop/fetch.scala:83:28, :87:34, :156:30, :168:9, :169:20, :170:31, :176:20, :177:18, :178:29, :181:24, :182:22, :198:18, :222:9, :227:20, :228:49
      if (_GEN_5) begin	// playground/src/noop/fetch.scala:157:30, :176:20, :184:19
      end
      else begin	// playground/src/noop/fetch.scala:157:30, :176:20, :184:19
        excep2_r_cause <=
          io_va2pa_tlb_excep_en ? io_va2pa_tlb_excep_cause : excep1_r_cause;	// playground/src/noop/fetch.scala:107:30, :157:30, :188:42, :192:28, :195:25
        excep2_r_tval <= io_va2pa_tlb_excep_en ? io_va2pa_tlb_excep_tval : 64'h0;	// playground/src/noop/fetch.scala:105:24, :157:30, :188:42, :191:28, :195:25
      end
      if (drop3_in | ~hs1) begin	// playground/src/noop/fetch.scala:83:28, :108:30, :141:24, :142:22, :157:30, :168:9, :169:20, :170:31, :176:20, :184:19
      end
      else	// playground/src/noop/fetch.scala:157:30, :176:20, :184:19
        excep2_r_en <= ~io_va2pa_pvalid & (io_va2pa_tlb_excep_en | excep1_r_en);	// playground/src/noop/fetch.scala:107:30, :157:30, :185:36, :187:28, :188:42, :190:28, :195:25
      if (_GEN_5) begin	// playground/src/noop/fetch.scala:157:30, :176:20, :184:19
      end
      else	// playground/src/noop/fetch.scala:157:30, :176:20, :184:19
        excep2_r_pc <= io_va2pa_tlb_excep_en ? pc1_r : 64'h0;	// playground/src/noop/fetch.scala:105:24, :157:30, :188:42, :189:28, :195:25
      if (drop3_in | ~hs1 | io_va2pa_pvalid | io_va2pa_tlb_excep_en) begin	// playground/src/noop/fetch.scala:83:28, :157:30, :168:9, :169:20, :170:31, :176:20, :184:{14,19}
      end
      else	// playground/src/noop/fetch.scala:157:30, :176:20, :184:19
        excep2_r_etype <= 2'h0;	// playground/src/noop/fetch.scala:107:43, :157:30
      if (drop3_in) begin	// playground/src/noop/fetch.scala:83:28
        reset_tlb <= ~_reset_tlb_T;	// playground/src/noop/fetch.scala:161:30, :162:26, :199:22
        reset_ic <= reset_ic | valid2_r & ~excep2_r_en & ~io_instRead_rvalid;	// playground/src/noop/fetch.scala:156:30, :157:30, :217:30, :253:{30,46,59,62}
      end
      else begin	// playground/src/noop/fetch.scala:83:28
        reset_tlb <= ~_reset_tlb_T & reset_tlb;	// playground/src/noop/fetch.scala:161:30, :162:{26,51}, :163:21
        reset_ic <= ~io_instRead_rvalid & reset_ic;	// playground/src/noop/fetch.scala:217:30, :219:29, :220:18
      end
      valid3_r <= ~io_if2id_drop & (_GEN_12 | ~hs_out & valid3_r);	// playground/src/noop/fetch.scala:86:34, :206:34, :224:33, :274:25, :275:{43,68}, :276:25, :301:27, :302:22, :305:18
      wait_jmp_pc <= drop3_in | (_GEN_7 | ~_GEN_1 | buf_bitmap[0]) & wait_jmp_pc;	// playground/src/noop/fetch.scala:83:28, :209:34, :212:34, :225:19, :227:20, :228:49, :229:44, :233:{51,64}, :235:28, :254:21
      _GEN_15 = _next_pc_w_T_3 - buf_start_pc;	// playground/src/noop/fetch.scala:211:34, :288:39, :290:29
      if (~io_if2id_drop & _GEN_12 & (|(_GEN_15[63:3])) & (|buf_bitmap)) begin	// playground/src/noop/fetch.scala:86:34, :212:34, :227:20, :274:25, :275:{43,68}, :290:{29,45,66,74}, :291:30
        inst_buf <=
          {64'h0, _GEN_8 ? inst_buf[127:64] : buf_bitmap[0] ? io_instRead_inst : 64'h0};	// playground/src/noop/fetch.scala:105:24, :210:34, :212:34, :225:19, :227:20, :228:49, :235:{28,32}, :236:31, :239:31, :292:32
        buf_start_pc <= buf_start_pc + 64'h8;	// playground/src/noop/fetch.scala:211:34, :290:45, :291:46
        buf_bitmap <= {1'h0, _GEN_8 ? buf_bitmap[1] : buf_bitmap[0]};	// playground/src/noop/fetch.scala:63:26, :212:34, :225:19, :226:21, :227:20, :228:49, :235:28, :293:34
      end
      else begin	// playground/src/noop/fetch.scala:227:20, :274:25, :275:68, :290:74, :291:30
        if (drop3_in | _GEN_8) begin	// playground/src/noop/fetch.scala:83:28, :210:34, :225:19, :227:20, :228:49, :249:18
        end
        else if (buf_bitmap[0])	// playground/src/noop/fetch.scala:212:34, :235:28
          inst_buf <= {io_instRead_inst, inst_buf[63:0]};	// playground/src/noop/fetch.scala:210:34, :236:{37,64}
        else	// playground/src/noop/fetch.scala:235:28
          inst_buf <= {64'h0, io_instRead_inst};	// playground/src/noop/fetch.scala:105:24, :210:34, :239:37
        if (drop3_in | _GEN_7 | ~_GEN_1 | buf_bitmap[0]) begin	// playground/src/noop/fetch.scala:83:28, :211:34, :212:34, :225:19, :227:20, :228:49, :229:44, :233:{51,64}, :235:28
        end
        else	// playground/src/noop/fetch.scala:211:34, :227:20, :228:49
          buf_start_pc <= {pc2_r[63:3], 3'h0};	// playground/src/noop/fetch.scala:154:30, :211:34, :241:{36,42}
        if (drop3_in)	// playground/src/noop/fetch.scala:83:28
          buf_bitmap <= 2'h0;	// playground/src/noop/fetch.scala:107:43, :212:34
        else if (_GEN_8) begin	// playground/src/noop/fetch.scala:225:19, :226:21, :227:20, :228:49
        end
        else	// playground/src/noop/fetch.scala:226:21, :227:20, :228:49
          buf_bitmap <= {buf_bitmap[0], 1'h1};	// playground/src/noop/fetch.scala:95:23, :212:34, :235:{28,32}, :237:33, :240:33
      end
      if (_GEN_6) begin	// playground/src/noop/fetch.scala:213:34, :227:20, :228:49
      end
      else begin	// playground/src/noop/fetch.scala:213:34, :227:20, :228:49
        excep_buf_cause <= excep2_r_cause;	// playground/src/noop/fetch.scala:157:30, :213:34
        excep_buf_tval <= excep2_r_tval;	// playground/src/noop/fetch.scala:157:30, :213:34
      end
      excep_buf_en <=
        ~(~io_if2id_drop & _GEN_12 & ~inst_valid) & ~drop3_in
        & (_GEN | ~_GEN_0 ? excep_buf_en : excep2_r_en);	// playground/src/noop/fetch.scala:83:28, :86:34, :87:34, :157:30, :213:34, :227:20, :228:{33,49}, :229:{32,44}, :260:29, :261:20, :263:35, :274:25, :275:{43,68}, :295:{18,30}, :296:30
      if (_GEN_6) begin	// playground/src/noop/fetch.scala:213:34, :218:34, :227:20, :228:49
      end
      else begin	// playground/src/noop/fetch.scala:218:34, :227:20, :228:49
        excep_buf_pc <= excep2_r_pc;	// playground/src/noop/fetch.scala:157:30, :213:34
        excep_buf_etype <= excep2_r_etype;	// playground/src/noop/fetch.scala:157:30, :213:34
        update_excep_pc <= ~wait_jmp_pc;	// playground/src/noop/fetch.scala:209:34, :218:34, :232:32
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// playground/src/noop/fetch.scala:59:7
    `ifdef FIRRTL_BEFORE_INITIAL	// playground/src/noop/fetch.scala:59:7
      `FIRRTL_BEFORE_INITIAL	// playground/src/noop/fetch.scala:59:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// playground/src/noop/fetch.scala:59:7
      automatic logic [31:0] _RANDOM[0:45];	// playground/src/noop/fetch.scala:59:7
      `ifdef INIT_RANDOM_PROLOG_	// playground/src/noop/fetch.scala:59:7
        `INIT_RANDOM_PROLOG_	// playground/src/noop/fetch.scala:59:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// playground/src/noop/fetch.scala:59:7
        for (logic [5:0] i = 6'h0; i < 6'h2E; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// playground/src/noop/fetch.scala:59:7
        end	// playground/src/noop/fetch.scala:59:7
        pc = {_RANDOM[6'h0], _RANDOM[6'h1]};	// playground/src/noop/fetch.scala:59:7, :61:21
        drop1_r = _RANDOM[6'h2][0];	// playground/src/noop/fetch.scala:59:7, :63:26
        drop2_r = _RANDOM[6'h2][1];	// playground/src/noop/fetch.scala:59:7, :63:26, :64:26
        drop3_r = _RANDOM[6'h2][2];	// playground/src/noop/fetch.scala:59:7, :63:26, :65:26
        stall1_r = _RANDOM[6'h2][3];	// playground/src/noop/fetch.scala:59:7, :63:26, :66:27
        stall2_r = _RANDOM[6'h2][4];	// playground/src/noop/fetch.scala:59:7, :63:26, :67:27
        stall3_r = _RANDOM[6'h2][5];	// playground/src/noop/fetch.scala:59:7, :63:26, :68:27
        recov3_r = _RANDOM[6'h2][8];	// playground/src/noop/fetch.scala:59:7, :63:26, :71:27
        state = _RANDOM[6'h2][9];	// playground/src/noop/fetch.scala:59:7, :63:26, :91:24
        pc1_r = {_RANDOM[6'h2][31:10], _RANDOM[6'h3], _RANDOM[6'h4][9:0]};	// playground/src/noop/fetch.scala:59:7, :63:26, :105:24
        excep1_r_cause = {_RANDOM[6'h4][31:11], _RANDOM[6'h5], _RANDOM[6'h6][10:0]};	// playground/src/noop/fetch.scala:59:7, :105:24, :107:30
        excep1_r_en = _RANDOM[6'h8][11];	// playground/src/noop/fetch.scala:59:7, :107:30
        valid1_r = _RANDOM[6'hA][14];	// playground/src/noop/fetch.scala:59:7, :108:30
        pc2_r = {_RANDOM[6'hA][31:15], _RANDOM[6'hB], _RANDOM[6'hC][14:0]};	// playground/src/noop/fetch.scala:59:7, :108:30, :154:30
        paddr2_r = {_RANDOM[6'hC][31:15], _RANDOM[6'hD][14:0]};	// playground/src/noop/fetch.scala:59:7, :154:30, :155:30
        valid2_r = _RANDOM[6'hD][15];	// playground/src/noop/fetch.scala:59:7, :155:30, :156:30
        excep2_r_cause = {_RANDOM[6'hD][31:16], _RANDOM[6'hE], _RANDOM[6'hF][15:0]};	// playground/src/noop/fetch.scala:59:7, :155:30, :157:30
        excep2_r_tval = {_RANDOM[6'hF][31:16], _RANDOM[6'h10], _RANDOM[6'h11][15:0]};	// playground/src/noop/fetch.scala:59:7, :157:30
        excep2_r_en = _RANDOM[6'h11][16];	// playground/src/noop/fetch.scala:59:7, :157:30
        excep2_r_pc = {_RANDOM[6'h11][31:17], _RANDOM[6'h12], _RANDOM[6'h13][16:0]};	// playground/src/noop/fetch.scala:59:7, :157:30
        excep2_r_etype = _RANDOM[6'h13][18:17];	// playground/src/noop/fetch.scala:59:7, :157:30
        reset_tlb = _RANDOM[6'h15][20];	// playground/src/noop/fetch.scala:59:7, :161:30
        pc3_r = {_RANDOM[6'h15][31:21], _RANDOM[6'h16], _RANDOM[6'h17][20:0]};	// playground/src/noop/fetch.scala:59:7, :161:30, :205:34
        valid3_r = _RANDOM[6'h17][21];	// playground/src/noop/fetch.scala:59:7, :205:34, :206:34
        excep3_r_cause = {_RANDOM[6'h17][31:22], _RANDOM[6'h18], _RANDOM[6'h19][21:0]};	// playground/src/noop/fetch.scala:59:7, :205:34, :207:34
        excep3_r_tval = {_RANDOM[6'h19][31:22], _RANDOM[6'h1A], _RANDOM[6'h1B][21:0]};	// playground/src/noop/fetch.scala:59:7, :207:34
        excep3_r_en = _RANDOM[6'h1B][22];	// playground/src/noop/fetch.scala:59:7, :207:34
        excep3_r_pc = {_RANDOM[6'h1B][31:23], _RANDOM[6'h1C], _RANDOM[6'h1D][22:0]};	// playground/src/noop/fetch.scala:59:7, :207:34
        excep3_r_etype = _RANDOM[6'h1D][24:23];	// playground/src/noop/fetch.scala:59:7, :207:34
        next_pc_r = {_RANDOM[6'h1D][31:25], _RANDOM[6'h1E], _RANDOM[6'h1F][24:0]};	// playground/src/noop/fetch.scala:59:7, :207:34, :208:34
        wait_jmp_pc = _RANDOM[6'h1F][25];	// playground/src/noop/fetch.scala:59:7, :208:34, :209:34
        inst_buf =
          {_RANDOM[6'h1F][31:26],
           _RANDOM[6'h20],
           _RANDOM[6'h21],
           _RANDOM[6'h22],
           _RANDOM[6'h23][25:0]};	// playground/src/noop/fetch.scala:59:7, :208:34, :210:34
        buf_start_pc = {_RANDOM[6'h23][31:26], _RANDOM[6'h24], _RANDOM[6'h25][25:0]};	// playground/src/noop/fetch.scala:59:7, :210:34, :211:34
        buf_bitmap = _RANDOM[6'h25][27:26];	// playground/src/noop/fetch.scala:59:7, :211:34, :212:34
        excep_buf_cause = {_RANDOM[6'h25][31:28], _RANDOM[6'h26], _RANDOM[6'h27][27:0]};	// playground/src/noop/fetch.scala:59:7, :211:34, :213:34
        excep_buf_tval = {_RANDOM[6'h27][31:28], _RANDOM[6'h28], _RANDOM[6'h29][27:0]};	// playground/src/noop/fetch.scala:59:7, :213:34
        excep_buf_en = _RANDOM[6'h29][28];	// playground/src/noop/fetch.scala:59:7, :213:34
        excep_buf_pc = {_RANDOM[6'h29][31:29], _RANDOM[6'h2A], _RANDOM[6'h2B][28:0]};	// playground/src/noop/fetch.scala:59:7, :213:34
        excep_buf_etype = _RANDOM[6'h2B][30:29];	// playground/src/noop/fetch.scala:59:7, :213:34
        inst_r = {_RANDOM[6'h2B][31], _RANDOM[6'h2C][30:0]};	// playground/src/noop/fetch.scala:59:7, :213:34, :214:34
        reset_ic = _RANDOM[6'h2C][31];	// playground/src/noop/fetch.scala:59:7, :214:34, :217:30
        update_excep_pc = _RANDOM[6'h2D][0];	// playground/src/noop/fetch.scala:59:7, :218:34
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// playground/src/noop/fetch.scala:59:7
      `FIRRTL_AFTER_INITIAL	// playground/src/noop/fetch.scala:59:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_instRead_addr = hs1 ? io_va2pa_paddr : paddr2_r;	// playground/src/noop/fetch.scala:59:7, :155:30, :168:9, :169:20, :170:31, :201:28
  assign io_instRead_arvalid =
    (hs1 | valid2_r) & ~io_if2id_drop
    & ~(hs1 ? io_va2pa_tlb_excep_en | excep1_r_en : excep2_r_en);	// playground/src/noop/fetch.scala:59:7, :86:34, :107:30, :156:30, :157:30, :168:9, :169:20, :170:31, :202:{27,55}, :203:{33,64,67}
  assign io_va2pa_vaddr = cur_pc;	// playground/src/noop/fetch.scala:59:7, src/main/scala/chisel3/util/Mux.scala:50:70
  assign io_va2pa_vvalid = hs_in & ~io_intr_in_en;	// playground/src/noop/fetch.scala:59:7, :109:39, :150:{30,33}
  assign io_if2id_inst = inst_r;	// playground/src/noop/fetch.scala:59:7, :214:34
  assign io_if2id_pc = pc3_r;	// playground/src/noop/fetch.scala:59:7, :205:34
  assign io_if2id_excep_cause = excep3_r_cause;	// playground/src/noop/fetch.scala:59:7, :207:34
  assign io_if2id_excep_tval = excep3_r_tval;	// playground/src/noop/fetch.scala:59:7, :207:34
  assign io_if2id_excep_en = excep3_r_en;	// playground/src/noop/fetch.scala:59:7, :207:34
  assign io_if2id_excep_pc = excep3_r_pc;	// playground/src/noop/fetch.scala:59:7, :207:34
  assign io_if2id_excep_etype = excep3_r_etype;	// playground/src/noop/fetch.scala:59:7, :207:34
  assign io_if2id_recov = recov3_r;	// playground/src/noop/fetch.scala:59:7, :71:27
  assign io_if2id_valid = valid3_r;	// playground/src/noop/fetch.scala:59:7, :206:34
endmodule

module Decode(	// playground/src/noop/decode.scala:10:7
  input         clock,	// playground/src/noop/decode.scala:10:7
                reset,	// playground/src/noop/decode.scala:10:7
  input  [31:0] io_if2id_inst,	// playground/src/noop/decode.scala:11:16
  input  [63:0] io_if2id_pc,	// playground/src/noop/decode.scala:11:16
                io_if2id_excep_cause,	// playground/src/noop/decode.scala:11:16
                io_if2id_excep_tval,	// playground/src/noop/decode.scala:11:16
  input         io_if2id_excep_en,	// playground/src/noop/decode.scala:11:16
  input  [63:0] io_if2id_excep_pc,	// playground/src/noop/decode.scala:11:16
  input  [1:0]  io_if2id_excep_etype,	// playground/src/noop/decode.scala:11:16
  output        io_if2id_drop,	// playground/src/noop/decode.scala:11:16
                io_if2id_stall,	// playground/src/noop/decode.scala:11:16
  input         io_if2id_recov,	// playground/src/noop/decode.scala:11:16
                io_if2id_valid,	// playground/src/noop/decode.scala:11:16
  output        io_if2id_ready,	// playground/src/noop/decode.scala:11:16
  output [31:0] io_id2df_inst,	// playground/src/noop/decode.scala:11:16
  output [63:0] io_id2df_pc,	// playground/src/noop/decode.scala:11:16
                io_id2df_excep_cause,	// playground/src/noop/decode.scala:11:16
                io_id2df_excep_tval,	// playground/src/noop/decode.scala:11:16
  output        io_id2df_excep_en,	// playground/src/noop/decode.scala:11:16
  output [63:0] io_id2df_excep_pc,	// playground/src/noop/decode.scala:11:16
  output [1:0]  io_id2df_excep_etype,	// playground/src/noop/decode.scala:11:16
  output [4:0]  io_id2df_ctrl_aluOp,	// playground/src/noop/decode.scala:11:16
  output        io_id2df_ctrl_aluWidth,	// playground/src/noop/decode.scala:11:16
  output [4:0]  io_id2df_ctrl_dcMode,	// playground/src/noop/decode.scala:11:16
  output        io_id2df_ctrl_writeRegEn,	// playground/src/noop/decode.scala:11:16
                io_id2df_ctrl_writeCSREn,	// playground/src/noop/decode.scala:11:16
  output [2:0]  io_id2df_ctrl_brType,	// playground/src/noop/decode.scala:11:16
  output [4:0]  io_id2df_rs1,	// playground/src/noop/decode.scala:11:16
  output        io_id2df_rrs1,	// playground/src/noop/decode.scala:11:16
  output [63:0] io_id2df_rs1_d,	// playground/src/noop/decode.scala:11:16
  output [11:0] io_id2df_rs2,	// playground/src/noop/decode.scala:11:16
  output        io_id2df_rrs2,	// playground/src/noop/decode.scala:11:16
  output [63:0] io_id2df_rs2_d,	// playground/src/noop/decode.scala:11:16
  output [4:0]  io_id2df_dst,	// playground/src/noop/decode.scala:11:16
  output [63:0] io_id2df_dst_d,	// playground/src/noop/decode.scala:11:16
  output [1:0]  io_id2df_jmp_type,	// playground/src/noop/decode.scala:11:16
                io_id2df_special,	// playground/src/noop/decode.scala:11:16
  output [5:0]  io_id2df_swap,	// playground/src/noop/decode.scala:11:16
  output [1:0]  io_id2df_indi,	// playground/src/noop/decode.scala:11:16
  input         io_id2df_drop,	// playground/src/noop/decode.scala:11:16
                io_id2df_stall,	// playground/src/noop/decode.scala:11:16
  output        io_id2df_recov,	// playground/src/noop/decode.scala:11:16
                io_id2df_valid,	// playground/src/noop/decode.scala:11:16
  input         io_id2df_ready,	// playground/src/noop/decode.scala:11:16
  input  [1:0]  io_idState_priv	// playground/src/noop/decode.scala:11:16
);

  reg         drop_r;	// playground/src/noop/decode.scala:17:30
  reg         stall_r;	// playground/src/noop/decode.scala:18:30
  wire        drop_in = drop_r | io_id2df_drop;	// playground/src/noop/decode.scala:17:30, :20:30
  reg  [31:0] inst_r;	// playground/src/noop/decode.scala:23:30
  reg  [63:0] pc_r;	// playground/src/noop/decode.scala:24:30
  reg  [63:0] excep_r_cause;	// playground/src/noop/decode.scala:25:30
  reg  [63:0] excep_r_tval;	// playground/src/noop/decode.scala:25:30
  reg         excep_r_en;	// playground/src/noop/decode.scala:25:30
  reg  [63:0] excep_r_pc;	// playground/src/noop/decode.scala:25:30
  reg  [1:0]  excep_r_etype;	// playground/src/noop/decode.scala:25:30
  reg  [4:0]  ctrl_r_aluOp;	// playground/src/noop/decode.scala:26:30
  reg         ctrl_r_aluWidth;	// playground/src/noop/decode.scala:26:30
  reg  [4:0]  ctrl_r_dcMode;	// playground/src/noop/decode.scala:26:30
  reg         ctrl_r_writeRegEn;	// playground/src/noop/decode.scala:26:30
  reg         ctrl_r_writeCSREn;	// playground/src/noop/decode.scala:26:30
  reg  [2:0]  ctrl_r_brType;	// playground/src/noop/decode.scala:26:30
  reg  [4:0]  rs1_r;	// playground/src/noop/decode.scala:27:30
  reg         rrs1_r;	// playground/src/noop/decode.scala:28:30
  reg  [63:0] rs1_d_r;	// playground/src/noop/decode.scala:29:30
  reg  [11:0] rs2_r;	// playground/src/noop/decode.scala:30:30
  reg         rrs2_r;	// playground/src/noop/decode.scala:31:30
  reg  [63:0] rs2_d_r;	// playground/src/noop/decode.scala:32:30
  reg  [4:0]  dst_r;	// playground/src/noop/decode.scala:33:30
  reg  [63:0] dst_d_r;	// playground/src/noop/decode.scala:34:30
  reg  [1:0]  jmp_type_r;	// playground/src/noop/decode.scala:35:30
  reg  [1:0]  special_r;	// playground/src/noop/decode.scala:36:30
  reg  [5:0]  swap_r;	// playground/src/noop/decode.scala:37:30
  reg  [1:0]  indi_r;	// playground/src/noop/decode.scala:38:30
  reg         recov_r;	// playground/src/noop/decode.scala:39:30
  reg         valid_r;	// playground/src/noop/decode.scala:40:30
  wire        hs_out = io_id2df_ready & valid_r;	// playground/src/noop/decode.scala:40:30, :46:33
  wire        io_if2id_ready_0 = ~drop_in & ~(valid_r & ~hs_out) & io_if2id_valid;	// playground/src/noop/decode.scala:20:30, :40:30, :46:33, :316:20, :317:{10,19}, :318:{22,25,33}, :319:35
  always @(posedge clock) begin	// playground/src/noop/decode.scala:10:7
    if (reset) begin	// playground/src/noop/decode.scala:10:7
      drop_r <= 1'h0;	// playground/src/noop/decode.scala:17:30
      stall_r <= 1'h0;	// playground/src/noop/decode.scala:17:30, :18:30
      inst_r <= 32'h0;	// playground/src/noop/decode.scala:23:30
      pc_r <= 64'h0;	// playground/src/noop/decode.scala:24:30
      excep_r_cause <= 64'h0;	// playground/src/noop/decode.scala:24:30, :25:30
      excep_r_tval <= 64'h0;	// playground/src/noop/decode.scala:24:30, :25:30
      excep_r_en <= 1'h0;	// playground/src/noop/decode.scala:17:30, :25:30
      excep_r_pc <= 64'h0;	// playground/src/noop/decode.scala:24:30, :25:30
      excep_r_etype <= 2'h0;	// playground/src/noop/decode.scala:25:{30,43}
      ctrl_r_aluOp <= 5'h0;	// playground/src/noop/decode.scala:10:7, :26:30
      ctrl_r_aluWidth <= 1'h0;	// playground/src/noop/decode.scala:17:30, :26:30
      ctrl_r_dcMode <= 5'h0;	// playground/src/noop/decode.scala:10:7, :26:30
      ctrl_r_writeRegEn <= 1'h0;	// playground/src/noop/decode.scala:17:30, :26:30
      ctrl_r_writeCSREn <= 1'h0;	// playground/src/noop/decode.scala:17:30, :26:30
      ctrl_r_brType <= 3'h0;	// playground/src/noop/decode.scala:26:{30,43}
      rs1_r <= 5'h0;	// playground/src/noop/decode.scala:10:7, :27:30
      rrs1_r <= 1'h0;	// playground/src/noop/decode.scala:17:30, :28:30
      rs1_d_r <= 64'h0;	// playground/src/noop/decode.scala:24:30, :29:30
      rs2_r <= 12'h0;	// playground/src/noop/decode.scala:30:30
      rrs2_r <= 1'h0;	// playground/src/noop/decode.scala:17:30, :31:30
      rs2_d_r <= 64'h0;	// playground/src/noop/decode.scala:24:30, :32:30
      dst_r <= 5'h0;	// playground/src/noop/decode.scala:10:7, :33:30
      dst_d_r <= 64'h0;	// playground/src/noop/decode.scala:24:30, :34:30
      jmp_type_r <= 2'h0;	// playground/src/noop/decode.scala:25:43, :35:30
      special_r <= 2'h0;	// playground/src/noop/decode.scala:25:43, :36:30
      swap_r <= 6'h0;	// playground/src/noop/decode.scala:37:30
      indi_r <= 2'h0;	// playground/src/noop/decode.scala:25:43, :38:30
      recov_r <= 1'h0;	// playground/src/noop/decode.scala:17:30, :39:30
      valid_r <= 1'h0;	// playground/src/noop/decode.scala:17:30, :40:30
    end
    else begin	// playground/src/noop/decode.scala:10:7
      automatic logic             hs_in = io_if2id_ready_0 & io_if2id_valid;	// playground/src/noop/decode.scala:47:33, :316:20, :317:19, :318:33
      automatic logic             _instType_T_1;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_5;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic [9:0]       _GEN = {io_if2id_inst[14:12], io_if2id_inst[6:0]};	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_7;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_9 = _GEN == 10'h63;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_11 = _GEN == 10'hE3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_13 = _GEN == 10'h263;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_15 = _GEN == 10'h2E3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_17 = _GEN == 10'h363;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_745 = _GEN == 10'h3E3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_21;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_23;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_25;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_27;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_29;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_31;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_33;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_35;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_37;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_39;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_41;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_43;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_45;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_47;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_49;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_51;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_53;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic [15:0]      _GEN_0 =
        {io_if2id_inst[31:26], io_if2id_inst[14:12], io_if2id_inst[6:0]};	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_55;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_57;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_59;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic [16:0]      _GEN_1 =
        {io_if2id_inst[31:25], io_if2id_inst[14:12], io_if2id_inst[6:0]};	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_61;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_63;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_65;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_67;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_69;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_71;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_73;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_75;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_77;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_79;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_81;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_83;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_85;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_87;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_89;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_91;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_93;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_95;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_97;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_99;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_101;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_103;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_105;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_107;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_109;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_111;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_113;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_115;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_117;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_119;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_121;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_411;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_125;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_127;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_129;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_131;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_133;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_969;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic [19:0]      _GEN_2;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_137;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic [14:0]      _GEN_3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_139;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_141;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_143;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_145;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_147;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_149;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_151;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_153;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_155;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_157;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_159;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_161;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_163;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_165;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_167;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_169;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_171;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_173;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_175;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_177;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_T_571;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic [21:0]      _GEN_4 = {io_if2id_inst[31:25], io_if2id_inst[14:0]};	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _GEN_5;	// src/main/scala/chisel3/util/Lookup.scala:34:39
      automatic logic             _GEN_6;	// src/main/scala/chisel3/util/Lookup.scala:34:39
      automatic logic             _GEN_7;	// src/main/scala/chisel3/util/Lookup.scala:34:39
      automatic logic             _GEN_8;	// src/main/scala/chisel3/util/Lookup.scala:34:39
      automatic logic             _GEN_9;	// src/main/scala/chisel3/util/Lookup.scala:34:39
      automatic logic             _GEN_10;	// src/main/scala/chisel3/util/Lookup.scala:34:39
      automatic logic             _GEN_11;	// src/main/scala/chisel3/util/Lookup.scala:34:39
      automatic logic             _GEN_12;	// src/main/scala/chisel3/util/Lookup.scala:34:39
      automatic logic [2:0]       instType_0;	// src/main/scala/chisel3/util/Lookup.scala:34:39
      automatic logic             _GEN_13;	// src/main/scala/chisel3/util/Lookup.scala:34:39
      automatic logic             jmp_indi;	// src/main/scala/chisel3/util/Lookup.scala:34:39
      automatic logic             _GEN_14;	// src/main/scala/chisel3/util/Lookup.scala:34:39
      automatic logic             instType_6;	// src/main/scala/chisel3/util/Lookup.scala:34:39
      automatic logic [4:0]       _GEN_15;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_c_T_2;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_c_T_4;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_c_T_6;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_c_T_8;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_c_T_10;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_c_T_12;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_c_T_14;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_c_T_16;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_c_T_18;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_c_T_20;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic [6:0]       _GEN_16 =
        {io_if2id_inst[15:13], io_if2id_inst[11:10], io_if2id_inst[1:0]};	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_c_T_22;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_c_T_24;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_c_T_26;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic [9:0]       _GEN_17 =
        {io_if2id_inst[15:10], io_if2id_inst[6:5], io_if2id_inst[1:0]};	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_c_T_28;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_c_T_30;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_c_T_32;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_c_T_34;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_c_T_36;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_c_T_165;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_c_T_40;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_c_T_42;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_c_T_44;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_c_T_46;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_c_T_48;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_c_T_50;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic [10:0]      _GEN_18 = {io_if2id_inst[15:12], io_if2id_inst[6:0]};	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_c_T_52;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic [5:0]       _GEN_19 = {io_if2id_inst[15:12], io_if2id_inst[1:0]};	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_c_T_54 = _GEN_19 == 6'h22;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_c_T_56 = _GEN_18 == 11'h482;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_c_T_215;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_c_T_60;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _instType_c_T_62;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      automatic logic             _GEN_20;	// src/main/scala/chisel3/util/Lookup.scala:34:39
      automatic logic             _GEN_21;	// src/main/scala/chisel3/util/Lookup.scala:34:39
      automatic logic             _GEN_22;	// src/main/scala/chisel3/util/Lookup.scala:34:39
      automatic logic             _GEN_23;	// src/main/scala/chisel3/util/Lookup.scala:34:39
      automatic logic             _GEN_24;	// src/main/scala/chisel3/util/Lookup.scala:34:39
      automatic logic             _GEN_25;	// src/main/scala/chisel3/util/Lookup.scala:34:39
      automatic logic             _GEN_26;	// src/main/scala/chisel3/util/Lookup.scala:34:39
      automatic logic             _GEN_27;	// src/main/scala/chisel3/util/Lookup.scala:34:39
      automatic logic [3:0]       instType_c_0;	// src/main/scala/chisel3/util/Lookup.scala:34:39
      automatic logic             _GEN_28;	// src/main/scala/chisel3/util/Lookup.scala:34:39
      automatic logic             _GEN_29;	// playground/src/noop/decode.scala:58:18
      automatic logic [51:0]      _GEN_30 = {52{io_if2id_inst[31]}};	// playground/src/noop/decode.scala:59:24
      automatic logic             _GEN_31;	// playground/src/noop/decode.scala:58:18
      automatic logic             _GEN_32;	// playground/src/noop/decode.scala:58:18
      automatic logic             _GEN_33;	// playground/src/noop/decode.scala:58:18
      automatic logic             _GEN_34;	// playground/src/noop/decode.scala:58:18
      automatic logic [7:0][63:0] _GEN_35 =
        {{64'h0},
         {{{44{io_if2id_inst[31]}},
           io_if2id_inst[19:12],
           io_if2id_inst[20],
           io_if2id_inst[30:21],
           1'h0}},
         {{{32{io_if2id_inst[31]}}, io_if2id_inst[31:12], 12'h0}},
         {{{52{io_if2id_inst[31]}},
           io_if2id_inst[7],
           io_if2id_inst[30:25],
           io_if2id_inst[11:8],
           1'h0}},
         {{_GEN_30, io_if2id_inst[31:25], io_if2id_inst[11:7]}},
         {{_GEN_30, io_if2id_inst[31:20]}},
         {64'h0},
         {64'h0}};	// playground/src/noop/decode.scala:17:30, :24:30, :30:30, :57:9, :58:18, :59:{24,34}, :60:{24,38,55}, :61:{24,38,51,63,80}, :62:{24,38}, :63:{24,38,51,68,81}
      automatic logic             _GEN_36;	// playground/src/noop/decode.scala:65:32
      automatic logic             _GEN_37;	// playground/src/noop/decode.scala:85:32
      automatic logic             _GEN_38;	// playground/src/noop/decode.scala:93:20
      automatic logic             _GEN_39;	// playground/src/noop/decode.scala:79:25, :98:30, :99:27, :100:29
      automatic logic [63:0]      _rs2_d_r_T;	// playground/src/noop/decode.scala:102:44
      automatic logic             _GEN_40;	// playground/src/noop/decode.scala:93:30, :98:30, :99:27
      automatic logic             _GEN_41;	// playground/src/noop/decode.scala:98:30, :114:30, :118:25
      automatic logic             _GEN_42;	// playground/src/noop/decode.scala:98:30, :114:30, :115:25, :120:30, :121:25
      automatic logic [63:0]      _dst_d_r_T_3;	// playground/src/noop/decode.scala:123:48
      automatic logic [63:0]      _rs2_d_r_T_3;	// playground/src/noop/decode.scala:133:40
      automatic logic             _GEN_43;	// playground/src/noop/decode.scala:137:22
      automatic logic             _GEN_44;	// playground/src/noop/decode.scala:149:22
      automatic logic             _GEN_45;	// playground/src/noop/decode.scala:159:22
      automatic logic             _GEN_46;	// playground/src/noop/decode.scala:85:54, :137:38, :144:27, :149:37, :154:27, :159:37, :164:27
      automatic logic             _GEN_47;	// playground/src/noop/decode.scala:169:22
      automatic logic             _GEN_48;	// playground/src/noop/decode.scala:173:22
      automatic logic             _GEN_49;	// playground/src/noop/decode.scala:43:17, :98:30, :137:38, :149:37, :159:37, :169:40, :173:43
      automatic logic             _GEN_50;	// playground/src/noop/decode.scala:199:31
      automatic logic             _GEN_51;	// playground/src/noop/decode.scala:218:36
      automatic logic             _GEN_52;	// playground/src/noop/decode.scala:43:17, :65:54, :199:53, :218:58
      automatic logic             _GEN_53;	// playground/src/noop/decode.scala:226:22
      automatic logic             _GEN_54;	// playground/src/noop/decode.scala:233:25
      automatic logic             _GEN_55;	// playground/src/noop/decode.scala:213:25, :226:29, :229:34, :230:29, :233:36, :234:29
      automatic logic             _GEN_56;	// playground/src/noop/decode.scala:241:22
      automatic logic             _GEN_57;	// playground/src/noop/decode.scala:248:22
      automatic logic             _GEN_58;	// playground/src/noop/decode.scala:256:22
      automatic logic             _GEN_59;	// playground/src/noop/decode.scala:262:22
      automatic logic             _GEN_60;	// playground/src/noop/decode.scala:268:22
      automatic logic             _GEN_61;	// playground/src/noop/decode.scala:279:22
      automatic logic             _GEN_62;	// playground/src/noop/decode.scala:285:25
      automatic logic             _GEN_63;	// playground/src/noop/decode.scala:290:25
      automatic logic             _GEN_64;	// playground/src/noop/decode.scala:282:21, :285:36, :287:29, :290:36, :292:29
      automatic logic             _GEN_65;	// playground/src/noop/decode.scala:296:22
      automatic logic             _GEN_66 = hs_in & io_if2id_excep_en;	// playground/src/noop/decode.scala:47:33, :302:16
      automatic logic             _GEN_67;	// playground/src/noop/decode.scala:65:54, :199:53, :207:27, :302:37, :306:25
      _instType_T_1 = io_if2id_inst[6:0] == 7'h37;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_3 = io_if2id_inst[6:0] == 7'h17;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_5 = io_if2id_inst[6:0] == 7'h6F;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_7 = _GEN == 10'h67;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_21 = _GEN == 10'h3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_23 = _GEN == 10'h83;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_25 = _GEN == 10'h103;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_27 = _GEN == 10'h183;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_29 = _GEN == 10'h203;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_31 = _GEN == 10'h283;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_33 = _GEN == 10'h303;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_35 = _GEN == 10'h23;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_37 = _GEN == 10'hA3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_39 = _GEN == 10'h123;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_41 = _GEN == 10'h1A3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_43 = _GEN == 10'h13;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_45 = _GEN == 10'h113;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_47 = _GEN == 10'h193;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_49 = _GEN == 10'h213;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_51 = _GEN == 10'h313;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_53 = _GEN == 10'h393;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_55 = _GEN_0 == 16'h93;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_57 = _GEN_0 == 16'h293;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_59 = _GEN_0 == 16'h4293;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_61 = _GEN_1 == 17'h33;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_63 = _GEN_1 == 17'h8033;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_65 = _GEN_1 == 17'hB3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_67 = _GEN_1 == 17'h133;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_69 = _GEN_1 == 17'h1B3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_71 = _GEN_1 == 17'h233;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_73 = _GEN_1 == 17'h2B3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_75 = _GEN_1 == 17'h82B3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_77 = _GEN_1 == 17'h333;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_79 = _GEN_1 == 17'h3B3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_81 = _GEN_1 == 17'h433;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_83 = _GEN_1 == 17'h4B3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_85 = _GEN_1 == 17'h5B3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_87 = _GEN_1 == 17'h533;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_89 = _GEN_1 == 17'h633;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_91 = _GEN_1 == 17'h6B3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_93 = _GEN_1 == 17'h733;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_95 = _GEN_1 == 17'h7B3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_97 = _GEN_1 == 17'h43B;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_99 = _GEN_1 == 17'h63B;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_101 = _GEN_1 == 17'h6BB;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_103 = _GEN_1 == 17'h73B;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_105 = _GEN_1 == 17'h7BB;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_107 = _GEN == 10'h1B;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_109 = _GEN_1 == 17'h9B;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_111 = _GEN_1 == 17'h29B;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_113 = _GEN_1 == 17'h829B;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_115 = _GEN_1 == 17'h3B;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_117 = _GEN_1 == 17'h803B;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_119 = _GEN_1 == 17'hBB;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_121 = _GEN_1 == 17'h2BB;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_411 = _GEN_1 == 17'h82BB;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_125 = _GEN == 10'hF3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_127 = _GEN == 10'h173;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_129 = _GEN == 10'h1F3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_131 = _GEN == 10'h2F3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_133 = _GEN == 10'h373;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_969 = _GEN == 10'h3F3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _GEN_2 =
        {io_if2id_inst[31:27],
         io_if2id_inst[24:20],
         io_if2id_inst[14:12],
         io_if2id_inst[6:0]};	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_137 = _GEN_2 == 20'h1012F;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _GEN_3 = {io_if2id_inst[31:27], io_if2id_inst[14:12], io_if2id_inst[6:0]};	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_139 = _GEN_3 == 15'hD2F;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_141 = _GEN_3 == 15'h52F;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_143 = _GEN_3 == 15'h12F;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_145 = _GEN_3 == 15'h112F;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_147 = _GEN_3 == 15'h312F;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_149 = _GEN_3 == 15'h212F;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_151 = _GEN_3 == 15'h412F;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_153 = _GEN_3 == 15'h512F;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_155 = _GEN_3 == 15'h612F;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_157 = _GEN_3 == 15'h712F;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_159 = _GEN_2 == 20'h101AF;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_161 = _GEN_3 == 15'hDAF;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_163 = _GEN_3 == 15'h5AF;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_165 = _GEN_3 == 15'h1AF;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_167 = _GEN_3 == 15'h21AF;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_169 = _GEN_3 == 15'h11AF;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_171 = _GEN_3 == 15'h31AF;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_173 = _GEN_3 == 15'h41AF;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_175 = _GEN_3 == 15'h51AF;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_177 = _GEN_3 == 15'h61AF;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_T_571 = _GEN_3 == 15'h71AF;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _GEN_5 =
        _instType_T_163 | _instType_T_165 | _instType_T_167 | _instType_T_169
        | _instType_T_171 | _instType_T_173 | _instType_T_175 | _instType_T_177
        | _instType_T_571;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
      _GEN_6 =
        _instType_T_137 | _instType_T_139 | _instType_T_141 | _instType_T_143
        | _instType_T_145 | _instType_T_147 | _instType_T_149 | _instType_T_151
        | _instType_T_153 | _instType_T_155 | _instType_T_157 | _instType_T_159
        | _instType_T_161 | _GEN_5;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
      _GEN_7 =
        _instType_T_125 | _instType_T_127 | _instType_T_129 | _instType_T_131
        | _instType_T_133 | _instType_T_969;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
      _GEN_8 =
        _instType_T_115 | _instType_T_117 | _instType_T_119 | _instType_T_121
        | _instType_T_411;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
      _GEN_9 = _instType_T_35 | _instType_T_37 | _instType_T_39 | _instType_T_41;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
      _GEN_10 =
        _instType_T_21 | _instType_T_23 | _instType_T_25 | _instType_T_27 | _instType_T_29
        | _instType_T_31 | _instType_T_33;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
      _GEN_11 =
        _instType_T_9 | _instType_T_11 | _instType_T_13 | _instType_T_15 | _instType_T_17
        | _instType_T_745;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
      _GEN_12 = _instType_T_1 | _instType_T_3;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
      instType_0 =
        _GEN_12
          ? 3'h5
          : _instType_T_5
              ? 3'h6
              : _instType_T_7
                  ? 3'h2
                  : _GEN_11
                      ? 3'h4
                      : _GEN_10
                          ? 3'h2
                          : _GEN_9
                              ? 3'h3
                              : _instType_T_43 | _instType_T_45 | _instType_T_47
                                | _instType_T_49 | _instType_T_51 | _instType_T_53
                                | _instType_T_55 | _instType_T_57 | _instType_T_59
                                  ? 3'h2
                                  : _instType_T_61 | _instType_T_63 | _instType_T_65
                                    | _instType_T_67 | _instType_T_69 | _instType_T_71
                                    | _instType_T_73 | _instType_T_75 | _instType_T_77
                                    | _instType_T_79 | _instType_T_81 | _instType_T_83
                                    | _instType_T_85 | _instType_T_87 | _instType_T_89
                                    | _instType_T_91 | _instType_T_93 | _instType_T_95
                                    | _instType_T_97 | _instType_T_99 | _instType_T_101
                                    | _instType_T_103 | _instType_T_105
                                      ? 3'h1
                                      : _instType_T_107 | _instType_T_109
                                        | _instType_T_111 | _instType_T_113
                                          ? 3'h2
                                          : _GEN_8
                                              ? 3'h1
                                              : _GEN_7
                                                  ? 3'h2
                                                  : _GEN_6
                                                      ? 3'h1
                                                      : {io_if2id_inst[31:28],
                                                         io_if2id_inst[19:0]} == 24'hF
                                                        | io_if2id_inst == 32'h100F
                                                        | _GEN_4 == 22'h48073
                                                        | io_if2id_inst == 32'h10500073
                                                        | io_if2id_inst == 32'h6B
                                                          ? 3'h0
                                                          : 3'h7;	// playground/src/noop/decode.scala:26:43, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
      _GEN_13 = _instType_T_5 | _instType_T_7;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
      jmp_indi =
        ~_GEN_12
        & (_instType_T_5 | _instType_T_7 | _instType_T_9 | _instType_T_11 | _instType_T_13
           | _instType_T_15 | _instType_T_17 | _instType_T_745);	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
      _GEN_14 = _instType_T_131 | _instType_T_133;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
      instType_6 =
        ~(_instType_T_1 | _instType_T_3 | _instType_T_5 | _instType_T_7 | _instType_T_9
          | _instType_T_11 | _instType_T_13 | _instType_T_15 | _instType_T_17
          | _instType_T_745 | _instType_T_21 | _instType_T_23 | _instType_T_25
          | _instType_T_27 | _instType_T_29 | _instType_T_31 | _instType_T_33
          | _instType_T_35 | _instType_T_37 | _instType_T_39 | _instType_T_41
          | _instType_T_43 | _instType_T_45 | _instType_T_47 | _instType_T_49
          | _instType_T_51 | _instType_T_53 | _instType_T_55 | _instType_T_57
          | _instType_T_59 | _instType_T_61 | _instType_T_63 | _instType_T_65
          | _instType_T_67 | _instType_T_69 | _instType_T_71 | _instType_T_73
          | _instType_T_75 | _instType_T_77 | _instType_T_79 | _instType_T_81
          | _instType_T_83 | _instType_T_85 | _instType_T_87 | _instType_T_89
          | _instType_T_91 | _instType_T_93 | _instType_T_95 | _instType_T_97
          | _instType_T_99 | _instType_T_101 | _instType_T_103 | _instType_T_105
          | _instType_T_107 | _instType_T_109 | _instType_T_111 | _instType_T_113
          | _GEN_8)
        & (_instType_T_125 | _instType_T_127 | _instType_T_129 | _GEN_14
           | _instType_T_969);	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
      _GEN_15 = {io_if2id_inst[15:13], io_if2id_inst[1:0]};	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_c_T_2 = _GEN_15 == 5'h0;	// playground/src/noop/decode.scala:10:7, src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_c_T_4 = _GEN_15 == 5'h8;	// playground/src/noop/decode.scala:10:7, src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_c_T_6 = _GEN_15 == 5'hC;	// playground/src/noop/decode.scala:10:7, src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_c_T_8 = _GEN_15 == 5'h18;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_c_T_10 = _GEN_15 == 5'h1C;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_c_T_12 = _GEN_15 == 5'h1;	// playground/src/noop/decode.scala:10:7, src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_c_T_14 = _GEN_15 == 5'h5;	// playground/src/noop/decode.scala:10:7, src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_c_T_16 = _GEN_15 == 5'h9;	// playground/src/noop/decode.scala:10:7, src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_c_T_18 =
        {io_if2id_inst[15:13], io_if2id_inst[11:7], io_if2id_inst[1:0]} == 10'h189;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_c_T_20 = _GEN_15 == 5'hD;	// playground/src/noop/decode.scala:10:7, src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_c_T_22 = _GEN_16 == 7'h41;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_c_T_24 = _GEN_16 == 7'h45;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_c_T_26 = _GEN_16 == 7'h49;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_c_T_28 = _GEN_17 == 10'h231;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_c_T_30 = _GEN_17 == 10'h235;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_c_T_32 = _GEN_17 == 10'h239;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_c_T_34 = _GEN_17 == 10'h23D;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_c_T_36 = _GEN_17 == 10'h271;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_c_T_165 = _GEN_17 == 10'h275;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_c_T_40 = _GEN_15 == 5'h15;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
      _instType_c_T_42 = _GEN_15 == 5'h19;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_c_T_44 = _GEN_15 == 5'h1D;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_c_T_46 = _GEN_15 == 5'h2;	// playground/src/noop/decode.scala:10:7, src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_c_T_48 = _GEN_15 == 5'hA;	// playground/src/noop/decode.scala:10:7, src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_c_T_50 = _GEN_15 == 5'hE;	// playground/src/noop/decode.scala:10:7, src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_c_T_52 = _GEN_18 == 11'h402;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_c_T_215 = _GEN_19 == 6'h26;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_c_T_60 = _GEN_15 == 5'h1A;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _instType_c_T_62 = _GEN_15 == 5'h1E;	// src/main/scala/chisel3/util/Lookup.scala:31:38
      _GEN_20 = _instType_c_T_60 | _instType_c_T_62;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
      _GEN_21 =
        _instType_c_T_52 | _instType_c_T_54 | _instType_c_T_56 | _instType_c_T_215;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
      _GEN_22 = _instType_c_T_48 | _instType_c_T_50;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
      _GEN_23 = _instType_c_T_46 | _GEN_22;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
      _GEN_24 = _instType_c_T_42 | _instType_c_T_44;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
      _GEN_25 =
        _instType_c_T_28 | _instType_c_T_30 | _instType_c_T_32 | _instType_c_T_34
        | _instType_c_T_36 | _instType_c_T_165;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
      _GEN_26 = _instType_c_T_8 | _instType_c_T_10;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
      _GEN_27 = _instType_c_T_4 | _instType_c_T_6;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
      instType_c_0 =
        _instType_c_T_2
          ? 4'h4
          : _GEN_27
              ? 4'h5
              : _GEN_26
                  ? 4'h6
                  : _instType_c_T_12 | _instType_c_T_14 | _instType_c_T_16
                    | _instType_c_T_18 | _instType_c_T_20
                      ? 4'h2
                      : _instType_c_T_22 | _instType_c_T_24 | _instType_c_T_26
                          ? 4'h7
                          : _GEN_25
                              ? 4'h6
                              : _instType_c_T_40
                                  ? 4'h8
                                  : _GEN_24
                                      ? 4'h7
                                      : _GEN_23
                                          ? 4'h2
                                          : _GEN_21 ? 4'h1 : _GEN_20 ? 4'h3 : 4'h0;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
      _GEN_28 = _instType_c_T_54 | _instType_c_T_56;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
      _GEN_29 = instType_0 == 3'h2;	// playground/src/noop/decode.scala:58:18, src/main/scala/chisel3/util/Lookup.scala:34:39
      _GEN_31 = instType_0 == 3'h3;	// playground/src/noop/decode.scala:58:18, src/main/scala/chisel3/util/Lookup.scala:34:39
      _GEN_32 = instType_0 == 3'h4;	// playground/src/noop/decode.scala:58:18, src/main/scala/chisel3/util/Lookup.scala:34:39
      _GEN_33 = instType_0 == 3'h5;	// playground/src/noop/decode.scala:58:18, src/main/scala/chisel3/util/Lookup.scala:34:39
      _GEN_34 = instType_0 == 3'h6;	// playground/src/noop/decode.scala:58:18, src/main/scala/chisel3/util/Lookup.scala:34:39
      _GEN_36 = hs_in & (&(io_if2id_inst[1:0])) & ~io_if2id_excep_en;	// playground/src/noop/decode.scala:47:33, :56:{30,36}, :65:{32,35}
      _GEN_37 = (&instType_0) & ~io_if2id_excep_en;	// playground/src/noop/decode.scala:65:35, :85:{20,32}, src/main/scala/chisel3/util/Lookup.scala:34:39
      _GEN_38 = instType_0 == 3'h1;	// playground/src/noop/decode.scala:93:20, src/main/scala/chisel3/util/Lookup.scala:34:39
      _GEN_39 = _GEN_29 & jmp_indi;	// playground/src/noop/decode.scala:58:18, :79:25, :98:30, :99:27, :100:29, src/main/scala/chisel3/util/Lookup.scala:34:39
      _rs2_d_r_T = io_if2id_pc + 64'h4;	// playground/src/noop/decode.scala:102:44
      _GEN_40 = _GEN_29 & ~jmp_indi & instType_6;	// playground/src/noop/decode.scala:58:18, :93:30, :98:30, :99:27, :104:35, src/main/scala/chisel3/util/Lookup.scala:34:39
      _GEN_41 = _GEN_31 | _GEN_39;	// playground/src/noop/decode.scala:58:18, :79:25, :98:30, :99:27, :100:29, :114:30, :118:25
      _GEN_42 = _GEN_32 | _GEN_31;	// playground/src/noop/decode.scala:58:18, :98:30, :114:30, :115:25, :120:30, :121:25
      _dst_d_r_T_3 = io_if2id_pc + _GEN_35[instType_0];	// playground/src/noop/decode.scala:57:9, :58:18, :59:24, :60:24, :61:24, :62:24, :63:24, :123:48, src/main/scala/chisel3/util/Lookup.scala:34:39
      _rs2_d_r_T_3 = io_if2id_pc + 64'h4;	// playground/src/noop/decode.scala:102:44, :133:40
      _GEN_43 = io_if2id_inst == 32'h73;	// playground/src/noop/decode.scala:137:22
      _GEN_44 = io_if2id_inst == 32'h10200073;	// playground/src/noop/decode.scala:149:22
      _GEN_45 = io_if2id_inst == 32'h30200073;	// playground/src/noop/decode.scala:159:22
      _GEN_46 = _GEN_45 | _GEN_44 | _GEN_43;	// playground/src/noop/decode.scala:85:54, :137:{22,38}, :144:27, :149:{22,37}, :154:27, :159:{22,37}, :164:27
      _GEN_47 = io_if2id_inst == 32'h100F;	// playground/src/noop/decode.scala:169:22, src/main/scala/chisel3/util/Lookup.scala:31:38
      _GEN_48 = _GEN_4 == 22'h48073;	// playground/src/noop/decode.scala:173:22, src/main/scala/chisel3/util/Lookup.scala:31:38
      _GEN_49 = _GEN_48 | _GEN_47 | _GEN_46;	// playground/src/noop/decode.scala:43:17, :85:54, :98:30, :137:38, :144:27, :149:37, :154:27, :159:37, :164:27, :169:{22,40}, :173:{22,43}
      _GEN_50 = hs_in & ~(&(io_if2id_inst[1:0])) & ~io_if2id_excep_en;	// playground/src/noop/decode.scala:47:33, :56:{30,36}, :65:35, :199:31
      _GEN_51 = instType_c_0 == 4'h0 & ~io_if2id_excep_en;	// playground/src/noop/decode.scala:65:35, :218:{22,36}, src/main/scala/chisel3/util/Lookup.scala:34:39
      _GEN_52 = _GEN_50 & _GEN_51 | _GEN_36 & (_GEN_49 | _GEN_40 | _GEN_37);	// playground/src/noop/decode.scala:19:33, :43:17, :65:{32,54}, :85:32, :93:30, :98:30, :99:27, :137:38, :149:37, :159:37, :169:40, :173:43, :199:{31,53}, :218:{36,58}
      _GEN_53 = instType_c_0 == 4'h1;	// playground/src/noop/decode.scala:226:22, src/main/scala/chisel3/util/Lookup.scala:34:39
      _GEN_54 = _GEN_18 == 11'h482;	// playground/src/noop/decode.scala:233:25, src/main/scala/chisel3/util/Lookup.scala:31:38
      _GEN_55 = _GEN_53 & (_GEN_54 | _GEN_18 == 11'h402);	// playground/src/noop/decode.scala:213:25, :226:{22,29}, :229:{25,34}, :230:29, :233:{25,36}, :234:29, src/main/scala/chisel3/util/Lookup.scala:31:38
      _GEN_56 = instType_c_0 == 4'h2;	// playground/src/noop/decode.scala:241:22, src/main/scala/chisel3/util/Lookup.scala:34:39
      _GEN_57 = instType_c_0 == 4'h3;	// playground/src/noop/decode.scala:248:22, src/main/scala/chisel3/util/Lookup.scala:34:39
      _GEN_58 = instType_c_0 == 4'h4;	// playground/src/noop/decode.scala:256:22, src/main/scala/chisel3/util/Lookup.scala:34:39
      _GEN_59 = instType_c_0 == 4'h5;	// playground/src/noop/decode.scala:262:22, src/main/scala/chisel3/util/Lookup.scala:34:39
      _GEN_60 = instType_c_0 == 4'h6;	// playground/src/noop/decode.scala:268:22, src/main/scala/chisel3/util/Lookup.scala:34:39
      _GEN_61 = instType_c_0 == 4'h7;	// playground/src/noop/decode.scala:279:22, src/main/scala/chisel3/util/Lookup.scala:34:39
      _GEN_62 = _GEN_15 == 5'h19;	// playground/src/noop/decode.scala:285:25, src/main/scala/chisel3/util/Lookup.scala:31:38
      _GEN_63 = _GEN_15 == 5'h1D;	// playground/src/noop/decode.scala:290:25, src/main/scala/chisel3/util/Lookup.scala:31:38
      _GEN_64 = _GEN_63 | _GEN_62;	// playground/src/noop/decode.scala:282:21, :285:{25,36}, :287:29, :290:{25,36}, :292:29
      _GEN_65 = instType_c_0 == 4'h8;	// playground/src/noop/decode.scala:296:22, src/main/scala/chisel3/util/Lookup.scala:34:39
      _GEN_67 = _GEN_66 | _GEN_50;	// playground/src/noop/decode.scala:65:54, :199:{31,53}, :207:27, :302:{16,37}, :306:25
      drop_r <= _GEN_52;	// playground/src/noop/decode.scala:17:30, :43:17, :65:54, :199:53, :218:58
      stall_r <= _GEN_52;	// playground/src/noop/decode.scala:18:30, :43:17, :65:54, :199:53, :218:58
      if (_GEN_66) begin	// playground/src/noop/decode.scala:302:16
        inst_r <= io_if2id_inst;	// playground/src/noop/decode.scala:23:30
        excep_r_cause <= io_if2id_excep_cause;	// playground/src/noop/decode.scala:25:30
        excep_r_tval <= io_if2id_excep_tval;	// playground/src/noop/decode.scala:25:30
        excep_r_en <= io_if2id_excep_en;	// playground/src/noop/decode.scala:25:30
        excep_r_pc <= io_if2id_excep_pc;	// playground/src/noop/decode.scala:25:30
        excep_r_etype <= io_if2id_excep_etype;	// playground/src/noop/decode.scala:25:30
        ctrl_r_aluOp <= 5'h0;	// playground/src/noop/decode.scala:10:7, :26:30
        ctrl_r_dcMode <= 5'h0;	// playground/src/noop/decode.scala:10:7, :26:30
        ctrl_r_brType <= 3'h0;	// playground/src/noop/decode.scala:26:{30,43}
        jmp_type_r <= 2'h0;	// playground/src/noop/decode.scala:25:43, :35:30
        swap_r <= 6'h1B;	// playground/src/noop/decode.scala:37:30, :83:25
        recov_r <= io_if2id_recov;	// playground/src/noop/decode.scala:39:30
      end
      else begin	// playground/src/noop/decode.scala:302:16
        automatic logic _GEN_68;	// playground/src/noop/decode.scala:26:30, :65:54, :120:30, :124:27
        _GEN_68 = _GEN_36 & _GEN_32;	// playground/src/noop/decode.scala:26:30, :58:18, :65:{32,54}, :120:30, :124:27
        if (_GEN_50) begin	// playground/src/noop/decode.scala:199:31
          inst_r <= {16'h0, io_if2id_inst[15:0]};	// playground/src/noop/decode.scala:23:30, :50:40, :200:17
          excep_r_cause <= _GEN_51 ? 64'h2 : io_if2id_excep_cause;	// playground/src/noop/decode.scala:25:30, :87:29, :202:25, :218:{36,58}, :220:29
          excep_r_tval <= _GEN_51 ? {48'h0, io_if2id_inst[15:0]} : io_if2id_excep_tval;	// playground/src/noop/decode.scala:25:30, :50:40, :202:25, :218:{36,58}, :221:29
          excep_r_en <= _GEN_51 | io_if2id_excep_en;	// playground/src/noop/decode.scala:25:30, :202:25, :218:{36,58}, :219:29
          excep_r_pc <= _GEN_51 ? io_if2id_pc : io_if2id_excep_pc;	// playground/src/noop/decode.scala:25:30, :202:25, :218:{36,58}, :222:29
          excep_r_etype <= _GEN_51 ? 2'h0 : io_if2id_excep_etype;	// playground/src/noop/decode.scala:25:{30,43}, :202:25, :218:{36,58}, :223:29
          ctrl_r_aluOp <=
            _instType_c_T_2 | _instType_c_T_4 | _instType_c_T_6 | _instType_c_T_8
            | _instType_c_T_10 | _instType_c_T_12 | _instType_c_T_14
              ? 5'h3
              : _instType_c_T_16
                  ? 5'h2
                  : _instType_c_T_18
                      ? 5'h3
                      : _instType_c_T_20
                          ? 5'h2
                          : _instType_c_T_22
                              ? 5'h8
                              : _instType_c_T_24
                                  ? 5'h9
                                  : _instType_c_T_26
                                      ? 5'h6
                                      : _instType_c_T_28
                                          ? 5'hA
                                          : _instType_c_T_30
                                              ? 5'h4
                                              : _instType_c_T_32
                                                  ? 5'h5
                                                  : _instType_c_T_34
                                                      ? 5'h6
                                                      : _instType_c_T_36
                                                          ? 5'hA
                                                          : _instType_c_T_165
                                                              ? 5'h3
                                                              : _instType_c_T_40
                                                                  ? 5'h2
                                                                  : _GEN_24
                                                                      ? 5'h0
                                                                      : _instType_c_T_46
                                                                          ? 5'h7
                                                                          : _GEN_22
                                                                              ? 5'h3
                                                                              : _instType_c_T_52
                                                                                  ? 5'h1
                                                                                  : _GEN_28
                                                                                      ? 5'h2
                                                                                      : _instType_c_T_215
                                                                                        | _GEN_20
                                                                                          ? 5'h3
                                                                                          : 5'h0;	// playground/src/noop/decode.scala:10:7, :26:30, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
          ctrl_r_dcMode <=
            _instType_c_T_2
              ? 5'h0
              : _instType_c_T_4
                  ? 5'h6
                  : _instType_c_T_6
                      ? 5'h7
                      : _instType_c_T_8
                          ? 5'hA
                          : _instType_c_T_10
                              ? 5'hB
                              : _instType_c_T_12 | _instType_c_T_14 | _instType_c_T_16
                                | _instType_c_T_18 | _instType_c_T_20 | _instType_c_T_22
                                | _instType_c_T_24 | _instType_c_T_26 | _instType_c_T_28
                                | _instType_c_T_30 | _instType_c_T_32 | _instType_c_T_34
                                | _instType_c_T_36 | _instType_c_T_165 | _instType_c_T_40
                                | _instType_c_T_42 | _instType_c_T_44 | _instType_c_T_46
                                  ? 5'h0
                                  : _instType_c_T_48
                                      ? 5'h6
                                      : _instType_c_T_50
                                          ? 5'h7
                                          : _GEN_21
                                              ? 5'h0
                                              : _instType_c_T_60
                                                  ? 5'hA
                                                  : _instType_c_T_62 ? 5'hB : 5'h0;	// playground/src/noop/decode.scala:10:7, :26:30, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
          jmp_type_r <= _GEN_65 ? 2'h1 : _GEN_61 & _GEN_64 ? 2'h2 : {1'h0, _GEN_55};	// playground/src/noop/decode.scala:17:30, :35:30, :100:29, :213:25, :226:29, :229:34, :230:29, :233:36, :234:29, :279:{22,29}, :282:21, :285:36, :287:29, :288:29, :290:36, :292:29, :293:29, :296:{22,29}, :299:25, src/main/scala/chisel3/util/Lookup.scala:31:38
          swap_r <= _GEN_60 & io_if2id_inst[1:0] == 2'h0 | _GEN_57 ? 6'h1E : 6'h1B;	// playground/src/noop/decode.scala:25:43, :37:30, :83:25, :117:25, :216:25, :248:{22,30}, :254:21, :268:{22,29}, :275:{30,38}, :276:25, src/main/scala/chisel3/util/Lookup.scala:31:38
          recov_r <= _GEN_51 | io_if2id_recov;	// playground/src/noop/decode.scala:39:30, :43:57, :217:25, :218:{36,58}
        end
        else if (_GEN_36) begin	// playground/src/noop/decode.scala:65:32
          automatic logic _GEN_69;	// playground/src/noop/decode.scala:68:25, :85:54, :89:29, :137:38, :138:25, :149:37, :150:25, :159:37, :160:25
          _GEN_69 = _GEN_45 | _GEN_44 | _GEN_43 | _GEN_37;	// playground/src/noop/decode.scala:68:25, :85:{32,54}, :89:29, :137:{22,38}, :138:25, :149:{22,37}, :150:25, :159:{22,37}, :160:25
          inst_r <= io_if2id_inst;	// playground/src/noop/decode.scala:23:30
          excep_r_cause <=
            _GEN_45 | _GEN_44
              ? 64'h0
              : _GEN_43
                  ? {60'h0, (&io_idState_priv) ? 4'hB : {3'h4, io_idState_priv == 2'h1}}
                  : _GEN_37 ? 64'h2 : io_if2id_excep_cause;	// playground/src/noop/decode.scala:24:30, :25:30, :68:25, :85:{32,54}, :87:29, :100:29, :137:{22,38}, :140:27, :141:34, :142:34, :149:{22,37}, :153:27, :159:{22,37}, :163:27, src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/chisel3/util/Mux.scala:50:70
          excep_r_tval <=
            _GEN_46 ? 64'h0 : _GEN_37 ? {32'h0, io_if2id_inst} : io_if2id_excep_tval;	// playground/src/noop/decode.scala:23:30, :24:30, :25:30, :68:25, :85:{32,54}, :88:29, :137:38, :144:27, :149:37, :154:27, :159:37, :164:27
          excep_r_en <= _GEN_69 | io_if2id_excep_en;	// playground/src/noop/decode.scala:25:30, :68:25, :85:54, :86:29, :89:29, :137:38, :138:25, :139:25, :149:37, :150:25, :151:25, :159:37, :160:25, :161:25
          excep_r_pc <= _GEN_69 ? io_if2id_pc : io_if2id_excep_pc;	// playground/src/noop/decode.scala:25:30, :68:25, :85:54, :89:29, :137:38, :138:25, :149:37, :150:25, :159:37, :160:25
          excep_r_etype <=
            _GEN_45 ? 2'h3 : _GEN_44 ? 2'h2 : _GEN_37 ? 2'h0 : io_if2id_excep_etype;	// playground/src/noop/decode.scala:25:{30,43}, :68:25, :85:{32,54}, :90:29, :149:{22,37}, :152:27, :159:{22,37}, :162:27, src/main/scala/chisel3/util/Lookup.scala:31:38
          ctrl_r_aluOp <=
            _instType_T_1
              ? 5'h1
              : _instType_T_3
                  ? 5'h3
                  : _GEN_13
                      ? 5'h2
                      : _GEN_11
                          ? 5'h0
                          : _instType_T_21 | _instType_T_23 | _instType_T_25
                            | _instType_T_27 | _instType_T_29 | _instType_T_31
                            | _instType_T_33 | _instType_T_35 | _instType_T_37
                            | _instType_T_39 | _instType_T_41 | _instType_T_43
                              ? 5'h3
                              : _instType_T_45
                                  ? 5'hB
                                  : _instType_T_47
                                      ? 5'hC
                                      : _instType_T_49
                                          ? 5'h4
                                          : _instType_T_51
                                              ? 5'h5
                                              : _instType_T_53
                                                  ? 5'h6
                                                  : _instType_T_55
                                                      ? 5'h7
                                                      : _instType_T_57
                                                          ? 5'h8
                                                          : _instType_T_59
                                                              ? 5'h9
                                                              : _instType_T_61
                                                                  ? 5'h3
                                                                  : _instType_T_63
                                                                      ? 5'hA
                                                                      : _instType_T_65
                                                                          ? 5'h7
                                                                          : _instType_T_67
                                                                              ? 5'hB
                                                                              : _instType_T_69
                                                                                  ? 5'hC
                                                                                  : _instType_T_71
                                                                                      ? 5'h4
                                                                                      : _instType_T_73
                                                                                          ? 5'h8
                                                                                          : _instType_T_75
                                                                                              ? 5'h9
                                                                                              : _instType_T_77
                                                                                                  ? 5'h5
                                                                                                  : _instType_T_79
                                                                                                      ? 5'h6
                                                                                                      : _instType_T_81
                                                                                                          ? 5'hD
                                                                                                          : _instType_T_83
                                                                                                              ? 5'hE
                                                                                                              : _instType_T_85
                                                                                                                  ? 5'hF
                                                                                                                  : _instType_T_87
                                                                                                                      ? 5'h10
                                                                                                                      : _instType_T_89
                                                                                                                          ? 5'h11
                                                                                                                          : _instType_T_91
                                                                                                                              ? 5'h12
                                                                                                                              : _instType_T_93
                                                                                                                                  ? 5'h13
                                                                                                                                  : _instType_T_95
                                                                                                                                      ? 5'h14
                                                                                                                                      : _instType_T_97
                                                                                                                                          ? 5'hD
                                                                                                                                          : _instType_T_99
                                                                                                                                              ? 5'h11
                                                                                                                                              : _instType_T_101
                                                                                                                                                  ? 5'h12
                                                                                                                                                  : _instType_T_103
                                                                                                                                                      ? 5'h13
                                                                                                                                                      : _instType_T_105
                                                                                                                                                          ? 5'h14
                                                                                                                                                          : _instType_T_107
                                                                                                                                                              ? 5'h3
                                                                                                                                                              : _instType_T_109
                                                                                                                                                                  ? 5'h7
                                                                                                                                                                  : _instType_T_111
                                                                                                                                                                      ? 5'h8
                                                                                                                                                                      : _instType_T_113
                                                                                                                                                                          ? 5'h9
                                                                                                                                                                          : _instType_T_115
                                                                                                                                                                              ? 5'h3
                                                                                                                                                                              : _instType_T_117
                                                                                                                                                                                  ? 5'hA
                                                                                                                                                                                  : _instType_T_119
                                                                                                                                                                                      ? 5'h7
                                                                                                                                                                                      : _instType_T_121
                                                                                                                                                                                          ? 5'h8
                                                                                                                                                                                          : _instType_T_411
                                                                                                                                                                                              ? 5'h9
                                                                                                                                                                                              : _instType_T_125
                                                                                                                                                                                                  ? 5'h1
                                                                                                                                                                                                  : _instType_T_127
                                                                                                                                                                                                      ? 5'h5
                                                                                                                                                                                                      : _instType_T_129
                                                                                                                                                                                                          ? 5'h15
                                                                                                                                                                                                          : _instType_T_131
                                                                                                                                                                                                              ? 5'h1
                                                                                                                                                                                                              : _instType_T_133
                                                                                                                                                                                                                  ? 5'h5
                                                                                                                                                                                                                  : _instType_T_969
                                                                                                                                                                                                                      ? 5'h15
                                                                                                                                                                                                                      : {4'h0,
                                                                                                                                                                                                                         _GEN_6};	// playground/src/noop/decode.scala:10:7, :26:30, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
          ctrl_r_dcMode <=
            _instType_T_1 | _instType_T_3 | _instType_T_5 | _instType_T_7 | _GEN_11
              ? 5'h0
              : _instType_T_21
                  ? 5'h4
                  : _instType_T_23
                      ? 5'h5
                      : _instType_T_25
                          ? 5'h6
                          : _instType_T_27
                              ? 5'h7
                              : _instType_T_29
                                  ? 5'h14
                                  : _instType_T_31
                                      ? 5'h15
                                      : _instType_T_33
                                          ? 5'h16
                                          : _instType_T_35
                                              ? 5'h8
                                              : _instType_T_37
                                                  ? 5'h9
                                                  : _instType_T_39
                                                      ? 5'hA
                                                      : _instType_T_41
                                                          ? 5'hB
                                                          : _instType_T_43
                                                            | _instType_T_45
                                                            | _instType_T_47
                                                            | _instType_T_49
                                                            | _instType_T_51
                                                            | _instType_T_53
                                                            | _instType_T_55
                                                            | _instType_T_57
                                                            | _instType_T_59
                                                            | _instType_T_61
                                                            | _instType_T_63
                                                            | _instType_T_65
                                                            | _instType_T_67
                                                            | _instType_T_69
                                                            | _instType_T_71
                                                            | _instType_T_73
                                                            | _instType_T_75
                                                            | _instType_T_77
                                                            | _instType_T_79
                                                            | _instType_T_81
                                                            | _instType_T_83
                                                            | _instType_T_85
                                                            | _instType_T_87
                                                            | _instType_T_89
                                                            | _instType_T_91
                                                            | _instType_T_93
                                                            | _instType_T_95
                                                            | _instType_T_97
                                                            | _instType_T_99
                                                            | _instType_T_101
                                                            | _instType_T_103
                                                            | _instType_T_105
                                                            | _instType_T_107
                                                            | _instType_T_109
                                                            | _instType_T_111
                                                            | _instType_T_113
                                                            | _instType_T_115
                                                            | _instType_T_117
                                                            | _instType_T_119
                                                            | _instType_T_121
                                                            | _instType_T_411 | _GEN_7
                                                              ? 5'h0
                                                              : _instType_T_137
                                                                  ? 5'h6
                                                                  : _instType_T_139
                                                                      ? 5'hA
                                                                      : _instType_T_141
                                                                        | _instType_T_143
                                                                        | _instType_T_145
                                                                        | _instType_T_147
                                                                        | _instType_T_149
                                                                        | _instType_T_151
                                                                        | _instType_T_153
                                                                        | _instType_T_155
                                                                        | _instType_T_157
                                                                          ? 5'hE
                                                                          : _instType_T_159
                                                                              ? 5'h7
                                                                              : _instType_T_161
                                                                                  ? 5'hB
                                                                                  : _GEN_5
                                                                                      ? 5'hF
                                                                                      : 5'h0;	// playground/src/noop/decode.scala:10:7, :26:30, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
          jmp_type_r <=
            _GEN_46 ? 2'h3 : _GEN_34 ? 2'h1 : _GEN_32 ? 2'h2 : {1'h0, _GEN_39};	// playground/src/noop/decode.scala:17:30, :35:30, :58:18, :79:25, :85:54, :98:30, :99:27, :100:29, :120:30, :125:25, :131:30, :135:24, :137:38, :144:27, :145:25, :149:37, :154:27, :155:25, :159:37, :164:27, :165:25, src/main/scala/chisel3/util/Lookup.scala:31:38
          swap_r <= _GEN_31 ? 6'h1E : {5'hD, ~_GEN_38};	// playground/src/noop/decode.scala:10:7, :37:30, :58:18, :83:25, :93:{20,30}, :96:21, :114:30, :117:25
          recov_r <=
            _GEN_49
            | (~_GEN_29 | jmp_indi
                 ? _GEN_37 | io_if2id_recov
                 : instType_6 | _GEN_37 | io_if2id_recov);	// playground/src/noop/decode.scala:29:30, :39:30, :43:{17,57}, :58:18, :84:25, :85:{32,54}, :98:30, :99:27, :104:35, :137:38, :149:37, :159:37, :169:40, :173:43, src/main/scala/chisel3/util/Lookup.scala:34:39
        end
        if (_GEN_50 & _GEN_61) begin	// playground/src/noop/decode.scala:65:54, :199:{31,53}, :279:{22,29}, :290:36
          if (_GEN_63)	// playground/src/noop/decode.scala:290:25
            ctrl_r_brType <= 3'h1;	// playground/src/noop/decode.scala:26:30, src/main/scala/chisel3/util/Lookup.scala:34:39
          else if (_GEN_62)	// playground/src/noop/decode.scala:285:25
            ctrl_r_brType <= 3'h0;	// playground/src/noop/decode.scala:26:{30,43}
          else if (_GEN_68)	// playground/src/noop/decode.scala:26:30, :65:54, :120:30, :124:27
            ctrl_r_brType <= io_if2id_inst[14:12];	// playground/src/noop/decode.scala:26:30, :124:37
        end
        else if (_GEN_68)	// playground/src/noop/decode.scala:26:30, :65:54, :120:30, :124:27
          ctrl_r_brType <= io_if2id_inst[14:12];	// playground/src/noop/decode.scala:26:30, :124:37
      end
      if (_GEN_66 | _GEN_50 | _GEN_36)	// playground/src/noop/decode.scala:24:30, :65:{32,54}, :67:25, :199:{31,53}, :201:17, :302:{16,37}, :304:25
        pc_r <= io_if2id_pc;	// playground/src/noop/decode.scala:24:30
      ctrl_r_aluWidth <=
        ~_GEN_66
        & (_GEN_50
             ? ~(_instType_c_T_2 | _instType_c_T_4 | _instType_c_T_6 | _instType_c_T_8
                 | _instType_c_T_10 | _instType_c_T_12)
               & (_instType_c_T_14
                  | ~(_instType_c_T_16 | _instType_c_T_18 | _instType_c_T_20
                      | _instType_c_T_22 | _instType_c_T_24 | _instType_c_T_26
                      | _instType_c_T_28 | _instType_c_T_30 | _instType_c_T_32
                      | _instType_c_T_34) & (_instType_c_T_36 | _instType_c_T_165))
             : _GEN_36
                 ? ~(_instType_T_1 | _instType_T_3 | _instType_T_5 | _instType_T_7
                     | _instType_T_9 | _instType_T_11 | _instType_T_13 | _instType_T_15
                     | _instType_T_17 | _instType_T_745 | _instType_T_21 | _instType_T_23
                     | _instType_T_25 | _instType_T_27 | _instType_T_29 | _instType_T_31
                     | _instType_T_33 | _instType_T_35 | _instType_T_37 | _instType_T_39
                     | _instType_T_41 | _instType_T_43 | _instType_T_45 | _instType_T_47
                     | _instType_T_49 | _instType_T_51 | _instType_T_53 | _instType_T_55
                     | _instType_T_57 | _instType_T_59 | _instType_T_61 | _instType_T_63
                     | _instType_T_65 | _instType_T_67 | _instType_T_69 | _instType_T_71
                     | _instType_T_73 | _instType_T_75 | _instType_T_77 | _instType_T_79
                     | _instType_T_81 | _instType_T_83 | _instType_T_85 | _instType_T_87
                     | _instType_T_89 | _instType_T_91 | _instType_T_93 | _instType_T_95)
                   & (_instType_T_97 | _instType_T_99 | _instType_T_101 | _instType_T_103
                      | _instType_T_105 | _instType_T_107 | _instType_T_109
                      | _instType_T_111 | _instType_T_113 | _instType_T_115
                      | _instType_T_117 | _instType_T_119 | _instType_T_121
                      | _instType_T_411)
                 : ctrl_r_aluWidth);	// playground/src/noop/decode.scala:26:30, :65:{32,54}, :70:27, :199:{31,53}, :204:25, :302:{16,37}, :306:25, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
      ctrl_r_writeRegEn <=
        ~_GEN_66
        & (_GEN_50
             ? _instType_c_T_2 | _GEN_27 | ~_GEN_26
               & (_instType_c_T_12 | _instType_c_T_14 | _instType_c_T_16
                  | _instType_c_T_18 | _instType_c_T_20 | _instType_c_T_22
                  | _instType_c_T_24 | _instType_c_T_26 | _GEN_25
                  | ~(_instType_c_T_40 | _GEN_24)
                  & (_GEN_23 | ~_instType_c_T_52 & (_GEN_28 | _instType_c_T_215)))
             : _GEN_36
                 ? _instType_T_1 | _instType_T_3 | _GEN_13 | ~_GEN_11
                   & (_GEN_10 | ~_GEN_9
                      & (_instType_T_43 | _instType_T_45 | _instType_T_47 | _instType_T_49
                         | _instType_T_51 | _instType_T_53 | _instType_T_55
                         | _instType_T_57 | _instType_T_59 | _instType_T_61
                         | _instType_T_63 | _instType_T_65 | _instType_T_67
                         | _instType_T_69 | _instType_T_71 | _instType_T_73
                         | _instType_T_75 | _instType_T_77 | _instType_T_79
                         | _instType_T_81 | _instType_T_83 | _instType_T_85
                         | _instType_T_87 | _instType_T_89 | _instType_T_91
                         | _instType_T_93 | _instType_T_95 | _instType_T_97
                         | _instType_T_99 | _instType_T_101 | _instType_T_103
                         | _instType_T_105 | _instType_T_107 | _instType_T_109
                         | _instType_T_111 | _instType_T_113 | _instType_T_115
                         | _instType_T_117 | _instType_T_119 | _instType_T_121
                         | _instType_T_411 | _instType_T_125 | _instType_T_127
                         | _instType_T_129 | _instType_T_131 | _instType_T_133
                         | _instType_T_969 | _instType_T_137 | _instType_T_139
                         | _instType_T_141 | _instType_T_143 | _instType_T_145
                         | _instType_T_147 | _instType_T_149 | _instType_T_151
                         | _instType_T_153 | _instType_T_155 | _instType_T_157
                         | _instType_T_159 | _instType_T_161 | _instType_T_163
                         | _instType_T_165 | _instType_T_167 | _instType_T_169
                         | _instType_T_171 | _instType_T_173 | _instType_T_175
                         | _instType_T_177 | _instType_T_571))
                 : ctrl_r_writeRegEn);	// playground/src/noop/decode.scala:26:30, :65:{32,54}, :72:27, :199:{31,53}, :206:27, :302:{16,37}, :306:25, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
      ctrl_r_writeCSREn <= ~_GEN_67 & (_GEN_36 ? instType_6 : ctrl_r_writeCSREn);	// playground/src/noop/decode.scala:26:30, :65:{32,54}, :73:27, :199:53, :207:27, :302:37, :306:25, src/main/scala/chisel3/util/Lookup.scala:34:39
      if (_GEN_50) begin	// playground/src/noop/decode.scala:199:31
        automatic logic [15:0][63:0] _GEN_70 =
          {{64'h0},
           {64'h0},
           {{55'h0, io_if2id_inst[9:7], io_if2id_inst[12:10], 3'h0}},
           {{56'h0, io_if2id_inst[8:7], io_if2id_inst[12:9], 2'h0}},
           {{{56{io_if2id_inst[12]}},
             io_if2id_inst[6:5],
             io_if2id_inst[2],
             io_if2id_inst[11:10],
             io_if2id_inst[4:3],
             1'h0}},
           {{{53{io_if2id_inst[12]}},
             io_if2id_inst[8],
             io_if2id_inst[10:9],
             io_if2id_inst[6],
             io_if2id_inst[7],
             io_if2id_inst[2],
             io_if2id_inst[11],
             io_if2id_inst[5:3],
             1'h0}},
           {{{47{io_if2id_inst[12]}}, io_if2id_inst[6:2], 12'h0}},
           {{{55{io_if2id_inst[12]}},
             io_if2id_inst[4:3],
             io_if2id_inst[5],
             io_if2id_inst[2],
             io_if2id_inst[6],
             4'h0}},
           {{55'h0, io_if2id_inst[4:2], io_if2id_inst[12], io_if2id_inst[6:5], 3'h0}},
           {{56'h0, io_if2id_inst[3:2], io_if2id_inst[12], io_if2id_inst[6:4], 2'h0}},
           {{{59{io_if2id_inst[12]}}, io_if2id_inst[6:2]}},
           {{58'h0, io_if2id_inst[12], io_if2id_inst[6:2]}},
           {{56'h0, io_if2id_inst[6:5], io_if2id_inst[12:10], 3'h0}},
           {{57'h0, io_if2id_inst[5], io_if2id_inst[12:10], io_if2id_inst[6], 2'h0}},
           {{54'h0,
             io_if2id_inst[10:7],
             io_if2id_inst[12:11],
             io_if2id_inst[5],
             io_if2id_inst[6],
             2'h0}},
           {64'h0}};	// playground/src/noop/decode.scala:17:30, :24:30, :25:43, :26:43, :30:30, :50:40, :182:11, :184:20, :185:{27,33,51,65,80,91}, :186:{27,33,51,62,77}, :187:{27,33,51,64}, :188:{27,33,51,63}, :189:{27,40,52}, :190:{27,33,51,64,76}, :191:{27,33,51,64,76}, :192:{27,40,52,65,76,87}, :193:{27,40,52}, :194:{27,40,52,63,77,88,99,110,122}, :195:{27,40,52,65,76,91}, :196:{27,33,51,64}, :197:{27,33,51,64}, src/main/scala/chisel3/util/Lookup.scala:34:39
        automatic logic [63:0]       imm_c;	// playground/src/noop/decode.scala:184:20, :185:27
        automatic logic              _GEN_71;	// playground/src/noop/decode.scala:65:54, :226:29, :233:36, :236:29
        automatic logic [4:0]        _GEN_72 = {2'h1, io_if2id_inst[9:7]};	// playground/src/noop/decode.scala:50:40, :100:29, :270:{21,40}
        automatic logic [4:0]        _GEN_73 = {2'h1, io_if2id_inst[9:7]};	// playground/src/noop/decode.scala:50:40, :100:29, :281:{21,40}
        imm_c =
          _GEN_70[_instType_c_T_2
                    ? 4'h1
                    : _instType_c_T_4
                        ? 4'h2
                        : _instType_c_T_6
                            ? 4'h3
                            : _instType_c_T_8
                                ? 4'h2
                                : _instType_c_T_10
                                    ? 4'h3
                                    : _instType_c_T_12 | _instType_c_T_14
                                      | _instType_c_T_16
                                        ? 4'h5
                                        : _instType_c_T_18
                                            ? 4'h8
                                            : _instType_c_T_20
                                                ? 4'h9
                                                : _instType_c_T_22 | _instType_c_T_24
                                                    ? 4'h4
                                                    : _instType_c_T_26
                                                        ? 4'h5
                                                        : _GEN_25
                                                            ? 4'h0
                                                            : _instType_c_T_40
                                                                ? 4'hA
                                                                : _GEN_24
                                                                    ? 4'hB
                                                                    : _instType_c_T_46
                                                                        ? 4'h4
                                                                        : _instType_c_T_48
                                                                            ? 4'h6
                                                                            : _instType_c_T_50
                                                                                ? 4'h7
                                                                                : _GEN_21
                                                                                    ? 4'h0
                                                                                    : _instType_c_T_60
                                                                                        ? 4'hC
                                                                                        : _instType_c_T_62
                                                                                            ? 4'hD
                                                                                            : 4'h0];	// playground/src/noop/decode.scala:182:11, :184:20, :185:27, :186:27, :187:27, :188:27, :189:27, :190:27, :191:27, :192:27, :193:27, :194:27, :195:27, :196:27, :197:27, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
        _GEN_71 = _GEN_53 & _GEN_54;	// playground/src/noop/decode.scala:65:54, :226:{22,29}, :233:{25,36}, :236:29
        rs1_r <=
          _GEN_61
            ? _GEN_73
            : _GEN_60
                ? _GEN_72
                : _GEN_59
                    ? {2'h1, io_if2id_inst[9:7]}
                    : _GEN_58 | _GEN_57 | _GEN_56 & (_GEN_15 == 5'hA | _GEN_15 == 5'hE)
                        ? 5'h2
                        : io_if2id_inst[11:7];	// playground/src/noop/decode.scala:10:7, :27:30, :50:40, :100:29, :208:{25,34}, :241:{22,29}, :244:{25,36,46,57}, :245:23, :248:{22,30}, :250:21, :256:{22,30}, :258:21, :262:{22,29}, :264:{21,40}, :268:{22,29}, :270:21, :279:{22,29}, :281:21, src/main/scala/chisel3/util/Lookup.scala:31:38
        rs2_r <= _GEN_60 ? {9'h1, io_if2id_inst[4:2]} : {7'h0, io_if2id_inst[6:2]};	// playground/src/noop/decode.scala:30:30, :50:40, :76:31, :210:{25,34}, :248:30, :268:{22,29}, :272:{21,40}
        if (_GEN_61)	// playground/src/noop/decode.scala:279:22
          rs2_d_r <= _GEN_64 ? 64'h0 : imm_c;	// playground/src/noop/decode.scala:24:30, :32:30, :184:20, :185:27, :282:21, :285:36, :287:29, :290:36, :292:29
        else if (_GEN_59 | _GEN_58 | _GEN_56)	// playground/src/noop/decode.scala:241:22, :256:{22,30}, :262:{22,29}, :265:21
          rs2_d_r <= imm_c;	// playground/src/noop/decode.scala:32:30, :184:20, :185:27
        else if (_GEN_71)	// playground/src/noop/decode.scala:65:54, :226:29, :233:36, :236:29
          rs2_d_r <= io_if2id_pc + 64'h2;	// playground/src/noop/decode.scala:32:30, :87:29, :236:44
        else if (_GEN_36) begin	// playground/src/noop/decode.scala:65:32
          if (_GEN_34)	// playground/src/noop/decode.scala:58:18
            rs2_d_r <= _rs2_d_r_T_3;	// playground/src/noop/decode.scala:32:30, :133:40
          else if (_GEN_33)	// playground/src/noop/decode.scala:58:18
            rs2_d_r <= io_if2id_pc;	// playground/src/noop/decode.scala:32:30
          else if (_GEN_29) begin	// playground/src/noop/decode.scala:58:18
            if (jmp_indi)	// src/main/scala/chisel3/util/Lookup.scala:34:39
              rs2_d_r <= _rs2_d_r_T;	// playground/src/noop/decode.scala:32:30, :102:44
            else if (instType_6) begin	// src/main/scala/chisel3/util/Lookup.scala:34:39
            end
            else	// src/main/scala/chisel3/util/Lookup.scala:34:39
              rs2_d_r <= _GEN_35[instType_0];	// playground/src/noop/decode.scala:32:30, :57:9, :58:18, :59:24, :60:24, :61:24, :62:24, :63:24, src/main/scala/chisel3/util/Lookup.scala:34:39
          end
        end
        dst_r <=
          _GEN_61
            ? _GEN_73
            : _GEN_60
                ? _GEN_72
                : _GEN_59
                    ? {2'h1, io_if2id_inst[4:2]}
                    : _GEN_58
                        ? {2'h1, io_if2id_inst[4:2]}
                        : _GEN_71 ? 5'h1 : io_if2id_inst[11:7];	// playground/src/noop/decode.scala:10:7, :33:30, :50:40, :65:54, :100:29, :208:34, :212:25, :226:29, :233:36, :236:29, :238:29, :256:{22,30}, :260:{21,40}, :262:{22,29}, :266:{21,40}, :268:{22,29}, :270:21, :274:21, :279:{22,29}, :281:21, :284:21
        if (_GEN_65)	// playground/src/noop/decode.scala:296:22
          dst_d_r <= imm_c;	// playground/src/noop/decode.scala:34:30, :184:20, :185:27
        else if (_GEN_61)	// playground/src/noop/decode.scala:279:22
          dst_d_r <= io_if2id_pc + imm_c;	// playground/src/noop/decode.scala:34:30, :184:20, :185:27, :283:44
        else if (_GEN_60 | _GEN_57)	// playground/src/noop/decode.scala:248:{22,30}, :268:{22,29}, :273:21
          dst_d_r <= imm_c;	// playground/src/noop/decode.scala:34:30, :184:20, :185:27
        else if (_GEN_55)	// playground/src/noop/decode.scala:213:25, :226:29, :229:34, :230:29, :233:36, :234:29
          dst_d_r <= 64'h0;	// playground/src/noop/decode.scala:24:30, :34:30
        else if (_GEN_36) begin	// playground/src/noop/decode.scala:65:32
          if (_GEN_34)	// playground/src/noop/decode.scala:58:18
            dst_d_r <= 64'h0;	// playground/src/noop/decode.scala:24:30, :34:30
          else if (_GEN_32)	// playground/src/noop/decode.scala:58:18
            dst_d_r <= _dst_d_r_T_3;	// playground/src/noop/decode.scala:34:30, :123:48
          else if (_GEN_41)	// playground/src/noop/decode.scala:98:30, :114:30, :118:25
            dst_d_r <= _GEN_35[instType_0];	// playground/src/noop/decode.scala:34:30, :57:9, :58:18, :59:24, :60:24, :61:24, :62:24, :63:24, src/main/scala/chisel3/util/Lookup.scala:34:39
        end
      end
      else if (_GEN_36) begin	// playground/src/noop/decode.scala:65:32
        rs1_r <= io_if2id_inst[19:15];	// playground/src/noop/decode.scala:27:30, :74:35
        rs2_r <=
          _GEN_45
            ? 12'h341
            : _GEN_44
                ? 12'h141
                : _GEN_43
                    ? {2'h0, &io_idState_priv, 9'h105}
                    : instType_6 ? io_if2id_inst[31:20] : {7'h0, io_if2id_inst[24:20]};	// playground/src/noop/decode.scala:25:43, :30:30, :76:{25,31,51,67}, :137:{22,38}, :141:34, :146:{25,32}, :149:{22,37}, :156:25, :159:{22,37}, :166:25, src/main/scala/chisel3/util/Lookup.scala:34:39
        if (_GEN_34) begin	// playground/src/noop/decode.scala:58:18
          rs2_d_r <= _rs2_d_r_T_3;	// playground/src/noop/decode.scala:32:30, :133:40
          dst_d_r <= 64'h0;	// playground/src/noop/decode.scala:24:30, :34:30
        end
        else begin	// playground/src/noop/decode.scala:58:18
          if (_GEN_33)	// playground/src/noop/decode.scala:58:18
            rs2_d_r <= io_if2id_pc;	// playground/src/noop/decode.scala:32:30
          else if (_GEN_29) begin	// playground/src/noop/decode.scala:58:18
            if (jmp_indi)	// src/main/scala/chisel3/util/Lookup.scala:34:39
              rs2_d_r <= _rs2_d_r_T;	// playground/src/noop/decode.scala:32:30, :102:44
            else if (instType_6) begin	// src/main/scala/chisel3/util/Lookup.scala:34:39
            end
            else	// src/main/scala/chisel3/util/Lookup.scala:34:39
              rs2_d_r <= _GEN_35[instType_0];	// playground/src/noop/decode.scala:32:30, :57:9, :58:18, :59:24, :60:24, :61:24, :62:24, :63:24, src/main/scala/chisel3/util/Lookup.scala:34:39
          end
          if (_GEN_32)	// playground/src/noop/decode.scala:58:18
            dst_d_r <= _dst_d_r_T_3;	// playground/src/noop/decode.scala:34:30, :123:48
          else if (_GEN_41)	// playground/src/noop/decode.scala:98:30, :114:30, :118:25
            dst_d_r <= _GEN_35[instType_0];	// playground/src/noop/decode.scala:34:30, :57:9, :58:18, :59:24, :60:24, :61:24, :62:24, :63:24, src/main/scala/chisel3/util/Lookup.scala:34:39
        end
        dst_r <= io_if2id_inst[11:7];	// playground/src/noop/decode.scala:33:30, :78:35
      end
      rrs1_r <=
        ~_GEN_66
        & (_GEN_50
             ? _GEN_61 | _GEN_60 | _GEN_59 | _GEN_58 | _GEN_57 | _GEN_56 | _GEN_53
             : _GEN_36
                 ? _GEN_42
                   | (_GEN_29
                        ? jmp_indi | ~instType_6
                          | ~(~(_instType_T_1 | _instType_T_3 | _instType_T_5
                                | _instType_T_7 | _instType_T_9 | _instType_T_11
                                | _instType_T_13 | _instType_T_15 | _instType_T_17
                                | _instType_T_745 | _instType_T_21 | _instType_T_23
                                | _instType_T_25 | _instType_T_27 | _instType_T_29
                                | _instType_T_31 | _instType_T_33 | _instType_T_35
                                | _instType_T_37 | _instType_T_39 | _instType_T_41
                                | _instType_T_43 | _instType_T_45 | _instType_T_47
                                | _instType_T_49 | _instType_T_51 | _instType_T_53
                                | _instType_T_55 | _instType_T_57 | _instType_T_59
                                | _instType_T_61 | _instType_T_63 | _instType_T_65
                                | _instType_T_67 | _instType_T_69 | _instType_T_71
                                | _instType_T_73 | _instType_T_75 | _instType_T_77
                                | _instType_T_79 | _instType_T_81 | _instType_T_83
                                | _instType_T_85 | _instType_T_87 | _instType_T_89
                                | _instType_T_91 | _instType_T_93 | _instType_T_95
                                | _instType_T_97 | _instType_T_99 | _instType_T_101
                                | _instType_T_103 | _instType_T_105 | _instType_T_107
                                | _instType_T_109 | _instType_T_111 | _instType_T_113
                                | _instType_T_115 | _instType_T_117 | _instType_T_119
                                | _instType_T_121 | _instType_T_411 | _instType_T_125
                                | _instType_T_127 | _instType_T_129)
                              & (_GEN_14 | _instType_T_969))
                        : _GEN_38)
                 : rrs1_r);	// playground/src/noop/decode.scala:28:30, :29:30, :58:18, :65:{32,54}, :93:{20,30}, :98:30, :99:27, :101:29, :104:35, :106:32, :114:30, :115:25, :120:30, :121:25, :199:{31,53}, :226:{22,29}, :241:{22,29}, :242:21, :248:{22,30}, :249:21, :256:{22,30}, :257:21, :262:{22,29}, :263:21, :268:{22,29}, :269:21, :279:{22,29}, :280:21, :302:{16,37}, :306:25, :307:25, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
      if (_GEN_50 & _GEN_65)	// playground/src/noop/decode.scala:65:54, :199:{31,53}, :296:{22,29}, :297:21
        rs1_d_r <= io_if2id_pc;	// playground/src/noop/decode.scala:29:30
      else if (_GEN_36) begin	// playground/src/noop/decode.scala:65:32
        if (_GEN_34)	// playground/src/noop/decode.scala:58:18
          rs1_d_r <= io_if2id_pc + _GEN_35[instType_0];	// playground/src/noop/decode.scala:29:30, :57:9, :58:18, :59:24, :60:24, :61:24, :62:24, :63:24, :132:48, src/main/scala/chisel3/util/Lookup.scala:34:39
        else if (_GEN_33)	// playground/src/noop/decode.scala:58:18
          rs1_d_r <= _GEN_35[instType_0];	// playground/src/noop/decode.scala:29:30, :57:9, :58:18, :59:24, :60:24, :61:24, :62:24, :63:24, src/main/scala/chisel3/util/Lookup.scala:34:39
        else if (~_GEN_29 | jmp_indi | ~instType_6) begin	// playground/src/noop/decode.scala:29:30, :58:18, :98:30, :99:27, :104:35, src/main/scala/chisel3/util/Lookup.scala:34:39
        end
        else	// playground/src/noop/decode.scala:29:30, :98:30, :99:27
          rs1_d_r <= {59'h0, io_if2id_inst[19:15]};	// playground/src/noop/decode.scala:29:30, :74:35, :105:29
      end
      rrs2_r <=
        ~_GEN_66
        & (_GEN_50
             ? _GEN_60 | _GEN_57 | _GEN_53 & ~_GEN_54
             : _GEN_36 ? _GEN_42 | _GEN_40 | _GEN_38 : rrs2_r);	// playground/src/noop/decode.scala:17:30, :31:30, :65:{32,54}, :93:{20,30}, :98:30, :99:27, :114:30, :115:25, :116:25, :120:30, :121:25, :122:25, :199:{31,53}, :211:25, :226:{22,29}, :228:20, :233:{25,36}, :235:29, :248:{22,30}, :251:21, :268:{22,29}, :271:21, :302:{16,37}, :306:25, :308:25, src/main/scala/chisel3/util/Lookup.scala:34:39
      if (_GEN_67) begin	// playground/src/noop/decode.scala:65:54, :199:53, :207:27, :302:37, :306:25
        special_r <= 2'h0;	// playground/src/noop/decode.scala:25:43, :36:30
        indi_r <= 2'h0;	// playground/src/noop/decode.scala:25:43, :38:30
      end
      else if (_GEN_36) begin	// playground/src/noop/decode.scala:65:32
        special_r <= _GEN_48 ? 2'h2 : {1'h0, _GEN_47};	// playground/src/noop/decode.scala:17:30, :36:30, :80:25, :169:{22,40}, :170:23, :173:{22,43}, :174:23, src/main/scala/chisel3/util/Lookup.scala:31:38
        indi_r <=
          {_GEN_3 == 15'hD2F | _GEN_3 == 15'hDAF,
           _GEN_2 == 20'h1012F | _GEN_2 == 20'h101AF};	// playground/src/noop/decode.scala:38:30, :81:{31,40,55,66}, :82:{41,56,67}, src/main/scala/chisel3/util/Lookup.scala:31:38
      end
      valid_r <= ~io_id2df_drop & (hs_in | ~hs_out & valid_r);	// playground/src/noop/decode.scala:22:36, :40:30, :46:33, :47:33, :323:25, :324:19, :325:20, :326:26, :327:20, :331:17
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// playground/src/noop/decode.scala:10:7
    `ifdef FIRRTL_BEFORE_INITIAL	// playground/src/noop/decode.scala:10:7
      `FIRRTL_BEFORE_INITIAL	// playground/src/noop/decode.scala:10:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// playground/src/noop/decode.scala:10:7
      automatic logic [31:0] _RANDOM[0:16];	// playground/src/noop/decode.scala:10:7
      `ifdef INIT_RANDOM_PROLOG_	// playground/src/noop/decode.scala:10:7
        `INIT_RANDOM_PROLOG_	// playground/src/noop/decode.scala:10:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// playground/src/noop/decode.scala:10:7
        for (logic [4:0] i = 5'h0; i < 5'h11; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// playground/src/noop/decode.scala:10:7
        end	// playground/src/noop/decode.scala:10:7
        drop_r = _RANDOM[5'h0][0];	// playground/src/noop/decode.scala:10:7, :17:30
        stall_r = _RANDOM[5'h0][1];	// playground/src/noop/decode.scala:10:7, :17:30, :18:30
        inst_r = {_RANDOM[5'h0][31:2], _RANDOM[5'h1][1:0]};	// playground/src/noop/decode.scala:10:7, :17:30, :23:30
        pc_r = {_RANDOM[5'h1][31:2], _RANDOM[5'h2], _RANDOM[5'h3][1:0]};	// playground/src/noop/decode.scala:10:7, :23:30, :24:30
        excep_r_cause = {_RANDOM[5'h3][31:2], _RANDOM[5'h4], _RANDOM[5'h5][1:0]};	// playground/src/noop/decode.scala:10:7, :24:30, :25:30
        excep_r_tval = {_RANDOM[5'h5][31:2], _RANDOM[5'h6], _RANDOM[5'h7][1:0]};	// playground/src/noop/decode.scala:10:7, :25:30
        excep_r_en = _RANDOM[5'h7][2];	// playground/src/noop/decode.scala:10:7, :25:30
        excep_r_pc = {_RANDOM[5'h7][31:3], _RANDOM[5'h8], _RANDOM[5'h9][2:0]};	// playground/src/noop/decode.scala:10:7, :25:30
        excep_r_etype = _RANDOM[5'h9][4:3];	// playground/src/noop/decode.scala:10:7, :25:30
        ctrl_r_aluOp = _RANDOM[5'h9][9:5];	// playground/src/noop/decode.scala:10:7, :25:30, :26:30
        ctrl_r_aluWidth = _RANDOM[5'h9][10];	// playground/src/noop/decode.scala:10:7, :25:30, :26:30
        ctrl_r_dcMode = _RANDOM[5'h9][15:11];	// playground/src/noop/decode.scala:10:7, :25:30, :26:30
        ctrl_r_writeRegEn = _RANDOM[5'h9][16];	// playground/src/noop/decode.scala:10:7, :25:30, :26:30
        ctrl_r_writeCSREn = _RANDOM[5'h9][17];	// playground/src/noop/decode.scala:10:7, :25:30, :26:30
        ctrl_r_brType = _RANDOM[5'h9][20:18];	// playground/src/noop/decode.scala:10:7, :25:30, :26:30
        rs1_r = _RANDOM[5'h9][25:21];	// playground/src/noop/decode.scala:10:7, :25:30, :27:30
        rrs1_r = _RANDOM[5'h9][26];	// playground/src/noop/decode.scala:10:7, :25:30, :28:30
        rs1_d_r = {_RANDOM[5'h9][31:27], _RANDOM[5'hA], _RANDOM[5'hB][26:0]};	// playground/src/noop/decode.scala:10:7, :25:30, :29:30
        rs2_r = {_RANDOM[5'hB][31:27], _RANDOM[5'hC][6:0]};	// playground/src/noop/decode.scala:10:7, :29:30, :30:30
        rrs2_r = _RANDOM[5'hC][7];	// playground/src/noop/decode.scala:10:7, :30:30, :31:30
        rs2_d_r = {_RANDOM[5'hC][31:8], _RANDOM[5'hD], _RANDOM[5'hE][7:0]};	// playground/src/noop/decode.scala:10:7, :30:30, :32:30
        dst_r = _RANDOM[5'hE][12:8];	// playground/src/noop/decode.scala:10:7, :32:30, :33:30
        dst_d_r = {_RANDOM[5'hE][31:13], _RANDOM[5'hF], _RANDOM[5'h10][12:0]};	// playground/src/noop/decode.scala:10:7, :32:30, :34:30
        jmp_type_r = _RANDOM[5'h10][14:13];	// playground/src/noop/decode.scala:10:7, :34:30, :35:30
        special_r = _RANDOM[5'h10][16:15];	// playground/src/noop/decode.scala:10:7, :34:30, :36:30
        swap_r = _RANDOM[5'h10][22:17];	// playground/src/noop/decode.scala:10:7, :34:30, :37:30
        indi_r = _RANDOM[5'h10][24:23];	// playground/src/noop/decode.scala:10:7, :34:30, :38:30
        recov_r = _RANDOM[5'h10][25];	// playground/src/noop/decode.scala:10:7, :34:30, :39:30
        valid_r = _RANDOM[5'h10][26];	// playground/src/noop/decode.scala:10:7, :34:30, :40:30
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// playground/src/noop/decode.scala:10:7
      `FIRRTL_AFTER_INITIAL	// playground/src/noop/decode.scala:10:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_if2id_drop = drop_in;	// playground/src/noop/decode.scala:10:7, :20:30
  assign io_if2id_stall = stall_r & ~io_id2df_drop | io_id2df_stall;	// playground/src/noop/decode.scala:10:7, :18:30, :22:{33,36,52}
  assign io_if2id_ready = io_if2id_ready_0;	// playground/src/noop/decode.scala:10:7, :316:20, :317:19, :318:33
  assign io_id2df_inst = inst_r;	// playground/src/noop/decode.scala:10:7, :23:30
  assign io_id2df_pc = pc_r;	// playground/src/noop/decode.scala:10:7, :24:30
  assign io_id2df_excep_cause = excep_r_cause;	// playground/src/noop/decode.scala:10:7, :25:30
  assign io_id2df_excep_tval = excep_r_tval;	// playground/src/noop/decode.scala:10:7, :25:30
  assign io_id2df_excep_en = excep_r_en;	// playground/src/noop/decode.scala:10:7, :25:30
  assign io_id2df_excep_pc = excep_r_pc;	// playground/src/noop/decode.scala:10:7, :25:30
  assign io_id2df_excep_etype = excep_r_etype;	// playground/src/noop/decode.scala:10:7, :25:30
  assign io_id2df_ctrl_aluOp = ctrl_r_aluOp;	// playground/src/noop/decode.scala:10:7, :26:30
  assign io_id2df_ctrl_aluWidth = ctrl_r_aluWidth;	// playground/src/noop/decode.scala:10:7, :26:30
  assign io_id2df_ctrl_dcMode = ctrl_r_dcMode;	// playground/src/noop/decode.scala:10:7, :26:30
  assign io_id2df_ctrl_writeRegEn = ctrl_r_writeRegEn;	// playground/src/noop/decode.scala:10:7, :26:30
  assign io_id2df_ctrl_writeCSREn = ctrl_r_writeCSREn;	// playground/src/noop/decode.scala:10:7, :26:30
  assign io_id2df_ctrl_brType = ctrl_r_brType;	// playground/src/noop/decode.scala:10:7, :26:30
  assign io_id2df_rs1 = rs1_r;	// playground/src/noop/decode.scala:10:7, :27:30
  assign io_id2df_rrs1 = rrs1_r;	// playground/src/noop/decode.scala:10:7, :28:30
  assign io_id2df_rs1_d = rs1_d_r;	// playground/src/noop/decode.scala:10:7, :29:30
  assign io_id2df_rs2 = rs2_r;	// playground/src/noop/decode.scala:10:7, :30:30
  assign io_id2df_rrs2 = rrs2_r;	// playground/src/noop/decode.scala:10:7, :31:30
  assign io_id2df_rs2_d = rs2_d_r;	// playground/src/noop/decode.scala:10:7, :32:30
  assign io_id2df_dst = dst_r;	// playground/src/noop/decode.scala:10:7, :33:30
  assign io_id2df_dst_d = dst_d_r;	// playground/src/noop/decode.scala:10:7, :34:30
  assign io_id2df_jmp_type = jmp_type_r;	// playground/src/noop/decode.scala:10:7, :35:30
  assign io_id2df_special = special_r;	// playground/src/noop/decode.scala:10:7, :36:30
  assign io_id2df_swap = swap_r;	// playground/src/noop/decode.scala:10:7, :37:30
  assign io_id2df_indi = indi_r;	// playground/src/noop/decode.scala:10:7, :38:30
  assign io_id2df_recov = recov_r;	// playground/src/noop/decode.scala:10:7, :39:30
  assign io_id2df_valid = valid_r;	// playground/src/noop/decode.scala:10:7, :40:30
endmodule

module Forwarding(	// playground/src/noop/forwading.scala:9:7
  input         clock,	// playground/src/noop/forwading.scala:9:7
                reset,	// playground/src/noop/forwading.scala:9:7
  input  [31:0] io_id2df_inst,	// playground/src/noop/forwading.scala:10:16
  input  [63:0] io_id2df_pc,	// playground/src/noop/forwading.scala:10:16
                io_id2df_excep_cause,	// playground/src/noop/forwading.scala:10:16
                io_id2df_excep_tval,	// playground/src/noop/forwading.scala:10:16
  input         io_id2df_excep_en,	// playground/src/noop/forwading.scala:10:16
  input  [63:0] io_id2df_excep_pc,	// playground/src/noop/forwading.scala:10:16
  input  [1:0]  io_id2df_excep_etype,	// playground/src/noop/forwading.scala:10:16
  input  [4:0]  io_id2df_ctrl_aluOp,	// playground/src/noop/forwading.scala:10:16
  input         io_id2df_ctrl_aluWidth,	// playground/src/noop/forwading.scala:10:16
  input  [4:0]  io_id2df_ctrl_dcMode,	// playground/src/noop/forwading.scala:10:16
  input         io_id2df_ctrl_writeRegEn,	// playground/src/noop/forwading.scala:10:16
                io_id2df_ctrl_writeCSREn,	// playground/src/noop/forwading.scala:10:16
  input  [2:0]  io_id2df_ctrl_brType,	// playground/src/noop/forwading.scala:10:16
  input  [4:0]  io_id2df_rs1,	// playground/src/noop/forwading.scala:10:16
  input         io_id2df_rrs1,	// playground/src/noop/forwading.scala:10:16
  input  [63:0] io_id2df_rs1_d,	// playground/src/noop/forwading.scala:10:16
  input  [11:0] io_id2df_rs2,	// playground/src/noop/forwading.scala:10:16
  input         io_id2df_rrs2,	// playground/src/noop/forwading.scala:10:16
  input  [63:0] io_id2df_rs2_d,	// playground/src/noop/forwading.scala:10:16
  input  [4:0]  io_id2df_dst,	// playground/src/noop/forwading.scala:10:16
  input  [63:0] io_id2df_dst_d,	// playground/src/noop/forwading.scala:10:16
  input  [1:0]  io_id2df_jmp_type,	// playground/src/noop/forwading.scala:10:16
                io_id2df_special,	// playground/src/noop/forwading.scala:10:16
  input  [5:0]  io_id2df_swap,	// playground/src/noop/forwading.scala:10:16
  input  [1:0]  io_id2df_indi,	// playground/src/noop/forwading.scala:10:16
  output        io_id2df_drop,	// playground/src/noop/forwading.scala:10:16
                io_id2df_stall,	// playground/src/noop/forwading.scala:10:16
  input         io_id2df_recov,	// playground/src/noop/forwading.scala:10:16
                io_id2df_valid,	// playground/src/noop/forwading.scala:10:16
  output        io_id2df_ready,	// playground/src/noop/forwading.scala:10:16
  output [31:0] io_df2rr_inst,	// playground/src/noop/forwading.scala:10:16
  output [63:0] io_df2rr_pc,	// playground/src/noop/forwading.scala:10:16
                io_df2rr_excep_cause,	// playground/src/noop/forwading.scala:10:16
                io_df2rr_excep_tval,	// playground/src/noop/forwading.scala:10:16
  output        io_df2rr_excep_en,	// playground/src/noop/forwading.scala:10:16
  output [63:0] io_df2rr_excep_pc,	// playground/src/noop/forwading.scala:10:16
  output [1:0]  io_df2rr_excep_etype,	// playground/src/noop/forwading.scala:10:16
  output [4:0]  io_df2rr_ctrl_aluOp,	// playground/src/noop/forwading.scala:10:16
  output        io_df2rr_ctrl_aluWidth,	// playground/src/noop/forwading.scala:10:16
  output [4:0]  io_df2rr_ctrl_dcMode,	// playground/src/noop/forwading.scala:10:16
  output        io_df2rr_ctrl_writeRegEn,	// playground/src/noop/forwading.scala:10:16
                io_df2rr_ctrl_writeCSREn,	// playground/src/noop/forwading.scala:10:16
  output [2:0]  io_df2rr_ctrl_brType,	// playground/src/noop/forwading.scala:10:16
  output [4:0]  io_df2rr_rs1,	// playground/src/noop/forwading.scala:10:16
  output        io_df2rr_rrs1,	// playground/src/noop/forwading.scala:10:16
  output [63:0] io_df2rr_rs1_d,	// playground/src/noop/forwading.scala:10:16
  output [11:0] io_df2rr_rs2,	// playground/src/noop/forwading.scala:10:16
  output        io_df2rr_rrs2,	// playground/src/noop/forwading.scala:10:16
  output [63:0] io_df2rr_rs2_d,	// playground/src/noop/forwading.scala:10:16
  output [4:0]  io_df2rr_dst,	// playground/src/noop/forwading.scala:10:16
  output [63:0] io_df2rr_dst_d,	// playground/src/noop/forwading.scala:10:16
  output [1:0]  io_df2rr_jmp_type,	// playground/src/noop/forwading.scala:10:16
                io_df2rr_special,	// playground/src/noop/forwading.scala:10:16
  output [5:0]  io_df2rr_swap,	// playground/src/noop/forwading.scala:10:16
  output [1:0]  io_df2rr_indi,	// playground/src/noop/forwading.scala:10:16
  input         io_df2rr_drop,	// playground/src/noop/forwading.scala:10:16
                io_df2rr_stall,	// playground/src/noop/forwading.scala:10:16
  output        io_df2rr_recov,	// playground/src/noop/forwading.scala:10:16
                io_df2rr_valid,	// playground/src/noop/forwading.scala:10:16
  input         io_df2rr_ready,	// playground/src/noop/forwading.scala:10:16
  input  [4:0]  io_d_rr_id,	// playground/src/noop/forwading.scala:10:16
  input  [63:0] io_d_rr_data,	// playground/src/noop/forwading.scala:10:16
  input  [1:0]  io_d_rr_state,	// playground/src/noop/forwading.scala:10:16
  input  [4:0]  io_d_ex_id,	// playground/src/noop/forwading.scala:10:16
  input  [63:0] io_d_ex_data,	// playground/src/noop/forwading.scala:10:16
  input  [1:0]  io_d_ex_state,	// playground/src/noop/forwading.scala:10:16
  input  [4:0]  io_d_mem1_id,	// playground/src/noop/forwading.scala:10:16
  input  [63:0] io_d_mem1_data,	// playground/src/noop/forwading.scala:10:16
  input  [1:0]  io_d_mem1_state,	// playground/src/noop/forwading.scala:10:16
  input  [4:0]  io_d_mem2_id,	// playground/src/noop/forwading.scala:10:16
  input  [63:0] io_d_mem2_data,	// playground/src/noop/forwading.scala:10:16
  input  [1:0]  io_d_mem2_state,	// playground/src/noop/forwading.scala:10:16
  input  [4:0]  io_d_mem3_id,	// playground/src/noop/forwading.scala:10:16
  input  [63:0] io_d_mem3_data,	// playground/src/noop/forwading.scala:10:16
  input  [1:0]  io_d_mem3_state	// playground/src/noop/forwading.scala:10:16
);

  reg  [31:0] inst_r;	// playground/src/noop/forwading.scala:24:30
  reg  [63:0] pc_r;	// playground/src/noop/forwading.scala:25:30
  reg  [63:0] excep_r_cause;	// playground/src/noop/forwading.scala:26:30
  reg  [63:0] excep_r_tval;	// playground/src/noop/forwading.scala:26:30
  reg         excep_r_en;	// playground/src/noop/forwading.scala:26:30
  reg  [63:0] excep_r_pc;	// playground/src/noop/forwading.scala:26:30
  reg  [1:0]  excep_r_etype;	// playground/src/noop/forwading.scala:26:30
  reg  [4:0]  ctrl_r_aluOp;	// playground/src/noop/forwading.scala:27:30
  reg         ctrl_r_aluWidth;	// playground/src/noop/forwading.scala:27:30
  reg  [4:0]  ctrl_r_dcMode;	// playground/src/noop/forwading.scala:27:30
  reg         ctrl_r_writeRegEn;	// playground/src/noop/forwading.scala:27:30
  reg         ctrl_r_writeCSREn;	// playground/src/noop/forwading.scala:27:30
  reg  [2:0]  ctrl_r_brType;	// playground/src/noop/forwading.scala:27:30
  reg  [4:0]  rs1_r;	// playground/src/noop/forwading.scala:28:30
  reg         rrs1_r;	// playground/src/noop/forwading.scala:29:30
  reg  [63:0] rs1_d_r;	// playground/src/noop/forwading.scala:30:30
  reg  [11:0] rs2_r;	// playground/src/noop/forwading.scala:31:30
  reg         rrs2_r;	// playground/src/noop/forwading.scala:32:30
  reg  [63:0] rs2_d_r;	// playground/src/noop/forwading.scala:33:30
  reg  [4:0]  dst_r;	// playground/src/noop/forwading.scala:34:30
  reg  [63:0] dst_d_r;	// playground/src/noop/forwading.scala:35:30
  reg  [1:0]  jmp_type_r;	// playground/src/noop/forwading.scala:36:30
  reg  [1:0]  special_r;	// playground/src/noop/forwading.scala:37:30
  reg  [1:0]  indi_r;	// playground/src/noop/forwading.scala:38:30
  reg  [5:0]  swap_r;	// playground/src/noop/forwading.scala:39:30
  reg         recov_r;	// playground/src/noop/forwading.scala:40:30
  reg         valid_r;	// playground/src/noop/forwading.scala:41:30
  reg  [4:0]  pre_dst;	// playground/src/noop/forwading.scala:43:30
  reg         pre_wr;	// playground/src/noop/forwading.scala:44:30
  reg         state;	// playground/src/noop/forwading.scala:47:24
  wire        hs_out = io_df2rr_ready & valid_r;	// playground/src/noop/forwading.scala:41:30, :49:34
  wire        io_id2df_ready_0 =
    ~io_df2rr_drop & ~((valid_r | state) & ~hs_out) & io_id2df_valid;	// playground/src/noop/forwading.scala:23:36, :41:30, :47:24, :49:34, :189:20, :190:25, :191:{23,43,46,54}, :192:35
  always @(posedge clock) begin	// playground/src/noop/forwading.scala:9:7
    if (reset) begin	// playground/src/noop/forwading.scala:9:7
      inst_r <= 32'h0;	// playground/src/noop/forwading.scala:24:30
      pc_r <= 64'h0;	// playground/src/noop/forwading.scala:25:30
      excep_r_cause <= 64'h0;	// playground/src/noop/forwading.scala:25:30, :26:30
      excep_r_tval <= 64'h0;	// playground/src/noop/forwading.scala:25:30, :26:30
      excep_r_en <= 1'h0;	// playground/src/noop/forwading.scala:23:33, :26:30
      excep_r_pc <= 64'h0;	// playground/src/noop/forwading.scala:25:30, :26:30
      excep_r_etype <= 2'h0;	// playground/src/noop/forwading.scala:26:{30,43}
      ctrl_r_aluOp <= 5'h0;	// playground/src/noop/forwading.scala:9:7, :27:30
      ctrl_r_aluWidth <= 1'h0;	// playground/src/noop/forwading.scala:23:33, :27:30
      ctrl_r_dcMode <= 5'h0;	// playground/src/noop/forwading.scala:9:7, :27:30
      ctrl_r_writeRegEn <= 1'h0;	// playground/src/noop/forwading.scala:23:33, :27:30
      ctrl_r_writeCSREn <= 1'h0;	// playground/src/noop/forwading.scala:23:33, :27:30
      ctrl_r_brType <= 3'h0;	// playground/src/noop/forwading.scala:27:{30,43}
      rs1_r <= 5'h0;	// playground/src/noop/forwading.scala:9:7, :28:30
      rrs1_r <= 1'h0;	// playground/src/noop/forwading.scala:23:33, :29:30
      rs1_d_r <= 64'h0;	// playground/src/noop/forwading.scala:25:30, :30:30
      rs2_r <= 12'h0;	// playground/src/noop/forwading.scala:31:30
      rrs2_r <= 1'h0;	// playground/src/noop/forwading.scala:23:33, :32:30
      rs2_d_r <= 64'h0;	// playground/src/noop/forwading.scala:25:30, :33:30
      dst_r <= 5'h0;	// playground/src/noop/forwading.scala:9:7, :34:30
      dst_d_r <= 64'h0;	// playground/src/noop/forwading.scala:25:30, :35:30
      jmp_type_r <= 2'h0;	// playground/src/noop/forwading.scala:26:43, :36:30
      special_r <= 2'h0;	// playground/src/noop/forwading.scala:26:43, :37:30
      indi_r <= 2'h0;	// playground/src/noop/forwading.scala:26:43, :38:30
      swap_r <= 6'h0;	// playground/src/noop/forwading.scala:39:30
      recov_r <= 1'h0;	// playground/src/noop/forwading.scala:23:33, :40:30
      valid_r <= 1'h0;	// playground/src/noop/forwading.scala:23:33, :41:30
      pre_dst <= 5'h0;	// playground/src/noop/forwading.scala:9:7, :43:30
      pre_wr <= 1'h0;	// playground/src/noop/forwading.scala:23:33, :44:30
      state <= 1'h0;	// playground/src/noop/forwading.scala:23:33, :47:24
    end
    else begin	// playground/src/noop/forwading.scala:9:7
      automatic logic        hs_in;	// playground/src/noop/forwading.scala:48:34
      automatic logic [4:0]  cur_rs1;	// playground/src/noop/forwading.scala:59:26
      automatic logic        cur_rrs1;	// playground/src/noop/forwading.scala:60:26
      automatic logic [11:0] cur_rs2;	// playground/src/noop/forwading.scala:61:26
      automatic logic        cur_rrs2;	// playground/src/noop/forwading.scala:62:26
      automatic logic        _GEN;	// playground/src/noop/forwading.scala:65:22
      automatic logic        _GEN_0;	// playground/src/noop/forwading.scala:67:28
      automatic logic        _GEN_1;	// playground/src/noop/forwading.scala:67:38
      automatic logic        _GEN_2;	// playground/src/noop/forwading.scala:69:45
      automatic logic        _GEN_3 = io_d_rr_state == 2'h1;	// playground/src/noop/forwading.scala:70:32
      automatic logic [63:0] _GEN_4;	// playground/src/noop/forwading.scala:57:62, :70:44, :71:26
      automatic logic        _GEN_5;	// playground/src/noop/forwading.scala:76:45
      automatic logic        _GEN_6 = io_d_ex_state == 2'h1;	// playground/src/noop/forwading.scala:70:32, :77:32
      automatic logic [63:0] _GEN_7;	// playground/src/noop/forwading.scala:57:62, :77:44, :78:26
      automatic logic        _GEN_8;	// playground/src/noop/forwading.scala:83:47
      automatic logic        _GEN_9 = io_d_mem1_state == 2'h1;	// playground/src/noop/forwading.scala:70:32, :84:34
      automatic logic [63:0] _GEN_10;	// playground/src/noop/forwading.scala:57:62, :84:46, :85:26
      automatic logic        _GEN_11;	// playground/src/noop/forwading.scala:90:47
      automatic logic        _GEN_12 = io_d_mem2_state == 2'h1;	// playground/src/noop/forwading.scala:70:32, :91:34
      automatic logic [63:0] _GEN_13;	// playground/src/noop/forwading.scala:57:62, :91:46, :92:26
      automatic logic        _GEN_14;	// playground/src/noop/forwading.scala:97:47
      automatic logic        _GEN_15;	// playground/src/noop/forwading.scala:98:34
      automatic logic        _GEN_16;	// playground/src/noop/forwading.scala:57:62, :65:30, :67:59, :69:78
      automatic logic        rs1_wait;	// playground/src/noop/forwading.scala:57:41, :63:19, :65:30
      automatic logic        _GEN_17;	// playground/src/noop/forwading.scala:108:22
      automatic logic        _GEN_18;	// playground/src/noop/forwading.scala:110:38
      automatic logic        _GEN_19;	// playground/src/noop/forwading.scala:112:45
      automatic logic        _GEN_20;	// playground/src/noop/forwading.scala:119:45
      automatic logic        _GEN_21;	// playground/src/noop/forwading.scala:126:47
      automatic logic        _GEN_22;	// playground/src/noop/forwading.scala:133:47
      automatic logic        _GEN_23;	// playground/src/noop/forwading.scala:140:47
      automatic logic        _GEN_24;	// playground/src/noop/forwading.scala:58:62, :108:30, :110:60, :112:78
      automatic logic        rs2_wait;	// playground/src/noop/forwading.scala:58:41, :106:19, :108:30
      automatic logic        _GEN_25;	// playground/src/noop/forwading.scala:170:16
      automatic logic        _GEN_26;	// playground/src/noop/forwading.scala:150:16, :170:37, :171:36, :172:21
      automatic logic        _GEN_27;	// playground/src/noop/forwading.scala:150:16, :170:37, :175:36, :176:21
      automatic logic        _GEN_28;	// playground/src/noop/forwading.scala:197:24
      automatic logic        _GEN_29;	// playground/src/noop/forwading.scala:196:30, :206:30, :207:43, :208:23
      hs_in = io_id2df_ready_0 & io_id2df_valid;	// playground/src/noop/forwading.scala:48:34, :189:20, :190:25, :191:54
      cur_rs1 = hs_in ? io_id2df_rs1 : rs1_r;	// playground/src/noop/forwading.scala:28:30, :48:34, :59:26
      cur_rrs1 = hs_in ? io_id2df_rrs1 : rrs1_r;	// playground/src/noop/forwading.scala:29:30, :48:34, :60:26
      cur_rs2 = hs_in ? io_id2df_rs2 : rs2_r;	// playground/src/noop/forwading.scala:31:30, :48:34, :61:26
      cur_rrs2 = hs_in ? io_id2df_rrs2 : rrs2_r;	// playground/src/noop/forwading.scala:32:30, :48:34, :62:26
      _GEN = cur_rs1 == 5'h0;	// playground/src/noop/forwading.scala:9:7, :59:26, :65:22
      _GEN_0 = valid_r & pre_wr;	// playground/src/noop/forwading.scala:41:30, :44:30, :67:28
      _GEN_1 = _GEN_0 & cur_rs1 == pre_dst;	// playground/src/noop/forwading.scala:43:30, :59:26, :67:{28,38,47}
      _GEN_2 = cur_rs1 == io_d_rr_id & (|io_d_rr_state);	// playground/src/noop/forwading.scala:59:26, :69:{29,45,63}
      _GEN_4 = _GEN_3 ? io_d_rr_data : 64'h0;	// playground/src/noop/forwading.scala:25:30, :57:62, :70:{32,44}, :71:26
      _GEN_5 = cur_rs1 == io_d_ex_id & (|io_d_ex_state);	// playground/src/noop/forwading.scala:59:26, :76:{29,45,63}
      _GEN_7 = _GEN_6 ? io_d_ex_data : 64'h0;	// playground/src/noop/forwading.scala:25:30, :57:62, :77:{32,44}, :78:26
      _GEN_8 = cur_rs1 == io_d_mem1_id & (|io_d_mem1_state);	// playground/src/noop/forwading.scala:59:26, :83:{29,47,67}
      _GEN_10 = _GEN_9 ? io_d_mem1_data : 64'h0;	// playground/src/noop/forwading.scala:25:30, :57:62, :84:{34,46}, :85:26
      _GEN_11 = cur_rs1 == io_d_mem2_id & (|io_d_mem2_state);	// playground/src/noop/forwading.scala:59:26, :90:{29,47,67}
      _GEN_13 = _GEN_12 ? io_d_mem2_data : 64'h0;	// playground/src/noop/forwading.scala:25:30, :57:62, :91:{34,46}, :92:26
      _GEN_14 = cur_rs1 == io_d_mem3_id & (|io_d_mem3_state);	// playground/src/noop/forwading.scala:59:26, :97:{29,47,67}
      _GEN_15 = io_d_mem3_state == 2'h1;	// playground/src/noop/forwading.scala:70:32, :98:34
      _GEN_16 = _GEN | _GEN_1;	// playground/src/noop/forwading.scala:57:62, :65:{22,30}, :67:{38,59}, :69:78
      rs1_wait =
        cur_rrs1 & ~_GEN
        & (_GEN_1
           | (_GEN_2
                ? ~_GEN_3
                : _GEN_5
                    ? ~_GEN_6
                    : _GEN_8 ? ~_GEN_9 : _GEN_11 ? ~_GEN_12 : _GEN_14 & ~_GEN_15));	// playground/src/noop/forwading.scala:19:30, :57:41, :60:26, :63:19, :65:{22,30}, :66:22, :67:{38,59}, :68:22, :69:{45,78}, :70:{32,44}, :74:26, :76:{45,78}, :77:{32,44}, :81:26, :83:{47,82}, :84:{34,46}, :88:26, :90:{47,82}, :91:{34,46}, :95:26, :97:{47,82}, :98:{34,46}, :102:26
      _GEN_17 = cur_rs2 == 12'h0;	// playground/src/noop/forwading.scala:31:30, :61:26, :108:22
      _GEN_18 = _GEN_0 & cur_rs2 == {7'h0, pre_dst};	// playground/src/noop/forwading.scala:43:30, :61:26, :67:28, :110:{38,48}
      _GEN_19 = cur_rs2 == {7'h0, io_d_rr_id} & (|io_d_rr_state);	// playground/src/noop/forwading.scala:61:26, :69:63, :110:48, :112:{29,45}
      _GEN_20 = cur_rs2 == {7'h0, io_d_ex_id} & (|io_d_ex_state);	// playground/src/noop/forwading.scala:61:26, :76:63, :110:48, :119:{29,45}
      _GEN_21 = cur_rs2 == {7'h0, io_d_mem1_id} & (|io_d_mem1_state);	// playground/src/noop/forwading.scala:61:26, :83:67, :110:48, :126:{29,47}
      _GEN_22 = cur_rs2 == {7'h0, io_d_mem2_id} & (|io_d_mem2_state);	// playground/src/noop/forwading.scala:61:26, :90:67, :110:48, :133:{29,47}
      _GEN_23 = cur_rs2 == {7'h0, io_d_mem3_id} & (|io_d_mem3_state);	// playground/src/noop/forwading.scala:61:26, :97:67, :110:48, :140:{29,47}
      _GEN_24 = _GEN_17 | _GEN_18;	// playground/src/noop/forwading.scala:58:62, :108:{22,30}, :110:{38,60}, :112:78
      rs2_wait =
        cur_rrs2 & ~_GEN_17
        & (_GEN_18
           | (_GEN_19
                ? ~_GEN_3
                : _GEN_20
                    ? ~_GEN_6
                    : _GEN_21 ? ~_GEN_9 : _GEN_22 ? ~_GEN_12 : _GEN_23 & ~_GEN_15));	// playground/src/noop/forwading.scala:19:30, :57:41, :58:41, :62:26, :68:22, :70:{32,44}, :74:26, :77:{32,44}, :81:26, :84:{34,46}, :88:26, :91:{34,46}, :95:26, :98:{34,46}, :102:26, :106:19, :108:{22,30}, :109:22, :110:{38,60}, :111:22, :112:{45,78}, :113:44, :119:{45,78}, :120:44, :126:{47,82}, :127:46, :133:{47,82}, :134:46, :140:{47,82}, :141:46
      _GEN_25 = hs_in | state;	// playground/src/noop/forwading.scala:47:24, :48:34, :170:16
      _GEN_26 =
        _GEN_25 & cur_rrs1 & ~_GEN_16
        & (_GEN_2
             ? _GEN_3
             : _GEN_5 ? _GEN_6 : _GEN_8 ? _GEN_9 : _GEN_11 ? _GEN_12 : _GEN_14 & _GEN_15);	// playground/src/noop/forwading.scala:57:{15,62}, :60:26, :65:30, :67:59, :69:{45,78}, :70:{32,44}, :76:{45,78}, :77:{32,44}, :83:{47,82}, :84:{34,46}, :90:{47,82}, :91:{34,46}, :97:{47,82}, :98:{34,46}, :150:16, :170:{16,37}, :171:36, :172:21
      _GEN_27 =
        _GEN_25 & cur_rrs2 & ~_GEN_24
        & (_GEN_19
             ? _GEN_3
             : _GEN_20
                 ? _GEN_6
                 : _GEN_21 ? _GEN_9 : _GEN_22 ? _GEN_12 : _GEN_23 & _GEN_15);	// playground/src/noop/forwading.scala:58:{15,62}, :62:26, :70:32, :77:32, :84:34, :91:34, :98:34, :108:30, :110:60, :112:{45,78}, :113:44, :119:{45,78}, :120:44, :126:{47,82}, :127:46, :133:{47,82}, :134:46, :140:{47,82}, :141:46, :150:16, :170:{16,37}, :175:36, :176:21
      _GEN_28 = hs_in & (rs1_wait | rs2_wait);	// playground/src/noop/forwading.scala:48:34, :57:41, :58:41, :63:19, :65:30, :106:19, :108:30, :197:{24,37}
      _GEN_29 = state & ~rs1_wait & ~rs2_wait;	// playground/src/noop/forwading.scala:47:24, :57:41, :58:41, :63:19, :65:30, :106:19, :108:30, :196:30, :206:30, :207:{18,33,43}, :208:23
      if (hs_in) begin	// playground/src/noop/forwading.scala:48:34
        inst_r <= io_id2df_inst;	// playground/src/noop/forwading.scala:24:30
        pc_r <= io_id2df_pc;	// playground/src/noop/forwading.scala:25:30
        excep_r_cause <= io_id2df_excep_cause;	// playground/src/noop/forwading.scala:26:30
        excep_r_tval <= io_id2df_excep_tval;	// playground/src/noop/forwading.scala:26:30
        excep_r_en <= io_id2df_excep_en;	// playground/src/noop/forwading.scala:26:30
        excep_r_pc <= io_id2df_excep_pc;	// playground/src/noop/forwading.scala:26:30
        excep_r_etype <= io_id2df_excep_etype;	// playground/src/noop/forwading.scala:26:30
        ctrl_r_aluOp <= io_id2df_ctrl_aluOp;	// playground/src/noop/forwading.scala:27:30
        ctrl_r_aluWidth <= io_id2df_ctrl_aluWidth;	// playground/src/noop/forwading.scala:27:30
        ctrl_r_dcMode <= io_id2df_ctrl_dcMode;	// playground/src/noop/forwading.scala:27:30
        ctrl_r_writeRegEn <= io_id2df_ctrl_writeRegEn;	// playground/src/noop/forwading.scala:27:30
        ctrl_r_writeCSREn <= io_id2df_ctrl_writeCSREn;	// playground/src/noop/forwading.scala:27:30
        ctrl_r_brType <= io_id2df_ctrl_brType;	// playground/src/noop/forwading.scala:27:30
        rs1_r <= io_id2df_rs1;	// playground/src/noop/forwading.scala:28:30
        rs2_r <= io_id2df_rs2;	// playground/src/noop/forwading.scala:31:30
        dst_r <= io_id2df_dst;	// playground/src/noop/forwading.scala:34:30
        dst_d_r <= io_id2df_dst_d;	// playground/src/noop/forwading.scala:35:30
        jmp_type_r <= io_id2df_jmp_type;	// playground/src/noop/forwading.scala:36:30
        special_r <= io_id2df_special;	// playground/src/noop/forwading.scala:37:30
        indi_r <= io_id2df_indi;	// playground/src/noop/forwading.scala:38:30
        swap_r <= io_id2df_swap;	// playground/src/noop/forwading.scala:39:30
        recov_r <= io_id2df_recov;	// playground/src/noop/forwading.scala:40:30
        pre_dst <= io_id2df_dst;	// playground/src/noop/forwading.scala:43:30
        pre_wr <= io_id2df_ctrl_writeRegEn;	// playground/src/noop/forwading.scala:44:30
      end
      else	// playground/src/noop/forwading.scala:48:34
        pre_wr <= ~hs_out & pre_wr;	// playground/src/noop/forwading.scala:44:30, :49:34, :184:23, :185:17
      rrs1_r <= ~_GEN_26 & (hs_in ? io_id2df_rrs1 : rrs1_r);	// playground/src/noop/forwading.scala:29:30, :48:34, :150:16, :156:21, :170:37, :171:36, :172:21
      if (_GEN_26)	// playground/src/noop/forwading.scala:150:16, :170:37, :171:36, :172:21
        rs1_d_r <=
          ~cur_rrs1 | _GEN_16
            ? 64'h0
            : _GEN_2
                ? _GEN_4
                : _GEN_5
                    ? _GEN_7
                    : _GEN_8
                        ? _GEN_10
                        : _GEN_11 ? _GEN_13 : _GEN_14 & _GEN_15 ? io_d_mem3_data : 64'h0;	// playground/src/noop/forwading.scala:25:30, :30:30, :57:62, :60:26, :63:19, :65:30, :67:59, :69:{45,78}, :70:44, :71:26, :76:{45,78}, :77:44, :78:26, :83:{47,82}, :84:46, :85:26, :90:{47,82}, :91:46, :92:26, :97:{47,82}, :98:{34,46}, :99:26
      else if (hs_in)	// playground/src/noop/forwading.scala:48:34
        rs1_d_r <= io_id2df_rs1_d;	// playground/src/noop/forwading.scala:30:30
      rrs2_r <= ~_GEN_27 & (hs_in ? io_id2df_rrs2 : rrs2_r);	// playground/src/noop/forwading.scala:32:30, :48:34, :150:16, :159:21, :170:37, :175:36, :176:21
      if (_GEN_27)	// playground/src/noop/forwading.scala:150:16, :170:37, :175:36, :176:21
        rs2_d_r <=
          ~cur_rrs2 | _GEN_24
            ? 64'h0
            : _GEN_19
                ? _GEN_4
                : _GEN_20
                    ? _GEN_7
                    : _GEN_21
                        ? _GEN_10
                        : _GEN_22 ? _GEN_13 : _GEN_23 & _GEN_15 ? io_d_mem3_data : 64'h0;	// playground/src/noop/forwading.scala:25:30, :33:30, :57:62, :58:62, :62:26, :70:44, :71:26, :77:44, :78:26, :84:46, :85:26, :91:46, :92:26, :98:34, :106:19, :108:30, :110:60, :112:{45,78}, :113:44, :119:{45,78}, :120:44, :126:{47,82}, :127:46, :133:{47,82}, :134:46, :140:{47,82}, :141:46, :142:26
      else if (hs_in)	// playground/src/noop/forwading.scala:48:34
        rs2_d_r <= io_id2df_rs2_d;	// playground/src/noop/forwading.scala:33:30
      valid_r <=
        ~io_df2rr_drop
        & (_GEN_29 | (state ? valid_r : ~_GEN_28 & (hs_in | ~hs_out & valid_r)));	// playground/src/noop/forwading.scala:23:36, :41:30, :44:30, :47:24, :48:34, :49:34, :184:23, :185:17, :190:25, :196:30, :197:{24,50}, :199:25, :200:30, :201:25, :202:31, :203:25, :206:30, :207:43, :208:23, :209:25, :215:21
      state <= ~io_df2rr_drop & ~_GEN_29 & (~state & _GEN_28 | state);	// playground/src/noop/forwading.scala:23:36, :47:24, :190:25, :196:{20,30}, :197:{24,50}, :198:23, :206:30, :207:43, :208:23, :214:21
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// playground/src/noop/forwading.scala:9:7
    `ifdef FIRRTL_BEFORE_INITIAL	// playground/src/noop/forwading.scala:9:7
      `FIRRTL_BEFORE_INITIAL	// playground/src/noop/forwading.scala:9:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// playground/src/noop/forwading.scala:9:7
      automatic logic [31:0] _RANDOM[0:17];	// playground/src/noop/forwading.scala:9:7
      `ifdef INIT_RANDOM_PROLOG_	// playground/src/noop/forwading.scala:9:7
        `INIT_RANDOM_PROLOG_	// playground/src/noop/forwading.scala:9:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// playground/src/noop/forwading.scala:9:7
        for (logic [4:0] i = 5'h0; i < 5'h12; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// playground/src/noop/forwading.scala:9:7
        end	// playground/src/noop/forwading.scala:9:7
        inst_r = {_RANDOM[5'h0][31:2], _RANDOM[5'h1][1:0]};	// playground/src/noop/forwading.scala:9:7, :24:30
        pc_r = {_RANDOM[5'h1][31:2], _RANDOM[5'h2], _RANDOM[5'h3][1:0]};	// playground/src/noop/forwading.scala:9:7, :24:30, :25:30
        excep_r_cause = {_RANDOM[5'h3][31:2], _RANDOM[5'h4], _RANDOM[5'h5][1:0]};	// playground/src/noop/forwading.scala:9:7, :25:30, :26:30
        excep_r_tval = {_RANDOM[5'h5][31:2], _RANDOM[5'h6], _RANDOM[5'h7][1:0]};	// playground/src/noop/forwading.scala:9:7, :26:30
        excep_r_en = _RANDOM[5'h7][2];	// playground/src/noop/forwading.scala:9:7, :26:30
        excep_r_pc = {_RANDOM[5'h7][31:3], _RANDOM[5'h8], _RANDOM[5'h9][2:0]};	// playground/src/noop/forwading.scala:9:7, :26:30
        excep_r_etype = _RANDOM[5'h9][4:3];	// playground/src/noop/forwading.scala:9:7, :26:30
        ctrl_r_aluOp = _RANDOM[5'h9][9:5];	// playground/src/noop/forwading.scala:9:7, :26:30, :27:30
        ctrl_r_aluWidth = _RANDOM[5'h9][10];	// playground/src/noop/forwading.scala:9:7, :26:30, :27:30
        ctrl_r_dcMode = _RANDOM[5'h9][15:11];	// playground/src/noop/forwading.scala:9:7, :26:30, :27:30
        ctrl_r_writeRegEn = _RANDOM[5'h9][16];	// playground/src/noop/forwading.scala:9:7, :26:30, :27:30
        ctrl_r_writeCSREn = _RANDOM[5'h9][17];	// playground/src/noop/forwading.scala:9:7, :26:30, :27:30
        ctrl_r_brType = _RANDOM[5'h9][20:18];	// playground/src/noop/forwading.scala:9:7, :26:30, :27:30
        rs1_r = _RANDOM[5'h9][25:21];	// playground/src/noop/forwading.scala:9:7, :26:30, :28:30
        rrs1_r = _RANDOM[5'h9][26];	// playground/src/noop/forwading.scala:9:7, :26:30, :29:30
        rs1_d_r = {_RANDOM[5'h9][31:27], _RANDOM[5'hA], _RANDOM[5'hB][26:0]};	// playground/src/noop/forwading.scala:9:7, :26:30, :30:30
        rs2_r = {_RANDOM[5'hB][31:27], _RANDOM[5'hC][6:0]};	// playground/src/noop/forwading.scala:9:7, :30:30, :31:30
        rrs2_r = _RANDOM[5'hC][7];	// playground/src/noop/forwading.scala:9:7, :31:30, :32:30
        rs2_d_r = {_RANDOM[5'hC][31:8], _RANDOM[5'hD], _RANDOM[5'hE][7:0]};	// playground/src/noop/forwading.scala:9:7, :31:30, :33:30
        dst_r = _RANDOM[5'hE][12:8];	// playground/src/noop/forwading.scala:9:7, :33:30, :34:30
        dst_d_r = {_RANDOM[5'hE][31:13], _RANDOM[5'hF], _RANDOM[5'h10][12:0]};	// playground/src/noop/forwading.scala:9:7, :33:30, :35:30
        jmp_type_r = _RANDOM[5'h10][14:13];	// playground/src/noop/forwading.scala:9:7, :35:30, :36:30
        special_r = _RANDOM[5'h10][16:15];	// playground/src/noop/forwading.scala:9:7, :35:30, :37:30
        indi_r = _RANDOM[5'h10][18:17];	// playground/src/noop/forwading.scala:9:7, :35:30, :38:30
        swap_r = _RANDOM[5'h10][24:19];	// playground/src/noop/forwading.scala:9:7, :35:30, :39:30
        recov_r = _RANDOM[5'h10][25];	// playground/src/noop/forwading.scala:9:7, :35:30, :40:30
        valid_r = _RANDOM[5'h10][26];	// playground/src/noop/forwading.scala:9:7, :35:30, :41:30
        pre_dst = _RANDOM[5'h10][31:27];	// playground/src/noop/forwading.scala:9:7, :35:30, :43:30
        pre_wr = _RANDOM[5'h11][0];	// playground/src/noop/forwading.scala:9:7, :44:30
        state = _RANDOM[5'h11][1];	// playground/src/noop/forwading.scala:9:7, :44:30, :47:24
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// playground/src/noop/forwading.scala:9:7
      `FIRRTL_AFTER_INITIAL	// playground/src/noop/forwading.scala:9:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_id2df_drop = io_df2rr_drop;	// playground/src/noop/forwading.scala:9:7
  assign io_id2df_stall = io_df2rr_stall;	// playground/src/noop/forwading.scala:9:7
  assign io_id2df_ready = io_id2df_ready_0;	// playground/src/noop/forwading.scala:9:7, :189:20, :190:25, :191:54
  assign io_df2rr_inst = inst_r;	// playground/src/noop/forwading.scala:9:7, :24:30
  assign io_df2rr_pc = pc_r;	// playground/src/noop/forwading.scala:9:7, :25:30
  assign io_df2rr_excep_cause = excep_r_cause;	// playground/src/noop/forwading.scala:9:7, :26:30
  assign io_df2rr_excep_tval = excep_r_tval;	// playground/src/noop/forwading.scala:9:7, :26:30
  assign io_df2rr_excep_en = excep_r_en;	// playground/src/noop/forwading.scala:9:7, :26:30
  assign io_df2rr_excep_pc = excep_r_pc;	// playground/src/noop/forwading.scala:9:7, :26:30
  assign io_df2rr_excep_etype = excep_r_etype;	// playground/src/noop/forwading.scala:9:7, :26:30
  assign io_df2rr_ctrl_aluOp = ctrl_r_aluOp;	// playground/src/noop/forwading.scala:9:7, :27:30
  assign io_df2rr_ctrl_aluWidth = ctrl_r_aluWidth;	// playground/src/noop/forwading.scala:9:7, :27:30
  assign io_df2rr_ctrl_dcMode = ctrl_r_dcMode;	// playground/src/noop/forwading.scala:9:7, :27:30
  assign io_df2rr_ctrl_writeRegEn = ctrl_r_writeRegEn;	// playground/src/noop/forwading.scala:9:7, :27:30
  assign io_df2rr_ctrl_writeCSREn = ctrl_r_writeCSREn;	// playground/src/noop/forwading.scala:9:7, :27:30
  assign io_df2rr_ctrl_brType = ctrl_r_brType;	// playground/src/noop/forwading.scala:9:7, :27:30
  assign io_df2rr_rs1 = rs1_r;	// playground/src/noop/forwading.scala:9:7, :28:30
  assign io_df2rr_rrs1 = rrs1_r;	// playground/src/noop/forwading.scala:9:7, :29:30
  assign io_df2rr_rs1_d = rs1_d_r;	// playground/src/noop/forwading.scala:9:7, :30:30
  assign io_df2rr_rs2 = rs2_r;	// playground/src/noop/forwading.scala:9:7, :31:30
  assign io_df2rr_rrs2 = rrs2_r;	// playground/src/noop/forwading.scala:9:7, :32:30
  assign io_df2rr_rs2_d = rs2_d_r;	// playground/src/noop/forwading.scala:9:7, :33:30
  assign io_df2rr_dst = dst_r;	// playground/src/noop/forwading.scala:9:7, :34:30
  assign io_df2rr_dst_d = dst_d_r;	// playground/src/noop/forwading.scala:9:7, :35:30
  assign io_df2rr_jmp_type = jmp_type_r;	// playground/src/noop/forwading.scala:9:7, :36:30
  assign io_df2rr_special = special_r;	// playground/src/noop/forwading.scala:9:7, :37:30
  assign io_df2rr_swap = swap_r;	// playground/src/noop/forwading.scala:9:7, :39:30
  assign io_df2rr_indi = indi_r;	// playground/src/noop/forwading.scala:9:7, :38:30
  assign io_df2rr_recov = recov_r;	// playground/src/noop/forwading.scala:9:7, :40:30
  assign io_df2rr_valid = valid_r;	// playground/src/noop/forwading.scala:9:7, :41:30
endmodule

module ReadRegs(	// playground/src/noop/readregs.scala:9:7
  input         clock,	// playground/src/noop/readregs.scala:9:7
                reset,	// playground/src/noop/readregs.scala:9:7
  input  [31:0] io_df2rr_inst,	// playground/src/noop/readregs.scala:10:16
  input  [63:0] io_df2rr_pc,	// playground/src/noop/readregs.scala:10:16
                io_df2rr_excep_cause,	// playground/src/noop/readregs.scala:10:16
                io_df2rr_excep_tval,	// playground/src/noop/readregs.scala:10:16
  input         io_df2rr_excep_en,	// playground/src/noop/readregs.scala:10:16
  input  [63:0] io_df2rr_excep_pc,	// playground/src/noop/readregs.scala:10:16
  input  [1:0]  io_df2rr_excep_etype,	// playground/src/noop/readregs.scala:10:16
  input  [4:0]  io_df2rr_ctrl_aluOp,	// playground/src/noop/readregs.scala:10:16
  input         io_df2rr_ctrl_aluWidth,	// playground/src/noop/readregs.scala:10:16
  input  [4:0]  io_df2rr_ctrl_dcMode,	// playground/src/noop/readregs.scala:10:16
  input         io_df2rr_ctrl_writeRegEn,	// playground/src/noop/readregs.scala:10:16
                io_df2rr_ctrl_writeCSREn,	// playground/src/noop/readregs.scala:10:16
  input  [2:0]  io_df2rr_ctrl_brType,	// playground/src/noop/readregs.scala:10:16
  input  [4:0]  io_df2rr_rs1,	// playground/src/noop/readregs.scala:10:16
  input         io_df2rr_rrs1,	// playground/src/noop/readregs.scala:10:16
  input  [63:0] io_df2rr_rs1_d,	// playground/src/noop/readregs.scala:10:16
  input  [11:0] io_df2rr_rs2,	// playground/src/noop/readregs.scala:10:16
  input         io_df2rr_rrs2,	// playground/src/noop/readregs.scala:10:16
  input  [63:0] io_df2rr_rs2_d,	// playground/src/noop/readregs.scala:10:16
  input  [4:0]  io_df2rr_dst,	// playground/src/noop/readregs.scala:10:16
  input  [63:0] io_df2rr_dst_d,	// playground/src/noop/readregs.scala:10:16
  input  [1:0]  io_df2rr_jmp_type,	// playground/src/noop/readregs.scala:10:16
                io_df2rr_special,	// playground/src/noop/readregs.scala:10:16
  input  [5:0]  io_df2rr_swap,	// playground/src/noop/readregs.scala:10:16
  input  [1:0]  io_df2rr_indi,	// playground/src/noop/readregs.scala:10:16
  output        io_df2rr_drop,	// playground/src/noop/readregs.scala:10:16
                io_df2rr_stall,	// playground/src/noop/readregs.scala:10:16
  input         io_df2rr_recov,	// playground/src/noop/readregs.scala:10:16
                io_df2rr_valid,	// playground/src/noop/readregs.scala:10:16
  output        io_df2rr_ready,	// playground/src/noop/readregs.scala:10:16
  output [31:0] io_rr2ex_inst,	// playground/src/noop/readregs.scala:10:16
  output [63:0] io_rr2ex_pc,	// playground/src/noop/readregs.scala:10:16
                io_rr2ex_excep_cause,	// playground/src/noop/readregs.scala:10:16
                io_rr2ex_excep_tval,	// playground/src/noop/readregs.scala:10:16
  output        io_rr2ex_excep_en,	// playground/src/noop/readregs.scala:10:16
  output [63:0] io_rr2ex_excep_pc,	// playground/src/noop/readregs.scala:10:16
  output [1:0]  io_rr2ex_excep_etype,	// playground/src/noop/readregs.scala:10:16
  output [4:0]  io_rr2ex_ctrl_aluOp,	// playground/src/noop/readregs.scala:10:16
  output        io_rr2ex_ctrl_aluWidth,	// playground/src/noop/readregs.scala:10:16
  output [4:0]  io_rr2ex_ctrl_dcMode,	// playground/src/noop/readregs.scala:10:16
  output        io_rr2ex_ctrl_writeRegEn,	// playground/src/noop/readregs.scala:10:16
                io_rr2ex_ctrl_writeCSREn,	// playground/src/noop/readregs.scala:10:16
  output [2:0]  io_rr2ex_ctrl_brType,	// playground/src/noop/readregs.scala:10:16
  output [63:0] io_rr2ex_rs1_d,	// playground/src/noop/readregs.scala:10:16
  output [11:0] io_rr2ex_rs2,	// playground/src/noop/readregs.scala:10:16
  output [63:0] io_rr2ex_rs2_d,	// playground/src/noop/readregs.scala:10:16
  output [4:0]  io_rr2ex_dst,	// playground/src/noop/readregs.scala:10:16
  output [63:0] io_rr2ex_dst_d,	// playground/src/noop/readregs.scala:10:16
  output [11:0] io_rr2ex_rcsr_id,	// playground/src/noop/readregs.scala:10:16
  output [1:0]  io_rr2ex_jmp_type,	// playground/src/noop/readregs.scala:10:16
                io_rr2ex_special,	// playground/src/noop/readregs.scala:10:16
                io_rr2ex_indi,	// playground/src/noop/readregs.scala:10:16
  input         io_rr2ex_drop,	// playground/src/noop/readregs.scala:10:16
                io_rr2ex_stall,	// playground/src/noop/readregs.scala:10:16
  output        io_rr2ex_recov,	// playground/src/noop/readregs.scala:10:16
                io_rr2ex_valid,	// playground/src/noop/readregs.scala:10:16
  input         io_rr2ex_ready,	// playground/src/noop/readregs.scala:10:16
  output [4:0]  io_rs1Read_id,	// playground/src/noop/readregs.scala:10:16
  input  [63:0] io_rs1Read_data,	// playground/src/noop/readregs.scala:10:16
  output [4:0]  io_rs2Read_id,	// playground/src/noop/readregs.scala:10:16
  input  [63:0] io_rs2Read_data,	// playground/src/noop/readregs.scala:10:16
  output [11:0] io_csrRead_id,	// playground/src/noop/readregs.scala:10:16
  input  [63:0] io_csrRead_data,	// playground/src/noop/readregs.scala:10:16
  input         io_csrRead_is_err,	// playground/src/noop/readregs.scala:10:16
  output [4:0]  io_d_rr_id,	// playground/src/noop/readregs.scala:10:16
  output [63:0] io_d_rr_data,	// playground/src/noop/readregs.scala:10:16
  output [1:0]  io_d_rr_state	// playground/src/noop/readregs.scala:10:16
);

  reg         drop_r;	// playground/src/noop/readregs.scala:18:30
  reg         stall_r;	// playground/src/noop/readregs.scala:20:30
  reg         recov_r;	// playground/src/noop/readregs.scala:22:30
  wire        drop_in = io_rr2ex_drop | drop_r;	// playground/src/noop/readregs.scala:18:30, :26:37
  reg  [31:0] inst_r;	// playground/src/noop/readregs.scala:29:30
  reg  [63:0] pc_r;	// playground/src/noop/readregs.scala:30:30
  reg  [63:0] excep_r_cause;	// playground/src/noop/readregs.scala:31:30
  reg  [63:0] excep_r_tval;	// playground/src/noop/readregs.scala:31:30
  reg         excep_r_en;	// playground/src/noop/readregs.scala:31:30
  reg  [63:0] excep_r_pc;	// playground/src/noop/readregs.scala:31:30
  reg  [1:0]  excep_r_etype;	// playground/src/noop/readregs.scala:31:30
  reg  [4:0]  ctrl_r_aluOp;	// playground/src/noop/readregs.scala:32:30
  reg         ctrl_r_aluWidth;	// playground/src/noop/readregs.scala:32:30
  reg  [4:0]  ctrl_r_dcMode;	// playground/src/noop/readregs.scala:32:30
  reg         ctrl_r_writeRegEn;	// playground/src/noop/readregs.scala:32:30
  reg         ctrl_r_writeCSREn;	// playground/src/noop/readregs.scala:32:30
  reg  [2:0]  ctrl_r_brType;	// playground/src/noop/readregs.scala:32:30
  reg  [63:0] rs1_d_r;	// playground/src/noop/readregs.scala:34:30
  reg  [11:0] rs2_r;	// playground/src/noop/readregs.scala:35:30
  reg  [63:0] rs2_d_r;	// playground/src/noop/readregs.scala:36:30
  reg  [4:0]  dst_r;	// playground/src/noop/readregs.scala:37:30
  reg  [63:0] dst_d_r;	// playground/src/noop/readregs.scala:38:30
  reg  [11:0] rcsr_id_r;	// playground/src/noop/readregs.scala:39:30
  reg  [1:0]  jmp_type_r;	// playground/src/noop/readregs.scala:40:30
  reg  [1:0]  special_r;	// playground/src/noop/readregs.scala:41:30
  reg  [1:0]  indi_r;	// playground/src/noop/readregs.scala:42:30
  reg         valid_r;	// playground/src/noop/readregs.scala:44:30
  wire        hs_out = io_rr2ex_ready & valid_r;	// playground/src/noop/readregs.scala:44:30, :47:34
  wire        io_df2rr_ready_0 = ~drop_in & ~(valid_r & ~hs_out) & io_df2rr_valid;	// playground/src/noop/readregs.scala:26:37, :44:30, :47:34, :90:20, :91:{10,19}, :92:{22,25,33}, :93:35
  always @(posedge clock) begin	// playground/src/noop/readregs.scala:9:7
    if (reset) begin	// playground/src/noop/readregs.scala:9:7
      drop_r <= 1'h0;	// playground/src/noop/readregs.scala:18:30
      stall_r <= 1'h0;	// playground/src/noop/readregs.scala:18:30, :20:30
      recov_r <= 1'h0;	// playground/src/noop/readregs.scala:18:30, :22:30
      inst_r <= 32'h0;	// playground/src/noop/readregs.scala:29:30
      pc_r <= 64'h0;	// playground/src/noop/readregs.scala:30:30
      excep_r_cause <= 64'h0;	// playground/src/noop/readregs.scala:30:30, :31:30
      excep_r_tval <= 64'h0;	// playground/src/noop/readregs.scala:30:30, :31:30
      excep_r_en <= 1'h0;	// playground/src/noop/readregs.scala:18:30, :31:30
      excep_r_pc <= 64'h0;	// playground/src/noop/readregs.scala:30:30, :31:30
      excep_r_etype <= 2'h0;	// playground/src/noop/readregs.scala:31:{30,43}
      ctrl_r_aluOp <= 5'h0;	// playground/src/noop/readregs.scala:9:7, :32:30
      ctrl_r_aluWidth <= 1'h0;	// playground/src/noop/readregs.scala:18:30, :32:30
      ctrl_r_dcMode <= 5'h0;	// playground/src/noop/readregs.scala:9:7, :32:30
      ctrl_r_writeRegEn <= 1'h0;	// playground/src/noop/readregs.scala:18:30, :32:30
      ctrl_r_writeCSREn <= 1'h0;	// playground/src/noop/readregs.scala:18:30, :32:30
      ctrl_r_brType <= 3'h0;	// playground/src/noop/readregs.scala:32:{30,43}
      rs1_d_r <= 64'h0;	// playground/src/noop/readregs.scala:30:30, :34:30
      rs2_r <= 12'h0;	// playground/src/noop/readregs.scala:35:30
      rs2_d_r <= 64'h0;	// playground/src/noop/readregs.scala:30:30, :36:30
      dst_r <= 5'h0;	// playground/src/noop/readregs.scala:9:7, :37:30
      dst_d_r <= 64'h0;	// playground/src/noop/readregs.scala:30:30, :38:30
      rcsr_id_r <= 12'h0;	// playground/src/noop/readregs.scala:35:30, :39:30
      jmp_type_r <= 2'h0;	// playground/src/noop/readregs.scala:31:43, :40:30
      special_r <= 2'h0;	// playground/src/noop/readregs.scala:31:43, :41:30
      indi_r <= 2'h0;	// playground/src/noop/readregs.scala:31:43, :42:30
      valid_r <= 1'h0;	// playground/src/noop/readregs.scala:18:30, :44:30
    end
    else begin	// playground/src/noop/readregs.scala:9:7
      automatic logic hs_in = io_df2rr_ready_0 & io_df2rr_valid;	// playground/src/noop/readregs.scala:46:34, :90:20, :91:19, :92:33
      automatic logic _GEN;	// playground/src/noop/readregs.scala:78:39
      automatic logic _GEN_0;	// playground/src/noop/readregs.scala:19:21, :62:16, :78:60
      _GEN = io_df2rr_ctrl_writeCSREn & io_csrRead_is_err;	// playground/src/noop/readregs.scala:78:39
      _GEN_0 = hs_in & _GEN;	// playground/src/noop/readregs.scala:19:21, :46:34, :62:16, :78:{39,60}
      drop_r <= _GEN_0;	// playground/src/noop/readregs.scala:18:30, :19:21, :62:16, :78:60
      stall_r <= _GEN_0;	// playground/src/noop/readregs.scala:19:21, :20:30, :62:16, :78:60
      if (hs_in) begin	// playground/src/noop/readregs.scala:46:34
        automatic logic [3:0][63:0] _GEN_1 =
          {{io_df2rr_dst_d},
           {io_df2rr_ctrl_writeCSREn | io_df2rr_excep_en
              ? io_csrRead_data
              : io_df2rr_rrs2 ? io_rs2Read_data : io_df2rr_rs2_d},
           {io_df2rr_rrs1 ? io_rs1Read_data : io_df2rr_rs1_d},
           {64'h0}};	// playground/src/noop/readregs.scala:30:30, :52:22, :53:{22,48,98}, :56:28
        recov_r <= _GEN | io_df2rr_recov;	// playground/src/noop/readregs.scala:22:30, :24:57, :77:21, :78:{39,60}
        inst_r <= io_df2rr_inst;	// playground/src/noop/readregs.scala:29:30
        pc_r <= io_df2rr_pc;	// playground/src/noop/readregs.scala:30:30
        excep_r_cause <= _GEN ? 64'h2 : io_df2rr_excep_cause;	// playground/src/noop/readregs.scala:31:30, :65:21, :78:{39,60}, :79:29
        excep_r_tval <= _GEN ? {32'h0, io_df2rr_inst} : io_df2rr_excep_tval;	// playground/src/noop/readregs.scala:29:30, :31:30, :65:21, :78:{39,60}, :80:29
        excep_r_en <= _GEN | io_df2rr_excep_en;	// playground/src/noop/readregs.scala:31:30, :65:21, :78:{39,60}, :81:29
        excep_r_pc <= _GEN ? io_df2rr_pc : io_df2rr_excep_pc;	// playground/src/noop/readregs.scala:31:30, :65:21, :78:{39,60}, :82:29
        excep_r_etype <= _GEN ? 2'h0 : io_df2rr_excep_etype;	// playground/src/noop/readregs.scala:31:{30,43}, :65:21, :78:{39,60}, :83:29
        ctrl_r_aluOp <= _GEN ? 5'h0 : io_df2rr_ctrl_aluOp;	// playground/src/noop/readregs.scala:9:7, :32:30, :66:21, :78:{39,60}, :85:25
        ctrl_r_aluWidth <= ~_GEN & io_df2rr_ctrl_aluWidth;	// playground/src/noop/readregs.scala:32:30, :66:21, :78:{39,60}, :85:25
        ctrl_r_dcMode <= _GEN ? 5'h0 : io_df2rr_ctrl_dcMode;	// playground/src/noop/readregs.scala:9:7, :32:30, :66:21, :78:{39,60}, :85:25
        ctrl_r_writeRegEn <= ~_GEN & io_df2rr_ctrl_writeRegEn;	// playground/src/noop/readregs.scala:32:30, :66:21, :78:{39,60}, :85:25
        ctrl_r_writeCSREn <= ~_GEN & io_df2rr_ctrl_writeCSREn;	// playground/src/noop/readregs.scala:32:30, :66:21, :78:{39,60}, :85:25
        ctrl_r_brType <= _GEN ? 3'h0 : io_df2rr_ctrl_brType;	// playground/src/noop/readregs.scala:32:{30,43}, :66:21, :78:{39,60}, :85:25
        rs1_d_r <= _GEN_1[io_df2rr_swap[5:4]];	// playground/src/noop/readregs.scala:34:30, :56:28, :68:45
        rs2_r <= io_df2rr_rs2;	// playground/src/noop/readregs.scala:35:30
        rs2_d_r <= _GEN_1[io_df2rr_swap[3:2]];	// playground/src/noop/readregs.scala:36:30, :56:28, :70:45
        dst_r <= io_df2rr_dst;	// playground/src/noop/readregs.scala:37:30
        dst_d_r <= _GEN_1[io_df2rr_swap[1:0]];	// playground/src/noop/readregs.scala:38:30, :56:28, :72:45
        rcsr_id_r <= io_df2rr_ctrl_writeCSREn ? io_df2rr_rs2 : 12'h0;	// playground/src/noop/readregs.scala:35:30, :39:30, :73:27
        jmp_type_r <= _GEN ? 2'h0 : io_df2rr_jmp_type;	// playground/src/noop/readregs.scala:31:43, :40:30, :74:21, :78:{39,60}, :86:25
        special_r <= _GEN ? 2'h0 : io_df2rr_special;	// playground/src/noop/readregs.scala:31:43, :41:30, :75:21, :78:{39,60}, :87:25
        indi_r <= io_df2rr_indi;	// playground/src/noop/readregs.scala:42:30
      end
      valid_r <= ~io_rr2ex_drop & (hs_in | ~hs_out & valid_r);	// playground/src/noop/readregs.scala:28:36, :44:30, :46:34, :47:34, :97:25, :98:20, :99:21, :100:27, :101:21, :104:17
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// playground/src/noop/readregs.scala:9:7
    `ifdef FIRRTL_BEFORE_INITIAL	// playground/src/noop/readregs.scala:9:7
      `FIRRTL_BEFORE_INITIAL	// playground/src/noop/readregs.scala:9:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// playground/src/noop/readregs.scala:9:7
      automatic logic [31:0] _RANDOM[0:16];	// playground/src/noop/readregs.scala:9:7
      `ifdef INIT_RANDOM_PROLOG_	// playground/src/noop/readregs.scala:9:7
        `INIT_RANDOM_PROLOG_	// playground/src/noop/readregs.scala:9:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// playground/src/noop/readregs.scala:9:7
        for (logic [4:0] i = 5'h0; i < 5'h11; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// playground/src/noop/readregs.scala:9:7
        end	// playground/src/noop/readregs.scala:9:7
        drop_r = _RANDOM[5'h0][0];	// playground/src/noop/readregs.scala:9:7, :18:30
        stall_r = _RANDOM[5'h0][1];	// playground/src/noop/readregs.scala:9:7, :18:30, :20:30
        recov_r = _RANDOM[5'h0][2];	// playground/src/noop/readregs.scala:9:7, :18:30, :22:30
        inst_r = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// playground/src/noop/readregs.scala:9:7, :18:30, :29:30
        pc_r = {_RANDOM[5'h1][31:3], _RANDOM[5'h2], _RANDOM[5'h3][2:0]};	// playground/src/noop/readregs.scala:9:7, :29:30, :30:30
        excep_r_cause = {_RANDOM[5'h3][31:3], _RANDOM[5'h4], _RANDOM[5'h5][2:0]};	// playground/src/noop/readregs.scala:9:7, :30:30, :31:30
        excep_r_tval = {_RANDOM[5'h5][31:3], _RANDOM[5'h6], _RANDOM[5'h7][2:0]};	// playground/src/noop/readregs.scala:9:7, :31:30
        excep_r_en = _RANDOM[5'h7][3];	// playground/src/noop/readregs.scala:9:7, :31:30
        excep_r_pc = {_RANDOM[5'h7][31:4], _RANDOM[5'h8], _RANDOM[5'h9][3:0]};	// playground/src/noop/readregs.scala:9:7, :31:30
        excep_r_etype = _RANDOM[5'h9][5:4];	// playground/src/noop/readregs.scala:9:7, :31:30
        ctrl_r_aluOp = _RANDOM[5'h9][10:6];	// playground/src/noop/readregs.scala:9:7, :31:30, :32:30
        ctrl_r_aluWidth = _RANDOM[5'h9][11];	// playground/src/noop/readregs.scala:9:7, :31:30, :32:30
        ctrl_r_dcMode = _RANDOM[5'h9][16:12];	// playground/src/noop/readregs.scala:9:7, :31:30, :32:30
        ctrl_r_writeRegEn = _RANDOM[5'h9][17];	// playground/src/noop/readregs.scala:9:7, :31:30, :32:30
        ctrl_r_writeCSREn = _RANDOM[5'h9][18];	// playground/src/noop/readregs.scala:9:7, :31:30, :32:30
        ctrl_r_brType = _RANDOM[5'h9][21:19];	// playground/src/noop/readregs.scala:9:7, :31:30, :32:30
        rs1_d_r = {_RANDOM[5'h9][31:27], _RANDOM[5'hA], _RANDOM[5'hB][26:0]};	// playground/src/noop/readregs.scala:9:7, :31:30, :34:30
        rs2_r = {_RANDOM[5'hB][31:27], _RANDOM[5'hC][6:0]};	// playground/src/noop/readregs.scala:9:7, :34:30, :35:30
        rs2_d_r = {_RANDOM[5'hC][31:7], _RANDOM[5'hD], _RANDOM[5'hE][6:0]};	// playground/src/noop/readregs.scala:9:7, :35:30, :36:30
        dst_r = _RANDOM[5'hE][11:7];	// playground/src/noop/readregs.scala:9:7, :36:30, :37:30
        dst_d_r = {_RANDOM[5'hE][31:12], _RANDOM[5'hF], _RANDOM[5'h10][11:0]};	// playground/src/noop/readregs.scala:9:7, :36:30, :38:30
        rcsr_id_r = _RANDOM[5'h10][23:12];	// playground/src/noop/readregs.scala:9:7, :38:30, :39:30
        jmp_type_r = _RANDOM[5'h10][25:24];	// playground/src/noop/readregs.scala:9:7, :38:30, :40:30
        special_r = _RANDOM[5'h10][27:26];	// playground/src/noop/readregs.scala:9:7, :38:30, :41:30
        indi_r = _RANDOM[5'h10][29:28];	// playground/src/noop/readregs.scala:9:7, :38:30, :42:30
        valid_r = _RANDOM[5'h10][30];	// playground/src/noop/readregs.scala:9:7, :38:30, :44:30
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// playground/src/noop/readregs.scala:9:7
      `FIRRTL_AFTER_INITIAL	// playground/src/noop/readregs.scala:9:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_df2rr_drop = drop_in;	// playground/src/noop/readregs.scala:9:7, :26:37
  assign io_df2rr_stall = stall_r & ~io_rr2ex_drop | io_rr2ex_stall;	// playground/src/noop/readregs.scala:9:7, :20:30, :28:{33,36,52}
  assign io_df2rr_ready = io_df2rr_ready_0;	// playground/src/noop/readregs.scala:9:7, :90:20, :91:19, :92:33
  assign io_rr2ex_inst = inst_r;	// playground/src/noop/readregs.scala:9:7, :29:30
  assign io_rr2ex_pc = pc_r;	// playground/src/noop/readregs.scala:9:7, :30:30
  assign io_rr2ex_excep_cause = excep_r_cause;	// playground/src/noop/readregs.scala:9:7, :31:30
  assign io_rr2ex_excep_tval = excep_r_tval;	// playground/src/noop/readregs.scala:9:7, :31:30
  assign io_rr2ex_excep_en = excep_r_en;	// playground/src/noop/readregs.scala:9:7, :31:30
  assign io_rr2ex_excep_pc = excep_r_pc;	// playground/src/noop/readregs.scala:9:7, :31:30
  assign io_rr2ex_excep_etype = excep_r_etype;	// playground/src/noop/readregs.scala:9:7, :31:30
  assign io_rr2ex_ctrl_aluOp = ctrl_r_aluOp;	// playground/src/noop/readregs.scala:9:7, :32:30
  assign io_rr2ex_ctrl_aluWidth = ctrl_r_aluWidth;	// playground/src/noop/readregs.scala:9:7, :32:30
  assign io_rr2ex_ctrl_dcMode = ctrl_r_dcMode;	// playground/src/noop/readregs.scala:9:7, :32:30
  assign io_rr2ex_ctrl_writeRegEn = ctrl_r_writeRegEn;	// playground/src/noop/readregs.scala:9:7, :32:30
  assign io_rr2ex_ctrl_writeCSREn = ctrl_r_writeCSREn;	// playground/src/noop/readregs.scala:9:7, :32:30
  assign io_rr2ex_ctrl_brType = ctrl_r_brType;	// playground/src/noop/readregs.scala:9:7, :32:30
  assign io_rr2ex_rs1_d = rs1_d_r;	// playground/src/noop/readregs.scala:9:7, :34:30
  assign io_rr2ex_rs2 = rs2_r;	// playground/src/noop/readregs.scala:9:7, :35:30
  assign io_rr2ex_rs2_d = rs2_d_r;	// playground/src/noop/readregs.scala:9:7, :36:30
  assign io_rr2ex_dst = dst_r;	// playground/src/noop/readregs.scala:9:7, :37:30
  assign io_rr2ex_dst_d = dst_d_r;	// playground/src/noop/readregs.scala:9:7, :38:30
  assign io_rr2ex_rcsr_id = rcsr_id_r;	// playground/src/noop/readregs.scala:9:7, :39:30
  assign io_rr2ex_jmp_type = jmp_type_r;	// playground/src/noop/readregs.scala:9:7, :40:30
  assign io_rr2ex_special = special_r;	// playground/src/noop/readregs.scala:9:7, :41:30
  assign io_rr2ex_indi = indi_r;	// playground/src/noop/readregs.scala:9:7, :42:30
  assign io_rr2ex_recov = recov_r;	// playground/src/noop/readregs.scala:9:7, :22:30
  assign io_rr2ex_valid = valid_r;	// playground/src/noop/readregs.scala:9:7, :44:30
  assign io_rs1Read_id = io_df2rr_rs1;	// playground/src/noop/readregs.scala:9:7
  assign io_rs2Read_id = io_df2rr_rs2[4:0];	// playground/src/noop/readregs.scala:9:7, :50:34
  assign io_csrRead_id = io_df2rr_rs2;	// playground/src/noop/readregs.scala:9:7
  assign io_d_rr_id = dst_r;	// playground/src/noop/readregs.scala:9:7, :37:30
  assign io_d_rr_data = dst_d_r;	// playground/src/noop/readregs.scala:9:7, :38:30
  assign io_d_rr_state = {valid_r, 1'h0};	// playground/src/noop/readregs.scala:9:7, :18:30, :44:30, :125:27
endmodule

module MUL(	// playground/src/noop/muldiv.scala:17:7
  input         clock,	// playground/src/noop/muldiv.scala:17:7
                reset,	// playground/src/noop/muldiv.scala:17:7
  input  [63:0] io_a,	// playground/src/noop/muldiv.scala:18:16
                io_b,	// playground/src/noop/muldiv.scala:18:16
  input  [4:0]  io_aluop,	// playground/src/noop/muldiv.scala:18:16
  input         io_en,	// playground/src/noop/muldiv.scala:18:16
  output [63:0] io_out,	// playground/src/noop/muldiv.scala:18:16
  output        io_valid	// playground/src/noop/muldiv.scala:18:16
);

  reg [63:0] out_r;	// playground/src/noop/muldiv.scala:20:30
  reg [63:0] val1;	// playground/src/noop/muldiv.scala:21:30
  reg [63:0] val2;	// playground/src/noop/muldiv.scala:22:30
  reg [4:0]  aluop_r;	// playground/src/noop/muldiv.scala:23:33
  reg        valid_r;	// playground/src/noop/muldiv.scala:24:30
  reg [1:0]  state;	// playground/src/noop/muldiv.scala:26:24
  always @(posedge clock) begin	// playground/src/noop/muldiv.scala:17:7
    if (reset) begin	// playground/src/noop/muldiv.scala:17:7
      out_r <= 64'h0;	// playground/src/noop/muldiv.scala:20:30
      val1 <= 64'h0;	// playground/src/noop/muldiv.scala:20:30, :21:30
      val2 <= 64'h0;	// playground/src/noop/muldiv.scala:20:30, :22:30
      aluop_r <= 5'h0;	// playground/src/noop/muldiv.scala:23:33
      valid_r <= 1'h0;	// playground/src/noop/muldiv.scala:24:30
      state <= 2'h0;	// playground/src/noop/muldiv.scala:26:24
    end
    else begin	// playground/src/noop/muldiv.scala:17:7
      automatic logic _GEN;	// playground/src/noop/muldiv.scala:30:18
      automatic logic _GEN_0;	// playground/src/noop/muldiv.scala:30:18
      _GEN = state == 2'h0;	// playground/src/noop/muldiv.scala:26:24, :30:18
      _GEN_0 = state == 2'h1;	// playground/src/noop/muldiv.scala:26:24, :30:18, :34:23
      if (_GEN | ~_GEN_0) begin	// playground/src/noop/muldiv.scala:20:30, :30:18
      end
      else begin	// playground/src/noop/muldiv.scala:20:30, :30:18
        automatic logic [127:0] _GEN_1;	// playground/src/noop/muldiv.scala:42:34
        automatic logic [127:0] _out_r_T_6;	// playground/src/noop/muldiv.scala:42:34
        automatic logic [127:0] _GEN_2;	// playground/src/noop/muldiv.scala:43:42
        automatic logic [127:0] _out_r_T_4;	// playground/src/noop/muldiv.scala:43:42
        automatic logic [127:0] _out_r_T_10;	// playground/src/noop/muldiv.scala:45:41
        _GEN_1 = {64'h0, val2};	// playground/src/noop/muldiv.scala:20:30, :22:30, :42:34
        _out_r_T_6 = {64'h0, val1} * _GEN_1;	// playground/src/noop/muldiv.scala:20:30, :21:30, :42:34
        _GEN_2 = {{64{val1[63]}}, val1};	// playground/src/noop/muldiv.scala:21:30, :43:42
        _out_r_T_4 = _GEN_2 * {{64{val2[63]}}, val2};	// playground/src/noop/muldiv.scala:22:30, :43:42
        _out_r_T_10 = _GEN_2 * _GEN_1;	// playground/src/noop/muldiv.scala:42:34, :43:42, :45:41
        out_r <=
          aluop_r == 5'h10
            ? _out_r_T_10[127:64]
            : aluop_r == 5'hF
                ? _out_r_T_6[127:64]
                : aluop_r == 5'hE
                    ? _out_r_T_4[127:64]
                    : aluop_r == 5'hD ? _out_r_T_6[63:0] : 64'h0;	// playground/src/noop/muldiv.scala:20:30, :23:33, :41:59, :42:{34,41}, :43:{42,56}, :44:42, :45:{41,48}
      end
      if (_GEN & io_en) begin	// playground/src/noop/muldiv.scala:21:30, :30:18, :33:24, :35:22
        val1 <= io_a;	// playground/src/noop/muldiv.scala:21:30
        val2 <= io_b;	// playground/src/noop/muldiv.scala:22:30
        aluop_r <= io_aluop;	// playground/src/noop/muldiv.scala:23:33
      end
      valid_r <= ~_GEN & (_GEN_0 | valid_r);	// playground/src/noop/muldiv.scala:24:30, :30:18, :32:21, :47:21
      if (_GEN) begin	// playground/src/noop/muldiv.scala:30:18
        if (io_en)	// playground/src/noop/muldiv.scala:18:16
          state <= 2'h1;	// playground/src/noop/muldiv.scala:26:24, :34:23
      end
      else if (_GEN_0)	// playground/src/noop/muldiv.scala:30:18
        state <= 2'h0;	// playground/src/noop/muldiv.scala:26:24
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// playground/src/noop/muldiv.scala:17:7
    `ifdef FIRRTL_BEFORE_INITIAL	// playground/src/noop/muldiv.scala:17:7
      `FIRRTL_BEFORE_INITIAL	// playground/src/noop/muldiv.scala:17:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// playground/src/noop/muldiv.scala:17:7
      automatic logic [31:0] _RANDOM[0:6];	// playground/src/noop/muldiv.scala:17:7
      `ifdef INIT_RANDOM_PROLOG_	// playground/src/noop/muldiv.scala:17:7
        `INIT_RANDOM_PROLOG_	// playground/src/noop/muldiv.scala:17:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// playground/src/noop/muldiv.scala:17:7
        for (logic [2:0] i = 3'h0; i < 3'h7; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// playground/src/noop/muldiv.scala:17:7
        end	// playground/src/noop/muldiv.scala:17:7
        out_r = {_RANDOM[3'h0], _RANDOM[3'h1]};	// playground/src/noop/muldiv.scala:17:7, :20:30
        val1 = {_RANDOM[3'h2], _RANDOM[3'h3]};	// playground/src/noop/muldiv.scala:17:7, :21:30
        val2 = {_RANDOM[3'h4], _RANDOM[3'h5]};	// playground/src/noop/muldiv.scala:17:7, :22:30
        aluop_r = _RANDOM[3'h6][4:0];	// playground/src/noop/muldiv.scala:17:7, :23:33
        valid_r = _RANDOM[3'h6][5];	// playground/src/noop/muldiv.scala:17:7, :23:33, :24:30
        state = _RANDOM[3'h6][7:6];	// playground/src/noop/muldiv.scala:17:7, :23:33, :26:24
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// playground/src/noop/muldiv.scala:17:7
      `FIRRTL_AFTER_INITIAL	// playground/src/noop/muldiv.scala:17:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_out = out_r;	// playground/src/noop/muldiv.scala:17:7, :20:30
  assign io_valid = valid_r;	// playground/src/noop/muldiv.scala:17:7, :24:30
endmodule

module DIV(	// playground/src/noop/muldiv.scala:65:7
  input         clock,	// playground/src/noop/muldiv.scala:65:7
                reset,	// playground/src/noop/muldiv.scala:65:7
                io_alu64,	// playground/src/noop/muldiv.scala:66:16
  input  [63:0] io_a,	// playground/src/noop/muldiv.scala:66:16
                io_b,	// playground/src/noop/muldiv.scala:66:16
  input         io_sign,	// playground/src/noop/muldiv.scala:66:16
                io_en,	// playground/src/noop/muldiv.scala:66:16
  output [63:0] io_qua,	// playground/src/noop/muldiv.scala:66:16
                io_rem,	// playground/src/noop/muldiv.scala:66:16
  output        io_valid	// playground/src/noop/muldiv.scala:66:16
);

  reg  [63:0]  quatient;	// playground/src/noop/muldiv.scala:67:27
  reg  [127:0] val1;	// playground/src/noop/muldiv.scala:68:26
  reg  [127:0] val2;	// playground/src/noop/muldiv.scala:69:26
  reg          qua_sign;	// playground/src/noop/muldiv.scala:70:27
  reg          rem_sign;	// playground/src/noop/muldiv.scala:71:27
  reg  [6:0]   iter;	// playground/src/noop/muldiv.scala:72:26
  reg          pre_alu64;	// playground/src/noop/muldiv.scala:73:28
  reg  [1:0]   state;	// playground/src/noop/muldiv.scala:75:24
  wire         _GEN = state == 2'h0;	// playground/src/noop/muldiv.scala:75:24, :80:18
  wire         _GEN_0 = state == 2'h1;	// playground/src/noop/muldiv.scala:75:24, :80:18, :83:23
  wire         _GEN_1 = iter < 7'h41;	// playground/src/noop/muldiv.scala:72:26, :94:23
  wire [63:0]  sign_qua = qua_sign ? ~quatient + 64'h1 : quatient;	// playground/src/noop/muldiv.scala:67:27, :70:27, :84:87, :107:{35,46,56}
  wire [63:0]  sign_rem = rem_sign ? ~(val1[63:0]) + 64'h1 : val1[63:0];	// playground/src/noop/muldiv.scala:68:26, :71:27, :84:87, :108:{35,46,51,58}
  wire         _GEN_2 = _GEN | ~_GEN_0 | _GEN_1;	// playground/src/noop/muldiv.scala:75:24, :77:12, :80:18, :94:{23,39}
  always @(posedge clock) begin	// playground/src/noop/muldiv.scala:65:7
    if (reset) begin	// playground/src/noop/muldiv.scala:65:7
      quatient <= 64'h0;	// playground/src/noop/muldiv.scala:67:27
      val1 <= 128'h0;	// playground/src/noop/muldiv.scala:68:26
      val2 <= 128'h0;	// playground/src/noop/muldiv.scala:68:26, :69:26
      qua_sign <= 1'h0;	// playground/src/noop/muldiv.scala:70:27
      rem_sign <= 1'h0;	// playground/src/noop/muldiv.scala:70:27, :71:27
      iter <= 7'h0;	// playground/src/noop/muldiv.scala:72:26
      pre_alu64 <= 1'h0;	// playground/src/noop/muldiv.scala:70:27, :73:28
      state <= 2'h0;	// playground/src/noop/muldiv.scala:75:24
    end
    else begin	// playground/src/noop/muldiv.scala:65:7
      if (_GEN) begin	// playground/src/noop/muldiv.scala:80:18
        if (io_en) begin	// playground/src/noop/muldiv.scala:66:16
          quatient <= 64'h0;	// playground/src/noop/muldiv.scala:67:27
          val1 <= {64'h0, io_sign & io_a[63] ? ~io_a + 64'h1 : io_a};	// playground/src/noop/muldiv.scala:67:27, :68:26, :84:{28,52,61,68,82,87}
          val2 <= {io_sign & io_b[63] ? ~io_b + 64'h1 : io_b, 64'h0};	// playground/src/noop/muldiv.scala:67:27, :69:26, :84:87, :85:{28,32,41,48,62,67}
          iter <= 7'h0;	// playground/src/noop/muldiv.scala:72:26
          state <= 2'h1;	// playground/src/noop/muldiv.scala:75:24, :83:23
        end
      end
      else begin	// playground/src/noop/muldiv.scala:80:18
        automatic logic _GEN_3;	// playground/src/noop/muldiv.scala:96:27
        _GEN_3 = val1 >= val2;	// playground/src/noop/muldiv.scala:68:26, :69:26, :96:27
        if (_GEN_0 & _GEN_1) begin	// playground/src/noop/muldiv.scala:72:26, :80:18, :94:{23,39}, :95:22
          if (_GEN_3)	// playground/src/noop/muldiv.scala:96:27
            quatient <= {quatient[62:0], 1'h1};	// playground/src/noop/muldiv.scala:67:27, :84:73, :97:{36,45}
          else	// playground/src/noop/muldiv.scala:96:27
            quatient <= {quatient[62:0], 1'h0};	// playground/src/noop/muldiv.scala:67:27, :70:27, :101:{36,45}
          val2 <= {1'h0, val2[127:1]};	// playground/src/noop/muldiv.scala:69:26, :70:27, :84:73, :99:34
          iter <= iter + 7'h1;	// playground/src/noop/muldiv.scala:72:26, :95:30
        end
        if (_GEN_0 & _GEN_1 & _GEN_3)	// playground/src/noop/muldiv.scala:68:26, :80:18, :94:{23,39}, :96:{27,35}, :98:26
          val1 <= val1 - val2;	// playground/src/noop/muldiv.scala:68:26, :69:26, :98:34
        if (~_GEN_0 | _GEN_1) begin	// playground/src/noop/muldiv.scala:75:24, :80:18, :94:{23,39}
        end
        else	// playground/src/noop/muldiv.scala:75:24, :80:18, :94:39
          state <= 2'h0;	// playground/src/noop/muldiv.scala:75:24
      end
      if (_GEN & io_en) begin	// playground/src/noop/muldiv.scala:70:27, :80:18, :82:24, :86:26
        qua_sign <= io_sign & io_a[63] != io_b[63] & (|io_b);	// playground/src/noop/muldiv.scala:70:27, :84:68, :85:48, :86:{32,51,72}
        rem_sign <= io_sign & io_a[63];	// playground/src/noop/muldiv.scala:71:27, :84:68, :87:32
        pre_alu64 <= io_alu64;	// playground/src/noop/muldiv.scala:73:28
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// playground/src/noop/muldiv.scala:65:7
    `ifdef FIRRTL_BEFORE_INITIAL	// playground/src/noop/muldiv.scala:65:7
      `FIRRTL_BEFORE_INITIAL	// playground/src/noop/muldiv.scala:65:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// playground/src/noop/muldiv.scala:65:7
      automatic logic [31:0] _RANDOM[0:10];	// playground/src/noop/muldiv.scala:65:7
      `ifdef INIT_RANDOM_PROLOG_	// playground/src/noop/muldiv.scala:65:7
        `INIT_RANDOM_PROLOG_	// playground/src/noop/muldiv.scala:65:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// playground/src/noop/muldiv.scala:65:7
        for (logic [3:0] i = 4'h0; i < 4'hB; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// playground/src/noop/muldiv.scala:65:7
        end	// playground/src/noop/muldiv.scala:65:7
        quatient = {_RANDOM[4'h0], _RANDOM[4'h1]};	// playground/src/noop/muldiv.scala:65:7, :67:27
        val1 = {_RANDOM[4'h2], _RANDOM[4'h3], _RANDOM[4'h4], _RANDOM[4'h5]};	// playground/src/noop/muldiv.scala:65:7, :68:26
        val2 = {_RANDOM[4'h6], _RANDOM[4'h7], _RANDOM[4'h8], _RANDOM[4'h9]};	// playground/src/noop/muldiv.scala:65:7, :69:26
        qua_sign = _RANDOM[4'hA][0];	// playground/src/noop/muldiv.scala:65:7, :70:27
        rem_sign = _RANDOM[4'hA][1];	// playground/src/noop/muldiv.scala:65:7, :70:27, :71:27
        iter = _RANDOM[4'hA][8:2];	// playground/src/noop/muldiv.scala:65:7, :70:27, :72:26
        pre_alu64 = _RANDOM[4'hA][9];	// playground/src/noop/muldiv.scala:65:7, :70:27, :73:28
        state = _RANDOM[4'hA][11:10];	// playground/src/noop/muldiv.scala:65:7, :70:27, :75:24
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// playground/src/noop/muldiv.scala:65:7
      `FIRRTL_AFTER_INITIAL	// playground/src/noop/muldiv.scala:65:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_qua =
    _GEN_2 ? 64'h0 : pre_alu64 ? sign_qua : {{32{sign_qua[31]}}, sign_qua[31:0]};	// playground/src/noop/muldiv.scala:65:7, :67:27, :73:28, :77:12, :80:18, :107:35, :109:{32,57,62,75,90}
  assign io_rem =
    _GEN_2 ? 64'h0 : pre_alu64 ? sign_rem : {{32{sign_rem[31]}}, sign_rem[31:0]};	// playground/src/noop/muldiv.scala:65:7, :67:27, :73:28, :77:12, :78:12, :80:18, :108:35, :110:{32,57,62,75,90}
  assign io_valid = ~_GEN & _GEN_0 & ~_GEN_1;	// playground/src/noop/muldiv.scala:65:7, :70:27, :79:14, :80:18, :84:73, :94:{23,39}, :106:26
endmodule

module ALU(	// playground/src/noop/alu.scala:38:7
  input         clock,	// playground/src/noop/alu.scala:38:7
                reset,	// playground/src/noop/alu.scala:38:7
  input  [4:0]  io_alu_op,	// playground/src/noop/alu.scala:39:16
  input  [63:0] io_val1,	// playground/src/noop/alu.scala:39:16
                io_val2,	// playground/src/noop/alu.scala:39:16
  input         io_alu64,	// playground/src/noop/alu.scala:39:16
                io_en,	// playground/src/noop/alu.scala:39:16
  output [63:0] io_out,	// playground/src/noop/alu.scala:39:16
  output        io_valid	// playground/src/noop/alu.scala:39:16
);

  wire [63:0]  _divider_io_qua;	// playground/src/noop/alu.scala:41:28
  wire [63:0]  _divider_io_rem;	// playground/src/noop/alu.scala:41:28
  wire         _divider_io_valid;	// playground/src/noop/alu.scala:41:28
  wire [63:0]  _multiplier_io_out;	// playground/src/noop/alu.scala:40:28
  wire         _multiplier_io_valid;	// playground/src/noop/alu.scala:40:28
  reg  [4:0]   pre_aluop;	// playground/src/noop/alu.scala:43:28
  reg  [1:0]   state;	// playground/src/noop/alu.scala:44:24
  wire         _GEN = state == 2'h0;	// playground/src/noop/alu.scala:44:24, :59:18
  wire         _GEN_0 = _GEN & io_en;	// playground/src/noop/alu.scala:43:28, :59:18, :61:24, :62:27
  wire         _GEN_1 =
    io_alu_op == 5'hD | io_alu_op == 5'hE | io_alu_op == 5'hF | io_alu_op == 5'h10;	// playground/src/noop/alu.scala:63:{32,57,83,97,110}
  wire         _GEN_2 =
    io_alu_op == 5'h11 | io_alu_op == 5'h12 | io_alu_op == 5'h13 | io_alu_op == 5'h14;	// playground/src/noop/alu.scala:66:{38,63,89,102,115}, src/main/scala/chisel3/util/Lookup.scala:31:38
  wire [126:0] _alu_val_T_6 = {63'h0, io_val1} << io_val2[5:0];	// playground/src/noop/alu.scala:79:{49,59}
  wire [63:0]  _GEN_3 = {58'h0, io_val2[5:0]};	// playground/src/noop/alu.scala:79:59, :80:63
  wire [31:0]  _GEN_4 = {26'h0, io_val2[5:0]};	// playground/src/noop/alu.scala:79:59, :80:104
  wire         _GEN_5 = state == 2'h1;	// playground/src/noop/alu.scala:44:24, :59:18, :65:27
  wire         _GEN_6 = state == 2'h2;	// playground/src/noop/alu.scala:44:24, :59:18, :68:27
  wire         _GEN_7 = _GEN_6 & _divider_io_valid;	// playground/src/noop/alu.scala:41:28, :57:14, :59:18, :100:35, :101:24
  always @(posedge clock) begin	// playground/src/noop/alu.scala:38:7
    if (reset) begin	// playground/src/noop/alu.scala:38:7
      pre_aluop <= 5'h0;	// playground/src/noop/alu.scala:43:28
      state <= 2'h0;	// playground/src/noop/alu.scala:44:24
    end
    else begin	// playground/src/noop/alu.scala:38:7
      if (_GEN_0)	// playground/src/noop/alu.scala:43:28, :59:18, :61:24, :62:27
        pre_aluop <= io_alu_op;	// playground/src/noop/alu.scala:43:28
      if (_GEN) begin	// playground/src/noop/alu.scala:59:18
        if (io_en) begin	// playground/src/noop/alu.scala:39:16
          if (_GEN_1)	// playground/src/noop/alu.scala:63:97
            state <= 2'h1;	// playground/src/noop/alu.scala:44:24, :65:27
          else if (_GEN_2)	// playground/src/noop/alu.scala:66:102
            state <= 2'h2;	// playground/src/noop/alu.scala:44:24, :68:27
        end
      end
      else if (_GEN_5 ? _multiplier_io_valid : _GEN_7)	// playground/src/noop/alu.scala:40:28, :44:24, :57:14, :59:18, :93:38, :96:23, :100:35, :101:24, :103:23
        state <= 2'h0;	// playground/src/noop/alu.scala:44:24
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// playground/src/noop/alu.scala:38:7
    `ifdef FIRRTL_BEFORE_INITIAL	// playground/src/noop/alu.scala:38:7
      `FIRRTL_BEFORE_INITIAL	// playground/src/noop/alu.scala:38:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// playground/src/noop/alu.scala:38:7
      automatic logic [31:0] _RANDOM[0:0];	// playground/src/noop/alu.scala:38:7
      `ifdef INIT_RANDOM_PROLOG_	// playground/src/noop/alu.scala:38:7
        `INIT_RANDOM_PROLOG_	// playground/src/noop/alu.scala:38:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// playground/src/noop/alu.scala:38:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// playground/src/noop/alu.scala:38:7
        pre_aluop = _RANDOM[/*Zero width*/ 1'b0][4:0];	// playground/src/noop/alu.scala:38:7, :43:28
        state = _RANDOM[/*Zero width*/ 1'b0][6:5];	// playground/src/noop/alu.scala:38:7, :43:28, :44:24
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// playground/src/noop/alu.scala:38:7
      `FIRRTL_AFTER_INITIAL	// playground/src/noop/alu.scala:38:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  MUL multiplier (	// playground/src/noop/alu.scala:40:28
    .clock    (clock),
    .reset    (reset),
    .io_a     (io_val1),
    .io_b     (io_val2),
    .io_aluop (io_alu_op),
    .io_en    (_GEN_0 & _GEN_1),	// playground/src/noop/alu.scala:43:28, :48:25, :59:18, :61:24, :62:27, :63:{97,125}
    .io_out   (_multiplier_io_out),
    .io_valid (_multiplier_io_valid)
  );
  DIV divider (	// playground/src/noop/alu.scala:41:28
    .clock    (clock),
    .reset    (reset),
    .io_alu64 (io_alu64),
    .io_a     (io_val1),
    .io_b     (io_val2),
    .io_sign  (io_alu_op == 5'h11 | io_alu_op != 5'h12 & io_alu_op == 5'h13),	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
    .io_en    (_GEN_0 & ~_GEN_1 & _GEN_2),	// playground/src/noop/alu.scala:43:28, :55:25, :59:18, :61:24, :62:27, :63:{97,125}, :66:{102,129}
    .io_qua   (_divider_io_qua),
    .io_rem   (_divider_io_rem),
    .io_valid (_divider_io_valid)
  );
  assign io_out =
    _GEN
      ? (~io_en | _GEN_1 | _GEN_2
           ? 64'h0
           : io_alu_op == 5'h15
               ? ~io_val1 & io_val2
               : io_alu_op == 5'hC
                   ? {63'h0, io_val1 < io_val2}
                   : io_alu_op == 5'hB
                       ? {63'h0, $signed(io_val1) < $signed(io_val2)}
                       : io_alu_op == 5'hA
                           ? io_val1 - io_val2
                           : io_alu_op == 5'h9
                               ? (io_alu64
                                    ? $signed($signed(io_val1) >>> _GEN_3)
                                    : {32'h0, $signed($signed(io_val1[31:0]) >>> _GEN_4)})
                               : io_alu_op == 5'h8
                                   ? (io_alu64
                                        ? io_val1 >> _GEN_3
                                        : {32'h0, io_val1[31:0] >> _GEN_4})
                                   : io_alu_op == 5'h7
                                       ? _alu_val_T_6[63:0]
                                       : io_alu_op == 5'h6
                                           ? io_val1 & io_val2
                                           : io_alu_op == 5'h5
                                               ? io_val1 | io_val2
                                               : io_alu_op == 5'h4
                                                   ? io_val1 ^ io_val2
                                                   : io_alu_op == 5'h3
                                                       ? io_val1 + io_val2
                                                       : io_alu_op == 5'h2
                                                           ? io_val2
                                                           : io_alu_op == 5'h1
                                                               ? io_val1
                                                               : 64'h0)
      : _GEN_5
          ? (_multiplier_io_valid ? _multiplier_io_out : 64'h0)
          : _GEN_7
              ? (pre_aluop == 5'h11 | pre_aluop == 5'h12
                   ? _divider_io_qua
                   : _divider_io_rem)
              : 64'h0;	// playground/src/noop/alu.scala:38:7, :40:28, :41:28, :43:28, :57:14, :59:18, :61:24, :63:{97,125}, :66:102, :71:74, :75:49, :76:49, :77:49, :78:49, :79:49, :80:{43,63,89,104}, :81:{43,70,119}, :82:49, :83:59, :84:52, :85:{42,52}, :93:38, :94:24, :100:35, :101:{24,30,41,53,66}, src/main/scala/chisel3/util/Lookup.scala:31:38
  assign io_valid =
    _GEN
      ? io_en & ~_GEN_1 & ~_GEN_2
      : _GEN_5 ? _multiplier_io_valid : _GEN_6 & _divider_io_valid;	// playground/src/noop/alu.scala:38:7, :40:28, :41:28, :48:25, :55:25, :56:14, :59:18, :61:24, :63:{97,125}, :66:{102,129}, :88:30, :93:38, :100:35, src/main/scala/chisel3/util/Lookup.scala:34:39
endmodule

module BranchALU(	// playground/src/noop/alu.scala:116:7
  input  [63:0] io_val1,	// playground/src/noop/alu.scala:117:16
                io_val2,	// playground/src/noop/alu.scala:117:16
  input  [2:0]  io_brType,	// playground/src/noop/alu.scala:117:16
  output        io_is_jmp	// playground/src/noop/alu.scala:117:16
);

  wire       _io_is_jmp_T_11 = io_brType == 3'h0 & io_val1 == io_val2;	// playground/src/noop/alu.scala:118:47, :119:29
  wire [7:0] _GEN =
    {{io_val1 >= io_val2},
     {io_val1 < io_val2},
     {$signed(io_val1) >= $signed(io_val2)},
     {$signed(io_val1) < $signed(io_val2)},
     {_io_is_jmp_T_11},
     {_io_is_jmp_T_11},
     {io_val1 != io_val2},
     {_io_is_jmp_T_11}};	// playground/src/noop/alu.scala:118:47, :120:29, :121:36, :122:36, :123:29, :124:29
  assign io_is_jmp = _GEN[io_brType];	// playground/src/noop/alu.scala:116:7, :118:47
endmodule

module Execute(	// playground/src/noop/execute.scala:13:7
  input         clock,	// playground/src/noop/execute.scala:13:7
                reset,	// playground/src/noop/execute.scala:13:7
  input  [31:0] io_rr2ex_inst,	// playground/src/noop/execute.scala:14:16
  input  [63:0] io_rr2ex_pc,	// playground/src/noop/execute.scala:14:16
                io_rr2ex_excep_cause,	// playground/src/noop/execute.scala:14:16
                io_rr2ex_excep_tval,	// playground/src/noop/execute.scala:14:16
  input         io_rr2ex_excep_en,	// playground/src/noop/execute.scala:14:16
  input  [63:0] io_rr2ex_excep_pc,	// playground/src/noop/execute.scala:14:16
  input  [1:0]  io_rr2ex_excep_etype,	// playground/src/noop/execute.scala:14:16
  input  [4:0]  io_rr2ex_ctrl_aluOp,	// playground/src/noop/execute.scala:14:16
  input         io_rr2ex_ctrl_aluWidth,	// playground/src/noop/execute.scala:14:16
  input  [4:0]  io_rr2ex_ctrl_dcMode,	// playground/src/noop/execute.scala:14:16
  input         io_rr2ex_ctrl_writeRegEn,	// playground/src/noop/execute.scala:14:16
                io_rr2ex_ctrl_writeCSREn,	// playground/src/noop/execute.scala:14:16
  input  [2:0]  io_rr2ex_ctrl_brType,	// playground/src/noop/execute.scala:14:16
  input  [63:0] io_rr2ex_rs1_d,	// playground/src/noop/execute.scala:14:16
  input  [11:0] io_rr2ex_rs2,	// playground/src/noop/execute.scala:14:16
  input  [63:0] io_rr2ex_rs2_d,	// playground/src/noop/execute.scala:14:16
  input  [4:0]  io_rr2ex_dst,	// playground/src/noop/execute.scala:14:16
  input  [63:0] io_rr2ex_dst_d,	// playground/src/noop/execute.scala:14:16
  input  [11:0] io_rr2ex_rcsr_id,	// playground/src/noop/execute.scala:14:16
  input  [1:0]  io_rr2ex_jmp_type,	// playground/src/noop/execute.scala:14:16
                io_rr2ex_special,	// playground/src/noop/execute.scala:14:16
                io_rr2ex_indi,	// playground/src/noop/execute.scala:14:16
  output        io_rr2ex_drop,	// playground/src/noop/execute.scala:14:16
                io_rr2ex_stall,	// playground/src/noop/execute.scala:14:16
  input         io_rr2ex_recov,	// playground/src/noop/execute.scala:14:16
                io_rr2ex_valid,	// playground/src/noop/execute.scala:14:16
  output        io_rr2ex_ready,	// playground/src/noop/execute.scala:14:16
  output [31:0] io_ex2mem_inst,	// playground/src/noop/execute.scala:14:16
  output [63:0] io_ex2mem_pc,	// playground/src/noop/execute.scala:14:16
                io_ex2mem_excep_cause,	// playground/src/noop/execute.scala:14:16
                io_ex2mem_excep_tval,	// playground/src/noop/execute.scala:14:16
  output        io_ex2mem_excep_en,	// playground/src/noop/execute.scala:14:16
  output [63:0] io_ex2mem_excep_pc,	// playground/src/noop/execute.scala:14:16
  output [1:0]  io_ex2mem_excep_etype,	// playground/src/noop/execute.scala:14:16
  output [4:0]  io_ex2mem_ctrl_dcMode,	// playground/src/noop/execute.scala:14:16
  output        io_ex2mem_ctrl_writeRegEn,	// playground/src/noop/execute.scala:14:16
                io_ex2mem_ctrl_writeCSREn,	// playground/src/noop/execute.scala:14:16
  output [63:0] io_ex2mem_mem_addr,	// playground/src/noop/execute.scala:14:16
                io_ex2mem_mem_data,	// playground/src/noop/execute.scala:14:16
  output [11:0] io_ex2mem_csr_id,	// playground/src/noop/execute.scala:14:16
  output [63:0] io_ex2mem_csr_d,	// playground/src/noop/execute.scala:14:16
  output [4:0]  io_ex2mem_dst,	// playground/src/noop/execute.scala:14:16
  output [63:0] io_ex2mem_dst_d,	// playground/src/noop/execute.scala:14:16
  output [11:0] io_ex2mem_rcsr_id,	// playground/src/noop/execute.scala:14:16
  output [1:0]  io_ex2mem_special,	// playground/src/noop/execute.scala:14:16
                io_ex2mem_indi,	// playground/src/noop/execute.scala:14:16
  input         io_ex2mem_drop,	// playground/src/noop/execute.scala:14:16
                io_ex2mem_stall,	// playground/src/noop/execute.scala:14:16
  output        io_ex2mem_recov,	// playground/src/noop/execute.scala:14:16
                io_ex2mem_valid,	// playground/src/noop/execute.scala:14:16
  input         io_ex2mem_ready,	// playground/src/noop/execute.scala:14:16
  output [4:0]  io_d_ex_id,	// playground/src/noop/execute.scala:14:16
  output [63:0] io_d_ex_data,	// playground/src/noop/execute.scala:14:16
  output [1:0]  io_d_ex_state,	// playground/src/noop/execute.scala:14:16
  output [63:0] io_ex2if_seq_pc,	// playground/src/noop/execute.scala:14:16
  output        io_ex2if_valid,	// playground/src/noop/execute.scala:14:16
  input  [63:0] io_updateNextPc_seq_pc,	// playground/src/noop/execute.scala:14:16
  input         io_updateNextPc_valid	// playground/src/noop/execute.scala:14:16
);

  wire        _branchAlu_io_is_jmp;	// playground/src/noop/execute.scala:153:27
  wire [63:0] _alu_io_out;	// playground/src/noop/execute.scala:27:25
  wire        _alu_io_valid;	// playground/src/noop/execute.scala:27:25
  reg         drop_r;	// playground/src/noop/execute.scala:21:25
  reg         stall_r;	// playground/src/noop/execute.scala:22:26
  wire        drop_in = drop_r | io_ex2mem_drop;	// playground/src/noop/execute.scala:21:25, :24:26
  reg  [31:0] inst_r;	// playground/src/noop/execute.scala:28:30
  reg  [63:0] pc_r;	// playground/src/noop/execute.scala:29:30
  reg  [63:0] excep_r_cause;	// playground/src/noop/execute.scala:30:30
  reg  [63:0] excep_r_tval;	// playground/src/noop/execute.scala:30:30
  reg         excep_r_en;	// playground/src/noop/execute.scala:30:30
  reg  [63:0] excep_r_pc;	// playground/src/noop/execute.scala:30:30
  reg  [1:0]  excep_r_etype;	// playground/src/noop/execute.scala:30:30
  reg  [4:0]  ctrl_r_dcMode;	// playground/src/noop/execute.scala:31:30
  reg         ctrl_r_writeRegEn;	// playground/src/noop/execute.scala:31:30
  reg         ctrl_r_writeCSREn;	// playground/src/noop/execute.scala:31:30
  reg  [63:0] mem_addr_r;	// playground/src/noop/execute.scala:32:30
  reg  [63:0] mem_data_r;	// playground/src/noop/execute.scala:33:30
  reg  [11:0] csr_id_r;	// playground/src/noop/execute.scala:34:30
  reg  [63:0] csr_d_r;	// playground/src/noop/execute.scala:35:30
  reg  [4:0]  dst_r;	// playground/src/noop/execute.scala:36:30
  reg  [63:0] dst_d_r;	// playground/src/noop/execute.scala:37:30
  reg  [11:0] rcsr_id_r;	// playground/src/noop/execute.scala:38:30
  reg  [1:0]  special_r;	// playground/src/noop/execute.scala:39:30
  reg         alu64_r;	// playground/src/noop/execute.scala:40:30
  reg  [1:0]  indi_r;	// playground/src/noop/execute.scala:41:30
  reg  [63:0] next_pc_r;	// playground/src/noop/execute.scala:42:30
  reg         recov_r;	// playground/src/noop/execute.scala:43:30
  reg         valid_r;	// playground/src/noop/execute.scala:44:30
  wire        hs_out = io_ex2mem_ready & valid_r;	// playground/src/noop/execute.scala:44:30, :47:35
  wire        signed_dr =
    io_rr2ex_ctrl_aluWidth
    & (io_rr2ex_ctrl_aluOp == 5'h11 | io_rr2ex_ctrl_aluOp == 5'h13);	// playground/src/noop/execute.scala:13:7, :51:{30,41,54,64}
  wire        unsigned_dr =
    io_rr2ex_ctrl_aluWidth
    & (io_rr2ex_ctrl_aluOp == 5'h12 | io_rr2ex_ctrl_aluOp == 5'h14);	// playground/src/noop/execute.scala:13:7, :52:{30,41,55,65}
  wire [63:0] val1 =
    unsigned_dr
      ? {32'h0, io_rr2ex_rs1_d[31:0]}
      : signed_dr ? {{32{io_rr2ex_rs1_d[31]}}, io_rr2ex_rs1_d[31:0]} : io_rr2ex_rs1_d;	// playground/src/noop/common.scala:709:{13,18,28}, :712:{12,29}, playground/src/noop/execute.scala:28:30, :51:30, :52:30, src/main/scala/chisel3/util/Mux.scala:50:70
  wire [63:0] val2 =
    unsigned_dr
      ? {32'h0, io_rr2ex_rs2_d[31:0]}
      : signed_dr
          ? {{32{io_rr2ex_rs2_d[31]}}, io_rr2ex_rs2_d[31:0]}
          : io_rr2ex_ctrl_aluOp == 5'h7 | io_rr2ex_ctrl_aluOp == 5'h8
            | io_rr2ex_ctrl_aluOp == 5'h9
              ? {58'h0,
                 io_rr2ex_ctrl_aluWidth
                   ? {1'h0, io_rr2ex_rs2_d[4:0]}
                   : io_rr2ex_rs2_d[5:0]}
              : io_rr2ex_rs2_d;	// playground/src/noop/common.scala:709:{13,18,28}, :712:{12,29}, playground/src/noop/execute.scala:13:7, :21:25, :28:30, :51:30, :52:30, :58:{26,47,59,68}, :62:{28,50,60,85}, src/main/scala/chisel3/util/Mux.scala:50:70
  reg         state;	// playground/src/noop/execute.scala:118:24
  reg         drop_alu;	// playground/src/noop/execute.scala:119:27
  wire        io_rr2ex_ready_0 =
    ~drop_in & ~((valid_r | state) & ~hs_out) & io_rr2ex_valid;	// playground/src/noop/execute.scala:24:26, :44:30, :47:35, :116:21, :118:24, :120:{10,19}, :121:{23,43,46,54}, :122:35
  reg  [63:0] forceJmp_seq_pc;	// playground/src/noop/execute.scala:154:27
  reg         forceJmp_valid;	// playground/src/noop/execute.scala:154:27
  always @(posedge clock) begin	// playground/src/noop/execute.scala:13:7
    if (reset) begin	// playground/src/noop/execute.scala:13:7
      drop_r <= 1'h0;	// playground/src/noop/execute.scala:21:25
      stall_r <= 1'h0;	// playground/src/noop/execute.scala:21:25, :22:26
      inst_r <= 32'h0;	// playground/src/noop/execute.scala:28:30
      pc_r <= 64'h0;	// playground/src/noop/execute.scala:29:30
      excep_r_cause <= 64'h0;	// playground/src/noop/execute.scala:29:30, :30:30
      excep_r_tval <= 64'h0;	// playground/src/noop/execute.scala:29:30, :30:30
      excep_r_en <= 1'h0;	// playground/src/noop/execute.scala:21:25, :30:30
      excep_r_pc <= 64'h0;	// playground/src/noop/execute.scala:29:30, :30:30
      excep_r_etype <= 2'h0;	// playground/src/noop/execute.scala:30:{30,43}
      ctrl_r_dcMode <= 5'h0;	// playground/src/noop/execute.scala:13:7, :31:30
      ctrl_r_writeRegEn <= 1'h0;	// playground/src/noop/execute.scala:21:25, :31:30
      ctrl_r_writeCSREn <= 1'h0;	// playground/src/noop/execute.scala:21:25, :31:30
      mem_addr_r <= 64'h0;	// playground/src/noop/execute.scala:29:30, :32:30
      mem_data_r <= 64'h0;	// playground/src/noop/execute.scala:29:30, :33:30
      csr_id_r <= 12'h0;	// playground/src/noop/execute.scala:34:30
      csr_d_r <= 64'h0;	// playground/src/noop/execute.scala:29:30, :35:30
      dst_r <= 5'h0;	// playground/src/noop/execute.scala:13:7, :36:30
      dst_d_r <= 64'h0;	// playground/src/noop/execute.scala:29:30, :37:30
      rcsr_id_r <= 12'h0;	// playground/src/noop/execute.scala:34:30, :38:30
      special_r <= 2'h0;	// playground/src/noop/execute.scala:30:43, :39:30
      alu64_r <= 1'h0;	// playground/src/noop/execute.scala:21:25, :40:30
      indi_r <= 2'h0;	// playground/src/noop/execute.scala:30:43, :41:30
      next_pc_r <= 64'h0;	// playground/src/noop/execute.scala:29:30, :42:30
      recov_r <= 1'h0;	// playground/src/noop/execute.scala:21:25, :43:30
      valid_r <= 1'h0;	// playground/src/noop/execute.scala:21:25, :44:30
      state <= 1'h0;	// playground/src/noop/execute.scala:21:25, :118:24
      drop_alu <= 1'h0;	// playground/src/noop/execute.scala:21:25, :119:27
      forceJmp_seq_pc <= 64'h0;	// playground/src/noop/execute.scala:29:30, :154:27
      forceJmp_valid <= 1'h0;	// playground/src/noop/execute.scala:21:25, :154:27
    end
    else begin	// playground/src/noop/execute.scala:13:7
      automatic logic        hs_in;	// playground/src/noop/execute.scala:46:34
      automatic logic [63:0] alu_out;	// playground/src/noop/execute.scala:71:22
      automatic logic [63:0] wdata;	// src/main/scala/chisel3/util/Mux.scala:50:70
      automatic logic        memAlign;	// playground/src/noop/execute.scala:85:54
      automatic logic        _GEN;	// playground/src/noop/execute.scala:23:12, :86:16, :105:24
      automatic logic        _GEN_0;	// playground/src/noop/execute.scala:129:24
      automatic logic        _GEN_1;	// playground/src/noop/execute.scala:128:30, :138:33, :139:31, :140:29
      automatic logic        real_is_target =
        io_rr2ex_jmp_type == 2'h2 ? _branchAlu_io_is_jmp : io_rr2ex_jmp_type == 2'h1;	// playground/src/noop/common.scala:327:44, playground/src/noop/execute.scala:153:27, :159:63
      automatic logic [63:0] real_target;	// src/main/scala/chisel3/util/Mux.scala:50:70
      automatic logic        _GEN_2;	// playground/src/noop/execute.scala:174:60
      automatic logic        _GEN_3;	// playground/src/noop/execute.scala:154:27, :173:19, :174:92, :175:29
      hs_in = io_rr2ex_ready_0 & io_rr2ex_valid;	// playground/src/noop/execute.scala:46:34, :116:21, :120:19, :121:54
      alu_out =
        (hs_in ? ~io_rr2ex_ctrl_aluWidth : alu64_r)
          ? _alu_io_out
          : {{32{_alu_io_out[31]}}, _alu_io_out[31:0]};	// playground/src/noop/common.scala:709:{13,18,28,40}, playground/src/noop/execute.scala:27:25, :40:30, :46:34, :48:40, :70:26, :71:22
      wdata =
        io_rr2ex_ctrl_dcMode[3]
          ? io_rr2ex_dst_d
          : io_rr2ex_ctrl_writeCSREn ? io_rr2ex_rs2_d : alu_out;	// playground/src/noop/execute.scala:71:22, :73:30, src/main/scala/chisel3/util/Mux.scala:50:70
      memAlign =
        io_rr2ex_ctrl_dcMode == 5'h0
        | ((&(io_rr2ex_ctrl_dcMode[1:0]))
             ? alu_out[2:0] == 3'h0
             : io_rr2ex_ctrl_dcMode[1:0] == 2'h2
                 ? alu_out[1:0] == 2'h0
                 : io_rr2ex_ctrl_dcMode[1:0] != 2'h1 | ~(alu_out[0]));	// playground/src/noop/common.scala:327:44, :329:{27,36}, :330:{27,36}, :331:{27,36}, playground/src/noop/execute.scala:13:7, :30:43, :71:22, :85:{41,54,97}, :159:63
      _GEN = hs_in & ~memAlign;	// playground/src/noop/execute.scala:23:12, :46:34, :85:54, :86:16, :105:{14,24}
      _GEN_0 = hs_in & ~_alu_io_valid;	// playground/src/noop/execute.scala:27:25, :46:34, :129:{24,27}
      _GEN_1 = state & _alu_io_valid;	// playground/src/noop/execute.scala:27:25, :118:24, :128:30, :138:33, :139:31, :140:29
      real_target =
        (&io_rr2ex_jmp_type)
          ? io_rr2ex_rs2_d
          : real_is_target
              ? (io_rr2ex_jmp_type == 2'h1
                   ? io_rr2ex_rs1_d + io_rr2ex_dst_d
                   : io_rr2ex_dst_d)
              : io_rr2ex_pc + {61'h0, (&(io_rr2ex_inst[1:0])) ? 3'h4 : 3'h2};	// playground/src/noop/execute.scala:108:33, :159:63, :164:28, :165:{57,62,76,82}, :166:{28,60}, src/main/scala/chisel3/util/Mux.scala:50:70
      _GEN_2 = hs_in & ~io_rr2ex_excep_en & real_is_target & (|io_rr2ex_jmp_type);	// playground/src/noop/execute.scala:46:34, :159:63, :174:{23,60,81}
      _GEN_3 = ~drop_in & _GEN_2;	// playground/src/noop/execute.scala:24:26, :120:10, :154:27, :173:19, :174:{60,92}, :175:29
      drop_r <= _GEN_3 | _GEN;	// playground/src/noop/execute.scala:21:25, :23:12, :86:16, :105:24, :154:27, :173:19, :174:92, :175:29, :177:21
      stall_r <= _GEN;	// playground/src/noop/execute.scala:22:26, :23:12, :86:16, :105:24
      if (hs_in) begin	// playground/src/noop/execute.scala:46:34
        inst_r <= io_rr2ex_inst;	// playground/src/noop/execute.scala:28:30
        pc_r <= io_rr2ex_pc;	// playground/src/noop/execute.scala:29:30
        excep_r_cause <=
          memAlign ? io_rr2ex_excep_cause : {62'h1, io_rr2ex_ctrl_dcMode[3], 1'h0};	// playground/src/noop/execute.scala:21:25, :30:30, :73:30, :85:54, :89:21, :105:24, :108:27
        excep_r_tval <= memAlign ? io_rr2ex_excep_tval : alu_out;	// playground/src/noop/execute.scala:30:30, :71:22, :85:54, :89:21, :105:24, :109:26
        excep_r_en <= ~memAlign | io_rr2ex_excep_en;	// playground/src/noop/execute.scala:30:30, :85:54, :89:21, :105:{14,24}, :110:25
        excep_r_pc <=
          memAlign
            ? (io_rr2ex_excep_cause[63] ? next_pc_r : io_rr2ex_excep_pc)
            : io_rr2ex_pc;	// playground/src/noop/execute.scala:30:30, :42:30, :85:54, :89:21, :102:{34,39}, :103:24, :105:24, :111:25
        excep_r_etype <= memAlign ? io_rr2ex_excep_etype : 2'h0;	// playground/src/noop/execute.scala:30:{30,43}, :85:54, :89:21, :105:24, :112:27
        ctrl_r_dcMode <= memAlign ? io_rr2ex_ctrl_dcMode : 5'h0;	// playground/src/noop/execute.scala:13:7, :31:30, :85:54, :90:21, :105:24, :106:20
        ctrl_r_writeRegEn <= memAlign & io_rr2ex_ctrl_writeRegEn;	// playground/src/noop/execute.scala:31:30, :85:54, :90:21, :105:24, :106:20
        ctrl_r_writeCSREn <= memAlign & io_rr2ex_ctrl_writeCSREn;	// playground/src/noop/execute.scala:31:30, :85:54, :90:21, :105:24, :106:20
        mem_addr_r <= alu_out;	// playground/src/noop/execute.scala:32:30, :71:22
        mem_data_r <= wdata;	// playground/src/noop/execute.scala:33:30, src/main/scala/chisel3/util/Mux.scala:50:70
        csr_id_r <= io_rr2ex_rs2;	// playground/src/noop/execute.scala:34:30
        csr_d_r <= alu_out;	// playground/src/noop/execute.scala:35:30, :71:22
        dst_r <= io_rr2ex_dst;	// playground/src/noop/execute.scala:36:30
        rcsr_id_r <= io_rr2ex_rcsr_id;	// playground/src/noop/execute.scala:38:30
        special_r <= io_rr2ex_special;	// playground/src/noop/execute.scala:39:30
        alu64_r <= ~io_rr2ex_ctrl_aluWidth;	// playground/src/noop/execute.scala:40:30, :48:40
        indi_r <= memAlign ? io_rr2ex_indi : 2'h0;	// playground/src/noop/execute.scala:30:43, :41:30, :85:54, :99:21, :105:24, :107:20
        next_pc_r <= real_target;	// playground/src/noop/execute.scala:42:30, src/main/scala/chisel3/util/Mux.scala:50:70
        recov_r <= ~memAlign | io_rr2ex_recov;	// playground/src/noop/execute.scala:43:30, :83:54, :85:54, :101:21, :105:{14,24}
      end
      else if (io_updateNextPc_valid)	// playground/src/noop/execute.scala:14:16
        next_pc_r <= io_updateNextPc_seq_pc;	// playground/src/noop/execute.scala:42:30
      if (~io_ex2mem_drop & _GEN_1)	// playground/src/noop/execute.scala:26:55, :86:16, :127:26, :128:30, :138:33, :139:31, :140:29, :141:29
        dst_d_r <= alu_out;	// playground/src/noop/execute.scala:37:30, :71:22
      else if (hs_in)	// playground/src/noop/execute.scala:46:34
        dst_d_r <= wdata;	// playground/src/noop/execute.scala:37:30, src/main/scala/chisel3/util/Mux.scala:50:70
      valid_r <=
        ~io_ex2mem_drop
        & (_GEN_1 ? ~drop_alu : state ? valid_r : ~_GEN_0 & (hs_in | ~hs_out & valid_r));	// playground/src/noop/execute.scala:26:55, :44:30, :46:34, :47:35, :118:24, :119:27, :127:26, :128:30, :129:{24,41}, :130:25, :132:30, :133:25, :134:31, :135:25, :138:33, :139:31, :140:29, :142:{29,32}, :147:17
      if (io_ex2mem_drop)	// playground/src/noop/execute.scala:14:16
        drop_alu <= state | drop_alu;	// playground/src/noop/execute.scala:118:24, :119:27, :148:30, :149:22
      else begin	// playground/src/noop/execute.scala:14:16
        state <= ~_GEN_1 & (~state & _GEN_0 | state);	// playground/src/noop/execute.scala:118:24, :128:{20,30}, :129:{24,41}, :131:23, :138:33, :139:31, :140:29
        drop_alu <= ~_GEN_1 & drop_alu;	// playground/src/noop/execute.scala:119:27, :128:30, :138:33, :139:31, :140:29, :143:29
      end
      if (_GEN_3)	// playground/src/noop/execute.scala:154:27, :173:19, :174:92, :175:29
        forceJmp_seq_pc <= real_target;	// playground/src/noop/execute.scala:154:27, src/main/scala/chisel3/util/Mux.scala:50:70
      forceJmp_valid <= ~drop_in & _GEN_2;	// playground/src/noop/execute.scala:24:26, :120:10, :154:27, :155:20, :173:19, :174:{60,92}
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// playground/src/noop/execute.scala:13:7
    `ifdef FIRRTL_BEFORE_INITIAL	// playground/src/noop/execute.scala:13:7
      `FIRRTL_BEFORE_INITIAL	// playground/src/noop/execute.scala:13:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// playground/src/noop/execute.scala:13:7
      automatic logic [31:0] _RANDOM[0:22];	// playground/src/noop/execute.scala:13:7
      `ifdef INIT_RANDOM_PROLOG_	// playground/src/noop/execute.scala:13:7
        `INIT_RANDOM_PROLOG_	// playground/src/noop/execute.scala:13:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// playground/src/noop/execute.scala:13:7
        for (logic [4:0] i = 5'h0; i < 5'h17; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// playground/src/noop/execute.scala:13:7
        end	// playground/src/noop/execute.scala:13:7
        drop_r = _RANDOM[5'h0][0];	// playground/src/noop/execute.scala:13:7, :21:25
        stall_r = _RANDOM[5'h0][1];	// playground/src/noop/execute.scala:13:7, :21:25, :22:26
        inst_r = {_RANDOM[5'h0][31:2], _RANDOM[5'h1][1:0]};	// playground/src/noop/execute.scala:13:7, :21:25, :28:30
        pc_r = {_RANDOM[5'h1][31:2], _RANDOM[5'h2], _RANDOM[5'h3][1:0]};	// playground/src/noop/execute.scala:13:7, :28:30, :29:30
        excep_r_cause = {_RANDOM[5'h3][31:2], _RANDOM[5'h4], _RANDOM[5'h5][1:0]};	// playground/src/noop/execute.scala:13:7, :29:30, :30:30
        excep_r_tval = {_RANDOM[5'h5][31:2], _RANDOM[5'h6], _RANDOM[5'h7][1:0]};	// playground/src/noop/execute.scala:13:7, :30:30
        excep_r_en = _RANDOM[5'h7][2];	// playground/src/noop/execute.scala:13:7, :30:30
        excep_r_pc = {_RANDOM[5'h7][31:3], _RANDOM[5'h8], _RANDOM[5'h9][2:0]};	// playground/src/noop/execute.scala:13:7, :30:30
        excep_r_etype = _RANDOM[5'h9][4:3];	// playground/src/noop/execute.scala:13:7, :30:30
        ctrl_r_dcMode = _RANDOM[5'h9][15:11];	// playground/src/noop/execute.scala:13:7, :30:30, :31:30
        ctrl_r_writeRegEn = _RANDOM[5'h9][16];	// playground/src/noop/execute.scala:13:7, :30:30, :31:30
        ctrl_r_writeCSREn = _RANDOM[5'h9][17];	// playground/src/noop/execute.scala:13:7, :30:30, :31:30
        mem_addr_r = {_RANDOM[5'h9][31:21], _RANDOM[5'hA], _RANDOM[5'hB][20:0]};	// playground/src/noop/execute.scala:13:7, :30:30, :32:30
        mem_data_r = {_RANDOM[5'hB][31:21], _RANDOM[5'hC], _RANDOM[5'hD][20:0]};	// playground/src/noop/execute.scala:13:7, :32:30, :33:30
        csr_id_r = {_RANDOM[5'hD][31:21], _RANDOM[5'hE][0]};	// playground/src/noop/execute.scala:13:7, :33:30, :34:30
        csr_d_r = {_RANDOM[5'hE][31:1], _RANDOM[5'hF], _RANDOM[5'h10][0]};	// playground/src/noop/execute.scala:13:7, :34:30, :35:30
        dst_r = _RANDOM[5'h10][5:1];	// playground/src/noop/execute.scala:13:7, :35:30, :36:30
        dst_d_r = {_RANDOM[5'h10][31:6], _RANDOM[5'h11], _RANDOM[5'h12][5:0]};	// playground/src/noop/execute.scala:13:7, :35:30, :37:30
        rcsr_id_r = _RANDOM[5'h12][17:6];	// playground/src/noop/execute.scala:13:7, :37:30, :38:30
        special_r = _RANDOM[5'h12][19:18];	// playground/src/noop/execute.scala:13:7, :37:30, :39:30
        alu64_r = _RANDOM[5'h12][20];	// playground/src/noop/execute.scala:13:7, :37:30, :40:30
        indi_r = _RANDOM[5'h12][22:21];	// playground/src/noop/execute.scala:13:7, :37:30, :41:30
        next_pc_r = {_RANDOM[5'h12][31:23], _RANDOM[5'h13], _RANDOM[5'h14][22:0]};	// playground/src/noop/execute.scala:13:7, :37:30, :42:30
        recov_r = _RANDOM[5'h14][23];	// playground/src/noop/execute.scala:13:7, :42:30, :43:30
        valid_r = _RANDOM[5'h14][24];	// playground/src/noop/execute.scala:13:7, :42:30, :44:30
        state = _RANDOM[5'h14][25];	// playground/src/noop/execute.scala:13:7, :42:30, :118:24
        drop_alu = _RANDOM[5'h14][26];	// playground/src/noop/execute.scala:13:7, :42:30, :119:27
        forceJmp_seq_pc = {_RANDOM[5'h14][31:27], _RANDOM[5'h15], _RANDOM[5'h16][26:0]};	// playground/src/noop/execute.scala:13:7, :42:30, :154:27
        forceJmp_valid = _RANDOM[5'h16][27];	// playground/src/noop/execute.scala:13:7, :154:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// playground/src/noop/execute.scala:13:7
      `FIRRTL_AFTER_INITIAL	// playground/src/noop/execute.scala:13:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ALU alu (	// playground/src/noop/execute.scala:27:25
    .clock     (clock),
    .reset     (reset),
    .io_alu_op (io_rr2ex_ctrl_aluOp),
    .io_val1   (val1),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .io_val2   (val2),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .io_alu64  (~io_rr2ex_ctrl_aluWidth),	// playground/src/noop/execute.scala:48:40
    .io_en     (io_rr2ex_ready_0),	// playground/src/noop/execute.scala:116:21, :120:19, :121:54
    .io_out    (_alu_io_out),
    .io_valid  (_alu_io_valid)
  );
  BranchALU branchAlu (	// playground/src/noop/execute.scala:153:27
    .io_val1   (val1),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .io_val2   (val2),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .io_brType (io_rr2ex_ctrl_brType),
    .io_is_jmp (_branchAlu_io_is_jmp)
  );
  assign io_rr2ex_drop = drop_in;	// playground/src/noop/execute.scala:13:7, :24:26
  assign io_rr2ex_stall = io_ex2mem_stall | stall_r & ~io_ex2mem_drop;	// playground/src/noop/execute.scala:13:7, :22:26, :26:{40,52,55}
  assign io_rr2ex_ready = io_rr2ex_ready_0;	// playground/src/noop/execute.scala:13:7, :116:21, :120:19, :121:54
  assign io_ex2mem_inst = inst_r;	// playground/src/noop/execute.scala:13:7, :28:30
  assign io_ex2mem_pc = pc_r;	// playground/src/noop/execute.scala:13:7, :29:30
  assign io_ex2mem_excep_cause = excep_r_cause;	// playground/src/noop/execute.scala:13:7, :30:30
  assign io_ex2mem_excep_tval = excep_r_tval;	// playground/src/noop/execute.scala:13:7, :30:30
  assign io_ex2mem_excep_en = excep_r_en;	// playground/src/noop/execute.scala:13:7, :30:30
  assign io_ex2mem_excep_pc = excep_r_pc;	// playground/src/noop/execute.scala:13:7, :30:30
  assign io_ex2mem_excep_etype = excep_r_etype;	// playground/src/noop/execute.scala:13:7, :30:30
  assign io_ex2mem_ctrl_dcMode = ctrl_r_dcMode;	// playground/src/noop/execute.scala:13:7, :31:30
  assign io_ex2mem_ctrl_writeRegEn = ctrl_r_writeRegEn;	// playground/src/noop/execute.scala:13:7, :31:30
  assign io_ex2mem_ctrl_writeCSREn = ctrl_r_writeCSREn;	// playground/src/noop/execute.scala:13:7, :31:30
  assign io_ex2mem_mem_addr = mem_addr_r;	// playground/src/noop/execute.scala:13:7, :32:30
  assign io_ex2mem_mem_data = mem_data_r;	// playground/src/noop/execute.scala:13:7, :33:30
  assign io_ex2mem_csr_id = csr_id_r;	// playground/src/noop/execute.scala:13:7, :34:30
  assign io_ex2mem_csr_d = csr_d_r;	// playground/src/noop/execute.scala:13:7, :35:30
  assign io_ex2mem_dst = dst_r;	// playground/src/noop/execute.scala:13:7, :36:30
  assign io_ex2mem_dst_d = dst_d_r;	// playground/src/noop/execute.scala:13:7, :37:30
  assign io_ex2mem_rcsr_id = rcsr_id_r;	// playground/src/noop/execute.scala:13:7, :38:30
  assign io_ex2mem_special = special_r;	// playground/src/noop/execute.scala:13:7, :39:30
  assign io_ex2mem_indi = indi_r;	// playground/src/noop/execute.scala:13:7, :41:30
  assign io_ex2mem_recov = recov_r;	// playground/src/noop/execute.scala:13:7, :43:30
  assign io_ex2mem_valid = valid_r;	// playground/src/noop/execute.scala:13:7, :44:30
  assign io_d_ex_id = dst_r;	// playground/src/noop/execute.scala:13:7, :36:30
  assign io_d_ex_data = dst_d_r;	// playground/src/noop/execute.scala:13:7, :37:30
  assign io_d_ex_state =
    valid_r
      ? (ctrl_r_dcMode[2] | indi_r[1] ? 2'h2 : {1'h0, ctrl_r_writeRegEn})
      : {state, 1'h0};	// playground/src/noop/common.scala:327:44, playground/src/noop/execute.scala:13:7, :21:25, :31:30, :41:30, :44:30, :118:24, :187:20, :188:18, :189:{25,31,45,56,65,91}, :190:32, :191:25
  assign io_ex2if_seq_pc = forceJmp_seq_pc;	// playground/src/noop/execute.scala:13:7, :154:27
  assign io_ex2if_valid = forceJmp_valid & ~io_ex2mem_drop;	// playground/src/noop/execute.scala:13:7, :26:55, :154:27, :181:39
endmodule

module Memory(	// playground/src/noop/memory.scala:84:7
  input         clock,	// playground/src/noop/memory.scala:84:7
                reset,	// playground/src/noop/memory.scala:84:7
  input  [31:0] io_ex2mem_inst,	// playground/src/noop/memory.scala:85:16
  input  [63:0] io_ex2mem_pc,	// playground/src/noop/memory.scala:85:16
                io_ex2mem_excep_cause,	// playground/src/noop/memory.scala:85:16
                io_ex2mem_excep_tval,	// playground/src/noop/memory.scala:85:16
  input         io_ex2mem_excep_en,	// playground/src/noop/memory.scala:85:16
  input  [63:0] io_ex2mem_excep_pc,	// playground/src/noop/memory.scala:85:16
  input  [1:0]  io_ex2mem_excep_etype,	// playground/src/noop/memory.scala:85:16
  input  [4:0]  io_ex2mem_ctrl_dcMode,	// playground/src/noop/memory.scala:85:16
  input         io_ex2mem_ctrl_writeRegEn,	// playground/src/noop/memory.scala:85:16
                io_ex2mem_ctrl_writeCSREn,	// playground/src/noop/memory.scala:85:16
  input  [63:0] io_ex2mem_mem_addr,	// playground/src/noop/memory.scala:85:16
                io_ex2mem_mem_data,	// playground/src/noop/memory.scala:85:16
  input  [11:0] io_ex2mem_csr_id,	// playground/src/noop/memory.scala:85:16
  input  [63:0] io_ex2mem_csr_d,	// playground/src/noop/memory.scala:85:16
  input  [4:0]  io_ex2mem_dst,	// playground/src/noop/memory.scala:85:16
  input  [63:0] io_ex2mem_dst_d,	// playground/src/noop/memory.scala:85:16
  input  [11:0] io_ex2mem_rcsr_id,	// playground/src/noop/memory.scala:85:16
  input  [1:0]  io_ex2mem_special,	// playground/src/noop/memory.scala:85:16
                io_ex2mem_indi,	// playground/src/noop/memory.scala:85:16
  output        io_ex2mem_drop,	// playground/src/noop/memory.scala:85:16
                io_ex2mem_stall,	// playground/src/noop/memory.scala:85:16
  input         io_ex2mem_recov,	// playground/src/noop/memory.scala:85:16
                io_ex2mem_valid,	// playground/src/noop/memory.scala:85:16
  output        io_ex2mem_ready,	// playground/src/noop/memory.scala:85:16
  output [31:0] io_mem2rb_inst,	// playground/src/noop/memory.scala:85:16
  output [63:0] io_mem2rb_pc,	// playground/src/noop/memory.scala:85:16
                io_mem2rb_excep_cause,	// playground/src/noop/memory.scala:85:16
                io_mem2rb_excep_tval,	// playground/src/noop/memory.scala:85:16
  output        io_mem2rb_excep_en,	// playground/src/noop/memory.scala:85:16
  output [63:0] io_mem2rb_excep_pc,	// playground/src/noop/memory.scala:85:16
  output [1:0]  io_mem2rb_excep_etype,	// playground/src/noop/memory.scala:85:16
  output [11:0] io_mem2rb_csr_id,	// playground/src/noop/memory.scala:85:16
  output [63:0] io_mem2rb_csr_d,	// playground/src/noop/memory.scala:85:16
  output        io_mem2rb_csr_en,	// playground/src/noop/memory.scala:85:16
  output [4:0]  io_mem2rb_dst,	// playground/src/noop/memory.scala:85:16
  output [63:0] io_mem2rb_dst_d,	// playground/src/noop/memory.scala:85:16
  output        io_mem2rb_dst_en,	// playground/src/noop/memory.scala:85:16
  output [11:0] io_mem2rb_rcsr_id,	// playground/src/noop/memory.scala:85:16
  output [1:0]  io_mem2rb_special,	// playground/src/noop/memory.scala:85:16
  output        io_mem2rb_is_mmio,	// playground/src/noop/memory.scala:85:16
  input         io_mem2rb_drop,	// playground/src/noop/memory.scala:85:16
                io_mem2rb_stall,	// playground/src/noop/memory.scala:85:16
  output        io_mem2rb_recov,	// playground/src/noop/memory.scala:85:16
                io_mem2rb_valid,	// playground/src/noop/memory.scala:85:16
  input         io_mem2rb_ready,	// playground/src/noop/memory.scala:85:16
  output [31:0] io_dataRW_addr,	// playground/src/noop/memory.scala:85:16
  input  [63:0] io_dataRW_rdata,	// playground/src/noop/memory.scala:85:16
  input         io_dataRW_rvalid,	// playground/src/noop/memory.scala:85:16
  output [63:0] io_dataRW_wdata,	// playground/src/noop/memory.scala:85:16
  output [4:0]  io_dataRW_dc_mode,	// playground/src/noop/memory.scala:85:16
                io_dataRW_amo,	// playground/src/noop/memory.scala:85:16
  input         io_dataRW_ready,	// playground/src/noop/memory.scala:85:16
  output [63:0] io_va2pa_vaddr,	// playground/src/noop/memory.scala:85:16
  output        io_va2pa_vvalid,	// playground/src/noop/memory.scala:85:16
  output [1:0]  io_va2pa_m_type,	// playground/src/noop/memory.scala:85:16
  input  [31:0] io_va2pa_paddr,	// playground/src/noop/memory.scala:85:16
  input         io_va2pa_pvalid,	// playground/src/noop/memory.scala:85:16
  input  [63:0] io_va2pa_tlb_excep_cause,	// playground/src/noop/memory.scala:85:16
                io_va2pa_tlb_excep_tval,	// playground/src/noop/memory.scala:85:16
  input         io_va2pa_tlb_excep_en,	// playground/src/noop/memory.scala:85:16
  output [4:0]  io_d_mem1_id,	// playground/src/noop/memory.scala:85:16
  output [63:0] io_d_mem1_data,	// playground/src/noop/memory.scala:85:16
  output [1:0]  io_d_mem1_state,	// playground/src/noop/memory.scala:85:16
  output [4:0]  io_d_mem2_id,	// playground/src/noop/memory.scala:85:16
  output [63:0] io_d_mem2_data,	// playground/src/noop/memory.scala:85:16
  output [1:0]  io_d_mem2_state,	// playground/src/noop/memory.scala:85:16
  output [4:0]  io_d_mem3_id,	// playground/src/noop/memory.scala:85:16
  output [63:0] io_d_mem3_data,	// playground/src/noop/memory.scala:85:16
  output [1:0]  io_d_mem3_state	// playground/src/noop/memory.scala:85:16
);

  wire        hs2;	// playground/src/noop/memory.scala:141:25, :368:20, :369:34
  wire        hs1;	// playground/src/noop/memory.scala:141:9, :287:20, :288:31
  wire        io_ex2mem_ready_0;	// playground/src/noop/memory.scala:165:21, :166:20, :167:31
  reg         drop2_r;	// playground/src/noop/memory.scala:95:26
  reg         stall2_r;	// playground/src/noop/memory.scala:98:27
  wire        drop2_in = drop2_r | io_mem2rb_drop;	// playground/src/noop/memory.scala:95:26, :103:31
  reg  [31:0] inst1_r;	// playground/src/noop/memory.scala:111:30
  reg  [63:0] pc1_r;	// playground/src/noop/memory.scala:112:30
  reg  [63:0] excep1_r_cause;	// playground/src/noop/memory.scala:113:30
  reg  [63:0] excep1_r_tval;	// playground/src/noop/memory.scala:113:30
  reg         excep1_r_en;	// playground/src/noop/memory.scala:113:30
  reg  [63:0] excep1_r_pc;	// playground/src/noop/memory.scala:113:30
  reg  [1:0]  excep1_r_etype;	// playground/src/noop/memory.scala:113:30
  reg  [4:0]  ctrl1_r_dcMode;	// playground/src/noop/memory.scala:114:30
  reg  [63:0] mem_addr1_r;	// playground/src/noop/memory.scala:115:30
  reg  [63:0] mem_data1_r;	// playground/src/noop/memory.scala:116:30
  reg  [4:0]  dst1_r;	// playground/src/noop/memory.scala:117:30
  reg  [63:0] dst_d1_r;	// playground/src/noop/memory.scala:118:30
  reg         dst_en1_r;	// playground/src/noop/memory.scala:119:30
  reg  [11:0] csr_id1_r;	// playground/src/noop/memory.scala:120:30
  reg  [63:0] csr_d1_r;	// playground/src/noop/memory.scala:121:30
  reg         csr_en1_r;	// playground/src/noop/memory.scala:122:30
  reg  [11:0] rcsr_id1_r;	// playground/src/noop/memory.scala:123:30
  reg  [1:0]  special1_r;	// playground/src/noop/memory.scala:124:30
  reg  [1:0]  indi1_r;	// playground/src/noop/memory.scala:125:30
  reg         recov1_r;	// playground/src/noop/memory.scala:126:30
  reg         valid1_r;	// playground/src/noop/memory.scala:128:30
  reg         is_tlb_r;	// playground/src/noop/memory.scala:134:30
  reg         drop_tlb;	// playground/src/noop/memory.scala:135:30
  wire        hs_in = io_ex2mem_ready_0 & io_ex2mem_valid;	// playground/src/noop/memory.scala:137:35, :165:21, :166:20, :167:31
  assign io_ex2mem_ready_0 = ~drop2_in & ~(valid1_r & ~hs1) & io_ex2mem_valid;	// playground/src/noop/memory.scala:103:31, :128:30, :141:9, :162:{24,49}, :165:21, :166:20, :167:{23,31}, :168:36, :287:20, :288:31
  reg  [31:0] inst2_r;	// playground/src/noop/memory.scala:198:30
  reg  [63:0] pc2_r;	// playground/src/noop/memory.scala:199:30
  reg  [63:0] excep2_r_cause;	// playground/src/noop/memory.scala:200:30
  reg  [63:0] excep2_r_tval;	// playground/src/noop/memory.scala:200:30
  reg         excep2_r_en;	// playground/src/noop/memory.scala:200:30
  reg  [63:0] excep2_r_pc;	// playground/src/noop/memory.scala:200:30
  reg  [1:0]  excep2_r_etype;	// playground/src/noop/memory.scala:200:30
  reg  [4:0]  ctrl2_r_dcMode;	// playground/src/noop/memory.scala:201:30
  reg  [63:0] mem_data2_r;	// playground/src/noop/memory.scala:202:30
  reg  [4:0]  dst2_r;	// playground/src/noop/memory.scala:203:30
  reg  [63:0] dst_d2_r;	// playground/src/noop/memory.scala:204:30
  reg         dst_en2_r;	// playground/src/noop/memory.scala:205:30
  reg  [11:0] csr_id2_r;	// playground/src/noop/memory.scala:206:30
  reg  [63:0] csr_d2_r;	// playground/src/noop/memory.scala:207:30
  reg         csr_en2_r;	// playground/src/noop/memory.scala:208:30
  reg  [11:0] rcsr_id2_r;	// playground/src/noop/memory.scala:209:30
  reg  [1:0]  special2_r;	// playground/src/noop/memory.scala:210:30
  reg  [31:0] paddr2_r;	// playground/src/noop/memory.scala:211:30
  reg         recov2_r;	// playground/src/noop/memory.scala:213:30
  reg         valid2_r;	// playground/src/noop/memory.scala:214:30
  reg         dc_hs_r;	// playground/src/noop/memory.scala:215:30
  reg  [31:0] lr_addr_r;	// playground/src/noop/memory.scala:217:30
  reg         lr_valid_r;	// playground/src/noop/memory.scala:218:30
  wire        inp_tlb_valid2 = io_va2pa_pvalid | io_va2pa_tlb_excep_en;	// playground/src/noop/memory.scala:224:27
  wire        stage2_is_excep = excep1_r_en | io_va2pa_tlb_excep_en;	// playground/src/noop/memory.scala:113:30, :227:39
  reg         drop_dc;	// playground/src/noop/memory.scala:255:30
  wire        _GEN = indi1_r[1] & io_va2pa_paddr == lr_addr_r & lr_valid_r;	// playground/src/noop/memory.scala:125:30, :190:65, :217:30, :218:30, :261:38, :266:41
  wire [4:0]  _GEN_0 = stage2_is_excep | ~(_GEN | ~(indi1_r[1])) ? 5'h0 : ctrl1_r_dcMode;	// playground/src/noop/memory.scala:114:{30,43}, :125:30, :190:65, :227:39, :228:14, :263:30, :265:29, :266:{41,53}, :270:41
  wire [4:0]  io_dataRW_dc_mode_0 =
    hs1 ? _GEN_0 : valid2_r & ~dc_hs_r ? ctrl2_r_dcMode : 5'h0;	// playground/src/noop/memory.scala:114:43, :141:9, :201:30, :214:30, :215:30, :262:14, :263:30, :265:29, :266:53, :279:{27,33,43,46}, :287:20, :288:31
  assign hs1 =
    ~drop2_in & ~(valid2_r & ~hs2) & valid1_r & (~is_tlb_r | inp_tlb_valid2 & ~drop_tlb);	// playground/src/noop/memory.scala:103:31, :107:34, :128:30, :134:30, :135:30, :141:{9,25}, :214:30, :224:27, :282:{23,33,52,55}, :287:20, :288:{23,26,31}, :289:43, :368:20, :369:34
  reg  [31:0] inst3_r;	// playground/src/noop/memory.scala:330:30
  reg  [63:0] pc3_r;	// playground/src/noop/memory.scala:331:30
  reg  [63:0] excep3_r_cause;	// playground/src/noop/memory.scala:332:30
  reg  [63:0] excep3_r_tval;	// playground/src/noop/memory.scala:332:30
  reg         excep3_r_en;	// playground/src/noop/memory.scala:332:30
  reg  [63:0] excep3_r_pc;	// playground/src/noop/memory.scala:332:30
  reg  [1:0]  excep3_r_etype;	// playground/src/noop/memory.scala:332:30
  reg  [4:0]  dst3_r;	// playground/src/noop/memory.scala:333:30
  reg  [63:0] dst_d3_r;	// playground/src/noop/memory.scala:334:30
  reg         dst_en3_r;	// playground/src/noop/memory.scala:335:30
  reg  [11:0] csr_id3_r;	// playground/src/noop/memory.scala:336:30
  reg  [63:0] csr_d3_r;	// playground/src/noop/memory.scala:337:30
  reg         csr_en3_r;	// playground/src/noop/memory.scala:338:30
  reg  [11:0] rcsr_id3_r;	// playground/src/noop/memory.scala:339:30
  reg  [1:0]  special3_r;	// playground/src/noop/memory.scala:340:30
  reg         is_mmio_r;	// playground/src/noop/memory.scala:341:30
  reg         recov3_r;	// playground/src/noop/memory.scala:342:30
  reg         valid3_r;	// playground/src/noop/memory.scala:343:30
  assign hs2 =
    ~io_mem2rb_drop & ~(valid3_r & ~io_mem2rb_ready) & valid2_r
    & (~(|ctrl2_r_dcMode) | io_dataRW_rvalid & ~drop_dc);	// playground/src/noop/memory.scala:106:34, :141:25, :201:30, :214:30, :254:39, :255:30, :343:30, :367:{21,30,51,54}, :368:20, :369:{23,26,34}, :370:42
  always @(posedge clock) begin	// playground/src/noop/memory.scala:84:7
    if (reset) begin	// playground/src/noop/memory.scala:84:7
      drop2_r <= 1'h0;	// playground/src/noop/memory.scala:95:26, :105:31, :107:31
      stall2_r <= 1'h0;	// playground/src/noop/memory.scala:98:27, :105:31, :107:31
      inst1_r <= 32'h0;	// playground/src/noop/memory.scala:111:30
      pc1_r <= 64'h0;	// playground/src/noop/memory.scala:112:30
      excep1_r_cause <= 64'h0;	// playground/src/noop/memory.scala:112:30, :113:30
      excep1_r_tval <= 64'h0;	// playground/src/noop/memory.scala:112:30, :113:30
      excep1_r_en <= 1'h0;	// playground/src/noop/memory.scala:105:31, :107:31, :113:30
      excep1_r_pc <= 64'h0;	// playground/src/noop/memory.scala:112:30, :113:30
      excep1_r_etype <= 2'h0;	// playground/src/noop/memory.scala:113:{30,43}
      ctrl1_r_dcMode <= 5'h0;	// playground/src/noop/memory.scala:114:{30,43}
      mem_addr1_r <= 64'h0;	// playground/src/noop/memory.scala:112:30, :115:30
      mem_data1_r <= 64'h0;	// playground/src/noop/memory.scala:112:30, :116:30
      dst1_r <= 5'h0;	// playground/src/noop/memory.scala:114:43, :117:30
      dst_d1_r <= 64'h0;	// playground/src/noop/memory.scala:112:30, :118:30
      dst_en1_r <= 1'h0;	// playground/src/noop/memory.scala:105:31, :107:31, :119:30
      csr_id1_r <= 12'h0;	// playground/src/noop/memory.scala:120:30
      csr_d1_r <= 64'h0;	// playground/src/noop/memory.scala:112:30, :121:30
      csr_en1_r <= 1'h0;	// playground/src/noop/memory.scala:105:31, :107:31, :122:30
      rcsr_id1_r <= 12'h0;	// playground/src/noop/memory.scala:120:30, :123:30
      special1_r <= 2'h0;	// playground/src/noop/memory.scala:113:43, :124:30
      indi1_r <= 2'h0;	// playground/src/noop/memory.scala:113:43, :125:30
      recov1_r <= 1'h0;	// playground/src/noop/memory.scala:105:31, :107:31, :126:30
      valid1_r <= 1'h0;	// playground/src/noop/memory.scala:105:31, :107:31, :128:30
      is_tlb_r <= 1'h0;	// playground/src/noop/memory.scala:105:31, :107:31, :134:30
      drop_tlb <= 1'h0;	// playground/src/noop/memory.scala:105:31, :107:31, :135:30
      inst2_r <= 32'h0;	// playground/src/noop/memory.scala:111:30, :198:30
      pc2_r <= 64'h0;	// playground/src/noop/memory.scala:112:30, :199:30
      excep2_r_cause <= 64'h0;	// playground/src/noop/memory.scala:112:30, :200:30
      excep2_r_tval <= 64'h0;	// playground/src/noop/memory.scala:112:30, :200:30
      excep2_r_en <= 1'h0;	// playground/src/noop/memory.scala:105:31, :107:31, :200:30
      excep2_r_pc <= 64'h0;	// playground/src/noop/memory.scala:112:30, :200:30
      excep2_r_etype <= 2'h0;	// playground/src/noop/memory.scala:113:43, :200:30
      ctrl2_r_dcMode <= 5'h0;	// playground/src/noop/memory.scala:114:43, :201:30
      mem_data2_r <= 64'h0;	// playground/src/noop/memory.scala:112:30, :202:30
      dst2_r <= 5'h0;	// playground/src/noop/memory.scala:114:43, :203:30
      dst_d2_r <= 64'h0;	// playground/src/noop/memory.scala:112:30, :204:30
      dst_en2_r <= 1'h0;	// playground/src/noop/memory.scala:105:31, :107:31, :205:30
      csr_id2_r <= 12'h0;	// playground/src/noop/memory.scala:120:30, :206:30
      csr_d2_r <= 64'h0;	// playground/src/noop/memory.scala:112:30, :207:30
      csr_en2_r <= 1'h0;	// playground/src/noop/memory.scala:105:31, :107:31, :208:30
      rcsr_id2_r <= 12'h0;	// playground/src/noop/memory.scala:120:30, :209:30
      special2_r <= 2'h0;	// playground/src/noop/memory.scala:113:43, :210:30
      paddr2_r <= 32'h0;	// playground/src/noop/memory.scala:111:30, :211:30
      recov2_r <= 1'h0;	// playground/src/noop/memory.scala:105:31, :107:31, :213:30
      valid2_r <= 1'h0;	// playground/src/noop/memory.scala:105:31, :107:31, :214:30
      dc_hs_r <= 1'h0;	// playground/src/noop/memory.scala:105:31, :107:31, :215:30
      lr_addr_r <= 32'h0;	// playground/src/noop/memory.scala:111:30, :217:30
      lr_valid_r <= 1'h0;	// playground/src/noop/memory.scala:105:31, :107:31, :218:30
      drop_dc <= 1'h0;	// playground/src/noop/memory.scala:105:31, :107:31, :255:30
      inst3_r <= 32'h0;	// playground/src/noop/memory.scala:111:30, :330:30
      pc3_r <= 64'h0;	// playground/src/noop/memory.scala:112:30, :331:30
      excep3_r_cause <= 64'h0;	// playground/src/noop/memory.scala:112:30, :332:30
      excep3_r_tval <= 64'h0;	// playground/src/noop/memory.scala:112:30, :332:30
      excep3_r_en <= 1'h0;	// playground/src/noop/memory.scala:105:31, :107:31, :332:30
      excep3_r_pc <= 64'h0;	// playground/src/noop/memory.scala:112:30, :332:30
      excep3_r_etype <= 2'h0;	// playground/src/noop/memory.scala:113:43, :332:30
      dst3_r <= 5'h0;	// playground/src/noop/memory.scala:114:43, :333:30
      dst_d3_r <= 64'h0;	// playground/src/noop/memory.scala:112:30, :334:30
      dst_en3_r <= 1'h0;	// playground/src/noop/memory.scala:105:31, :107:31, :335:30
      csr_id3_r <= 12'h0;	// playground/src/noop/memory.scala:120:30, :336:30
      csr_d3_r <= 64'h0;	// playground/src/noop/memory.scala:112:30, :337:30
      csr_en3_r <= 1'h0;	// playground/src/noop/memory.scala:105:31, :107:31, :338:30
      rcsr_id3_r <= 12'h0;	// playground/src/noop/memory.scala:120:30, :339:30
      special3_r <= 2'h0;	// playground/src/noop/memory.scala:113:43, :340:30
      is_mmio_r <= 1'h0;	// playground/src/noop/memory.scala:105:31, :107:31, :341:30
      recov3_r <= 1'h0;	// playground/src/noop/memory.scala:105:31, :107:31, :342:30
      valid3_r <= 1'h0;	// playground/src/noop/memory.scala:105:31, :107:31, :343:30
    end
    else begin	// playground/src/noop/memory.scala:84:7
      automatic logic _GEN_1;	// playground/src/noop/memory.scala:245:35
      automatic logic dc_hs;	// playground/src/noop/memory.scala:283:48
      automatic logic _GEN_2;	// playground/src/noop/memory.scala:215:30, :284:16, :285:17
      automatic logic _GEN_3;	// playground/src/noop/memory.scala:296:40
      automatic logic _GEN_4;	// playground/src/noop/memory.scala:228:14, :293:20, :294:18, :296:53, :297:33
      automatic logic _GEN_5;	// playground/src/noop/memory.scala:100:13, :293:20, :294:18, :296:53
      _GEN_1 = indi1_r[0] & ~stage2_is_excep;	// playground/src/noop/memory.scala:125:30, :227:39, :245:{21,35,38}
      dc_hs = (|io_dataRW_dc_mode_0) & io_dataRW_ready;	// playground/src/noop/memory.scala:262:14, :263:30, :279:27, :283:{35,48}
      _GEN_2 = dc_hs | dc_hs_r;	// playground/src/noop/memory.scala:215:30, :283:48, :284:16, :285:17
      _GEN_3 = io_va2pa_tlb_excep_en & ~drop_tlb;	// playground/src/noop/memory.scala:135:30, :282:55, :296:40
      _GEN_4 = ~io_mem2rb_drop & hs1 & _GEN_3;	// playground/src/noop/memory.scala:106:34, :141:9, :228:14, :287:20, :288:31, :293:20, :294:18, :296:{40,53}, :297:33
      _GEN_5 = ~io_mem2rb_drop & hs1 & _GEN_3;	// playground/src/noop/memory.scala:100:13, :106:34, :141:9, :287:20, :288:31, :293:20, :294:18, :296:{40,53}
      drop2_r <= _GEN_5;	// playground/src/noop/memory.scala:95:26, :100:13, :293:20, :294:18, :296:53
      stall2_r <= _GEN_5;	// playground/src/noop/memory.scala:98:27, :100:13, :293:20, :294:18, :296:53
      if (hs_in) begin	// playground/src/noop/memory.scala:137:35
        inst1_r <= io_ex2mem_inst;	// playground/src/noop/memory.scala:111:30
        pc1_r <= io_ex2mem_pc;	// playground/src/noop/memory.scala:112:30
        excep1_r_cause <= io_ex2mem_excep_cause;	// playground/src/noop/memory.scala:113:30
        excep1_r_tval <= io_ex2mem_excep_tval;	// playground/src/noop/memory.scala:113:30
        excep1_r_en <= io_ex2mem_excep_en;	// playground/src/noop/memory.scala:113:30
        excep1_r_pc <= io_ex2mem_excep_pc;	// playground/src/noop/memory.scala:113:30
        excep1_r_etype <= io_ex2mem_excep_etype;	// playground/src/noop/memory.scala:113:30
        ctrl1_r_dcMode <= io_ex2mem_ctrl_dcMode;	// playground/src/noop/memory.scala:114:30
        mem_addr1_r <= io_ex2mem_mem_addr;	// playground/src/noop/memory.scala:115:30
        mem_data1_r <= io_ex2mem_mem_data;	// playground/src/noop/memory.scala:116:30
        dst1_r <= io_ex2mem_dst;	// playground/src/noop/memory.scala:117:30
        dst_d1_r <= io_ex2mem_dst_d;	// playground/src/noop/memory.scala:118:30
        dst_en1_r <= io_ex2mem_ctrl_writeRegEn;	// playground/src/noop/memory.scala:119:30
        csr_id1_r <= io_ex2mem_csr_id;	// playground/src/noop/memory.scala:120:30
        csr_d1_r <= io_ex2mem_csr_d;	// playground/src/noop/memory.scala:121:30
        csr_en1_r <= io_ex2mem_ctrl_writeCSREn;	// playground/src/noop/memory.scala:122:30
        rcsr_id1_r <= io_ex2mem_rcsr_id;	// playground/src/noop/memory.scala:123:30
        special1_r <= io_ex2mem_special;	// playground/src/noop/memory.scala:124:30
        indi1_r <= io_ex2mem_indi;	// playground/src/noop/memory.scala:125:30
        recov1_r <= io_ex2mem_recov;	// playground/src/noop/memory.scala:126:30
      end
      valid1_r <= ~drop2_in & (hs_in | ~hs1 & valid1_r);	// playground/src/noop/memory.scala:103:31, :107:34, :128:30, :137:35, :141:9, :172:20, :173:20, :174:22, :177:24, :178:22, :182:18, :287:20, :288:31
      is_tlb_r <= ~drop2_in & (hs_in ? (|io_ex2mem_ctrl_dcMode) : ~hs1 & is_tlb_r);	// playground/src/noop/memory.scala:103:31, :107:34, :128:30, :134:30, :137:35, :141:9, :160:45, :172:20, :173:20, :175:22, :177:24, :178:22, :179:22, :184:18, :287:20, :288:31
      drop_tlb <=
        ~(inp_tlb_valid2 & drop_tlb)
        & (drop2_in ? is_tlb_r & ~io_va2pa_pvalid : drop_tlb);	// playground/src/noop/memory.scala:103:31, :134:30, :135:30, :172:20, :183:{18,30,33}, :224:{27,53,65}, :225:18
      if (hs1) begin	// playground/src/noop/memory.scala:141:9, :287:20, :288:31
        inst2_r <= inst1_r;	// playground/src/noop/memory.scala:111:30, :198:30
        pc2_r <= pc1_r;	// playground/src/noop/memory.scala:112:30, :199:30
        mem_data2_r <= mem_data1_r;	// playground/src/noop/memory.scala:116:30, :202:30
        dst2_r <= dst1_r;	// playground/src/noop/memory.scala:117:30, :203:30
        dst_d2_r <=
          stage2_is_excep ? dst_d1_r : _GEN ? 64'h0 : indi1_r[1] ? 64'h1 : dst_d1_r;	// playground/src/noop/memory.scala:112:30, :118:30, :125:30, :190:65, :204:30, :227:39, :228:14, :263:30, :266:{41,53}, :269:25, :270:41, :274:25
        csr_id2_r <= csr_id1_r;	// playground/src/noop/memory.scala:120:30, :206:30
        csr_d2_r <= csr_d1_r;	// playground/src/noop/memory.scala:121:30, :207:30
        rcsr_id2_r <= rcsr_id1_r;	// playground/src/noop/memory.scala:123:30, :209:30
        special2_r <= special1_r;	// playground/src/noop/memory.scala:124:30, :210:30
        paddr2_r <= io_va2pa_paddr;	// playground/src/noop/memory.scala:211:30
        lr_valid_r <= ~(excep1_r_en & excep1_r_cause[63]) & (_GEN_1 | lr_valid_r);	// playground/src/noop/memory.scala:113:30, :218:30, :245:{35,55}, :246:25, :249:{26,43,48}, :250:25
      end
      if (_GEN_4) begin	// playground/src/noop/memory.scala:228:14, :293:20, :294:18, :296:53, :297:33
        excep2_r_cause <= io_va2pa_tlb_excep_cause;	// playground/src/noop/memory.scala:200:30
        excep2_r_tval <= io_va2pa_tlb_excep_tval;	// playground/src/noop/memory.scala:200:30
        excep2_r_pc <= pc1_r;	// playground/src/noop/memory.scala:112:30, :200:30
        excep2_r_etype <= 2'h0;	// playground/src/noop/memory.scala:113:43, :200:30
        ctrl2_r_dcMode <= 5'h0;	// playground/src/noop/memory.scala:114:43, :201:30
      end
      else if (hs1) begin	// playground/src/noop/memory.scala:141:9, :287:20, :288:31
        excep2_r_cause <= excep1_r_cause;	// playground/src/noop/memory.scala:113:30, :200:30
        excep2_r_tval <= excep1_r_tval;	// playground/src/noop/memory.scala:113:30, :200:30
        excep2_r_pc <= excep1_r_pc;	// playground/src/noop/memory.scala:113:30, :200:30
        excep2_r_etype <= excep1_r_etype;	// playground/src/noop/memory.scala:113:30, :200:30
        ctrl2_r_dcMode <= _GEN_0;	// playground/src/noop/memory.scala:201:30, :263:30, :265:29, :266:53
      end
      excep2_r_en <= _GEN_4 | (hs1 ? excep1_r_en : excep2_r_en);	// playground/src/noop/memory.scala:113:30, :141:9, :200:30, :228:14, :231:21, :287:20, :288:31, :293:20, :294:18, :296:53, :297:33, :299:33
      dst_en2_r <=
        ~_GEN_4 & (hs1 ? ~stage2_is_excep & (_GEN | indi1_r[1]) | dst_en1_r : dst_en2_r);	// playground/src/noop/memory.scala:119:30, :125:30, :141:9, :190:65, :205:30, :227:39, :228:14, :262:14, :263:30, :266:{41,53}, :268:25, :270:41, :273:25, :287:20, :288:31, :293:20, :294:18, :296:53, :297:33, :303:29
      csr_en2_r <= ~_GEN_4 & (hs1 ? csr_en1_r : csr_en2_r);	// playground/src/noop/memory.scala:122:30, :141:9, :208:30, :228:14, :239:21, :262:14, :287:20, :288:31, :293:20, :294:18, :296:53, :297:33, :303:29, :304:29
      recov2_r <= _GEN_4 | (hs1 ? recov1_r : recov2_r);	// playground/src/noop/memory.scala:126:30, :141:9, :213:30, :221:57, :228:14, :243:21, :287:20, :288:31, :293:20, :294:18, :296:53, :297:33
      valid2_r <= ~io_mem2rb_drop & (hs1 | ~hs2 & valid2_r);	// playground/src/noop/memory.scala:106:34, :141:{9,25}, :214:30, :287:20, :288:31, :293:20, :294:18, :295:22, :309:24, :310:22, :314:18, :368:20, :369:34
      if (io_mem2rb_drop)	// playground/src/noop/memory.scala:85:16
        dc_hs_r <= _GEN_2;	// playground/src/noop/memory.scala:215:30, :284:16, :285:17
      else if (hs1) begin	// playground/src/noop/memory.scala:141:9, :287:20, :288:31
        if (_GEN_3)	// playground/src/noop/memory.scala:296:40
          dc_hs_r <= _GEN_2;	// playground/src/noop/memory.scala:215:30, :284:16, :285:17
        else	// playground/src/noop/memory.scala:296:40
          dc_hs_r <= ctrl1_r_dcMode == 5'h0 & dc_hs_r | dc_hs;	// playground/src/noop/memory.scala:114:{30,43}, :215:30, :283:48, :284:16, :306:{39,52}, :307:25
      end
      else	// playground/src/noop/memory.scala:141:9, :287:20, :288:31
        dc_hs_r <= ~hs2 & _GEN_2;	// playground/src/noop/memory.scala:141:25, :214:30, :215:30, :284:16, :285:17, :309:24, :310:22, :311:22, :368:20, :369:34
      if (hs1 & _GEN_1)	// playground/src/noop/memory.scala:141:9, :217:30, :228:14, :245:{35,55}, :247:25, :287:20, :288:31
        lr_addr_r <= io_va2pa_paddr;	// playground/src/noop/memory.scala:217:30
      drop_dc <=
        ~io_dataRW_rvalid
        & (io_mem2rb_drop ? (|ctrl2_r_dcMode) & ~io_dataRW_rvalid : drop_dc);	// playground/src/noop/memory.scala:201:30, :254:39, :255:30, :293:20, :315:{18,29,32}, :364:27, :365:17
      if (hs2) begin	// playground/src/noop/memory.scala:141:25, :368:20, :369:34
        inst3_r <= inst2_r;	// playground/src/noop/memory.scala:198:30, :330:30
        pc3_r <= pc2_r;	// playground/src/noop/memory.scala:199:30, :331:30
        excep3_r_cause <= excep2_r_cause;	// playground/src/noop/memory.scala:200:30, :332:30
        excep3_r_tval <= excep2_r_tval;	// playground/src/noop/memory.scala:200:30, :332:30
        excep3_r_en <= excep2_r_en;	// playground/src/noop/memory.scala:200:30, :332:30
        excep3_r_pc <= excep2_r_pc;	// playground/src/noop/memory.scala:200:30, :332:30
        excep3_r_etype <= excep2_r_etype;	// playground/src/noop/memory.scala:200:30, :332:30
        dst3_r <= dst2_r;	// playground/src/noop/memory.scala:203:30, :333:30
        dst_en3_r <= dst_en2_r;	// playground/src/noop/memory.scala:205:30, :335:30
        csr_id3_r <= csr_id2_r;	// playground/src/noop/memory.scala:206:30, :336:30
        csr_d3_r <= csr_d2_r;	// playground/src/noop/memory.scala:207:30, :337:30
        csr_en3_r <= csr_en2_r;	// playground/src/noop/memory.scala:208:30, :338:30
        rcsr_id3_r <= rcsr_id2_r;	// playground/src/noop/memory.scala:209:30, :339:30
        special3_r <= special2_r;	// playground/src/noop/memory.scala:210:30, :340:30
        is_mmio_r <= (|ctrl2_r_dcMode) & ~(paddr2_r[31]);	// playground/src/noop/memory.scala:201:30, :211:30, :254:39, :341:30, :362:{52,64}
        recov3_r <= recov2_r;	// playground/src/noop/memory.scala:213:30, :342:30
      end
      if (~io_mem2rb_drop & hs2 & (|ctrl2_r_dcMode))	// playground/src/noop/memory.scala:105:34, :141:25, :201:30, :254:39, :349:14, :368:20, :369:34, :374:26, :375:19, :377:26, :378:26
        dst_d3_r <= io_dataRW_rdata;	// playground/src/noop/memory.scala:334:30
      else if (hs2)	// playground/src/noop/memory.scala:141:25, :368:20, :369:34
        dst_d3_r <= dst_d2_r;	// playground/src/noop/memory.scala:204:30, :334:30
      valid3_r <= ~io_mem2rb_drop & (hs2 | ~io_mem2rb_ready & valid3_r);	// playground/src/noop/memory.scala:105:34, :141:25, :343:30, :368:20, :369:34, :374:26, :375:19, :376:22, :380:27, :381:22, :384:18
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// playground/src/noop/memory.scala:84:7
    `ifdef FIRRTL_BEFORE_INITIAL	// playground/src/noop/memory.scala:84:7
      `FIRRTL_BEFORE_INITIAL	// playground/src/noop/memory.scala:84:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// playground/src/noop/memory.scala:84:7
      automatic logic [31:0] _RANDOM[0:52];	// playground/src/noop/memory.scala:84:7
      `ifdef INIT_RANDOM_PROLOG_	// playground/src/noop/memory.scala:84:7
        `INIT_RANDOM_PROLOG_	// playground/src/noop/memory.scala:84:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// playground/src/noop/memory.scala:84:7
        for (logic [5:0] i = 6'h0; i < 6'h35; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// playground/src/noop/memory.scala:84:7
        end	// playground/src/noop/memory.scala:84:7
        drop2_r = _RANDOM[6'h0][1];	// playground/src/noop/memory.scala:84:7, :95:26
        stall2_r = _RANDOM[6'h0][4];	// playground/src/noop/memory.scala:84:7, :95:26, :98:27
        inst1_r = {_RANDOM[6'h0][31:6], _RANDOM[6'h1][5:0]};	// playground/src/noop/memory.scala:84:7, :95:26, :111:30
        pc1_r = {_RANDOM[6'h1][31:6], _RANDOM[6'h2], _RANDOM[6'h3][5:0]};	// playground/src/noop/memory.scala:84:7, :111:30, :112:30
        excep1_r_cause = {_RANDOM[6'h3][31:6], _RANDOM[6'h4], _RANDOM[6'h5][5:0]};	// playground/src/noop/memory.scala:84:7, :112:30, :113:30
        excep1_r_tval = {_RANDOM[6'h5][31:6], _RANDOM[6'h6], _RANDOM[6'h7][5:0]};	// playground/src/noop/memory.scala:84:7, :113:30
        excep1_r_en = _RANDOM[6'h7][6];	// playground/src/noop/memory.scala:84:7, :113:30
        excep1_r_pc = {_RANDOM[6'h7][31:7], _RANDOM[6'h8], _RANDOM[6'h9][6:0]};	// playground/src/noop/memory.scala:84:7, :113:30
        excep1_r_etype = _RANDOM[6'h9][8:7];	// playground/src/noop/memory.scala:84:7, :113:30
        ctrl1_r_dcMode = _RANDOM[6'h9][19:15];	// playground/src/noop/memory.scala:84:7, :113:30, :114:30
        mem_addr1_r = {_RANDOM[6'h9][31:25], _RANDOM[6'hA], _RANDOM[6'hB][24:0]};	// playground/src/noop/memory.scala:84:7, :113:30, :115:30
        mem_data1_r = {_RANDOM[6'hB][31:25], _RANDOM[6'hC], _RANDOM[6'hD][24:0]};	// playground/src/noop/memory.scala:84:7, :115:30, :116:30
        dst1_r = _RANDOM[6'hD][29:25];	// playground/src/noop/memory.scala:84:7, :116:30, :117:30
        dst_d1_r = {_RANDOM[6'hD][31:30], _RANDOM[6'hE], _RANDOM[6'hF][29:0]};	// playground/src/noop/memory.scala:84:7, :116:30, :118:30
        dst_en1_r = _RANDOM[6'hF][30];	// playground/src/noop/memory.scala:84:7, :118:30, :119:30
        csr_id1_r = {_RANDOM[6'hF][31], _RANDOM[6'h10][10:0]};	// playground/src/noop/memory.scala:84:7, :118:30, :120:30
        csr_d1_r = {_RANDOM[6'h10][31:11], _RANDOM[6'h11], _RANDOM[6'h12][10:0]};	// playground/src/noop/memory.scala:84:7, :120:30, :121:30
        csr_en1_r = _RANDOM[6'h12][11];	// playground/src/noop/memory.scala:84:7, :121:30, :122:30
        rcsr_id1_r = _RANDOM[6'h12][23:12];	// playground/src/noop/memory.scala:84:7, :121:30, :123:30
        special1_r = _RANDOM[6'h12][25:24];	// playground/src/noop/memory.scala:84:7, :121:30, :124:30
        indi1_r = _RANDOM[6'h12][27:26];	// playground/src/noop/memory.scala:84:7, :121:30, :125:30
        recov1_r = _RANDOM[6'h12][28];	// playground/src/noop/memory.scala:84:7, :121:30, :126:30
        valid1_r = _RANDOM[6'h12][29];	// playground/src/noop/memory.scala:84:7, :121:30, :128:30
        is_tlb_r = _RANDOM[6'h12][30];	// playground/src/noop/memory.scala:84:7, :121:30, :134:30
        drop_tlb = _RANDOM[6'h12][31];	// playground/src/noop/memory.scala:84:7, :121:30, :135:30
        inst2_r = _RANDOM[6'h13];	// playground/src/noop/memory.scala:84:7, :198:30
        pc2_r = {_RANDOM[6'h14], _RANDOM[6'h15]};	// playground/src/noop/memory.scala:84:7, :199:30
        excep2_r_cause = {_RANDOM[6'h16], _RANDOM[6'h17]};	// playground/src/noop/memory.scala:84:7, :200:30
        excep2_r_tval = {_RANDOM[6'h18], _RANDOM[6'h19]};	// playground/src/noop/memory.scala:84:7, :200:30
        excep2_r_en = _RANDOM[6'h1A][0];	// playground/src/noop/memory.scala:84:7, :200:30
        excep2_r_pc = {_RANDOM[6'h1A][31:1], _RANDOM[6'h1B], _RANDOM[6'h1C][0]};	// playground/src/noop/memory.scala:84:7, :200:30
        excep2_r_etype = _RANDOM[6'h1C][2:1];	// playground/src/noop/memory.scala:84:7, :200:30
        ctrl2_r_dcMode = _RANDOM[6'h1C][13:9];	// playground/src/noop/memory.scala:84:7, :200:30, :201:30
        mem_data2_r = {_RANDOM[6'h1C][31:19], _RANDOM[6'h1D], _RANDOM[6'h1E][18:0]};	// playground/src/noop/memory.scala:84:7, :200:30, :202:30
        dst2_r = _RANDOM[6'h1E][23:19];	// playground/src/noop/memory.scala:84:7, :202:30, :203:30
        dst_d2_r = {_RANDOM[6'h1E][31:24], _RANDOM[6'h1F], _RANDOM[6'h20][23:0]};	// playground/src/noop/memory.scala:84:7, :202:30, :204:30
        dst_en2_r = _RANDOM[6'h20][24];	// playground/src/noop/memory.scala:84:7, :204:30, :205:30
        csr_id2_r = {_RANDOM[6'h20][31:25], _RANDOM[6'h21][4:0]};	// playground/src/noop/memory.scala:84:7, :204:30, :206:30
        csr_d2_r = {_RANDOM[6'h21][31:5], _RANDOM[6'h22], _RANDOM[6'h23][4:0]};	// playground/src/noop/memory.scala:84:7, :206:30, :207:30
        csr_en2_r = _RANDOM[6'h23][5];	// playground/src/noop/memory.scala:84:7, :207:30, :208:30
        rcsr_id2_r = _RANDOM[6'h23][17:6];	// playground/src/noop/memory.scala:84:7, :207:30, :209:30
        special2_r = _RANDOM[6'h23][19:18];	// playground/src/noop/memory.scala:84:7, :207:30, :210:30
        paddr2_r = {_RANDOM[6'h23][31:20], _RANDOM[6'h24][19:0]};	// playground/src/noop/memory.scala:84:7, :207:30, :211:30
        recov2_r = _RANDOM[6'h24][22];	// playground/src/noop/memory.scala:84:7, :211:30, :213:30
        valid2_r = _RANDOM[6'h24][23];	// playground/src/noop/memory.scala:84:7, :211:30, :214:30
        dc_hs_r = _RANDOM[6'h24][24];	// playground/src/noop/memory.scala:84:7, :211:30, :215:30
        lr_addr_r = {_RANDOM[6'h24][31:25], _RANDOM[6'h25][24:0]};	// playground/src/noop/memory.scala:84:7, :211:30, :217:30
        lr_valid_r = _RANDOM[6'h25][25];	// playground/src/noop/memory.scala:84:7, :217:30, :218:30
        drop_dc = _RANDOM[6'h25][26];	// playground/src/noop/memory.scala:84:7, :217:30, :255:30
        inst3_r = {_RANDOM[6'h25][31:27], _RANDOM[6'h26][26:0]};	// playground/src/noop/memory.scala:84:7, :217:30, :330:30
        pc3_r = {_RANDOM[6'h26][31:27], _RANDOM[6'h27], _RANDOM[6'h28][26:0]};	// playground/src/noop/memory.scala:84:7, :330:30, :331:30
        excep3_r_cause = {_RANDOM[6'h28][31:27], _RANDOM[6'h29], _RANDOM[6'h2A][26:0]};	// playground/src/noop/memory.scala:84:7, :331:30, :332:30
        excep3_r_tval = {_RANDOM[6'h2A][31:27], _RANDOM[6'h2B], _RANDOM[6'h2C][26:0]};	// playground/src/noop/memory.scala:84:7, :332:30
        excep3_r_en = _RANDOM[6'h2C][27];	// playground/src/noop/memory.scala:84:7, :332:30
        excep3_r_pc = {_RANDOM[6'h2C][31:28], _RANDOM[6'h2D], _RANDOM[6'h2E][27:0]};	// playground/src/noop/memory.scala:84:7, :332:30
        excep3_r_etype = _RANDOM[6'h2E][29:28];	// playground/src/noop/memory.scala:84:7, :332:30
        dst3_r = {_RANDOM[6'h2E][31:30], _RANDOM[6'h2F][2:0]};	// playground/src/noop/memory.scala:84:7, :332:30, :333:30
        dst_d3_r = {_RANDOM[6'h2F][31:3], _RANDOM[6'h30], _RANDOM[6'h31][2:0]};	// playground/src/noop/memory.scala:84:7, :333:30, :334:30
        dst_en3_r = _RANDOM[6'h31][3];	// playground/src/noop/memory.scala:84:7, :334:30, :335:30
        csr_id3_r = _RANDOM[6'h31][15:4];	// playground/src/noop/memory.scala:84:7, :334:30, :336:30
        csr_d3_r = {_RANDOM[6'h31][31:16], _RANDOM[6'h32], _RANDOM[6'h33][15:0]};	// playground/src/noop/memory.scala:84:7, :334:30, :337:30
        csr_en3_r = _RANDOM[6'h33][16];	// playground/src/noop/memory.scala:84:7, :337:30, :338:30
        rcsr_id3_r = _RANDOM[6'h33][28:17];	// playground/src/noop/memory.scala:84:7, :337:30, :339:30
        special3_r = _RANDOM[6'h33][30:29];	// playground/src/noop/memory.scala:84:7, :337:30, :340:30
        is_mmio_r = _RANDOM[6'h33][31];	// playground/src/noop/memory.scala:84:7, :337:30, :341:30
        recov3_r = _RANDOM[6'h34][0];	// playground/src/noop/memory.scala:84:7, :342:30
        valid3_r = _RANDOM[6'h34][1];	// playground/src/noop/memory.scala:84:7, :342:30, :343:30
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// playground/src/noop/memory.scala:84:7
      `FIRRTL_AFTER_INITIAL	// playground/src/noop/memory.scala:84:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_ex2mem_drop = drop2_in;	// playground/src/noop/memory.scala:84:7, :103:31
  assign io_ex2mem_stall = stall2_r & ~io_mem2rb_drop | io_mem2rb_stall;	// playground/src/noop/memory.scala:84:7, :98:27, :106:{31,34,45}
  assign io_ex2mem_ready = io_ex2mem_ready_0;	// playground/src/noop/memory.scala:84:7, :165:21, :166:20, :167:31
  assign io_mem2rb_inst = inst3_r;	// playground/src/noop/memory.scala:84:7, :330:30
  assign io_mem2rb_pc = pc3_r;	// playground/src/noop/memory.scala:84:7, :331:30
  assign io_mem2rb_excep_cause = excep3_r_cause;	// playground/src/noop/memory.scala:84:7, :332:30
  assign io_mem2rb_excep_tval = excep3_r_tval;	// playground/src/noop/memory.scala:84:7, :332:30
  assign io_mem2rb_excep_en = excep3_r_en;	// playground/src/noop/memory.scala:84:7, :332:30
  assign io_mem2rb_excep_pc = excep3_r_pc;	// playground/src/noop/memory.scala:84:7, :332:30
  assign io_mem2rb_excep_etype = excep3_r_etype;	// playground/src/noop/memory.scala:84:7, :332:30
  assign io_mem2rb_csr_id = csr_id3_r;	// playground/src/noop/memory.scala:84:7, :336:30
  assign io_mem2rb_csr_d = csr_d3_r;	// playground/src/noop/memory.scala:84:7, :337:30
  assign io_mem2rb_csr_en = csr_en3_r;	// playground/src/noop/memory.scala:84:7, :338:30
  assign io_mem2rb_dst = dst3_r;	// playground/src/noop/memory.scala:84:7, :333:30
  assign io_mem2rb_dst_d = dst_d3_r;	// playground/src/noop/memory.scala:84:7, :334:30
  assign io_mem2rb_dst_en = dst_en3_r;	// playground/src/noop/memory.scala:84:7, :335:30
  assign io_mem2rb_rcsr_id = rcsr_id3_r;	// playground/src/noop/memory.scala:84:7, :339:30
  assign io_mem2rb_special = special3_r;	// playground/src/noop/memory.scala:84:7, :340:30
  assign io_mem2rb_is_mmio = is_mmio_r;	// playground/src/noop/memory.scala:84:7, :341:30
  assign io_mem2rb_recov = recov3_r;	// playground/src/noop/memory.scala:84:7, :342:30
  assign io_mem2rb_valid = valid3_r;	// playground/src/noop/memory.scala:84:7, :343:30
  assign io_dataRW_addr = hs1 ? io_va2pa_paddr : paddr2_r;	// playground/src/noop/memory.scala:84:7, :141:9, :211:30, :257:29, :287:20, :288:31
  assign io_dataRW_wdata = hs1 ? mem_data1_r : mem_data2_r;	// playground/src/noop/memory.scala:84:7, :116:30, :141:9, :202:30, :258:29, :287:20, :288:31
  assign io_dataRW_dc_mode = io_dataRW_dc_mode_0;	// playground/src/noop/memory.scala:84:7, :262:14, :263:30, :279:27
  assign io_dataRW_amo = hs1 ? inst1_r[31:27] : inst2_r[31:27];	// playground/src/noop/memory.scala:84:7, :111:30, :141:9, :198:30, :259:{29,42,59}, :287:20, :288:31
  assign io_va2pa_vaddr = hs_in ? io_ex2mem_mem_addr : mem_addr1_r;	// playground/src/noop/memory.scala:84:7, :115:30, :137:35, :161:27
  assign io_va2pa_vvalid =
    ~drop2_in & hs_in ? (|io_ex2mem_ctrl_dcMode) : ~drop2_in & is_tlb_r & ~hs1;	// playground/src/noop/memory.scala:84:7, :103:31, :107:34, :134:30, :137:35, :141:9, :160:45, :162:{21,24,46,49}, :172:20, :173:20, :176:29, :287:20, :288:31
  assign io_va2pa_m_type = {1'h1, hs_in ? io_ex2mem_ctrl_dcMode[3] : ctrl1_r_dcMode[3]};	// playground/src/noop/memory.scala:84:7, :85:16, :114:30, :137:35, :163:26, :164:27, :169:29
  assign io_d_mem1_id = dst1_r;	// playground/src/noop/memory.scala:84:7, :117:30
  assign io_d_mem1_data = dst_d1_r;	// playground/src/noop/memory.scala:84:7, :118:30
  assign io_d_mem1_state =
    dst_en1_r
      ? (valid1_r & ~(ctrl1_r_dcMode[2] | indi1_r[1]) ? 2'h1 : {valid1_r, 1'h0})
      : 2'h0;	// playground/src/noop/memory.scala:84:7, :105:31, :107:31, :113:43, :114:30, :119:30, :125:30, :128:30, :188:21, :189:25, :190:{25,28,44,55,65,80}, :191:25, :192:25, :193:25, :195:25
  assign io_d_mem2_id = dst2_r;	// playground/src/noop/memory.scala:84:7, :203:30
  assign io_d_mem2_data = dst_d2_r;	// playground/src/noop/memory.scala:84:7, :204:30
  assign io_d_mem2_state =
    dst_en2_r ? (valid2_r & ~(|ctrl2_r_dcMode) ? 2'h1 : {valid2_r, 1'h0}) : 2'h0;	// playground/src/noop/memory.scala:84:7, :105:31, :107:31, :113:43, :191:25, :201:30, :205:30, :214:30, :254:39, :320:21, :321:25, :322:{25,28,37}, :323:25, :324:25, :325:25, :327:25
  assign io_d_mem3_id = dst3_r;	// playground/src/noop/memory.scala:84:7, :333:30
  assign io_d_mem3_data = dst_d3_r;	// playground/src/noop/memory.scala:84:7, :334:30
  assign io_d_mem3_state = {1'h0, valid3_r & dst_en3_r};	// playground/src/noop/memory.scala:84:7, :105:31, :107:31, :335:30, :343:30, :403:{19,32}, :404:25, :406:25
endmodule

module Writeback(	// playground/src/noop/writeback.scala:9:7
  input         clock,	// playground/src/noop/writeback.scala:9:7
                reset,	// playground/src/noop/writeback.scala:9:7
  input  [31:0] io_mem2rb_inst,	// playground/src/noop/writeback.scala:10:16
  input  [63:0] io_mem2rb_pc,	// playground/src/noop/writeback.scala:10:16
                io_mem2rb_excep_cause,	// playground/src/noop/writeback.scala:10:16
                io_mem2rb_excep_tval,	// playground/src/noop/writeback.scala:10:16
  input         io_mem2rb_excep_en,	// playground/src/noop/writeback.scala:10:16
  input  [63:0] io_mem2rb_excep_pc,	// playground/src/noop/writeback.scala:10:16
  input  [1:0]  io_mem2rb_excep_etype,	// playground/src/noop/writeback.scala:10:16
  input  [11:0] io_mem2rb_csr_id,	// playground/src/noop/writeback.scala:10:16
  input  [63:0] io_mem2rb_csr_d,	// playground/src/noop/writeback.scala:10:16
  input         io_mem2rb_csr_en,	// playground/src/noop/writeback.scala:10:16
  input  [4:0]  io_mem2rb_dst,	// playground/src/noop/writeback.scala:10:16
  input  [63:0] io_mem2rb_dst_d,	// playground/src/noop/writeback.scala:10:16
  input         io_mem2rb_dst_en,	// playground/src/noop/writeback.scala:10:16
  input  [11:0] io_mem2rb_rcsr_id,	// playground/src/noop/writeback.scala:10:16
  input  [1:0]  io_mem2rb_special,	// playground/src/noop/writeback.scala:10:16
  input         io_mem2rb_is_mmio,	// playground/src/noop/writeback.scala:10:16
  output        io_mem2rb_drop,	// playground/src/noop/writeback.scala:10:16
                io_mem2rb_stall,	// playground/src/noop/writeback.scala:10:16
  input         io_mem2rb_recov,	// playground/src/noop/writeback.scala:10:16
                io_mem2rb_valid,	// playground/src/noop/writeback.scala:10:16
  output        io_mem2rb_ready,	// playground/src/noop/writeback.scala:10:16
  output [4:0]  io_wReg_id,	// playground/src/noop/writeback.scala:10:16
  output [63:0] io_wReg_data,	// playground/src/noop/writeback.scala:10:16
  output        io_wReg_en,	// playground/src/noop/writeback.scala:10:16
  output [11:0] io_wCsr_id,	// playground/src/noop/writeback.scala:10:16
  output [63:0] io_wCsr_data,	// playground/src/noop/writeback.scala:10:16
  output        io_wCsr_en,	// playground/src/noop/writeback.scala:10:16
  output [63:0] io_excep_cause,	// playground/src/noop/writeback.scala:10:16
                io_excep_tval,	// playground/src/noop/writeback.scala:10:16
  output        io_excep_en,	// playground/src/noop/writeback.scala:10:16
  output [63:0] io_excep_pc,	// playground/src/noop/writeback.scala:10:16
  output [1:0]  io_excep_etype,	// playground/src/noop/writeback.scala:10:16
  output [63:0] io_wb2if_seq_pc,	// playground/src/noop/writeback.scala:10:16
  output        io_wb2if_valid,	// playground/src/noop/writeback.scala:10:16
                io_recov,	// playground/src/noop/writeback.scala:10:16
                io_flush_tlb,	// playground/src/noop/writeback.scala:10:16
                io_flush_cache	// playground/src/noop/writeback.scala:10:16
);

  reg        recov_r;	// playground/src/noop/writeback.scala:22:30
  reg [63:0] forceJmp_seq_pc;	// playground/src/noop/writeback.scala:25:30
  reg        forceJmp_valid;	// playground/src/noop/writeback.scala:25:30
  reg        tlb_r;	// playground/src/noop/writeback.scala:26:30
  reg        cache_r;	// playground/src/noop/writeback.scala:27:30
  always @(posedge clock) begin	// playground/src/noop/writeback.scala:9:7
    if (reset) begin	// playground/src/noop/writeback.scala:9:7
      recov_r <= 1'h0;	// playground/src/noop/writeback.scala:9:7, :22:30
      forceJmp_seq_pc <= 64'h0;	// playground/src/noop/writeback.scala:25:{30,43}
      forceJmp_valid <= 1'h0;	// playground/src/noop/writeback.scala:9:7, :25:30
      tlb_r <= 1'h0;	// playground/src/noop/writeback.scala:9:7, :26:30
      cache_r <= 1'h0;	// playground/src/noop/writeback.scala:9:7, :27:30
    end
    else begin	// playground/src/noop/writeback.scala:9:7
      automatic logic _GEN = (|io_mem2rb_special) | io_mem2rb_recov & ~io_mem2rb_excep_en;	// playground/src/noop/writeback.scala:67:{36,44,64,67}
      automatic logic _GEN_0 = io_mem2rb_valid & _GEN;	// playground/src/noop/writeback.scala:25:30, :56:30, :67:{44,88}, :69:33
      automatic logic _GEN_1 = io_mem2rb_special == 2'h1;	// playground/src/noop/writeback.scala:9:7, :70:40
      recov_r <= io_mem2rb_valid & io_mem2rb_recov;	// playground/src/noop/writeback.scala:22:30, :24:32, :55:18, :56:30, :64:21
      if (_GEN_0)	// playground/src/noop/writeback.scala:25:30, :56:30, :67:88, :69:33
        forceJmp_seq_pc <= io_mem2rb_pc + 64'h4;	// playground/src/noop/writeback.scala:25:30, :69:49
      forceJmp_valid <= io_mem2rb_valid & _GEN;	// playground/src/noop/writeback.scala:25:30, :34:21, :55:18, :56:30, :67:{44,88}
      tlb_r <= _GEN_0 & ~_GEN_1 & io_mem2rb_special == 2'h2;	// playground/src/noop/writeback.scala:9:7, :25:30, :26:30, :32:21, :55:18, :56:30, :67:88, :69:33, :70:{40,60}, :72:{46,69}
      cache_r <= _GEN_0 & _GEN_1;	// playground/src/noop/writeback.scala:25:30, :27:30, :33:21, :55:18, :56:30, :67:88, :69:33, :70:{40,60}
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// playground/src/noop/writeback.scala:9:7
    `ifdef FIRRTL_BEFORE_INITIAL	// playground/src/noop/writeback.scala:9:7
      `FIRRTL_BEFORE_INITIAL	// playground/src/noop/writeback.scala:9:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// playground/src/noop/writeback.scala:9:7
      automatic logic [31:0] _RANDOM[0:2];	// playground/src/noop/writeback.scala:9:7
      `ifdef INIT_RANDOM_PROLOG_	// playground/src/noop/writeback.scala:9:7
        `INIT_RANDOM_PROLOG_	// playground/src/noop/writeback.scala:9:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// playground/src/noop/writeback.scala:9:7
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// playground/src/noop/writeback.scala:9:7
        end	// playground/src/noop/writeback.scala:9:7
        recov_r = _RANDOM[2'h0][1];	// playground/src/noop/writeback.scala:9:7, :22:30
        forceJmp_seq_pc = {_RANDOM[2'h0][31:3], _RANDOM[2'h1], _RANDOM[2'h2][2:0]};	// playground/src/noop/writeback.scala:9:7, :22:30, :25:30
        forceJmp_valid = _RANDOM[2'h2][3];	// playground/src/noop/writeback.scala:9:7, :25:30
        tlb_r = _RANDOM[2'h2][4];	// playground/src/noop/writeback.scala:9:7, :25:30, :26:30
        cache_r = _RANDOM[2'h2][5];	// playground/src/noop/writeback.scala:9:7, :25:30, :27:30
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// playground/src/noop/writeback.scala:9:7
      `FIRRTL_AFTER_INITIAL	// playground/src/noop/writeback.scala:9:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_mem2rb_drop = 1'h0;	// playground/src/noop/writeback.scala:9:7
  assign io_mem2rb_stall = 1'h0;	// playground/src/noop/writeback.scala:9:7
  assign io_mem2rb_ready = io_mem2rb_valid;	// playground/src/noop/writeback.scala:9:7
  assign io_wReg_id = io_mem2rb_dst;	// playground/src/noop/writeback.scala:9:7
  assign io_wReg_data = io_mem2rb_dst_d;	// playground/src/noop/writeback.scala:9:7
  assign io_wReg_en = io_mem2rb_valid & io_mem2rb_dst_en;	// playground/src/noop/writeback.scala:9:7, :44:21, :55:18, :56:30, :58:29
  assign io_wCsr_id = io_mem2rb_csr_id;	// playground/src/noop/writeback.scala:9:7
  assign io_wCsr_data = io_mem2rb_csr_d;	// playground/src/noop/writeback.scala:9:7
  assign io_wCsr_en = io_mem2rb_valid & io_mem2rb_csr_en;	// playground/src/noop/writeback.scala:9:7, :47:21, :55:18, :56:30, :59:29
  assign io_excep_cause = io_mem2rb_excep_cause;	// playground/src/noop/writeback.scala:9:7
  assign io_excep_tval = io_mem2rb_excep_tval;	// playground/src/noop/writeback.scala:9:7
  assign io_excep_en = io_mem2rb_valid & io_mem2rb_excep_en;	// playground/src/noop/writeback.scala:9:7, :49:21, :55:18, :56:30, :60:29
  assign io_excep_pc = io_mem2rb_excep_pc;	// playground/src/noop/writeback.scala:9:7
  assign io_excep_etype = io_mem2rb_excep_etype;	// playground/src/noop/writeback.scala:9:7
  assign io_wb2if_seq_pc = forceJmp_seq_pc;	// playground/src/noop/writeback.scala:9:7, :25:30
  assign io_wb2if_valid = forceJmp_valid;	// playground/src/noop/writeback.scala:9:7, :25:30
  assign io_recov = recov_r;	// playground/src/noop/writeback.scala:9:7, :22:30
  assign io_flush_tlb = tlb_r;	// playground/src/noop/writeback.scala:9:7, :26:30
  assign io_flush_cache = cache_r;	// playground/src/noop/writeback.scala:9:7, :27:30
endmodule

module Regs(	// playground/src/noop/regs.scala:9:7
  input         clock,	// playground/src/noop/regs.scala:9:7
                reset,	// playground/src/noop/regs.scala:9:7
  input  [4:0]  io_rs1_id,	// playground/src/noop/regs.scala:10:16
  output [63:0] io_rs1_data,	// playground/src/noop/regs.scala:10:16
  input  [4:0]  io_rs2_id,	// playground/src/noop/regs.scala:10:16
  output [63:0] io_rs2_data,	// playground/src/noop/regs.scala:10:16
  input  [4:0]  io_dst_id,	// playground/src/noop/regs.scala:10:16
  input  [63:0] io_dst_data,	// playground/src/noop/regs.scala:10:16
  input         io_dst_en	// playground/src/noop/regs.scala:10:16
);

  reg  [63:0]       regs_0;	// playground/src/noop/regs.scala:15:23
  reg  [63:0]       regs_1;	// playground/src/noop/regs.scala:15:23
  reg  [63:0]       regs_2;	// playground/src/noop/regs.scala:15:23
  reg  [63:0]       regs_3;	// playground/src/noop/regs.scala:15:23
  reg  [63:0]       regs_4;	// playground/src/noop/regs.scala:15:23
  reg  [63:0]       regs_5;	// playground/src/noop/regs.scala:15:23
  reg  [63:0]       regs_6;	// playground/src/noop/regs.scala:15:23
  reg  [63:0]       regs_7;	// playground/src/noop/regs.scala:15:23
  reg  [63:0]       regs_8;	// playground/src/noop/regs.scala:15:23
  reg  [63:0]       regs_9;	// playground/src/noop/regs.scala:15:23
  reg  [63:0]       regs_10;	// playground/src/noop/regs.scala:15:23
  reg  [63:0]       regs_11;	// playground/src/noop/regs.scala:15:23
  reg  [63:0]       regs_12;	// playground/src/noop/regs.scala:15:23
  reg  [63:0]       regs_13;	// playground/src/noop/regs.scala:15:23
  reg  [63:0]       regs_14;	// playground/src/noop/regs.scala:15:23
  reg  [63:0]       regs_15;	// playground/src/noop/regs.scala:15:23
  reg  [63:0]       regs_16;	// playground/src/noop/regs.scala:15:23
  reg  [63:0]       regs_17;	// playground/src/noop/regs.scala:15:23
  reg  [63:0]       regs_18;	// playground/src/noop/regs.scala:15:23
  reg  [63:0]       regs_19;	// playground/src/noop/regs.scala:15:23
  reg  [63:0]       regs_20;	// playground/src/noop/regs.scala:15:23
  reg  [63:0]       regs_21;	// playground/src/noop/regs.scala:15:23
  reg  [63:0]       regs_22;	// playground/src/noop/regs.scala:15:23
  reg  [63:0]       regs_23;	// playground/src/noop/regs.scala:15:23
  reg  [63:0]       regs_24;	// playground/src/noop/regs.scala:15:23
  reg  [63:0]       regs_25;	// playground/src/noop/regs.scala:15:23
  reg  [63:0]       regs_26;	// playground/src/noop/regs.scala:15:23
  reg  [63:0]       regs_27;	// playground/src/noop/regs.scala:15:23
  reg  [63:0]       regs_28;	// playground/src/noop/regs.scala:15:23
  reg  [63:0]       regs_29;	// playground/src/noop/regs.scala:15:23
  reg  [63:0]       regs_30;	// playground/src/noop/regs.scala:15:23
  reg  [63:0]       regs_31;	// playground/src/noop/regs.scala:15:23
  wire [31:0][63:0] _GEN =
    {{regs_31},
     {regs_30},
     {regs_29},
     {regs_28},
     {regs_27},
     {regs_26},
     {regs_25},
     {regs_24},
     {regs_23},
     {regs_22},
     {regs_21},
     {regs_20},
     {regs_19},
     {regs_18},
     {regs_17},
     {regs_16},
     {regs_15},
     {regs_14},
     {regs_13},
     {regs_12},
     {regs_11},
     {regs_10},
     {regs_9},
     {regs_8},
     {regs_7},
     {regs_6},
     {regs_5},
     {regs_4},
     {regs_3},
     {regs_2},
     {regs_1},
     {regs_0}};	// playground/src/noop/regs.scala:15:23, :16:17
  always @(posedge clock) begin	// playground/src/noop/regs.scala:9:7
    if (reset) begin	// playground/src/noop/regs.scala:9:7
      regs_0 <= 64'h0;	// playground/src/noop/regs.scala:15:{23,31}
      regs_1 <= 64'h0;	// playground/src/noop/regs.scala:15:{23,31}
      regs_2 <= 64'h0;	// playground/src/noop/regs.scala:15:{23,31}
      regs_3 <= 64'h0;	// playground/src/noop/regs.scala:15:{23,31}
      regs_4 <= 64'h0;	// playground/src/noop/regs.scala:15:{23,31}
      regs_5 <= 64'h0;	// playground/src/noop/regs.scala:15:{23,31}
      regs_6 <= 64'h0;	// playground/src/noop/regs.scala:15:{23,31}
      regs_7 <= 64'h0;	// playground/src/noop/regs.scala:15:{23,31}
      regs_8 <= 64'h0;	// playground/src/noop/regs.scala:15:{23,31}
      regs_9 <= 64'h0;	// playground/src/noop/regs.scala:15:{23,31}
      regs_10 <= 64'h0;	// playground/src/noop/regs.scala:15:{23,31}
      regs_11 <= 64'h0;	// playground/src/noop/regs.scala:15:{23,31}
      regs_12 <= 64'h0;	// playground/src/noop/regs.scala:15:{23,31}
      regs_13 <= 64'h0;	// playground/src/noop/regs.scala:15:{23,31}
      regs_14 <= 64'h0;	// playground/src/noop/regs.scala:15:{23,31}
      regs_15 <= 64'h0;	// playground/src/noop/regs.scala:15:{23,31}
      regs_16 <= 64'h0;	// playground/src/noop/regs.scala:15:{23,31}
      regs_17 <= 64'h0;	// playground/src/noop/regs.scala:15:{23,31}
      regs_18 <= 64'h0;	// playground/src/noop/regs.scala:15:{23,31}
      regs_19 <= 64'h0;	// playground/src/noop/regs.scala:15:{23,31}
      regs_20 <= 64'h0;	// playground/src/noop/regs.scala:15:{23,31}
      regs_21 <= 64'h0;	// playground/src/noop/regs.scala:15:{23,31}
      regs_22 <= 64'h0;	// playground/src/noop/regs.scala:15:{23,31}
      regs_23 <= 64'h0;	// playground/src/noop/regs.scala:15:{23,31}
      regs_24 <= 64'h0;	// playground/src/noop/regs.scala:15:{23,31}
      regs_25 <= 64'h0;	// playground/src/noop/regs.scala:15:{23,31}
      regs_26 <= 64'h0;	// playground/src/noop/regs.scala:15:{23,31}
      regs_27 <= 64'h0;	// playground/src/noop/regs.scala:15:{23,31}
      regs_28 <= 64'h0;	// playground/src/noop/regs.scala:15:{23,31}
      regs_29 <= 64'h0;	// playground/src/noop/regs.scala:15:{23,31}
      regs_30 <= 64'h0;	// playground/src/noop/regs.scala:15:{23,31}
      regs_31 <= 64'h0;	// playground/src/noop/regs.scala:15:{23,31}
    end
    else begin	// playground/src/noop/regs.scala:9:7
      automatic logic _GEN_0 = io_dst_en & (|io_dst_id);	// playground/src/noop/regs.scala:18:{20,33}
      if (_GEN_0 & ~(|io_dst_id))	// playground/src/noop/regs.scala:15:23, :18:{20,33,41}, :19:25
        regs_0 <= io_dst_data;	// playground/src/noop/regs.scala:15:23
      if (_GEN_0 & io_dst_id == 5'h1)	// playground/src/noop/regs.scala:15:23, :18:{20,41}, :19:25
        regs_1 <= io_dst_data;	// playground/src/noop/regs.scala:15:23
      if (_GEN_0 & io_dst_id == 5'h2)	// playground/src/noop/regs.scala:15:23, :18:{20,41}, :19:25
        regs_2 <= io_dst_data;	// playground/src/noop/regs.scala:15:23
      if (_GEN_0 & io_dst_id == 5'h3)	// playground/src/noop/regs.scala:15:23, :18:{20,41}, :19:25
        regs_3 <= io_dst_data;	// playground/src/noop/regs.scala:15:23
      if (_GEN_0 & io_dst_id == 5'h4)	// playground/src/noop/regs.scala:15:23, :18:{20,41}, :19:25
        regs_4 <= io_dst_data;	// playground/src/noop/regs.scala:15:23
      if (_GEN_0 & io_dst_id == 5'h5)	// playground/src/noop/regs.scala:15:23, :18:{20,41}, :19:25
        regs_5 <= io_dst_data;	// playground/src/noop/regs.scala:15:23
      if (_GEN_0 & io_dst_id == 5'h6)	// playground/src/noop/regs.scala:15:23, :18:{20,41}, :19:25
        regs_6 <= io_dst_data;	// playground/src/noop/regs.scala:15:23
      if (_GEN_0 & io_dst_id == 5'h7)	// playground/src/noop/regs.scala:15:23, :18:{20,41}, :19:25
        regs_7 <= io_dst_data;	// playground/src/noop/regs.scala:15:23
      if (_GEN_0 & io_dst_id == 5'h8)	// playground/src/noop/regs.scala:15:23, :18:{20,41}, :19:25
        regs_8 <= io_dst_data;	// playground/src/noop/regs.scala:15:23
      if (_GEN_0 & io_dst_id == 5'h9)	// playground/src/noop/regs.scala:15:23, :18:{20,41}, :19:25
        regs_9 <= io_dst_data;	// playground/src/noop/regs.scala:15:23
      if (_GEN_0 & io_dst_id == 5'hA)	// playground/src/noop/regs.scala:15:23, :18:{20,41}, :19:25
        regs_10 <= io_dst_data;	// playground/src/noop/regs.scala:15:23
      if (_GEN_0 & io_dst_id == 5'hB)	// playground/src/noop/regs.scala:15:23, :18:{20,41}, :19:25
        regs_11 <= io_dst_data;	// playground/src/noop/regs.scala:15:23
      if (_GEN_0 & io_dst_id == 5'hC)	// playground/src/noop/regs.scala:15:23, :18:{20,41}, :19:25
        regs_12 <= io_dst_data;	// playground/src/noop/regs.scala:15:23
      if (_GEN_0 & io_dst_id == 5'hD)	// playground/src/noop/regs.scala:15:23, :18:{20,41}, :19:25
        regs_13 <= io_dst_data;	// playground/src/noop/regs.scala:15:23
      if (_GEN_0 & io_dst_id == 5'hE)	// playground/src/noop/regs.scala:15:23, :18:{20,41}, :19:25
        regs_14 <= io_dst_data;	// playground/src/noop/regs.scala:15:23
      if (_GEN_0 & io_dst_id == 5'hF)	// playground/src/noop/regs.scala:15:23, :18:{20,41}, :19:25
        regs_15 <= io_dst_data;	// playground/src/noop/regs.scala:15:23
      if (_GEN_0 & io_dst_id == 5'h10)	// playground/src/noop/regs.scala:15:23, :18:{20,41}, :19:25
        regs_16 <= io_dst_data;	// playground/src/noop/regs.scala:15:23
      if (_GEN_0 & io_dst_id == 5'h11)	// playground/src/noop/regs.scala:15:23, :18:{20,41}, :19:25
        regs_17 <= io_dst_data;	// playground/src/noop/regs.scala:15:23
      if (_GEN_0 & io_dst_id == 5'h12)	// playground/src/noop/regs.scala:15:23, :18:{20,41}, :19:25
        regs_18 <= io_dst_data;	// playground/src/noop/regs.scala:15:23
      if (_GEN_0 & io_dst_id == 5'h13)	// playground/src/noop/regs.scala:15:23, :18:{20,41}, :19:25
        regs_19 <= io_dst_data;	// playground/src/noop/regs.scala:15:23
      if (_GEN_0 & io_dst_id == 5'h14)	// playground/src/noop/regs.scala:15:23, :18:{20,41}, :19:25
        regs_20 <= io_dst_data;	// playground/src/noop/regs.scala:15:23
      if (_GEN_0 & io_dst_id == 5'h15)	// playground/src/noop/regs.scala:15:23, :18:{20,41}, :19:25
        regs_21 <= io_dst_data;	// playground/src/noop/regs.scala:15:23
      if (_GEN_0 & io_dst_id == 5'h16)	// playground/src/noop/regs.scala:15:23, :18:{20,41}, :19:25
        regs_22 <= io_dst_data;	// playground/src/noop/regs.scala:15:23
      if (_GEN_0 & io_dst_id == 5'h17)	// playground/src/noop/regs.scala:15:23, :18:{20,41}, :19:25
        regs_23 <= io_dst_data;	// playground/src/noop/regs.scala:15:23
      if (_GEN_0 & io_dst_id == 5'h18)	// playground/src/noop/regs.scala:15:23, :18:{20,41}, :19:25
        regs_24 <= io_dst_data;	// playground/src/noop/regs.scala:15:23
      if (_GEN_0 & io_dst_id == 5'h19)	// playground/src/noop/regs.scala:15:23, :18:{20,41}, :19:25
        regs_25 <= io_dst_data;	// playground/src/noop/regs.scala:15:23
      if (_GEN_0 & io_dst_id == 5'h1A)	// playground/src/noop/regs.scala:15:23, :18:{20,41}, :19:25
        regs_26 <= io_dst_data;	// playground/src/noop/regs.scala:15:23
      if (_GEN_0 & io_dst_id == 5'h1B)	// playground/src/noop/regs.scala:15:23, :18:{20,41}, :19:25
        regs_27 <= io_dst_data;	// playground/src/noop/regs.scala:15:23
      if (_GEN_0 & io_dst_id == 5'h1C)	// playground/src/noop/regs.scala:15:23, :18:{20,41}, :19:25
        regs_28 <= io_dst_data;	// playground/src/noop/regs.scala:15:23
      if (_GEN_0 & io_dst_id == 5'h1D)	// playground/src/noop/regs.scala:15:23, :18:{20,41}, :19:25
        regs_29 <= io_dst_data;	// playground/src/noop/regs.scala:15:23
      if (_GEN_0 & io_dst_id == 5'h1E)	// playground/src/noop/regs.scala:15:23, :18:{20,41}, :19:25
        regs_30 <= io_dst_data;	// playground/src/noop/regs.scala:15:23
      if (_GEN_0 & (&io_dst_id))	// playground/src/noop/regs.scala:15:23, :18:{20,41}, :19:25
        regs_31 <= io_dst_data;	// playground/src/noop/regs.scala:15:23
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// playground/src/noop/regs.scala:9:7
    `ifdef FIRRTL_BEFORE_INITIAL	// playground/src/noop/regs.scala:9:7
      `FIRRTL_BEFORE_INITIAL	// playground/src/noop/regs.scala:9:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// playground/src/noop/regs.scala:9:7
      automatic logic [31:0] _RANDOM[0:63];	// playground/src/noop/regs.scala:9:7
      `ifdef INIT_RANDOM_PROLOG_	// playground/src/noop/regs.scala:9:7
        `INIT_RANDOM_PROLOG_	// playground/src/noop/regs.scala:9:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// playground/src/noop/regs.scala:9:7
        for (logic [6:0] i = 7'h0; i < 7'h40; i += 7'h1) begin
          _RANDOM[i[5:0]] = `RANDOM;	// playground/src/noop/regs.scala:9:7
        end	// playground/src/noop/regs.scala:9:7
        regs_0 = {_RANDOM[6'h0], _RANDOM[6'h1]};	// playground/src/noop/regs.scala:9:7, :15:23
        regs_1 = {_RANDOM[6'h2], _RANDOM[6'h3]};	// playground/src/noop/regs.scala:9:7, :15:23
        regs_2 = {_RANDOM[6'h4], _RANDOM[6'h5]};	// playground/src/noop/regs.scala:9:7, :15:23
        regs_3 = {_RANDOM[6'h6], _RANDOM[6'h7]};	// playground/src/noop/regs.scala:9:7, :15:23
        regs_4 = {_RANDOM[6'h8], _RANDOM[6'h9]};	// playground/src/noop/regs.scala:9:7, :15:23
        regs_5 = {_RANDOM[6'hA], _RANDOM[6'hB]};	// playground/src/noop/regs.scala:9:7, :15:23
        regs_6 = {_RANDOM[6'hC], _RANDOM[6'hD]};	// playground/src/noop/regs.scala:9:7, :15:23
        regs_7 = {_RANDOM[6'hE], _RANDOM[6'hF]};	// playground/src/noop/regs.scala:9:7, :15:23
        regs_8 = {_RANDOM[6'h10], _RANDOM[6'h11]};	// playground/src/noop/regs.scala:9:7, :15:23
        regs_9 = {_RANDOM[6'h12], _RANDOM[6'h13]};	// playground/src/noop/regs.scala:9:7, :15:23
        regs_10 = {_RANDOM[6'h14], _RANDOM[6'h15]};	// playground/src/noop/regs.scala:9:7, :15:23
        regs_11 = {_RANDOM[6'h16], _RANDOM[6'h17]};	// playground/src/noop/regs.scala:9:7, :15:23
        regs_12 = {_RANDOM[6'h18], _RANDOM[6'h19]};	// playground/src/noop/regs.scala:9:7, :15:23
        regs_13 = {_RANDOM[6'h1A], _RANDOM[6'h1B]};	// playground/src/noop/regs.scala:9:7, :15:23
        regs_14 = {_RANDOM[6'h1C], _RANDOM[6'h1D]};	// playground/src/noop/regs.scala:9:7, :15:23
        regs_15 = {_RANDOM[6'h1E], _RANDOM[6'h1F]};	// playground/src/noop/regs.scala:9:7, :15:23
        regs_16 = {_RANDOM[6'h20], _RANDOM[6'h21]};	// playground/src/noop/regs.scala:9:7, :15:23
        regs_17 = {_RANDOM[6'h22], _RANDOM[6'h23]};	// playground/src/noop/regs.scala:9:7, :15:23
        regs_18 = {_RANDOM[6'h24], _RANDOM[6'h25]};	// playground/src/noop/regs.scala:9:7, :15:23
        regs_19 = {_RANDOM[6'h26], _RANDOM[6'h27]};	// playground/src/noop/regs.scala:9:7, :15:23
        regs_20 = {_RANDOM[6'h28], _RANDOM[6'h29]};	// playground/src/noop/regs.scala:9:7, :15:23
        regs_21 = {_RANDOM[6'h2A], _RANDOM[6'h2B]};	// playground/src/noop/regs.scala:9:7, :15:23
        regs_22 = {_RANDOM[6'h2C], _RANDOM[6'h2D]};	// playground/src/noop/regs.scala:9:7, :15:23
        regs_23 = {_RANDOM[6'h2E], _RANDOM[6'h2F]};	// playground/src/noop/regs.scala:9:7, :15:23
        regs_24 = {_RANDOM[6'h30], _RANDOM[6'h31]};	// playground/src/noop/regs.scala:9:7, :15:23
        regs_25 = {_RANDOM[6'h32], _RANDOM[6'h33]};	// playground/src/noop/regs.scala:9:7, :15:23
        regs_26 = {_RANDOM[6'h34], _RANDOM[6'h35]};	// playground/src/noop/regs.scala:9:7, :15:23
        regs_27 = {_RANDOM[6'h36], _RANDOM[6'h37]};	// playground/src/noop/regs.scala:9:7, :15:23
        regs_28 = {_RANDOM[6'h38], _RANDOM[6'h39]};	// playground/src/noop/regs.scala:9:7, :15:23
        regs_29 = {_RANDOM[6'h3A], _RANDOM[6'h3B]};	// playground/src/noop/regs.scala:9:7, :15:23
        regs_30 = {_RANDOM[6'h3C], _RANDOM[6'h3D]};	// playground/src/noop/regs.scala:9:7, :15:23
        regs_31 = {_RANDOM[6'h3E], _RANDOM[6'h3F]};	// playground/src/noop/regs.scala:9:7, :15:23
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// playground/src/noop/regs.scala:9:7
      `FIRRTL_AFTER_INITIAL	// playground/src/noop/regs.scala:9:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_rs1_data = _GEN[io_rs1_id];	// playground/src/noop/regs.scala:9:7, :16:17
  assign io_rs2_data = _GEN[io_rs2_id];	// playground/src/noop/regs.scala:9:7, :16:17, :17:17
endmodule

module Csrs(	// playground/src/noop/regs.scala:26:7
  input         clock,	// playground/src/noop/regs.scala:26:7
                reset,	// playground/src/noop/regs.scala:26:7
  input  [11:0] io_rs_id,	// playground/src/noop/regs.scala:27:16
  output [63:0] io_rs_data,	// playground/src/noop/regs.scala:27:16
  output        io_rs_is_err,	// playground/src/noop/regs.scala:27:16
  input  [11:0] io_rd_id,	// playground/src/noop/regs.scala:27:16
  input  [63:0] io_rd_data,	// playground/src/noop/regs.scala:27:16
  input         io_rd_en,	// playground/src/noop/regs.scala:27:16
  input  [63:0] io_excep_cause,	// playground/src/noop/regs.scala:27:16
                io_excep_tval,	// playground/src/noop/regs.scala:27:16
  input         io_excep_en,	// playground/src/noop/regs.scala:27:16
  input  [63:0] io_excep_pc,	// playground/src/noop/regs.scala:27:16
  input  [1:0]  io_excep_etype,	// playground/src/noop/regs.scala:27:16
  output [1:0]  io_mmuState_priv,	// playground/src/noop/regs.scala:27:16
  output [63:0] io_mmuState_mstatus,	// playground/src/noop/regs.scala:27:16
                io_mmuState_satp,	// playground/src/noop/regs.scala:27:16
  output [1:0]  io_idState_priv,	// playground/src/noop/regs.scala:27:16
  output [63:0] io_reg2if_seq_pc,	// playground/src/noop/regs.scala:27:16
  output        io_reg2if_valid,	// playground/src/noop/regs.scala:27:16
                io_intr_out_en,	// playground/src/noop/regs.scala:27:16
  output [63:0] io_intr_out_cause,	// playground/src/noop/regs.scala:27:16
  input         io_clint_raise,	// playground/src/noop/regs.scala:27:16
                io_clint_clear,	// playground/src/noop/regs.scala:27:16
                io_plic_m_raise,	// playground/src/noop/regs.scala:27:16
                io_plic_m_clear,	// playground/src/noop/regs.scala:27:16
                io_plic_s_raise,	// playground/src/noop/regs.scala:27:16
                io_plic_s_clear,	// playground/src/noop/regs.scala:27:16
  output [63:0] io_updateNextPc_seq_pc,	// playground/src/noop/regs.scala:27:16
  output        io_updateNextPc_valid,	// playground/src/noop/regs.scala:27:16
  input         io_intr_msip_raise,	// playground/src/noop/regs.scala:27:16
                io_intr_msip_clear	// playground/src/noop/regs.scala:27:16
);

  reg  [1:0]  priv;	// playground/src/noop/regs.scala:41:30
  reg  [63:0] misa;	// playground/src/noop/regs.scala:42:30
  reg  [63:0] mstatus;	// playground/src/noop/regs.scala:43:30
  reg  [63:0] mepc;	// playground/src/noop/regs.scala:44:30
  reg  [63:0] mtval;	// playground/src/noop/regs.scala:45:30
  reg  [63:0] mscratch;	// playground/src/noop/regs.scala:46:30
  reg  [63:0] mcause;	// playground/src/noop/regs.scala:47:30
  reg  [63:0] mtvec;	// playground/src/noop/regs.scala:48:30
  reg  [63:0] mie;	// playground/src/noop/regs.scala:49:30
  reg  [63:0] mip;	// playground/src/noop/regs.scala:50:30
  reg  [63:0] medeleg;	// playground/src/noop/regs.scala:51:30
  reg  [63:0] mideleg;	// playground/src/noop/regs.scala:52:30
  reg  [31:0] mcounteren;	// playground/src/noop/regs.scala:53:30
  reg  [31:0] scounteren;	// playground/src/noop/regs.scala:54:30
  reg  [63:0] sepc;	// playground/src/noop/regs.scala:55:30
  reg  [63:0] stval;	// playground/src/noop/regs.scala:56:30
  reg  [63:0] sscratch;	// playground/src/noop/regs.scala:57:30
  reg  [63:0] stvec;	// playground/src/noop/regs.scala:58:30
  reg  [63:0] satp;	// playground/src/noop/regs.scala:59:30
  reg  [63:0] scause;	// playground/src/noop/regs.scala:60:30
  reg  [63:0] pmpaddr0;	// playground/src/noop/regs.scala:61:30
  reg  [63:0] pmpaddr1;	// playground/src/noop/regs.scala:62:30
  reg  [63:0] pmpaddr2;	// playground/src/noop/regs.scala:63:30
  reg  [63:0] pmpaddr3;	// playground/src/noop/regs.scala:64:30
  reg  [63:0] uscratch;	// playground/src/noop/regs.scala:65:30
  reg  [63:0] mhartid;	// playground/src/noop/regs.scala:67:30
  reg  [63:0] forceJmp_seq_pc;	// playground/src/noop/regs.scala:74:34
  reg         forceJmp_valid;	// playground/src/noop/regs.scala:74:34
  reg         intr_out_r_en;	// playground/src/noop/regs.scala:123:29
  reg  [63:0] intr_out_r_cause;	// playground/src/noop/regs.scala:123:29
  reg         intr_seip;	// playground/src/noop/regs.scala:125:28
  wire        _GEN = io_rs_id == 12'h301;	// playground/src/noop/regs.scala:170:19
  wire        _GEN_0 = io_rs_id == 12'h300;	// playground/src/noop/regs.scala:172:25
  wire        _GEN_1 = io_rs_id == 12'h341;	// playground/src/noop/regs.scala:174:25
  wire        _GEN_2 = io_rs_id == 12'h343;	// playground/src/noop/regs.scala:176:25
  wire        _GEN_3 = io_rs_id == 12'h340;	// playground/src/noop/regs.scala:178:25
  wire        _GEN_4 = io_rs_id == 12'h305;	// playground/src/noop/regs.scala:180:25
  wire        _GEN_5 = io_rs_id == 12'h304;	// playground/src/noop/regs.scala:182:25
  wire        _GEN_6 = io_rs_id == 12'h344;	// playground/src/noop/regs.scala:184:25
  wire        _GEN_7 = io_rs_id == 12'h342;	// playground/src/noop/regs.scala:186:25
  wire        _GEN_8 = io_rs_id == 12'h302;	// playground/src/noop/regs.scala:188:25
  wire        _GEN_9 = io_rs_id == 12'h303;	// playground/src/noop/regs.scala:190:25
  wire        _GEN_10 = io_rs_id == 12'h306;	// playground/src/noop/regs.scala:192:25
  wire        _GEN_11 = io_rs_id == 12'h106;	// playground/src/noop/regs.scala:194:25
  wire        _GEN_12 = io_rs_id == 12'h141;	// playground/src/noop/regs.scala:196:25
  wire        _GEN_13 = io_rs_id == 12'h143;	// playground/src/noop/regs.scala:198:25
  wire        _GEN_14 = io_rs_id == 12'h140;	// playground/src/noop/regs.scala:200:25
  wire        _GEN_15 = io_rs_id == 12'h105;	// playground/src/noop/regs.scala:202:25
  wire        _GEN_16 = io_rs_id == 12'h180;	// playground/src/noop/regs.scala:204:25
  wire        _GEN_17 = io_rs_id == 12'h142;	// playground/src/noop/regs.scala:206:25
  wire        _GEN_18 = io_rs_id == 12'h100;	// playground/src/noop/regs.scala:208:25
  wire        _GEN_19 = io_rs_id == 12'h104;	// playground/src/noop/regs.scala:210:25
  wire        _GEN_20 = io_rs_id == 12'h144;	// playground/src/noop/regs.scala:212:25
  wire        _GEN_21 = io_rs_id == 12'h3B0;	// playground/src/noop/regs.scala:214:25
  wire        _GEN_22 = io_rs_id == 12'h3B1;	// playground/src/noop/regs.scala:216:25
  wire        _GEN_23 = io_rs_id == 12'h3B2;	// playground/src/noop/regs.scala:218:25
  wire        _GEN_24 = io_rs_id == 12'h3B3;	// playground/src/noop/regs.scala:220:25
  wire        _GEN_25 = io_rs_id == 12'h3A0;	// playground/src/noop/regs.scala:222:25
  wire        _GEN_26 = io_rs_id == 12'h40;	// playground/src/noop/regs.scala:224:25
  wire        _GEN_27 = io_rs_id == 12'hF14;	// playground/src/noop/regs.scala:226:25
  always @(posedge clock) begin	// playground/src/noop/regs.scala:26:7
    if (reset) begin	// playground/src/noop/regs.scala:26:7
      priv <= 2'h3;	// playground/src/noop/regs.scala:41:30
      misa <= 64'h800000000014112D;	// playground/src/noop/regs.scala:42:30
      mstatus <= 64'hA00000000;	// playground/src/noop/regs.scala:43:30
      mepc <= 64'h0;	// playground/src/noop/regs.scala:44:30
      mtval <= 64'h0;	// playground/src/noop/regs.scala:44:30, :45:30
      mscratch <= 64'h0;	// playground/src/noop/regs.scala:44:30, :46:30
      mcause <= 64'h0;	// playground/src/noop/regs.scala:44:30, :47:30
      mtvec <= 64'h0;	// playground/src/noop/regs.scala:44:30, :48:30
      mie <= 64'h0;	// playground/src/noop/regs.scala:44:30, :49:30
      mip <= 64'h0;	// playground/src/noop/regs.scala:44:30, :50:30
      medeleg <= 64'h0;	// playground/src/noop/regs.scala:44:30, :51:30
      mideleg <= 64'h0;	// playground/src/noop/regs.scala:44:30, :52:30
      mcounteren <= 32'h0;	// playground/src/noop/regs.scala:53:30
      scounteren <= 32'h0;	// playground/src/noop/regs.scala:53:30, :54:30
      sepc <= 64'h0;	// playground/src/noop/regs.scala:44:30, :55:30
      stval <= 64'h0;	// playground/src/noop/regs.scala:44:30, :56:30
      sscratch <= 64'h0;	// playground/src/noop/regs.scala:44:30, :57:30
      stvec <= 64'h0;	// playground/src/noop/regs.scala:44:30, :58:30
      satp <= 64'h0;	// playground/src/noop/regs.scala:44:30, :59:30
      scause <= 64'h0;	// playground/src/noop/regs.scala:44:30, :60:30
      pmpaddr0 <= 64'h0;	// playground/src/noop/regs.scala:44:30, :61:30
      pmpaddr1 <= 64'h0;	// playground/src/noop/regs.scala:44:30, :62:30
      pmpaddr2 <= 64'h0;	// playground/src/noop/regs.scala:44:30, :63:30
      pmpaddr3 <= 64'h0;	// playground/src/noop/regs.scala:44:30, :64:30
      uscratch <= 64'h0;	// playground/src/noop/regs.scala:44:30, :65:30
      mhartid <= 64'h0;	// playground/src/noop/regs.scala:44:30, :67:30
      forceJmp_seq_pc <= 64'h0;	// playground/src/noop/regs.scala:44:30, :74:34
      forceJmp_valid <= 1'h0;	// playground/src/noop/regs.scala:74:{34,47}
      intr_out_r_en <= 1'h0;	// playground/src/noop/regs.scala:74:47, :123:29
      intr_out_r_cause <= 64'h0;	// playground/src/noop/regs.scala:44:30, :123:29
      intr_seip <= 1'h0;	// playground/src/noop/regs.scala:74:47, :125:28
    end
    else begin	// playground/src/noop/regs.scala:26:7
      automatic logic        _GEN_28;	// playground/src/noop/regs.scala:80:29
      automatic logic [6:0]  _GEN_29;	// playground/src/noop/common.scala:201:36
      automatic logic [63:0] _mstatus_T_3;	// playground/src/noop/common.scala:201:26
      automatic logic [63:0] new_mstatus;	// playground/src/noop/regs.scala:92:34
      automatic logic [63:0] _GEN_30;	// playground/src/noop/regs.scala:97:40
      automatic logic        _GEN_31;	// playground/src/noop/regs.scala:97:32
      automatic logic        _GEN_32;	// playground/src/noop/regs.scala:60:30, :79:22, :80:44
      automatic logic [63:0] _mstatus_T_7;	// playground/src/noop/common.scala:201:26
      automatic logic        _GEN_33;	// playground/src/noop/regs.scala:47:30, :79:22, :80:44
      automatic logic [63:0] new_mstatus_1;	// playground/src/noop/regs.scala:115:38
      automatic logic [63:0] _mip_T_4;	// playground/src/noop/common.scala:201:26
      automatic logic [63:0] _mip_T_8;	// playground/src/noop/common.scala:201:17
      automatic logic [63:0] _mip_T_13;	// playground/src/noop/common.scala:201:26
      automatic logic [63:0] _mip_T_17;	// playground/src/noop/common.scala:201:17
      automatic logic [63:0] _mip_T_22;	// playground/src/noop/common.scala:201:26
      automatic logic [63:0] _mip_T_26;	// playground/src/noop/common.scala:201:17
      automatic logic [9:0]  _GEN_34;	// playground/src/noop/regs.scala:150:42
      automatic logic [63:0] pending_int;	// playground/src/noop/regs.scala:150:59
      automatic logic [63:0] enable_int_m;	// playground/src/noop/regs.scala:152:47
      automatic logic [63:0] enable_int;	// playground/src/noop/regs.scala:155:25
      automatic logic        _GEN_35 = io_rd_id == 12'h301;	// playground/src/noop/regs.scala:170:19, :233:25
      automatic logic        _GEN_36;	// playground/src/noop/regs.scala:235:25
      automatic logic        _GEN_37;	// playground/src/noop/regs.scala:239:25
      automatic logic        _GEN_38;	// playground/src/noop/regs.scala:241:25
      automatic logic        _GEN_39;	// playground/src/noop/regs.scala:243:25
      automatic logic        _GEN_40;	// playground/src/noop/regs.scala:245:25
      automatic logic        _GEN_41;	// playground/src/noop/regs.scala:247:25
      automatic logic        _GEN_42;	// playground/src/noop/regs.scala:249:25
      automatic logic        _GEN_43;	// playground/src/noop/regs.scala:251:25
      automatic logic        _GEN_44;	// playground/src/noop/regs.scala:253:25
      automatic logic        _GEN_45;	// playground/src/noop/regs.scala:255:25
      automatic logic        _GEN_46;	// playground/src/noop/regs.scala:257:25
      automatic logic        _GEN_47;	// playground/src/noop/regs.scala:259:25
      automatic logic        _GEN_48;	// playground/src/noop/regs.scala:261:25
      automatic logic        _GEN_49;	// playground/src/noop/regs.scala:263:25
      automatic logic        _GEN_50;	// playground/src/noop/regs.scala:265:25
      automatic logic        _GEN_51;	// playground/src/noop/regs.scala:267:25
      automatic logic        _GEN_52;	// playground/src/noop/regs.scala:269:25
      automatic logic        _GEN_53;	// playground/src/noop/regs.scala:271:25
      automatic logic        _GEN_54;	// playground/src/noop/regs.scala:273:25
      automatic logic        _GEN_55;	// playground/src/noop/regs.scala:277:25
      automatic logic        _GEN_56;	// playground/src/noop/regs.scala:279:25
      automatic logic        _GEN_57 = io_rd_id == 12'h3B0;	// playground/src/noop/regs.scala:214:25, :281:25
      automatic logic        _GEN_58 = io_rd_id == 12'h3B1;	// playground/src/noop/regs.scala:216:25, :283:25
      automatic logic        _GEN_59 = io_rd_id == 12'h3B2;	// playground/src/noop/regs.scala:218:25, :285:25
      automatic logic        _GEN_60 = io_rd_id == 12'h3B3;	// playground/src/noop/regs.scala:220:25, :287:25
      automatic logic        _GEN_61 = io_rd_id == 12'h3A0;	// playground/src/noop/regs.scala:222:25, :289:25
      automatic logic        _GEN_62 = io_rd_id == 12'h40;	// playground/src/noop/regs.scala:224:25, :291:25
      _GEN_28 = io_excep_etype == 2'h2;	// playground/src/noop/regs.scala:80:29
      _GEN_29 = mstatus[19:13] & 7'h6F;	// playground/src/noop/common.scala:201:36, playground/src/noop/regs.scala:43:30, :68:31, :85:37
      _mstatus_T_3 =
        mstatus & 64'hFFFFFFFFFFF21EDD | {44'h0, _GEN_29, 11'h8, mstatus[5], 1'h0};	// playground/src/noop/common.scala:201:{17,19,26,36}, playground/src/noop/regs.scala:43:30, :68:31, :74:47, :85:{34,85}
      new_mstatus =
        {mstatus[63:13],
         2'h0,
         mstatus[10:8],
         1'h1,
         mstatus[6:4],
         mstatus[7],
         mstatus[2:0]};	// playground/src/noop/regs.scala:43:30, :82:29, :92:{34,37,55,75,84,91}
      _GEN_30 = (io_excep_cause[63] ? mideleg : medeleg) >> io_excep_cause[62:0];	// playground/src/noop/regs.scala:51:30, :52:30, :96:{28,34}, :97:{40,46}
      _GEN_31 = ~(priv[1]) & _GEN_30[0];	// playground/src/noop/regs.scala:41:30, :97:{23,32,40}
      _GEN_32 = ~io_excep_en | _GEN_28 | (&io_excep_etype) | ~_GEN_31;	// playground/src/noop/regs.scala:60:30, :79:22, :80:{29,44}, :87:{35,50}, :97:{32,54}
      _mstatus_T_7 =
        mstatus & 64'hFFFFFFFFFFF21EDD
        | {44'h0, _GEN_29, 4'h0, priv[0], 2'h0, mstatus[1], 5'h0};	// playground/src/noop/common.scala:201:{17,19,26,36}, playground/src/noop/regs.scala:41:30, :43:30, :68:31, :92:34, :98:36, :104:{38,53,69}
      _GEN_33 = ~io_excep_en | _GEN_28 | (&io_excep_etype) | _GEN_31;	// playground/src/noop/regs.scala:47:30, :60:30, :79:22, :80:{29,44}, :87:35, :97:32
      new_mstatus_1 =
        {mstatus[63:13],
         priv,
         mstatus[10:8],
         mstatus[3],
         mstatus[6:4],
         1'h0,
         mstatus[2:0]};	// playground/src/noop/regs.scala:41:30, :43:30, :74:47, :115:{38,41,63,73,80,99}
      _mip_T_4 = mip & 64'hFFFFFFFFFFFFFF7F | 64'h80;	// playground/src/noop/common.scala:192:36, :201:{17,19,26}, playground/src/noop/regs.scala:50:30
      _mip_T_8 = mip & 64'hFFFFFFFFFFFFFF7F;	// playground/src/noop/common.scala:201:{17,19}, playground/src/noop/regs.scala:50:30
      _mip_T_13 = mip & 64'hFFFFFFFFFFFFF7FF | 64'h800;	// playground/src/noop/common.scala:201:{17,19,26}, playground/src/noop/regs.scala:50:30
      _mip_T_17 = mip & 64'hFFFFFFFFFFFFF7FF;	// playground/src/noop/common.scala:201:{17,19}, playground/src/noop/regs.scala:50:30
      _mip_T_22 = mip & 64'hFFFFFFFFFFFFFFF7 | 64'h8;	// playground/src/noop/common.scala:192:36, :201:{17,19,26}, playground/src/noop/regs.scala:50:30
      _mip_T_26 = mip & 64'hFFFFFFFFFFFFFFF7;	// playground/src/noop/common.scala:201:{17,19}, playground/src/noop/regs.scala:50:30
      _GEN_34 = {intr_seip, 9'h0};	// playground/src/noop/regs.scala:125:28, :150:42
      pending_int = {mip[63:10], mip[9:0] | _GEN_34} & mie;	// playground/src/noop/regs.scala:49:30, :50:30, :150:{29,42,59}
      enable_int_m = pending_int & ~mideleg & {64{priv != 2'h3 | (&priv) & mstatus[3]}};	// playground/src/noop/regs.scala:41:30, :43:30, :52:30, :150:59, :151:{26,35,45,56,66}, :152:{38,47,53}
      enable_int =
        (|enable_int_m)
          ? enable_int_m
          : pending_int & mideleg & {64{~(priv[1]) & mstatus[1]}};	// playground/src/noop/regs.scala:41:30, :43:30, :52:30, :97:23, :150:59, :152:47, :153:{26,36,46}, :154:{46,52}, :155:{25,39}
      _GEN_36 = io_rd_id == 12'h300;	// playground/src/noop/regs.scala:172:25, :235:25
      _GEN_37 = io_rd_id == 12'h341;	// playground/src/noop/regs.scala:174:25, :239:25
      _GEN_38 = io_rd_id == 12'h343;	// playground/src/noop/regs.scala:176:25, :241:25
      _GEN_39 = io_rd_id == 12'h340;	// playground/src/noop/regs.scala:178:25, :243:25
      _GEN_40 = io_rd_id == 12'h305;	// playground/src/noop/regs.scala:180:25, :245:25
      _GEN_41 = io_rd_id == 12'h304;	// playground/src/noop/regs.scala:182:25, :247:25
      _GEN_42 = io_rd_id == 12'h344;	// playground/src/noop/regs.scala:184:25, :249:25
      _GEN_43 = io_rd_id == 12'h342;	// playground/src/noop/regs.scala:186:25, :251:25
      _GEN_44 = io_rd_id == 12'h302;	// playground/src/noop/regs.scala:188:25, :253:25
      _GEN_45 = io_rd_id == 12'h303;	// playground/src/noop/regs.scala:190:25, :255:25
      _GEN_46 = io_rd_id == 12'h306;	// playground/src/noop/regs.scala:192:25, :257:25
      _GEN_47 = io_rd_id == 12'h106;	// playground/src/noop/regs.scala:194:25, :259:25
      _GEN_48 = io_rd_id == 12'h141;	// playground/src/noop/regs.scala:196:25, :261:25
      _GEN_49 = io_rd_id == 12'h143;	// playground/src/noop/regs.scala:198:25, :263:25
      _GEN_50 = io_rd_id == 12'h140;	// playground/src/noop/regs.scala:200:25, :265:25
      _GEN_51 = io_rd_id == 12'h105;	// playground/src/noop/regs.scala:202:25, :267:25
      _GEN_52 = io_rd_id == 12'h180;	// playground/src/noop/regs.scala:204:25, :269:25
      _GEN_53 = io_rd_id == 12'h142;	// playground/src/noop/regs.scala:206:25, :271:25
      _GEN_54 = io_rd_id == 12'h100;	// playground/src/noop/regs.scala:208:25, :273:25
      _GEN_55 = io_rd_id == 12'h104;	// playground/src/noop/regs.scala:210:25, :277:25
      _GEN_56 = io_rd_id == 12'h144;	// playground/src/noop/regs.scala:212:25, :279:25
      if (io_excep_en) begin	// playground/src/noop/regs.scala:27:16
        automatic logic [63:0] _GEN_63 = {io_excep_cause[61:0], 2'h0};	// playground/src/noop/regs.scala:80:29, :92:34, :98:66
        if (_GEN_28)	// playground/src/noop/regs.scala:80:29
          priv <= {1'h0, mstatus[8]};	// playground/src/noop/regs.scala:41:30, :43:30, :68:31, :74:47, :84:{35,48}
        else if (&io_excep_etype)	// playground/src/noop/regs.scala:87:35
          priv <= mstatus[12:11];	// playground/src/noop/regs.scala:41:30, :43:30, :91:34
        else	// playground/src/noop/regs.scala:87:35
          priv <= {~_GEN_31, 1'h1};	// playground/src/noop/regs.scala:41:30, :60:30, :80:44, :82:29, :87:50, :97:{32,54}, :107:33, :118:33
        forceJmp_seq_pc <=
          _GEN_28
            ? sepc
            : (&io_excep_etype)
                ? mepc
                : _GEN_31
                    ? stvec + (stvec[1] ? _GEN_63 : 64'h0)
                    : mtvec + (mtvec[1] ? _GEN_63 : 64'h0);	// playground/src/noop/regs.scala:44:30, :48:30, :55:30, :58:30, :74:34, :80:{29,44}, :81:29, :87:{35,50}, :88:29, :97:{32,54}, :98:{36,41,47,66}, :99:33, :109:{41,46,52}, :110:33
      end
      if (io_rd_en & _GEN_35)	// playground/src/noop/regs.scala:42:30, :232:20, :233:{25,38}
        misa <= io_rd_data;	// playground/src/noop/regs.scala:42:30
      if (~io_rd_en | _GEN_35) begin	// playground/src/noop/regs.scala:79:22, :232:{10,20}, :233:{25,38}, :235:41
        if (io_excep_en) begin	// playground/src/noop/regs.scala:27:16
          if (_GEN_28)	// playground/src/noop/regs.scala:80:29
            mstatus <= _mstatus_T_3;	// playground/src/noop/common.scala:201:26, playground/src/noop/regs.scala:43:30
          else if (&io_excep_etype)	// playground/src/noop/regs.scala:87:35
            mstatus <= new_mstatus;	// playground/src/noop/regs.scala:43:30, :92:34
          else if (_GEN_31)	// playground/src/noop/regs.scala:97:32
            mstatus <= _mstatus_T_7;	// playground/src/noop/common.scala:201:26, playground/src/noop/regs.scala:43:30
          else	// playground/src/noop/regs.scala:97:32
            mstatus <= new_mstatus_1;	// playground/src/noop/regs.scala:43:30, :115:38
        end
      end
      else if (_GEN_36)	// playground/src/noop/regs.scala:235:25
        mstatus <=
          mstatus & 64'h7FFFFFFFFF818055
          | (io_rd_data & 64'h7E7FAA
             | {(&(io_rd_data[14:13])) | (&(io_rd_data[16:15])), 63'h0})
          & 64'h80000000007E7FAA;	// playground/src/noop/common.scala:194:63, :201:{17,19,26,36}, playground/src/noop/regs.scala:43:30, :236:38, :237:{30,42,50,59,73,81}, :238:{58,86}
      else if (_GEN_37 | _GEN_38 | _GEN_39 | _GEN_40 | _GEN_41 | _GEN_42 | _GEN_43
               | _GEN_44 | _GEN_45 | _GEN_46 | _GEN_47 | _GEN_48 | _GEN_49 | _GEN_50
               | _GEN_51 | _GEN_52 | _GEN_53 | ~_GEN_54) begin	// playground/src/noop/regs.scala:79:22, :239:{25,38}, :241:{25,39}, :243:{25,42}, :245:{25,39}, :247:{25,37}, :249:{25,37}, :251:{25,40}, :253:{25,41}, :255:{25,41}, :257:{25,44}, :259:{25,44}, :261:{25,38}, :263:{25,39}, :265:{25,42}, :267:{25,39}, :269:{25,38}, :271:{25,40}, :273:{25,41}
        if (io_excep_en) begin	// playground/src/noop/regs.scala:27:16
          if (_GEN_28)	// playground/src/noop/regs.scala:80:29
            mstatus <= _mstatus_T_3;	// playground/src/noop/common.scala:201:26, playground/src/noop/regs.scala:43:30
          else if (&io_excep_etype)	// playground/src/noop/regs.scala:87:35
            mstatus <= new_mstatus;	// playground/src/noop/regs.scala:43:30, :92:34
          else if (_GEN_31)	// playground/src/noop/regs.scala:97:32
            mstatus <= _mstatus_T_7;	// playground/src/noop/common.scala:201:26, playground/src/noop/regs.scala:43:30
          else	// playground/src/noop/regs.scala:97:32
            mstatus <= new_mstatus_1;	// playground/src/noop/regs.scala:43:30, :115:38
        end
      end
      else	// playground/src/noop/regs.scala:79:22, :239:38, :241:39, :243:42, :245:39, :247:37, :249:37, :251:40, :253:41, :255:41, :257:44, :259:44, :261:38, :263:39, :265:42, :267:39, :269:38, :271:40, :273:41
        mstatus <=
          {(&(io_rd_data[14:13])) | (&(io_rd_data[16:15])),
           1'h0,
           mstatus[61:0] & 62'h3FFFFFFFFFF21EDD
             | {42'h0, io_rd_data[19:1] & 19'h6F091, 1'h0}};	// playground/src/noop/common.scala:191:50, :201:{17,19,26,36}, playground/src/noop/regs.scala:27:16, :43:30, :74:47, :275:{42,50,59,73,81}, :276:23
      if (~io_rd_en | _GEN_35 | _GEN_36 | ~_GEN_37) begin	// playground/src/noop/regs.scala:79:22, :232:{10,20}, :233:{25,38}, :235:{25,41}, :239:{25,38}
        if (_GEN_33) begin	// playground/src/noop/regs.scala:44:30, :47:30, :79:22, :80:44
        end
        else	// playground/src/noop/regs.scala:44:30, :79:22, :80:44
          mepc <= io_excep_pc;	// playground/src/noop/regs.scala:44:30
      end
      else	// playground/src/noop/regs.scala:79:22, :232:20, :233:38, :235:41, :239:38
        mepc <= io_rd_data;	// playground/src/noop/regs.scala:44:30
      if (~io_rd_en | _GEN_35 | _GEN_36 | _GEN_37 | ~_GEN_38) begin	// playground/src/noop/regs.scala:79:22, :232:{10,20}, :233:{25,38}, :235:{25,41}, :239:{25,38}, :241:{25,39}
        if (_GEN_33) begin	// playground/src/noop/regs.scala:45:30, :47:30, :79:22, :80:44
        end
        else	// playground/src/noop/regs.scala:45:30, :79:22, :80:44
          mtval <= io_excep_tval;	// playground/src/noop/regs.scala:45:30
      end
      else	// playground/src/noop/regs.scala:79:22, :232:20, :233:38, :235:41, :239:38, :241:39
        mtval <= io_rd_data;	// playground/src/noop/regs.scala:45:30
      if (~io_rd_en | _GEN_35 | _GEN_36 | _GEN_37 | _GEN_38 | ~_GEN_39) begin	// playground/src/noop/regs.scala:46:30, :232:{10,20}, :233:{25,38}, :235:{25,41}, :239:{25,38}, :241:{25,39}, :243:{25,42}
      end
      else	// playground/src/noop/regs.scala:46:30, :232:20, :233:38, :235:41, :239:38, :241:39, :243:42
        mscratch <= io_rd_data;	// playground/src/noop/regs.scala:46:30
      if (~io_rd_en | _GEN_35 | _GEN_36 | _GEN_37 | _GEN_38 | _GEN_39 | _GEN_40 | _GEN_41
          | _GEN_42 | ~_GEN_43) begin	// playground/src/noop/regs.scala:79:22, :232:{10,20}, :233:{25,38}, :235:{25,41}, :239:{25,38}, :241:{25,39}, :243:{25,42}, :245:{25,39}, :247:{25,37}, :249:{25,37}, :251:{25,40}
        if (_GEN_33) begin	// playground/src/noop/regs.scala:47:30, :79:22, :80:44
        end
        else	// playground/src/noop/regs.scala:47:30, :79:22, :80:44
          mcause <= io_excep_cause;	// playground/src/noop/regs.scala:47:30
      end
      else	// playground/src/noop/regs.scala:79:22, :232:20, :233:38, :235:41, :239:38, :241:39, :243:42, :245:39, :247:37, :249:37, :251:40
        mcause <= io_rd_data;	// playground/src/noop/regs.scala:47:30
      if (~io_rd_en | _GEN_35 | _GEN_36 | _GEN_37 | _GEN_38 | _GEN_39 | ~_GEN_40) begin	// playground/src/noop/regs.scala:48:30, :232:{10,20}, :233:{25,38}, :235:{25,41}, :239:{25,38}, :241:{25,39}, :243:{25,42}, :245:{25,39}
      end
      else	// playground/src/noop/regs.scala:48:30, :232:20, :233:38, :235:41, :239:38, :241:39, :243:42, :245:39
        mtvec <= io_rd_data;	// playground/src/noop/regs.scala:48:30
      if (~(~io_rd_en | _GEN_35 | _GEN_36 | _GEN_37 | _GEN_38 | _GEN_39 | _GEN_40)) begin	// playground/src/noop/regs.scala:49:30, :232:{10,20}, :233:{25,38}, :235:{25,41}, :239:{25,38}, :241:{25,39}, :243:{25,42}, :245:{25,39}, :247:37
        if (_GEN_41)	// playground/src/noop/regs.scala:247:25
          mie <= io_rd_data;	// playground/src/noop/regs.scala:49:30
        else if (_GEN_42 | _GEN_43 | _GEN_44 | _GEN_45 | _GEN_46 | _GEN_47 | _GEN_48
                 | _GEN_49 | _GEN_50 | _GEN_51 | _GEN_52 | _GEN_53 | _GEN_54
                 | ~_GEN_55) begin	// playground/src/noop/regs.scala:49:30, :249:{25,37}, :251:{25,40}, :253:{25,41}, :255:{25,41}, :257:{25,44}, :259:{25,44}, :261:{25,38}, :263:{25,39}, :265:{25,42}, :267:{25,39}, :269:{25,38}, :271:{25,40}, :273:{25,41}, :277:{25,37}
        end
        else	// playground/src/noop/regs.scala:49:30, :249:37, :251:40, :253:41, :255:41, :257:44, :259:44, :261:38, :263:39, :265:42, :267:39, :269:38, :271:40, :273:41, :277:37
          mie <= mie & ~mideleg | io_rd_data & mideleg;	// playground/src/noop/common.scala:201:{17,26,36}, playground/src/noop/regs.scala:49:30, :52:30, :152:38
      end
      if (~io_rd_en | _GEN_35 | _GEN_36 | _GEN_37 | _GEN_38 | _GEN_39 | _GEN_40
          | _GEN_41) begin	// playground/src/noop/regs.scala:147:29, :232:{10,20}, :233:{25,38}, :235:{25,41}, :239:{25,38}, :241:{25,39}, :243:{25,42}, :245:{25,39}, :247:{25,37}, :249:37
        if (io_intr_msip_clear)	// playground/src/noop/regs.scala:27:16
          mip <= _mip_T_26;	// playground/src/noop/common.scala:201:17, playground/src/noop/regs.scala:50:30
        else if (io_intr_msip_raise)	// playground/src/noop/regs.scala:27:16
          mip <= _mip_T_22;	// playground/src/noop/common.scala:201:26, playground/src/noop/regs.scala:50:30
        else if (io_plic_m_clear)	// playground/src/noop/regs.scala:27:16
          mip <= _mip_T_17;	// playground/src/noop/common.scala:201:17, playground/src/noop/regs.scala:50:30
        else if (io_plic_m_raise)	// playground/src/noop/regs.scala:27:16
          mip <= _mip_T_13;	// playground/src/noop/common.scala:201:26, playground/src/noop/regs.scala:50:30
        else if (io_clint_clear)	// playground/src/noop/regs.scala:27:16
          mip <= _mip_T_8;	// playground/src/noop/common.scala:201:17, playground/src/noop/regs.scala:50:30
        else if (io_clint_raise)	// playground/src/noop/regs.scala:27:16
          mip <= _mip_T_4;	// playground/src/noop/common.scala:201:26, playground/src/noop/regs.scala:50:30
      end
      else if (_GEN_42) begin	// playground/src/noop/regs.scala:249:25
        automatic logic [63:0] _mip_T_30;	// playground/src/noop/common.scala:201:26
        _mip_T_30 = mip & 64'hFFFFFFFFFFFFFFDD | io_rd_data & 64'h22;	// playground/src/noop/common.scala:198:31, :201:{17,19,26,36}, playground/src/noop/regs.scala:50:30
        mip <= {_mip_T_30[63:10], _mip_T_30[9:0] | _GEN_34};	// playground/src/noop/common.scala:201:26, playground/src/noop/regs.scala:50:30, :150:42, :250:61
      end
      else if (_GEN_43 | _GEN_44 | _GEN_45 | _GEN_46 | _GEN_47 | _GEN_48 | _GEN_49
               | _GEN_50 | _GEN_51 | _GEN_52 | _GEN_53 | _GEN_54 | _GEN_55
               | ~_GEN_56) begin	// playground/src/noop/regs.scala:147:29, :251:{25,40}, :253:{25,41}, :255:{25,41}, :257:{25,44}, :259:{25,44}, :261:{25,38}, :263:{25,39}, :265:{25,42}, :267:{25,39}, :269:{25,38}, :271:{25,40}, :273:{25,41}, :277:{25,37}, :279:{25,37}
        if (io_intr_msip_clear)	// playground/src/noop/regs.scala:27:16
          mip <= _mip_T_26;	// playground/src/noop/common.scala:201:17, playground/src/noop/regs.scala:50:30
        else if (io_intr_msip_raise)	// playground/src/noop/regs.scala:27:16
          mip <= _mip_T_22;	// playground/src/noop/common.scala:201:26, playground/src/noop/regs.scala:50:30
        else if (io_plic_m_clear)	// playground/src/noop/regs.scala:27:16
          mip <= _mip_T_17;	// playground/src/noop/common.scala:201:17, playground/src/noop/regs.scala:50:30
        else if (io_plic_m_raise)	// playground/src/noop/regs.scala:27:16
          mip <= _mip_T_13;	// playground/src/noop/common.scala:201:26, playground/src/noop/regs.scala:50:30
        else if (io_clint_clear)	// playground/src/noop/regs.scala:27:16
          mip <= _mip_T_8;	// playground/src/noop/common.scala:201:17, playground/src/noop/regs.scala:50:30
        else if (io_clint_raise)	// playground/src/noop/regs.scala:27:16
          mip <= _mip_T_4;	// playground/src/noop/common.scala:201:26, playground/src/noop/regs.scala:50:30
      end
      else	// playground/src/noop/regs.scala:147:29, :251:40, :253:41, :255:41, :257:44, :259:44, :261:38, :263:39, :265:42, :267:39, :269:38, :271:40, :273:41, :277:37, :279:37
        mip <= mip & 64'hFFFFFFFFFFFFFDDD | io_rd_data & 64'h222;	// playground/src/noop/common.scala:186:40, :201:{17,19,26,36}, playground/src/noop/regs.scala:50:30
      if (~io_rd_en | _GEN_35 | _GEN_36 | _GEN_37 | _GEN_38 | _GEN_39 | _GEN_40 | _GEN_41
          | _GEN_42 | _GEN_43 | ~_GEN_44) begin	// playground/src/noop/regs.scala:51:30, :232:{10,20}, :233:{25,38}, :235:{25,41}, :239:{25,38}, :241:{25,39}, :243:{25,42}, :245:{25,39}, :247:{25,37}, :249:{25,37}, :251:{25,40}, :253:{25,41}
      end
      else	// playground/src/noop/regs.scala:51:30, :232:20, :233:38, :235:41, :239:38, :241:39, :243:42, :245:39, :247:37, :249:37, :251:40, :253:41
        medeleg <= io_rd_data & 64'hB309;	// playground/src/noop/regs.scala:51:30, :254:31
      if (~io_rd_en | _GEN_35 | _GEN_36 | _GEN_37 | _GEN_38 | _GEN_39 | _GEN_40 | _GEN_41
          | _GEN_42 | _GEN_43 | _GEN_44 | ~_GEN_45) begin	// playground/src/noop/regs.scala:52:30, :232:{10,20}, :233:{25,38}, :235:{25,41}, :239:{25,38}, :241:{25,39}, :243:{25,42}, :245:{25,39}, :247:{25,37}, :249:{25,37}, :251:{25,40}, :253:{25,41}, :255:{25,41}
      end
      else	// playground/src/noop/regs.scala:52:30, :232:20, :233:38, :235:41, :239:38, :241:39, :243:42, :245:39, :247:37, :249:37, :251:40, :253:41, :255:41
        mideleg <= io_rd_data & 64'h222;	// playground/src/noop/common.scala:186:40, playground/src/noop/regs.scala:52:30, :256:31
      if (~io_rd_en | _GEN_35 | _GEN_36 | _GEN_37 | _GEN_38 | _GEN_39 | _GEN_40 | _GEN_41
          | _GEN_42 | _GEN_43 | _GEN_44 | _GEN_45 | ~_GEN_46) begin	// playground/src/noop/regs.scala:53:30, :232:{10,20}, :233:{25,38}, :235:{25,41}, :239:{25,38}, :241:{25,39}, :243:{25,42}, :245:{25,39}, :247:{25,37}, :249:{25,37}, :251:{25,40}, :253:{25,41}, :255:{25,41}, :257:{25,44}
      end
      else	// playground/src/noop/regs.scala:53:30, :232:20, :233:38, :235:41, :239:38, :241:39, :243:42, :245:39, :247:37, :249:37, :251:40, :253:41, :255:41, :257:44
        mcounteren <= io_rd_data[31:0];	// playground/src/noop/regs.scala:53:30, :258:20
      if (~io_rd_en | _GEN_35 | _GEN_36 | _GEN_37 | _GEN_38 | _GEN_39 | _GEN_40 | _GEN_41
          | _GEN_42 | _GEN_43 | _GEN_44 | _GEN_45 | _GEN_46 | ~_GEN_47) begin	// playground/src/noop/regs.scala:54:30, :232:{10,20}, :233:{25,38}, :235:{25,41}, :239:{25,38}, :241:{25,39}, :243:{25,42}, :245:{25,39}, :247:{25,37}, :249:{25,37}, :251:{25,40}, :253:{25,41}, :255:{25,41}, :257:{25,44}, :259:{25,44}
      end
      else	// playground/src/noop/regs.scala:54:30, :232:20, :233:38, :235:41, :239:38, :241:39, :243:42, :245:39, :247:37, :249:37, :251:40, :253:41, :255:41, :257:44, :259:44
        scounteren <= io_rd_data[31:0];	// playground/src/noop/regs.scala:54:30, :258:20
      if (~io_rd_en | _GEN_35 | _GEN_36 | _GEN_37 | _GEN_38 | _GEN_39 | _GEN_40 | _GEN_41
          | _GEN_42 | _GEN_43 | _GEN_44 | _GEN_45 | _GEN_46 | _GEN_47 | ~_GEN_48) begin	// playground/src/noop/regs.scala:79:22, :232:{10,20}, :233:{25,38}, :235:{25,41}, :239:{25,38}, :241:{25,39}, :243:{25,42}, :245:{25,39}, :247:{25,37}, :249:{25,37}, :251:{25,40}, :253:{25,41}, :255:{25,41}, :257:{25,44}, :259:{25,44}, :261:{25,38}
        if (_GEN_32) begin	// playground/src/noop/regs.scala:55:30, :60:30, :79:22, :80:44
        end
        else	// playground/src/noop/regs.scala:55:30, :79:22, :80:44
          sepc <= io_excep_pc;	// playground/src/noop/regs.scala:55:30
      end
      else	// playground/src/noop/regs.scala:79:22, :232:20, :233:38, :235:41, :239:38, :241:39, :243:42, :245:39, :247:37, :249:37, :251:40, :253:41, :255:41, :257:44, :259:44, :261:38
        sepc <= io_rd_data;	// playground/src/noop/regs.scala:55:30
      if (~io_rd_en | _GEN_35 | _GEN_36 | _GEN_37 | _GEN_38 | _GEN_39 | _GEN_40 | _GEN_41
          | _GEN_42 | _GEN_43 | _GEN_44 | _GEN_45 | _GEN_46 | _GEN_47 | _GEN_48
          | ~_GEN_49) begin	// playground/src/noop/regs.scala:79:22, :232:{10,20}, :233:{25,38}, :235:{25,41}, :239:{25,38}, :241:{25,39}, :243:{25,42}, :245:{25,39}, :247:{25,37}, :249:{25,37}, :251:{25,40}, :253:{25,41}, :255:{25,41}, :257:{25,44}, :259:{25,44}, :261:{25,38}, :263:{25,39}
        if (_GEN_32) begin	// playground/src/noop/regs.scala:56:30, :60:30, :79:22, :80:44
        end
        else	// playground/src/noop/regs.scala:56:30, :79:22, :80:44
          stval <= io_excep_tval;	// playground/src/noop/regs.scala:56:30
      end
      else	// playground/src/noop/regs.scala:79:22, :232:20, :233:38, :235:41, :239:38, :241:39, :243:42, :245:39, :247:37, :249:37, :251:40, :253:41, :255:41, :257:44, :259:44, :261:38, :263:39
        stval <= io_rd_data;	// playground/src/noop/regs.scala:56:30
      if (~io_rd_en | _GEN_35 | _GEN_36 | _GEN_37 | _GEN_38 | _GEN_39 | _GEN_40 | _GEN_41
          | _GEN_42 | _GEN_43 | _GEN_44 | _GEN_45 | _GEN_46 | _GEN_47 | _GEN_48 | _GEN_49
          | ~_GEN_50) begin	// playground/src/noop/regs.scala:57:30, :232:{10,20}, :233:{25,38}, :235:{25,41}, :239:{25,38}, :241:{25,39}, :243:{25,42}, :245:{25,39}, :247:{25,37}, :249:{25,37}, :251:{25,40}, :253:{25,41}, :255:{25,41}, :257:{25,44}, :259:{25,44}, :261:{25,38}, :263:{25,39}, :265:{25,42}
      end
      else	// playground/src/noop/regs.scala:57:30, :232:20, :233:38, :235:41, :239:38, :241:39, :243:42, :245:39, :247:37, :249:37, :251:40, :253:41, :255:41, :257:44, :259:44, :261:38, :263:39, :265:42
        sscratch <= io_rd_data;	// playground/src/noop/regs.scala:57:30
      if (~io_rd_en | _GEN_35 | _GEN_36 | _GEN_37 | _GEN_38 | _GEN_39 | _GEN_40 | _GEN_41
          | _GEN_42 | _GEN_43 | _GEN_44 | _GEN_45 | _GEN_46 | _GEN_47 | _GEN_48 | _GEN_49
          | _GEN_50 | ~_GEN_51) begin	// playground/src/noop/regs.scala:58:30, :232:{10,20}, :233:{25,38}, :235:{25,41}, :239:{25,38}, :241:{25,39}, :243:{25,42}, :245:{25,39}, :247:{25,37}, :249:{25,37}, :251:{25,40}, :253:{25,41}, :255:{25,41}, :257:{25,44}, :259:{25,44}, :261:{25,38}, :263:{25,39}, :265:{25,42}, :267:{25,39}
      end
      else	// playground/src/noop/regs.scala:58:30, :232:20, :233:38, :235:41, :239:38, :241:39, :243:42, :245:39, :247:37, :249:37, :251:40, :253:41, :255:41, :257:44, :259:44, :261:38, :263:39, :265:42, :267:39
        stvec <= io_rd_data;	// playground/src/noop/regs.scala:58:30
      if (~io_rd_en | _GEN_35 | _GEN_36 | _GEN_37 | _GEN_38 | _GEN_39 | _GEN_40 | _GEN_41
          | _GEN_42 | _GEN_43 | _GEN_44 | _GEN_45 | _GEN_46 | _GEN_47 | _GEN_48 | _GEN_49
          | _GEN_50 | _GEN_51 | ~_GEN_52) begin	// playground/src/noop/regs.scala:59:30, :232:{10,20}, :233:{25,38}, :235:{25,41}, :239:{25,38}, :241:{25,39}, :243:{25,42}, :245:{25,39}, :247:{25,37}, :249:{25,37}, :251:{25,40}, :253:{25,41}, :255:{25,41}, :257:{25,44}, :259:{25,44}, :261:{25,38}, :263:{25,39}, :265:{25,42}, :267:{25,39}, :269:{25,38}
      end
      else	// playground/src/noop/regs.scala:59:30, :232:20, :233:38, :235:41, :239:38, :241:39, :243:42, :245:39, :247:37, :249:37, :251:40, :253:41, :255:41, :257:44, :259:44, :261:38, :263:39, :265:42, :267:39, :269:38
        satp <= satp & 64'hFFFF00000000000 | io_rd_data & 64'hF0000FFFFFFFFFFF;	// playground/src/noop/common.scala:201:{17,19,26,36}, playground/src/noop/regs.scala:59:30
      if (~io_rd_en | _GEN_35 | _GEN_36 | _GEN_37 | _GEN_38 | _GEN_39 | _GEN_40 | _GEN_41
          | _GEN_42 | _GEN_43 | _GEN_44 | _GEN_45 | _GEN_46 | _GEN_47 | _GEN_48 | _GEN_49
          | _GEN_50 | _GEN_51 | _GEN_52 | ~_GEN_53) begin	// playground/src/noop/regs.scala:79:22, :232:{10,20}, :233:{25,38}, :235:{25,41}, :239:{25,38}, :241:{25,39}, :243:{25,42}, :245:{25,39}, :247:{25,37}, :249:{25,37}, :251:{25,40}, :253:{25,41}, :255:{25,41}, :257:{25,44}, :259:{25,44}, :261:{25,38}, :263:{25,39}, :265:{25,42}, :267:{25,39}, :269:{25,38}, :271:{25,40}
        if (_GEN_32) begin	// playground/src/noop/regs.scala:60:30, :79:22, :80:44
        end
        else	// playground/src/noop/regs.scala:60:30, :79:22, :80:44
          scause <= io_excep_cause;	// playground/src/noop/regs.scala:60:30
      end
      else	// playground/src/noop/regs.scala:79:22, :232:20, :233:38, :235:41, :239:38, :241:39, :243:42, :245:39, :247:37, :249:37, :251:40, :253:41, :255:41, :257:44, :259:44, :261:38, :263:39, :265:42, :267:39, :269:38, :271:40
        scause <= io_rd_data;	// playground/src/noop/regs.scala:60:30
      if (~io_rd_en | _GEN_35 | _GEN_36 | _GEN_37 | _GEN_38 | _GEN_39 | _GEN_40 | _GEN_41
          | _GEN_42 | _GEN_43 | _GEN_44 | _GEN_45 | _GEN_46 | _GEN_47 | _GEN_48 | _GEN_49
          | _GEN_50 | _GEN_51 | _GEN_52 | _GEN_53 | _GEN_54 | _GEN_55 | _GEN_56
          | ~_GEN_57) begin	// playground/src/noop/regs.scala:61:30, :232:{10,20}, :233:{25,38}, :235:{25,41}, :239:{25,38}, :241:{25,39}, :243:{25,42}, :245:{25,39}, :247:{25,37}, :249:{25,37}, :251:{25,40}, :253:{25,41}, :255:{25,41}, :257:{25,44}, :259:{25,44}, :261:{25,38}, :263:{25,39}, :265:{25,42}, :267:{25,39}, :269:{25,38}, :271:{25,40}, :273:{25,41}, :277:{25,37}, :279:{25,37}, :281:{25,42}
      end
      else	// playground/src/noop/regs.scala:61:30, :232:20, :233:38, :235:41, :239:38, :241:39, :243:42, :245:39, :247:37, :249:37, :251:40, :253:41, :255:41, :257:44, :259:44, :261:38, :263:39, :265:42, :267:39, :269:38, :271:40, :273:41, :277:37, :279:37, :281:42
        pmpaddr0 <= io_rd_data & 64'h3FFFFFFFFFFFFF;	// playground/src/noop/regs.scala:61:30, :282:32
      if (~io_rd_en | _GEN_35 | _GEN_36 | _GEN_37 | _GEN_38 | _GEN_39 | _GEN_40 | _GEN_41
          | _GEN_42 | _GEN_43 | _GEN_44 | _GEN_45 | _GEN_46 | _GEN_47 | _GEN_48 | _GEN_49
          | _GEN_50 | _GEN_51 | _GEN_52 | _GEN_53 | _GEN_54 | _GEN_55 | _GEN_56 | _GEN_57
          | ~_GEN_58) begin	// playground/src/noop/regs.scala:62:30, :232:{10,20}, :233:{25,38}, :235:{25,41}, :239:{25,38}, :241:{25,39}, :243:{25,42}, :245:{25,39}, :247:{25,37}, :249:{25,37}, :251:{25,40}, :253:{25,41}, :255:{25,41}, :257:{25,44}, :259:{25,44}, :261:{25,38}, :263:{25,39}, :265:{25,42}, :267:{25,39}, :269:{25,38}, :271:{25,40}, :273:{25,41}, :277:{25,37}, :279:{25,37}, :281:{25,42}, :283:{25,42}
      end
      else	// playground/src/noop/regs.scala:62:30, :232:20, :233:38, :235:41, :239:38, :241:39, :243:42, :245:39, :247:37, :249:37, :251:40, :253:41, :255:41, :257:44, :259:44, :261:38, :263:39, :265:42, :267:39, :269:38, :271:40, :273:41, :277:37, :279:37, :281:42, :283:42
        pmpaddr1 <= io_rd_data & 64'h3FFFFFFFFFFFFF;	// playground/src/noop/regs.scala:62:30, :282:32, :284:32
      if (~io_rd_en | _GEN_35 | _GEN_36 | _GEN_37 | _GEN_38 | _GEN_39 | _GEN_40 | _GEN_41
          | _GEN_42 | _GEN_43 | _GEN_44 | _GEN_45 | _GEN_46 | _GEN_47 | _GEN_48 | _GEN_49
          | _GEN_50 | _GEN_51 | _GEN_52 | _GEN_53 | _GEN_54 | _GEN_55 | _GEN_56 | _GEN_57
          | _GEN_58 | ~_GEN_59) begin	// playground/src/noop/regs.scala:63:30, :232:{10,20}, :233:{25,38}, :235:{25,41}, :239:{25,38}, :241:{25,39}, :243:{25,42}, :245:{25,39}, :247:{25,37}, :249:{25,37}, :251:{25,40}, :253:{25,41}, :255:{25,41}, :257:{25,44}, :259:{25,44}, :261:{25,38}, :263:{25,39}, :265:{25,42}, :267:{25,39}, :269:{25,38}, :271:{25,40}, :273:{25,41}, :277:{25,37}, :279:{25,37}, :281:{25,42}, :283:{25,42}, :285:{25,42}
      end
      else	// playground/src/noop/regs.scala:63:30, :232:20, :233:38, :235:41, :239:38, :241:39, :243:42, :245:39, :247:37, :249:37, :251:40, :253:41, :255:41, :257:44, :259:44, :261:38, :263:39, :265:42, :267:39, :269:38, :271:40, :273:41, :277:37, :279:37, :281:42, :283:42, :285:42
        pmpaddr2 <= io_rd_data & 64'h3FFFFFFFFFFFFF;	// playground/src/noop/regs.scala:63:30, :282:32, :286:32
      if (~io_rd_en | _GEN_35 | _GEN_36 | _GEN_37 | _GEN_38 | _GEN_39 | _GEN_40 | _GEN_41
          | _GEN_42 | _GEN_43 | _GEN_44 | _GEN_45 | _GEN_46 | _GEN_47 | _GEN_48 | _GEN_49
          | _GEN_50 | _GEN_51 | _GEN_52 | _GEN_53 | _GEN_54 | _GEN_55 | _GEN_56 | _GEN_57
          | _GEN_58 | _GEN_59 | ~_GEN_60) begin	// playground/src/noop/regs.scala:64:30, :232:{10,20}, :233:{25,38}, :235:{25,41}, :239:{25,38}, :241:{25,39}, :243:{25,42}, :245:{25,39}, :247:{25,37}, :249:{25,37}, :251:{25,40}, :253:{25,41}, :255:{25,41}, :257:{25,44}, :259:{25,44}, :261:{25,38}, :263:{25,39}, :265:{25,42}, :267:{25,39}, :269:{25,38}, :271:{25,40}, :273:{25,41}, :277:{25,37}, :279:{25,37}, :281:{25,42}, :283:{25,42}, :285:{25,42}, :287:{25,42}
      end
      else	// playground/src/noop/regs.scala:64:30, :232:20, :233:38, :235:41, :239:38, :241:39, :243:42, :245:39, :247:37, :249:37, :251:40, :253:41, :255:41, :257:44, :259:44, :261:38, :263:39, :265:42, :267:39, :269:38, :271:40, :273:41, :277:37, :279:37, :281:42, :283:42, :285:42, :287:42
        pmpaddr3 <= io_rd_data & 64'h3FFFFFFFFFFFFF;	// playground/src/noop/regs.scala:64:30, :282:32, :288:32
      if (~io_rd_en | _GEN_35 | _GEN_36 | _GEN_37 | _GEN_38 | _GEN_39 | _GEN_40 | _GEN_41
          | _GEN_42 | _GEN_43 | _GEN_44 | _GEN_45 | _GEN_46 | _GEN_47 | _GEN_48 | _GEN_49
          | _GEN_50 | _GEN_51 | _GEN_52 | _GEN_53 | _GEN_54 | _GEN_55 | _GEN_56 | _GEN_57
          | _GEN_58 | _GEN_59 | _GEN_60 | _GEN_61 | ~_GEN_62) begin	// playground/src/noop/regs.scala:65:30, :232:{10,20}, :233:{25,38}, :235:{25,41}, :239:{25,38}, :241:{25,39}, :243:{25,42}, :245:{25,39}, :247:{25,37}, :249:{25,37}, :251:{25,40}, :253:{25,41}, :255:{25,41}, :257:{25,44}, :259:{25,44}, :261:{25,38}, :263:{25,39}, :265:{25,42}, :267:{25,39}, :269:{25,38}, :271:{25,40}, :273:{25,41}, :277:{25,37}, :279:{25,37}, :281:{25,42}, :283:{25,42}, :285:{25,42}, :287:{25,42}, :289:{25,41}, :291:{25,42}
      end
      else	// playground/src/noop/regs.scala:65:30, :232:20, :233:38, :235:41, :239:38, :241:39, :243:42, :245:39, :247:37, :249:37, :251:40, :253:41, :255:41, :257:44, :259:44, :261:38, :263:39, :265:42, :267:39, :269:38, :271:40, :273:41, :277:37, :279:37, :281:42, :283:42, :285:42, :287:42, :289:41, :291:42
        uscratch <= io_rd_data;	// playground/src/noop/regs.scala:65:30
      if (~io_rd_en | _GEN_35 | _GEN_36 | _GEN_37 | _GEN_38 | _GEN_39 | _GEN_40 | _GEN_41
          | _GEN_42 | _GEN_43 | _GEN_44 | _GEN_45 | _GEN_46 | _GEN_47 | _GEN_48 | _GEN_49
          | _GEN_50 | _GEN_51 | _GEN_52 | _GEN_53 | _GEN_54 | _GEN_55 | _GEN_56 | _GEN_57
          | _GEN_58 | _GEN_59 | _GEN_60 | _GEN_61 | _GEN_62 | io_rd_id != 12'hF14) begin	// playground/src/noop/regs.scala:67:30, :226:25, :232:{10,20}, :233:{25,38}, :235:{25,41}, :239:{25,38}, :241:{25,39}, :243:{25,42}, :245:{25,39}, :247:{25,37}, :249:{25,37}, :251:{25,40}, :253:{25,41}, :255:{25,41}, :257:{25,44}, :259:{25,44}, :261:{25,38}, :263:{25,39}, :265:{25,42}, :267:{25,39}, :269:{25,38}, :271:{25,40}, :273:{25,41}, :277:{25,37}, :279:{25,37}, :281:{25,42}, :283:{25,42}, :285:{25,42}, :287:{25,42}, :289:{25,41}, :291:{25,42}, :293:{25,41}
      end
      else	// playground/src/noop/regs.scala:67:30, :232:20, :233:38, :235:41, :239:38, :241:39, :243:42, :245:39, :247:37, :249:37, :251:40, :253:41, :255:41, :257:44, :259:44, :261:38, :263:39, :265:42, :267:39, :269:38, :271:40, :273:41, :277:37, :279:37, :281:42, :283:42, :285:42, :287:42, :289:41, :291:42, :293:41
        mhartid <= io_rd_data;	// playground/src/noop/regs.scala:67:30
      forceJmp_valid <= io_excep_en;	// playground/src/noop/regs.scala:74:34
      intr_out_r_en <= |enable_int;	// playground/src/noop/regs.scala:123:29, :155:25, :157:33
      intr_out_r_cause <=
        {58'h200000000000000,
         enable_int[11]
           ? 6'hB
           : enable_int[3]
               ? 6'h3
               : enable_int[7]
                   ? 6'h7
                   : enable_int[9]
                       ? 6'h9
                       : enable_int[1] ? 6'h1 : enable_int[5] ? 6'h5 : 6'h3F};	// playground/src/noop/regs.scala:26:7, :123:29, :155:25, :160:20, :161:20, :162:20, :163:20, :164:20, :165:20, :167:8, src/main/scala/chisel3/util/Mux.scala:50:70
      intr_seip <= ~io_plic_s_clear & (io_plic_s_raise | intr_seip);	// playground/src/noop/regs.scala:125:28, :138:26, :139:19, :141:26, :142:19
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// playground/src/noop/regs.scala:26:7
    `ifdef FIRRTL_BEFORE_INITIAL	// playground/src/noop/regs.scala:26:7
      `FIRRTL_BEFORE_INITIAL	// playground/src/noop/regs.scala:26:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// playground/src/noop/regs.scala:26:7
      automatic logic [31:0] _RANDOM[0:54];	// playground/src/noop/regs.scala:26:7
      `ifdef INIT_RANDOM_PROLOG_	// playground/src/noop/regs.scala:26:7
        `INIT_RANDOM_PROLOG_	// playground/src/noop/regs.scala:26:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// playground/src/noop/regs.scala:26:7
        for (logic [5:0] i = 6'h0; i < 6'h37; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// playground/src/noop/regs.scala:26:7
        end	// playground/src/noop/regs.scala:26:7
        priv = _RANDOM[6'h0][1:0];	// playground/src/noop/regs.scala:26:7, :41:30
        misa = {_RANDOM[6'h0][31:2], _RANDOM[6'h1], _RANDOM[6'h2][1:0]};	// playground/src/noop/regs.scala:26:7, :41:30, :42:30
        mstatus = {_RANDOM[6'h2][31:2], _RANDOM[6'h3], _RANDOM[6'h4][1:0]};	// playground/src/noop/regs.scala:26:7, :42:30, :43:30
        mepc = {_RANDOM[6'h4][31:2], _RANDOM[6'h5], _RANDOM[6'h6][1:0]};	// playground/src/noop/regs.scala:26:7, :43:30, :44:30
        mtval = {_RANDOM[6'h6][31:2], _RANDOM[6'h7], _RANDOM[6'h8][1:0]};	// playground/src/noop/regs.scala:26:7, :44:30, :45:30
        mscratch = {_RANDOM[6'h8][31:2], _RANDOM[6'h9], _RANDOM[6'hA][1:0]};	// playground/src/noop/regs.scala:26:7, :45:30, :46:30
        mcause = {_RANDOM[6'hA][31:2], _RANDOM[6'hB], _RANDOM[6'hC][1:0]};	// playground/src/noop/regs.scala:26:7, :46:30, :47:30
        mtvec = {_RANDOM[6'hC][31:2], _RANDOM[6'hD], _RANDOM[6'hE][1:0]};	// playground/src/noop/regs.scala:26:7, :47:30, :48:30
        mie = {_RANDOM[6'hE][31:2], _RANDOM[6'hF], _RANDOM[6'h10][1:0]};	// playground/src/noop/regs.scala:26:7, :48:30, :49:30
        mip = {_RANDOM[6'h10][31:2], _RANDOM[6'h11], _RANDOM[6'h12][1:0]};	// playground/src/noop/regs.scala:26:7, :49:30, :50:30
        medeleg = {_RANDOM[6'h12][31:2], _RANDOM[6'h13], _RANDOM[6'h14][1:0]};	// playground/src/noop/regs.scala:26:7, :50:30, :51:30
        mideleg = {_RANDOM[6'h14][31:2], _RANDOM[6'h15], _RANDOM[6'h16][1:0]};	// playground/src/noop/regs.scala:26:7, :51:30, :52:30
        mcounteren = {_RANDOM[6'h16][31:2], _RANDOM[6'h17][1:0]};	// playground/src/noop/regs.scala:26:7, :52:30, :53:30
        scounteren = {_RANDOM[6'h17][31:2], _RANDOM[6'h18][1:0]};	// playground/src/noop/regs.scala:26:7, :53:30, :54:30
        sepc = {_RANDOM[6'h18][31:2], _RANDOM[6'h19], _RANDOM[6'h1A][1:0]};	// playground/src/noop/regs.scala:26:7, :54:30, :55:30
        stval = {_RANDOM[6'h1A][31:2], _RANDOM[6'h1B], _RANDOM[6'h1C][1:0]};	// playground/src/noop/regs.scala:26:7, :55:30, :56:30
        sscratch = {_RANDOM[6'h1C][31:2], _RANDOM[6'h1D], _RANDOM[6'h1E][1:0]};	// playground/src/noop/regs.scala:26:7, :56:30, :57:30
        stvec = {_RANDOM[6'h1E][31:2], _RANDOM[6'h1F], _RANDOM[6'h20][1:0]};	// playground/src/noop/regs.scala:26:7, :57:30, :58:30
        satp = {_RANDOM[6'h20][31:2], _RANDOM[6'h21], _RANDOM[6'h22][1:0]};	// playground/src/noop/regs.scala:26:7, :58:30, :59:30
        scause = {_RANDOM[6'h22][31:2], _RANDOM[6'h23], _RANDOM[6'h24][1:0]};	// playground/src/noop/regs.scala:26:7, :59:30, :60:30
        pmpaddr0 = {_RANDOM[6'h24][31:2], _RANDOM[6'h25], _RANDOM[6'h26][1:0]};	// playground/src/noop/regs.scala:26:7, :60:30, :61:30
        pmpaddr1 = {_RANDOM[6'h26][31:2], _RANDOM[6'h27], _RANDOM[6'h28][1:0]};	// playground/src/noop/regs.scala:26:7, :61:30, :62:30
        pmpaddr2 = {_RANDOM[6'h28][31:2], _RANDOM[6'h29], _RANDOM[6'h2A][1:0]};	// playground/src/noop/regs.scala:26:7, :62:30, :63:30
        pmpaddr3 = {_RANDOM[6'h2A][31:2], _RANDOM[6'h2B], _RANDOM[6'h2C][1:0]};	// playground/src/noop/regs.scala:26:7, :63:30, :64:30
        uscratch = {_RANDOM[6'h2C][31:2], _RANDOM[6'h2D], _RANDOM[6'h2E][1:0]};	// playground/src/noop/regs.scala:26:7, :64:30, :65:30
        mhartid = {_RANDOM[6'h30][31:2], _RANDOM[6'h31], _RANDOM[6'h32][1:0]};	// playground/src/noop/regs.scala:26:7, :67:30
        forceJmp_seq_pc = {_RANDOM[6'h32][31:2], _RANDOM[6'h33], _RANDOM[6'h34][1:0]};	// playground/src/noop/regs.scala:26:7, :67:30, :74:34
        forceJmp_valid = _RANDOM[6'h34][2];	// playground/src/noop/regs.scala:26:7, :74:34
        intr_out_r_en = _RANDOM[6'h34][3];	// playground/src/noop/regs.scala:26:7, :74:34, :123:29
        intr_out_r_cause = {_RANDOM[6'h34][31:4], _RANDOM[6'h35], _RANDOM[6'h36][3:0]};	// playground/src/noop/regs.scala:26:7, :74:34, :123:29
        intr_seip = _RANDOM[6'h36][4];	// playground/src/noop/regs.scala:26:7, :123:29, :125:28
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// playground/src/noop/regs.scala:26:7
      `FIRRTL_AFTER_INITIAL	// playground/src/noop/regs.scala:26:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_rs_data =
    _GEN
      ? misa
      : _GEN_0
          ? mstatus
          : _GEN_1
              ? mepc
              : _GEN_2
                  ? mtval
                  : _GEN_3
                      ? mscratch
                      : _GEN_4
                          ? mtvec
                          : _GEN_5
                              ? mie
                              : _GEN_6
                                  ? mip
                                  : _GEN_7
                                      ? mcause
                                      : _GEN_8
                                          ? medeleg
                                          : _GEN_9
                                              ? mideleg
                                              : _GEN_10
                                                  ? {32'h0, mcounteren}
                                                  : _GEN_11
                                                      ? {32'h0, scounteren}
                                                      : _GEN_12
                                                          ? sepc
                                                          : _GEN_13
                                                              ? stval
                                                              : _GEN_14
                                                                  ? sscratch
                                                                  : _GEN_15
                                                                      ? stvec
                                                                      : _GEN_16
                                                                          ? satp
                                                                          : _GEN_17
                                                                              ? scause
                                                                              : _GEN_18
                                                                                  ? mstatus
                                                                                    & 64'h80000003000DE122
                                                                                  : _GEN_19
                                                                                      ? mie
                                                                                        & mideleg
                                                                                      : _GEN_20
                                                                                          ? mip
                                                                                            & 64'h222
                                                                                          : _GEN_21
                                                                                              ? pmpaddr0
                                                                                              : _GEN_22
                                                                                                  ? pmpaddr1
                                                                                                  : _GEN_23
                                                                                                      ? pmpaddr2
                                                                                                      : _GEN_24
                                                                                                        | _GEN_25
                                                                                                          ? pmpaddr3
                                                                                                          : _GEN_26
                                                                                                              ? uscratch
                                                                                                              : _GEN_27
                                                                                                                  ? mhartid
                                                                                                                  : 64'h0;	// playground/src/noop/common.scala:186:40, :189:79, playground/src/noop/regs.scala:26:7, :42:30, :43:30, :44:30, :45:30, :46:30, :47:30, :48:30, :49:30, :50:30, :51:30, :52:30, :53:30, :54:30, :55:30, :56:30, :57:30, :58:30, :59:30, :60:30, :61:30, :62:30, :63:30, :64:30, :65:30, :67:30, :68:31, :170:{19,32}, :171:20, :172:{25,41}, :173:20, :174:{25,38}, :175:20, :176:{25,39}, :177:20, :178:{25,42}, :179:20, :180:{25,39}, :181:20, :182:{25,37}, :183:20, :184:{25,37}, :185:20, :186:{25,40}, :187:20, :188:{25,41}, :189:20, :190:{25,41}, :191:20, :192:{25,44}, :193:20, :194:{25,44}, :195:20, :196:{25,38}, :197:20, :198:{25,39}, :199:20, :200:{25,42}, :201:20, :202:{25,39}, :203:20, :204:{25,38}, :205:20, :206:{25,40}, :207:20, :208:{25,41}, :209:20, :210:{25,37}, :211:{20,27}, :212:{25,37}, :213:{20,27}, :214:{25,42}, :215:20, :216:{25,42}, :217:20, :218:{25,42}, :219:20, :220:{25,42}, :221:20, :222:{25,41}, :223:20, :224:{25,42}, :225:20, :226:{25,41}, :227:20, :229:25
  assign io_rs_is_err =
    ~(_GEN | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5 | _GEN_6 | _GEN_7
      | _GEN_8 | _GEN_9 | _GEN_10 | _GEN_11 | _GEN_12 | _GEN_13 | _GEN_14 | _GEN_15
      | _GEN_16 | _GEN_17 | _GEN_18 | _GEN_19 | _GEN_20 | _GEN_21 | _GEN_22 | _GEN_23
      | _GEN_24 | _GEN_25 | _GEN_26) & ~_GEN_27;	// playground/src/noop/regs.scala:26:7, :74:47, :82:29, :169:21, :170:{19,32}, :172:{25,41}, :174:{25,38}, :176:{25,39}, :178:{25,42}, :180:{25,39}, :182:{25,37}, :184:{25,37}, :186:{25,40}, :188:{25,41}, :190:{25,41}, :192:{25,44}, :194:{25,44}, :196:{25,38}, :198:{25,39}, :200:{25,42}, :202:{25,39}, :204:{25,38}, :206:{25,40}, :208:{25,41}, :210:{25,37}, :212:{25,37}, :214:{25,42}, :216:{25,42}, :218:{25,42}, :220:{25,42}, :222:{25,41}, :224:{25,42}, :226:{25,41}, :230:25
  assign io_mmuState_priv = priv;	// playground/src/noop/regs.scala:26:7, :41:30
  assign io_mmuState_mstatus = mstatus;	// playground/src/noop/regs.scala:26:7, :43:30
  assign io_mmuState_satp = satp;	// playground/src/noop/regs.scala:26:7, :59:30
  assign io_idState_priv = priv;	// playground/src/noop/regs.scala:26:7, :41:30
  assign io_reg2if_seq_pc = forceJmp_seq_pc;	// playground/src/noop/regs.scala:26:7, :74:34
  assign io_reg2if_valid = forceJmp_valid;	// playground/src/noop/regs.scala:26:7, :74:34
  assign io_intr_out_en = intr_out_r_en;	// playground/src/noop/regs.scala:26:7, :123:29
  assign io_intr_out_cause = intr_out_r_cause;	// playground/src/noop/regs.scala:26:7, :123:29
  assign io_updateNextPc_seq_pc = forceJmp_seq_pc;	// playground/src/noop/regs.scala:26:7, :74:34
  assign io_updateNextPc_valid = forceJmp_valid;	// playground/src/noop/regs.scala:26:7, :74:34
endmodule

// VCS coverage exclude_file
module ram_64x128(	// playground/src/ram/ram.scala:96:18
  input  [5:0]   R0_addr,
  input          R0_en,
                 R0_clk,
  output [127:0] R0_data,
  input  [5:0]   R1_addr,
  input          R1_en,
                 R1_clk,
  output [127:0] R1_data,
  input  [5:0]   W0_addr,
  input          W0_en,
                 W0_clk,
  input  [127:0] W0_data
);

  reg [127:0] Memory[0:63];	// playground/src/ram/ram.scala:96:18
  always @(posedge W0_clk) begin	// playground/src/ram/ram.scala:96:18
    if (W0_en & 1'h1)	// playground/src/ram/ram.scala:96:18
      Memory[W0_addr] <= W0_data;	// playground/src/ram/ram.scala:96:18
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// playground/src/ram/ram.scala:96:18
    reg [127:0] _RANDOM_MEM;	// playground/src/ram/ram.scala:96:18
    initial begin	// playground/src/ram/ram.scala:96:18
      `INIT_RANDOM_PROLOG_	// playground/src/ram/ram.scala:96:18
      `ifdef RANDOMIZE_MEM_INIT	// playground/src/ram/ram.scala:96:18
        for (logic [6:0] i = 7'h0; i < 7'h40; i += 7'h1) begin
          for (logic [7:0] j = 8'h0; j < 8'h80; j += 8'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// playground/src/ram/ram.scala:96:18
          end	// playground/src/ram/ram.scala:96:18
          Memory[i[5:0]] = _RANDOM_MEM;	// playground/src/ram/ram.scala:96:18
        end	// playground/src/ram/ram.scala:96:18
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 128'bx;	// playground/src/ram/ram.scala:96:18
  assign R1_data = R1_en ? Memory[R1_addr] : 128'bx;	// playground/src/ram/ram.scala:96:18
endmodule

module S011HD1P_X32Y2D128_BW(	// playground/src/ram/ram.scala:86:7
  input          clock,	// playground/src/ram/ram.scala:86:7
                 reset,	// playground/src/ram/ram.scala:86:7
  output [127:0] io_Q,	// playground/src/ram/ram.scala:87:16
  input          io_CEN,	// playground/src/ram/ram.scala:87:16
                 io_WEN,	// playground/src/ram/ram.scala:87:16
  input  [127:0] io_BWEN,	// playground/src/ram/ram.scala:87:16
  input  [5:0]   io_A,	// playground/src/ram/ram.scala:87:16
  input  [127:0] io_D	// playground/src/ram/ram.scala:87:16
);

  wire [127:0] _ram_ext_R0_data;	// playground/src/ram/ram.scala:96:18
  wire [127:0] _ram_ext_R1_data;	// playground/src/ram/ram.scala:96:18
  reg  [127:0] output_0;	// playground/src/ram/ram.scala:97:25
  wire         _GEN = ~io_CEN & ~io_WEN;	// playground/src/ram/ram.scala:98:{10,18,21}
  always @(posedge clock) begin	// playground/src/ram/ram.scala:86:7
    if (reset)	// playground/src/ram/ram.scala:86:7
      output_0 <= 128'h0;	// playground/src/ram/ram.scala:97:25
    else	// playground/src/ram/ram.scala:86:7
      output_0 <= _GEN ? 128'h0 : _ram_ext_R0_data;	// playground/src/ram/ram.scala:96:18, :97:25, :98:{18,30}, :100:16, :102:16
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// playground/src/ram/ram.scala:86:7
    `ifdef FIRRTL_BEFORE_INITIAL	// playground/src/ram/ram.scala:86:7
      `FIRRTL_BEFORE_INITIAL	// playground/src/ram/ram.scala:86:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// playground/src/ram/ram.scala:86:7
      automatic logic [31:0] _RANDOM[0:3];	// playground/src/ram/ram.scala:86:7
      `ifdef INIT_RANDOM_PROLOG_	// playground/src/ram/ram.scala:86:7
        `INIT_RANDOM_PROLOG_	// playground/src/ram/ram.scala:86:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// playground/src/ram/ram.scala:86:7
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          _RANDOM[i[1:0]] = `RANDOM;	// playground/src/ram/ram.scala:86:7
        end	// playground/src/ram/ram.scala:86:7
        output_0 = {_RANDOM[2'h0], _RANDOM[2'h1], _RANDOM[2'h2], _RANDOM[2'h3]};	// playground/src/ram/ram.scala:86:7, :97:25
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// playground/src/ram/ram.scala:86:7
      `FIRRTL_AFTER_INITIAL	// playground/src/ram/ram.scala:86:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_64x128 ram_ext (	// playground/src/ram/ram.scala:96:18
    .R0_addr (io_A),
    .R0_en   (~_GEN),	// playground/src/ram/ram.scala:86:7, :96:18, :98:{18,30}, :102:22
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .R1_addr (io_A),
    .R1_en   (_GEN),	// playground/src/ram/ram.scala:98:18
    .R1_clk  (clock),
    .R1_data (_ram_ext_R1_data),
    .W0_addr (io_A),
    .W0_en   (_GEN),	// playground/src/ram/ram.scala:98:18
    .W0_clk  (clock),
    .W0_data (io_D & ~io_BWEN | _ram_ext_R1_data & io_BWEN)	// playground/src/ram/ram.scala:96:18, :99:{28,30,40,53}
  );
  assign io_Q = output_0;	// playground/src/ram/ram.scala:86:7, :97:25
endmodule

module Ram_bw(	// playground/src/ram/ram.scala:49:7
  input          clock,	// playground/src/ram/ram.scala:49:7
                 reset,	// playground/src/ram/ram.scala:49:7
                 io_cen,	// playground/src/ram/ram.scala:50:16
                 io_wen,	// playground/src/ram/ram.scala:50:16
  input  [5:0]   io_addr,	// playground/src/ram/ram.scala:50:16
  output [127:0] io_rdata,	// playground/src/ram/ram.scala:50:16
  input  [127:0] io_wdata,	// playground/src/ram/ram.scala:50:16
                 io_mask	// playground/src/ram/ram.scala:50:16
);

  S011HD1P_X32Y2D128_BW ram (	// playground/src/ram/ram.scala:51:21
    .clock   (clock),
    .reset   (reset),
    .io_Q    (io_rdata),
    .io_CEN  (~io_cen),	// playground/src/ram/ram.scala:54:19
    .io_WEN  (~io_wen),	// playground/src/ram/ram.scala:55:19
    .io_BWEN (~io_mask),	// playground/src/ram/ram.scala:58:20
    .io_A    (io_addr),
    .io_D    (io_wdata)
  );
endmodule

module MaxPeriodFibonacciLFSR(	// src/main/scala/chisel3/util/random/FibonacciLFSR.scala:65:7
  input  clock,	// src/main/scala/chisel3/util/random/FibonacciLFSR.scala:65:7
         reset,	// src/main/scala/chisel3/util/random/FibonacciLFSR.scala:65:7
  output io_out_0,	// src/main/scala/chisel3/util/random/PRNG.scala:42:22
         io_out_1	// src/main/scala/chisel3/util/random/PRNG.scala:42:22
);

  reg state_0;	// src/main/scala/chisel3/util/random/PRNG.scala:55:49
  reg state_1;	// src/main/scala/chisel3/util/random/PRNG.scala:55:49
  always @(posedge clock) begin	// src/main/scala/chisel3/util/random/FibonacciLFSR.scala:65:7
    if (reset) begin	// src/main/scala/chisel3/util/random/FibonacciLFSR.scala:65:7
      state_0 <= 1'h1;	// src/main/scala/chisel3/util/random/FibonacciLFSR.scala:65:7, src/main/scala/chisel3/util/random/PRNG.scala:55:49
      state_1 <= 1'h0;	// src/main/scala/chisel3/util/random/FibonacciLFSR.scala:65:7, src/main/scala/chisel3/util/random/PRNG.scala:55:49
    end
    else begin	// src/main/scala/chisel3/util/random/FibonacciLFSR.scala:65:7
      state_0 <= state_1 ^ state_0;	// src/main/scala/chisel3/util/random/LFSR.scala:15:41, src/main/scala/chisel3/util/random/PRNG.scala:55:49
      state_1 <= state_0;	// src/main/scala/chisel3/util/random/PRNG.scala:55:49
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/random/FibonacciLFSR.scala:65:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/random/FibonacciLFSR.scala:65:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/random/FibonacciLFSR.scala:65:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/random/FibonacciLFSR.scala:65:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/random/FibonacciLFSR.scala:65:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/random/FibonacciLFSR.scala:65:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/random/FibonacciLFSR.scala:65:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/random/FibonacciLFSR.scala:65:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/random/FibonacciLFSR.scala:65:7
        state_0 = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/random/FibonacciLFSR.scala:65:7, src/main/scala/chisel3/util/random/PRNG.scala:55:49
        state_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/random/FibonacciLFSR.scala:65:7, src/main/scala/chisel3/util/random/PRNG.scala:55:49
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/random/FibonacciLFSR.scala:65:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/random/FibonacciLFSR.scala:65:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_out_0 = state_0;	// src/main/scala/chisel3/util/random/FibonacciLFSR.scala:65:7, src/main/scala/chisel3/util/random/PRNG.scala:55:49
  assign io_out_1 = state_1;	// src/main/scala/chisel3/util/random/FibonacciLFSR.scala:65:7, src/main/scala/chisel3/util/random/PRNG.scala:55:49
endmodule

module InstCache(	// playground/src/noop/icache.scala:58:7
  input         clock,	// playground/src/noop/icache.scala:58:7
                reset,	// playground/src/noop/icache.scala:58:7
                io_instAxi_ra_ready,	// playground/src/noop/icache.scala:59:16
  output        io_instAxi_ra_valid,	// playground/src/noop/icache.scala:59:16
  output [31:0] io_instAxi_ra_bits_addr,	// playground/src/noop/icache.scala:59:16
  input         io_instAxi_rd_valid,	// playground/src/noop/icache.scala:59:16
  input  [63:0] io_instAxi_rd_bits_data,	// playground/src/noop/icache.scala:59:16
  input         io_instAxi_rd_bits_last,	// playground/src/noop/icache.scala:59:16
  input  [31:0] io_icRead_addr,	// playground/src/noop/icache.scala:59:16
  output [63:0] io_icRead_inst,	// playground/src/noop/icache.scala:59:16
  input         io_icRead_arvalid,	// playground/src/noop/icache.scala:59:16
  output        io_icRead_rvalid,	// playground/src/noop/icache.scala:59:16
  input         io_flush	// playground/src/noop/icache.scala:59:16
);

  wire              wen;	// playground/src/noop/icache.scala:115:13, :121:18
  wire              _matchWay_prng_io_out_0;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire              _matchWay_prng_io_out_1;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire [127:0]      _Ram_bw_3_io_rdata;	// playground/src/noop/icache.scala:67:57
  wire [127:0]      _Ram_bw_2_io_rdata;	// playground/src/noop/icache.scala:67:57
  wire [127:0]      _Ram_bw_1_io_rdata;	// playground/src/noop/icache.scala:67:57
  wire [127:0]      _Ram_bw_io_rdata;	// playground/src/noop/icache.scala:67:57
  reg  [21:0]       tag_0_0;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_0_1;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_0_2;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_0_3;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_0_4;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_0_5;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_0_6;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_0_7;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_0_8;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_0_9;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_0_10;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_0_11;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_0_12;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_0_13;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_0_14;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_0_15;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_1_0;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_1_1;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_1_2;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_1_3;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_1_4;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_1_5;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_1_6;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_1_7;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_1_8;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_1_9;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_1_10;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_1_11;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_1_12;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_1_13;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_1_14;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_1_15;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_2_0;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_2_1;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_2_2;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_2_3;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_2_4;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_2_5;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_2_6;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_2_7;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_2_8;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_2_9;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_2_10;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_2_11;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_2_12;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_2_13;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_2_14;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_2_15;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_3_0;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_3_1;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_3_2;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_3_3;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_3_4;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_3_5;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_3_6;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_3_7;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_3_8;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_3_9;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_3_10;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_3_11;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_3_12;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_3_13;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_3_14;	// playground/src/noop/icache.scala:65:26
  reg  [21:0]       tag_3_15;	// playground/src/noop/icache.scala:65:26
  reg               valid_0_0;	// playground/src/noop/icache.scala:66:26
  reg               valid_0_1;	// playground/src/noop/icache.scala:66:26
  reg               valid_0_2;	// playground/src/noop/icache.scala:66:26
  reg               valid_0_3;	// playground/src/noop/icache.scala:66:26
  reg               valid_0_4;	// playground/src/noop/icache.scala:66:26
  reg               valid_0_5;	// playground/src/noop/icache.scala:66:26
  reg               valid_0_6;	// playground/src/noop/icache.scala:66:26
  reg               valid_0_7;	// playground/src/noop/icache.scala:66:26
  reg               valid_0_8;	// playground/src/noop/icache.scala:66:26
  reg               valid_0_9;	// playground/src/noop/icache.scala:66:26
  reg               valid_0_10;	// playground/src/noop/icache.scala:66:26
  reg               valid_0_11;	// playground/src/noop/icache.scala:66:26
  reg               valid_0_12;	// playground/src/noop/icache.scala:66:26
  reg               valid_0_13;	// playground/src/noop/icache.scala:66:26
  reg               valid_0_14;	// playground/src/noop/icache.scala:66:26
  reg               valid_0_15;	// playground/src/noop/icache.scala:66:26
  reg               valid_1_0;	// playground/src/noop/icache.scala:66:26
  reg               valid_1_1;	// playground/src/noop/icache.scala:66:26
  reg               valid_1_2;	// playground/src/noop/icache.scala:66:26
  reg               valid_1_3;	// playground/src/noop/icache.scala:66:26
  reg               valid_1_4;	// playground/src/noop/icache.scala:66:26
  reg               valid_1_5;	// playground/src/noop/icache.scala:66:26
  reg               valid_1_6;	// playground/src/noop/icache.scala:66:26
  reg               valid_1_7;	// playground/src/noop/icache.scala:66:26
  reg               valid_1_8;	// playground/src/noop/icache.scala:66:26
  reg               valid_1_9;	// playground/src/noop/icache.scala:66:26
  reg               valid_1_10;	// playground/src/noop/icache.scala:66:26
  reg               valid_1_11;	// playground/src/noop/icache.scala:66:26
  reg               valid_1_12;	// playground/src/noop/icache.scala:66:26
  reg               valid_1_13;	// playground/src/noop/icache.scala:66:26
  reg               valid_1_14;	// playground/src/noop/icache.scala:66:26
  reg               valid_1_15;	// playground/src/noop/icache.scala:66:26
  reg               valid_2_0;	// playground/src/noop/icache.scala:66:26
  reg               valid_2_1;	// playground/src/noop/icache.scala:66:26
  reg               valid_2_2;	// playground/src/noop/icache.scala:66:26
  reg               valid_2_3;	// playground/src/noop/icache.scala:66:26
  reg               valid_2_4;	// playground/src/noop/icache.scala:66:26
  reg               valid_2_5;	// playground/src/noop/icache.scala:66:26
  reg               valid_2_6;	// playground/src/noop/icache.scala:66:26
  reg               valid_2_7;	// playground/src/noop/icache.scala:66:26
  reg               valid_2_8;	// playground/src/noop/icache.scala:66:26
  reg               valid_2_9;	// playground/src/noop/icache.scala:66:26
  reg               valid_2_10;	// playground/src/noop/icache.scala:66:26
  reg               valid_2_11;	// playground/src/noop/icache.scala:66:26
  reg               valid_2_12;	// playground/src/noop/icache.scala:66:26
  reg               valid_2_13;	// playground/src/noop/icache.scala:66:26
  reg               valid_2_14;	// playground/src/noop/icache.scala:66:26
  reg               valid_2_15;	// playground/src/noop/icache.scala:66:26
  reg               valid_3_0;	// playground/src/noop/icache.scala:66:26
  reg               valid_3_1;	// playground/src/noop/icache.scala:66:26
  reg               valid_3_2;	// playground/src/noop/icache.scala:66:26
  reg               valid_3_3;	// playground/src/noop/icache.scala:66:26
  reg               valid_3_4;	// playground/src/noop/icache.scala:66:26
  reg               valid_3_5;	// playground/src/noop/icache.scala:66:26
  reg               valid_3_6;	// playground/src/noop/icache.scala:66:26
  reg               valid_3_7;	// playground/src/noop/icache.scala:66:26
  reg               valid_3_8;	// playground/src/noop/icache.scala:66:26
  reg               valid_3_9;	// playground/src/noop/icache.scala:66:26
  reg               valid_3_10;	// playground/src/noop/icache.scala:66:26
  reg               valid_3_11;	// playground/src/noop/icache.scala:66:26
  reg               valid_3_12;	// playground/src/noop/icache.scala:66:26
  reg               valid_3_13;	// playground/src/noop/icache.scala:66:26
  reg               valid_3_14;	// playground/src/noop/icache.scala:66:26
  reg               valid_3_15;	// playground/src/noop/icache.scala:66:26
  reg               wait_r;	// playground/src/noop/icache.scala:71:30
  reg               valid_r;	// playground/src/noop/icache.scala:72:30
  wire              hs_in = io_icRead_arvalid & ~io_flush & ~wait_r;	// playground/src/noop/icache.scala:71:30, :74:44, :75:39, :76:40
  reg  [31:0]       addr_r;	// playground/src/noop/icache.scala:78:34
  reg  [31:0]       matchWay_r;	// playground/src/noop/icache.scala:79:34
  reg  [2:0]        axiOffset;	// playground/src/noop/icache.scala:80:34
  reg  [63:0]       databuf;	// playground/src/noop/icache.scala:81:34
  wire [31:0]       cur_addr = hs_in ? io_icRead_addr : addr_r;	// playground/src/noop/icache.scala:75:39, :78:34, :82:30
  wire [15:0][21:0] _GEN =
    {{tag_0_15},
     {tag_0_14},
     {tag_0_13},
     {tag_0_12},
     {tag_0_11},
     {tag_0_10},
     {tag_0_9},
     {tag_0_8},
     {tag_0_7},
     {tag_0_6},
     {tag_0_5},
     {tag_0_4},
     {tag_0_3},
     {tag_0_2},
     {tag_0_1},
     {tag_0_0}};	// playground/src/noop/icache.scala:65:26, :87:85
  wire [15:0]       _GEN_0 =
    {{valid_0_15},
     {valid_0_14},
     {valid_0_13},
     {valid_0_12},
     {valid_0_11},
     {valid_0_10},
     {valid_0_9},
     {valid_0_8},
     {valid_0_7},
     {valid_0_6},
     {valid_0_5},
     {valid_0_4},
     {valid_0_3},
     {valid_0_2},
     {valid_0_1},
     {valid_0_0}};	// playground/src/noop/icache.scala:66:26, :87:97
  wire [15:0][21:0] _GEN_1 =
    {{tag_1_15},
     {tag_1_14},
     {tag_1_13},
     {tag_1_12},
     {tag_1_11},
     {tag_1_10},
     {tag_1_9},
     {tag_1_8},
     {tag_1_7},
     {tag_1_6},
     {tag_1_5},
     {tag_1_4},
     {tag_1_3},
     {tag_1_2},
     {tag_1_1},
     {tag_1_0}};	// playground/src/noop/icache.scala:65:26, :87:85
  wire [15:0]       _GEN_2 =
    {{valid_1_15},
     {valid_1_14},
     {valid_1_13},
     {valid_1_12},
     {valid_1_11},
     {valid_1_10},
     {valid_1_9},
     {valid_1_8},
     {valid_1_7},
     {valid_1_6},
     {valid_1_5},
     {valid_1_4},
     {valid_1_3},
     {valid_1_2},
     {valid_1_1},
     {valid_1_0}};	// playground/src/noop/icache.scala:66:26, :87:97
  wire              cache_hit_vec_1 =
    _GEN_1[cur_addr[9:6]] == cur_addr[31:10] & _GEN_2[cur_addr[9:6]];	// playground/src/noop/icache.scala:82:30, :83:35, :84:35, :87:{85,97}
  wire [15:0][21:0] _GEN_3 =
    {{tag_2_15},
     {tag_2_14},
     {tag_2_13},
     {tag_2_12},
     {tag_2_11},
     {tag_2_10},
     {tag_2_9},
     {tag_2_8},
     {tag_2_7},
     {tag_2_6},
     {tag_2_5},
     {tag_2_4},
     {tag_2_3},
     {tag_2_2},
     {tag_2_1},
     {tag_2_0}};	// playground/src/noop/icache.scala:65:26, :87:85
  wire [15:0]       _GEN_4 =
    {{valid_2_15},
     {valid_2_14},
     {valid_2_13},
     {valid_2_12},
     {valid_2_11},
     {valid_2_10},
     {valid_2_9},
     {valid_2_8},
     {valid_2_7},
     {valid_2_6},
     {valid_2_5},
     {valid_2_4},
     {valid_2_3},
     {valid_2_2},
     {valid_2_1},
     {valid_2_0}};	// playground/src/noop/icache.scala:66:26, :87:97
  wire              cache_hit_vec_2 =
    _GEN_3[cur_addr[9:6]] == cur_addr[31:10] & _GEN_4[cur_addr[9:6]];	// playground/src/noop/icache.scala:82:30, :83:35, :84:35, :87:{85,97}
  wire [15:0][21:0] _GEN_5 =
    {{tag_3_15},
     {tag_3_14},
     {tag_3_13},
     {tag_3_12},
     {tag_3_11},
     {tag_3_10},
     {tag_3_9},
     {tag_3_8},
     {tag_3_7},
     {tag_3_6},
     {tag_3_5},
     {tag_3_4},
     {tag_3_3},
     {tag_3_2},
     {tag_3_1},
     {tag_3_0}};	// playground/src/noop/icache.scala:65:26, :87:85
  wire [15:0]       _GEN_6 =
    {{valid_3_15},
     {valid_3_14},
     {valid_3_13},
     {valid_3_12},
     {valid_3_11},
     {valid_3_10},
     {valid_3_9},
     {valid_3_8},
     {valid_3_7},
     {valid_3_6},
     {valid_3_5},
     {valid_3_4},
     {valid_3_3},
     {valid_3_2},
     {valid_3_1},
     {valid_3_0}};	// playground/src/noop/icache.scala:66:26, :87:97
  wire              cache_hit_vec_3 =
    _GEN_5[cur_addr[9:6]] == cur_addr[31:10] & _GEN_6[cur_addr[9:6]];	// playground/src/noop/icache.scala:82:30, :83:35, :84:35, :87:{85,97}
  wire [3:0]        _cacheHit_T =
    {cache_hit_vec_3,
     cache_hit_vec_2,
     cache_hit_vec_1,
     _GEN[cur_addr[9:6]] == cur_addr[31:10] & _GEN_0[cur_addr[9:6]]};	// playground/src/noop/icache.scala:82:30, :83:35, :84:35, :87:{85,97}, :88:41
  wire [1:0]        matchWay =
    (|_cacheHit_T)
      ? {|{cache_hit_vec_3, cache_hit_vec_2}, cache_hit_vec_3 | cache_hit_vec_1}
      : {_matchWay_prng_io_out_1, _matchWay_prng_io_out_0};	// playground/src/noop/icache.scala:87:97, :88:{41,48}, :89:30, src/main/scala/chisel3/util/OneHot.scala:30:18, :32:{10,14,28}, src/main/scala/chisel3/util/random/PRNG.scala:91:22, :95:17
  wire [1:0]        cur_way = hs_in ? matchWay : matchWay_r[1:0];	// playground/src/noop/icache.scala:75:39, :79:34, :89:30, :90:30
  reg  [1:0]        state;	// playground/src/noop/icache.scala:102:24
  wire [3:0][127:0] _GEN_7 =
    {{_Ram_bw_3_io_rdata},
     {_Ram_bw_2_io_rdata},
     {_Ram_bw_1_io_rdata},
     {_Ram_bw_io_rdata}};	// playground/src/noop/icache.scala:67:57, :106:28
  wire [127:0]      _GEN_8 = _GEN_7[matchWay_r[1:0]];	// <stdin>:6123:24, playground/src/noop/icache.scala:79:34, :106:28
  wire [5:0]        _data_addr_T_1 =
    state == 2'h2 ? {cur_addr[9:6], axiOffset[2:1]} : cur_addr[9:4];	// playground/src/noop/icache.scala:80:34, :82:30, :84:35, :85:35, :86:{30,100}, :102:24, :110:{31,38}
  wire              _GEN_9 = cur_way == 2'h0;	// playground/src/noop/icache.scala:90:30, :102:24, :110:25
  wire              _GEN_10 = cur_way == 2'h1;	// playground/src/noop/icache.scala:90:30, :110:25
  wire              _GEN_11 = cur_way == 2'h2;	// playground/src/noop/icache.scala:90:30, :110:{25,38}
  wire              _data_cen_T = wait_r | hs_in;	// playground/src/noop/icache.scala:71:30, :75:39, :111:35
  wire [127:0]      _data_wdata_T = {io_instAxi_rd_bits_data, databuf};	// playground/src/noop/icache.scala:81:34, :113:31
  reg               raddrEn;	// playground/src/noop/icache.scala:117:30
  reg  [31:0]       raddr;	// playground/src/noop/icache.scala:118:30
  reg               rdataEn;	// playground/src/noop/icache.scala:119:30
  wire              _GEN_12 = state == 2'h0;	// playground/src/noop/icache.scala:102:24, :121:18
  wire              _GEN_13 = state == 2'h1;	// playground/src/noop/icache.scala:102:24, :110:25, :121:18
  wire              _GEN_14 = state == 2'h2;	// playground/src/noop/icache.scala:102:24, :110:38, :121:18
  wire              _GEN_15 = rdataEn & io_instAxi_rd_valid;	// playground/src/noop/icache.scala:119:30, :145:26
  wire              _GEN_16 = _GEN_14 & _GEN_15;	// playground/src/noop/icache.scala:115:13, :121:18, :145:{26,49}, :147:35
  wire              _GEN_17 = _GEN_12 | _GEN_13;	// playground/src/noop/icache.scala:115:13, :121:18
  assign wen = ~_GEN_17 & _GEN_16 & axiOffset[0];	// playground/src/noop/icache.scala:80:34, :115:13, :121:18, :145:49, :147:{31,35}
  always @(posedge clock) begin	// playground/src/noop/icache.scala:58:7
    if (reset) begin	// playground/src/noop/icache.scala:58:7
      tag_0_0 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_0_1 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_0_2 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_0_3 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_0_4 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_0_5 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_0_6 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_0_7 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_0_8 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_0_9 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_0_10 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_0_11 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_0_12 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_0_13 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_0_14 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_0_15 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_1_0 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_1_1 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_1_2 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_1_3 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_1_4 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_1_5 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_1_6 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_1_7 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_1_8 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_1_9 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_1_10 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_1_11 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_1_12 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_1_13 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_1_14 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_1_15 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_2_0 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_2_1 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_2_2 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_2_3 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_2_4 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_2_5 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_2_6 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_2_7 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_2_8 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_2_9 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_2_10 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_2_11 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_2_12 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_2_13 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_2_14 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_2_15 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_3_0 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_3_1 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_3_2 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_3_3 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_3_4 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_3_5 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_3_6 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_3_7 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_3_8 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_3_9 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_3_10 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_3_11 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_3_12 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_3_13 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_3_14 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      tag_3_15 <= 22'h0;	// playground/src/noop/icache.scala:65:{26,66}
      valid_0_0 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_0_1 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_0_2 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_0_3 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_0_4 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_0_5 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_0_6 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_0_7 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_0_8 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_0_9 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_0_10 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_0_11 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_0_12 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_0_13 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_0_14 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_0_15 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_1_0 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_1_1 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_1_2 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_1_3 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_1_4 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_1_5 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_1_6 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_1_7 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_1_8 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_1_9 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_1_10 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_1_11 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_1_12 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_1_13 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_1_14 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_1_15 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_2_0 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_2_1 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_2_2 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_2_3 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_2_4 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_2_5 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_2_6 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_2_7 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_2_8 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_2_9 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_2_10 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_2_11 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_2_12 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_2_13 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_2_14 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_2_15 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_3_0 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_3_1 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_3_2 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_3_3 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_3_4 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_3_5 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_3_6 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_3_7 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_3_8 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_3_9 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_3_10 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_3_11 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_3_12 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_3_13 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_3_14 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      valid_3_15 <= 1'h0;	// playground/src/noop/icache.scala:66:{26,66}
      wait_r <= 1'h0;	// playground/src/noop/icache.scala:66:66, :71:30
      valid_r <= 1'h0;	// playground/src/noop/icache.scala:66:66, :72:30
      addr_r <= 32'h0;	// playground/src/noop/icache.scala:78:34
      matchWay_r <= 32'h0;	// playground/src/noop/icache.scala:78:34, :79:34
      axiOffset <= 3'h0;	// playground/src/noop/icache.scala:80:34
      databuf <= 64'h0;	// playground/src/noop/icache.scala:81:34
      state <= 2'h0;	// playground/src/noop/icache.scala:102:24
      raddrEn <= 1'h0;	// playground/src/noop/icache.scala:66:66, :117:30
      raddr <= 32'h0;	// playground/src/noop/icache.scala:78:34, :118:30
      rdataEn <= 1'h0;	// playground/src/noop/icache.scala:66:66, :119:30
    end
    else begin	// playground/src/noop/icache.scala:58:7
      automatic logic _GEN_18;	// playground/src/noop/icache.scala:123:25
      automatic logic _GEN_19;	// playground/src/noop/icache.scala:118:30, :123:36, :125:33, :129:25
      automatic logic _GEN_20;	// playground/src/noop/icache.scala:154:51
      automatic logic _GEN_21;	// playground/src/noop/icache.scala:154:51
      automatic logic _GEN_22;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_23;	// playground/src/noop/icache.scala:154:51
      automatic logic _GEN_24;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_25;	// playground/src/noop/icache.scala:154:51
      automatic logic _GEN_26;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_27;	// playground/src/noop/icache.scala:154:51
      automatic logic _GEN_28;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_29;	// playground/src/noop/icache.scala:154:51
      automatic logic _GEN_30;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_31;	// playground/src/noop/icache.scala:154:51
      automatic logic _GEN_32;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_33;	// playground/src/noop/icache.scala:154:51
      automatic logic _GEN_34;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_35;	// playground/src/noop/icache.scala:154:51
      automatic logic _GEN_36;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_37;	// playground/src/noop/icache.scala:154:51
      automatic logic _GEN_38;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_39;	// playground/src/noop/icache.scala:154:51
      automatic logic _GEN_40;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_41;	// playground/src/noop/icache.scala:154:51
      automatic logic _GEN_42;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_43;	// playground/src/noop/icache.scala:154:51
      automatic logic _GEN_44;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_45;	// playground/src/noop/icache.scala:154:51
      automatic logic _GEN_46;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_47;	// playground/src/noop/icache.scala:154:51
      automatic logic _GEN_48;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_49;	// playground/src/noop/icache.scala:154:51
      automatic logic _GEN_50;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_51;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_52;	// playground/src/noop/icache.scala:154:51
      automatic logic _GEN_53;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_54;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_55;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_56;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_57;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_58;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_59;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_60;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_61;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_62;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_63;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_64;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_65;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_66;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_67;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_68;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_69;	// playground/src/noop/icache.scala:154:51
      automatic logic _GEN_70;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_71;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_72;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_73;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_74;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_75;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_76;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_77;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_78;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_79;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_80;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_81;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_82;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_83;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_84;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_85;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_86;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_87;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_88;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_89;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_90;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_91;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_92;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_93;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_94;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_95;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_96;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_97;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_98;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_99;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_100;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      automatic logic _GEN_101;	// playground/src/noop/icache.scala:65:26, :121:18, :145:49, :152:46, :154:51
      _GEN_18 = ~hs_in & ~wait_r;	// playground/src/noop/icache.scala:71:30, :75:39, :76:40, :123:{18,25}
      _GEN_19 = _GEN_18 | (|_cacheHit_T);	// playground/src/noop/icache.scala:88:{41,48}, :118:30, :123:{25,36}, :125:33, :129:25
      _GEN_20 = matchWay_r[1:0] == 2'h0;	// <stdin>:6123:24, playground/src/noop/icache.scala:79:34, :102:24, :154:51
      _GEN_21 = addr_r[9:6] == 4'h0;	// playground/src/noop/icache.scala:78:34, :88:48, :91:33, :154:51
      _GEN_22 = _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & _GEN_20 & _GEN_21;	// playground/src/noop/icache.scala:65:26, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_23 = addr_r[9:6] == 4'h1;	// playground/src/noop/icache.scala:78:34, :91:33, :154:51
      _GEN_24 = _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & _GEN_20 & _GEN_23;	// playground/src/noop/icache.scala:65:26, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_25 = addr_r[9:6] == 4'h2;	// playground/src/noop/icache.scala:78:34, :91:33, :154:51
      _GEN_26 = _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & _GEN_20 & _GEN_25;	// playground/src/noop/icache.scala:65:26, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_27 = addr_r[9:6] == 4'h3;	// playground/src/noop/icache.scala:78:34, :91:33, :154:51
      _GEN_28 = _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & _GEN_20 & _GEN_27;	// playground/src/noop/icache.scala:65:26, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_29 = addr_r[9:6] == 4'h4;	// playground/src/noop/icache.scala:78:34, :91:33, :154:51
      _GEN_30 = _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & _GEN_20 & _GEN_29;	// playground/src/noop/icache.scala:65:26, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_31 = addr_r[9:6] == 4'h5;	// playground/src/noop/icache.scala:78:34, :91:33, :154:51
      _GEN_32 = _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & _GEN_20 & _GEN_31;	// playground/src/noop/icache.scala:65:26, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_33 = addr_r[9:6] == 4'h6;	// playground/src/noop/icache.scala:78:34, :91:33, :154:51
      _GEN_34 = _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & _GEN_20 & _GEN_33;	// playground/src/noop/icache.scala:65:26, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_35 = addr_r[9:6] == 4'h7;	// playground/src/noop/icache.scala:78:34, :91:33, :154:51
      _GEN_36 = _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & _GEN_20 & _GEN_35;	// playground/src/noop/icache.scala:65:26, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_37 = addr_r[9:6] == 4'h8;	// playground/src/noop/icache.scala:78:34, :91:33, :154:51
      _GEN_38 = _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & _GEN_20 & _GEN_37;	// playground/src/noop/icache.scala:65:26, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_39 = addr_r[9:6] == 4'h9;	// playground/src/noop/icache.scala:78:34, :91:33, :154:51
      _GEN_40 = _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & _GEN_20 & _GEN_39;	// playground/src/noop/icache.scala:65:26, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_41 = addr_r[9:6] == 4'hA;	// playground/src/noop/icache.scala:78:34, :91:33, :154:51
      _GEN_42 = _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & _GEN_20 & _GEN_41;	// playground/src/noop/icache.scala:65:26, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_43 = addr_r[9:6] == 4'hB;	// playground/src/noop/icache.scala:78:34, :91:33, :154:51
      _GEN_44 = _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & _GEN_20 & _GEN_43;	// playground/src/noop/icache.scala:65:26, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_45 = addr_r[9:6] == 4'hC;	// playground/src/noop/icache.scala:78:34, :91:33, :154:51
      _GEN_46 = _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & _GEN_20 & _GEN_45;	// playground/src/noop/icache.scala:65:26, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_47 = addr_r[9:6] == 4'hD;	// playground/src/noop/icache.scala:78:34, :91:33, :154:51
      _GEN_48 = _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & _GEN_20 & _GEN_47;	// playground/src/noop/icache.scala:65:26, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_49 = addr_r[9:6] == 4'hE;	// playground/src/noop/icache.scala:78:34, :91:33, :154:51
      _GEN_50 = _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & _GEN_20 & _GEN_49;	// playground/src/noop/icache.scala:65:26, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_51 = _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & _GEN_20 & (&(addr_r[9:6]));	// playground/src/noop/icache.scala:65:26, :78:34, :91:33, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_52 = matchWay_r[1:0] == 2'h1;	// <stdin>:6123:24, playground/src/noop/icache.scala:79:34, :110:25, :154:51
      _GEN_53 = _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & _GEN_52 & _GEN_21;	// playground/src/noop/icache.scala:65:26, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_54 = _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & _GEN_52 & _GEN_23;	// playground/src/noop/icache.scala:65:26, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_55 = _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & _GEN_52 & _GEN_25;	// playground/src/noop/icache.scala:65:26, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_56 = _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & _GEN_52 & _GEN_27;	// playground/src/noop/icache.scala:65:26, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_57 = _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & _GEN_52 & _GEN_29;	// playground/src/noop/icache.scala:65:26, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_58 = _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & _GEN_52 & _GEN_31;	// playground/src/noop/icache.scala:65:26, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_59 = _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & _GEN_52 & _GEN_33;	// playground/src/noop/icache.scala:65:26, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_60 = _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & _GEN_52 & _GEN_35;	// playground/src/noop/icache.scala:65:26, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_61 = _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & _GEN_52 & _GEN_37;	// playground/src/noop/icache.scala:65:26, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_62 = _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & _GEN_52 & _GEN_39;	// playground/src/noop/icache.scala:65:26, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_63 = _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & _GEN_52 & _GEN_41;	// playground/src/noop/icache.scala:65:26, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_64 = _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & _GEN_52 & _GEN_43;	// playground/src/noop/icache.scala:65:26, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_65 = _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & _GEN_52 & _GEN_45;	// playground/src/noop/icache.scala:65:26, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_66 = _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & _GEN_52 & _GEN_47;	// playground/src/noop/icache.scala:65:26, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_67 = _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & _GEN_52 & _GEN_49;	// playground/src/noop/icache.scala:65:26, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_68 = _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & _GEN_52 & (&(addr_r[9:6]));	// playground/src/noop/icache.scala:65:26, :78:34, :91:33, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_69 = matchWay_r[1:0] == 2'h2;	// <stdin>:6123:24, playground/src/noop/icache.scala:79:34, :110:38, :154:51
      _GEN_70 = _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & _GEN_69 & _GEN_21;	// playground/src/noop/icache.scala:65:26, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_71 = _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & _GEN_69 & _GEN_23;	// playground/src/noop/icache.scala:65:26, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_72 = _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & _GEN_69 & _GEN_25;	// playground/src/noop/icache.scala:65:26, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_73 = _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & _GEN_69 & _GEN_27;	// playground/src/noop/icache.scala:65:26, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_74 = _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & _GEN_69 & _GEN_29;	// playground/src/noop/icache.scala:65:26, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_75 = _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & _GEN_69 & _GEN_31;	// playground/src/noop/icache.scala:65:26, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_76 = _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & _GEN_69 & _GEN_33;	// playground/src/noop/icache.scala:65:26, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_77 = _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & _GEN_69 & _GEN_35;	// playground/src/noop/icache.scala:65:26, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_78 = _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & _GEN_69 & _GEN_37;	// playground/src/noop/icache.scala:65:26, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_79 = _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & _GEN_69 & _GEN_39;	// playground/src/noop/icache.scala:65:26, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_80 = _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & _GEN_69 & _GEN_41;	// playground/src/noop/icache.scala:65:26, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_81 = _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & _GEN_69 & _GEN_43;	// playground/src/noop/icache.scala:65:26, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_82 = _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & _GEN_69 & _GEN_45;	// playground/src/noop/icache.scala:65:26, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_83 = _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & _GEN_69 & _GEN_47;	// playground/src/noop/icache.scala:65:26, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_84 = _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & _GEN_69 & _GEN_49;	// playground/src/noop/icache.scala:65:26, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_85 = _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & _GEN_69 & (&(addr_r[9:6]));	// playground/src/noop/icache.scala:65:26, :78:34, :91:33, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_86 =
        _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & (&(matchWay_r[1:0])) & _GEN_21;	// <stdin>:6123:24, playground/src/noop/icache.scala:65:26, :79:34, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_87 =
        _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & (&(matchWay_r[1:0])) & _GEN_23;	// <stdin>:6123:24, playground/src/noop/icache.scala:65:26, :79:34, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_88 =
        _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & (&(matchWay_r[1:0])) & _GEN_25;	// <stdin>:6123:24, playground/src/noop/icache.scala:65:26, :79:34, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_89 =
        _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & (&(matchWay_r[1:0])) & _GEN_27;	// <stdin>:6123:24, playground/src/noop/icache.scala:65:26, :79:34, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_90 =
        _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & (&(matchWay_r[1:0])) & _GEN_29;	// <stdin>:6123:24, playground/src/noop/icache.scala:65:26, :79:34, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_91 =
        _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & (&(matchWay_r[1:0])) & _GEN_31;	// <stdin>:6123:24, playground/src/noop/icache.scala:65:26, :79:34, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_92 =
        _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & (&(matchWay_r[1:0])) & _GEN_33;	// <stdin>:6123:24, playground/src/noop/icache.scala:65:26, :79:34, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_93 =
        _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & (&(matchWay_r[1:0])) & _GEN_35;	// <stdin>:6123:24, playground/src/noop/icache.scala:65:26, :79:34, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_94 =
        _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & (&(matchWay_r[1:0])) & _GEN_37;	// <stdin>:6123:24, playground/src/noop/icache.scala:65:26, :79:34, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_95 =
        _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & (&(matchWay_r[1:0])) & _GEN_39;	// <stdin>:6123:24, playground/src/noop/icache.scala:65:26, :79:34, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_96 =
        _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & (&(matchWay_r[1:0])) & _GEN_41;	// <stdin>:6123:24, playground/src/noop/icache.scala:65:26, :79:34, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_97 =
        _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & (&(matchWay_r[1:0])) & _GEN_43;	// <stdin>:6123:24, playground/src/noop/icache.scala:65:26, :79:34, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_98 =
        _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & (&(matchWay_r[1:0])) & _GEN_45;	// <stdin>:6123:24, playground/src/noop/icache.scala:65:26, :79:34, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_99 =
        _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & (&(matchWay_r[1:0])) & _GEN_47;	// <stdin>:6123:24, playground/src/noop/icache.scala:65:26, :79:34, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_100 =
        _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & (&(matchWay_r[1:0])) & _GEN_49;	// <stdin>:6123:24, playground/src/noop/icache.scala:65:26, :79:34, :121:18, :145:{26,49}, :152:46, :154:51
      _GEN_101 =
        _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last & (&(matchWay_r[1:0]))
        & (&(addr_r[9:6]));	// <stdin>:6123:24, playground/src/noop/icache.scala:65:26, :78:34, :79:34, :91:33, :121:18, :145:{26,49}, :152:46, :154:51
      if (_GEN_17 | ~_GEN_22) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_0_0 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_24) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_0_1 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_26) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_0_2 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_28) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_0_3 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_30) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_0_4 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_32) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_0_5 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_34) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_0_6 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_36) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_0_7 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_38) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_0_8 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_40) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_0_9 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_42) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_0_10 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_44) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_0_11 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_46) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_0_12 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_48) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_0_13 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_50) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_0_14 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_51) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_0_15 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_53) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_1_0 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_54) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_1_1 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_55) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_1_2 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_56) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_1_3 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_57) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_1_4 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_58) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_1_5 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_59) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_1_6 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_60) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_1_7 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_61) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_1_8 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_62) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_1_9 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_63) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_1_10 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_64) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_1_11 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_65) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_1_12 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_66) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_1_13 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_67) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_1_14 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_68) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_1_15 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_70) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_2_0 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_71) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_2_1 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_72) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_2_2 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_73) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_2_3 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_74) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_2_4 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_75) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_2_5 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_76) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_2_6 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_77) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_2_7 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_78) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_2_8 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_79) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_2_9 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_80) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_2_10 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_81) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_2_11 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_82) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_2_12 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_83) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_2_13 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_84) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_2_14 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_85) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_2_15 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_86) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_3_0 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_87) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_3_1 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_88) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_3_2 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_89) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_3_3 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_90) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_3_4 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_91) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_3_5 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_92) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_3_6 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_93) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_3_7 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_94) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_3_8 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_95) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_3_9 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_96) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_3_10 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_97) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_3_11 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_98) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_3_12 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_99) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_3_13 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_100) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_3_14 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      if (_GEN_17 | ~_GEN_101) begin	// playground/src/noop/icache.scala:65:26, :115:13, :121:18, :145:49, :152:46, :154:51
      end
      else	// playground/src/noop/icache.scala:65:26, :121:18
        tag_3_15 <= addr_r[31:10];	// playground/src/noop/icache.scala:65:26, :78:34, :92:33
      valid_0_0 <= ~_GEN_17 & _GEN_22 | ~io_flush & valid_0_0;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_0_1 <= ~_GEN_17 & _GEN_24 | ~io_flush & valid_0_1;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_0_2 <= ~_GEN_17 & _GEN_26 | ~io_flush & valid_0_2;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_0_3 <= ~_GEN_17 & _GEN_28 | ~io_flush & valid_0_3;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_0_4 <= ~_GEN_17 & _GEN_30 | ~io_flush & valid_0_4;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_0_5 <= ~_GEN_17 & _GEN_32 | ~io_flush & valid_0_5;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_0_6 <= ~_GEN_17 & _GEN_34 | ~io_flush & valid_0_6;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_0_7 <= ~_GEN_17 & _GEN_36 | ~io_flush & valid_0_7;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_0_8 <= ~_GEN_17 & _GEN_38 | ~io_flush & valid_0_8;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_0_9 <= ~_GEN_17 & _GEN_40 | ~io_flush & valid_0_9;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_0_10 <= ~_GEN_17 & _GEN_42 | ~io_flush & valid_0_10;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_0_11 <= ~_GEN_17 & _GEN_44 | ~io_flush & valid_0_11;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_0_12 <= ~_GEN_17 & _GEN_46 | ~io_flush & valid_0_12;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_0_13 <= ~_GEN_17 & _GEN_48 | ~io_flush & valid_0_13;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_0_14 <= ~_GEN_17 & _GEN_50 | ~io_flush & valid_0_14;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_0_15 <= ~_GEN_17 & _GEN_51 | ~io_flush & valid_0_15;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_1_0 <= ~_GEN_17 & _GEN_53 | ~io_flush & valid_1_0;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_1_1 <= ~_GEN_17 & _GEN_54 | ~io_flush & valid_1_1;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_1_2 <= ~_GEN_17 & _GEN_55 | ~io_flush & valid_1_2;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_1_3 <= ~_GEN_17 & _GEN_56 | ~io_flush & valid_1_3;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_1_4 <= ~_GEN_17 & _GEN_57 | ~io_flush & valid_1_4;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_1_5 <= ~_GEN_17 & _GEN_58 | ~io_flush & valid_1_5;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_1_6 <= ~_GEN_17 & _GEN_59 | ~io_flush & valid_1_6;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_1_7 <= ~_GEN_17 & _GEN_60 | ~io_flush & valid_1_7;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_1_8 <= ~_GEN_17 & _GEN_61 | ~io_flush & valid_1_8;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_1_9 <= ~_GEN_17 & _GEN_62 | ~io_flush & valid_1_9;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_1_10 <= ~_GEN_17 & _GEN_63 | ~io_flush & valid_1_10;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_1_11 <= ~_GEN_17 & _GEN_64 | ~io_flush & valid_1_11;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_1_12 <= ~_GEN_17 & _GEN_65 | ~io_flush & valid_1_12;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_1_13 <= ~_GEN_17 & _GEN_66 | ~io_flush & valid_1_13;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_1_14 <= ~_GEN_17 & _GEN_67 | ~io_flush & valid_1_14;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_1_15 <= ~_GEN_17 & _GEN_68 | ~io_flush & valid_1_15;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_2_0 <= ~_GEN_17 & _GEN_70 | ~io_flush & valid_2_0;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_2_1 <= ~_GEN_17 & _GEN_71 | ~io_flush & valid_2_1;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_2_2 <= ~_GEN_17 & _GEN_72 | ~io_flush & valid_2_2;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_2_3 <= ~_GEN_17 & _GEN_73 | ~io_flush & valid_2_3;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_2_4 <= ~_GEN_17 & _GEN_74 | ~io_flush & valid_2_4;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_2_5 <= ~_GEN_17 & _GEN_75 | ~io_flush & valid_2_5;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_2_6 <= ~_GEN_17 & _GEN_76 | ~io_flush & valid_2_6;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_2_7 <= ~_GEN_17 & _GEN_77 | ~io_flush & valid_2_7;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_2_8 <= ~_GEN_17 & _GEN_78 | ~io_flush & valid_2_8;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_2_9 <= ~_GEN_17 & _GEN_79 | ~io_flush & valid_2_9;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_2_10 <= ~_GEN_17 & _GEN_80 | ~io_flush & valid_2_10;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_2_11 <= ~_GEN_17 & _GEN_81 | ~io_flush & valid_2_11;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_2_12 <= ~_GEN_17 & _GEN_82 | ~io_flush & valid_2_12;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_2_13 <= ~_GEN_17 & _GEN_83 | ~io_flush & valid_2_13;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_2_14 <= ~_GEN_17 & _GEN_84 | ~io_flush & valid_2_14;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_2_15 <= ~_GEN_17 & _GEN_85 | ~io_flush & valid_2_15;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_3_0 <= ~_GEN_17 & _GEN_86 | ~io_flush & valid_3_0;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_3_1 <= ~_GEN_17 & _GEN_87 | ~io_flush & valid_3_1;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_3_2 <= ~_GEN_17 & _GEN_88 | ~io_flush & valid_3_2;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_3_3 <= ~_GEN_17 & _GEN_89 | ~io_flush & valid_3_3;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_3_4 <= ~_GEN_17 & _GEN_90 | ~io_flush & valid_3_4;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_3_5 <= ~_GEN_17 & _GEN_91 | ~io_flush & valid_3_5;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_3_6 <= ~_GEN_17 & _GEN_92 | ~io_flush & valid_3_6;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_3_7 <= ~_GEN_17 & _GEN_93 | ~io_flush & valid_3_7;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_3_8 <= ~_GEN_17 & _GEN_94 | ~io_flush & valid_3_8;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_3_9 <= ~_GEN_17 & _GEN_95 | ~io_flush & valid_3_9;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_3_10 <= ~_GEN_17 & _GEN_96 | ~io_flush & valid_3_10;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_3_11 <= ~_GEN_17 & _GEN_97 | ~io_flush & valid_3_11;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_3_12 <= ~_GEN_17 & _GEN_98 | ~io_flush & valid_3_12;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_3_13 <= ~_GEN_17 & _GEN_99 | ~io_flush & valid_3_13;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_3_14 <= ~_GEN_17 & _GEN_100 | ~io_flush & valid_3_14;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      valid_3_15 <= ~_GEN_17 & _GEN_101 | ~io_flush & valid_3_15;	// playground/src/noop/icache.scala:65:26, :66:26, :98:19, :99:17, :115:13, :121:18, :145:49, :152:46, :154:51
      if (~_GEN_12 | _GEN_18) begin	// playground/src/noop/icache.scala:71:30, :118:30, :121:18, :123:{25,36}
      end
      else	// playground/src/noop/icache.scala:71:30, :121:18, :123:36
        wait_r <= ~(|_cacheHit_T);	// playground/src/noop/icache.scala:66:66, :71:30, :88:{41,48}, :125:33, :127:25, :133:25, src/main/scala/chisel3/util/random/PRNG.scala:94:23
      valid_r <= _GEN_12 & ~_GEN_18 & (|_cacheHit_T);	// playground/src/noop/icache.scala:72:30, :73:13, :88:{41,48}, :121:18, :123:{25,36}, :125:33
      if (hs_in) begin	// playground/src/noop/icache.scala:75:39
        addr_r <= io_icRead_addr;	// playground/src/noop/icache.scala:78:34
        matchWay_r <= {30'h0, matchWay};	// playground/src/noop/icache.scala:79:34, :89:30, :90:30
      end
      if (_GEN_12) begin	// playground/src/noop/icache.scala:121:18
        if (~_GEN_19)	// playground/src/noop/icache.scala:117:30, :118:30, :123:36, :125:33, :129:25, :130:25
          state <= 2'h1;	// playground/src/noop/icache.scala:102:24, :110:25
        raddrEn <= ~_GEN_19 | raddrEn;	// playground/src/noop/icache.scala:117:30, :118:30, :123:36, :125:33, :129:25, :130:25
      end
      else begin	// playground/src/noop/icache.scala:121:18
        automatic logic _GEN_102;	// playground/src/noop/icache.scala:137:26
        _GEN_102 = raddrEn & io_instAxi_ra_ready;	// playground/src/noop/icache.scala:117:30, :137:26
        if (_GEN_13) begin	// playground/src/noop/icache.scala:121:18
          if (_GEN_102) begin	// playground/src/noop/icache.scala:137:26
            axiOffset <= 3'h0;	// playground/src/noop/icache.scala:80:34
            state <= 2'h2;	// playground/src/noop/icache.scala:102:24, :110:38
          end
          rdataEn <= _GEN_102 | rdataEn;	// playground/src/noop/icache.scala:119:30, :137:{26,49}, :140:25
        end
        else begin	// playground/src/noop/icache.scala:121:18
          automatic logic _GEN_103 = _GEN_14 & _GEN_15 & io_instAxi_rd_bits_last;	// playground/src/noop/icache.scala:119:30, :121:18, :145:{26,49}, :152:46, :153:29
          if (_GEN_16) begin	// playground/src/noop/icache.scala:115:13, :121:18, :145:49, :147:35
            if (io_instAxi_rd_bits_last)	// playground/src/noop/icache.scala:59:16
              axiOffset <= 3'h0;	// playground/src/noop/icache.scala:80:34
            else	// playground/src/noop/icache.scala:59:16
              axiOffset <= axiOffset + 3'h1;	// playground/src/noop/icache.scala:80:34, :146:40, :154:51
          end
          if (_GEN_103)	// playground/src/noop/icache.scala:119:30, :121:18, :145:49, :152:46, :153:29
            state <= 2'h0;	// playground/src/noop/icache.scala:102:24
          rdataEn <= ~_GEN_103 & rdataEn;	// playground/src/noop/icache.scala:119:30, :121:18, :145:49, :152:46, :153:29
        end
        raddrEn <= ~(_GEN_13 & _GEN_102) & raddrEn;	// playground/src/noop/icache.scala:117:30, :121:18, :137:{26,49}, :139:25
      end
      if (_GEN_17 | ~_GEN_16 | axiOffset[0]) begin	// playground/src/noop/icache.scala:80:34, :81:34, :115:13, :121:18, :145:49, :147:{31,35}
      end
      else	// playground/src/noop/icache.scala:81:34, :121:18
        databuf <= io_instAxi_rd_bits_data;	// playground/src/noop/icache.scala:81:34
      if (~_GEN_12 | _GEN_19) begin	// playground/src/noop/icache.scala:118:30, :121:18, :123:36, :125:33, :129:25
      end
      else	// playground/src/noop/icache.scala:118:30, :121:18, :123:36
        raddr <= cur_addr & 32'hFFFFFFC0;	// playground/src/noop/icache.scala:82:30, :118:30, :129:37
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// playground/src/noop/icache.scala:58:7
    `ifdef FIRRTL_BEFORE_INITIAL	// playground/src/noop/icache.scala:58:7
      `FIRRTL_BEFORE_INITIAL	// playground/src/noop/icache.scala:58:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// playground/src/noop/icache.scala:58:7
      automatic logic [31:0] _RANDOM[0:51];	// playground/src/noop/icache.scala:58:7
      `ifdef INIT_RANDOM_PROLOG_	// playground/src/noop/icache.scala:58:7
        `INIT_RANDOM_PROLOG_	// playground/src/noop/icache.scala:58:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// playground/src/noop/icache.scala:58:7
        for (logic [5:0] i = 6'h0; i < 6'h34; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// playground/src/noop/icache.scala:58:7
        end	// playground/src/noop/icache.scala:58:7
        tag_0_0 = _RANDOM[6'h0][21:0];	// playground/src/noop/icache.scala:58:7, :65:26
        tag_0_1 = {_RANDOM[6'h0][31:22], _RANDOM[6'h1][11:0]};	// playground/src/noop/icache.scala:58:7, :65:26
        tag_0_2 = {_RANDOM[6'h1][31:12], _RANDOM[6'h2][1:0]};	// playground/src/noop/icache.scala:58:7, :65:26
        tag_0_3 = _RANDOM[6'h2][23:2];	// playground/src/noop/icache.scala:58:7, :65:26
        tag_0_4 = {_RANDOM[6'h2][31:24], _RANDOM[6'h3][13:0]};	// playground/src/noop/icache.scala:58:7, :65:26
        tag_0_5 = {_RANDOM[6'h3][31:14], _RANDOM[6'h4][3:0]};	// playground/src/noop/icache.scala:58:7, :65:26
        tag_0_6 = _RANDOM[6'h4][25:4];	// playground/src/noop/icache.scala:58:7, :65:26
        tag_0_7 = {_RANDOM[6'h4][31:26], _RANDOM[6'h5][15:0]};	// playground/src/noop/icache.scala:58:7, :65:26
        tag_0_8 = {_RANDOM[6'h5][31:16], _RANDOM[6'h6][5:0]};	// playground/src/noop/icache.scala:58:7, :65:26
        tag_0_9 = _RANDOM[6'h6][27:6];	// playground/src/noop/icache.scala:58:7, :65:26
        tag_0_10 = {_RANDOM[6'h6][31:28], _RANDOM[6'h7][17:0]};	// playground/src/noop/icache.scala:58:7, :65:26
        tag_0_11 = {_RANDOM[6'h7][31:18], _RANDOM[6'h8][7:0]};	// playground/src/noop/icache.scala:58:7, :65:26
        tag_0_12 = _RANDOM[6'h8][29:8];	// playground/src/noop/icache.scala:58:7, :65:26
        tag_0_13 = {_RANDOM[6'h8][31:30], _RANDOM[6'h9][19:0]};	// playground/src/noop/icache.scala:58:7, :65:26
        tag_0_14 = {_RANDOM[6'h9][31:20], _RANDOM[6'hA][9:0]};	// playground/src/noop/icache.scala:58:7, :65:26
        tag_0_15 = _RANDOM[6'hA][31:10];	// playground/src/noop/icache.scala:58:7, :65:26
        tag_1_0 = _RANDOM[6'hB][21:0];	// playground/src/noop/icache.scala:58:7, :65:26
        tag_1_1 = {_RANDOM[6'hB][31:22], _RANDOM[6'hC][11:0]};	// playground/src/noop/icache.scala:58:7, :65:26
        tag_1_2 = {_RANDOM[6'hC][31:12], _RANDOM[6'hD][1:0]};	// playground/src/noop/icache.scala:58:7, :65:26
        tag_1_3 = _RANDOM[6'hD][23:2];	// playground/src/noop/icache.scala:58:7, :65:26
        tag_1_4 = {_RANDOM[6'hD][31:24], _RANDOM[6'hE][13:0]};	// playground/src/noop/icache.scala:58:7, :65:26
        tag_1_5 = {_RANDOM[6'hE][31:14], _RANDOM[6'hF][3:0]};	// playground/src/noop/icache.scala:58:7, :65:26
        tag_1_6 = _RANDOM[6'hF][25:4];	// playground/src/noop/icache.scala:58:7, :65:26
        tag_1_7 = {_RANDOM[6'hF][31:26], _RANDOM[6'h10][15:0]};	// playground/src/noop/icache.scala:58:7, :65:26
        tag_1_8 = {_RANDOM[6'h10][31:16], _RANDOM[6'h11][5:0]};	// playground/src/noop/icache.scala:58:7, :65:26
        tag_1_9 = _RANDOM[6'h11][27:6];	// playground/src/noop/icache.scala:58:7, :65:26
        tag_1_10 = {_RANDOM[6'h11][31:28], _RANDOM[6'h12][17:0]};	// playground/src/noop/icache.scala:58:7, :65:26
        tag_1_11 = {_RANDOM[6'h12][31:18], _RANDOM[6'h13][7:0]};	// playground/src/noop/icache.scala:58:7, :65:26
        tag_1_12 = _RANDOM[6'h13][29:8];	// playground/src/noop/icache.scala:58:7, :65:26
        tag_1_13 = {_RANDOM[6'h13][31:30], _RANDOM[6'h14][19:0]};	// playground/src/noop/icache.scala:58:7, :65:26
        tag_1_14 = {_RANDOM[6'h14][31:20], _RANDOM[6'h15][9:0]};	// playground/src/noop/icache.scala:58:7, :65:26
        tag_1_15 = _RANDOM[6'h15][31:10];	// playground/src/noop/icache.scala:58:7, :65:26
        tag_2_0 = _RANDOM[6'h16][21:0];	// playground/src/noop/icache.scala:58:7, :65:26
        tag_2_1 = {_RANDOM[6'h16][31:22], _RANDOM[6'h17][11:0]};	// playground/src/noop/icache.scala:58:7, :65:26
        tag_2_2 = {_RANDOM[6'h17][31:12], _RANDOM[6'h18][1:0]};	// playground/src/noop/icache.scala:58:7, :65:26
        tag_2_3 = _RANDOM[6'h18][23:2];	// playground/src/noop/icache.scala:58:7, :65:26
        tag_2_4 = {_RANDOM[6'h18][31:24], _RANDOM[6'h19][13:0]};	// playground/src/noop/icache.scala:58:7, :65:26
        tag_2_5 = {_RANDOM[6'h19][31:14], _RANDOM[6'h1A][3:0]};	// playground/src/noop/icache.scala:58:7, :65:26
        tag_2_6 = _RANDOM[6'h1A][25:4];	// playground/src/noop/icache.scala:58:7, :65:26
        tag_2_7 = {_RANDOM[6'h1A][31:26], _RANDOM[6'h1B][15:0]};	// playground/src/noop/icache.scala:58:7, :65:26
        tag_2_8 = {_RANDOM[6'h1B][31:16], _RANDOM[6'h1C][5:0]};	// playground/src/noop/icache.scala:58:7, :65:26
        tag_2_9 = _RANDOM[6'h1C][27:6];	// playground/src/noop/icache.scala:58:7, :65:26
        tag_2_10 = {_RANDOM[6'h1C][31:28], _RANDOM[6'h1D][17:0]};	// playground/src/noop/icache.scala:58:7, :65:26
        tag_2_11 = {_RANDOM[6'h1D][31:18], _RANDOM[6'h1E][7:0]};	// playground/src/noop/icache.scala:58:7, :65:26
        tag_2_12 = _RANDOM[6'h1E][29:8];	// playground/src/noop/icache.scala:58:7, :65:26
        tag_2_13 = {_RANDOM[6'h1E][31:30], _RANDOM[6'h1F][19:0]};	// playground/src/noop/icache.scala:58:7, :65:26
        tag_2_14 = {_RANDOM[6'h1F][31:20], _RANDOM[6'h20][9:0]};	// playground/src/noop/icache.scala:58:7, :65:26
        tag_2_15 = _RANDOM[6'h20][31:10];	// playground/src/noop/icache.scala:58:7, :65:26
        tag_3_0 = _RANDOM[6'h21][21:0];	// playground/src/noop/icache.scala:58:7, :65:26
        tag_3_1 = {_RANDOM[6'h21][31:22], _RANDOM[6'h22][11:0]};	// playground/src/noop/icache.scala:58:7, :65:26
        tag_3_2 = {_RANDOM[6'h22][31:12], _RANDOM[6'h23][1:0]};	// playground/src/noop/icache.scala:58:7, :65:26
        tag_3_3 = _RANDOM[6'h23][23:2];	// playground/src/noop/icache.scala:58:7, :65:26
        tag_3_4 = {_RANDOM[6'h23][31:24], _RANDOM[6'h24][13:0]};	// playground/src/noop/icache.scala:58:7, :65:26
        tag_3_5 = {_RANDOM[6'h24][31:14], _RANDOM[6'h25][3:0]};	// playground/src/noop/icache.scala:58:7, :65:26
        tag_3_6 = _RANDOM[6'h25][25:4];	// playground/src/noop/icache.scala:58:7, :65:26
        tag_3_7 = {_RANDOM[6'h25][31:26], _RANDOM[6'h26][15:0]};	// playground/src/noop/icache.scala:58:7, :65:26
        tag_3_8 = {_RANDOM[6'h26][31:16], _RANDOM[6'h27][5:0]};	// playground/src/noop/icache.scala:58:7, :65:26
        tag_3_9 = _RANDOM[6'h27][27:6];	// playground/src/noop/icache.scala:58:7, :65:26
        tag_3_10 = {_RANDOM[6'h27][31:28], _RANDOM[6'h28][17:0]};	// playground/src/noop/icache.scala:58:7, :65:26
        tag_3_11 = {_RANDOM[6'h28][31:18], _RANDOM[6'h29][7:0]};	// playground/src/noop/icache.scala:58:7, :65:26
        tag_3_12 = _RANDOM[6'h29][29:8];	// playground/src/noop/icache.scala:58:7, :65:26
        tag_3_13 = {_RANDOM[6'h29][31:30], _RANDOM[6'h2A][19:0]};	// playground/src/noop/icache.scala:58:7, :65:26
        tag_3_14 = {_RANDOM[6'h2A][31:20], _RANDOM[6'h2B][9:0]};	// playground/src/noop/icache.scala:58:7, :65:26
        tag_3_15 = _RANDOM[6'h2B][31:10];	// playground/src/noop/icache.scala:58:7, :65:26
        valid_0_0 = _RANDOM[6'h2C][0];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_0_1 = _RANDOM[6'h2C][1];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_0_2 = _RANDOM[6'h2C][2];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_0_3 = _RANDOM[6'h2C][3];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_0_4 = _RANDOM[6'h2C][4];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_0_5 = _RANDOM[6'h2C][5];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_0_6 = _RANDOM[6'h2C][6];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_0_7 = _RANDOM[6'h2C][7];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_0_8 = _RANDOM[6'h2C][8];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_0_9 = _RANDOM[6'h2C][9];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_0_10 = _RANDOM[6'h2C][10];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_0_11 = _RANDOM[6'h2C][11];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_0_12 = _RANDOM[6'h2C][12];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_0_13 = _RANDOM[6'h2C][13];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_0_14 = _RANDOM[6'h2C][14];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_0_15 = _RANDOM[6'h2C][15];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_1_0 = _RANDOM[6'h2C][16];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_1_1 = _RANDOM[6'h2C][17];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_1_2 = _RANDOM[6'h2C][18];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_1_3 = _RANDOM[6'h2C][19];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_1_4 = _RANDOM[6'h2C][20];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_1_5 = _RANDOM[6'h2C][21];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_1_6 = _RANDOM[6'h2C][22];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_1_7 = _RANDOM[6'h2C][23];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_1_8 = _RANDOM[6'h2C][24];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_1_9 = _RANDOM[6'h2C][25];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_1_10 = _RANDOM[6'h2C][26];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_1_11 = _RANDOM[6'h2C][27];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_1_12 = _RANDOM[6'h2C][28];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_1_13 = _RANDOM[6'h2C][29];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_1_14 = _RANDOM[6'h2C][30];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_1_15 = _RANDOM[6'h2C][31];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_2_0 = _RANDOM[6'h2D][0];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_2_1 = _RANDOM[6'h2D][1];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_2_2 = _RANDOM[6'h2D][2];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_2_3 = _RANDOM[6'h2D][3];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_2_4 = _RANDOM[6'h2D][4];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_2_5 = _RANDOM[6'h2D][5];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_2_6 = _RANDOM[6'h2D][6];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_2_7 = _RANDOM[6'h2D][7];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_2_8 = _RANDOM[6'h2D][8];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_2_9 = _RANDOM[6'h2D][9];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_2_10 = _RANDOM[6'h2D][10];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_2_11 = _RANDOM[6'h2D][11];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_2_12 = _RANDOM[6'h2D][12];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_2_13 = _RANDOM[6'h2D][13];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_2_14 = _RANDOM[6'h2D][14];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_2_15 = _RANDOM[6'h2D][15];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_3_0 = _RANDOM[6'h2D][16];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_3_1 = _RANDOM[6'h2D][17];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_3_2 = _RANDOM[6'h2D][18];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_3_3 = _RANDOM[6'h2D][19];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_3_4 = _RANDOM[6'h2D][20];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_3_5 = _RANDOM[6'h2D][21];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_3_6 = _RANDOM[6'h2D][22];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_3_7 = _RANDOM[6'h2D][23];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_3_8 = _RANDOM[6'h2D][24];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_3_9 = _RANDOM[6'h2D][25];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_3_10 = _RANDOM[6'h2D][26];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_3_11 = _RANDOM[6'h2D][27];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_3_12 = _RANDOM[6'h2D][28];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_3_13 = _RANDOM[6'h2D][29];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_3_14 = _RANDOM[6'h2D][30];	// playground/src/noop/icache.scala:58:7, :66:26
        valid_3_15 = _RANDOM[6'h2D][31];	// playground/src/noop/icache.scala:58:7, :66:26
        wait_r = _RANDOM[6'h2E][0];	// playground/src/noop/icache.scala:58:7, :71:30
        valid_r = _RANDOM[6'h2E][1];	// playground/src/noop/icache.scala:58:7, :71:30, :72:30
        addr_r = {_RANDOM[6'h2E][31:2], _RANDOM[6'h2F][1:0]};	// playground/src/noop/icache.scala:58:7, :71:30, :78:34
        matchWay_r = {_RANDOM[6'h2F][31:2], _RANDOM[6'h30][1:0]};	// playground/src/noop/icache.scala:58:7, :78:34, :79:34
        axiOffset = _RANDOM[6'h30][4:2];	// playground/src/noop/icache.scala:58:7, :79:34, :80:34
        databuf = {_RANDOM[6'h30][31:5], _RANDOM[6'h31], _RANDOM[6'h32][4:0]};	// playground/src/noop/icache.scala:58:7, :79:34, :81:34
        state = _RANDOM[6'h32][6:5];	// playground/src/noop/icache.scala:58:7, :81:34, :102:24
        raddrEn = _RANDOM[6'h32][7];	// playground/src/noop/icache.scala:58:7, :81:34, :117:30
        raddr = {_RANDOM[6'h32][31:8], _RANDOM[6'h33][7:0]};	// playground/src/noop/icache.scala:58:7, :81:34, :118:30
        rdataEn = _RANDOM[6'h33][8];	// playground/src/noop/icache.scala:58:7, :118:30, :119:30
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// playground/src/noop/icache.scala:58:7
      `FIRRTL_AFTER_INITIAL	// playground/src/noop/icache.scala:58:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Ram_bw Ram_bw (	// playground/src/noop/icache.scala:67:57
    .clock    (clock),
    .reset    (reset),
    .io_cen   (_GEN_9 & _data_cen_T),	// playground/src/noop/icache.scala:110:25, :111:{25,35}, playground/src/ram/ram.scala:41:17
    .io_wen   (_GEN_9 & wen),	// playground/src/noop/icache.scala:110:25, :112:25, :115:13, :121:18, playground/src/ram/ram.scala:42:17
    .io_addr  (_GEN_9 ? _data_addr_T_1 : 6'h0),	// playground/src/noop/icache.scala:58:7, :110:{25,31}, playground/src/ram/ram.scala:43:17
    .io_rdata (_Ram_bw_io_rdata),
    .io_wdata (_GEN_9 ? _data_wdata_T : 128'h0),	// playground/src/noop/icache.scala:110:25, :113:{25,31}, :114:32, playground/src/ram/ram.scala:44:17
    .io_mask  ({128{_GEN_9}})	// playground/src/noop/icache.scala:110:25, :114:25, playground/src/ram/ram.scala:45:17
  );
  Ram_bw Ram_bw_1 (	// playground/src/noop/icache.scala:67:57
    .clock    (clock),
    .reset    (reset),
    .io_cen   (_GEN_10 & _data_cen_T),	// playground/src/noop/icache.scala:110:25, :111:{25,35}, playground/src/ram/ram.scala:41:17
    .io_wen   (_GEN_10 & wen),	// playground/src/noop/icache.scala:110:25, :112:25, :115:13, :121:18, playground/src/ram/ram.scala:42:17
    .io_addr  (_GEN_10 ? _data_addr_T_1 : 6'h0),	// playground/src/noop/icache.scala:58:7, :110:{25,31}, playground/src/ram/ram.scala:43:17
    .io_rdata (_Ram_bw_1_io_rdata),
    .io_wdata (_GEN_10 ? _data_wdata_T : 128'h0),	// playground/src/noop/icache.scala:110:25, :113:{25,31}, :114:32, playground/src/ram/ram.scala:44:17
    .io_mask  ({128{_GEN_10}})	// playground/src/noop/icache.scala:110:25, :114:25, playground/src/ram/ram.scala:45:17
  );
  Ram_bw Ram_bw_2 (	// playground/src/noop/icache.scala:67:57
    .clock    (clock),
    .reset    (reset),
    .io_cen   (_GEN_11 & _data_cen_T),	// playground/src/noop/icache.scala:110:25, :111:{25,35}, playground/src/ram/ram.scala:41:17
    .io_wen   (_GEN_11 & wen),	// playground/src/noop/icache.scala:110:25, :112:25, :115:13, :121:18, playground/src/ram/ram.scala:42:17
    .io_addr  (_GEN_11 ? _data_addr_T_1 : 6'h0),	// playground/src/noop/icache.scala:58:7, :110:{25,31}, playground/src/ram/ram.scala:43:17
    .io_rdata (_Ram_bw_2_io_rdata),
    .io_wdata (_GEN_11 ? _data_wdata_T : 128'h0),	// playground/src/noop/icache.scala:110:25, :113:{25,31}, :114:32, playground/src/ram/ram.scala:44:17
    .io_mask  ({128{_GEN_11}})	// playground/src/noop/icache.scala:110:25, :114:25, playground/src/ram/ram.scala:45:17
  );
  Ram_bw Ram_bw_3 (	// playground/src/noop/icache.scala:67:57
    .clock    (clock),
    .reset    (reset),
    .io_cen   ((&cur_way) & _data_cen_T),	// playground/src/noop/icache.scala:90:30, :110:25, :111:{25,35}, playground/src/ram/ram.scala:41:17
    .io_wen   ((&cur_way) & wen),	// playground/src/noop/icache.scala:90:30, :110:25, :112:25, :115:13, :121:18, playground/src/ram/ram.scala:42:17
    .io_addr  ((&cur_way) ? _data_addr_T_1 : 6'h0),	// playground/src/noop/icache.scala:58:7, :90:30, :110:{25,31}, playground/src/ram/ram.scala:43:17
    .io_rdata (_Ram_bw_3_io_rdata),
    .io_wdata ((&cur_way) ? _data_wdata_T : 128'h0),	// playground/src/noop/icache.scala:90:30, :110:25, :113:{25,31}, :114:32, playground/src/ram/ram.scala:44:17
    .io_mask  ({128{&cur_way}})	// playground/src/noop/icache.scala:90:30, :110:25, :114:25, playground/src/ram/ram.scala:45:17
  );
  MaxPeriodFibonacciLFSR matchWay_prng (	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
    .clock    (clock),
    .reset    (reset),
    .io_out_0 (_matchWay_prng_io_out_0),
    .io_out_1 (_matchWay_prng_io_out_1)
  );
  assign io_instAxi_ra_valid = raddrEn;	// playground/src/noop/icache.scala:58:7, :117:30
  assign io_instAxi_ra_bits_addr = raddr;	// playground/src/noop/icache.scala:58:7, :118:30
  assign io_icRead_inst = addr_r[3] ? _GEN_8[127:64] : _GEN_8[63:0];	// playground/src/noop/icache.scala:58:7, :78:34, :105:{39,48}, :106:28, :107:28
  assign io_icRead_rvalid = valid_r;	// playground/src/noop/icache.scala:58:7, :72:30
endmodule

module DataCache(	// playground/src/noop/dcache.scala:80:7
  input         clock,	// playground/src/noop/dcache.scala:80:7
                reset,	// playground/src/noop/dcache.scala:80:7
                io_dataAxi_wa_ready,	// playground/src/noop/dcache.scala:81:16
  output        io_dataAxi_wa_valid,	// playground/src/noop/dcache.scala:81:16
  output [31:0] io_dataAxi_wa_bits_addr,	// playground/src/noop/dcache.scala:81:16
  input         io_dataAxi_wd_ready,	// playground/src/noop/dcache.scala:81:16
  output        io_dataAxi_wd_valid,	// playground/src/noop/dcache.scala:81:16
  output [63:0] io_dataAxi_wd_bits_data,	// playground/src/noop/dcache.scala:81:16
  output        io_dataAxi_wd_bits_last,	// playground/src/noop/dcache.scala:81:16
  input         io_dataAxi_ra_ready,	// playground/src/noop/dcache.scala:81:16
  output        io_dataAxi_ra_valid,	// playground/src/noop/dcache.scala:81:16
  output [31:0] io_dataAxi_ra_bits_addr,	// playground/src/noop/dcache.scala:81:16
  input         io_dataAxi_rd_valid,	// playground/src/noop/dcache.scala:81:16
  input  [63:0] io_dataAxi_rd_bits_data,	// playground/src/noop/dcache.scala:81:16
  input         io_dataAxi_rd_bits_last,	// playground/src/noop/dcache.scala:81:16
  input  [31:0] io_dcRW_addr,	// playground/src/noop/dcache.scala:81:16
  output [63:0] io_dcRW_rdata,	// playground/src/noop/dcache.scala:81:16
  output        io_dcRW_rvalid,	// playground/src/noop/dcache.scala:81:16
  input  [63:0] io_dcRW_wdata,	// playground/src/noop/dcache.scala:81:16
  input  [4:0]  io_dcRW_dc_mode,	// playground/src/noop/dcache.scala:81:16
                io_dcRW_amo,	// playground/src/noop/dcache.scala:81:16
  output        io_dcRW_ready,	// playground/src/noop/dcache.scala:81:16
  input         io_flush,	// playground/src/noop/dcache.scala:81:16
  output        io_flush_out	// playground/src/noop/dcache.scala:81:16
);

  wire [127:0]      mask;	// playground/src/noop/dcache.scala:205:18, :207:38
  wire              wen;	// playground/src/noop/dcache.scala:205:18, :207:38
  wire              io_dcRW_ready_0;	// playground/src/noop/dcache.scala:104:31
  wire              _matchWay_prng_io_out_0;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire              _matchWay_prng_io_out_1;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire [127:0]      _Ram_bw_3_io_rdata;	// playground/src/noop/dcache.scala:91:57
  wire [127:0]      _Ram_bw_2_io_rdata;	// playground/src/noop/dcache.scala:91:57
  wire [127:0]      _Ram_bw_1_io_rdata;	// playground/src/noop/dcache.scala:91:57
  wire [127:0]      _Ram_bw_io_rdata;	// playground/src/noop/dcache.scala:91:57
  wire [3:0][127:0] _GEN = '{128'hFFFFFFFFFFFFFFFF, 128'hFFFFFFFF, 128'hFFFF, 128'hFF};	// playground/src/noop/dcache.scala:177:70
  reg  [21:0]       tag_0_0;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_0_1;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_0_2;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_0_3;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_0_4;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_0_5;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_0_6;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_0_7;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_0_8;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_0_9;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_0_10;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_0_11;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_0_12;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_0_13;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_0_14;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_0_15;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_1_0;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_1_1;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_1_2;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_1_3;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_1_4;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_1_5;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_1_6;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_1_7;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_1_8;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_1_9;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_1_10;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_1_11;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_1_12;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_1_13;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_1_14;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_1_15;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_2_0;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_2_1;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_2_2;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_2_3;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_2_4;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_2_5;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_2_6;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_2_7;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_2_8;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_2_9;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_2_10;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_2_11;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_2_12;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_2_13;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_2_14;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_2_15;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_3_0;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_3_1;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_3_2;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_3_3;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_3_4;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_3_5;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_3_6;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_3_7;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_3_8;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_3_9;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_3_10;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_3_11;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_3_12;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_3_13;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_3_14;	// playground/src/noop/dcache.scala:88:26
  reg  [21:0]       tag_3_15;	// playground/src/noop/dcache.scala:88:26
  reg               valid_0_0;	// playground/src/noop/dcache.scala:89:26
  reg               valid_0_1;	// playground/src/noop/dcache.scala:89:26
  reg               valid_0_2;	// playground/src/noop/dcache.scala:89:26
  reg               valid_0_3;	// playground/src/noop/dcache.scala:89:26
  reg               valid_0_4;	// playground/src/noop/dcache.scala:89:26
  reg               valid_0_5;	// playground/src/noop/dcache.scala:89:26
  reg               valid_0_6;	// playground/src/noop/dcache.scala:89:26
  reg               valid_0_7;	// playground/src/noop/dcache.scala:89:26
  reg               valid_0_8;	// playground/src/noop/dcache.scala:89:26
  reg               valid_0_9;	// playground/src/noop/dcache.scala:89:26
  reg               valid_0_10;	// playground/src/noop/dcache.scala:89:26
  reg               valid_0_11;	// playground/src/noop/dcache.scala:89:26
  reg               valid_0_12;	// playground/src/noop/dcache.scala:89:26
  reg               valid_0_13;	// playground/src/noop/dcache.scala:89:26
  reg               valid_0_14;	// playground/src/noop/dcache.scala:89:26
  reg               valid_0_15;	// playground/src/noop/dcache.scala:89:26
  reg               valid_1_0;	// playground/src/noop/dcache.scala:89:26
  reg               valid_1_1;	// playground/src/noop/dcache.scala:89:26
  reg               valid_1_2;	// playground/src/noop/dcache.scala:89:26
  reg               valid_1_3;	// playground/src/noop/dcache.scala:89:26
  reg               valid_1_4;	// playground/src/noop/dcache.scala:89:26
  reg               valid_1_5;	// playground/src/noop/dcache.scala:89:26
  reg               valid_1_6;	// playground/src/noop/dcache.scala:89:26
  reg               valid_1_7;	// playground/src/noop/dcache.scala:89:26
  reg               valid_1_8;	// playground/src/noop/dcache.scala:89:26
  reg               valid_1_9;	// playground/src/noop/dcache.scala:89:26
  reg               valid_1_10;	// playground/src/noop/dcache.scala:89:26
  reg               valid_1_11;	// playground/src/noop/dcache.scala:89:26
  reg               valid_1_12;	// playground/src/noop/dcache.scala:89:26
  reg               valid_1_13;	// playground/src/noop/dcache.scala:89:26
  reg               valid_1_14;	// playground/src/noop/dcache.scala:89:26
  reg               valid_1_15;	// playground/src/noop/dcache.scala:89:26
  reg               valid_2_0;	// playground/src/noop/dcache.scala:89:26
  reg               valid_2_1;	// playground/src/noop/dcache.scala:89:26
  reg               valid_2_2;	// playground/src/noop/dcache.scala:89:26
  reg               valid_2_3;	// playground/src/noop/dcache.scala:89:26
  reg               valid_2_4;	// playground/src/noop/dcache.scala:89:26
  reg               valid_2_5;	// playground/src/noop/dcache.scala:89:26
  reg               valid_2_6;	// playground/src/noop/dcache.scala:89:26
  reg               valid_2_7;	// playground/src/noop/dcache.scala:89:26
  reg               valid_2_8;	// playground/src/noop/dcache.scala:89:26
  reg               valid_2_9;	// playground/src/noop/dcache.scala:89:26
  reg               valid_2_10;	// playground/src/noop/dcache.scala:89:26
  reg               valid_2_11;	// playground/src/noop/dcache.scala:89:26
  reg               valid_2_12;	// playground/src/noop/dcache.scala:89:26
  reg               valid_2_13;	// playground/src/noop/dcache.scala:89:26
  reg               valid_2_14;	// playground/src/noop/dcache.scala:89:26
  reg               valid_2_15;	// playground/src/noop/dcache.scala:89:26
  reg               valid_3_0;	// playground/src/noop/dcache.scala:89:26
  reg               valid_3_1;	// playground/src/noop/dcache.scala:89:26
  reg               valid_3_2;	// playground/src/noop/dcache.scala:89:26
  reg               valid_3_3;	// playground/src/noop/dcache.scala:89:26
  reg               valid_3_4;	// playground/src/noop/dcache.scala:89:26
  reg               valid_3_5;	// playground/src/noop/dcache.scala:89:26
  reg               valid_3_6;	// playground/src/noop/dcache.scala:89:26
  reg               valid_3_7;	// playground/src/noop/dcache.scala:89:26
  reg               valid_3_8;	// playground/src/noop/dcache.scala:89:26
  reg               valid_3_9;	// playground/src/noop/dcache.scala:89:26
  reg               valid_3_10;	// playground/src/noop/dcache.scala:89:26
  reg               valid_3_11;	// playground/src/noop/dcache.scala:89:26
  reg               valid_3_12;	// playground/src/noop/dcache.scala:89:26
  reg               valid_3_13;	// playground/src/noop/dcache.scala:89:26
  reg               valid_3_14;	// playground/src/noop/dcache.scala:89:26
  reg               valid_3_15;	// playground/src/noop/dcache.scala:89:26
  reg               dirty_0_0;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_0_1;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_0_2;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_0_3;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_0_4;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_0_5;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_0_6;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_0_7;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_0_8;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_0_9;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_0_10;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_0_11;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_0_12;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_0_13;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_0_14;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_0_15;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_1_0;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_1_1;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_1_2;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_1_3;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_1_4;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_1_5;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_1_6;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_1_7;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_1_8;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_1_9;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_1_10;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_1_11;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_1_12;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_1_13;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_1_14;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_1_15;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_2_0;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_2_1;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_2_2;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_2_3;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_2_4;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_2_5;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_2_6;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_2_7;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_2_8;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_2_9;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_2_10;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_2_11;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_2_12;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_2_13;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_2_14;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_2_15;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_3_0;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_3_1;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_3_2;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_3_3;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_3_4;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_3_5;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_3_6;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_3_7;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_3_8;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_3_9;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_3_10;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_3_11;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_3_12;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_3_13;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_3_14;	// playground/src/noop/dcache.scala:90:26
  reg               dirty_3_15;	// playground/src/noop/dcache.scala:90:26
  reg               wait_r;	// playground/src/noop/dcache.scala:95:30
  reg               valid_r;	// playground/src/noop/dcache.scala:96:30
  reg               flush_r;	// playground/src/noop/dcache.scala:97:30
  reg  [4:0]        mode_r;	// playground/src/noop/dcache.scala:98:30
  reg  [63:0]       wdata_r;	// playground/src/noop/dcache.scala:99:30
  reg  [4:0]        amo_r;	// playground/src/noop/dcache.scala:100:30
  wire              hs_in = (|io_dcRW_dc_mode) & io_dcRW_ready_0;	// playground/src/noop/dcache.scala:102:40, :103:52, :104:31
  assign io_dcRW_ready_0 = (|io_dcRW_dc_mode) & ~io_flush & ~wait_r;	// playground/src/noop/dcache.scala:95:30, :102:{40,57}, :104:{31,34}
  reg  [31:0]       addr_r;	// playground/src/noop/dcache.scala:107:34
  wire [31:0]       cur_addr = hs_in ? io_dcRW_addr : addr_r;	// playground/src/noop/dcache.scala:103:52, :107:34, :108:30
  reg  [1:0]        matchWay_r;	// playground/src/noop/dcache.scala:109:34
  reg  [2:0]        offset;	// playground/src/noop/dcache.scala:110:34
  reg  [63:0]       rdatabuf;	// playground/src/noop/dcache.scala:111:34
  reg  [3:0]        blockIdx_r;	// playground/src/noop/dcache.scala:113:34
  wire [15:0][21:0] _GEN_0 =
    {{tag_0_15},
     {tag_0_14},
     {tag_0_13},
     {tag_0_12},
     {tag_0_11},
     {tag_0_10},
     {tag_0_9},
     {tag_0_8},
     {tag_0_7},
     {tag_0_6},
     {tag_0_5},
     {tag_0_4},
     {tag_0_3},
     {tag_0_2},
     {tag_0_1},
     {tag_0_0}};	// playground/src/noop/dcache.scala:88:26, :115:85
  wire [15:0]       _GEN_1 =
    {{valid_0_15},
     {valid_0_14},
     {valid_0_13},
     {valid_0_12},
     {valid_0_11},
     {valid_0_10},
     {valid_0_9},
     {valid_0_8},
     {valid_0_7},
     {valid_0_6},
     {valid_0_5},
     {valid_0_4},
     {valid_0_3},
     {valid_0_2},
     {valid_0_1},
     {valid_0_0}};	// playground/src/noop/dcache.scala:89:26, :115:97
  wire [15:0][21:0] _GEN_2 =
    {{tag_1_15},
     {tag_1_14},
     {tag_1_13},
     {tag_1_12},
     {tag_1_11},
     {tag_1_10},
     {tag_1_9},
     {tag_1_8},
     {tag_1_7},
     {tag_1_6},
     {tag_1_5},
     {tag_1_4},
     {tag_1_3},
     {tag_1_2},
     {tag_1_1},
     {tag_1_0}};	// playground/src/noop/dcache.scala:88:26, :115:85
  wire [15:0]       _GEN_3 =
    {{valid_1_15},
     {valid_1_14},
     {valid_1_13},
     {valid_1_12},
     {valid_1_11},
     {valid_1_10},
     {valid_1_9},
     {valid_1_8},
     {valid_1_7},
     {valid_1_6},
     {valid_1_5},
     {valid_1_4},
     {valid_1_3},
     {valid_1_2},
     {valid_1_1},
     {valid_1_0}};	// playground/src/noop/dcache.scala:89:26, :115:97
  wire              cache_hit_vec_1 =
    _GEN_2[cur_addr[9:6]] == cur_addr[31:10] & _GEN_3[cur_addr[9:6]];	// playground/src/noop/dcache.scala:108:30, :112:35, :114:35, :115:{85,97}
  wire [15:0][21:0] _GEN_4 =
    {{tag_2_15},
     {tag_2_14},
     {tag_2_13},
     {tag_2_12},
     {tag_2_11},
     {tag_2_10},
     {tag_2_9},
     {tag_2_8},
     {tag_2_7},
     {tag_2_6},
     {tag_2_5},
     {tag_2_4},
     {tag_2_3},
     {tag_2_2},
     {tag_2_1},
     {tag_2_0}};	// playground/src/noop/dcache.scala:88:26, :115:85
  wire [15:0]       _GEN_5 =
    {{valid_2_15},
     {valid_2_14},
     {valid_2_13},
     {valid_2_12},
     {valid_2_11},
     {valid_2_10},
     {valid_2_9},
     {valid_2_8},
     {valid_2_7},
     {valid_2_6},
     {valid_2_5},
     {valid_2_4},
     {valid_2_3},
     {valid_2_2},
     {valid_2_1},
     {valid_2_0}};	// playground/src/noop/dcache.scala:89:26, :115:97
  wire              cache_hit_vec_2 =
    _GEN_4[cur_addr[9:6]] == cur_addr[31:10] & _GEN_5[cur_addr[9:6]];	// playground/src/noop/dcache.scala:108:30, :112:35, :114:35, :115:{85,97}
  wire [15:0][21:0] _GEN_6 =
    {{tag_3_15},
     {tag_3_14},
     {tag_3_13},
     {tag_3_12},
     {tag_3_11},
     {tag_3_10},
     {tag_3_9},
     {tag_3_8},
     {tag_3_7},
     {tag_3_6},
     {tag_3_5},
     {tag_3_4},
     {tag_3_3},
     {tag_3_2},
     {tag_3_1},
     {tag_3_0}};	// playground/src/noop/dcache.scala:88:26, :115:85
  wire [15:0]       _GEN_7 =
    {{valid_3_15},
     {valid_3_14},
     {valid_3_13},
     {valid_3_12},
     {valid_3_11},
     {valid_3_10},
     {valid_3_9},
     {valid_3_8},
     {valid_3_7},
     {valid_3_6},
     {valid_3_5},
     {valid_3_4},
     {valid_3_3},
     {valid_3_2},
     {valid_3_1},
     {valid_3_0}};	// playground/src/noop/dcache.scala:89:26, :115:97
  wire              cache_hit_vec_3 =
    _GEN_6[cur_addr[9:6]] == cur_addr[31:10] & _GEN_7[cur_addr[9:6]];	// playground/src/noop/dcache.scala:108:30, :112:35, :114:35, :115:{85,97}
  wire [3:0]        _cacheHit_T =
    {cache_hit_vec_3,
     cache_hit_vec_2,
     cache_hit_vec_1,
     _GEN_0[cur_addr[9:6]] == cur_addr[31:10] & _GEN_1[cur_addr[9:6]]};	// playground/src/noop/dcache.scala:108:30, :112:35, :114:35, :115:{85,97}, :116:41
  wire [1:0]        _matchWay_T_4 =
    {|{cache_hit_vec_3, cache_hit_vec_2}, cache_hit_vec_3 | cache_hit_vec_1};	// playground/src/noop/dcache.scala:115:97, src/main/scala/chisel3/util/OneHot.scala:30:18, :32:{10,14,28}
  wire [1:0]        _matchWay_T_5 = {_matchWay_prng_io_out_1, _matchWay_prng_io_out_0};	// src/main/scala/chisel3/util/random/PRNG.scala:91:22, :95:17
  wire [1:0]        _GEN_8 = (|_cacheHit_T) ? _matchWay_T_4 : _matchWay_T_5;	// playground/src/noop/dcache.scala:116:{41,48}, :117:30, src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/chisel3/util/random/PRNG.scala:95:17
  wire              _GEN_9 = valid_0_1 & dirty_0_1;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_10 = valid_0_2 & dirty_0_2;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_11 = valid_0_3 & dirty_0_3;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_12 = valid_0_4 & dirty_0_4;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_13 = valid_0_5 & dirty_0_5;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_14 = valid_0_6 & dirty_0_6;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_15 = valid_0_7 & dirty_0_7;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_16 = valid_0_8 & dirty_0_8;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_17 = valid_0_9 & dirty_0_9;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_18 = valid_0_10 & dirty_0_10;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_19 = valid_0_11 & dirty_0_11;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_20 = valid_0_12 & dirty_0_12;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_21 = valid_0_13 & dirty_0_13;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_22 = valid_0_14 & dirty_0_14;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_23 = valid_0_15 & dirty_0_15;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_24 = valid_1_0 & dirty_1_0;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_25 = valid_1_1 & dirty_1_1;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_26 = valid_1_2 & dirty_1_2;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_27 = valid_1_3 & dirty_1_3;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_28 = valid_1_4 & dirty_1_4;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_29 = valid_1_5 & dirty_1_5;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_30 = valid_1_6 & dirty_1_6;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_31 = valid_1_7 & dirty_1_7;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_32 = valid_1_8 & dirty_1_8;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_33 = valid_1_9 & dirty_1_9;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_34 = valid_1_10 & dirty_1_10;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_35 = valid_1_11 & dirty_1_11;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_36 = valid_1_12 & dirty_1_12;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_37 = valid_1_13 & dirty_1_13;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_38 = valid_1_14 & dirty_1_14;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_39 = valid_1_15 & dirty_1_15;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_40 = valid_2_0 & dirty_2_0;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_41 = valid_2_1 & dirty_2_1;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_42 = valid_2_2 & dirty_2_2;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_43 = valid_2_3 & dirty_2_3;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_44 = valid_2_4 & dirty_2_4;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_45 = valid_2_5 & dirty_2_5;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_46 = valid_2_6 & dirty_2_6;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_47 = valid_2_7 & dirty_2_7;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_48 = valid_2_8 & dirty_2_8;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_49 = valid_2_9 & dirty_2_9;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_50 = valid_2_10 & dirty_2_10;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_51 = valid_2_11 & dirty_2_11;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_52 = valid_2_12 & dirty_2_12;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_53 = valid_2_13 & dirty_2_13;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_54 = valid_2_14 & dirty_2_14;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_55 = valid_2_15 & dirty_2_15;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_56 = valid_3_0 & dirty_3_0;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_57 = valid_3_1 & dirty_3_1;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_58 = valid_3_2 & dirty_3_2;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_59 = valid_3_3 & dirty_3_3;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_60 = valid_3_4 & dirty_3_4;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_61 = valid_3_5 & dirty_3_5;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_62 = valid_3_6 & dirty_3_6;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_63 = valid_3_7 & dirty_3_7;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_64 = valid_3_8 & dirty_3_8;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_65 = valid_3_9 & dirty_3_9;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_66 = valid_3_10 & dirty_3_10;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_67 = valid_3_11 & dirty_3_11;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_68 = valid_3_12 & dirty_3_12;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_69 = valid_3_13 & dirty_3_13;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_70 = valid_3_14 & dirty_3_14;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire              _GEN_71 = valid_3_15 & dirty_3_15;	// playground/src/noop/dcache.scala:89:26, :90:26, :137:30
  wire [3:0]        flush_idx =
    _GEN_71
      ? 4'hF
      : _GEN_70
          ? 4'hE
          : _GEN_69
              ? 4'hD
              : _GEN_68
                  ? 4'hC
                  : _GEN_67
                      ? 4'hB
                      : _GEN_66
                          ? 4'hA
                          : _GEN_65
                              ? 4'h9
                              : _GEN_64
                                  ? 4'h8
                                  : _GEN_63
                                      ? 4'h7
                                      : _GEN_62
                                          ? 4'h6
                                          : _GEN_61
                                              ? 4'h5
                                              : _GEN_60
                                                  ? 4'h4
                                                  : _GEN_59
                                                      ? 4'h3
                                                      : _GEN_58
                                                          ? 4'h2
                                                          : _GEN_57
                                                              ? 4'h1
                                                              : _GEN_56
                                                                  ? 4'h0
                                                                  : _GEN_55
                                                                      ? 4'hF
                                                                      : _GEN_54
                                                                          ? 4'hE
                                                                          : _GEN_53
                                                                              ? 4'hD
                                                                              : _GEN_52
                                                                                  ? 4'hC
                                                                                  : _GEN_51
                                                                                      ? 4'hB
                                                                                      : _GEN_50
                                                                                          ? 4'hA
                                                                                          : _GEN_49
                                                                                              ? 4'h9
                                                                                              : _GEN_48
                                                                                                  ? 4'h8
                                                                                                  : _GEN_47
                                                                                                      ? 4'h7
                                                                                                      : _GEN_46
                                                                                                          ? 4'h6
                                                                                                          : _GEN_45
                                                                                                              ? 4'h5
                                                                                                              : _GEN_44
                                                                                                                  ? 4'h4
                                                                                                                  : _GEN_43
                                                                                                                      ? 4'h3
                                                                                                                      : _GEN_42
                                                                                                                          ? 4'h2
                                                                                                                          : _GEN_41
                                                                                                                              ? 4'h1
                                                                                                                              : _GEN_40
                                                                                                                                  ? 4'h0
                                                                                                                                  : _GEN_39
                                                                                                                                      ? 4'hF
                                                                                                                                      : _GEN_38
                                                                                                                                          ? 4'hE
                                                                                                                                          : _GEN_37
                                                                                                                                              ? 4'hD
                                                                                                                                              : _GEN_36
                                                                                                                                                  ? 4'hC
                                                                                                                                                  : _GEN_35
                                                                                                                                                      ? 4'hB
                                                                                                                                                      : _GEN_34
                                                                                                                                                          ? 4'hA
                                                                                                                                                          : _GEN_33
                                                                                                                                                              ? 4'h9
                                                                                                                                                              : _GEN_32
                                                                                                                                                                  ? 4'h8
                                                                                                                                                                  : _GEN_31
                                                                                                                                                                      ? 4'h7
                                                                                                                                                                      : _GEN_30
                                                                                                                                                                          ? 4'h6
                                                                                                                                                                          : _GEN_29
                                                                                                                                                                              ? 4'h5
                                                                                                                                                                              : _GEN_28
                                                                                                                                                                                  ? 4'h4
                                                                                                                                                                                  : _GEN_27
                                                                                                                                                                                      ? 4'h3
                                                                                                                                                                                      : _GEN_26
                                                                                                                                                                                          ? 4'h2
                                                                                                                                                                                          : _GEN_25
                                                                                                                                                                                              ? 4'h1
                                                                                                                                                                                              : _GEN_24
                                                                                                                                                                                                  ? 4'h0
                                                                                                                                                                                                  : _GEN_23
                                                                                                                                                                                                      ? 4'hF
                                                                                                                                                                                                      : _GEN_22
                                                                                                                                                                                                          ? 4'hE
                                                                                                                                                                                                          : _GEN_21
                                                                                                                                                                                                              ? 4'hD
                                                                                                                                                                                                              : _GEN_20
                                                                                                                                                                                                                  ? 4'hC
                                                                                                                                                                                                                  : _GEN_19
                                                                                                                                                                                                                      ? 4'hB
                                                                                                                                                                                                                      : _GEN_18
                                                                                                                                                                                                                          ? 4'hA
                                                                                                                                                                                                                          : _GEN_17
                                                                                                                                                                                                                              ? 4'h9
                                                                                                                                                                                                                              : _GEN_16
                                                                                                                                                                                                                                  ? 4'h8
                                                                                                                                                                                                                                  : _GEN_15
                                                                                                                                                                                                                                      ? 4'h7
                                                                                                                                                                                                                                      : _GEN_14
                                                                                                                                                                                                                                          ? 4'h6
                                                                                                                                                                                                                                          : _GEN_13
                                                                                                                                                                                                                                              ? 4'h5
                                                                                                                                                                                                                                              : _GEN_12
                                                                                                                                                                                                                                                  ? 4'h4
                                                                                                                                                                                                                                                  : _GEN_11
                                                                                                                                                                                                                                                      ? 4'h3
                                                                                                                                                                                                                                                      : _GEN_10
                                                                                                                                                                                                                                                          ? 4'h2
                                                                                                                                                                                                                                                          : {3'h0,
                                                                                                                                                                                                                                                             _GEN_9};	// playground/src/noop/dcache.scala:110:34, :113:34, :137:{30,45}, :139:27, :192:34
  wire [1:0]        cur_way = hs_in ? _GEN_8 : matchWay_r;	// playground/src/noop/dcache.scala:103:52, :109:34, :117:30, :144:30
  wire [3:0]        cur_mode = hs_in ? io_dcRW_dc_mode[3:0] : mode_r[3:0];	// playground/src/noop/dcache.scala:81:16, :98:30, :103:52, :147:30
  reg  [2:0]        state;	// playground/src/noop/dcache.scala:152:24
  wire [3:0][127:0] _GEN_72 =
    {{_Ram_bw_3_io_rdata},
     {_Ram_bw_2_io_rdata},
     {_Ram_bw_1_io_rdata},
     {_Ram_bw_io_rdata}};	// playground/src/noop/dcache.scala:91:57, :153:42
  wire [127:0]      _GEN_73 = _GEN_72[matchWay_r];	// playground/src/noop/dcache.scala:109:34, :153:42
  wire [127:0]      rdata64 = _GEN_73 >> {121'h0, addr_r[3:0], 3'h0};	// playground/src/noop/dcache.scala:107:34, :110:34, :153:{42,55}
  wire [63:0]       amo_rdata =
    (|(mode_r[1:0]))
      ? (mode_r[1:0] == 2'h1
           ? {{48{rdata64[15]}}, rdata64[15:0]}
           : mode_r[1:0] == 2'h2 ? {{32{rdata64[31]}}, rdata64[31:0]} : rdata64[63:0])
      : {{56{rdata64[7]}}, rdata64[7:0]};	// playground/src/noop/common.scala:296:{57,70}, :298:{58,72}, :300:{58,72}, :317:54, :318:24, :319:{23,28}, :320:{23,28}, :321:{23,28}, playground/src/noop/dcache.scala:98:30, :139:27, :153:42, :161:44, :183:25
  wire [63:0]       amo_imm =
    (|(mode_r[1:0]))
      ? (mode_r[1:0] == 2'h1
           ? {{48{wdata_r[15]}}, wdata_r[15:0]}
           : mode_r[1:0] == 2'h2 ? {{32{wdata_r[31]}}, wdata_r[31:0]} : wdata_r)
      : {{56{wdata_r[7]}}, wdata_r[7:0]};	// playground/src/noop/common.scala:317:54, :319:{23,28,37,48}, :320:{23,28,37,48}, :321:{23,28,37,47}, playground/src/noop/dcache.scala:98:30, :99:30, :139:27, :161:44, :183:25
  wire [63:0]       amo_alu =
    amo_r == 5'h1C
      ? (amo_imm > amo_rdata ? amo_imm : amo_rdata)
      : amo_r == 5'h14
          ? ($signed(amo_imm) > $signed(amo_rdata) ? amo_imm : amo_rdata)
          : amo_r == 5'h10
              ? ($signed(amo_imm) > $signed(amo_rdata) ? amo_rdata : amo_imm)
              : amo_r == 5'h8
                  ? amo_imm | amo_rdata
                  : amo_r == 5'hC
                      ? amo_imm & amo_rdata
                      : amo_r == 5'h4
                          ? amo_imm ^ amo_rdata
                          : amo_r == 5'h0
                              ? amo_imm + amo_rdata
                              : amo_r == 5'h1 ? amo_imm : 64'h0;	// playground/src/noop/common.scala:295:29, :317:54, playground/src/noop/dcache.scala:98:30, :99:30, :100:30, :163:54, :165:29, :166:29, :167:29, :168:29, :169:{23,39}, :170:{23,39}, :171:32, :172:23
  wire [190:0]      _GEN_74 = {184'h0, cur_addr[3:0], 3'h0};	// playground/src/noop/dcache.scala:108:30, :110:34, :174:{60,76}
  wire [190:0]      amo_wdata =
    {127'h0,
     (|(mode_r[1:0]))
       ? (mode_r[1:0] == 2'h1
            ? {48'h0, amo_alu[15:0]}
            : mode_r[1:0] == 2'h2 ? {32'h0, amo_alu[31:0]} : amo_alu)
       : {56'h0, amo_alu[7:0]}} << _GEN_74;	// playground/src/noop/common.scala:296:33, :298:33, :308:54, :310:{23,39}, :311:{23,39}, :312:{23,39}, :317:54, playground/src/noop/dcache.scala:98:30, :107:34, :139:27, :161:44, :163:54, :174:60, :183:25
  wire [190:0]      inp_wdata = {127'h0, hs_in ? io_dcRW_wdata : wdata_r} << _GEN_74;	// playground/src/noop/dcache.scala:99:30, :103:52, :148:30, :174:60, :176:32
  wire [254:0]      inp_mask =
    {127'h0, _GEN[cur_mode[1:0]]} << {248'h0, cur_addr[3:0], 3'h0};	// playground/src/noop/dcache.scala:108:30, :110:34, :147:30, :174:{60,76}, :177:{41,70}, :182:24
  wire              _data_wdata_T = state == 3'h5;	// playground/src/noop/dcache.scala:139:27, :152:24, :183:57
  wire [5:0]        _data_addr_T_3 =
    ~(|state) | _data_wdata_T
      ? cur_addr[9:4]
      : {flush_r ? flush_idx : cur_addr[9:6], offset[2:1]};	// playground/src/noop/dcache.scala:97:30, :108:30, :110:34, :112:35, :137:45, :139:27, :145:35, :146:{30,43,61,72}, :152:24, :183:{31,38,48,57}
  wire              _GEN_75 = cur_way == 2'h0;	// playground/src/noop/dcache.scala:109:34, :144:30, :183:25
  wire              _GEN_76 = cur_way == 2'h1;	// playground/src/noop/dcache.scala:144:30, :183:25
  wire              _GEN_77 = cur_way == 2'h2;	// playground/src/noop/dcache.scala:139:27, :144:30, :183:25
  wire              _data_cen_T_1 = wait_r | hs_in | flush_r;	// playground/src/noop/dcache.scala:95:30, :97:30, :103:52, :184:44
  wire [127:0]      _data_wdata_T_4 =
    _data_wdata_T
      ? amo_wdata[127:0]
      : (|state) ? {io_dataAxi_rd_bits_data, rdatabuf} : inp_wdata[127:0];	// playground/src/noop/dcache.scala:111:34, :152:24, :174:60, :176:32, :183:{38,57}, :186:31, :187:32
  reg               axiRaddrEn;	// playground/src/noop/dcache.scala:196:34
  reg               axiRdataEn;	// playground/src/noop/dcache.scala:198:34
  reg               axiWaddrEn;	// playground/src/noop/dcache.scala:199:34
  wire [3:0][21:0]  _GEN_78 = {{tag_3_0}, {tag_2_0}, {tag_1_0}, {tag_0_0}};	// playground/src/noop/dcache.scala:88:26, :200:30
  wire [3:0][21:0]  _GEN_79 = {{tag_3_1}, {tag_2_1}, {tag_1_1}, {tag_0_1}};	// playground/src/noop/dcache.scala:88:26, :200:30
  wire [3:0][21:0]  _GEN_80 = {{tag_3_2}, {tag_2_2}, {tag_1_2}, {tag_0_2}};	// playground/src/noop/dcache.scala:88:26, :200:30
  wire [3:0][21:0]  _GEN_81 = {{tag_3_3}, {tag_2_3}, {tag_1_3}, {tag_0_3}};	// playground/src/noop/dcache.scala:88:26, :200:30
  wire [3:0][21:0]  _GEN_82 = {{tag_3_4}, {tag_2_4}, {tag_1_4}, {tag_0_4}};	// playground/src/noop/dcache.scala:88:26, :200:30
  wire [3:0][21:0]  _GEN_83 = {{tag_3_5}, {tag_2_5}, {tag_1_5}, {tag_0_5}};	// playground/src/noop/dcache.scala:88:26, :200:30
  wire [3:0][21:0]  _GEN_84 = {{tag_3_6}, {tag_2_6}, {tag_1_6}, {tag_0_6}};	// playground/src/noop/dcache.scala:88:26, :200:30
  wire [3:0][21:0]  _GEN_85 = {{tag_3_7}, {tag_2_7}, {tag_1_7}, {tag_0_7}};	// playground/src/noop/dcache.scala:88:26, :200:30
  wire [3:0][21:0]  _GEN_86 = {{tag_3_8}, {tag_2_8}, {tag_1_8}, {tag_0_8}};	// playground/src/noop/dcache.scala:88:26, :200:30
  wire [3:0][21:0]  _GEN_87 = {{tag_3_9}, {tag_2_9}, {tag_1_9}, {tag_0_9}};	// playground/src/noop/dcache.scala:88:26, :200:30
  wire [3:0][21:0]  _GEN_88 = {{tag_3_10}, {tag_2_10}, {tag_1_10}, {tag_0_10}};	// playground/src/noop/dcache.scala:88:26, :200:30
  wire [3:0][21:0]  _GEN_89 = {{tag_3_11}, {tag_2_11}, {tag_1_11}, {tag_0_11}};	// playground/src/noop/dcache.scala:88:26, :200:30
  wire [3:0][21:0]  _GEN_90 = {{tag_3_12}, {tag_2_12}, {tag_1_12}, {tag_0_12}};	// playground/src/noop/dcache.scala:88:26, :200:30
  wire [3:0][21:0]  _GEN_91 = {{tag_3_13}, {tag_2_13}, {tag_1_13}, {tag_0_13}};	// playground/src/noop/dcache.scala:88:26, :200:30
  wire [3:0][21:0]  _GEN_92 = {{tag_3_14}, {tag_2_14}, {tag_1_14}, {tag_0_14}};	// playground/src/noop/dcache.scala:88:26, :200:30
  wire [3:0][21:0]  _GEN_93 = {{tag_3_15}, {tag_2_15}, {tag_1_15}, {tag_0_15}};	// playground/src/noop/dcache.scala:88:26, :200:30
  wire [15:0][21:0] _GEN_94 =
    {{_GEN_93[matchWay_r]},
     {_GEN_92[matchWay_r]},
     {_GEN_91[matchWay_r]},
     {_GEN_90[matchWay_r]},
     {_GEN_89[matchWay_r]},
     {_GEN_88[matchWay_r]},
     {_GEN_87[matchWay_r]},
     {_GEN_86[matchWay_r]},
     {_GEN_85[matchWay_r]},
     {_GEN_84[matchWay_r]},
     {_GEN_83[matchWay_r]},
     {_GEN_82[matchWay_r]},
     {_GEN_81[matchWay_r]},
     {_GEN_80[matchWay_r]},
     {_GEN_79[matchWay_r]},
     {_GEN_78[matchWay_r]}};	// playground/src/noop/dcache.scala:109:34, :200:30
  reg               axiWdataEn;	// playground/src/noop/dcache.scala:202:34
  wire              _GEN_95 = flush_r | io_flush;	// playground/src/noop/dcache.scala:97:30, :207:26
  wire              _GEN_96 = ~hs_in & ~wait_r;	// playground/src/noop/dcache.scala:95:30, :103:52, :104:34, :209:{24,31}
  wire              _GEN_97 = _GEN_95 | _GEN_96;	// playground/src/noop/dcache.scala:189:13, :207:{26,38}, :209:{31,42}, :211:33
  wire              _GEN_98 = state == 3'h1;	// playground/src/noop/dcache.scala:152:24, :205:18, :227:27
  wire              _GEN_99 = state == 3'h2;	// playground/src/noop/dcache.scala:152:24, :205:18, :237:25
  wire              _GEN_100 = axiRdataEn & io_dataAxi_rd_valid;	// playground/src/noop/dcache.scala:198:34, :243:29
  wire              _GEN_101 = state == 3'h3;	// playground/src/noop/dcache.scala:152:24, :205:18, :224:27
  wire              _GEN_102 = state == 3'h4;	// playground/src/noop/dcache.scala:139:27, :152:24, :205:18
  wire              _GEN_103 = state == 3'h5;	// playground/src/noop/dcache.scala:139:27, :152:24, :205:18
  wire              _GEN_104 = _GEN_101 | _GEN_102;	// playground/src/noop/dcache.scala:189:13, :205:18
  assign wen =
    (|state)
      ? ~_GEN_98 & (_GEN_99 ? _GEN_100 & offset[0] : ~_GEN_104 & _GEN_103)
      : ~_GEN_97 & (|_cacheHit_T) & ~(&(cur_mode[3:2])) & cur_mode[3];	// playground/src/noop/dcache.scala:110:34, :116:{41,48}, :147:30, :152:24, :155:31, :156:31, :183:38, :189:13, :201:37, :205:18, :207:38, :209:42, :211:33, :212:{34,42}, :217:25, :243:{29,52}, :245:32
  wire              _GEN_105 = _GEN_98 | _GEN_99 | _GEN_104 | ~_GEN_103;	// playground/src/noop/dcache.scala:189:13, :190:13, :205:18
  assign mask =
    ((|state) ? _GEN_105 : _GEN_97 | ~(|_cacheHit_T) | (&(cur_mode[3:2])))
      ? 128'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
      : inp_mask[127:0];	// playground/src/noop/dcache.scala:116:{41,48}, :147:30, :152:24, :155:31, :182:24, :183:38, :189:13, :190:{13,20}, :205:18, :207:38, :209:42, :211:33, :212:{34,42}, :218:26
  always @(posedge clock) begin	// playground/src/noop/dcache.scala:80:7
    if (reset) begin	// playground/src/noop/dcache.scala:80:7
      tag_0_0 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_0_1 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_0_2 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_0_3 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_0_4 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_0_5 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_0_6 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_0_7 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_0_8 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_0_9 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_0_10 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_0_11 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_0_12 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_0_13 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_0_14 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_0_15 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_1_0 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_1_1 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_1_2 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_1_3 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_1_4 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_1_5 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_1_6 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_1_7 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_1_8 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_1_9 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_1_10 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_1_11 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_1_12 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_1_13 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_1_14 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_1_15 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_2_0 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_2_1 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_2_2 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_2_3 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_2_4 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_2_5 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_2_6 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_2_7 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_2_8 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_2_9 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_2_10 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_2_11 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_2_12 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_2_13 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_2_14 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_2_15 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_3_0 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_3_1 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_3_2 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_3_3 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_3_4 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_3_5 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_3_6 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_3_7 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_3_8 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_3_9 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_3_10 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_3_11 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_3_12 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_3_13 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_3_14 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      tag_3_15 <= 22'h0;	// playground/src/noop/dcache.scala:88:{26,66}
      valid_0_0 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_0_1 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_0_2 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_0_3 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_0_4 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_0_5 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_0_6 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_0_7 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_0_8 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_0_9 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_0_10 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_0_11 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_0_12 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_0_13 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_0_14 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_0_15 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_1_0 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_1_1 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_1_2 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_1_3 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_1_4 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_1_5 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_1_6 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_1_7 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_1_8 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_1_9 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_1_10 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_1_11 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_1_12 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_1_13 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_1_14 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_1_15 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_2_0 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_2_1 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_2_2 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_2_3 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_2_4 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_2_5 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_2_6 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_2_7 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_2_8 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_2_9 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_2_10 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_2_11 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_2_12 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_2_13 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_2_14 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_2_15 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_3_0 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_3_1 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_3_2 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_3_3 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_3_4 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_3_5 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_3_6 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_3_7 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_3_8 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_3_9 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_3_10 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_3_11 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_3_12 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_3_13 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_3_14 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      valid_3_15 <= 1'h0;	// playground/src/noop/dcache.scala:89:{26,66}
      dirty_0_0 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_0_1 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_0_2 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_0_3 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_0_4 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_0_5 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_0_6 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_0_7 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_0_8 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_0_9 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_0_10 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_0_11 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_0_12 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_0_13 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_0_14 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_0_15 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_1_0 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_1_1 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_1_2 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_1_3 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_1_4 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_1_5 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_1_6 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_1_7 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_1_8 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_1_9 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_1_10 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_1_11 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_1_12 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_1_13 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_1_14 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_1_15 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_2_0 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_2_1 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_2_2 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_2_3 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_2_4 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_2_5 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_2_6 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_2_7 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_2_8 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_2_9 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_2_10 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_2_11 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_2_12 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_2_13 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_2_14 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_2_15 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_3_0 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_3_1 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_3_2 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_3_3 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_3_4 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_3_5 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_3_6 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_3_7 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_3_8 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_3_9 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_3_10 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_3_11 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_3_12 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_3_13 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_3_14 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      dirty_3_15 <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :90:26
      wait_r <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :95:30
      valid_r <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :96:30
      flush_r <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :97:30
      mode_r <= 5'h0;	// playground/src/noop/dcache.scala:98:30
      wdata_r <= 64'h0;	// playground/src/noop/dcache.scala:99:30
      amo_r <= 5'h0;	// playground/src/noop/dcache.scala:98:30, :100:30
      addr_r <= 32'h0;	// playground/src/noop/dcache.scala:107:34
      matchWay_r <= 2'h0;	// playground/src/noop/dcache.scala:109:34
      offset <= 3'h0;	// playground/src/noop/dcache.scala:110:34
      rdatabuf <= 64'h0;	// playground/src/noop/dcache.scala:99:30, :111:34
      blockIdx_r <= 4'h0;	// playground/src/noop/dcache.scala:113:34
      state <= 3'h0;	// playground/src/noop/dcache.scala:110:34, :152:24
      axiRaddrEn <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :196:34
      axiRdataEn <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :198:34
      axiWaddrEn <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :199:34
      axiWdataEn <= 1'h0;	// playground/src/noop/dcache.scala:89:66, :202:34
    end
    else begin	// playground/src/noop/dcache.scala:80:7
      automatic logic flush_done;	// playground/src/noop/dcache.scala:137:45, :140:28
      automatic logic _GEN_106;	// playground/src/noop/dcache.scala:191:14
      automatic logic _GEN_107 = cur_addr[9:6] == 4'h0;	// playground/src/noop/dcache.scala:108:30, :112:35, :113:34, :192:34
      automatic logic _GEN_108 = cur_addr[9:6] == 4'h1;	// playground/src/noop/dcache.scala:108:30, :112:35, :192:34
      automatic logic _GEN_109 = cur_addr[9:6] == 4'h2;	// playground/src/noop/dcache.scala:108:30, :112:35, :192:34
      automatic logic _GEN_110 = cur_addr[9:6] == 4'h3;	// playground/src/noop/dcache.scala:108:30, :112:35, :192:34
      automatic logic _GEN_111 = cur_addr[9:6] == 4'h4;	// playground/src/noop/dcache.scala:108:30, :112:35, :192:34
      automatic logic _GEN_112 = cur_addr[9:6] == 4'h5;	// playground/src/noop/dcache.scala:108:30, :112:35, :192:34
      automatic logic _GEN_113 = cur_addr[9:6] == 4'h6;	// playground/src/noop/dcache.scala:108:30, :112:35, :192:34
      automatic logic _GEN_114 = cur_addr[9:6] == 4'h7;	// playground/src/noop/dcache.scala:108:30, :112:35, :192:34
      automatic logic _GEN_115 = cur_addr[9:6] == 4'h8;	// playground/src/noop/dcache.scala:108:30, :112:35, :139:27, :192:34
      automatic logic _GEN_116 = cur_addr[9:6] == 4'h9;	// playground/src/noop/dcache.scala:108:30, :112:35, :139:27, :192:34
      automatic logic _GEN_117 = cur_addr[9:6] == 4'hA;	// playground/src/noop/dcache.scala:108:30, :112:35, :139:27, :192:34
      automatic logic _GEN_118 = cur_addr[9:6] == 4'hB;	// playground/src/noop/dcache.scala:108:30, :112:35, :139:27, :192:34
      automatic logic _GEN_119 = cur_addr[9:6] == 4'hC;	// playground/src/noop/dcache.scala:108:30, :112:35, :139:27, :192:34
      automatic logic _GEN_120 = cur_addr[9:6] == 4'hD;	// playground/src/noop/dcache.scala:108:30, :112:35, :139:27, :192:34
      automatic logic _GEN_121 = cur_addr[9:6] == 4'hE;	// playground/src/noop/dcache.scala:108:30, :112:35, :139:27, :192:34
      automatic logic _GEN_122;	// playground/src/noop/dcache.scala:111:34, :205:18
      automatic logic _GEN_123;	// playground/src/noop/dcache.scala:252:51
      automatic logic _GEN_124;	// playground/src/noop/dcache.scala:252:51
      automatic logic _GEN_125;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_126;	// playground/src/noop/dcache.scala:252:51
      automatic logic _GEN_127;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_128;	// playground/src/noop/dcache.scala:252:51
      automatic logic _GEN_129;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_130;	// playground/src/noop/dcache.scala:252:51
      automatic logic _GEN_131;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_132;	// playground/src/noop/dcache.scala:252:51
      automatic logic _GEN_133;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_134;	// playground/src/noop/dcache.scala:252:51
      automatic logic _GEN_135;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_136;	// playground/src/noop/dcache.scala:252:51
      automatic logic _GEN_137;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_138;	// playground/src/noop/dcache.scala:252:51
      automatic logic _GEN_139;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_140;	// playground/src/noop/dcache.scala:252:51
      automatic logic _GEN_141;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_142;	// playground/src/noop/dcache.scala:252:51
      automatic logic _GEN_143;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_144;	// playground/src/noop/dcache.scala:252:51
      automatic logic _GEN_145;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_146;	// playground/src/noop/dcache.scala:252:51
      automatic logic _GEN_147;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_148;	// playground/src/noop/dcache.scala:252:51
      automatic logic _GEN_149;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_150;	// playground/src/noop/dcache.scala:252:51
      automatic logic _GEN_151;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_152;	// playground/src/noop/dcache.scala:252:51
      automatic logic _GEN_153;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_154;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_155;	// playground/src/noop/dcache.scala:252:51
      automatic logic _GEN_156;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_157;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_158;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_159;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_160;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_161;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_162;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_163;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_164;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_165;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_166;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_167;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_168;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_169;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_170;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_171;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_172;	// playground/src/noop/dcache.scala:252:51
      automatic logic _GEN_173;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_174;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_175;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_176;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_177;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_178;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_179;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_180;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_181;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_182;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_183;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_184;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_185;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_186;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_187;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_188;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_189;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_190;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_191;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_192;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_193;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_194;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_195;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_196;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_197;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_198;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_199;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_200;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_201;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_202;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_203;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_204;	// playground/src/noop/dcache.scala:88:26, :243:52, :250:46, :252:51
      automatic logic _GEN_205;	// playground/src/noop/dcache.scala:260:29
      automatic logic _GEN_206;	// playground/src/noop/dcache.scala:268:29
      automatic logic _GEN_207;	// playground/src/noop/dcache.scala:202:34, :205:18
      automatic logic _GEN_208;	// playground/src/noop/dcache.scala:274:51
      automatic logic _GEN_209;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_210;	// playground/src/noop/dcache.scala:274:51
      automatic logic _GEN_211;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_212;	// playground/src/noop/dcache.scala:274:51
      automatic logic _GEN_213;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_214;	// playground/src/noop/dcache.scala:274:51
      automatic logic _GEN_215;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_216;	// playground/src/noop/dcache.scala:274:51
      automatic logic _GEN_217;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_218;	// playground/src/noop/dcache.scala:274:51
      automatic logic _GEN_219;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_220;	// playground/src/noop/dcache.scala:274:51
      automatic logic _GEN_221;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_222;	// playground/src/noop/dcache.scala:274:51
      automatic logic _GEN_223;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_224;	// playground/src/noop/dcache.scala:274:51
      automatic logic _GEN_225;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_226;	// playground/src/noop/dcache.scala:274:51
      automatic logic _GEN_227;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_228;	// playground/src/noop/dcache.scala:274:51
      automatic logic _GEN_229;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_230;	// playground/src/noop/dcache.scala:274:51
      automatic logic _GEN_231;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_232;	// playground/src/noop/dcache.scala:274:51
      automatic logic _GEN_233;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_234;	// playground/src/noop/dcache.scala:274:51
      automatic logic _GEN_235;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_236;	// playground/src/noop/dcache.scala:274:51
      automatic logic _GEN_237;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_238;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_239;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_240;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_241;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_242;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_243;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_244;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_245;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_246;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_247;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_248;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_249;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_250;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_251;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_252;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_253;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_254;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_255;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_256;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_257;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_258;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_259;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_260;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_261;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_262;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_263;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_264;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_265;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_266;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_267;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_268;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_269;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_270;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_271;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_272;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_273;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_274;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_275;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_276;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_277;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_278;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_279;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_280;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_281;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_282;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_283;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_284;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_285;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_286;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
      automatic logic _GEN_287;	// playground/src/noop/dcache.scala:191:56, :205:18
      automatic logic _GEN_288;	// playground/src/noop/dcache.scala:205:18
      automatic logic _GEN_289;	// playground/src/noop/dcache.scala:128:19, :205:18, :286:29, :287:25
      automatic logic _GEN_290;	// playground/src/noop/dcache.scala:128:19, :205:18
      automatic logic _GEN_291;	// playground/src/noop/dcache.scala:128:19, :205:18
      automatic logic _GEN_292;	// playground/src/noop/dcache.scala:119:16, :205:18
      flush_done =
        ~(_GEN_71 | _GEN_70 | _GEN_69 | _GEN_68 | _GEN_67 | _GEN_66 | _GEN_65 | _GEN_64
          | _GEN_63 | _GEN_62 | _GEN_61 | _GEN_60 | _GEN_59 | _GEN_58 | _GEN_57 | _GEN_56
          | _GEN_55 | _GEN_54 | _GEN_53 | _GEN_52 | _GEN_51 | _GEN_50 | _GEN_49 | _GEN_48
          | _GEN_47 | _GEN_46 | _GEN_45 | _GEN_44 | _GEN_43 | _GEN_42 | _GEN_41 | _GEN_40
          | _GEN_39 | _GEN_38 | _GEN_37 | _GEN_36 | _GEN_35 | _GEN_34 | _GEN_33 | _GEN_32
          | _GEN_31 | _GEN_30 | _GEN_29 | _GEN_28 | _GEN_27 | _GEN_26 | _GEN_25 | _GEN_24
          | _GEN_23 | _GEN_22 | _GEN_21 | _GEN_20 | _GEN_19 | _GEN_18 | _GEN_17 | _GEN_16
          | _GEN_15 | _GEN_14 | _GEN_13 | _GEN_12 | _GEN_11 | _GEN_10 | _GEN_9)
        & ~(valid_0_0 & dirty_0_0);	// playground/src/noop/dcache.scala:89:{26,66}, :90:26, :134:52, :137:{30,45}, :140:28, src/main/scala/chisel3/util/random/PRNG.scala:94:23
      _GEN_106 = wen & (~(|state) | _data_wdata_T);	// playground/src/noop/dcache.scala:152:24, :183:{38,57}, :191:{14,34}, :205:18, :207:38
      _GEN_122 = ~(|state) | _GEN_98;	// playground/src/noop/dcache.scala:111:34, :152:24, :183:38, :205:18
      _GEN_123 = matchWay_r == 2'h0;	// playground/src/noop/dcache.scala:109:34, :252:51
      _GEN_124 = addr_r[9:6] == 4'h0;	// playground/src/noop/dcache.scala:107:34, :113:34, :149:33, :252:51
      _GEN_125 = _GEN_100 & io_dataAxi_rd_bits_last & _GEN_123 & _GEN_124;	// playground/src/noop/dcache.scala:88:26, :243:{29,52}, :250:46, :252:51
      _GEN_126 = addr_r[9:6] == 4'h1;	// playground/src/noop/dcache.scala:107:34, :149:33, :192:34, :252:51
      _GEN_127 = _GEN_100 & io_dataAxi_rd_bits_last & _GEN_123 & _GEN_126;	// playground/src/noop/dcache.scala:88:26, :243:{29,52}, :250:46, :252:51
      _GEN_128 = addr_r[9:6] == 4'h2;	// playground/src/noop/dcache.scala:107:34, :149:33, :192:34, :252:51
      _GEN_129 = _GEN_100 & io_dataAxi_rd_bits_last & _GEN_123 & _GEN_128;	// playground/src/noop/dcache.scala:88:26, :243:{29,52}, :250:46, :252:51
      _GEN_130 = addr_r[9:6] == 4'h3;	// playground/src/noop/dcache.scala:107:34, :149:33, :192:34, :252:51
      _GEN_131 = _GEN_100 & io_dataAxi_rd_bits_last & _GEN_123 & _GEN_130;	// playground/src/noop/dcache.scala:88:26, :243:{29,52}, :250:46, :252:51
      _GEN_132 = addr_r[9:6] == 4'h4;	// playground/src/noop/dcache.scala:107:34, :149:33, :192:34, :252:51
      _GEN_133 = _GEN_100 & io_dataAxi_rd_bits_last & _GEN_123 & _GEN_132;	// playground/src/noop/dcache.scala:88:26, :243:{29,52}, :250:46, :252:51
      _GEN_134 = addr_r[9:6] == 4'h5;	// playground/src/noop/dcache.scala:107:34, :149:33, :192:34, :252:51
      _GEN_135 = _GEN_100 & io_dataAxi_rd_bits_last & _GEN_123 & _GEN_134;	// playground/src/noop/dcache.scala:88:26, :243:{29,52}, :250:46, :252:51
      _GEN_136 = addr_r[9:6] == 4'h6;	// playground/src/noop/dcache.scala:107:34, :149:33, :192:34, :252:51
      _GEN_137 = _GEN_100 & io_dataAxi_rd_bits_last & _GEN_123 & _GEN_136;	// playground/src/noop/dcache.scala:88:26, :243:{29,52}, :250:46, :252:51
      _GEN_138 = addr_r[9:6] == 4'h7;	// playground/src/noop/dcache.scala:107:34, :149:33, :192:34, :252:51
      _GEN_139 = _GEN_100 & io_dataAxi_rd_bits_last & _GEN_123 & _GEN_138;	// playground/src/noop/dcache.scala:88:26, :243:{29,52}, :250:46, :252:51
      _GEN_140 = addr_r[9:6] == 4'h8;	// playground/src/noop/dcache.scala:107:34, :139:27, :149:33, :252:51
      _GEN_141 = _GEN_100 & io_dataAxi_rd_bits_last & _GEN_123 & _GEN_140;	// playground/src/noop/dcache.scala:88:26, :243:{29,52}, :250:46, :252:51
      _GEN_142 = addr_r[9:6] == 4'h9;	// playground/src/noop/dcache.scala:107:34, :139:27, :149:33, :252:51
      _GEN_143 = _GEN_100 & io_dataAxi_rd_bits_last & _GEN_123 & _GEN_142;	// playground/src/noop/dcache.scala:88:26, :243:{29,52}, :250:46, :252:51
      _GEN_144 = addr_r[9:6] == 4'hA;	// playground/src/noop/dcache.scala:107:34, :139:27, :149:33, :252:51
      _GEN_145 = _GEN_100 & io_dataAxi_rd_bits_last & _GEN_123 & _GEN_144;	// playground/src/noop/dcache.scala:88:26, :243:{29,52}, :250:46, :252:51
      _GEN_146 = addr_r[9:6] == 4'hB;	// playground/src/noop/dcache.scala:107:34, :139:27, :149:33, :252:51
      _GEN_147 = _GEN_100 & io_dataAxi_rd_bits_last & _GEN_123 & _GEN_146;	// playground/src/noop/dcache.scala:88:26, :243:{29,52}, :250:46, :252:51
      _GEN_148 = addr_r[9:6] == 4'hC;	// playground/src/noop/dcache.scala:107:34, :139:27, :149:33, :252:51
      _GEN_149 = _GEN_100 & io_dataAxi_rd_bits_last & _GEN_123 & _GEN_148;	// playground/src/noop/dcache.scala:88:26, :243:{29,52}, :250:46, :252:51
      _GEN_150 = addr_r[9:6] == 4'hD;	// playground/src/noop/dcache.scala:107:34, :139:27, :149:33, :252:51
      _GEN_151 = _GEN_100 & io_dataAxi_rd_bits_last & _GEN_123 & _GEN_150;	// playground/src/noop/dcache.scala:88:26, :243:{29,52}, :250:46, :252:51
      _GEN_152 = addr_r[9:6] == 4'hE;	// playground/src/noop/dcache.scala:107:34, :139:27, :149:33, :252:51
      _GEN_153 = _GEN_100 & io_dataAxi_rd_bits_last & _GEN_123 & _GEN_152;	// playground/src/noop/dcache.scala:88:26, :243:{29,52}, :250:46, :252:51
      _GEN_154 = _GEN_100 & io_dataAxi_rd_bits_last & _GEN_123 & (&(addr_r[9:6]));	// playground/src/noop/dcache.scala:88:26, :107:34, :149:33, :243:{29,52}, :250:46, :252:51
      _GEN_155 = matchWay_r == 2'h1;	// playground/src/noop/dcache.scala:109:34, :183:25, :252:51
      _GEN_156 = _GEN_100 & io_dataAxi_rd_bits_last & _GEN_155 & _GEN_124;	// playground/src/noop/dcache.scala:88:26, :243:{29,52}, :250:46, :252:51
      _GEN_157 = _GEN_100 & io_dataAxi_rd_bits_last & _GEN_155 & _GEN_126;	// playground/src/noop/dcache.scala:88:26, :243:{29,52}, :250:46, :252:51
      _GEN_158 = _GEN_100 & io_dataAxi_rd_bits_last & _GEN_155 & _GEN_128;	// playground/src/noop/dcache.scala:88:26, :243:{29,52}, :250:46, :252:51
      _GEN_159 = _GEN_100 & io_dataAxi_rd_bits_last & _GEN_155 & _GEN_130;	// playground/src/noop/dcache.scala:88:26, :243:{29,52}, :250:46, :252:51
      _GEN_160 = _GEN_100 & io_dataAxi_rd_bits_last & _GEN_155 & _GEN_132;	// playground/src/noop/dcache.scala:88:26, :243:{29,52}, :250:46, :252:51
      _GEN_161 = _GEN_100 & io_dataAxi_rd_bits_last & _GEN_155 & _GEN_134;	// playground/src/noop/dcache.scala:88:26, :243:{29,52}, :250:46, :252:51
      _GEN_162 = _GEN_100 & io_dataAxi_rd_bits_last & _GEN_155 & _GEN_136;	// playground/src/noop/dcache.scala:88:26, :243:{29,52}, :250:46, :252:51
      _GEN_163 = _GEN_100 & io_dataAxi_rd_bits_last & _GEN_155 & _GEN_138;	// playground/src/noop/dcache.scala:88:26, :243:{29,52}, :250:46, :252:51
      _GEN_164 = _GEN_100 & io_dataAxi_rd_bits_last & _GEN_155 & _GEN_140;	// playground/src/noop/dcache.scala:88:26, :243:{29,52}, :250:46, :252:51
      _GEN_165 = _GEN_100 & io_dataAxi_rd_bits_last & _GEN_155 & _GEN_142;	// playground/src/noop/dcache.scala:88:26, :243:{29,52}, :250:46, :252:51
      _GEN_166 = _GEN_100 & io_dataAxi_rd_bits_last & _GEN_155 & _GEN_144;	// playground/src/noop/dcache.scala:88:26, :243:{29,52}, :250:46, :252:51
      _GEN_167 = _GEN_100 & io_dataAxi_rd_bits_last & _GEN_155 & _GEN_146;	// playground/src/noop/dcache.scala:88:26, :243:{29,52}, :250:46, :252:51
      _GEN_168 = _GEN_100 & io_dataAxi_rd_bits_last & _GEN_155 & _GEN_148;	// playground/src/noop/dcache.scala:88:26, :243:{29,52}, :250:46, :252:51
      _GEN_169 = _GEN_100 & io_dataAxi_rd_bits_last & _GEN_155 & _GEN_150;	// playground/src/noop/dcache.scala:88:26, :243:{29,52}, :250:46, :252:51
      _GEN_170 = _GEN_100 & io_dataAxi_rd_bits_last & _GEN_155 & _GEN_152;	// playground/src/noop/dcache.scala:88:26, :243:{29,52}, :250:46, :252:51
      _GEN_171 = _GEN_100 & io_dataAxi_rd_bits_last & _GEN_155 & (&(addr_r[9:6]));	// playground/src/noop/dcache.scala:88:26, :107:34, :149:33, :243:{29,52}, :250:46, :252:51
      _GEN_172 = matchWay_r == 2'h2;	// playground/src/noop/dcache.scala:109:34, :139:27, :252:51
      _GEN_173 = _GEN_100 & io_dataAxi_rd_bits_last & _GEN_172 & _GEN_124;	// playground/src/noop/dcache.scala:88:26, :243:{29,52}, :250:46, :252:51
      _GEN_174 = _GEN_100 & io_dataAxi_rd_bits_last & _GEN_172 & _GEN_126;	// playground/src/noop/dcache.scala:88:26, :243:{29,52}, :250:46, :252:51
      _GEN_175 = _GEN_100 & io_dataAxi_rd_bits_last & _GEN_172 & _GEN_128;	// playground/src/noop/dcache.scala:88:26, :243:{29,52}, :250:46, :252:51
      _GEN_176 = _GEN_100 & io_dataAxi_rd_bits_last & _GEN_172 & _GEN_130;	// playground/src/noop/dcache.scala:88:26, :243:{29,52}, :250:46, :252:51
      _GEN_177 = _GEN_100 & io_dataAxi_rd_bits_last & _GEN_172 & _GEN_132;	// playground/src/noop/dcache.scala:88:26, :243:{29,52}, :250:46, :252:51
      _GEN_178 = _GEN_100 & io_dataAxi_rd_bits_last & _GEN_172 & _GEN_134;	// playground/src/noop/dcache.scala:88:26, :243:{29,52}, :250:46, :252:51
      _GEN_179 = _GEN_100 & io_dataAxi_rd_bits_last & _GEN_172 & _GEN_136;	// playground/src/noop/dcache.scala:88:26, :243:{29,52}, :250:46, :252:51
      _GEN_180 = _GEN_100 & io_dataAxi_rd_bits_last & _GEN_172 & _GEN_138;	// playground/src/noop/dcache.scala:88:26, :243:{29,52}, :250:46, :252:51
      _GEN_181 = _GEN_100 & io_dataAxi_rd_bits_last & _GEN_172 & _GEN_140;	// playground/src/noop/dcache.scala:88:26, :243:{29,52}, :250:46, :252:51
      _GEN_182 = _GEN_100 & io_dataAxi_rd_bits_last & _GEN_172 & _GEN_142;	// playground/src/noop/dcache.scala:88:26, :243:{29,52}, :250:46, :252:51
      _GEN_183 = _GEN_100 & io_dataAxi_rd_bits_last & _GEN_172 & _GEN_144;	// playground/src/noop/dcache.scala:88:26, :243:{29,52}, :250:46, :252:51
      _GEN_184 = _GEN_100 & io_dataAxi_rd_bits_last & _GEN_172 & _GEN_146;	// playground/src/noop/dcache.scala:88:26, :243:{29,52}, :250:46, :252:51
      _GEN_185 = _GEN_100 & io_dataAxi_rd_bits_last & _GEN_172 & _GEN_148;	// playground/src/noop/dcache.scala:88:26, :243:{29,52}, :250:46, :252:51
      _GEN_186 = _GEN_100 & io_dataAxi_rd_bits_last & _GEN_172 & _GEN_150;	// playground/src/noop/dcache.scala:88:26, :243:{29,52}, :250:46, :252:51
      _GEN_187 = _GEN_100 & io_dataAxi_rd_bits_last & _GEN_172 & _GEN_152;	// playground/src/noop/dcache.scala:88:26, :243:{29,52}, :250:46, :252:51
      _GEN_188 = _GEN_100 & io_dataAxi_rd_bits_last & _GEN_172 & (&(addr_r[9:6]));	// playground/src/noop/dcache.scala:88:26, :107:34, :149:33, :243:{29,52}, :250:46, :252:51
      _GEN_189 = _GEN_100 & io_dataAxi_rd_bits_last & (&matchWay_r) & _GEN_124;	// playground/src/noop/dcache.scala:88:26, :109:34, :243:{29,52}, :250:46, :252:51
      _GEN_190 = _GEN_100 & io_dataAxi_rd_bits_last & (&matchWay_r) & _GEN_126;	// playground/src/noop/dcache.scala:88:26, :109:34, :243:{29,52}, :250:46, :252:51
      _GEN_191 = _GEN_100 & io_dataAxi_rd_bits_last & (&matchWay_r) & _GEN_128;	// playground/src/noop/dcache.scala:88:26, :109:34, :243:{29,52}, :250:46, :252:51
      _GEN_192 = _GEN_100 & io_dataAxi_rd_bits_last & (&matchWay_r) & _GEN_130;	// playground/src/noop/dcache.scala:88:26, :109:34, :243:{29,52}, :250:46, :252:51
      _GEN_193 = _GEN_100 & io_dataAxi_rd_bits_last & (&matchWay_r) & _GEN_132;	// playground/src/noop/dcache.scala:88:26, :109:34, :243:{29,52}, :250:46, :252:51
      _GEN_194 = _GEN_100 & io_dataAxi_rd_bits_last & (&matchWay_r) & _GEN_134;	// playground/src/noop/dcache.scala:88:26, :109:34, :243:{29,52}, :250:46, :252:51
      _GEN_195 = _GEN_100 & io_dataAxi_rd_bits_last & (&matchWay_r) & _GEN_136;	// playground/src/noop/dcache.scala:88:26, :109:34, :243:{29,52}, :250:46, :252:51
      _GEN_196 = _GEN_100 & io_dataAxi_rd_bits_last & (&matchWay_r) & _GEN_138;	// playground/src/noop/dcache.scala:88:26, :109:34, :243:{29,52}, :250:46, :252:51
      _GEN_197 = _GEN_100 & io_dataAxi_rd_bits_last & (&matchWay_r) & _GEN_140;	// playground/src/noop/dcache.scala:88:26, :109:34, :243:{29,52}, :250:46, :252:51
      _GEN_198 = _GEN_100 & io_dataAxi_rd_bits_last & (&matchWay_r) & _GEN_142;	// playground/src/noop/dcache.scala:88:26, :109:34, :243:{29,52}, :250:46, :252:51
      _GEN_199 = _GEN_100 & io_dataAxi_rd_bits_last & (&matchWay_r) & _GEN_144;	// playground/src/noop/dcache.scala:88:26, :109:34, :243:{29,52}, :250:46, :252:51
      _GEN_200 = _GEN_100 & io_dataAxi_rd_bits_last & (&matchWay_r) & _GEN_146;	// playground/src/noop/dcache.scala:88:26, :109:34, :243:{29,52}, :250:46, :252:51
      _GEN_201 = _GEN_100 & io_dataAxi_rd_bits_last & (&matchWay_r) & _GEN_148;	// playground/src/noop/dcache.scala:88:26, :109:34, :243:{29,52}, :250:46, :252:51
      _GEN_202 = _GEN_100 & io_dataAxi_rd_bits_last & (&matchWay_r) & _GEN_150;	// playground/src/noop/dcache.scala:88:26, :109:34, :243:{29,52}, :250:46, :252:51
      _GEN_203 = _GEN_100 & io_dataAxi_rd_bits_last & (&matchWay_r) & _GEN_152;	// playground/src/noop/dcache.scala:88:26, :109:34, :243:{29,52}, :250:46, :252:51
      _GEN_204 = _GEN_100 & io_dataAxi_rd_bits_last & (&matchWay_r) & (&(addr_r[9:6]));	// playground/src/noop/dcache.scala:88:26, :107:34, :109:34, :149:33, :243:{29,52}, :250:46, :252:51
      _GEN_205 = axiWaddrEn & io_dataAxi_wa_ready;	// playground/src/noop/dcache.scala:199:34, :260:29
      _GEN_206 = axiWdataEn & io_dataAxi_wd_ready;	// playground/src/noop/dcache.scala:202:34, :268:29
      _GEN_207 = _GEN_98 | _GEN_99;	// playground/src/noop/dcache.scala:202:34, :205:18
      _GEN_208 = blockIdx_r == 4'h0;	// playground/src/noop/dcache.scala:113:34, :274:51
      _GEN_209 = _GEN_206 & (&offset) & _GEN_123 & _GEN_208;	// playground/src/noop/dcache.scala:89:26, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_210 = blockIdx_r == 4'h1;	// playground/src/noop/dcache.scala:113:34, :192:34, :274:51
      _GEN_211 = _GEN_206 & (&offset) & _GEN_123 & _GEN_210;	// playground/src/noop/dcache.scala:89:26, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_212 = blockIdx_r == 4'h2;	// playground/src/noop/dcache.scala:113:34, :192:34, :274:51
      _GEN_213 = _GEN_206 & (&offset) & _GEN_123 & _GEN_212;	// playground/src/noop/dcache.scala:89:26, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_214 = blockIdx_r == 4'h3;	// playground/src/noop/dcache.scala:113:34, :192:34, :274:51
      _GEN_215 = _GEN_206 & (&offset) & _GEN_123 & _GEN_214;	// playground/src/noop/dcache.scala:89:26, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_216 = blockIdx_r == 4'h4;	// playground/src/noop/dcache.scala:113:34, :192:34, :274:51
      _GEN_217 = _GEN_206 & (&offset) & _GEN_123 & _GEN_216;	// playground/src/noop/dcache.scala:89:26, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_218 = blockIdx_r == 4'h5;	// playground/src/noop/dcache.scala:113:34, :192:34, :274:51
      _GEN_219 = _GEN_206 & (&offset) & _GEN_123 & _GEN_218;	// playground/src/noop/dcache.scala:89:26, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_220 = blockIdx_r == 4'h6;	// playground/src/noop/dcache.scala:113:34, :192:34, :274:51
      _GEN_221 = _GEN_206 & (&offset) & _GEN_123 & _GEN_220;	// playground/src/noop/dcache.scala:89:26, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_222 = blockIdx_r == 4'h7;	// playground/src/noop/dcache.scala:113:34, :192:34, :274:51
      _GEN_223 = _GEN_206 & (&offset) & _GEN_123 & _GEN_222;	// playground/src/noop/dcache.scala:89:26, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_224 = blockIdx_r == 4'h8;	// playground/src/noop/dcache.scala:113:34, :139:27, :274:51
      _GEN_225 = _GEN_206 & (&offset) & _GEN_123 & _GEN_224;	// playground/src/noop/dcache.scala:89:26, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_226 = blockIdx_r == 4'h9;	// playground/src/noop/dcache.scala:113:34, :139:27, :274:51
      _GEN_227 = _GEN_206 & (&offset) & _GEN_123 & _GEN_226;	// playground/src/noop/dcache.scala:89:26, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_228 = blockIdx_r == 4'hA;	// playground/src/noop/dcache.scala:113:34, :139:27, :274:51
      _GEN_229 = _GEN_206 & (&offset) & _GEN_123 & _GEN_228;	// playground/src/noop/dcache.scala:89:26, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_230 = blockIdx_r == 4'hB;	// playground/src/noop/dcache.scala:113:34, :139:27, :274:51
      _GEN_231 = _GEN_206 & (&offset) & _GEN_123 & _GEN_230;	// playground/src/noop/dcache.scala:89:26, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_232 = blockIdx_r == 4'hC;	// playground/src/noop/dcache.scala:113:34, :139:27, :274:51
      _GEN_233 = _GEN_206 & (&offset) & _GEN_123 & _GEN_232;	// playground/src/noop/dcache.scala:89:26, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_234 = blockIdx_r == 4'hD;	// playground/src/noop/dcache.scala:113:34, :139:27, :274:51
      _GEN_235 = _GEN_206 & (&offset) & _GEN_123 & _GEN_234;	// playground/src/noop/dcache.scala:89:26, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_236 = blockIdx_r == 4'hE;	// playground/src/noop/dcache.scala:113:34, :139:27, :274:51
      _GEN_237 = _GEN_206 & (&offset) & _GEN_123 & _GEN_236;	// playground/src/noop/dcache.scala:89:26, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_238 = _GEN_206 & (&offset) & _GEN_123 & (&blockIdx_r);	// playground/src/noop/dcache.scala:89:26, :110:34, :113:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_239 = _GEN_206 & (&offset) & _GEN_155 & _GEN_208;	// playground/src/noop/dcache.scala:89:26, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_240 = _GEN_206 & (&offset) & _GEN_155 & _GEN_210;	// playground/src/noop/dcache.scala:89:26, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_241 = _GEN_206 & (&offset) & _GEN_155 & _GEN_212;	// playground/src/noop/dcache.scala:89:26, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_242 = _GEN_206 & (&offset) & _GEN_155 & _GEN_214;	// playground/src/noop/dcache.scala:89:26, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_243 = _GEN_206 & (&offset) & _GEN_155 & _GEN_216;	// playground/src/noop/dcache.scala:89:26, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_244 = _GEN_206 & (&offset) & _GEN_155 & _GEN_218;	// playground/src/noop/dcache.scala:89:26, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_245 = _GEN_206 & (&offset) & _GEN_155 & _GEN_220;	// playground/src/noop/dcache.scala:89:26, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_246 = _GEN_206 & (&offset) & _GEN_155 & _GEN_222;	// playground/src/noop/dcache.scala:89:26, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_247 = _GEN_206 & (&offset) & _GEN_155 & _GEN_224;	// playground/src/noop/dcache.scala:89:26, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_248 = _GEN_206 & (&offset) & _GEN_155 & _GEN_226;	// playground/src/noop/dcache.scala:89:26, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_249 = _GEN_206 & (&offset) & _GEN_155 & _GEN_228;	// playground/src/noop/dcache.scala:89:26, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_250 = _GEN_206 & (&offset) & _GEN_155 & _GEN_230;	// playground/src/noop/dcache.scala:89:26, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_251 = _GEN_206 & (&offset) & _GEN_155 & _GEN_232;	// playground/src/noop/dcache.scala:89:26, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_252 = _GEN_206 & (&offset) & _GEN_155 & _GEN_234;	// playground/src/noop/dcache.scala:89:26, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_253 = _GEN_206 & (&offset) & _GEN_155 & _GEN_236;	// playground/src/noop/dcache.scala:89:26, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_254 = _GEN_206 & (&offset) & _GEN_155 & (&blockIdx_r);	// playground/src/noop/dcache.scala:89:26, :110:34, :113:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_255 = _GEN_206 & (&offset) & _GEN_172 & _GEN_208;	// playground/src/noop/dcache.scala:89:26, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_256 = _GEN_206 & (&offset) & _GEN_172 & _GEN_210;	// playground/src/noop/dcache.scala:89:26, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_257 = _GEN_206 & (&offset) & _GEN_172 & _GEN_212;	// playground/src/noop/dcache.scala:89:26, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_258 = _GEN_206 & (&offset) & _GEN_172 & _GEN_214;	// playground/src/noop/dcache.scala:89:26, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_259 = _GEN_206 & (&offset) & _GEN_172 & _GEN_216;	// playground/src/noop/dcache.scala:89:26, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_260 = _GEN_206 & (&offset) & _GEN_172 & _GEN_218;	// playground/src/noop/dcache.scala:89:26, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_261 = _GEN_206 & (&offset) & _GEN_172 & _GEN_220;	// playground/src/noop/dcache.scala:89:26, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_262 = _GEN_206 & (&offset) & _GEN_172 & _GEN_222;	// playground/src/noop/dcache.scala:89:26, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_263 = _GEN_206 & (&offset) & _GEN_172 & _GEN_224;	// playground/src/noop/dcache.scala:89:26, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_264 = _GEN_206 & (&offset) & _GEN_172 & _GEN_226;	// playground/src/noop/dcache.scala:89:26, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_265 = _GEN_206 & (&offset) & _GEN_172 & _GEN_228;	// playground/src/noop/dcache.scala:89:26, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_266 = _GEN_206 & (&offset) & _GEN_172 & _GEN_230;	// playground/src/noop/dcache.scala:89:26, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_267 = _GEN_206 & (&offset) & _GEN_172 & _GEN_232;	// playground/src/noop/dcache.scala:89:26, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_268 = _GEN_206 & (&offset) & _GEN_172 & _GEN_234;	// playground/src/noop/dcache.scala:89:26, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_269 = _GEN_206 & (&offset) & _GEN_172 & _GEN_236;	// playground/src/noop/dcache.scala:89:26, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_270 = _GEN_206 & (&offset) & _GEN_172 & (&blockIdx_r);	// playground/src/noop/dcache.scala:89:26, :110:34, :113:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_271 = _GEN_206 & (&offset) & (&matchWay_r) & _GEN_208;	// playground/src/noop/dcache.scala:89:26, :109:34, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_272 = _GEN_206 & (&offset) & (&matchWay_r) & _GEN_210;	// playground/src/noop/dcache.scala:89:26, :109:34, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_273 = _GEN_206 & (&offset) & (&matchWay_r) & _GEN_212;	// playground/src/noop/dcache.scala:89:26, :109:34, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_274 = _GEN_206 & (&offset) & (&matchWay_r) & _GEN_214;	// playground/src/noop/dcache.scala:89:26, :109:34, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_275 = _GEN_206 & (&offset) & (&matchWay_r) & _GEN_216;	// playground/src/noop/dcache.scala:89:26, :109:34, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_276 = _GEN_206 & (&offset) & (&matchWay_r) & _GEN_218;	// playground/src/noop/dcache.scala:89:26, :109:34, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_277 = _GEN_206 & (&offset) & (&matchWay_r) & _GEN_220;	// playground/src/noop/dcache.scala:89:26, :109:34, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_278 = _GEN_206 & (&offset) & (&matchWay_r) & _GEN_222;	// playground/src/noop/dcache.scala:89:26, :109:34, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_279 = _GEN_206 & (&offset) & (&matchWay_r) & _GEN_224;	// playground/src/noop/dcache.scala:89:26, :109:34, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_280 = _GEN_206 & (&offset) & (&matchWay_r) & _GEN_226;	// playground/src/noop/dcache.scala:89:26, :109:34, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_281 = _GEN_206 & (&offset) & (&matchWay_r) & _GEN_228;	// playground/src/noop/dcache.scala:89:26, :109:34, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_282 = _GEN_206 & (&offset) & (&matchWay_r) & _GEN_230;	// playground/src/noop/dcache.scala:89:26, :109:34, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_283 = _GEN_206 & (&offset) & (&matchWay_r) & _GEN_232;	// playground/src/noop/dcache.scala:89:26, :109:34, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_284 = _GEN_206 & (&offset) & (&matchWay_r) & _GEN_234;	// playground/src/noop/dcache.scala:89:26, :109:34, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_285 = _GEN_206 & (&offset) & (&matchWay_r) & _GEN_236;	// playground/src/noop/dcache.scala:89:26, :109:34, :110:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_286 = _GEN_206 & (&offset) & (&matchWay_r) & (&blockIdx_r);	// playground/src/noop/dcache.scala:89:26, :109:34, :110:34, :113:34, :203:34, :252:51, :268:{29,52}, :271:46, :274:51
      _GEN_287 = ~(|state) | _GEN_98 | _GEN_99 | _GEN_101;	// playground/src/noop/dcache.scala:152:24, :183:38, :191:56, :205:18
      _GEN_288 = state == 3'h6;	// playground/src/noop/dcache.scala:139:27, :152:24, :205:18
      _GEN_289 = _GEN_288 & flush_done;	// playground/src/noop/dcache.scala:128:19, :137:45, :140:28, :205:18, :286:29, :287:25
      _GEN_290 = _GEN_102 | _GEN_103;	// playground/src/noop/dcache.scala:128:19, :205:18
      _GEN_291 = ~(|state) | _GEN_98 | _GEN_99 | _GEN_101 | _GEN_290;	// playground/src/noop/dcache.scala:128:19, :152:24, :183:38, :205:18
      _GEN_292 = _GEN_291 | ~_GEN_288 | flush_done;	// playground/src/noop/dcache.scala:119:16, :128:19, :137:45, :140:28, :205:18, :286:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_125)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_0_0 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_127)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_0_1 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_129)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_0_2 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_131)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_0_3 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_133)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_0_4 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_135)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_0_5 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_137)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_0_6 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_139)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_0_7 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_141)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_0_8 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_143)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_0_9 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_145)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_0_10 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_147)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_0_11 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_149)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_0_12 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_151)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_0_13 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_153)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_0_14 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_154)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_0_15 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_156)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_1_0 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_157)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_1_1 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_158)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_1_2 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_159)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_1_3 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_160)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_1_4 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_161)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_1_5 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_162)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_1_6 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_163)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_1_7 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_164)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_1_8 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_165)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_1_9 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_166)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_1_10 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_167)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_1_11 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_168)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_1_12 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_169)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_1_13 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_170)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_1_14 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_171)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_1_15 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_173)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_2_0 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_174)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_2_1 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_175)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_2_2 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_176)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_2_3 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_177)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_2_4 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_178)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_2_5 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_179)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_2_6 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_180)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_2_7 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_181)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_2_8 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_182)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_2_9 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_183)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_2_10 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_184)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_2_11 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_185)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_2_12 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_186)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_2_13 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_187)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_2_14 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_188)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_2_15 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_189)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_3_0 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_190)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_3_1 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_191)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_3_2 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_192)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_3_3 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_193)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_3_4 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_194)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_3_5 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_195)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_3_6 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_196)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_3_7 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_197)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_3_8 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_198)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_3_9 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_199)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_3_10 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_200)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_3_11 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_201)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_3_12 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_202)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_3_13 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_203)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_3_14 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (_GEN_122 | ~(_GEN_99 & _GEN_204)) begin	// playground/src/noop/dcache.scala:88:26, :111:34, :205:18, :243:52, :250:46, :252:51
      end
      else	// playground/src/noop/dcache.scala:88:26, :205:18
        tag_3_15 <= addr_r[31:10];	// playground/src/noop/dcache.scala:88:26, :107:34, :150:29
      if (~_GEN_122) begin	// playground/src/noop/dcache.scala:111:34, :205:18
        if (_GEN_99) begin	// playground/src/noop/dcache.scala:205:18
          valid_0_0 <= _GEN_125 | valid_0_0;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_0_1 <= _GEN_127 | valid_0_1;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_0_2 <= _GEN_129 | valid_0_2;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_0_3 <= _GEN_131 | valid_0_3;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_0_4 <= _GEN_133 | valid_0_4;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_0_5 <= _GEN_135 | valid_0_5;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_0_6 <= _GEN_137 | valid_0_6;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_0_7 <= _GEN_139 | valid_0_7;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_0_8 <= _GEN_141 | valid_0_8;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_0_9 <= _GEN_143 | valid_0_9;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_0_10 <= _GEN_145 | valid_0_10;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_0_11 <= _GEN_147 | valid_0_11;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_0_12 <= _GEN_149 | valid_0_12;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_0_13 <= _GEN_151 | valid_0_13;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_0_14 <= _GEN_153 | valid_0_14;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_0_15 <= _GEN_154 | valid_0_15;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_1_0 <= _GEN_156 | valid_1_0;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_1_1 <= _GEN_157 | valid_1_1;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_1_2 <= _GEN_158 | valid_1_2;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_1_3 <= _GEN_159 | valid_1_3;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_1_4 <= _GEN_160 | valid_1_4;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_1_5 <= _GEN_161 | valid_1_5;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_1_6 <= _GEN_162 | valid_1_6;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_1_7 <= _GEN_163 | valid_1_7;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_1_8 <= _GEN_164 | valid_1_8;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_1_9 <= _GEN_165 | valid_1_9;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_1_10 <= _GEN_166 | valid_1_10;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_1_11 <= _GEN_167 | valid_1_11;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_1_12 <= _GEN_168 | valid_1_12;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_1_13 <= _GEN_169 | valid_1_13;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_1_14 <= _GEN_170 | valid_1_14;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_1_15 <= _GEN_171 | valid_1_15;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_2_0 <= _GEN_173 | valid_2_0;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_2_1 <= _GEN_174 | valid_2_1;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_2_2 <= _GEN_175 | valid_2_2;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_2_3 <= _GEN_176 | valid_2_3;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_2_4 <= _GEN_177 | valid_2_4;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_2_5 <= _GEN_178 | valid_2_5;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_2_6 <= _GEN_179 | valid_2_6;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_2_7 <= _GEN_180 | valid_2_7;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_2_8 <= _GEN_181 | valid_2_8;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_2_9 <= _GEN_182 | valid_2_9;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_2_10 <= _GEN_183 | valid_2_10;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_2_11 <= _GEN_184 | valid_2_11;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_2_12 <= _GEN_185 | valid_2_12;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_2_13 <= _GEN_186 | valid_2_13;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_2_14 <= _GEN_187 | valid_2_14;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_2_15 <= _GEN_188 | valid_2_15;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_3_0 <= _GEN_189 | valid_3_0;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_3_1 <= _GEN_190 | valid_3_1;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_3_2 <= _GEN_191 | valid_3_2;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_3_3 <= _GEN_192 | valid_3_3;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_3_4 <= _GEN_193 | valid_3_4;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_3_5 <= _GEN_194 | valid_3_5;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_3_6 <= _GEN_195 | valid_3_6;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_3_7 <= _GEN_196 | valid_3_7;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_3_8 <= _GEN_197 | valid_3_8;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_3_9 <= _GEN_198 | valid_3_9;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_3_10 <= _GEN_199 | valid_3_10;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_3_11 <= _GEN_200 | valid_3_11;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_3_12 <= _GEN_201 | valid_3_12;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_3_13 <= _GEN_202 | valid_3_13;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_3_14 <= _GEN_203 | valid_3_14;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
          valid_3_15 <= _GEN_204 | valid_3_15;	// playground/src/noop/dcache.scala:88:26, :89:26, :243:52, :250:46, :252:51, :253:53
        end
        else if (~_GEN_101) begin	// playground/src/noop/dcache.scala:205:18
          if (_GEN_102) begin	// playground/src/noop/dcache.scala:205:18
            valid_0_0 <= ~_GEN_209 & valid_0_0;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_0_1 <= ~_GEN_211 & valid_0_1;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_0_2 <= ~_GEN_213 & valid_0_2;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_0_3 <= ~_GEN_215 & valid_0_3;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_0_4 <= ~_GEN_217 & valid_0_4;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_0_5 <= ~_GEN_219 & valid_0_5;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_0_6 <= ~_GEN_221 & valid_0_6;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_0_7 <= ~_GEN_223 & valid_0_7;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_0_8 <= ~_GEN_225 & valid_0_8;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_0_9 <= ~_GEN_227 & valid_0_9;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_0_10 <= ~_GEN_229 & valid_0_10;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_0_11 <= ~_GEN_231 & valid_0_11;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_0_12 <= ~_GEN_233 & valid_0_12;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_0_13 <= ~_GEN_235 & valid_0_13;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_0_14 <= ~_GEN_237 & valid_0_14;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_0_15 <= ~_GEN_238 & valid_0_15;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_1_0 <= ~_GEN_239 & valid_1_0;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_1_1 <= ~_GEN_240 & valid_1_1;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_1_2 <= ~_GEN_241 & valid_1_2;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_1_3 <= ~_GEN_242 & valid_1_3;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_1_4 <= ~_GEN_243 & valid_1_4;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_1_5 <= ~_GEN_244 & valid_1_5;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_1_6 <= ~_GEN_245 & valid_1_6;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_1_7 <= ~_GEN_246 & valid_1_7;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_1_8 <= ~_GEN_247 & valid_1_8;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_1_9 <= ~_GEN_248 & valid_1_9;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_1_10 <= ~_GEN_249 & valid_1_10;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_1_11 <= ~_GEN_250 & valid_1_11;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_1_12 <= ~_GEN_251 & valid_1_12;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_1_13 <= ~_GEN_252 & valid_1_13;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_1_14 <= ~_GEN_253 & valid_1_14;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_1_15 <= ~_GEN_254 & valid_1_15;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_2_0 <= ~_GEN_255 & valid_2_0;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_2_1 <= ~_GEN_256 & valid_2_1;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_2_2 <= ~_GEN_257 & valid_2_2;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_2_3 <= ~_GEN_258 & valid_2_3;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_2_4 <= ~_GEN_259 & valid_2_4;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_2_5 <= ~_GEN_260 & valid_2_5;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_2_6 <= ~_GEN_261 & valid_2_6;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_2_7 <= ~_GEN_262 & valid_2_7;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_2_8 <= ~_GEN_263 & valid_2_8;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_2_9 <= ~_GEN_264 & valid_2_9;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_2_10 <= ~_GEN_265 & valid_2_10;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_2_11 <= ~_GEN_266 & valid_2_11;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_2_12 <= ~_GEN_267 & valid_2_12;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_2_13 <= ~_GEN_268 & valid_2_13;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_2_14 <= ~_GEN_269 & valid_2_14;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_2_15 <= ~_GEN_270 & valid_2_15;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_3_0 <= ~_GEN_271 & valid_3_0;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_3_1 <= ~_GEN_272 & valid_3_1;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_3_2 <= ~_GEN_273 & valid_3_2;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_3_3 <= ~_GEN_274 & valid_3_3;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_3_4 <= ~_GEN_275 & valid_3_4;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_3_5 <= ~_GEN_276 & valid_3_5;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_3_6 <= ~_GEN_277 & valid_3_6;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_3_7 <= ~_GEN_278 & valid_3_7;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_3_8 <= ~_GEN_279 & valid_3_8;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_3_9 <= ~_GEN_280 & valid_3_9;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_3_10 <= ~_GEN_281 & valid_3_10;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_3_11 <= ~_GEN_282 & valid_3_11;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_3_12 <= ~_GEN_283 & valid_3_12;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_3_13 <= ~_GEN_284 & valid_3_13;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_3_14 <= ~_GEN_285 & valid_3_14;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
            valid_3_15 <= ~_GEN_286 & valid_3_15;	// playground/src/noop/dcache.scala:89:26, :268:52, :271:46, :274:51
          end
          else begin	// playground/src/noop/dcache.scala:205:18
            automatic logic _GEN_293;	// playground/src/noop/dcache.scala:89:26, :205:18
            _GEN_293 = _GEN_103 | ~_GEN_289;	// playground/src/noop/dcache.scala:89:26, :128:19, :205:18, :286:29, :287:25
            valid_0_0 <= _GEN_293 & valid_0_0;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_0_1 <= _GEN_293 & valid_0_1;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_0_2 <= _GEN_293 & valid_0_2;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_0_3 <= _GEN_293 & valid_0_3;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_0_4 <= _GEN_293 & valid_0_4;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_0_5 <= _GEN_293 & valid_0_5;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_0_6 <= _GEN_293 & valid_0_6;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_0_7 <= _GEN_293 & valid_0_7;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_0_8 <= _GEN_293 & valid_0_8;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_0_9 <= _GEN_293 & valid_0_9;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_0_10 <= _GEN_293 & valid_0_10;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_0_11 <= _GEN_293 & valid_0_11;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_0_12 <= _GEN_293 & valid_0_12;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_0_13 <= _GEN_293 & valid_0_13;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_0_14 <= _GEN_293 & valid_0_14;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_0_15 <= _GEN_293 & valid_0_15;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_1_0 <= _GEN_293 & valid_1_0;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_1_1 <= _GEN_293 & valid_1_1;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_1_2 <= _GEN_293 & valid_1_2;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_1_3 <= _GEN_293 & valid_1_3;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_1_4 <= _GEN_293 & valid_1_4;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_1_5 <= _GEN_293 & valid_1_5;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_1_6 <= _GEN_293 & valid_1_6;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_1_7 <= _GEN_293 & valid_1_7;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_1_8 <= _GEN_293 & valid_1_8;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_1_9 <= _GEN_293 & valid_1_9;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_1_10 <= _GEN_293 & valid_1_10;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_1_11 <= _GEN_293 & valid_1_11;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_1_12 <= _GEN_293 & valid_1_12;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_1_13 <= _GEN_293 & valid_1_13;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_1_14 <= _GEN_293 & valid_1_14;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_1_15 <= _GEN_293 & valid_1_15;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_2_0 <= _GEN_293 & valid_2_0;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_2_1 <= _GEN_293 & valid_2_1;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_2_2 <= _GEN_293 & valid_2_2;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_2_3 <= _GEN_293 & valid_2_3;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_2_4 <= _GEN_293 & valid_2_4;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_2_5 <= _GEN_293 & valid_2_5;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_2_6 <= _GEN_293 & valid_2_6;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_2_7 <= _GEN_293 & valid_2_7;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_2_8 <= _GEN_293 & valid_2_8;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_2_9 <= _GEN_293 & valid_2_9;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_2_10 <= _GEN_293 & valid_2_10;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_2_11 <= _GEN_293 & valid_2_11;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_2_12 <= _GEN_293 & valid_2_12;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_2_13 <= _GEN_293 & valid_2_13;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_2_14 <= _GEN_293 & valid_2_14;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_2_15 <= _GEN_293 & valid_2_15;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_3_0 <= _GEN_293 & valid_3_0;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_3_1 <= _GEN_293 & valid_3_1;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_3_2 <= _GEN_293 & valid_3_2;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_3_3 <= _GEN_293 & valid_3_3;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_3_4 <= _GEN_293 & valid_3_4;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_3_5 <= _GEN_293 & valid_3_5;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_3_6 <= _GEN_293 & valid_3_6;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_3_7 <= _GEN_293 & valid_3_7;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_3_8 <= _GEN_293 & valid_3_8;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_3_9 <= _GEN_293 & valid_3_9;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_3_10 <= _GEN_293 & valid_3_10;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_3_11 <= _GEN_293 & valid_3_11;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_3_12 <= _GEN_293 & valid_3_12;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_3_13 <= _GEN_293 & valid_3_13;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_3_14 <= _GEN_293 & valid_3_14;	// playground/src/noop/dcache.scala:89:26, :205:18
            valid_3_15 <= _GEN_293 & valid_3_15;	// playground/src/noop/dcache.scala:89:26, :205:18
          end
        end
      end
      dirty_0_0 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_209)) & (_GEN_106 & _GEN_75 & _GEN_107 | dirty_0_0);	// playground/src/noop/dcache.scala:89:26, :90:26, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_0_1 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_211)) & (_GEN_106 & _GEN_75 & _GEN_108 | dirty_0_1);	// playground/src/noop/dcache.scala:89:26, :90:26, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_0_2 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_213)) & (_GEN_106 & _GEN_75 & _GEN_109 | dirty_0_2);	// playground/src/noop/dcache.scala:89:26, :90:26, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_0_3 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_215)) & (_GEN_106 & _GEN_75 & _GEN_110 | dirty_0_3);	// playground/src/noop/dcache.scala:89:26, :90:26, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_0_4 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_217)) & (_GEN_106 & _GEN_75 & _GEN_111 | dirty_0_4);	// playground/src/noop/dcache.scala:89:26, :90:26, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_0_5 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_219)) & (_GEN_106 & _GEN_75 & _GEN_112 | dirty_0_5);	// playground/src/noop/dcache.scala:89:26, :90:26, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_0_6 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_221)) & (_GEN_106 & _GEN_75 & _GEN_113 | dirty_0_6);	// playground/src/noop/dcache.scala:89:26, :90:26, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_0_7 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_223)) & (_GEN_106 & _GEN_75 & _GEN_114 | dirty_0_7);	// playground/src/noop/dcache.scala:89:26, :90:26, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_0_8 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_225)) & (_GEN_106 & _GEN_75 & _GEN_115 | dirty_0_8);	// playground/src/noop/dcache.scala:89:26, :90:26, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_0_9 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_227)) & (_GEN_106 & _GEN_75 & _GEN_116 | dirty_0_9);	// playground/src/noop/dcache.scala:89:26, :90:26, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_0_10 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_229))
        & (_GEN_106 & _GEN_75 & _GEN_117 | dirty_0_10);	// playground/src/noop/dcache.scala:89:26, :90:26, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_0_11 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_231))
        & (_GEN_106 & _GEN_75 & _GEN_118 | dirty_0_11);	// playground/src/noop/dcache.scala:89:26, :90:26, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_0_12 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_233))
        & (_GEN_106 & _GEN_75 & _GEN_119 | dirty_0_12);	// playground/src/noop/dcache.scala:89:26, :90:26, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_0_13 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_235))
        & (_GEN_106 & _GEN_75 & _GEN_120 | dirty_0_13);	// playground/src/noop/dcache.scala:89:26, :90:26, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_0_14 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_237))
        & (_GEN_106 & _GEN_75 & _GEN_121 | dirty_0_14);	// playground/src/noop/dcache.scala:89:26, :90:26, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_0_15 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_238))
        & (_GEN_106 & _GEN_75 & (&(cur_addr[9:6])) | dirty_0_15);	// playground/src/noop/dcache.scala:89:26, :90:26, :108:30, :112:35, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_1_0 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_239)) & (_GEN_106 & _GEN_76 & _GEN_107 | dirty_1_0);	// playground/src/noop/dcache.scala:89:26, :90:26, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_1_1 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_240)) & (_GEN_106 & _GEN_76 & _GEN_108 | dirty_1_1);	// playground/src/noop/dcache.scala:89:26, :90:26, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_1_2 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_241)) & (_GEN_106 & _GEN_76 & _GEN_109 | dirty_1_2);	// playground/src/noop/dcache.scala:89:26, :90:26, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_1_3 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_242)) & (_GEN_106 & _GEN_76 & _GEN_110 | dirty_1_3);	// playground/src/noop/dcache.scala:89:26, :90:26, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_1_4 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_243)) & (_GEN_106 & _GEN_76 & _GEN_111 | dirty_1_4);	// playground/src/noop/dcache.scala:89:26, :90:26, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_1_5 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_244)) & (_GEN_106 & _GEN_76 & _GEN_112 | dirty_1_5);	// playground/src/noop/dcache.scala:89:26, :90:26, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_1_6 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_245)) & (_GEN_106 & _GEN_76 & _GEN_113 | dirty_1_6);	// playground/src/noop/dcache.scala:89:26, :90:26, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_1_7 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_246)) & (_GEN_106 & _GEN_76 & _GEN_114 | dirty_1_7);	// playground/src/noop/dcache.scala:89:26, :90:26, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_1_8 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_247)) & (_GEN_106 & _GEN_76 & _GEN_115 | dirty_1_8);	// playground/src/noop/dcache.scala:89:26, :90:26, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_1_9 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_248)) & (_GEN_106 & _GEN_76 & _GEN_116 | dirty_1_9);	// playground/src/noop/dcache.scala:89:26, :90:26, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_1_10 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_249))
        & (_GEN_106 & _GEN_76 & _GEN_117 | dirty_1_10);	// playground/src/noop/dcache.scala:89:26, :90:26, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_1_11 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_250))
        & (_GEN_106 & _GEN_76 & _GEN_118 | dirty_1_11);	// playground/src/noop/dcache.scala:89:26, :90:26, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_1_12 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_251))
        & (_GEN_106 & _GEN_76 & _GEN_119 | dirty_1_12);	// playground/src/noop/dcache.scala:89:26, :90:26, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_1_13 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_252))
        & (_GEN_106 & _GEN_76 & _GEN_120 | dirty_1_13);	// playground/src/noop/dcache.scala:89:26, :90:26, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_1_14 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_253))
        & (_GEN_106 & _GEN_76 & _GEN_121 | dirty_1_14);	// playground/src/noop/dcache.scala:89:26, :90:26, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_1_15 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_254))
        & (_GEN_106 & _GEN_76 & (&(cur_addr[9:6])) | dirty_1_15);	// playground/src/noop/dcache.scala:89:26, :90:26, :108:30, :112:35, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_2_0 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_255)) & (_GEN_106 & _GEN_77 & _GEN_107 | dirty_2_0);	// playground/src/noop/dcache.scala:89:26, :90:26, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_2_1 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_256)) & (_GEN_106 & _GEN_77 & _GEN_108 | dirty_2_1);	// playground/src/noop/dcache.scala:89:26, :90:26, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_2_2 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_257)) & (_GEN_106 & _GEN_77 & _GEN_109 | dirty_2_2);	// playground/src/noop/dcache.scala:89:26, :90:26, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_2_3 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_258)) & (_GEN_106 & _GEN_77 & _GEN_110 | dirty_2_3);	// playground/src/noop/dcache.scala:89:26, :90:26, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_2_4 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_259)) & (_GEN_106 & _GEN_77 & _GEN_111 | dirty_2_4);	// playground/src/noop/dcache.scala:89:26, :90:26, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_2_5 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_260)) & (_GEN_106 & _GEN_77 & _GEN_112 | dirty_2_5);	// playground/src/noop/dcache.scala:89:26, :90:26, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_2_6 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_261)) & (_GEN_106 & _GEN_77 & _GEN_113 | dirty_2_6);	// playground/src/noop/dcache.scala:89:26, :90:26, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_2_7 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_262)) & (_GEN_106 & _GEN_77 & _GEN_114 | dirty_2_7);	// playground/src/noop/dcache.scala:89:26, :90:26, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_2_8 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_263)) & (_GEN_106 & _GEN_77 & _GEN_115 | dirty_2_8);	// playground/src/noop/dcache.scala:89:26, :90:26, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_2_9 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_264)) & (_GEN_106 & _GEN_77 & _GEN_116 | dirty_2_9);	// playground/src/noop/dcache.scala:89:26, :90:26, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_2_10 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_265))
        & (_GEN_106 & _GEN_77 & _GEN_117 | dirty_2_10);	// playground/src/noop/dcache.scala:89:26, :90:26, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_2_11 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_266))
        & (_GEN_106 & _GEN_77 & _GEN_118 | dirty_2_11);	// playground/src/noop/dcache.scala:89:26, :90:26, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_2_12 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_267))
        & (_GEN_106 & _GEN_77 & _GEN_119 | dirty_2_12);	// playground/src/noop/dcache.scala:89:26, :90:26, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_2_13 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_268))
        & (_GEN_106 & _GEN_77 & _GEN_120 | dirty_2_13);	// playground/src/noop/dcache.scala:89:26, :90:26, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_2_14 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_269))
        & (_GEN_106 & _GEN_77 & _GEN_121 | dirty_2_14);	// playground/src/noop/dcache.scala:89:26, :90:26, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_2_15 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_270))
        & (_GEN_106 & _GEN_77 & (&(cur_addr[9:6])) | dirty_2_15);	// playground/src/noop/dcache.scala:89:26, :90:26, :108:30, :112:35, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_3_0 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_271))
        & (_GEN_106 & (&cur_way) & _GEN_107 | dirty_3_0);	// playground/src/noop/dcache.scala:89:26, :90:26, :144:30, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_3_1 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_272))
        & (_GEN_106 & (&cur_way) & _GEN_108 | dirty_3_1);	// playground/src/noop/dcache.scala:89:26, :90:26, :144:30, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_3_2 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_273))
        & (_GEN_106 & (&cur_way) & _GEN_109 | dirty_3_2);	// playground/src/noop/dcache.scala:89:26, :90:26, :144:30, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_3_3 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_274))
        & (_GEN_106 & (&cur_way) & _GEN_110 | dirty_3_3);	// playground/src/noop/dcache.scala:89:26, :90:26, :144:30, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_3_4 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_275))
        & (_GEN_106 & (&cur_way) & _GEN_111 | dirty_3_4);	// playground/src/noop/dcache.scala:89:26, :90:26, :144:30, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_3_5 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_276))
        & (_GEN_106 & (&cur_way) & _GEN_112 | dirty_3_5);	// playground/src/noop/dcache.scala:89:26, :90:26, :144:30, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_3_6 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_277))
        & (_GEN_106 & (&cur_way) & _GEN_113 | dirty_3_6);	// playground/src/noop/dcache.scala:89:26, :90:26, :144:30, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_3_7 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_278))
        & (_GEN_106 & (&cur_way) & _GEN_114 | dirty_3_7);	// playground/src/noop/dcache.scala:89:26, :90:26, :144:30, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_3_8 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_279))
        & (_GEN_106 & (&cur_way) & _GEN_115 | dirty_3_8);	// playground/src/noop/dcache.scala:89:26, :90:26, :144:30, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_3_9 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_280))
        & (_GEN_106 & (&cur_way) & _GEN_116 | dirty_3_9);	// playground/src/noop/dcache.scala:89:26, :90:26, :144:30, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_3_10 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_281))
        & (_GEN_106 & (&cur_way) & _GEN_117 | dirty_3_10);	// playground/src/noop/dcache.scala:89:26, :90:26, :144:30, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_3_11 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_282))
        & (_GEN_106 & (&cur_way) & _GEN_118 | dirty_3_11);	// playground/src/noop/dcache.scala:89:26, :90:26, :144:30, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_3_12 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_283))
        & (_GEN_106 & (&cur_way) & _GEN_119 | dirty_3_12);	// playground/src/noop/dcache.scala:89:26, :90:26, :144:30, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_3_13 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_284))
        & (_GEN_106 & (&cur_way) & _GEN_120 | dirty_3_13);	// playground/src/noop/dcache.scala:89:26, :90:26, :144:30, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_3_14 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_285))
        & (_GEN_106 & (&cur_way) & _GEN_121 | dirty_3_14);	// playground/src/noop/dcache.scala:89:26, :90:26, :144:30, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      dirty_3_15 <=
        (_GEN_287 | ~(_GEN_102 & _GEN_286))
        & (_GEN_106 & (&cur_way) & (&(cur_addr[9:6])) | dirty_3_15);	// playground/src/noop/dcache.scala:89:26, :90:26, :108:30, :112:35, :144:30, :183:25, :191:{14,56}, :192:34, :205:18, :268:52, :271:46, :274:51, :275:51
      if (|state) begin	// playground/src/noop/dcache.scala:152:24, :183:38
        automatic logic            _GEN_294;	// playground/src/noop/dcache.scala:236:29
        automatic logic            _GEN_295;	// playground/src/noop/dcache.scala:198:34, :243:52, :250:46, :251:32
        automatic logic [7:0][2:0] _GEN_296;	// playground/src/noop/dcache.scala:152:24, :205:18, :236:52, :243:52, :260:52, :268:52, :283:21, :286:29
        _GEN_294 = axiRaddrEn & io_dataAxi_ra_ready;	// playground/src/noop/dcache.scala:196:34, :236:29
        _GEN_295 = _GEN_100 & io_dataAxi_rd_bits_last;	// playground/src/noop/dcache.scala:198:34, :243:{29,52}, :250:46, :251:32
        wait_r <= _GEN_105 & wait_r;	// playground/src/noop/dcache.scala:95:30, :190:13, :205:18
        if (_GEN_98) begin	// playground/src/noop/dcache.scala:205:18
          offset <= 3'h0;	// playground/src/noop/dcache.scala:110:34
          axiRdataEn <= _GEN_294 | axiRdataEn;	// playground/src/noop/dcache.scala:198:34, :236:{29,52}, :239:28
        end
        else begin	// playground/src/noop/dcache.scala:205:18
          if (_GEN_99) begin	// playground/src/noop/dcache.scala:205:18
            if (_GEN_100)	// playground/src/noop/dcache.scala:243:29
              offset <= offset + 3'h1;	// playground/src/noop/dcache.scala:110:34, :227:27, :244:34
          end
          else if (_GEN_101)	// playground/src/noop/dcache.scala:205:18
            offset <= 3'h0;	// playground/src/noop/dcache.scala:110:34
          else if (_GEN_102 & _GEN_206)	// playground/src/noop/dcache.scala:110:34, :205:18, :268:{29,52}, :269:24
            offset <= offset + 3'h1;	// playground/src/noop/dcache.scala:110:34, :227:27, :269:34
          axiRdataEn <= ~(_GEN_99 & _GEN_295) & axiRdataEn;	// playground/src/noop/dcache.scala:198:34, :205:18, :243:52, :250:46, :251:32
        end
        _GEN_296 =
          {{state},
           {flush_done ? 3'h0 : 3'h3},
           {3'h0},
           {_GEN_206 & (&offset) ? 3'h0 : state},
           {_GEN_205 ? 3'h4 : state},
           {_GEN_295 ? 3'h0 : state},
           {_GEN_294 ? 3'h2 : state},
           {state}};	// playground/src/noop/dcache.scala:110:34, :137:45, :139:27, :140:28, :152:24, :198:34, :203:34, :205:18, :224:27, :236:{29,52}, :237:25, :243:52, :250:46, :251:32, :254:27, :260:{29,52}, :261:29, :268:{29,52}, :271:46, :272:27, :283:21, :286:29, :288:23, :291:23
        state <= _GEN_296[state];	// playground/src/noop/dcache.scala:152:24, :205:18, :236:52, :243:52, :260:52, :268:52, :283:21, :286:29
        axiRaddrEn <= ~(_GEN_98 & _GEN_294) & axiRaddrEn;	// playground/src/noop/dcache.scala:196:34, :205:18, :236:{29,52}, :238:28
        if (~_GEN_207) begin	// playground/src/noop/dcache.scala:202:34, :205:18
          if (_GEN_101)	// playground/src/noop/dcache.scala:205:18
            axiWaddrEn <= ~_GEN_205 & axiWaddrEn;	// playground/src/noop/dcache.scala:199:34, :260:{29,52}, :262:29
          else	// playground/src/noop/dcache.scala:205:18
            axiWaddrEn <= ~_GEN_290 & _GEN_288 & ~flush_done | axiWaddrEn;	// playground/src/noop/dcache.scala:128:19, :137:45, :140:28, :199:34, :205:18, :286:29, :292:28
        end
      end
      else begin	// playground/src/noop/dcache.scala:183:38
        automatic logic [1:0]  matchWay;	// playground/src/noop/dcache.scala:117:30
        automatic logic [3:0]  _GEN_297;	// playground/src/noop/dcache.scala:223:31
        automatic logic [3:0]  _GEN_298;	// playground/src/noop/dcache.scala:223:31
        automatic logic [3:0]  _GEN_299;	// playground/src/noop/dcache.scala:223:31
        automatic logic [3:0]  _GEN_300;	// playground/src/noop/dcache.scala:223:31
        automatic logic [3:0]  _GEN_301;	// playground/src/noop/dcache.scala:223:31
        automatic logic [3:0]  _GEN_302;	// playground/src/noop/dcache.scala:223:31
        automatic logic [3:0]  _GEN_303;	// playground/src/noop/dcache.scala:223:31
        automatic logic [3:0]  _GEN_304;	// playground/src/noop/dcache.scala:223:31
        automatic logic [3:0]  _GEN_305;	// playground/src/noop/dcache.scala:223:31
        automatic logic [3:0]  _GEN_306;	// playground/src/noop/dcache.scala:223:31
        automatic logic [3:0]  _GEN_307;	// playground/src/noop/dcache.scala:223:31
        automatic logic [3:0]  _GEN_308;	// playground/src/noop/dcache.scala:223:31
        automatic logic [3:0]  _GEN_309;	// playground/src/noop/dcache.scala:223:31
        automatic logic [3:0]  _GEN_310;	// playground/src/noop/dcache.scala:223:31
        automatic logic [3:0]  _GEN_311;	// playground/src/noop/dcache.scala:223:31
        automatic logic [3:0]  _GEN_312;	// playground/src/noop/dcache.scala:223:31
        automatic logic [15:0] _GEN_313;	// playground/src/noop/dcache.scala:223:31
        automatic logic        _GEN_314;	// playground/src/noop/dcache.scala:223:31
        matchWay = (|_cacheHit_T) ? _matchWay_T_4 : hs_in ? _matchWay_T_5 : matchWay_r;	// playground/src/noop/dcache.scala:103:52, :109:34, :116:{41,48}, :117:{30,69}, src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/chisel3/util/random/PRNG.scala:95:17
        _GEN_297 = {{dirty_3_15}, {dirty_2_15}, {dirty_1_15}, {dirty_0_15}};	// playground/src/noop/dcache.scala:90:26, :223:31
        _GEN_298 = {{dirty_3_14}, {dirty_2_14}, {dirty_1_14}, {dirty_0_14}};	// playground/src/noop/dcache.scala:90:26, :223:31
        _GEN_299 = {{dirty_3_13}, {dirty_2_13}, {dirty_1_13}, {dirty_0_13}};	// playground/src/noop/dcache.scala:90:26, :223:31
        _GEN_300 = {{dirty_3_12}, {dirty_2_12}, {dirty_1_12}, {dirty_0_12}};	// playground/src/noop/dcache.scala:90:26, :223:31
        _GEN_301 = {{dirty_3_11}, {dirty_2_11}, {dirty_1_11}, {dirty_0_11}};	// playground/src/noop/dcache.scala:90:26, :223:31
        _GEN_302 = {{dirty_3_10}, {dirty_2_10}, {dirty_1_10}, {dirty_0_10}};	// playground/src/noop/dcache.scala:90:26, :223:31
        _GEN_303 = {{dirty_3_9}, {dirty_2_9}, {dirty_1_9}, {dirty_0_9}};	// playground/src/noop/dcache.scala:90:26, :223:31
        _GEN_304 = {{dirty_3_8}, {dirty_2_8}, {dirty_1_8}, {dirty_0_8}};	// playground/src/noop/dcache.scala:90:26, :223:31
        _GEN_305 = {{dirty_3_7}, {dirty_2_7}, {dirty_1_7}, {dirty_0_7}};	// playground/src/noop/dcache.scala:90:26, :223:31
        _GEN_306 = {{dirty_3_6}, {dirty_2_6}, {dirty_1_6}, {dirty_0_6}};	// playground/src/noop/dcache.scala:90:26, :223:31
        _GEN_307 = {{dirty_3_5}, {dirty_2_5}, {dirty_1_5}, {dirty_0_5}};	// playground/src/noop/dcache.scala:90:26, :223:31
        _GEN_308 = {{dirty_3_4}, {dirty_2_4}, {dirty_1_4}, {dirty_0_4}};	// playground/src/noop/dcache.scala:90:26, :223:31
        _GEN_309 = {{dirty_3_3}, {dirty_2_3}, {dirty_1_3}, {dirty_0_3}};	// playground/src/noop/dcache.scala:90:26, :223:31
        _GEN_310 = {{dirty_3_2}, {dirty_2_2}, {dirty_1_2}, {dirty_0_2}};	// playground/src/noop/dcache.scala:90:26, :223:31
        _GEN_311 = {{dirty_3_1}, {dirty_2_1}, {dirty_1_1}, {dirty_0_1}};	// playground/src/noop/dcache.scala:90:26, :223:31
        _GEN_312 = {{dirty_3_0}, {dirty_2_0}, {dirty_1_0}, {dirty_0_0}};	// playground/src/noop/dcache.scala:90:26, :223:31
        _GEN_313 =
          {{_GEN_297[matchWay]},
           {_GEN_298[matchWay]},
           {_GEN_299[matchWay]},
           {_GEN_300[matchWay]},
           {_GEN_301[matchWay]},
           {_GEN_302[matchWay]},
           {_GEN_303[matchWay]},
           {_GEN_304[matchWay]},
           {_GEN_305[matchWay]},
           {_GEN_306[matchWay]},
           {_GEN_307[matchWay]},
           {_GEN_308[matchWay]},
           {_GEN_309[matchWay]},
           {_GEN_310[matchWay]},
           {_GEN_311[matchWay]},
           {_GEN_312[matchWay]}};	// playground/src/noop/dcache.scala:117:30, :223:31
        _GEN_314 = _GEN_313[cur_addr[9:6]];	// playground/src/noop/dcache.scala:108:30, :112:35, :223:31
        if (~_GEN_97)	// playground/src/noop/dcache.scala:189:13, :207:38, :209:42, :211:33
          wait_r <= ~(|_cacheHit_T) | (&(cur_mode[3:2]));	// playground/src/noop/dcache.scala:95:30, :116:{41,48}, :147:30, :155:31, :190:13, :211:33, :212:{34,42}, :231:25
        if (_GEN_95)	// playground/src/noop/dcache.scala:207:26
          state <= 3'h6;	// playground/src/noop/dcache.scala:139:27, :152:24
        else if (~_GEN_96) begin	// playground/src/noop/dcache.scala:209:31
          if (|_cacheHit_T) begin	// playground/src/noop/dcache.scala:116:{41,48}
            if (&(cur_mode[3:2]))	// playground/src/noop/dcache.scala:147:30, :155:31, :212:34
              state <= 3'h5;	// playground/src/noop/dcache.scala:139:27, :152:24
          end
          else	// playground/src/noop/dcache.scala:116:48
            state <= {1'h0, _GEN_314, 1'h1};	// playground/src/noop/dcache.scala:89:66, :152:24, :223:31, :224:27, :227:27, src/main/scala/chisel3/util/random/PRNG.scala:94:23
        end
        axiRaddrEn <= ~(_GEN_95 | _GEN_96 | (|_cacheHit_T) | _GEN_314) | axiRaddrEn;	// playground/src/noop/dcache.scala:116:{41,48}, :196:34, :207:{26,38}, :209:{31,42}, :211:33, :223:31, :228:32
        axiWaddrEn <= ~(_GEN_95 | _GEN_96 | (|_cacheHit_T)) & _GEN_314 | axiWaddrEn;	// playground/src/noop/dcache.scala:116:{41,48}, :199:34, :207:{26,38}, :209:{31,42}, :211:33, :223:31
      end
      valid_r <= ~(|state) & ~_GEN_97 & (|_cacheHit_T);	// playground/src/noop/dcache.scala:96:30, :101:13, :116:{41,48}, :152:24, :183:38, :189:13, :205:18, :207:38, :209:42, :211:33
      flush_r <= (_GEN_291 | ~_GEN_289) & (io_flush | flush_r);	// playground/src/noop/dcache.scala:97:30, :128:19, :129:17, :205:18, :286:29, :287:25
      if (hs_in) begin	// playground/src/noop/dcache.scala:103:52
        mode_r <= io_dcRW_dc_mode;	// playground/src/noop/dcache.scala:98:30
        wdata_r <= io_dcRW_wdata;	// playground/src/noop/dcache.scala:99:30
        amo_r <= io_dcRW_amo;	// playground/src/noop/dcache.scala:100:30
        addr_r <= io_dcRW_addr;	// playground/src/noop/dcache.scala:107:34
      end
      if (_GEN_292) begin	// playground/src/noop/dcache.scala:119:16, :205:18
        if (hs_in)	// playground/src/noop/dcache.scala:103:52
          matchWay_r <= _GEN_8;	// playground/src/noop/dcache.scala:109:34, :117:30
      end
      else	// playground/src/noop/dcache.scala:119:16, :205:18
        matchWay_r <=
          _GEN_71 | _GEN_70 | _GEN_69 | _GEN_68 | _GEN_67 | _GEN_66 | _GEN_65 | _GEN_64
          | _GEN_63 | _GEN_62 | _GEN_61 | _GEN_60 | _GEN_59 | _GEN_58 | _GEN_57 | _GEN_56
            ? 2'h3
            : _GEN_55 | _GEN_54 | _GEN_53 | _GEN_52 | _GEN_51 | _GEN_50 | _GEN_49
              | _GEN_48 | _GEN_47 | _GEN_46 | _GEN_45 | _GEN_44 | _GEN_43 | _GEN_42
              | _GEN_41 | _GEN_40
                ? 2'h2
                : {1'h0,
                   _GEN_39 | _GEN_38 | _GEN_37 | _GEN_36 | _GEN_35 | _GEN_34 | _GEN_33
                     | _GEN_32 | _GEN_31 | _GEN_30 | _GEN_29 | _GEN_28 | _GEN_27 | _GEN_26
                     | _GEN_25 | _GEN_24};	// playground/src/noop/dcache.scala:89:66, :109:34, :137:{30,45}, :138:27, :139:27
      if (_GEN_122 | ~(_GEN_99 & _GEN_100) | offset[0]) begin	// playground/src/noop/dcache.scala:110:34, :111:34, :201:37, :205:18, :243:{29,52}, :245:32
      end
      else	// playground/src/noop/dcache.scala:111:34, :205:18
        rdatabuf <= io_dataAxi_rd_bits_data;	// playground/src/noop/dcache.scala:111:34
      if (_GEN_292) begin	// playground/src/noop/dcache.scala:119:16, :205:18
        if (hs_in)	// playground/src/noop/dcache.scala:103:52
          blockIdx_r <= io_dcRW_addr[9:6];	// playground/src/noop/dcache.scala:113:34, :125:35
      end
      else	// playground/src/noop/dcache.scala:119:16, :205:18
        blockIdx_r <= flush_idx;	// playground/src/noop/dcache.scala:113:34, :137:45, :139:27
      if (~(~(|state) | _GEN_207)) begin	// playground/src/noop/dcache.scala:152:24, :183:38, :202:34, :205:18
        if (_GEN_101)	// playground/src/noop/dcache.scala:205:18
          axiWdataEn <= _GEN_205 | axiWdataEn;	// playground/src/noop/dcache.scala:202:34, :260:{29,52}, :263:29
        else if (_GEN_102)	// playground/src/noop/dcache.scala:205:18
          axiWdataEn <= ~_GEN_206;	// playground/src/noop/dcache.scala:89:66, :202:34, :267:24, :268:{29,52}, :271:46, src/main/scala/chisel3/util/random/PRNG.scala:94:23
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// playground/src/noop/dcache.scala:80:7
    `ifdef FIRRTL_BEFORE_INITIAL	// playground/src/noop/dcache.scala:80:7
      `FIRRTL_BEFORE_INITIAL	// playground/src/noop/dcache.scala:80:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// playground/src/noop/dcache.scala:80:7
      automatic logic [31:0] _RANDOM[0:53];	// playground/src/noop/dcache.scala:80:7
      `ifdef INIT_RANDOM_PROLOG_	// playground/src/noop/dcache.scala:80:7
        `INIT_RANDOM_PROLOG_	// playground/src/noop/dcache.scala:80:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// playground/src/noop/dcache.scala:80:7
        for (logic [5:0] i = 6'h0; i < 6'h36; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// playground/src/noop/dcache.scala:80:7
        end	// playground/src/noop/dcache.scala:80:7
        tag_0_0 = _RANDOM[6'h0][21:0];	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_0_1 = {_RANDOM[6'h0][31:22], _RANDOM[6'h1][11:0]};	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_0_2 = {_RANDOM[6'h1][31:12], _RANDOM[6'h2][1:0]};	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_0_3 = _RANDOM[6'h2][23:2];	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_0_4 = {_RANDOM[6'h2][31:24], _RANDOM[6'h3][13:0]};	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_0_5 = {_RANDOM[6'h3][31:14], _RANDOM[6'h4][3:0]};	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_0_6 = _RANDOM[6'h4][25:4];	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_0_7 = {_RANDOM[6'h4][31:26], _RANDOM[6'h5][15:0]};	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_0_8 = {_RANDOM[6'h5][31:16], _RANDOM[6'h6][5:0]};	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_0_9 = _RANDOM[6'h6][27:6];	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_0_10 = {_RANDOM[6'h6][31:28], _RANDOM[6'h7][17:0]};	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_0_11 = {_RANDOM[6'h7][31:18], _RANDOM[6'h8][7:0]};	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_0_12 = _RANDOM[6'h8][29:8];	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_0_13 = {_RANDOM[6'h8][31:30], _RANDOM[6'h9][19:0]};	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_0_14 = {_RANDOM[6'h9][31:20], _RANDOM[6'hA][9:0]};	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_0_15 = _RANDOM[6'hA][31:10];	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_1_0 = _RANDOM[6'hB][21:0];	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_1_1 = {_RANDOM[6'hB][31:22], _RANDOM[6'hC][11:0]};	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_1_2 = {_RANDOM[6'hC][31:12], _RANDOM[6'hD][1:0]};	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_1_3 = _RANDOM[6'hD][23:2];	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_1_4 = {_RANDOM[6'hD][31:24], _RANDOM[6'hE][13:0]};	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_1_5 = {_RANDOM[6'hE][31:14], _RANDOM[6'hF][3:0]};	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_1_6 = _RANDOM[6'hF][25:4];	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_1_7 = {_RANDOM[6'hF][31:26], _RANDOM[6'h10][15:0]};	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_1_8 = {_RANDOM[6'h10][31:16], _RANDOM[6'h11][5:0]};	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_1_9 = _RANDOM[6'h11][27:6];	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_1_10 = {_RANDOM[6'h11][31:28], _RANDOM[6'h12][17:0]};	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_1_11 = {_RANDOM[6'h12][31:18], _RANDOM[6'h13][7:0]};	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_1_12 = _RANDOM[6'h13][29:8];	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_1_13 = {_RANDOM[6'h13][31:30], _RANDOM[6'h14][19:0]};	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_1_14 = {_RANDOM[6'h14][31:20], _RANDOM[6'h15][9:0]};	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_1_15 = _RANDOM[6'h15][31:10];	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_2_0 = _RANDOM[6'h16][21:0];	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_2_1 = {_RANDOM[6'h16][31:22], _RANDOM[6'h17][11:0]};	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_2_2 = {_RANDOM[6'h17][31:12], _RANDOM[6'h18][1:0]};	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_2_3 = _RANDOM[6'h18][23:2];	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_2_4 = {_RANDOM[6'h18][31:24], _RANDOM[6'h19][13:0]};	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_2_5 = {_RANDOM[6'h19][31:14], _RANDOM[6'h1A][3:0]};	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_2_6 = _RANDOM[6'h1A][25:4];	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_2_7 = {_RANDOM[6'h1A][31:26], _RANDOM[6'h1B][15:0]};	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_2_8 = {_RANDOM[6'h1B][31:16], _RANDOM[6'h1C][5:0]};	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_2_9 = _RANDOM[6'h1C][27:6];	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_2_10 = {_RANDOM[6'h1C][31:28], _RANDOM[6'h1D][17:0]};	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_2_11 = {_RANDOM[6'h1D][31:18], _RANDOM[6'h1E][7:0]};	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_2_12 = _RANDOM[6'h1E][29:8];	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_2_13 = {_RANDOM[6'h1E][31:30], _RANDOM[6'h1F][19:0]};	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_2_14 = {_RANDOM[6'h1F][31:20], _RANDOM[6'h20][9:0]};	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_2_15 = _RANDOM[6'h20][31:10];	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_3_0 = _RANDOM[6'h21][21:0];	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_3_1 = {_RANDOM[6'h21][31:22], _RANDOM[6'h22][11:0]};	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_3_2 = {_RANDOM[6'h22][31:12], _RANDOM[6'h23][1:0]};	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_3_3 = _RANDOM[6'h23][23:2];	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_3_4 = {_RANDOM[6'h23][31:24], _RANDOM[6'h24][13:0]};	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_3_5 = {_RANDOM[6'h24][31:14], _RANDOM[6'h25][3:0]};	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_3_6 = _RANDOM[6'h25][25:4];	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_3_7 = {_RANDOM[6'h25][31:26], _RANDOM[6'h26][15:0]};	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_3_8 = {_RANDOM[6'h26][31:16], _RANDOM[6'h27][5:0]};	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_3_9 = _RANDOM[6'h27][27:6];	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_3_10 = {_RANDOM[6'h27][31:28], _RANDOM[6'h28][17:0]};	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_3_11 = {_RANDOM[6'h28][31:18], _RANDOM[6'h29][7:0]};	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_3_12 = _RANDOM[6'h29][29:8];	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_3_13 = {_RANDOM[6'h29][31:30], _RANDOM[6'h2A][19:0]};	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_3_14 = {_RANDOM[6'h2A][31:20], _RANDOM[6'h2B][9:0]};	// playground/src/noop/dcache.scala:80:7, :88:26
        tag_3_15 = _RANDOM[6'h2B][31:10];	// playground/src/noop/dcache.scala:80:7, :88:26
        valid_0_0 = _RANDOM[6'h2C][0];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_0_1 = _RANDOM[6'h2C][1];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_0_2 = _RANDOM[6'h2C][2];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_0_3 = _RANDOM[6'h2C][3];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_0_4 = _RANDOM[6'h2C][4];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_0_5 = _RANDOM[6'h2C][5];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_0_6 = _RANDOM[6'h2C][6];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_0_7 = _RANDOM[6'h2C][7];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_0_8 = _RANDOM[6'h2C][8];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_0_9 = _RANDOM[6'h2C][9];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_0_10 = _RANDOM[6'h2C][10];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_0_11 = _RANDOM[6'h2C][11];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_0_12 = _RANDOM[6'h2C][12];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_0_13 = _RANDOM[6'h2C][13];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_0_14 = _RANDOM[6'h2C][14];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_0_15 = _RANDOM[6'h2C][15];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_1_0 = _RANDOM[6'h2C][16];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_1_1 = _RANDOM[6'h2C][17];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_1_2 = _RANDOM[6'h2C][18];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_1_3 = _RANDOM[6'h2C][19];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_1_4 = _RANDOM[6'h2C][20];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_1_5 = _RANDOM[6'h2C][21];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_1_6 = _RANDOM[6'h2C][22];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_1_7 = _RANDOM[6'h2C][23];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_1_8 = _RANDOM[6'h2C][24];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_1_9 = _RANDOM[6'h2C][25];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_1_10 = _RANDOM[6'h2C][26];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_1_11 = _RANDOM[6'h2C][27];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_1_12 = _RANDOM[6'h2C][28];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_1_13 = _RANDOM[6'h2C][29];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_1_14 = _RANDOM[6'h2C][30];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_1_15 = _RANDOM[6'h2C][31];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_2_0 = _RANDOM[6'h2D][0];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_2_1 = _RANDOM[6'h2D][1];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_2_2 = _RANDOM[6'h2D][2];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_2_3 = _RANDOM[6'h2D][3];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_2_4 = _RANDOM[6'h2D][4];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_2_5 = _RANDOM[6'h2D][5];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_2_6 = _RANDOM[6'h2D][6];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_2_7 = _RANDOM[6'h2D][7];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_2_8 = _RANDOM[6'h2D][8];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_2_9 = _RANDOM[6'h2D][9];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_2_10 = _RANDOM[6'h2D][10];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_2_11 = _RANDOM[6'h2D][11];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_2_12 = _RANDOM[6'h2D][12];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_2_13 = _RANDOM[6'h2D][13];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_2_14 = _RANDOM[6'h2D][14];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_2_15 = _RANDOM[6'h2D][15];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_3_0 = _RANDOM[6'h2D][16];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_3_1 = _RANDOM[6'h2D][17];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_3_2 = _RANDOM[6'h2D][18];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_3_3 = _RANDOM[6'h2D][19];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_3_4 = _RANDOM[6'h2D][20];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_3_5 = _RANDOM[6'h2D][21];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_3_6 = _RANDOM[6'h2D][22];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_3_7 = _RANDOM[6'h2D][23];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_3_8 = _RANDOM[6'h2D][24];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_3_9 = _RANDOM[6'h2D][25];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_3_10 = _RANDOM[6'h2D][26];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_3_11 = _RANDOM[6'h2D][27];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_3_12 = _RANDOM[6'h2D][28];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_3_13 = _RANDOM[6'h2D][29];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_3_14 = _RANDOM[6'h2D][30];	// playground/src/noop/dcache.scala:80:7, :89:26
        valid_3_15 = _RANDOM[6'h2D][31];	// playground/src/noop/dcache.scala:80:7, :89:26
        dirty_0_0 = _RANDOM[6'h2E][0];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_0_1 = _RANDOM[6'h2E][1];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_0_2 = _RANDOM[6'h2E][2];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_0_3 = _RANDOM[6'h2E][3];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_0_4 = _RANDOM[6'h2E][4];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_0_5 = _RANDOM[6'h2E][5];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_0_6 = _RANDOM[6'h2E][6];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_0_7 = _RANDOM[6'h2E][7];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_0_8 = _RANDOM[6'h2E][8];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_0_9 = _RANDOM[6'h2E][9];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_0_10 = _RANDOM[6'h2E][10];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_0_11 = _RANDOM[6'h2E][11];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_0_12 = _RANDOM[6'h2E][12];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_0_13 = _RANDOM[6'h2E][13];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_0_14 = _RANDOM[6'h2E][14];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_0_15 = _RANDOM[6'h2E][15];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_1_0 = _RANDOM[6'h2E][16];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_1_1 = _RANDOM[6'h2E][17];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_1_2 = _RANDOM[6'h2E][18];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_1_3 = _RANDOM[6'h2E][19];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_1_4 = _RANDOM[6'h2E][20];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_1_5 = _RANDOM[6'h2E][21];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_1_6 = _RANDOM[6'h2E][22];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_1_7 = _RANDOM[6'h2E][23];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_1_8 = _RANDOM[6'h2E][24];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_1_9 = _RANDOM[6'h2E][25];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_1_10 = _RANDOM[6'h2E][26];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_1_11 = _RANDOM[6'h2E][27];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_1_12 = _RANDOM[6'h2E][28];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_1_13 = _RANDOM[6'h2E][29];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_1_14 = _RANDOM[6'h2E][30];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_1_15 = _RANDOM[6'h2E][31];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_2_0 = _RANDOM[6'h2F][0];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_2_1 = _RANDOM[6'h2F][1];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_2_2 = _RANDOM[6'h2F][2];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_2_3 = _RANDOM[6'h2F][3];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_2_4 = _RANDOM[6'h2F][4];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_2_5 = _RANDOM[6'h2F][5];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_2_6 = _RANDOM[6'h2F][6];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_2_7 = _RANDOM[6'h2F][7];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_2_8 = _RANDOM[6'h2F][8];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_2_9 = _RANDOM[6'h2F][9];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_2_10 = _RANDOM[6'h2F][10];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_2_11 = _RANDOM[6'h2F][11];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_2_12 = _RANDOM[6'h2F][12];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_2_13 = _RANDOM[6'h2F][13];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_2_14 = _RANDOM[6'h2F][14];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_2_15 = _RANDOM[6'h2F][15];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_3_0 = _RANDOM[6'h2F][16];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_3_1 = _RANDOM[6'h2F][17];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_3_2 = _RANDOM[6'h2F][18];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_3_3 = _RANDOM[6'h2F][19];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_3_4 = _RANDOM[6'h2F][20];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_3_5 = _RANDOM[6'h2F][21];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_3_6 = _RANDOM[6'h2F][22];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_3_7 = _RANDOM[6'h2F][23];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_3_8 = _RANDOM[6'h2F][24];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_3_9 = _RANDOM[6'h2F][25];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_3_10 = _RANDOM[6'h2F][26];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_3_11 = _RANDOM[6'h2F][27];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_3_12 = _RANDOM[6'h2F][28];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_3_13 = _RANDOM[6'h2F][29];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_3_14 = _RANDOM[6'h2F][30];	// playground/src/noop/dcache.scala:80:7, :90:26
        dirty_3_15 = _RANDOM[6'h2F][31];	// playground/src/noop/dcache.scala:80:7, :90:26
        wait_r = _RANDOM[6'h30][0];	// playground/src/noop/dcache.scala:80:7, :95:30
        valid_r = _RANDOM[6'h30][1];	// playground/src/noop/dcache.scala:80:7, :95:30, :96:30
        flush_r = _RANDOM[6'h30][2];	// playground/src/noop/dcache.scala:80:7, :95:30, :97:30
        mode_r = _RANDOM[6'h30][7:3];	// playground/src/noop/dcache.scala:80:7, :95:30, :98:30
        wdata_r = {_RANDOM[6'h30][31:8], _RANDOM[6'h31], _RANDOM[6'h32][7:0]};	// playground/src/noop/dcache.scala:80:7, :95:30, :99:30
        amo_r = _RANDOM[6'h32][12:8];	// playground/src/noop/dcache.scala:80:7, :99:30, :100:30
        addr_r = {_RANDOM[6'h32][31:13], _RANDOM[6'h33][12:0]};	// playground/src/noop/dcache.scala:80:7, :99:30, :107:34
        matchWay_r = _RANDOM[6'h33][14:13];	// playground/src/noop/dcache.scala:80:7, :107:34, :109:34
        offset = _RANDOM[6'h33][17:15];	// playground/src/noop/dcache.scala:80:7, :107:34, :110:34
        rdatabuf = {_RANDOM[6'h33][31:18], _RANDOM[6'h34], _RANDOM[6'h35][17:0]};	// playground/src/noop/dcache.scala:80:7, :107:34, :111:34
        blockIdx_r = _RANDOM[6'h35][21:18];	// playground/src/noop/dcache.scala:80:7, :111:34, :113:34
        state = _RANDOM[6'h35][24:22];	// playground/src/noop/dcache.scala:80:7, :111:34, :152:24
        axiRaddrEn = _RANDOM[6'h35][25];	// playground/src/noop/dcache.scala:80:7, :111:34, :196:34
        axiRdataEn = _RANDOM[6'h35][26];	// playground/src/noop/dcache.scala:80:7, :111:34, :198:34
        axiWaddrEn = _RANDOM[6'h35][27];	// playground/src/noop/dcache.scala:80:7, :111:34, :199:34
        axiWdataEn = _RANDOM[6'h35][28];	// playground/src/noop/dcache.scala:80:7, :111:34, :202:34
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// playground/src/noop/dcache.scala:80:7
      `FIRRTL_AFTER_INITIAL	// playground/src/noop/dcache.scala:80:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Ram_bw Ram_bw (	// playground/src/noop/dcache.scala:91:57
    .clock    (clock),
    .reset    (reset),
    .io_cen   (_GEN_75 & _data_cen_T_1),	// playground/src/noop/dcache.scala:183:25, :184:{25,44}, playground/src/ram/ram.scala:41:17
    .io_wen   (_GEN_75 & wen),	// playground/src/noop/dcache.scala:183:25, :185:25, :205:18, :207:38, playground/src/ram/ram.scala:42:17
    .io_addr  (_GEN_75 ? _data_addr_T_3 : 6'h0),	// playground/src/noop/dcache.scala:80:7, :183:{25,31}, playground/src/ram/ram.scala:43:17
    .io_rdata (_Ram_bw_io_rdata),
    .io_wdata (_GEN_75 ? _data_wdata_T_4 : 128'h0),	// playground/src/noop/dcache.scala:183:25, :186:{25,31}, :190:20, playground/src/ram/ram.scala:44:17
    .io_mask  (_GEN_75 ? mask : 128'h0)	// playground/src/noop/dcache.scala:183:25, :188:25, :190:20, :205:18, :207:38, playground/src/ram/ram.scala:45:17
  );
  Ram_bw Ram_bw_1 (	// playground/src/noop/dcache.scala:91:57
    .clock    (clock),
    .reset    (reset),
    .io_cen   (_GEN_76 & _data_cen_T_1),	// playground/src/noop/dcache.scala:183:25, :184:{25,44}, playground/src/ram/ram.scala:41:17
    .io_wen   (_GEN_76 & wen),	// playground/src/noop/dcache.scala:183:25, :185:25, :205:18, :207:38, playground/src/ram/ram.scala:42:17
    .io_addr  (_GEN_76 ? _data_addr_T_3 : 6'h0),	// playground/src/noop/dcache.scala:80:7, :183:{25,31}, playground/src/ram/ram.scala:43:17
    .io_rdata (_Ram_bw_1_io_rdata),
    .io_wdata (_GEN_76 ? _data_wdata_T_4 : 128'h0),	// playground/src/noop/dcache.scala:183:25, :186:{25,31}, :190:20, playground/src/ram/ram.scala:44:17
    .io_mask  (_GEN_76 ? mask : 128'h0)	// playground/src/noop/dcache.scala:183:25, :188:25, :190:20, :205:18, :207:38, playground/src/ram/ram.scala:45:17
  );
  Ram_bw Ram_bw_2 (	// playground/src/noop/dcache.scala:91:57
    .clock    (clock),
    .reset    (reset),
    .io_cen   (_GEN_77 & _data_cen_T_1),	// playground/src/noop/dcache.scala:183:25, :184:{25,44}, playground/src/ram/ram.scala:41:17
    .io_wen   (_GEN_77 & wen),	// playground/src/noop/dcache.scala:183:25, :185:25, :205:18, :207:38, playground/src/ram/ram.scala:42:17
    .io_addr  (_GEN_77 ? _data_addr_T_3 : 6'h0),	// playground/src/noop/dcache.scala:80:7, :183:{25,31}, playground/src/ram/ram.scala:43:17
    .io_rdata (_Ram_bw_2_io_rdata),
    .io_wdata (_GEN_77 ? _data_wdata_T_4 : 128'h0),	// playground/src/noop/dcache.scala:183:25, :186:{25,31}, :190:20, playground/src/ram/ram.scala:44:17
    .io_mask  (_GEN_77 ? mask : 128'h0)	// playground/src/noop/dcache.scala:183:25, :188:25, :190:20, :205:18, :207:38, playground/src/ram/ram.scala:45:17
  );
  Ram_bw Ram_bw_3 (	// playground/src/noop/dcache.scala:91:57
    .clock    (clock),
    .reset    (reset),
    .io_cen   ((&cur_way) & _data_cen_T_1),	// playground/src/noop/dcache.scala:144:30, :183:25, :184:{25,44}, playground/src/ram/ram.scala:41:17
    .io_wen   ((&cur_way) & wen),	// playground/src/noop/dcache.scala:144:30, :183:25, :185:25, :205:18, :207:38, playground/src/ram/ram.scala:42:17
    .io_addr  ((&cur_way) ? _data_addr_T_3 : 6'h0),	// playground/src/noop/dcache.scala:80:7, :144:30, :183:{25,31}, playground/src/ram/ram.scala:43:17
    .io_rdata (_Ram_bw_3_io_rdata),
    .io_wdata ((&cur_way) ? _data_wdata_T_4 : 128'h0),	// playground/src/noop/dcache.scala:144:30, :183:25, :186:{25,31}, :190:20, playground/src/ram/ram.scala:44:17
    .io_mask  ((&cur_way) ? mask : 128'h0)	// playground/src/noop/dcache.scala:144:30, :183:25, :188:25, :190:20, :205:18, :207:38, playground/src/ram/ram.scala:45:17
  );
  MaxPeriodFibonacciLFSR matchWay_prng (	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
    .clock    (clock),
    .reset    (reset),
    .io_out_0 (_matchWay_prng_io_out_0),
    .io_out_1 (_matchWay_prng_io_out_1)
  );
  assign io_dataAxi_wa_valid = axiWaddrEn;	// playground/src/noop/dcache.scala:80:7, :199:34
  assign io_dataAxi_wa_bits_addr = {_GEN_94[blockIdx_r], blockIdx_r, 6'h0};	// playground/src/noop/dcache.scala:80:7, :113:34, :200:30
  assign io_dataAxi_wd_valid = axiWdataEn;	// playground/src/noop/dcache.scala:80:7, :202:34
  assign io_dataAxi_wd_bits_data = offset[0] ? _GEN_73[127:64] : _GEN_73[63:0];	// playground/src/noop/dcache.scala:80:7, :110:34, :153:42, :201:{30,37,64,96}
  assign io_dataAxi_wd_bits_last = &offset;	// playground/src/noop/dcache.scala:80:7, :110:34, :203:34
  assign io_dataAxi_ra_valid = axiRaddrEn;	// playground/src/noop/dcache.scala:80:7, :196:34
  assign io_dataAxi_ra_bits_addr = cur_addr & 32'hFFFFFFC0;	// playground/src/noop/dcache.scala:80:7, :108:30, :197:36
  assign io_dcRW_rdata =
    mode_r == 5'hF
      ? rdata64[63:0]
      : mode_r == 5'hE
          ? {{32{rdata64[31]}}, rdata64[31:0]}
          : mode_r == 5'h7
              ? rdata64[63:0]
              : mode_r == 5'h16
                  ? {32'h0, rdata64[31:0]}
                  : mode_r == 5'h6
                      ? {{32{rdata64[31]}}, rdata64[31:0]}
                      : mode_r == 5'h15
                          ? {48'h0, rdata64[15:0]}
                          : mode_r == 5'h5
                              ? {{48{rdata64[15]}}, rdata64[15:0]}
                              : mode_r == 5'h14
                                  ? {56'h0, rdata64[7:0]}
                                  : mode_r == 5'h4
                                      ? {{56{rdata64[7]}}, rdata64[7:0]}
                                      : 64'h0;	// playground/src/noop/common.scala:295:29, :296:{28,33,57,70}, :298:{28,33,58,72}, :300:{28,33,58,72}, :303:33, playground/src/noop/dcache.scala:80:7, :98:30, :99:30, :107:34, :153:42
  assign io_dcRW_rvalid = valid_r;	// playground/src/noop/dcache.scala:80:7, :96:30
  assign io_dcRW_ready = io_dcRW_ready_0;	// playground/src/noop/dcache.scala:80:7, :104:31
  assign io_flush_out = flush_r;	// playground/src/noop/dcache.scala:80:7, :97:30
endmodule

module ToAXI(	// playground/src/axi/toaxi.scala:60:7
  input         clock,	// playground/src/axi/toaxi.scala:60:7
                reset,	// playground/src/axi/toaxi.scala:60:7
  input  [31:0] io_dataIO_addr,	// playground/src/axi/toaxi.scala:61:16
  output [63:0] io_dataIO_rdata,	// playground/src/axi/toaxi.scala:61:16
  output        io_dataIO_rvalid,	// playground/src/axi/toaxi.scala:61:16
  input  [63:0] io_dataIO_wdata,	// playground/src/axi/toaxi.scala:61:16
  input  [4:0]  io_dataIO_dc_mode,	// playground/src/axi/toaxi.scala:61:16
  output        io_dataIO_ready,	// playground/src/axi/toaxi.scala:61:16
  input         io_outAxi_wa_ready,	// playground/src/axi/toaxi.scala:61:16
  output        io_outAxi_wa_valid,	// playground/src/axi/toaxi.scala:61:16
  output [3:0]  io_outAxi_wa_bits_id,	// playground/src/axi/toaxi.scala:61:16
  output [31:0] io_outAxi_wa_bits_addr,	// playground/src/axi/toaxi.scala:61:16
  output [7:0]  io_outAxi_wa_bits_len,	// playground/src/axi/toaxi.scala:61:16
  output [2:0]  io_outAxi_wa_bits_size,	// playground/src/axi/toaxi.scala:61:16
  output [1:0]  io_outAxi_wa_bits_burst,	// playground/src/axi/toaxi.scala:61:16
  input         io_outAxi_wd_ready,	// playground/src/axi/toaxi.scala:61:16
  output        io_outAxi_wd_valid,	// playground/src/axi/toaxi.scala:61:16
  output [63:0] io_outAxi_wd_bits_data,	// playground/src/axi/toaxi.scala:61:16
  output [7:0]  io_outAxi_wd_bits_strb,	// playground/src/axi/toaxi.scala:61:16
  output        io_outAxi_wd_bits_last,	// playground/src/axi/toaxi.scala:61:16
                io_outAxi_wr_ready,	// playground/src/axi/toaxi.scala:61:16
  input         io_outAxi_wr_valid,	// playground/src/axi/toaxi.scala:61:16
  input  [3:0]  io_outAxi_wr_bits_id,	// playground/src/axi/toaxi.scala:61:16
  input  [1:0]  io_outAxi_wr_bits_resp,	// playground/src/axi/toaxi.scala:61:16
  input         io_outAxi_ra_ready,	// playground/src/axi/toaxi.scala:61:16
  output        io_outAxi_ra_valid,	// playground/src/axi/toaxi.scala:61:16
  output [3:0]  io_outAxi_ra_bits_id,	// playground/src/axi/toaxi.scala:61:16
  output [31:0] io_outAxi_ra_bits_addr,	// playground/src/axi/toaxi.scala:61:16
  output [7:0]  io_outAxi_ra_bits_len,	// playground/src/axi/toaxi.scala:61:16
  output [2:0]  io_outAxi_ra_bits_size,	// playground/src/axi/toaxi.scala:61:16
  output [1:0]  io_outAxi_ra_bits_burst,	// playground/src/axi/toaxi.scala:61:16
  output        io_outAxi_rd_ready,	// playground/src/axi/toaxi.scala:61:16
  input         io_outAxi_rd_valid,	// playground/src/axi/toaxi.scala:61:16
  input  [3:0]  io_outAxi_rd_bits_id,	// playground/src/axi/toaxi.scala:61:16
  input  [63:0] io_outAxi_rd_bits_data,	// playground/src/axi/toaxi.scala:61:16
  input  [1:0]  io_outAxi_rd_bits_resp,	// playground/src/axi/toaxi.scala:61:16
  input         io_outAxi_rd_bits_last	// playground/src/axi/toaxi.scala:61:16
);

  reg        waddrEn;	// playground/src/axi/toaxi.scala:66:26
  reg [31:0] waddr;	// playground/src/axi/toaxi.scala:67:26
  reg [2:0]  wsize;	// playground/src/axi/toaxi.scala:68:26
  reg        wdataEn;	// playground/src/axi/toaxi.scala:71:26
  reg [63:0] wdata;	// playground/src/axi/toaxi.scala:72:26
  reg [7:0]  wstrb;	// playground/src/axi/toaxi.scala:73:26
  reg [2:0]  rsize;	// playground/src/axi/toaxi.scala:75:26
  reg        raddrEn;	// playground/src/axi/toaxi.scala:76:26
  reg [31:0] raddr;	// playground/src/axi/toaxi.scala:77:26
  reg        rdataEn;	// playground/src/axi/toaxi.scala:78:26
  reg [63:0] rdata;	// playground/src/axi/toaxi.scala:79:26
  reg [31:0] pre_addr;	// playground/src/axi/toaxi.scala:81:27
  reg [4:0]  mode;	// playground/src/axi/toaxi.scala:85:23
  reg [2:0]  state;	// playground/src/axi/toaxi.scala:92:25
  reg [63:0] out_rdata;	// playground/src/axi/toaxi.scala:208:28
  reg        out_valid;	// playground/src/axi/toaxi.scala:209:28
  always @(posedge clock) begin	// playground/src/axi/toaxi.scala:60:7
    if (reset) begin	// playground/src/axi/toaxi.scala:60:7
      waddrEn <= 1'h0;	// playground/src/axi/toaxi.scala:66:26
      waddr <= 32'h0;	// playground/src/axi/toaxi.scala:67:26
      wsize <= 3'h0;	// playground/src/axi/toaxi.scala:68:26
      wdataEn <= 1'h0;	// playground/src/axi/toaxi.scala:66:26, :71:26
      wdata <= 64'h0;	// playground/src/axi/toaxi.scala:72:26, :168:29
      wstrb <= 8'h0;	// playground/src/axi/toaxi.scala:69:26, :73:26
      rsize <= 3'h0;	// playground/src/axi/toaxi.scala:68:26, :75:26
      raddrEn <= 1'h0;	// playground/src/axi/toaxi.scala:66:26, :76:26
      raddr <= 32'h0;	// playground/src/axi/toaxi.scala:67:26, :77:26
      rdataEn <= 1'h0;	// playground/src/axi/toaxi.scala:66:26, :78:26
      rdata <= 64'h0;	// playground/src/axi/toaxi.scala:79:26, :168:29
      pre_addr <= 32'h0;	// playground/src/axi/toaxi.scala:67:26, :81:27
      mode <= 5'h0;	// playground/src/axi/toaxi.scala:85:23
      state <= 3'h0;	// playground/src/axi/toaxi.scala:68:26, :92:25
      out_rdata <= 64'h0;	// playground/src/axi/toaxi.scala:168:29, :208:28
      out_valid <= 1'h0;	// playground/src/axi/toaxi.scala:66:26, :209:28
    end
    else begin	// playground/src/axi/toaxi.scala:60:7
      automatic logic _GEN;	// playground/src/axi/toaxi.scala:95:18
      automatic logic _GEN_0;	// playground/src/axi/toaxi.scala:95:18
      automatic logic _GEN_1;	// playground/src/axi/toaxi.scala:95:18
      automatic logic _GEN_2;	// playground/src/axi/toaxi.scala:95:18
      automatic logic _GEN_3;	// playground/src/axi/toaxi.scala:95:18
      automatic logic _GEN_4;	// playground/src/axi/toaxi.scala:166:26
      automatic logic _GEN_5;	// playground/src/axi/toaxi.scala:79:26, :95:18
      _GEN = state == 3'h1;	// playground/src/axi/toaxi.scala:92:25, :95:18, :102:25
      _GEN_0 = state == 3'h2;	// playground/src/axi/toaxi.scala:92:25, :95:18, src/main/scala/chisel3/util/Lookup.scala:34:39
      _GEN_1 = state == 3'h3;	// playground/src/axi/toaxi.scala:92:25, :95:18, src/main/scala/chisel3/util/Lookup.scala:34:39
      _GEN_2 = state == 3'h4;	// playground/src/axi/toaxi.scala:92:25, :95:18, :117:23
      _GEN_3 = state == 3'h5;	// playground/src/axi/toaxi.scala:92:25, :95:18, :160:25
      _GEN_4 = rdataEn & io_outAxi_rd_valid;	// playground/src/axi/toaxi.scala:78:26, :166:26
      _GEN_5 = ~(|state) | _GEN | _GEN_0 | _GEN_1 | _GEN_2;	// playground/src/axi/toaxi.scala:79:26, :92:25, :95:18
      if (|state) begin	// playground/src/axi/toaxi.scala:92:25, :95:18
        automatic logic            _GEN_6;	// playground/src/axi/toaxi.scala:136:26
        automatic logic            _GEN_7;	// playground/src/axi/toaxi.scala:157:26
        automatic logic [7:0][2:0] _GEN_8;	// playground/src/axi/toaxi.scala:92:25, :95:18, :136:48, :144:37, :153:21, :157:48, :166:48, :203:19
        _GEN_6 = waddrEn & io_outAxi_wa_ready;	// playground/src/axi/toaxi.scala:66:26, :136:26
        _GEN_7 = raddrEn & io_outAxi_ra_ready;	// playground/src/axi/toaxi.scala:76:26, :157:26
        waddrEn <= ~(_GEN & _GEN_6) & waddrEn;	// playground/src/axi/toaxi.scala:66:26, :95:18, :136:{26,48}, :137:25
        raddrEn <= (_GEN | _GEN_0 | _GEN_1 | ~(_GEN_2 & _GEN_7)) & raddrEn;	// playground/src/axi/toaxi.scala:76:26, :95:18, :157:{26,48}, :158:25
        _GEN_8 =
          {{state},
           {3'h0},
           {_GEN_4 ? 3'h6 : state},
           {_GEN_7 ? 3'h5 : state},
           {3'h0},
           {io_outAxi_wd_ready ? 3'h3 : state},
           {_GEN_6 ? 3'h2 : state},
           {state}};	// playground/src/axi/toaxi.scala:68:26, :92:25, :95:18, :136:{26,48}, :139:25, :144:37, :146:28, :153:21, :157:{26,48}, :160:25, :166:{26,48}, :199:25, :203:19, src/main/scala/chisel3/util/Lookup.scala:34:39
        state <= _GEN_8[state];	// playground/src/axi/toaxi.scala:92:25, :95:18, :136:48, :144:37, :153:21, :157:48, :166:48, :203:19
      end
      else begin	// playground/src/axi/toaxi.scala:95:18
        waddrEn <= io_dataIO_dc_mode[3] | waddrEn;	// playground/src/axi/toaxi.scala:66:26, :101:{25,37}, :105:25
        raddrEn <= ~(io_dataIO_dc_mode[3]) & io_dataIO_dc_mode[2] | raddrEn;	// playground/src/axi/toaxi.scala:76:26, :101:{25,37}, :116:{31,43}
        mode <= io_dataIO_dc_mode;	// playground/src/axi/toaxi.scala:85:23
        if (io_dataIO_dc_mode[3])	// playground/src/axi/toaxi.scala:101:25
          state <= 3'h1;	// playground/src/axi/toaxi.scala:92:25, :102:25
        else if (io_dataIO_dc_mode[2])	// playground/src/axi/toaxi.scala:116:31
          state <= 3'h4;	// playground/src/axi/toaxi.scala:92:25, :117:23
      end
      if (~(|state) & io_dataIO_dc_mode[3]) begin	// playground/src/axi/toaxi.scala:67:26, :92:25, :95:18, :101:{25,37}, :103:25
        automatic logic         _wtype_T_1 = io_dataIO_dc_mode == 5'h8;	// src/main/scala/chisel3/util/Lookup.scala:31:38
        automatic logic         _wtype_T_3 = io_dataIO_dc_mode == 5'h9;	// src/main/scala/chisel3/util/Lookup.scala:31:38
        automatic logic         _wtype_T_5 = io_dataIO_dc_mode == 5'hA;	// src/main/scala/chisel3/util/Lookup.scala:31:38
        automatic logic         _wtype_T_7 = io_dataIO_dc_mode == 5'hB;	// src/main/scala/chisel3/util/Lookup.scala:31:38
        automatic logic [190:0] _wdata_T_2 =
          {127'h0, io_dataIO_wdata} << {185'h0, io_dataIO_addr[2:0], 3'h0};	// playground/src/axi/toaxi.scala:68:26, :113:47, :114:38
        automatic logic [14:0]  _wstrb_T_1 =
          {7'h0,
           _wtype_T_1 ? 8'h1 : _wtype_T_3 ? 8'h3 : _wtype_T_5 ? 8'hF : {8{_wtype_T_7}}}
          << io_dataIO_addr[2:0];	// playground/src/axi/toaxi.scala:113:{37,47}, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
        waddr <= io_dataIO_addr;	// playground/src/axi/toaxi.scala:67:26
        wsize <=
          _wtype_T_1
            ? 3'h0
            : _wtype_T_3 ? 3'h1 : _wtype_T_5 ? 3'h2 : _wtype_T_7 ? 3'h3 : 3'h0;	// playground/src/axi/toaxi.scala:68:26, :102:25, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
        wdata <= _wdata_T_2[63:0];	// playground/src/axi/toaxi.scala:72:26, :114:{38,61}
        wstrb <= _wstrb_T_1[7:0];	// playground/src/axi/toaxi.scala:73:26, :113:{25,37}
      end
      if (~(~(|state) | _GEN))	// playground/src/axi/toaxi.scala:71:26, :92:25, :95:18
        wdataEn <= _GEN_0 | ~_GEN_1 & wdataEn;	// playground/src/axi/toaxi.scala:71:26, :95:18, :143:21, :152:21
      if ((|state) | io_dataIO_dc_mode[3] | ~(io_dataIO_dc_mode[2])) begin	// playground/src/axi/toaxi.scala:75:26, :77:26, :92:25, :95:18, :101:{25,37}, :116:{31,43}
      end
      else begin	// playground/src/axi/toaxi.scala:77:26, :95:18, :101:37
        rsize <=
          io_dataIO_dc_mode == 5'h7
            ? 3'h3
            : io_dataIO_dc_mode == 5'h16 | io_dataIO_dc_mode == 5'h6
                ? 3'h2
                : {2'h0, io_dataIO_dc_mode == 5'h15 | io_dataIO_dc_mode == 5'h5};	// playground/src/axi/toaxi.scala:75:26, :118:49, src/main/scala/chisel3/util/Lookup.scala:34:39
        raddr <= io_dataIO_addr;	// playground/src/axi/toaxi.scala:77:26
      end
      if (_GEN_5 | ~_GEN_3) begin	// playground/src/axi/toaxi.scala:78:26, :79:26, :95:18
      end
      else	// playground/src/axi/toaxi.scala:78:26, :95:18
        rdataEn <= ~_GEN_4;	// playground/src/axi/toaxi.scala:66:26, :78:26, :99:33, :164:21, :166:{26,48}, :198:25
      if (_GEN_5 | ~(_GEN_3 & _GEN_4)) begin	// playground/src/axi/toaxi.scala:79:26, :95:18, :166:{26,48}, :170:29
      end
      else begin	// playground/src/axi/toaxi.scala:79:26, :95:18
        automatic logic        _GEN_9;	// playground/src/axi/toaxi.scala:170:29
        automatic logic [63:0] _GEN_10;	// playground/src/axi/toaxi.scala:172:64
        automatic logic [63:0] _tem_rdata_T_1;	// playground/src/axi/toaxi.scala:172:64
        automatic logic [63:0] _GEN_11;	// playground/src/axi/toaxi.scala:172:37
        _GEN_9 = mode == 5'h4;	// playground/src/axi/toaxi.scala:85:23, :118:49, :170:29
        _GEN_10 = {58'h0, pre_addr[2:0], 3'h0};	// playground/src/axi/toaxi.scala:68:26, :81:27, :169:43, :172:64
        _tem_rdata_T_1 = io_outAxi_rd_bits_data >> _GEN_10;	// playground/src/axi/toaxi.scala:172:64
        _GEN_11 = {{56{_tem_rdata_T_1[7]}}, _tem_rdata_T_1[7:0]};	// playground/src/axi/toaxi.scala:172:{37,64,87}
        if (_GEN_9)	// playground/src/axi/toaxi.scala:170:29
          rdata <= _GEN_11;	// playground/src/axi/toaxi.scala:79:26, :172:37
        else begin	// playground/src/axi/toaxi.scala:170:29
          automatic logic _GEN_12;	// playground/src/axi/toaxi.scala:170:29
          automatic logic _GEN_13;	// playground/src/axi/toaxi.scala:170:29
          _GEN_12 = mode == 5'h5;	// playground/src/axi/toaxi.scala:85:23, :118:49, :170:29
          _GEN_13 = mode == 5'h6;	// playground/src/axi/toaxi.scala:85:23, :118:49, :170:29
          if (_GEN_12 | _GEN_13) begin	// playground/src/axi/toaxi.scala:170:29, :177:37
            automatic logic [63:0] _tem_rdata_T_5;	// playground/src/axi/toaxi.scala:176:64
            automatic logic [63:0] _tem_rdata_T_9;	// playground/src/axi/toaxi.scala:180:64
            _tem_rdata_T_5 = io_outAxi_rd_bits_data >> _GEN_10;	// playground/src/axi/toaxi.scala:172:64, :176:64
            _tem_rdata_T_9 = io_outAxi_rd_bits_data >> _GEN_10;	// playground/src/axi/toaxi.scala:172:64, :180:64
            rdata <=
              _GEN_9
                ? _GEN_11
                : _GEN_12
                    ? {{48{_tem_rdata_T_5[15]}}, _tem_rdata_T_5[15:0]}
                    : _GEN_13 ? {{32{_tem_rdata_T_9[31]}}, _tem_rdata_T_9[31:0]} : 64'h0;	// playground/src/axi/toaxi.scala:79:26, :168:29, :170:29, :172:37, :176:{37,64,87}, :180:{37,64,87}
          end
          else if (mode == 5'h7)	// playground/src/axi/toaxi.scala:85:23, :118:49, :170:29
            rdata <= io_outAxi_rd_bits_data;	// playground/src/axi/toaxi.scala:79:26
          else if (mode == 5'h14) begin	// playground/src/axi/toaxi.scala:85:23, :118:49, :170:29
            automatic logic [63:0] _rdata_T_4;	// playground/src/axi/toaxi.scala:187:60
            _rdata_T_4 = io_outAxi_rd_bits_data >> _GEN_10;	// playground/src/axi/toaxi.scala:172:64, :187:60
            rdata <= {56'h0, _rdata_T_4[7:0]};	// playground/src/axi/toaxi.scala:79:26, :187:{33,60,83}
          end
          else if (mode == 5'h15) begin	// playground/src/axi/toaxi.scala:85:23, :118:49, :170:29
            automatic logic [63:0] _rdata_T_7;	// playground/src/axi/toaxi.scala:190:60
            _rdata_T_7 = io_outAxi_rd_bits_data >> _GEN_10;	// playground/src/axi/toaxi.scala:172:64, :190:60
            rdata <= {48'h0, _rdata_T_7[15:0]};	// playground/src/axi/toaxi.scala:79:26, :190:{33,60,83}
          end
          else if (mode == 5'h16) begin	// playground/src/axi/toaxi.scala:85:23, :118:49, :170:29
            automatic logic [63:0] _rdata_T_10;	// playground/src/axi/toaxi.scala:193:60
            _rdata_T_10 = io_outAxi_rd_bits_data >> _GEN_10;	// playground/src/axi/toaxi.scala:172:64, :193:60
            rdata <= {32'h0, _rdata_T_10[31:0]};	// playground/src/axi/toaxi.scala:67:26, :79:26, :193:{33,60,83}
          end
        end
      end
      if (~(|state) & (io_dataIO_dc_mode[3] | io_dataIO_dc_mode[2]))	// playground/src/axi/toaxi.scala:81:27, :92:25, :95:18, :101:{25,37}, :115:26, :116:{31,43}, :131:26
        pre_addr <= io_dataIO_addr;	// playground/src/axi/toaxi.scala:81:27
      out_rdata <= rdata;	// playground/src/axi/toaxi.scala:79:26, :208:28
      out_valid <= state == 3'h6 | state == 3'h3;	// playground/src/axi/toaxi.scala:92:25, :199:25, :209:28, :210:{25,38,48}, src/main/scala/chisel3/util/Lookup.scala:34:39
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// playground/src/axi/toaxi.scala:60:7
    `ifdef FIRRTL_BEFORE_INITIAL	// playground/src/axi/toaxi.scala:60:7
      `FIRRTL_BEFORE_INITIAL	// playground/src/axi/toaxi.scala:60:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// playground/src/axi/toaxi.scala:60:7
      automatic logic [31:0] _RANDOM[0:10];	// playground/src/axi/toaxi.scala:60:7
      `ifdef INIT_RANDOM_PROLOG_	// playground/src/axi/toaxi.scala:60:7
        `INIT_RANDOM_PROLOG_	// playground/src/axi/toaxi.scala:60:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// playground/src/axi/toaxi.scala:60:7
        for (logic [3:0] i = 4'h0; i < 4'hB; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// playground/src/axi/toaxi.scala:60:7
        end	// playground/src/axi/toaxi.scala:60:7
        waddrEn = _RANDOM[4'h0][0];	// playground/src/axi/toaxi.scala:60:7, :66:26
        waddr = {_RANDOM[4'h0][31:1], _RANDOM[4'h1][0]};	// playground/src/axi/toaxi.scala:60:7, :66:26, :67:26
        wsize = _RANDOM[4'h1][3:1];	// playground/src/axi/toaxi.scala:60:7, :67:26, :68:26
        wdataEn = _RANDOM[4'h1][12];	// playground/src/axi/toaxi.scala:60:7, :67:26, :71:26
        wdata = {_RANDOM[4'h1][31:13], _RANDOM[4'h2], _RANDOM[4'h3][12:0]};	// playground/src/axi/toaxi.scala:60:7, :67:26, :72:26
        wstrb = _RANDOM[4'h3][20:13];	// playground/src/axi/toaxi.scala:60:7, :72:26, :73:26
        rsize = _RANDOM[4'h3][23:21];	// playground/src/axi/toaxi.scala:60:7, :72:26, :75:26
        raddrEn = _RANDOM[4'h3][24];	// playground/src/axi/toaxi.scala:60:7, :72:26, :76:26
        raddr = {_RANDOM[4'h3][31:25], _RANDOM[4'h4][24:0]};	// playground/src/axi/toaxi.scala:60:7, :72:26, :77:26
        rdataEn = _RANDOM[4'h4][25];	// playground/src/axi/toaxi.scala:60:7, :77:26, :78:26
        rdata = {_RANDOM[4'h4][31:26], _RANDOM[4'h5], _RANDOM[4'h6][25:0]};	// playground/src/axi/toaxi.scala:60:7, :77:26, :79:26
        pre_addr = {_RANDOM[4'h6][31:26], _RANDOM[4'h7][25:0]};	// playground/src/axi/toaxi.scala:60:7, :79:26, :81:27
        mode = _RANDOM[4'h7][30:26];	// playground/src/axi/toaxi.scala:60:7, :81:27, :85:23
        state = {_RANDOM[4'h7][31], _RANDOM[4'h8][1:0]};	// playground/src/axi/toaxi.scala:60:7, :81:27, :92:25
        out_rdata = {_RANDOM[4'h8][31:2], _RANDOM[4'h9], _RANDOM[4'hA][1:0]};	// playground/src/axi/toaxi.scala:60:7, :92:25, :208:28
        out_valid = _RANDOM[4'hA][2];	// playground/src/axi/toaxi.scala:60:7, :208:28, :209:28
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// playground/src/axi/toaxi.scala:60:7
      `FIRRTL_AFTER_INITIAL	// playground/src/axi/toaxi.scala:60:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_dataIO_rdata = out_rdata;	// playground/src/axi/toaxi.scala:60:7, :208:28
  assign io_dataIO_rvalid = out_valid;	// playground/src/axi/toaxi.scala:60:7, :209:28
  assign io_dataIO_ready = ~(|state);	// playground/src/axi/toaxi.scala:60:7, :92:25, :95:18, :206:31
  assign io_outAxi_wa_valid = waddrEn;	// playground/src/axi/toaxi.scala:60:7, :66:26
  assign io_outAxi_wa_bits_id = 4'h0;	// playground/src/axi/toaxi.scala:60:7
  assign io_outAxi_wa_bits_addr = waddr;	// playground/src/axi/toaxi.scala:60:7, :67:26
  assign io_outAxi_wa_bits_len = 8'h0;	// playground/src/axi/toaxi.scala:60:7, :69:26
  assign io_outAxi_wa_bits_size = wsize;	// playground/src/axi/toaxi.scala:60:7, :68:26
  assign io_outAxi_wa_bits_burst = 2'h1;	// playground/src/axi/toaxi.scala:60:7, :221:31
  assign io_outAxi_wd_valid = wdataEn;	// playground/src/axi/toaxi.scala:60:7, :71:26
  assign io_outAxi_wd_bits_data = wdata;	// playground/src/axi/toaxi.scala:60:7, :72:26
  assign io_outAxi_wd_bits_strb = wstrb;	// playground/src/axi/toaxi.scala:60:7, :73:26
  assign io_outAxi_wd_bits_last = 1'h1;	// playground/src/axi/toaxi.scala:60:7, :99:33
  assign io_outAxi_wr_ready = 1'h1;	// playground/src/axi/toaxi.scala:60:7, :99:33
  assign io_outAxi_ra_valid = raddrEn;	// playground/src/axi/toaxi.scala:60:7, :76:26
  assign io_outAxi_ra_bits_id = 4'h0;	// playground/src/axi/toaxi.scala:60:7
  assign io_outAxi_ra_bits_addr = raddr;	// playground/src/axi/toaxi.scala:60:7, :77:26
  assign io_outAxi_ra_bits_len = 8'h0;	// playground/src/axi/toaxi.scala:60:7, :69:26
  assign io_outAxi_ra_bits_size = rsize;	// playground/src/axi/toaxi.scala:60:7, :75:26
  assign io_outAxi_ra_bits_burst = 2'h1;	// playground/src/axi/toaxi.scala:60:7, :221:31
  assign io_outAxi_rd_ready = rdataEn;	// playground/src/axi/toaxi.scala:60:7, :78:26
endmodule

module CrossBar(	// playground/src/noop/crossbar.scala:17:7
  input         clock,	// playground/src/noop/crossbar.scala:17:7
                reset,	// playground/src/noop/crossbar.scala:17:7
  output        io_icAxi_ra_ready,	// playground/src/noop/crossbar.scala:18:16
  input         io_icAxi_ra_valid,	// playground/src/noop/crossbar.scala:18:16
  input  [31:0] io_icAxi_ra_bits_addr,	// playground/src/noop/crossbar.scala:18:16
  output        io_icAxi_rd_valid,	// playground/src/noop/crossbar.scala:18:16
  output [63:0] io_icAxi_rd_bits_data,	// playground/src/noop/crossbar.scala:18:16
  output        io_icAxi_rd_bits_last,	// playground/src/noop/crossbar.scala:18:16
                io_flashAxi_wa_ready,	// playground/src/noop/crossbar.scala:18:16
  input         io_flashAxi_wa_valid,	// playground/src/noop/crossbar.scala:18:16
  input  [3:0]  io_flashAxi_wa_bits_id,	// playground/src/noop/crossbar.scala:18:16
  input  [31:0] io_flashAxi_wa_bits_addr,	// playground/src/noop/crossbar.scala:18:16
  input  [7:0]  io_flashAxi_wa_bits_len,	// playground/src/noop/crossbar.scala:18:16
  input  [2:0]  io_flashAxi_wa_bits_size,	// playground/src/noop/crossbar.scala:18:16
  input  [1:0]  io_flashAxi_wa_bits_burst,	// playground/src/noop/crossbar.scala:18:16
  output        io_flashAxi_wd_ready,	// playground/src/noop/crossbar.scala:18:16
  input         io_flashAxi_wd_valid,	// playground/src/noop/crossbar.scala:18:16
  input  [63:0] io_flashAxi_wd_bits_data,	// playground/src/noop/crossbar.scala:18:16
  input  [7:0]  io_flashAxi_wd_bits_strb,	// playground/src/noop/crossbar.scala:18:16
  input         io_flashAxi_wd_bits_last,	// playground/src/noop/crossbar.scala:18:16
                io_flashAxi_wr_ready,	// playground/src/noop/crossbar.scala:18:16
  output        io_flashAxi_wr_valid,	// playground/src/noop/crossbar.scala:18:16
  output [3:0]  io_flashAxi_wr_bits_id,	// playground/src/noop/crossbar.scala:18:16
  output [1:0]  io_flashAxi_wr_bits_resp,	// playground/src/noop/crossbar.scala:18:16
  output        io_flashAxi_ra_ready,	// playground/src/noop/crossbar.scala:18:16
  input         io_flashAxi_ra_valid,	// playground/src/noop/crossbar.scala:18:16
  input  [3:0]  io_flashAxi_ra_bits_id,	// playground/src/noop/crossbar.scala:18:16
  input  [31:0] io_flashAxi_ra_bits_addr,	// playground/src/noop/crossbar.scala:18:16
  input  [7:0]  io_flashAxi_ra_bits_len,	// playground/src/noop/crossbar.scala:18:16
  input  [2:0]  io_flashAxi_ra_bits_size,	// playground/src/noop/crossbar.scala:18:16
  input  [1:0]  io_flashAxi_ra_bits_burst,	// playground/src/noop/crossbar.scala:18:16
  input         io_flashAxi_rd_ready,	// playground/src/noop/crossbar.scala:18:16
  output        io_flashAxi_rd_valid,	// playground/src/noop/crossbar.scala:18:16
  output [3:0]  io_flashAxi_rd_bits_id,	// playground/src/noop/crossbar.scala:18:16
  output [63:0] io_flashAxi_rd_bits_data,	// playground/src/noop/crossbar.scala:18:16
  output [1:0]  io_flashAxi_rd_bits_resp,	// playground/src/noop/crossbar.scala:18:16
  output        io_flashAxi_rd_bits_last,	// playground/src/noop/crossbar.scala:18:16
                io_memAxi_wa_ready,	// playground/src/noop/crossbar.scala:18:16
  input         io_memAxi_wa_valid,	// playground/src/noop/crossbar.scala:18:16
  input  [31:0] io_memAxi_wa_bits_addr,	// playground/src/noop/crossbar.scala:18:16
  output        io_memAxi_wd_ready,	// playground/src/noop/crossbar.scala:18:16
  input         io_memAxi_wd_valid,	// playground/src/noop/crossbar.scala:18:16
  input  [63:0] io_memAxi_wd_bits_data,	// playground/src/noop/crossbar.scala:18:16
  input         io_memAxi_wd_bits_last,	// playground/src/noop/crossbar.scala:18:16
  output        io_memAxi_ra_ready,	// playground/src/noop/crossbar.scala:18:16
  input         io_memAxi_ra_valid,	// playground/src/noop/crossbar.scala:18:16
  input  [31:0] io_memAxi_ra_bits_addr,	// playground/src/noop/crossbar.scala:18:16
  output        io_memAxi_rd_valid,	// playground/src/noop/crossbar.scala:18:16
  output [63:0] io_memAxi_rd_bits_data,	// playground/src/noop/crossbar.scala:18:16
  output        io_memAxi_rd_bits_last,	// playground/src/noop/crossbar.scala:18:16
                io_mmioAxi_wa_ready,	// playground/src/noop/crossbar.scala:18:16
  input         io_mmioAxi_wa_valid,	// playground/src/noop/crossbar.scala:18:16
  input  [3:0]  io_mmioAxi_wa_bits_id,	// playground/src/noop/crossbar.scala:18:16
  input  [31:0] io_mmioAxi_wa_bits_addr,	// playground/src/noop/crossbar.scala:18:16
  input  [7:0]  io_mmioAxi_wa_bits_len,	// playground/src/noop/crossbar.scala:18:16
  input  [2:0]  io_mmioAxi_wa_bits_size,	// playground/src/noop/crossbar.scala:18:16
  input  [1:0]  io_mmioAxi_wa_bits_burst,	// playground/src/noop/crossbar.scala:18:16
  output        io_mmioAxi_wd_ready,	// playground/src/noop/crossbar.scala:18:16
  input         io_mmioAxi_wd_valid,	// playground/src/noop/crossbar.scala:18:16
  input  [63:0] io_mmioAxi_wd_bits_data,	// playground/src/noop/crossbar.scala:18:16
  input  [7:0]  io_mmioAxi_wd_bits_strb,	// playground/src/noop/crossbar.scala:18:16
  input         io_mmioAxi_wd_bits_last,	// playground/src/noop/crossbar.scala:18:16
                io_mmioAxi_wr_ready,	// playground/src/noop/crossbar.scala:18:16
  output        io_mmioAxi_wr_valid,	// playground/src/noop/crossbar.scala:18:16
  output [3:0]  io_mmioAxi_wr_bits_id,	// playground/src/noop/crossbar.scala:18:16
  output [1:0]  io_mmioAxi_wr_bits_resp,	// playground/src/noop/crossbar.scala:18:16
  output        io_mmioAxi_ra_ready,	// playground/src/noop/crossbar.scala:18:16
  input         io_mmioAxi_ra_valid,	// playground/src/noop/crossbar.scala:18:16
  input  [3:0]  io_mmioAxi_ra_bits_id,	// playground/src/noop/crossbar.scala:18:16
  input  [31:0] io_mmioAxi_ra_bits_addr,	// playground/src/noop/crossbar.scala:18:16
  input  [7:0]  io_mmioAxi_ra_bits_len,	// playground/src/noop/crossbar.scala:18:16
  input  [2:0]  io_mmioAxi_ra_bits_size,	// playground/src/noop/crossbar.scala:18:16
  input  [1:0]  io_mmioAxi_ra_bits_burst,	// playground/src/noop/crossbar.scala:18:16
  input         io_mmioAxi_rd_ready,	// playground/src/noop/crossbar.scala:18:16
  output        io_mmioAxi_rd_valid,	// playground/src/noop/crossbar.scala:18:16
  output [3:0]  io_mmioAxi_rd_bits_id,	// playground/src/noop/crossbar.scala:18:16
  output [63:0] io_mmioAxi_rd_bits_data,	// playground/src/noop/crossbar.scala:18:16
  output [1:0]  io_mmioAxi_rd_bits_resp,	// playground/src/noop/crossbar.scala:18:16
  output        io_mmioAxi_rd_bits_last,	// playground/src/noop/crossbar.scala:18:16
  input         io_outAxi_wa_ready,	// playground/src/noop/crossbar.scala:18:16
  output        io_outAxi_wa_valid,	// playground/src/noop/crossbar.scala:18:16
  output [3:0]  io_outAxi_wa_bits_id,	// playground/src/noop/crossbar.scala:18:16
  output [31:0] io_outAxi_wa_bits_addr,	// playground/src/noop/crossbar.scala:18:16
  output [7:0]  io_outAxi_wa_bits_len,	// playground/src/noop/crossbar.scala:18:16
  output [2:0]  io_outAxi_wa_bits_size,	// playground/src/noop/crossbar.scala:18:16
  output [1:0]  io_outAxi_wa_bits_burst,	// playground/src/noop/crossbar.scala:18:16
  input         io_outAxi_wd_ready,	// playground/src/noop/crossbar.scala:18:16
  output        io_outAxi_wd_valid,	// playground/src/noop/crossbar.scala:18:16
  output [63:0] io_outAxi_wd_bits_data,	// playground/src/noop/crossbar.scala:18:16
  output [7:0]  io_outAxi_wd_bits_strb,	// playground/src/noop/crossbar.scala:18:16
  output        io_outAxi_wd_bits_last,	// playground/src/noop/crossbar.scala:18:16
                io_outAxi_wr_ready,	// playground/src/noop/crossbar.scala:18:16
  input         io_outAxi_wr_valid,	// playground/src/noop/crossbar.scala:18:16
  input  [3:0]  io_outAxi_wr_bits_id,	// playground/src/noop/crossbar.scala:18:16
  input  [1:0]  io_outAxi_wr_bits_resp,	// playground/src/noop/crossbar.scala:18:16
  input         io_outAxi_ra_ready,	// playground/src/noop/crossbar.scala:18:16
  output        io_outAxi_ra_valid,	// playground/src/noop/crossbar.scala:18:16
  output [3:0]  io_outAxi_ra_bits_id,	// playground/src/noop/crossbar.scala:18:16
  output [31:0] io_outAxi_ra_bits_addr,	// playground/src/noop/crossbar.scala:18:16
  output [7:0]  io_outAxi_ra_bits_len,	// playground/src/noop/crossbar.scala:18:16
  output [2:0]  io_outAxi_ra_bits_size,	// playground/src/noop/crossbar.scala:18:16
  output [1:0]  io_outAxi_ra_bits_burst,	// playground/src/noop/crossbar.scala:18:16
  output        io_outAxi_rd_ready,	// playground/src/noop/crossbar.scala:18:16
  input         io_outAxi_rd_valid,	// playground/src/noop/crossbar.scala:18:16
  input  [3:0]  io_outAxi_rd_bits_id,	// playground/src/noop/crossbar.scala:18:16
  input  [63:0] io_outAxi_rd_bits_data,	// playground/src/noop/crossbar.scala:18:16
  input  [1:0]  io_outAxi_rd_bits_resp,	// playground/src/noop/crossbar.scala:18:16
  input         io_outAxi_rd_bits_last,	// playground/src/noop/crossbar.scala:18:16
                io_selectMem	// playground/src/noop/crossbar.scala:18:16
);

  reg  [3:0] state;	// playground/src/noop/crossbar.scala:20:24
  reg        selectMem_r;	// playground/src/noop/crossbar.scala:22:30
  wire       _GEN = state == 4'h0;	// playground/src/axi/axi.scala:41:23, playground/src/noop/crossbar.scala:18:16, :20:24, :40:18, :56:47, :60:27
  wire       _GEN_0 = state == 4'h1;	// playground/src/noop/crossbar.scala:20:24, :40:18, :43:23
  wire       _GEN_1 = selectMem_r & ~io_selectMem;	// playground/src/noop/crossbar.scala:22:30, :56:{30,33}
  wire [7:0] _GEN_2 = _GEN_1 ? 8'h0 : 8'h7;	// playground/src/axi/axi.scala:41:23, playground/src/noop/crossbar.scala:18:16, :56:{30,47}, :60:27
  wire [2:0] _GEN_3 = _GEN_1 ? 3'h0 : 3'h3;	// playground/src/axi/axi.scala:41:23, playground/src/noop/crossbar.scala:18:16, :56:{30,47}, :60:27
  wire [1:0] _GEN_4 = {1'h0, ~_GEN_1};	// playground/src/axi/axi.scala:41:23, playground/src/noop/crossbar.scala:17:7, :22:30, :56:{30,47}, :58:29, :60:27
  wire       _GEN_5 = state == 4'h3;	// playground/src/noop/crossbar.scala:20:24, :40:18, :62:27
  wire       io_memAxi_rd_valid_0 =
    ~_GEN & (_GEN_0 ? ~_GEN_1 & io_outAxi_rd_valid : _GEN_5 & io_outAxi_rd_valid);	// playground/src/axi/axi.scala:105:18, playground/src/noop/crossbar.scala:22:30, :40:18, :56:{30,47}, :58:29, :60:27, :67:23
  wire       io_memAxi_rd_bits_last_0 =
    ~_GEN & (_GEN_0 ? ~_GEN_1 & io_outAxi_rd_bits_last : _GEN_5 & io_outAxi_rd_bits_last);	// playground/src/axi/axi.scala:68:23, :105:18, playground/src/noop/crossbar.scala:22:30, :40:18, :56:{30,47}, :58:29, :60:27, :67:23
  wire       io_memAxi_ra_ready_0 =
    ~_GEN & (_GEN_0 ? ~_GEN_1 & io_outAxi_ra_ready : _GEN_5 & io_outAxi_ra_ready);	// playground/src/axi/axi.scala:104:18, :105:18, playground/src/noop/crossbar.scala:22:30, :40:18, :56:{30,47}, :58:29, :60:27, :67:23
  wire       io_memAxi_wd_ready_0 =
    ~_GEN & (_GEN_0 ? ~_GEN_1 & io_outAxi_wd_ready : _GEN_5 & io_outAxi_wd_ready);	// playground/src/axi/axi.scala:102:18, :105:18, playground/src/noop/crossbar.scala:22:30, :40:18, :56:{30,47}, :58:29, :60:27, :67:23
  wire       io_memAxi_wa_ready_0 =
    ~_GEN & (_GEN_0 ? ~_GEN_1 & io_outAxi_wa_ready : _GEN_5 & io_outAxi_wa_ready);	// playground/src/axi/axi.scala:101:18, :105:18, playground/src/noop/crossbar.scala:22:30, :40:18, :56:{30,47}, :58:29, :60:27, :67:23
  wire       _GEN_6 = state == 4'h2;	// playground/src/noop/crossbar.scala:20:24, :40:18, :52:23
  wire       _GEN_7 = state == 4'h4;	// playground/src/noop/crossbar.scala:20:24, :40:18, :76:23
  wire       _GEN_8 = _GEN_6 | _GEN_7;	// playground/src/axi/axi.scala:105:18, playground/src/noop/crossbar.scala:40:18, :74:23, :80:23
  wire       _GEN_9 = _GEN | _GEN_0 | _GEN_5;	// playground/src/axi/axi.scala:105:18, playground/src/noop/crossbar.scala:40:18
  wire       io_icAxi_rd_valid_0 = ~_GEN_9 & _GEN_8 & io_outAxi_rd_valid;	// playground/src/axi/axi.scala:105:18, playground/src/noop/crossbar.scala:40:18, :74:23, :80:23
  wire       io_icAxi_rd_bits_last_0 = ~_GEN_9 & _GEN_8 & io_outAxi_rd_bits_last;	// playground/src/axi/axi.scala:68:23, :105:18, playground/src/noop/crossbar.scala:40:18, :74:23, :80:23
  wire       io_icAxi_ra_ready_0 = ~_GEN_9 & _GEN_8 & io_outAxi_ra_ready;	// playground/src/axi/axi.scala:104:18, :105:18, playground/src/noop/crossbar.scala:40:18, :74:23, :80:23
  wire       _GEN_10 = state == 4'h5;	// playground/src/noop/crossbar.scala:20:24, :40:18, :50:23
  wire       _GEN_11 = state == 4'h6;	// playground/src/noop/crossbar.scala:20:24, :40:18, :88:23
  wire       _GEN_12 = _GEN_10 | _GEN_11;	// playground/src/axi/axi.scala:105:18, playground/src/noop/crossbar.scala:40:18, :86:23, :92:23
  wire       _GEN_13 = _GEN_5 | _GEN_8;	// playground/src/axi/axi.scala:105:18, playground/src/noop/crossbar.scala:40:18, :74:23, :80:23
  wire       _GEN_14 = _GEN | _GEN_0 | _GEN_13;	// playground/src/axi/axi.scala:105:18, playground/src/noop/crossbar.scala:40:18
  wire       io_flashAxi_rd_valid_0 = ~_GEN_14 & _GEN_12 & io_outAxi_rd_valid;	// playground/src/axi/axi.scala:105:18, playground/src/noop/crossbar.scala:40:18, :86:23, :92:23
  wire       _GEN_15 = _GEN_14 | ~_GEN_12;	// playground/src/axi/axi.scala:68:23, :105:18, playground/src/noop/crossbar.scala:40:18, :86:23, :92:23
  wire       io_flashAxi_rd_bits_last_0 = ~_GEN_14 & _GEN_12 & io_outAxi_rd_bits_last;	// playground/src/axi/axi.scala:68:23, :105:18, playground/src/noop/crossbar.scala:40:18, :86:23, :92:23
  wire       io_flashAxi_ra_ready_0 = ~_GEN_14 & _GEN_12 & io_outAxi_ra_ready;	// playground/src/axi/axi.scala:104:18, :105:18, playground/src/noop/crossbar.scala:40:18, :86:23, :92:23
  wire       _GEN_16 = state == 4'h7;	// playground/src/noop/crossbar.scala:20:24, :40:18, :48:23
  wire       _GEN_17 = state == 4'h8;	// playground/src/noop/crossbar.scala:20:24, :40:18, :100:23
  wire       _GEN_18 = _GEN_16 | _GEN_17;	// playground/src/axi/axi.scala:87:18, playground/src/noop/crossbar.scala:40:18, :98:23, :104:23
  wire       _GEN_19 = _GEN | _GEN_0 | _GEN_5 | _GEN_6 | _GEN_7 | _GEN_12;	// playground/src/axi/axi.scala:105:18, playground/src/noop/crossbar.scala:40:18, :86:23, :92:23
  wire       io_mmioAxi_rd_valid_0 = ~_GEN_19 & _GEN_18 & io_outAxi_rd_valid;	// playground/src/axi/axi.scala:87:18, :105:18, playground/src/noop/crossbar.scala:40:18, :98:23, :104:23
  wire       _GEN_20 = _GEN_19 | ~_GEN_18;	// playground/src/axi/axi.scala:68:23, :87:18, :105:18, playground/src/noop/crossbar.scala:40:18, :98:23, :104:23
  wire       io_mmioAxi_rd_bits_last_0 = ~_GEN_19 & _GEN_18 & io_outAxi_rd_bits_last;	// playground/src/axi/axi.scala:68:23, :87:18, :105:18, playground/src/noop/crossbar.scala:40:18, :98:23, :104:23
  wire       io_mmioAxi_ra_ready_0 = ~_GEN_19 & _GEN_18 & io_outAxi_ra_ready;	// playground/src/axi/axi.scala:87:18, :104:18, :105:18, playground/src/noop/crossbar.scala:40:18, :98:23, :104:23
  wire       _GEN_21 = _GEN | _GEN_0 | _GEN_5 | _GEN_8;	// playground/src/axi/axi.scala:41:23, :105:18, playground/src/noop/crossbar.scala:40:18, :56:47, :67:23, :74:23, :80:23
  wire       io_mmioAxi_wd_ready_0 = ~_GEN_19 & _GEN_18 & io_outAxi_wd_ready;	// playground/src/axi/axi.scala:87:18, :102:18, :105:18, playground/src/noop/crossbar.scala:40:18, :98:23, :104:23
  wire       io_mmioAxi_wa_ready_0 = ~_GEN_19 & _GEN_18 & io_outAxi_wa_ready;	// playground/src/axi/axi.scala:87:18, :101:18, :105:18, playground/src/noop/crossbar.scala:40:18, :98:23, :104:23
  always @(posedge clock) begin	// playground/src/noop/crossbar.scala:17:7
    if (reset) begin	// playground/src/noop/crossbar.scala:17:7
      state <= 4'h0;	// playground/src/axi/axi.scala:41:23, playground/src/noop/crossbar.scala:18:16, :20:24, :56:47, :60:27
      selectMem_r <= 1'h0;	// playground/src/noop/crossbar.scala:17:7, :22:30
    end
    else if (_GEN) begin	// playground/src/noop/crossbar.scala:40:18
      if (io_selectMem | io_memAxi_ra_valid | io_memAxi_wa_valid)	// playground/src/noop/crossbar.scala:42:31, :43:23, :45:65, :46:23, :47:67
        state <= 4'h1;	// playground/src/noop/crossbar.scala:20:24, :43:23
      else if (io_mmioAxi_ra_valid | io_mmioAxi_wa_valid)	// playground/src/noop/crossbar.scala:47:44
        state <= 4'h7;	// playground/src/noop/crossbar.scala:20:24, :48:23
      else if (io_flashAxi_ra_valid)	// playground/src/noop/crossbar.scala:18:16
        state <= 4'h5;	// playground/src/noop/crossbar.scala:20:24, :50:23
      else if (io_icAxi_ra_valid)	// playground/src/noop/crossbar.scala:18:16
        state <= 4'h2;	// playground/src/noop/crossbar.scala:20:24, :52:23
      selectMem_r <= io_selectMem | selectMem_r;	// playground/src/noop/crossbar.scala:22:30, :42:31, :44:29
    end
    else if (_GEN_0) begin	// playground/src/noop/crossbar.scala:40:18
      if (_GEN_1)	// playground/src/noop/crossbar.scala:56:30
        state <= 4'h0;	// playground/src/axi/axi.scala:41:23, playground/src/noop/crossbar.scala:18:16, :20:24, :56:47, :60:27
      else if (io_memAxi_ra_valid & io_memAxi_ra_ready_0 | io_memAxi_wa_valid
               & io_memAxi_wa_ready_0)	// playground/src/axi/axi.scala:101:18, :104:18, playground/src/noop/crossbar.scala:31:{40,63,86}, :40:18
        state <= 4'h3;	// playground/src/noop/crossbar.scala:20:24, :62:27
      selectMem_r <= ~_GEN_1 & selectMem_r;	// playground/src/noop/crossbar.scala:22:30, :56:{30,47}, :58:29
    end
    else begin	// playground/src/noop/crossbar.scala:40:18
      automatic logic memDone;	// playground/src/noop/crossbar.scala:32:88
      memDone =
        io_memAxi_rd_valid_0 & io_memAxi_rd_bits_last_0 | io_memAxi_wd_valid
        & io_memAxi_wd_ready_0 & io_memAxi_wd_bits_last;	// playground/src/axi/axi.scala:68:23, :102:18, :105:18, playground/src/noop/crossbar.scala:32:{61,88,133}, :40:18
      if (_GEN_5) begin	// playground/src/noop/crossbar.scala:40:18
        if (memDone)	// playground/src/noop/crossbar.scala:32:88
          state <= 4'h0;	// playground/src/axi/axi.scala:41:23, playground/src/noop/crossbar.scala:18:16, :20:24, :56:47, :60:27
      end
      else if (_GEN_6) begin	// playground/src/noop/crossbar.scala:40:18
        if (io_icAxi_ra_valid & io_icAxi_ra_ready_0)	// playground/src/axi/axi.scala:104:18, playground/src/noop/crossbar.scala:33:40, :40:18
          state <= 4'h4;	// playground/src/noop/crossbar.scala:20:24, :76:23
      end
      else if (_GEN_7) begin	// playground/src/noop/crossbar.scala:40:18
        if (io_icAxi_rd_valid_0 & io_icAxi_rd_bits_last_0)	// playground/src/axi/axi.scala:68:23, :105:18, playground/src/noop/crossbar.scala:34:60, :40:18
          state <= 4'h0;	// playground/src/axi/axi.scala:41:23, playground/src/noop/crossbar.scala:18:16, :20:24, :56:47, :60:27
      end
      else if (_GEN_10) begin	// playground/src/noop/crossbar.scala:40:18
        if (io_flashAxi_ra_valid & io_flashAxi_ra_ready_0)	// playground/src/axi/axi.scala:104:18, playground/src/noop/crossbar.scala:35:44, :40:18
          state <= 4'h6;	// playground/src/noop/crossbar.scala:20:24, :88:23
      end
      else if (_GEN_11) begin	// playground/src/noop/crossbar.scala:40:18
        if (io_flashAxi_rd_valid_0 & io_flashAxi_rd_ready & io_flashAxi_rd_bits_last_0)	// playground/src/axi/axi.scala:68:23, :105:18, playground/src/noop/crossbar.scala:36:67, :40:18
          state <= 4'h0;	// playground/src/axi/axi.scala:41:23, playground/src/noop/crossbar.scala:18:16, :20:24, :56:47, :60:27
      end
      else if (_GEN_16) begin	// playground/src/noop/crossbar.scala:40:18
        if (io_mmioAxi_ra_valid & io_mmioAxi_ra_ready_0 | io_mmioAxi_wa_valid
            & io_mmioAxi_wa_ready_0)	// playground/src/axi/axi.scala:101:18, :104:18, playground/src/noop/crossbar.scala:37:{43,67,91}, :40:18
          state <= 4'h8;	// playground/src/noop/crossbar.scala:20:24, :100:23
      end
      else if (_GEN_17
               & (io_mmioAxi_rd_valid_0 & io_mmioAxi_rd_ready & io_mmioAxi_rd_bits_last_0
                  | io_mmioAxi_wd_valid & io_mmioAxi_wd_ready_0
                  & io_mmioAxi_wd_bits_last))	// playground/src/axi/axi.scala:68:23, :102:18, :105:18, playground/src/noop/crossbar.scala:20:24, :38:{65,93,140}, :40:18, :105:27, :106:23
        state <= 4'h0;	// playground/src/axi/axi.scala:41:23, playground/src/noop/crossbar.scala:18:16, :20:24, :56:47, :60:27
      selectMem_r <= ~(_GEN_5 & memDone) & selectMem_r;	// playground/src/noop/crossbar.scala:22:30, :32:88, :40:18, :68:26, :70:29
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// playground/src/noop/crossbar.scala:17:7
    `ifdef FIRRTL_BEFORE_INITIAL	// playground/src/noop/crossbar.scala:17:7
      `FIRRTL_BEFORE_INITIAL	// playground/src/noop/crossbar.scala:17:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// playground/src/noop/crossbar.scala:17:7
      automatic logic [31:0] _RANDOM[0:0];	// playground/src/noop/crossbar.scala:17:7
      `ifdef INIT_RANDOM_PROLOG_	// playground/src/noop/crossbar.scala:17:7
        `INIT_RANDOM_PROLOG_	// playground/src/noop/crossbar.scala:17:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// playground/src/noop/crossbar.scala:17:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// playground/src/noop/crossbar.scala:17:7
        state = _RANDOM[/*Zero width*/ 1'b0][3:0];	// playground/src/noop/crossbar.scala:17:7, :20:24
        selectMem_r = _RANDOM[/*Zero width*/ 1'b0][4];	// playground/src/noop/crossbar.scala:17:7, :20:24, :22:30
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// playground/src/noop/crossbar.scala:17:7
      `FIRRTL_AFTER_INITIAL	// playground/src/noop/crossbar.scala:17:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_icAxi_ra_ready = io_icAxi_ra_ready_0;	// playground/src/axi/axi.scala:104:18, playground/src/noop/crossbar.scala:17:7, :40:18
  assign io_icAxi_rd_valid = io_icAxi_rd_valid_0;	// playground/src/axi/axi.scala:105:18, playground/src/noop/crossbar.scala:17:7, :40:18
  assign io_icAxi_rd_bits_data = _GEN_9 | ~_GEN_8 ? 64'h0 : io_outAxi_rd_bits_data;	// playground/src/axi/axi.scala:68:23, :105:18, playground/src/noop/crossbar.scala:17:7, :18:16, :40:18, :74:23, :80:23
  assign io_icAxi_rd_bits_last = io_icAxi_rd_bits_last_0;	// playground/src/axi/axi.scala:68:23, playground/src/noop/crossbar.scala:17:7, :40:18
  assign io_flashAxi_wa_ready = ~_GEN_14 & _GEN_12 & io_outAxi_wa_ready;	// playground/src/axi/axi.scala:101:18, :105:18, playground/src/noop/crossbar.scala:17:7, :40:18, :86:23, :92:23
  assign io_flashAxi_wd_ready = ~_GEN_14 & _GEN_12 & io_outAxi_wd_ready;	// playground/src/axi/axi.scala:102:18, :105:18, playground/src/noop/crossbar.scala:17:7, :40:18, :86:23, :92:23
  assign io_flashAxi_wr_valid = ~_GEN_14 & _GEN_12 & io_outAxi_wr_valid;	// playground/src/axi/axi.scala:103:18, :105:18, playground/src/noop/crossbar.scala:17:7, :40:18, :86:23, :92:23
  assign io_flashAxi_wr_bits_id = _GEN_15 ? 4'h0 : io_outAxi_wr_bits_id;	// playground/src/axi/axi.scala:41:23, :58:23, :68:23, playground/src/noop/crossbar.scala:17:7, :18:16, :40:18, :56:47, :60:27
  assign io_flashAxi_wr_bits_resp = _GEN_15 ? 2'h0 : io_outAxi_wr_bits_resp;	// playground/src/axi/axi.scala:58:23, :68:23, playground/src/noop/crossbar.scala:17:7, :18:16, :40:18
  assign io_flashAxi_ra_ready = io_flashAxi_ra_ready_0;	// playground/src/axi/axi.scala:104:18, playground/src/noop/crossbar.scala:17:7, :40:18
  assign io_flashAxi_rd_valid = io_flashAxi_rd_valid_0;	// playground/src/axi/axi.scala:105:18, playground/src/noop/crossbar.scala:17:7, :40:18
  assign io_flashAxi_rd_bits_id = _GEN_15 ? 4'h0 : io_outAxi_rd_bits_id;	// playground/src/axi/axi.scala:41:23, :68:23, playground/src/noop/crossbar.scala:17:7, :18:16, :40:18, :56:47, :60:27
  assign io_flashAxi_rd_bits_data = _GEN_15 ? 64'h0 : io_outAxi_rd_bits_data;	// playground/src/axi/axi.scala:68:23, playground/src/noop/crossbar.scala:17:7, :18:16, :40:18
  assign io_flashAxi_rd_bits_resp = _GEN_15 ? 2'h0 : io_outAxi_rd_bits_resp;	// playground/src/axi/axi.scala:68:23, playground/src/noop/crossbar.scala:17:7, :18:16, :40:18
  assign io_flashAxi_rd_bits_last = io_flashAxi_rd_bits_last_0;	// playground/src/axi/axi.scala:68:23, playground/src/noop/crossbar.scala:17:7, :40:18
  assign io_memAxi_wa_ready = io_memAxi_wa_ready_0;	// playground/src/axi/axi.scala:101:18, playground/src/noop/crossbar.scala:17:7, :40:18
  assign io_memAxi_wd_ready = io_memAxi_wd_ready_0;	// playground/src/axi/axi.scala:102:18, playground/src/noop/crossbar.scala:17:7, :40:18
  assign io_memAxi_ra_ready = io_memAxi_ra_ready_0;	// playground/src/axi/axi.scala:104:18, playground/src/noop/crossbar.scala:17:7, :40:18
  assign io_memAxi_rd_valid = io_memAxi_rd_valid_0;	// playground/src/axi/axi.scala:105:18, playground/src/noop/crossbar.scala:17:7, :40:18
  assign io_memAxi_rd_bits_data =
    _GEN
      ? 64'h0
      : _GEN_0
          ? (_GEN_1 ? 64'h0 : io_outAxi_rd_bits_data)
          : _GEN_5 ? io_outAxi_rd_bits_data : 64'h0;	// playground/src/axi/axi.scala:68:23, playground/src/noop/crossbar.scala:17:7, :18:16, :40:18, :56:{30,47}, :60:27, :67:23
  assign io_memAxi_rd_bits_last = io_memAxi_rd_bits_last_0;	// playground/src/axi/axi.scala:68:23, playground/src/noop/crossbar.scala:17:7, :40:18
  assign io_mmioAxi_wa_ready = io_mmioAxi_wa_ready_0;	// playground/src/axi/axi.scala:101:18, playground/src/noop/crossbar.scala:17:7, :40:18
  assign io_mmioAxi_wd_ready = io_mmioAxi_wd_ready_0;	// playground/src/axi/axi.scala:102:18, playground/src/noop/crossbar.scala:17:7, :40:18
  assign io_mmioAxi_wr_valid = ~_GEN_19 & _GEN_18 & io_outAxi_wr_valid;	// playground/src/axi/axi.scala:87:18, :103:18, :105:18, playground/src/noop/crossbar.scala:17:7, :40:18, :98:23, :104:23
  assign io_mmioAxi_wr_bits_id = _GEN_20 ? 4'h0 : io_outAxi_wr_bits_id;	// playground/src/axi/axi.scala:41:23, :58:23, :68:23, playground/src/noop/crossbar.scala:17:7, :18:16, :40:18, :56:47, :60:27
  assign io_mmioAxi_wr_bits_resp = _GEN_20 ? 2'h0 : io_outAxi_wr_bits_resp;	// playground/src/axi/axi.scala:58:23, :68:23, playground/src/noop/crossbar.scala:17:7, :18:16, :40:18
  assign io_mmioAxi_ra_ready = io_mmioAxi_ra_ready_0;	// playground/src/axi/axi.scala:104:18, playground/src/noop/crossbar.scala:17:7, :40:18
  assign io_mmioAxi_rd_valid = io_mmioAxi_rd_valid_0;	// playground/src/axi/axi.scala:105:18, playground/src/noop/crossbar.scala:17:7, :40:18
  assign io_mmioAxi_rd_bits_id = _GEN_20 ? 4'h0 : io_outAxi_rd_bits_id;	// playground/src/axi/axi.scala:41:23, :68:23, playground/src/noop/crossbar.scala:17:7, :18:16, :40:18, :56:47, :60:27
  assign io_mmioAxi_rd_bits_data = _GEN_20 ? 64'h0 : io_outAxi_rd_bits_data;	// playground/src/axi/axi.scala:68:23, playground/src/noop/crossbar.scala:17:7, :18:16, :40:18
  assign io_mmioAxi_rd_bits_resp = _GEN_20 ? 2'h0 : io_outAxi_rd_bits_resp;	// playground/src/axi/axi.scala:68:23, playground/src/noop/crossbar.scala:17:7, :18:16, :40:18
  assign io_mmioAxi_rd_bits_last = io_mmioAxi_rd_bits_last_0;	// playground/src/axi/axi.scala:68:23, playground/src/noop/crossbar.scala:17:7, :40:18
  assign io_outAxi_wa_valid =
    ~_GEN
    & (_GEN_0
         ? ~_GEN_1 & io_memAxi_wa_valid
         : _GEN_5
             ? io_memAxi_wa_valid
             : ~_GEN_8
               & (_GEN_12 ? io_flashAxi_wa_valid : _GEN_18 & io_mmioAxi_wa_valid));	// playground/src/axi/axi.scala:68:23, :83:18, :87:18, :105:18, playground/src/noop/crossbar.scala:17:7, :22:30, :40:18, :56:{30,47}, :58:29, :60:27, :67:23, :74:23, :80:23, :86:23, :92:23, :98:23, :104:23
  assign io_outAxi_wa_bits_id =
    _GEN_21
      ? 4'h0
      : _GEN_12 ? io_flashAxi_wa_bits_id : _GEN_18 ? io_mmioAxi_wa_bits_id : 4'h0;	// playground/src/axi/axi.scala:41:23, :87:18, :105:18, playground/src/noop/crossbar.scala:17:7, :18:16, :40:18, :56:47, :60:27, :67:23, :74:23, :80:23, :86:23, :92:23, :98:23, :104:23
  assign io_outAxi_wa_bits_addr =
    _GEN
      ? 32'h0
      : _GEN_0
          ? (_GEN_1 ? 32'h0 : io_memAxi_wa_bits_addr)
          : _GEN_5
              ? io_memAxi_wa_bits_addr
              : _GEN_8
                  ? 32'h0
                  : _GEN_12
                      ? io_flashAxi_wa_bits_addr
                      : _GEN_18 ? io_mmioAxi_wa_bits_addr : 32'h0;	// playground/src/axi/axi.scala:41:23, :87:18, :105:18, playground/src/noop/crossbar.scala:17:7, :18:16, :40:18, :56:{30,47}, :60:27, :67:23, :74:23, :80:23, :86:23, :92:23, :98:23, :104:23
  assign io_outAxi_wa_bits_len =
    _GEN
      ? 8'h0
      : _GEN_0
          ? _GEN_2
          : _GEN_5
              ? 8'h7
              : _GEN_8
                  ? 8'h0
                  : _GEN_12
                      ? io_flashAxi_wa_bits_len
                      : _GEN_18 ? io_mmioAxi_wa_bits_len : 8'h0;	// playground/src/axi/axi.scala:41:23, :87:18, :105:18, playground/src/noop/crossbar.scala:17:7, :18:16, :40:18, :56:47, :60:27, :67:23, :74:23, :80:23, :86:23, :92:23, :98:23, :104:23
  assign io_outAxi_wa_bits_size =
    _GEN
      ? 3'h0
      : _GEN_0
          ? _GEN_3
          : _GEN_5
              ? 3'h3
              : _GEN_8
                  ? 3'h0
                  : _GEN_12
                      ? io_flashAxi_wa_bits_size
                      : _GEN_18 ? io_mmioAxi_wa_bits_size : 3'h0;	// playground/src/axi/axi.scala:41:23, :87:18, :105:18, playground/src/noop/crossbar.scala:17:7, :18:16, :40:18, :56:47, :60:27, :67:23, :74:23, :80:23, :86:23, :92:23, :98:23, :104:23
  assign io_outAxi_wa_bits_burst =
    _GEN
      ? 2'h0
      : _GEN_0
          ? _GEN_4
          : _GEN_5
              ? 2'h1
              : _GEN_8
                  ? 2'h0
                  : _GEN_12
                      ? io_flashAxi_wa_bits_burst
                      : _GEN_18 ? io_mmioAxi_wa_bits_burst : 2'h0;	// playground/src/axi/axi.scala:41:23, :87:18, :105:18, playground/src/noop/crossbar.scala:17:7, :18:16, :40:18, :56:47, :60:27, :67:23, :74:23, :80:23, :86:23, :92:23, :98:23, :104:23
  assign io_outAxi_wd_valid =
    ~_GEN
    & (_GEN_0
         ? ~_GEN_1 & io_memAxi_wd_valid
         : _GEN_5
             ? io_memAxi_wd_valid
             : ~_GEN_8
               & (_GEN_12 ? io_flashAxi_wd_valid : _GEN_18 & io_mmioAxi_wd_valid));	// playground/src/axi/axi.scala:68:23, :84:18, :87:18, :105:18, playground/src/noop/crossbar.scala:17:7, :22:30, :40:18, :56:{30,47}, :58:29, :60:27, :67:23, :74:23, :80:23, :86:23, :92:23, :98:23, :104:23
  assign io_outAxi_wd_bits_data =
    _GEN
      ? 64'h0
      : _GEN_0
          ? (_GEN_1 ? 64'h0 : io_memAxi_wd_bits_data)
          : _GEN_5
              ? io_memAxi_wd_bits_data
              : _GEN_8
                  ? 64'h0
                  : _GEN_12
                      ? io_flashAxi_wd_bits_data
                      : _GEN_18 ? io_mmioAxi_wd_bits_data : 64'h0;	// playground/src/axi/axi.scala:50:23, :87:18, :105:18, playground/src/noop/crossbar.scala:17:7, :18:16, :40:18, :56:{30,47}, :60:27, :67:23, :74:23, :80:23, :86:23, :92:23, :98:23, :104:23
  assign io_outAxi_wd_bits_strb =
    _GEN
      ? 8'h0
      : _GEN_0
          ? (_GEN_1 ? 8'h0 : 8'hFF)
          : _GEN_5
              ? 8'hFF
              : _GEN_8
                  ? 8'h0
                  : _GEN_12
                      ? io_flashAxi_wd_bits_strb
                      : _GEN_18 ? io_mmioAxi_wd_bits_strb : 8'h0;	// playground/src/axi/axi.scala:50:23, :87:18, :105:18, playground/src/noop/crossbar.scala:17:7, :18:16, :40:18, :56:{30,47}, :60:27, :67:23, :74:23, :80:23, :86:23, :92:23, :98:23, :104:23
  assign io_outAxi_wd_bits_last =
    ~_GEN
    & (_GEN_0
         ? ~_GEN_1 & io_memAxi_wd_bits_last
         : _GEN_5
             ? io_memAxi_wd_bits_last
             : ~_GEN_8
               & (_GEN_12
                    ? io_flashAxi_wd_bits_last
                    : _GEN_18 & io_mmioAxi_wd_bits_last));	// playground/src/axi/axi.scala:50:23, :68:23, :87:18, :105:18, playground/src/noop/crossbar.scala:17:7, :22:30, :40:18, :56:{30,47}, :58:29, :60:27, :67:23, :74:23, :80:23, :86:23, :92:23, :98:23, :104:23
  assign io_outAxi_wr_ready =
    _GEN_21 | (_GEN_12 ? io_flashAxi_wr_ready : ~_GEN_18 | io_mmioAxi_wr_ready);	// playground/src/axi/axi.scala:41:23, :68:23, :87:18, :105:18, playground/src/noop/crossbar.scala:17:7, :29:24, :40:18, :56:47, :67:23, :74:23, :80:23, :86:23, :92:23, :98:23, :104:23
  assign io_outAxi_ra_valid =
    ~_GEN
    & (_GEN_0
         ? ~_GEN_1 & io_memAxi_ra_valid
         : _GEN_5
             ? io_memAxi_ra_valid
             : _GEN_8
                 ? io_icAxi_ra_valid
                 : _GEN_12 ? io_flashAxi_ra_valid : _GEN_18 & io_mmioAxi_ra_valid);	// playground/src/axi/axi.scala:86:18, :87:18, :105:18, playground/src/noop/crossbar.scala:17:7, :22:30, :40:18, :56:{30,47}, :58:29, :60:27, :67:23, :74:23, :80:23, :86:23, :92:23, :98:23, :104:23
  assign io_outAxi_ra_bits_id =
    _GEN_21
      ? 4'h0
      : _GEN_12 ? io_flashAxi_ra_bits_id : _GEN_18 ? io_mmioAxi_ra_bits_id : 4'h0;	// playground/src/axi/axi.scala:41:23, :87:18, :105:18, playground/src/noop/crossbar.scala:17:7, :18:16, :40:18, :56:47, :60:27, :67:23, :74:23, :80:23, :86:23, :92:23, :98:23, :104:23
  assign io_outAxi_ra_bits_addr =
    _GEN
      ? 32'h0
      : _GEN_0
          ? (_GEN_1 ? 32'h0 : io_memAxi_ra_bits_addr)
          : _GEN_5
              ? io_memAxi_ra_bits_addr
              : _GEN_8
                  ? io_icAxi_ra_bits_addr
                  : _GEN_12
                      ? io_flashAxi_ra_bits_addr
                      : _GEN_18 ? io_mmioAxi_ra_bits_addr : 32'h0;	// playground/src/axi/axi.scala:41:23, :87:18, :105:18, playground/src/noop/crossbar.scala:17:7, :18:16, :40:18, :56:{30,47}, :60:27, :67:23, :74:23, :80:23, :86:23, :92:23, :98:23, :104:23
  assign io_outAxi_ra_bits_len =
    _GEN
      ? 8'h0
      : _GEN_0
          ? _GEN_2
          : _GEN_13
              ? 8'h7
              : _GEN_12
                  ? io_flashAxi_ra_bits_len
                  : _GEN_18 ? io_mmioAxi_ra_bits_len : 8'h0;	// playground/src/axi/axi.scala:41:23, :87:18, :105:18, playground/src/noop/crossbar.scala:17:7, :18:16, :40:18, :56:47, :60:27, :67:23, :74:23, :80:23, :86:23, :92:23, :98:23, :104:23
  assign io_outAxi_ra_bits_size =
    _GEN
      ? 3'h0
      : _GEN_0
          ? _GEN_3
          : _GEN_13
              ? 3'h3
              : _GEN_12
                  ? io_flashAxi_ra_bits_size
                  : _GEN_18 ? io_mmioAxi_ra_bits_size : 3'h0;	// playground/src/axi/axi.scala:41:23, :87:18, :105:18, playground/src/noop/crossbar.scala:17:7, :18:16, :40:18, :56:47, :60:27, :67:23, :74:23, :80:23, :86:23, :92:23, :98:23, :104:23
  assign io_outAxi_ra_bits_burst =
    _GEN
      ? 2'h0
      : _GEN_0
          ? _GEN_4
          : _GEN_13
              ? 2'h1
              : _GEN_12
                  ? io_flashAxi_ra_bits_burst
                  : _GEN_18 ? io_mmioAxi_ra_bits_burst : 2'h0;	// playground/src/axi/axi.scala:41:23, :87:18, :105:18, playground/src/noop/crossbar.scala:17:7, :18:16, :40:18, :56:47, :60:27, :67:23, :74:23, :80:23, :86:23, :92:23, :98:23, :104:23
  assign io_outAxi_rd_ready =
    ~_GEN
    & (_GEN_0
         ? ~_GEN_1
         : _GEN_13 | (_GEN_12 ? io_flashAxi_rd_ready : _GEN_18 & io_mmioAxi_rd_ready));	// playground/src/axi/axi.scala:87:18, :105:18, playground/src/noop/crossbar.scala:17:7, :18:16, :29:24, :40:18, :56:{30,47}, :60:27, :67:23, :74:23, :80:23, :86:23, :92:23, :98:23, :104:23
endmodule

module FetchCrossBar(	// playground/src/noop/fetch.scala:12:7
  input         clock,	// playground/src/noop/fetch.scala:12:7
                reset,	// playground/src/noop/fetch.scala:12:7
  input  [31:0] io_instIO_addr,	// playground/src/noop/fetch.scala:13:16
  output [63:0] io_instIO_inst,	// playground/src/noop/fetch.scala:13:16
  input         io_instIO_arvalid,	// playground/src/noop/fetch.scala:13:16
  output        io_instIO_rvalid,	// playground/src/noop/fetch.scala:13:16
  output [31:0] io_icRead_addr,	// playground/src/noop/fetch.scala:13:16
  input  [63:0] io_icRead_inst,	// playground/src/noop/fetch.scala:13:16
  output        io_icRead_arvalid,	// playground/src/noop/fetch.scala:13:16
  input         io_icRead_rvalid,	// playground/src/noop/fetch.scala:13:16
  output [31:0] io_flashRead_addr,	// playground/src/noop/fetch.scala:13:16
  input  [63:0] io_flashRead_rdata,	// playground/src/noop/fetch.scala:13:16
  input         io_flashRead_rvalid,	// playground/src/noop/fetch.scala:13:16
  output [4:0]  io_flashRead_dc_mode	// playground/src/noop/fetch.scala:13:16
);

  reg pre_mem;	// playground/src/noop/fetch.scala:18:26
  always @(posedge clock) begin	// playground/src/noop/fetch.scala:12:7
    if (reset)	// playground/src/noop/fetch.scala:12:7
      pre_mem <= 1'h0;	// playground/src/noop/fetch.scala:12:7, :18:26
    else if (io_instIO_arvalid)	// playground/src/noop/fetch.scala:13:16
      pre_mem <= io_instIO_addr[31];	// playground/src/noop/fetch.scala:18:26, :19:33
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// playground/src/noop/fetch.scala:12:7
    `ifdef FIRRTL_BEFORE_INITIAL	// playground/src/noop/fetch.scala:12:7
      `FIRRTL_BEFORE_INITIAL	// playground/src/noop/fetch.scala:12:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// playground/src/noop/fetch.scala:12:7
      automatic logic [31:0] _RANDOM[0:0];	// playground/src/noop/fetch.scala:12:7
      `ifdef INIT_RANDOM_PROLOG_	// playground/src/noop/fetch.scala:12:7
        `INIT_RANDOM_PROLOG_	// playground/src/noop/fetch.scala:12:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// playground/src/noop/fetch.scala:12:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// playground/src/noop/fetch.scala:12:7
        pre_mem = _RANDOM[/*Zero width*/ 1'b0][0];	// playground/src/noop/fetch.scala:12:7, :18:26
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// playground/src/noop/fetch.scala:12:7
      `FIRRTL_AFTER_INITIAL	// playground/src/noop/fetch.scala:12:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_instIO_inst = pre_mem ? io_icRead_inst : io_flashRead_rdata;	// playground/src/noop/fetch.scala:12:7, :18:26, :38:18, :39:25, :42:25
  assign io_instIO_rvalid = pre_mem ? io_icRead_rvalid : io_flashRead_rvalid;	// playground/src/noop/fetch.scala:12:7, :18:26, :38:18, :40:26, :43:26
  assign io_icRead_addr = io_instIO_addr;	// playground/src/noop/fetch.scala:12:7
  assign io_icRead_arvalid = io_instIO_arvalid & io_instIO_addr[31];	// playground/src/noop/fetch.scala:12:7, :19:33, :24:25, :26:28, :28:22
  assign io_flashRead_addr = io_instIO_addr;	// playground/src/noop/fetch.scala:12:7
  assign io_flashRead_dc_mode = ~io_instIO_arvalid | io_instIO_addr[31] ? 5'h0 : 5'h7;	// playground/src/noop/fetch.scala:12:7, :19:33, :22:26, :26:28, :28:22, :32:34
endmodule

module Splite64to32(	// playground/src/axi/toaxi.scala:11:7
  input         clock,	// playground/src/axi/toaxi.scala:11:7
                reset,	// playground/src/axi/toaxi.scala:11:7
  input  [31:0] io_data_in_addr,	// playground/src/axi/toaxi.scala:12:16
  output [63:0] io_data_in_rdata,	// playground/src/axi/toaxi.scala:12:16
  output        io_data_in_rvalid,	// playground/src/axi/toaxi.scala:12:16
  input  [4:0]  io_data_in_dc_mode,	// playground/src/axi/toaxi.scala:12:16
  output [31:0] io_data_out_addr,	// playground/src/axi/toaxi.scala:12:16
  input  [63:0] io_data_out_rdata,	// playground/src/axi/toaxi.scala:12:16
  input         io_data_out_rvalid,	// playground/src/axi/toaxi.scala:12:16
  output [4:0]  io_data_out_dc_mode,	// playground/src/axi/toaxi.scala:12:16
  input         io_data_out_ready	// playground/src/axi/toaxi.scala:12:16
);

  reg  [31:0] data_buf;	// playground/src/axi/toaxi.scala:16:27
  reg  [31:0] addr_r;	// playground/src/axi/toaxi.scala:18:25
  reg         is_64;	// playground/src/axi/toaxi.scala:19:24
  reg         busy;	// playground/src/axi/toaxi.scala:20:23
  reg         state;	// playground/src/axi/toaxi.scala:21:24
  wire        io_data_in_rvalid_0 = ~state & busy & io_data_out_rvalid;	// playground/src/axi/toaxi.scala:20:23, :21:24, :24:52, :26:18, :43:27, :44:39
  wire [4:0]  io_data_out_dc_mode_0 = state | (|io_data_in_dc_mode) ? 5'h16 : 5'h0;	// playground/src/axi/toaxi.scala:21:24, :22:39, :26:18, :28:{41,54}, :31:41
  always @(posedge clock) begin	// playground/src/axi/toaxi.scala:11:7
    if (reset) begin	// playground/src/axi/toaxi.scala:11:7
      data_buf <= 32'h0;	// playground/src/axi/toaxi.scala:16:27
      addr_r <= 32'h0;	// playground/src/axi/toaxi.scala:16:27, :18:25
      is_64 <= 1'h0;	// playground/src/axi/toaxi.scala:19:24
      busy <= 1'h0;	// playground/src/axi/toaxi.scala:19:24, :20:23
      state <= 1'h0;	// playground/src/axi/toaxi.scala:19:24, :21:24
    end
    else begin	// playground/src/axi/toaxi.scala:11:7
      automatic logic hs_out;	// playground/src/axi/toaxi.scala:22:53
      automatic logic _GEN;	// playground/src/axi/toaxi.scala:21:24, :28:54, :33:68, :34:31
      hs_out =
        (|{io_data_out_dc_mode_0[4], io_data_out_dc_mode_0[2:1]}) & io_data_out_ready;	// playground/src/axi/toaxi.scala:22:{39,53}, :26:18, :28:54
      _GEN = (|io_data_in_dc_mode) & hs_out;	// playground/src/axi/toaxi.scala:21:24, :22:53, :28:{41,54}, :33:68, :34:31
      if (state & io_data_out_rvalid)	// playground/src/axi/toaxi.scala:16:27, :21:24, :26:18
        data_buf <= io_data_out_rdata[31:0];	// playground/src/axi/toaxi.scala:16:27, :49:26
      if (~state & _GEN)	// playground/src/axi/toaxi.scala:18:25, :21:24, :26:18, :28:54, :33:68, :34:31, :35:32
        addr_r <= {io_data_in_addr[31:3], 3'h0};	// playground/src/axi/toaxi.scala:18:25, :30:{44,60}, :35:38
      if (~state & (|io_data_in_dc_mode))	// playground/src/axi/toaxi.scala:19:24, :21:24, :26:18, :28:{41,54}, :33:68
        is_64 <= hs_out | ~hs_out & is_64;	// playground/src/axi/toaxi.scala:19:24, :22:53, :33:68, :36:31, :37:39, :38:31
      if (state)	// playground/src/axi/toaxi.scala:21:24
        state <= ~(state & hs_out) & state;	// playground/src/axi/toaxi.scala:21:24, :22:53, :26:18, :53:25, :54:23
      else begin	// playground/src/axi/toaxi.scala:21:24
        busy <= (|io_data_in_dc_mode) | ~io_data_in_rvalid_0 & busy;	// playground/src/axi/toaxi.scala:20:23, :24:52, :26:18, :28:{41,54}, :29:26, :40:46, :41:26, :43:27, :44:39
        state <= _GEN | state;	// playground/src/axi/toaxi.scala:21:24, :28:54, :33:68, :34:31
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// playground/src/axi/toaxi.scala:11:7
    `ifdef FIRRTL_BEFORE_INITIAL	// playground/src/axi/toaxi.scala:11:7
      `FIRRTL_BEFORE_INITIAL	// playground/src/axi/toaxi.scala:11:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// playground/src/axi/toaxi.scala:11:7
      automatic logic [31:0] _RANDOM[0:2];	// playground/src/axi/toaxi.scala:11:7
      `ifdef INIT_RANDOM_PROLOG_	// playground/src/axi/toaxi.scala:11:7
        `INIT_RANDOM_PROLOG_	// playground/src/axi/toaxi.scala:11:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// playground/src/axi/toaxi.scala:11:7
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// playground/src/axi/toaxi.scala:11:7
        end	// playground/src/axi/toaxi.scala:11:7
        data_buf = _RANDOM[2'h0];	// playground/src/axi/toaxi.scala:11:7, :16:27
        addr_r = _RANDOM[2'h1];	// playground/src/axi/toaxi.scala:11:7, :18:25
        is_64 = _RANDOM[2'h2][0];	// playground/src/axi/toaxi.scala:11:7, :19:24
        busy = _RANDOM[2'h2][1];	// playground/src/axi/toaxi.scala:11:7, :19:24, :20:23
        state = _RANDOM[2'h2][2];	// playground/src/axi/toaxi.scala:11:7, :19:24, :21:24
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// playground/src/axi/toaxi.scala:11:7
      `FIRRTL_AFTER_INITIAL	// playground/src/axi/toaxi.scala:11:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_data_in_rdata =
    is_64 ? {io_data_out_rdata[31:0], data_buf} : io_data_out_rdata;	// playground/src/axi/toaxi.scala:11:7, :16:27, :19:24, :25:{28,39,57}
  assign io_data_in_rvalid = io_data_in_rvalid_0;	// playground/src/axi/toaxi.scala:11:7, :24:52, :26:18, :43:27, :44:39
  assign io_data_out_addr =
    state
      ? addr_r + 32'h4
      : (|io_data_in_dc_mode) ? {io_data_in_addr[31:3], 3'h0} : 32'h0;	// playground/src/axi/toaxi.scala:11:7, :16:27, :18:25, :21:24, :23:108, :26:18, :28:{41,54}, :30:{38,44,60}, :51:40
  assign io_data_out_dc_mode = io_data_out_dc_mode_0;	// playground/src/axi/toaxi.scala:11:7, :26:18, :28:54
endmodule

module MemCrossBar(	// playground/src/noop/memory.scala:15:7
  input         clock,	// playground/src/noop/memory.scala:15:7
                reset,	// playground/src/noop/memory.scala:15:7
  input  [31:0] io_dataRW_addr,	// playground/src/noop/memory.scala:16:16
  output [63:0] io_dataRW_rdata,	// playground/src/noop/memory.scala:16:16
  output        io_dataRW_rvalid,	// playground/src/noop/memory.scala:16:16
  input  [63:0] io_dataRW_wdata,	// playground/src/noop/memory.scala:16:16
  input  [4:0]  io_dataRW_dc_mode,	// playground/src/noop/memory.scala:16:16
                io_dataRW_amo,	// playground/src/noop/memory.scala:16:16
  output        io_dataRW_ready,	// playground/src/noop/memory.scala:16:16
  output [31:0] io_mmio_addr,	// playground/src/noop/memory.scala:16:16
  input  [63:0] io_mmio_rdata,	// playground/src/noop/memory.scala:16:16
  input         io_mmio_rvalid,	// playground/src/noop/memory.scala:16:16
  output [63:0] io_mmio_wdata,	// playground/src/noop/memory.scala:16:16
  output [4:0]  io_mmio_dc_mode,	// playground/src/noop/memory.scala:16:16
  input         io_mmio_ready,	// playground/src/noop/memory.scala:16:16
  output [31:0] io_dcRW_addr,	// playground/src/noop/memory.scala:16:16
  input  [63:0] io_dcRW_rdata,	// playground/src/noop/memory.scala:16:16
  input         io_dcRW_rvalid,	// playground/src/noop/memory.scala:16:16
  output [63:0] io_dcRW_wdata,	// playground/src/noop/memory.scala:16:16
  output [4:0]  io_dcRW_dc_mode,	// playground/src/noop/memory.scala:16:16
                io_dcRW_amo,	// playground/src/noop/memory.scala:16:16
  input         io_dcRW_ready,	// playground/src/noop/memory.scala:16:16
  output [31:0] io_clintIO_addr,	// playground/src/noop/memory.scala:16:16
  input  [63:0] io_clintIO_rdata,	// playground/src/noop/memory.scala:16:16
  output [63:0] io_clintIO_wdata,	// playground/src/noop/memory.scala:16:16
  output        io_clintIO_wvalid,	// playground/src/noop/memory.scala:16:16
  output [31:0] io_plicIO_addr,	// playground/src/noop/memory.scala:16:16
  input  [63:0] io_plicIO_rdata,	// playground/src/noop/memory.scala:16:16
  output [63:0] io_plicIO_wdata,	// playground/src/noop/memory.scala:16:16
  output        io_plicIO_wvalid,	// playground/src/noop/memory.scala:16:16
                io_plicIO_arvalid	// playground/src/noop/memory.scala:16:16
);

  reg  [1:0]  pre_type;	// playground/src/noop/memory.scala:23:30
  reg  [63:0] data_r;	// playground/src/noop/memory.scala:24:30
  reg         data_valid;	// playground/src/noop/memory.scala:25:30
  wire        is_clint =
    io_dataRW_addr == 32'h200BFF8 | io_dataRW_addr == 32'h2004000
    | io_dataRW_addr == 32'h2000000;	// playground/src/noop/memory.scala:27:{38,66,79,97}
  wire        is_plic = io_dataRW_addr > 32'hBFFFFFF & io_dataRW_addr < 32'h10000000;	// playground/src/noop/memory.scala:28:{38,51,69}
  wire        inp_mem = io_dataRW_addr[31] & io_dataRW_addr < 32'h90000000;	// playground/src/noop/memory.scala:29:{38,55,73}
  wire        _GEN = is_clint | is_plic;	// playground/src/noop/memory.scala:25:30, :27:79, :28:51, :47:23, :51:33, :52:28, :57:33
  wire        _GEN_0 = (pre_type == 2'h2 | (&pre_type)) & data_valid;	// playground/src/noop/memory.scala:15:7, :23:30, :25:30, :68:{20,28,40,49}
  wire        _GEN_1 = pre_type == 2'h1;	// playground/src/noop/memory.scala:15:7, :23:30, :72:25
  wire        _GEN_2 = pre_type == 2'h0;	// playground/src/noop/memory.scala:15:7, :23:30, :75:25
  always @(posedge clock) begin	// playground/src/noop/memory.scala:15:7
    if (reset) begin	// playground/src/noop/memory.scala:15:7
      pre_type <= 2'h0;	// playground/src/noop/memory.scala:15:7, :23:30
      data_r <= 64'h0;	// playground/src/noop/memory.scala:24:30
      data_valid <= 1'h0;	// playground/src/noop/memory.scala:25:30
    end
    else begin	// playground/src/noop/memory.scala:15:7
      if (|io_dataRW_dc_mode) begin	// playground/src/noop/memory.scala:46:28
        pre_type <= is_clint ? 2'h2 : is_plic ? 2'h3 : {1'h0, inp_mem};	// playground/src/noop/memory.scala:15:7, :23:30, :25:30, :27:79, :28:51, :29:55, :47:23, :48:33, :52:28, :53:33, :58:28, :59:29, :63:29
        if (is_clint)	// playground/src/noop/memory.scala:27:79
          data_r <= io_clintIO_rdata;	// playground/src/noop/memory.scala:24:30
        else if (is_plic)	// playground/src/noop/memory.scala:28:51
          data_r <= io_plicIO_rdata;	// playground/src/noop/memory.scala:24:30
      end
      data_valid <= ~_GEN_0 & ((|io_dataRW_dc_mode) & _GEN | data_valid);	// playground/src/noop/memory.scala:25:30, :46:{28,41}, :47:23, :51:33, :52:28, :57:33, :68:{49,63}, :71:29
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// playground/src/noop/memory.scala:15:7
    `ifdef FIRRTL_BEFORE_INITIAL	// playground/src/noop/memory.scala:15:7
      `FIRRTL_BEFORE_INITIAL	// playground/src/noop/memory.scala:15:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// playground/src/noop/memory.scala:15:7
      automatic logic [31:0] _RANDOM[0:2];	// playground/src/noop/memory.scala:15:7
      `ifdef INIT_RANDOM_PROLOG_	// playground/src/noop/memory.scala:15:7
        `INIT_RANDOM_PROLOG_	// playground/src/noop/memory.scala:15:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// playground/src/noop/memory.scala:15:7
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// playground/src/noop/memory.scala:15:7
        end	// playground/src/noop/memory.scala:15:7
        pre_type = _RANDOM[2'h0][1:0];	// playground/src/noop/memory.scala:15:7, :23:30
        data_r = {_RANDOM[2'h0][31:2], _RANDOM[2'h1], _RANDOM[2'h2][1:0]};	// playground/src/noop/memory.scala:15:7, :23:30, :24:30
        data_valid = _RANDOM[2'h2][2];	// playground/src/noop/memory.scala:15:7, :24:30, :25:30
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// playground/src/noop/memory.scala:15:7
      `FIRRTL_AFTER_INITIAL	// playground/src/noop/memory.scala:15:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_dataRW_rdata =
    _GEN_0 ? data_r : _GEN_1 ? io_dcRW_rdata : _GEN_2 ? io_mmio_rdata : 64'h0;	// playground/src/noop/memory.scala:15:7, :24:30, :68:{49,63}, :69:29, :72:{25,33}, :73:29, :75:{25,33}, :76:29, :79:29
  assign io_dataRW_rvalid = _GEN_0 | (_GEN_1 ? io_dcRW_rvalid : _GEN_2 & io_mmio_rvalid);	// playground/src/noop/memory.scala:15:7, :68:{49,63}, :70:29, :72:{25,33}, :74:29, :75:{25,33}, :77:29, :80:29
  assign io_dataRW_ready =
    (|io_dataRW_dc_mode) & ~_GEN & (inp_mem ? io_dcRW_ready : io_mmio_ready);	// playground/src/noop/memory.scala:15:7, :25:30, :29:55, :42:21, :46:{28,41}, :47:23, :51:33, :52:28, :57:33, :58:28, :61:29, :65:29
  assign io_mmio_addr = io_dataRW_addr;	// playground/src/noop/memory.scala:15:7
  assign io_mmio_wdata = io_dataRW_wdata;	// playground/src/noop/memory.scala:15:7
  assign io_mmio_dc_mode =
    ~(|io_dataRW_dc_mode) | is_clint | is_plic | inp_mem ? 5'h0 : io_dataRW_dc_mode;	// playground/src/noop/memory.scala:15:7, :27:79, :28:51, :29:55, :37:21, :38:21, :46:{28,41}, :47:23
  assign io_dcRW_addr = io_dataRW_addr;	// playground/src/noop/memory.scala:15:7
  assign io_dcRW_wdata = io_dataRW_wdata;	// playground/src/noop/memory.scala:15:7
  assign io_dcRW_dc_mode =
    ~(|io_dataRW_dc_mode) | _GEN | ~inp_mem ? 5'h0 : io_dataRW_dc_mode;	// playground/src/noop/memory.scala:15:7, :25:30, :29:55, :37:21, :46:{28,41}, :47:23, :51:33, :52:28, :57:33, :58:28
  assign io_dcRW_amo = io_dataRW_amo;	// playground/src/noop/memory.scala:15:7
  assign io_clintIO_addr = io_dataRW_addr;	// playground/src/noop/memory.scala:15:7
  assign io_clintIO_wdata = io_dataRW_wdata;	// playground/src/noop/memory.scala:15:7
  assign io_clintIO_wvalid = (|io_dataRW_dc_mode) & is_clint & io_dataRW_dc_mode[3];	// playground/src/noop/memory.scala:15:7, :27:79, :43:23, :46:{28,41}, :47:23, :49:{33,53}
  assign io_plicIO_addr = io_dataRW_addr;	// playground/src/noop/memory.scala:15:7
  assign io_plicIO_wdata = io_dataRW_wdata;	// playground/src/noop/memory.scala:15:7
  assign io_plicIO_wvalid =
    (|io_dataRW_dc_mode) & ~is_clint & is_plic & io_dataRW_dc_mode[3];	// playground/src/noop/memory.scala:15:7, :27:79, :28:51, :44:23, :45:23, :46:{28,41}, :47:23, :52:28, :55:53
  assign io_plicIO_arvalid =
    (|io_dataRW_dc_mode) & ~is_clint & is_plic & io_dataRW_dc_mode[2];	// playground/src/noop/memory.scala:15:7, :27:79, :28:51, :45:23, :46:{28,41}, :47:23, :52:28, :54:53
endmodule

module MaxPeriodFibonacciLFSR_2(	// src/main/scala/chisel3/util/random/FibonacciLFSR.scala:65:7
  input  clock,	// src/main/scala/chisel3/util/random/FibonacciLFSR.scala:65:7
         reset,	// src/main/scala/chisel3/util/random/FibonacciLFSR.scala:65:7
  output io_out_0,	// src/main/scala/chisel3/util/random/PRNG.scala:42:22
         io_out_1,	// src/main/scala/chisel3/util/random/PRNG.scala:42:22
         io_out_2,	// src/main/scala/chisel3/util/random/PRNG.scala:42:22
         io_out_3	// src/main/scala/chisel3/util/random/PRNG.scala:42:22
);

  reg state_0;	// src/main/scala/chisel3/util/random/PRNG.scala:55:49
  reg state_1;	// src/main/scala/chisel3/util/random/PRNG.scala:55:49
  reg state_2;	// src/main/scala/chisel3/util/random/PRNG.scala:55:49
  reg state_3;	// src/main/scala/chisel3/util/random/PRNG.scala:55:49
  always @(posedge clock) begin	// src/main/scala/chisel3/util/random/FibonacciLFSR.scala:65:7
    if (reset) begin	// src/main/scala/chisel3/util/random/FibonacciLFSR.scala:65:7
      state_0 <= 1'h1;	// src/main/scala/chisel3/util/random/FibonacciLFSR.scala:65:7, src/main/scala/chisel3/util/random/PRNG.scala:55:49
      state_1 <= 1'h0;	// src/main/scala/chisel3/util/random/FibonacciLFSR.scala:65:7, src/main/scala/chisel3/util/random/PRNG.scala:55:49
      state_2 <= 1'h0;	// src/main/scala/chisel3/util/random/FibonacciLFSR.scala:65:7, src/main/scala/chisel3/util/random/PRNG.scala:55:49
      state_3 <= 1'h0;	// src/main/scala/chisel3/util/random/FibonacciLFSR.scala:65:7, src/main/scala/chisel3/util/random/PRNG.scala:55:49
    end
    else begin	// src/main/scala/chisel3/util/random/FibonacciLFSR.scala:65:7
      state_0 <= state_3 ^ state_2;	// src/main/scala/chisel3/util/random/LFSR.scala:15:41, src/main/scala/chisel3/util/random/PRNG.scala:55:49
      state_1 <= state_0;	// src/main/scala/chisel3/util/random/PRNG.scala:55:49
      state_2 <= state_1;	// src/main/scala/chisel3/util/random/PRNG.scala:55:49
      state_3 <= state_2;	// src/main/scala/chisel3/util/random/PRNG.scala:55:49
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/random/FibonacciLFSR.scala:65:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/random/FibonacciLFSR.scala:65:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/random/FibonacciLFSR.scala:65:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/random/FibonacciLFSR.scala:65:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/random/FibonacciLFSR.scala:65:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/random/FibonacciLFSR.scala:65:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/random/FibonacciLFSR.scala:65:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/random/FibonacciLFSR.scala:65:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/random/FibonacciLFSR.scala:65:7
        state_0 = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/random/FibonacciLFSR.scala:65:7, src/main/scala/chisel3/util/random/PRNG.scala:55:49
        state_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/random/FibonacciLFSR.scala:65:7, src/main/scala/chisel3/util/random/PRNG.scala:55:49
        state_2 = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/random/FibonacciLFSR.scala:65:7, src/main/scala/chisel3/util/random/PRNG.scala:55:49
        state_3 = _RANDOM[/*Zero width*/ 1'b0][3];	// src/main/scala/chisel3/util/random/FibonacciLFSR.scala:65:7, src/main/scala/chisel3/util/random/PRNG.scala:55:49
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/random/FibonacciLFSR.scala:65:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/random/FibonacciLFSR.scala:65:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_out_0 = state_0;	// src/main/scala/chisel3/util/random/FibonacciLFSR.scala:65:7, src/main/scala/chisel3/util/random/PRNG.scala:55:49
  assign io_out_1 = state_1;	// src/main/scala/chisel3/util/random/FibonacciLFSR.scala:65:7, src/main/scala/chisel3/util/random/PRNG.scala:55:49
  assign io_out_2 = state_2;	// src/main/scala/chisel3/util/random/FibonacciLFSR.scala:65:7, src/main/scala/chisel3/util/random/PRNG.scala:55:49
  assign io_out_3 = state_3;	// src/main/scala/chisel3/util/random/FibonacciLFSR.scala:65:7, src/main/scala/chisel3/util/random/PRNG.scala:55:49
endmodule

module TLB(	// playground/src/noop/tlb.scala:32:7
  input         clock,	// playground/src/noop/tlb.scala:32:7
                reset,	// playground/src/noop/tlb.scala:32:7
  input  [63:0] io_va2pa_vaddr,	// playground/src/noop/tlb.scala:33:16
  input         io_va2pa_vvalid,	// playground/src/noop/tlb.scala:33:16
  input  [1:0]  io_va2pa_m_type,	// playground/src/noop/tlb.scala:33:16
  output [31:0] io_va2pa_paddr,	// playground/src/noop/tlb.scala:33:16
  output        io_va2pa_pvalid,	// playground/src/noop/tlb.scala:33:16
  output [63:0] io_va2pa_tlb_excep_cause,	// playground/src/noop/tlb.scala:33:16
                io_va2pa_tlb_excep_tval,	// playground/src/noop/tlb.scala:33:16
  output        io_va2pa_tlb_excep_en,	// playground/src/noop/tlb.scala:33:16
  input  [1:0]  io_mmuState_priv,	// playground/src/noop/tlb.scala:33:16
  input  [63:0] io_mmuState_mstatus,	// playground/src/noop/tlb.scala:33:16
                io_mmuState_satp,	// playground/src/noop/tlb.scala:33:16
  input         io_flush,	// playground/src/noop/tlb.scala:33:16
  output [31:0] io_dcacheRW_addr,	// playground/src/noop/tlb.scala:33:16
  input  [63:0] io_dcacheRW_rdata,	// playground/src/noop/tlb.scala:33:16
  input         io_dcacheRW_rvalid,	// playground/src/noop/tlb.scala:33:16
  output [63:0] io_dcacheRW_wdata,	// playground/src/noop/tlb.scala:33:16
  output [4:0]  io_dcacheRW_dc_mode,	// playground/src/noop/tlb.scala:33:16
  input         io_dcacheRW_ready	// playground/src/noop/tlb.scala:33:16
);

  wire        _select_prng_io_out_0;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire        _select_prng_io_out_1;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire        _select_prng_io_out_2;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire        _select_prng_io_out_3;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  reg  [51:0] tag_0;	// playground/src/noop/tlb.scala:39:26
  reg  [51:0] tag_1;	// playground/src/noop/tlb.scala:39:26
  reg  [51:0] tag_2;	// playground/src/noop/tlb.scala:39:26
  reg  [51:0] tag_3;	// playground/src/noop/tlb.scala:39:26
  reg  [51:0] tag_4;	// playground/src/noop/tlb.scala:39:26
  reg  [51:0] tag_5;	// playground/src/noop/tlb.scala:39:26
  reg  [51:0] tag_6;	// playground/src/noop/tlb.scala:39:26
  reg  [51:0] tag_7;	// playground/src/noop/tlb.scala:39:26
  reg  [51:0] tag_8;	// playground/src/noop/tlb.scala:39:26
  reg  [51:0] tag_9;	// playground/src/noop/tlb.scala:39:26
  reg  [51:0] tag_10;	// playground/src/noop/tlb.scala:39:26
  reg  [51:0] tag_11;	// playground/src/noop/tlb.scala:39:26
  reg  [51:0] tag_12;	// playground/src/noop/tlb.scala:39:26
  reg  [51:0] tag_13;	// playground/src/noop/tlb.scala:39:26
  reg  [51:0] tag_14;	// playground/src/noop/tlb.scala:39:26
  reg  [51:0] tag_15;	// playground/src/noop/tlb.scala:39:26
  reg  [19:0] paddr_0;	// playground/src/noop/tlb.scala:40:26
  reg  [19:0] paddr_1;	// playground/src/noop/tlb.scala:40:26
  reg  [19:0] paddr_2;	// playground/src/noop/tlb.scala:40:26
  reg  [19:0] paddr_3;	// playground/src/noop/tlb.scala:40:26
  reg  [19:0] paddr_4;	// playground/src/noop/tlb.scala:40:26
  reg  [19:0] paddr_5;	// playground/src/noop/tlb.scala:40:26
  reg  [19:0] paddr_6;	// playground/src/noop/tlb.scala:40:26
  reg  [19:0] paddr_7;	// playground/src/noop/tlb.scala:40:26
  reg  [19:0] paddr_8;	// playground/src/noop/tlb.scala:40:26
  reg  [19:0] paddr_9;	// playground/src/noop/tlb.scala:40:26
  reg  [19:0] paddr_10;	// playground/src/noop/tlb.scala:40:26
  reg  [19:0] paddr_11;	// playground/src/noop/tlb.scala:40:26
  reg  [19:0] paddr_12;	// playground/src/noop/tlb.scala:40:26
  reg  [19:0] paddr_13;	// playground/src/noop/tlb.scala:40:26
  reg  [19:0] paddr_14;	// playground/src/noop/tlb.scala:40:26
  reg  [19:0] paddr_15;	// playground/src/noop/tlb.scala:40:26
  reg  [9:0]  info_0;	// playground/src/noop/tlb.scala:41:26
  reg  [9:0]  info_1;	// playground/src/noop/tlb.scala:41:26
  reg  [9:0]  info_2;	// playground/src/noop/tlb.scala:41:26
  reg  [9:0]  info_3;	// playground/src/noop/tlb.scala:41:26
  reg  [9:0]  info_4;	// playground/src/noop/tlb.scala:41:26
  reg  [9:0]  info_5;	// playground/src/noop/tlb.scala:41:26
  reg  [9:0]  info_6;	// playground/src/noop/tlb.scala:41:26
  reg  [9:0]  info_7;	// playground/src/noop/tlb.scala:41:26
  reg  [9:0]  info_8;	// playground/src/noop/tlb.scala:41:26
  reg  [9:0]  info_9;	// playground/src/noop/tlb.scala:41:26
  reg  [9:0]  info_10;	// playground/src/noop/tlb.scala:41:26
  reg  [9:0]  info_11;	// playground/src/noop/tlb.scala:41:26
  reg  [9:0]  info_12;	// playground/src/noop/tlb.scala:41:26
  reg  [9:0]  info_13;	// playground/src/noop/tlb.scala:41:26
  reg  [9:0]  info_14;	// playground/src/noop/tlb.scala:41:26
  reg  [9:0]  info_15;	// playground/src/noop/tlb.scala:41:26
  reg  [31:0] pte_addr_0;	// playground/src/noop/tlb.scala:42:30
  reg  [31:0] pte_addr_1;	// playground/src/noop/tlb.scala:42:30
  reg  [31:0] pte_addr_2;	// playground/src/noop/tlb.scala:42:30
  reg  [31:0] pte_addr_3;	// playground/src/noop/tlb.scala:42:30
  reg  [31:0] pte_addr_4;	// playground/src/noop/tlb.scala:42:30
  reg  [31:0] pte_addr_5;	// playground/src/noop/tlb.scala:42:30
  reg  [31:0] pte_addr_6;	// playground/src/noop/tlb.scala:42:30
  reg  [31:0] pte_addr_7;	// playground/src/noop/tlb.scala:42:30
  reg  [31:0] pte_addr_8;	// playground/src/noop/tlb.scala:42:30
  reg  [31:0] pte_addr_9;	// playground/src/noop/tlb.scala:42:30
  reg  [31:0] pte_addr_10;	// playground/src/noop/tlb.scala:42:30
  reg  [31:0] pte_addr_11;	// playground/src/noop/tlb.scala:42:30
  reg  [31:0] pte_addr_12;	// playground/src/noop/tlb.scala:42:30
  reg  [31:0] pte_addr_13;	// playground/src/noop/tlb.scala:42:30
  reg  [31:0] pte_addr_14;	// playground/src/noop/tlb.scala:42:30
  reg  [31:0] pte_addr_15;	// playground/src/noop/tlb.scala:42:30
  reg  [1:0]  pte_level_0;	// playground/src/noop/tlb.scala:43:30
  reg  [1:0]  pte_level_1;	// playground/src/noop/tlb.scala:43:30
  reg  [1:0]  pte_level_2;	// playground/src/noop/tlb.scala:43:30
  reg  [1:0]  pte_level_3;	// playground/src/noop/tlb.scala:43:30
  reg  [1:0]  pte_level_4;	// playground/src/noop/tlb.scala:43:30
  reg  [1:0]  pte_level_5;	// playground/src/noop/tlb.scala:43:30
  reg  [1:0]  pte_level_6;	// playground/src/noop/tlb.scala:43:30
  reg  [1:0]  pte_level_7;	// playground/src/noop/tlb.scala:43:30
  reg  [1:0]  pte_level_8;	// playground/src/noop/tlb.scala:43:30
  reg  [1:0]  pte_level_9;	// playground/src/noop/tlb.scala:43:30
  reg  [1:0]  pte_level_10;	// playground/src/noop/tlb.scala:43:30
  reg  [1:0]  pte_level_11;	// playground/src/noop/tlb.scala:43:30
  reg  [1:0]  pte_level_12;	// playground/src/noop/tlb.scala:43:30
  reg  [1:0]  pte_level_13;	// playground/src/noop/tlb.scala:43:30
  reg  [1:0]  pte_level_14;	// playground/src/noop/tlb.scala:43:30
  reg  [1:0]  pte_level_15;	// playground/src/noop/tlb.scala:43:30
  reg         valid_0;	// playground/src/noop/tlb.scala:44:26
  reg         valid_1;	// playground/src/noop/tlb.scala:44:26
  reg         valid_2;	// playground/src/noop/tlb.scala:44:26
  reg         valid_3;	// playground/src/noop/tlb.scala:44:26
  reg         valid_4;	// playground/src/noop/tlb.scala:44:26
  reg         valid_5;	// playground/src/noop/tlb.scala:44:26
  reg         valid_6;	// playground/src/noop/tlb.scala:44:26
  reg         valid_7;	// playground/src/noop/tlb.scala:44:26
  reg         valid_8;	// playground/src/noop/tlb.scala:44:26
  reg         valid_9;	// playground/src/noop/tlb.scala:44:26
  reg         valid_10;	// playground/src/noop/tlb.scala:44:26
  reg         valid_11;	// playground/src/noop/tlb.scala:44:26
  reg         valid_12;	// playground/src/noop/tlb.scala:44:26
  reg         valid_13;	// playground/src/noop/tlb.scala:44:26
  reg         valid_14;	// playground/src/noop/tlb.scala:44:26
  reg         valid_15;	// playground/src/noop/tlb.scala:44:26
  reg  [63:0] pre_addr;	// playground/src/noop/tlb.scala:46:30
  reg  [31:0] pte_addr_r;	// playground/src/noop/tlb.scala:47:30
  reg  [63:0] wpte_data_r;	// playground/src/noop/tlb.scala:48:30
  reg  [4:0]  dc_mode_r;	// playground/src/noop/tlb.scala:49:30
  reg         out_valid_r;	// playground/src/noop/tlb.scala:51:30
  reg  [31:0] out_paddr_r;	// playground/src/noop/tlb.scala:52:30
  reg  [63:0] out_excep_r_cause;	// playground/src/noop/tlb.scala:53:30
  reg  [63:0] out_excep_r_tval;	// playground/src/noop/tlb.scala:53:30
  reg         out_excep_r_en;	// playground/src/noop/tlb.scala:53:30
  reg  [1:0]  state;	// playground/src/noop/tlb.scala:84:24
  reg         flush_r;	// playground/src/noop/tlb.scala:85:26
  reg  [1:0]  m_type_r;	// playground/src/noop/tlb.scala:95:27
  wire        io_va2pa_ready = io_va2pa_vvalid & ~(|state) & ~io_flush & ~flush_r;	// playground/src/noop/tlb.scala:84:24, :85:26, :87:20, :98:{50,64,74,77}
  reg  [3:0]  select_r;	// playground/src/noop/tlb.scala:130:27
  reg  [7:0]  offset;	// playground/src/noop/tlb.scala:131:26
  reg  [1:0]  level;	// playground/src/noop/tlb.scala:132:26
  reg         wpte_hs_r;	// playground/src/noop/tlb.scala:134:28
  always @(posedge clock) begin	// playground/src/noop/tlb.scala:32:7
    if (reset) begin	// playground/src/noop/tlb.scala:32:7
      tag_0 <= 52'h0;	// playground/src/noop/tlb.scala:39:{26,34}
      tag_1 <= 52'h0;	// playground/src/noop/tlb.scala:39:{26,34}
      tag_2 <= 52'h0;	// playground/src/noop/tlb.scala:39:{26,34}
      tag_3 <= 52'h0;	// playground/src/noop/tlb.scala:39:{26,34}
      tag_4 <= 52'h0;	// playground/src/noop/tlb.scala:39:{26,34}
      tag_5 <= 52'h0;	// playground/src/noop/tlb.scala:39:{26,34}
      tag_6 <= 52'h0;	// playground/src/noop/tlb.scala:39:{26,34}
      tag_7 <= 52'h0;	// playground/src/noop/tlb.scala:39:{26,34}
      tag_8 <= 52'h0;	// playground/src/noop/tlb.scala:39:{26,34}
      tag_9 <= 52'h0;	// playground/src/noop/tlb.scala:39:{26,34}
      tag_10 <= 52'h0;	// playground/src/noop/tlb.scala:39:{26,34}
      tag_11 <= 52'h0;	// playground/src/noop/tlb.scala:39:{26,34}
      tag_12 <= 52'h0;	// playground/src/noop/tlb.scala:39:{26,34}
      tag_13 <= 52'h0;	// playground/src/noop/tlb.scala:39:{26,34}
      tag_14 <= 52'h0;	// playground/src/noop/tlb.scala:39:{26,34}
      tag_15 <= 52'h0;	// playground/src/noop/tlb.scala:39:{26,34}
      paddr_0 <= 20'h0;	// playground/src/noop/tlb.scala:40:{26,34}
      paddr_1 <= 20'h0;	// playground/src/noop/tlb.scala:40:{26,34}
      paddr_2 <= 20'h0;	// playground/src/noop/tlb.scala:40:{26,34}
      paddr_3 <= 20'h0;	// playground/src/noop/tlb.scala:40:{26,34}
      paddr_4 <= 20'h0;	// playground/src/noop/tlb.scala:40:{26,34}
      paddr_5 <= 20'h0;	// playground/src/noop/tlb.scala:40:{26,34}
      paddr_6 <= 20'h0;	// playground/src/noop/tlb.scala:40:{26,34}
      paddr_7 <= 20'h0;	// playground/src/noop/tlb.scala:40:{26,34}
      paddr_8 <= 20'h0;	// playground/src/noop/tlb.scala:40:{26,34}
      paddr_9 <= 20'h0;	// playground/src/noop/tlb.scala:40:{26,34}
      paddr_10 <= 20'h0;	// playground/src/noop/tlb.scala:40:{26,34}
      paddr_11 <= 20'h0;	// playground/src/noop/tlb.scala:40:{26,34}
      paddr_12 <= 20'h0;	// playground/src/noop/tlb.scala:40:{26,34}
      paddr_13 <= 20'h0;	// playground/src/noop/tlb.scala:40:{26,34}
      paddr_14 <= 20'h0;	// playground/src/noop/tlb.scala:40:{26,34}
      paddr_15 <= 20'h0;	// playground/src/noop/tlb.scala:40:{26,34}
      info_0 <= 10'h0;	// playground/src/noop/tlb.scala:41:{26,34}
      info_1 <= 10'h0;	// playground/src/noop/tlb.scala:41:{26,34}
      info_2 <= 10'h0;	// playground/src/noop/tlb.scala:41:{26,34}
      info_3 <= 10'h0;	// playground/src/noop/tlb.scala:41:{26,34}
      info_4 <= 10'h0;	// playground/src/noop/tlb.scala:41:{26,34}
      info_5 <= 10'h0;	// playground/src/noop/tlb.scala:41:{26,34}
      info_6 <= 10'h0;	// playground/src/noop/tlb.scala:41:{26,34}
      info_7 <= 10'h0;	// playground/src/noop/tlb.scala:41:{26,34}
      info_8 <= 10'h0;	// playground/src/noop/tlb.scala:41:{26,34}
      info_9 <= 10'h0;	// playground/src/noop/tlb.scala:41:{26,34}
      info_10 <= 10'h0;	// playground/src/noop/tlb.scala:41:{26,34}
      info_11 <= 10'h0;	// playground/src/noop/tlb.scala:41:{26,34}
      info_12 <= 10'h0;	// playground/src/noop/tlb.scala:41:{26,34}
      info_13 <= 10'h0;	// playground/src/noop/tlb.scala:41:{26,34}
      info_14 <= 10'h0;	// playground/src/noop/tlb.scala:41:{26,34}
      info_15 <= 10'h0;	// playground/src/noop/tlb.scala:41:{26,34}
      pte_addr_0 <= 32'h0;	// playground/src/noop/tlb.scala:42:{30,38}
      pte_addr_1 <= 32'h0;	// playground/src/noop/tlb.scala:42:{30,38}
      pte_addr_2 <= 32'h0;	// playground/src/noop/tlb.scala:42:{30,38}
      pte_addr_3 <= 32'h0;	// playground/src/noop/tlb.scala:42:{30,38}
      pte_addr_4 <= 32'h0;	// playground/src/noop/tlb.scala:42:{30,38}
      pte_addr_5 <= 32'h0;	// playground/src/noop/tlb.scala:42:{30,38}
      pte_addr_6 <= 32'h0;	// playground/src/noop/tlb.scala:42:{30,38}
      pte_addr_7 <= 32'h0;	// playground/src/noop/tlb.scala:42:{30,38}
      pte_addr_8 <= 32'h0;	// playground/src/noop/tlb.scala:42:{30,38}
      pte_addr_9 <= 32'h0;	// playground/src/noop/tlb.scala:42:{30,38}
      pte_addr_10 <= 32'h0;	// playground/src/noop/tlb.scala:42:{30,38}
      pte_addr_11 <= 32'h0;	// playground/src/noop/tlb.scala:42:{30,38}
      pte_addr_12 <= 32'h0;	// playground/src/noop/tlb.scala:42:{30,38}
      pte_addr_13 <= 32'h0;	// playground/src/noop/tlb.scala:42:{30,38}
      pte_addr_14 <= 32'h0;	// playground/src/noop/tlb.scala:42:{30,38}
      pte_addr_15 <= 32'h0;	// playground/src/noop/tlb.scala:42:{30,38}
      pte_level_0 <= 2'h0;	// playground/src/noop/tlb.scala:43:{30,38}
      pte_level_1 <= 2'h0;	// playground/src/noop/tlb.scala:43:{30,38}
      pte_level_2 <= 2'h0;	// playground/src/noop/tlb.scala:43:{30,38}
      pte_level_3 <= 2'h0;	// playground/src/noop/tlb.scala:43:{30,38}
      pte_level_4 <= 2'h0;	// playground/src/noop/tlb.scala:43:{30,38}
      pte_level_5 <= 2'h0;	// playground/src/noop/tlb.scala:43:{30,38}
      pte_level_6 <= 2'h0;	// playground/src/noop/tlb.scala:43:{30,38}
      pte_level_7 <= 2'h0;	// playground/src/noop/tlb.scala:43:{30,38}
      pte_level_8 <= 2'h0;	// playground/src/noop/tlb.scala:43:{30,38}
      pte_level_9 <= 2'h0;	// playground/src/noop/tlb.scala:43:{30,38}
      pte_level_10 <= 2'h0;	// playground/src/noop/tlb.scala:43:{30,38}
      pte_level_11 <= 2'h0;	// playground/src/noop/tlb.scala:43:{30,38}
      pte_level_12 <= 2'h0;	// playground/src/noop/tlb.scala:43:{30,38}
      pte_level_13 <= 2'h0;	// playground/src/noop/tlb.scala:43:{30,38}
      pte_level_14 <= 2'h0;	// playground/src/noop/tlb.scala:43:{30,38}
      pte_level_15 <= 2'h0;	// playground/src/noop/tlb.scala:43:{30,38}
      valid_0 <= 1'h0;	// playground/src/noop/tlb.scala:44:{26,34}
      valid_1 <= 1'h0;	// playground/src/noop/tlb.scala:44:{26,34}
      valid_2 <= 1'h0;	// playground/src/noop/tlb.scala:44:{26,34}
      valid_3 <= 1'h0;	// playground/src/noop/tlb.scala:44:{26,34}
      valid_4 <= 1'h0;	// playground/src/noop/tlb.scala:44:{26,34}
      valid_5 <= 1'h0;	// playground/src/noop/tlb.scala:44:{26,34}
      valid_6 <= 1'h0;	// playground/src/noop/tlb.scala:44:{26,34}
      valid_7 <= 1'h0;	// playground/src/noop/tlb.scala:44:{26,34}
      valid_8 <= 1'h0;	// playground/src/noop/tlb.scala:44:{26,34}
      valid_9 <= 1'h0;	// playground/src/noop/tlb.scala:44:{26,34}
      valid_10 <= 1'h0;	// playground/src/noop/tlb.scala:44:{26,34}
      valid_11 <= 1'h0;	// playground/src/noop/tlb.scala:44:{26,34}
      valid_12 <= 1'h0;	// playground/src/noop/tlb.scala:44:{26,34}
      valid_13 <= 1'h0;	// playground/src/noop/tlb.scala:44:{26,34}
      valid_14 <= 1'h0;	// playground/src/noop/tlb.scala:44:{26,34}
      valid_15 <= 1'h0;	// playground/src/noop/tlb.scala:44:{26,34}
      pre_addr <= 64'h0;	// playground/src/noop/tlb.scala:46:30
      pte_addr_r <= 32'h0;	// playground/src/noop/tlb.scala:42:38, :47:30
      wpte_data_r <= 64'h0;	// playground/src/noop/tlb.scala:46:30, :48:30
      dc_mode_r <= 5'h0;	// playground/src/noop/tlb.scala:49:30
      out_valid_r <= 1'h0;	// playground/src/noop/tlb.scala:44:34, :51:30
      out_paddr_r <= 32'h0;	// playground/src/noop/tlb.scala:42:38, :52:30
      out_excep_r_cause <= 64'h0;	// playground/src/noop/tlb.scala:46:30, :53:30
      out_excep_r_tval <= 64'h0;	// playground/src/noop/tlb.scala:46:30, :53:30
      out_excep_r_en <= 1'h0;	// playground/src/noop/tlb.scala:44:34, :53:30
      state <= 2'h0;	// playground/src/noop/tlb.scala:43:38, :84:24
      flush_r <= 1'h0;	// playground/src/noop/tlb.scala:44:34, :85:26
      m_type_r <= 2'h0;	// playground/src/noop/tlb.scala:43:38, :95:27
      select_r <= 4'h0;	// playground/src/noop/tlb.scala:65:22, :130:27
      offset <= 8'h0;	// playground/src/noop/tlb.scala:131:26
      level <= 2'h0;	// playground/src/noop/tlb.scala:43:38, :132:26
      wpte_hs_r <= 1'h0;	// playground/src/noop/tlb.scala:44:34, :134:28
    end
    else begin	// playground/src/noop/tlb.scala:32:7
      automatic logic        is_Sv39 =
        ((&(io_va2pa_m_type == 2'h1 | ~(io_mmuState_mstatus[17])
              ? io_mmuState_priv
              : io_mmuState_mstatus[12:11]))
           ? 4'h0
           : io_mmuState_satp[63:60]) == 4'h8;	// playground/src/noop/tlb.scala:61:26, :62:{29,72}, :65:{22,28,61}, :66:27, src/main/scala/chisel3/util/Mux.scala:50:70
      automatic logic        _GEN;	// playground/src/noop/tlb.scala:73:52
      automatic logic        _GEN_0;	// playground/src/noop/tlb.scala:73:52
      automatic logic        _GEN_1;	// playground/src/noop/tlb.scala:73:52
      automatic logic        _GEN_2;	// playground/src/noop/tlb.scala:73:52
      automatic logic        _GEN_3;	// playground/src/noop/tlb.scala:73:52
      automatic logic        _GEN_4;	// playground/src/noop/tlb.scala:73:52
      automatic logic        _GEN_5;	// playground/src/noop/tlb.scala:73:52
      automatic logic        _GEN_6;	// playground/src/noop/tlb.scala:73:52
      automatic logic        _GEN_7;	// playground/src/noop/tlb.scala:73:52
      automatic logic        _GEN_8;	// playground/src/noop/tlb.scala:73:52
      automatic logic        _GEN_9;	// playground/src/noop/tlb.scala:73:52
      automatic logic        _GEN_10;	// playground/src/noop/tlb.scala:73:52
      automatic logic        _GEN_11;	// playground/src/noop/tlb.scala:73:52
      automatic logic        _GEN_12;	// playground/src/noop/tlb.scala:73:52
      automatic logic        _GEN_13;	// playground/src/noop/tlb.scala:73:52
      automatic logic        _GEN_14;	// playground/src/noop/tlb.scala:73:52
      automatic logic        tlbMsg_tlbHit;	// playground/src/noop/tlb.scala:73:64, :74:28
      automatic logic [19:0] tlbMsg_tlbPa;	// playground/src/noop/tlb.scala:73:64, :75:28
      automatic logic [9:0]  tlbMsg_tlbInfo;	// playground/src/noop/tlb.scala:73:64, :77:28
      automatic logic        _GEN_15;	// playground/src/noop/tlb.scala:86:19
      automatic logic        _GEN_16;	// playground/src/noop/tlb.scala:44:26, :86:30, :87:30, :88:19
      automatic logic        handshake;	// playground/src/noop/tlb.scala:94:37
      automatic logic [1:0]  cur_m_type;	// playground/src/noop/tlb.scala:96:25
      automatic logic [9:0]  ad;	// playground/src/noop/common.scala:243:12
      automatic logic        _GEN_17;	// playground/src/noop/tlb.scala:108:26
      automatic logic        _GEN_18;	// playground/src/noop/tlb.scala:53:30, :108:51, :110:24
      automatic logic        _GEN_19;	// playground/src/noop/tlb.scala:135:18
      automatic logic        _GEN_20;	// playground/src/noop/tlb.scala:140:44
      automatic logic        _GEN_21;	// playground/src/noop/tlb.scala:108:51, :139:33, :140:85, :144:42
      automatic logic        _GEN_22;	// playground/src/noop/tlb.scala:149:55
      automatic logic        _GEN_23;	// playground/src/noop/tlb.scala:134:28, :144:42, :149:66, :151:35
      automatic logic [9:0]  _info_T;	// playground/src/noop/tlb.scala:153:84
      automatic logic        _GEN_24;	// playground/src/noop/tlb.scala:48:30, :135:37, :136:22, :139:33
      automatic logic        _GEN_25;	// playground/src/noop/tlb.scala:130:27, :139:33, :140:85, :144:42, :156:43
      automatic logic        _GEN_26;	// playground/src/noop/tlb.scala:136:22
      automatic logic        _GEN_27;	// playground/src/noop/tlb.scala:191:66
      automatic logic        _GEN_28;	// playground/src/noop/tlb.scala:199:133
      automatic logic        _GEN_29;	// playground/src/noop/tlb.scala:108:51, :199:193, :202:40, :203:87, :206:40, :209:99, :212:40, :213:117, :216:40
      automatic logic        _GEN_30;	// playground/src/noop/tlb.scala:108:51, :136:22, :190:41, :191:76
      automatic logic [51:0] ppn_mask;	// playground/src/noop/common.scala:236:47
      automatic logic [51:0] _tag_T_1;	// playground/src/noop/tlb.scala:220:78
      automatic logic        _GEN_31;	// playground/src/noop/tlb.scala:220:39
      automatic logic        _GEN_32;	// playground/src/noop/tlb.scala:39:26, :191:76, :199:193, :203:87, :209:99, :213:117, :220:39
      automatic logic        _GEN_33;	// playground/src/noop/tlb.scala:39:26, :136:22
      automatic logic        _GEN_34;	// playground/src/noop/tlb.scala:39:26, :135:37, :136:22
      automatic logic        _GEN_35;	// playground/src/noop/tlb.scala:220:39
      automatic logic        _GEN_36;	// playground/src/noop/tlb.scala:39:26, :135:37, :136:22
      automatic logic        _GEN_37;	// playground/src/noop/tlb.scala:220:39
      automatic logic        _GEN_38;	// playground/src/noop/tlb.scala:39:26, :135:37, :136:22
      automatic logic        _GEN_39;	// playground/src/noop/tlb.scala:220:39
      automatic logic        _GEN_40;	// playground/src/noop/tlb.scala:39:26, :135:37, :136:22
      automatic logic        _GEN_41;	// playground/src/noop/tlb.scala:220:39
      automatic logic        _GEN_42;	// playground/src/noop/tlb.scala:39:26, :135:37, :136:22
      automatic logic        _GEN_43;	// playground/src/noop/tlb.scala:220:39
      automatic logic        _GEN_44;	// playground/src/noop/tlb.scala:39:26, :135:37, :136:22
      automatic logic        _GEN_45;	// playground/src/noop/tlb.scala:220:39
      automatic logic        _GEN_46;	// playground/src/noop/tlb.scala:39:26, :135:37, :136:22
      automatic logic        _GEN_47;	// playground/src/noop/tlb.scala:220:39
      automatic logic        _GEN_48;	// playground/src/noop/tlb.scala:39:26, :135:37, :136:22
      automatic logic        _GEN_49;	// playground/src/noop/tlb.scala:220:39
      automatic logic        _GEN_50;	// playground/src/noop/tlb.scala:39:26, :135:37, :136:22
      automatic logic        _GEN_51;	// playground/src/noop/tlb.scala:220:39
      automatic logic        _GEN_52;	// playground/src/noop/tlb.scala:39:26, :135:37, :136:22
      automatic logic        _GEN_53;	// playground/src/noop/tlb.scala:220:39
      automatic logic        _GEN_54;	// playground/src/noop/tlb.scala:39:26, :135:37, :136:22
      automatic logic        _GEN_55;	// playground/src/noop/tlb.scala:220:39
      automatic logic        _GEN_56;	// playground/src/noop/tlb.scala:39:26, :135:37, :136:22
      automatic logic        _GEN_57;	// playground/src/noop/tlb.scala:220:39
      automatic logic        _GEN_58;	// playground/src/noop/tlb.scala:39:26, :135:37, :136:22
      automatic logic        _GEN_59;	// playground/src/noop/tlb.scala:220:39
      automatic logic        _GEN_60;	// playground/src/noop/tlb.scala:39:26, :135:37, :136:22
      automatic logic        _GEN_61;	// playground/src/noop/tlb.scala:220:39
      automatic logic        _GEN_62;	// playground/src/noop/tlb.scala:39:26, :135:37, :136:22
      automatic logic        _GEN_63;	// playground/src/noop/tlb.scala:39:26, :135:37, :136:22
      automatic logic [19:0] _GEN_64;	// playground/src/noop/tlb.scala:222:53
      _GEN =
        (io_va2pa_vaddr[63:12]
         & (pte_level_0 == 2'h2
              ? 52'hFFFFFFFFC0000
              : pte_level_0 == 2'h1
                  ? 52'hFFFFFFFFFFE00
                  : {52{pte_level_0 == 2'h0}})) == tag_0 & valid_0;	// playground/src/noop/common.scala:236:47, :238:20, :239:20, playground/src/noop/tlb.scala:39:26, :43:{30,38}, :44:26, :58:33, :61:26, :73:{24,40,52}
      _GEN_0 =
        (io_va2pa_vaddr[63:12]
         & (pte_level_1 == 2'h2
              ? 52'hFFFFFFFFC0000
              : pte_level_1 == 2'h1
                  ? 52'hFFFFFFFFFFE00
                  : {52{pte_level_1 == 2'h0}})) == tag_1 & valid_1;	// playground/src/noop/common.scala:236:47, :238:20, :239:20, playground/src/noop/tlb.scala:39:26, :43:{30,38}, :44:26, :58:33, :61:26, :73:{24,40,52}
      _GEN_1 =
        (io_va2pa_vaddr[63:12]
         & (pte_level_2 == 2'h2
              ? 52'hFFFFFFFFC0000
              : pte_level_2 == 2'h1
                  ? 52'hFFFFFFFFFFE00
                  : {52{pte_level_2 == 2'h0}})) == tag_2 & valid_2;	// playground/src/noop/common.scala:236:47, :238:20, :239:20, playground/src/noop/tlb.scala:39:26, :43:{30,38}, :44:26, :58:33, :61:26, :73:{24,40,52}
      _GEN_2 =
        (io_va2pa_vaddr[63:12]
         & (pte_level_3 == 2'h2
              ? 52'hFFFFFFFFC0000
              : pte_level_3 == 2'h1
                  ? 52'hFFFFFFFFFFE00
                  : {52{pte_level_3 == 2'h0}})) == tag_3 & valid_3;	// playground/src/noop/common.scala:236:47, :238:20, :239:20, playground/src/noop/tlb.scala:39:26, :43:{30,38}, :44:26, :58:33, :61:26, :73:{24,40,52}
      _GEN_3 =
        (io_va2pa_vaddr[63:12]
         & (pte_level_4 == 2'h2
              ? 52'hFFFFFFFFC0000
              : pte_level_4 == 2'h1
                  ? 52'hFFFFFFFFFFE00
                  : {52{pte_level_4 == 2'h0}})) == tag_4 & valid_4;	// playground/src/noop/common.scala:236:47, :238:20, :239:20, playground/src/noop/tlb.scala:39:26, :43:{30,38}, :44:26, :58:33, :61:26, :73:{24,40,52}
      _GEN_4 =
        (io_va2pa_vaddr[63:12]
         & (pte_level_5 == 2'h2
              ? 52'hFFFFFFFFC0000
              : pte_level_5 == 2'h1
                  ? 52'hFFFFFFFFFFE00
                  : {52{pte_level_5 == 2'h0}})) == tag_5 & valid_5;	// playground/src/noop/common.scala:236:47, :238:20, :239:20, playground/src/noop/tlb.scala:39:26, :43:{30,38}, :44:26, :58:33, :61:26, :73:{24,40,52}
      _GEN_5 =
        (io_va2pa_vaddr[63:12]
         & (pte_level_6 == 2'h2
              ? 52'hFFFFFFFFC0000
              : pte_level_6 == 2'h1
                  ? 52'hFFFFFFFFFFE00
                  : {52{pte_level_6 == 2'h0}})) == tag_6 & valid_6;	// playground/src/noop/common.scala:236:47, :238:20, :239:20, playground/src/noop/tlb.scala:39:26, :43:{30,38}, :44:26, :58:33, :61:26, :73:{24,40,52}
      _GEN_6 =
        (io_va2pa_vaddr[63:12]
         & (pte_level_7 == 2'h2
              ? 52'hFFFFFFFFC0000
              : pte_level_7 == 2'h1
                  ? 52'hFFFFFFFFFFE00
                  : {52{pte_level_7 == 2'h0}})) == tag_7 & valid_7;	// playground/src/noop/common.scala:236:47, :238:20, :239:20, playground/src/noop/tlb.scala:39:26, :43:{30,38}, :44:26, :58:33, :61:26, :73:{24,40,52}
      _GEN_7 =
        (io_va2pa_vaddr[63:12]
         & (pte_level_8 == 2'h2
              ? 52'hFFFFFFFFC0000
              : pte_level_8 == 2'h1
                  ? 52'hFFFFFFFFFFE00
                  : {52{pte_level_8 == 2'h0}})) == tag_8 & valid_8;	// playground/src/noop/common.scala:236:47, :238:20, :239:20, playground/src/noop/tlb.scala:39:26, :43:{30,38}, :44:26, :58:33, :61:26, :73:{24,40,52}
      _GEN_8 =
        (io_va2pa_vaddr[63:12]
         & (pte_level_9 == 2'h2
              ? 52'hFFFFFFFFC0000
              : pte_level_9 == 2'h1
                  ? 52'hFFFFFFFFFFE00
                  : {52{pte_level_9 == 2'h0}})) == tag_9 & valid_9;	// playground/src/noop/common.scala:236:47, :238:20, :239:20, playground/src/noop/tlb.scala:39:26, :43:{30,38}, :44:26, :58:33, :61:26, :73:{24,40,52}
      _GEN_9 =
        (io_va2pa_vaddr[63:12]
         & (pte_level_10 == 2'h2
              ? 52'hFFFFFFFFC0000
              : pte_level_10 == 2'h1
                  ? 52'hFFFFFFFFFFE00
                  : {52{pte_level_10 == 2'h0}})) == tag_10 & valid_10;	// playground/src/noop/common.scala:236:47, :238:20, :239:20, playground/src/noop/tlb.scala:39:26, :43:{30,38}, :44:26, :58:33, :61:26, :73:{24,40,52}
      _GEN_10 =
        (io_va2pa_vaddr[63:12]
         & (pte_level_11 == 2'h2
              ? 52'hFFFFFFFFC0000
              : pte_level_11 == 2'h1
                  ? 52'hFFFFFFFFFFE00
                  : {52{pte_level_11 == 2'h0}})) == tag_11 & valid_11;	// playground/src/noop/common.scala:236:47, :238:20, :239:20, playground/src/noop/tlb.scala:39:26, :43:{30,38}, :44:26, :58:33, :61:26, :73:{24,40,52}
      _GEN_11 =
        (io_va2pa_vaddr[63:12]
         & (pte_level_12 == 2'h2
              ? 52'hFFFFFFFFC0000
              : pte_level_12 == 2'h1
                  ? 52'hFFFFFFFFFFE00
                  : {52{pte_level_12 == 2'h0}})) == tag_12 & valid_12;	// playground/src/noop/common.scala:236:47, :238:20, :239:20, playground/src/noop/tlb.scala:39:26, :43:{30,38}, :44:26, :58:33, :61:26, :73:{24,40,52}
      _GEN_12 =
        (io_va2pa_vaddr[63:12]
         & (pte_level_13 == 2'h2
              ? 52'hFFFFFFFFC0000
              : pte_level_13 == 2'h1
                  ? 52'hFFFFFFFFFFE00
                  : {52{pte_level_13 == 2'h0}})) == tag_13 & valid_13;	// playground/src/noop/common.scala:236:47, :238:20, :239:20, playground/src/noop/tlb.scala:39:26, :43:{30,38}, :44:26, :58:33, :61:26, :73:{24,40,52}
      _GEN_13 =
        (io_va2pa_vaddr[63:12]
         & (pte_level_14 == 2'h2
              ? 52'hFFFFFFFFC0000
              : pte_level_14 == 2'h1
                  ? 52'hFFFFFFFFFFE00
                  : {52{pte_level_14 == 2'h0}})) == tag_14 & valid_14;	// playground/src/noop/common.scala:236:47, :238:20, :239:20, playground/src/noop/tlb.scala:39:26, :43:{30,38}, :44:26, :58:33, :61:26, :73:{24,40,52}
      _GEN_14 =
        (io_va2pa_vaddr[63:12]
         & (pte_level_15 == 2'h2
              ? 52'hFFFFFFFFC0000
              : pte_level_15 == 2'h1
                  ? 52'hFFFFFFFFFFE00
                  : {52{pte_level_15 == 2'h0}})) == tag_15 & valid_15;	// playground/src/noop/common.scala:236:47, :238:20, :239:20, playground/src/noop/tlb.scala:39:26, :43:{30,38}, :44:26, :58:33, :61:26, :73:{24,40,52}
      tlbMsg_tlbHit =
        _GEN_14 | _GEN_13 | _GEN_12 | _GEN_11 | _GEN_10 | _GEN_9 | _GEN_8 | _GEN_7
        | _GEN_6 | _GEN_5 | _GEN_4 | _GEN_3 | _GEN_2 | _GEN_1 | _GEN_0 | _GEN;	// playground/src/noop/tlb.scala:73:{52,64}, :74:28
      tlbMsg_tlbPa =
        _GEN_14
          ? paddr_15
          : _GEN_13
              ? paddr_14
              : _GEN_12
                  ? paddr_13
                  : _GEN_11
                      ? paddr_12
                      : _GEN_10
                          ? paddr_11
                          : _GEN_9
                              ? paddr_10
                              : _GEN_8
                                  ? paddr_9
                                  : _GEN_7
                                      ? paddr_8
                                      : _GEN_6
                                          ? paddr_7
                                          : _GEN_5
                                              ? paddr_6
                                              : _GEN_4
                                                  ? paddr_5
                                                  : _GEN_3
                                                      ? paddr_4
                                                      : _GEN_2
                                                          ? paddr_3
                                                          : _GEN_1
                                                              ? paddr_2
                                                              : _GEN_0
                                                                  ? paddr_1
                                                                  : _GEN
                                                                      ? paddr_0
                                                                      : 20'h0;	// playground/src/noop/tlb.scala:40:{26,34}, :68:40, :73:{52,64}, :75:28
      tlbMsg_tlbInfo =
        _GEN_14
          ? info_15
          : _GEN_13
              ? info_14
              : _GEN_12
                  ? info_13
                  : _GEN_11
                      ? info_12
                      : _GEN_10
                          ? info_11
                          : _GEN_9
                              ? info_10
                              : _GEN_8
                                  ? info_9
                                  : _GEN_7
                                      ? info_8
                                      : _GEN_6
                                          ? info_7
                                          : _GEN_5
                                              ? info_6
                                              : _GEN_4
                                                  ? info_5
                                                  : _GEN_3
                                                      ? info_4
                                                      : _GEN_2
                                                          ? info_3
                                                          : _GEN_1
                                                              ? info_2
                                                              : _GEN_0
                                                                  ? info_1
                                                                  : _GEN ? info_0 : 10'h0;	// playground/src/noop/tlb.scala:41:{26,34}, :68:86, :73:{52,64}, :77:28
      _GEN_15 = io_flush | flush_r;	// playground/src/noop/tlb.scala:85:26, :86:19
      _GEN_16 = _GEN_15 & ~(|state);	// playground/src/noop/tlb.scala:44:26, :84:24, :86:{19,30}, :87:{20,30}, :88:19
      handshake = io_va2pa_vvalid & io_va2pa_ready;	// playground/src/noop/tlb.scala:94:37, :98:74
      cur_m_type = handshake ? io_va2pa_m_type : m_type_r;	// playground/src/noop/tlb.scala:94:37, :95:27, :96:25
      ad = {2'h0, &cur_m_type, 7'h40};	// playground/src/noop/common.scala:243:{12,20}, playground/src/noop/tlb.scala:32:7, :43:38, :96:25
      _GEN_17 = out_valid_r | out_excep_r_en;	// playground/src/noop/tlb.scala:51:30, :53:30, :108:26
      _GEN_18 = ~_GEN_17 & out_excep_r_en;	// playground/src/noop/tlb.scala:51:30, :53:30, :108:{26,51}, :109:21, :110:24
      _GEN_19 = is_Sv39 | (|state);	// playground/src/noop/tlb.scala:66:27, :84:24, :87:20, :135:18
      _GEN_20 =
        {25{io_va2pa_vaddr[38]}} != io_va2pa_vaddr[63:39] | tlbMsg_tlbHit
        & (cur_m_type == 2'h1 & ~(tlbMsg_tlbInfo[3]) | cur_m_type == 2'h2
           & ~(tlbMsg_tlbInfo[1] | io_mmuState_mstatus[19] & tlbMsg_tlbInfo[3])
           | (&cur_m_type) & ~(tlbMsg_tlbInfo[2]));	// playground/src/noop/common.scala:236:47, :243:20, playground/src/noop/tlb.scala:61:26, :73:64, :74:28, :77:28, :96:25, :125:{30,49,55,73}, :126:{43,58,61,76}, :127:{46,60,63,79,91,102,120,152}, :128:{57,60,75}, :140:{44,62}
      _GEN_21 = ~handshake | _GEN_20;	// playground/src/noop/tlb.scala:94:37, :108:51, :139:{22,33}, :140:{44,85}, :144:42
      _GEN_22 = (ad & tlbMsg_tlbInfo) != ad & is_Sv39;	// playground/src/noop/common.scala:243:12, playground/src/noop/tlb.scala:66:27, :73:64, :77:28, :149:{30,48,55}
      _GEN_23 = tlbMsg_tlbHit & _GEN_22;	// playground/src/noop/tlb.scala:73:64, :74:28, :134:28, :144:42, :149:{55,66}, :151:35
      _info_T = tlbMsg_tlbInfo | ad;	// playground/src/noop/common.scala:243:12, playground/src/noop/tlb.scala:73:64, :77:28, :153:84
      _GEN_24 = _GEN_19 & ~(|state);	// playground/src/noop/tlb.scala:48:30, :84:24, :87:20, :135:{18,37}, :136:22, :139:33
      _GEN_25 = ~handshake | _GEN_20 | tlbMsg_tlbHit;	// playground/src/noop/tlb.scala:73:64, :74:28, :94:37, :130:27, :139:{22,33}, :140:{44,85}, :144:42, :156:43
      _GEN_26 = state == 2'h1;	// playground/src/noop/tlb.scala:61:26, :84:24, :136:22
      _GEN_27 = io_dcacheRW_rdata[3:0] == 4'h1;	// playground/src/noop/tlb.scala:154:45, :191:{31,66}
      _GEN_28 = out_excep_r_cause == 64'hC;	// playground/src/noop/common.scala:246:45, playground/src/noop/tlb.scala:53:30, :199:133
      _GEN_29 =
        (io_dcacheRW_rdata[4]
           ? io_mmuState_priv == 2'h1 & (~(io_mmuState_mstatus[18]) | _GEN_28)
           : io_mmuState_priv == 2'h0) | ~(io_dcacheRW_rdata[0]) | ~(io_dcacheRW_rdata[1])
        & io_dcacheRW_rdata[2] | _GEN_28 & ~(io_dcacheRW_rdata[3])
        | out_excep_r_cause == 64'hD
        & ~(io_dcacheRW_rdata[1] | io_mmuState_mstatus[19] & io_dcacheRW_rdata[3])
        | out_excep_r_cause == 64'hF & ~(io_dcacheRW_rdata[2]) | level == 2'h1
        & (|(io_dcacheRW_rdata[18:10])) | level == 2'h2 & (|(io_dcacheRW_rdata[27:10]));	// playground/src/noop/common.scala:236:47, :246:45, playground/src/noop/tlb.scala:43:38, :53:30, :61:26, :108:51, :127:102, :132:26, :192:35, :199:{35,70,81,85,93,111,133,182,193}, :202:40, :203:{32,36,52,56,68,74,87}, :206:40, :207:{82,85,89}, :208:{53,82,85,102,131}, :209:{49,79,82,99}, :212:40, :213:{40,49,56,64,84,92,99,107,117}, :216:40
      _GEN_30 = _GEN_26 & io_dcacheRW_rvalid;	// playground/src/noop/tlb.scala:108:51, :136:22, :190:41, :191:76
      ppn_mask =
        level == 2'h2
          ? 52'hFFFFFFFFC0000
          : level == 2'h1 ? 52'hFFFFFFFFFFE00 : {52{level == 2'h0}};	// playground/src/noop/common.scala:236:47, :238:20, :239:20, playground/src/noop/tlb.scala:43:38, :61:26, :132:26
      _tag_T_1 = pre_addr[63:12] & ppn_mask;	// playground/src/noop/common.scala:236:47, playground/src/noop/tlb.scala:46:30, :220:{50,78}
      _GEN_31 = select_r == 4'h0;	// playground/src/noop/tlb.scala:65:22, :130:27, :220:39
      _GEN_32 = _GEN_27 | _GEN_29;	// playground/src/noop/tlb.scala:39:26, :108:51, :191:{66,76}, :199:193, :202:40, :203:87, :206:40, :209:99, :212:40, :213:117, :216:40, :220:39
      _GEN_33 = ~(|state) | (&state);	// playground/src/noop/tlb.scala:39:26, :84:24, :87:20, :136:22
      _GEN_34 = ~_GEN_19 | _GEN_33 | ~_GEN_30 | _GEN_32 | ~_GEN_31;	// playground/src/noop/tlb.scala:39:26, :108:51, :135:{18,37}, :136:22, :190:41, :191:76, :199:193, :203:87, :209:99, :213:117, :220:39
      _GEN_35 = select_r == 4'h1;	// playground/src/noop/tlb.scala:130:27, :154:45, :220:39
      _GEN_36 = ~_GEN_19 | _GEN_33 | ~_GEN_30 | _GEN_32 | ~_GEN_35;	// playground/src/noop/tlb.scala:39:26, :108:51, :135:{18,37}, :136:22, :190:41, :191:76, :199:193, :203:87, :209:99, :213:117, :220:39
      _GEN_37 = select_r == 4'h2;	// playground/src/noop/tlb.scala:130:27, :154:45, :220:39
      _GEN_38 = ~_GEN_19 | _GEN_33 | ~_GEN_30 | _GEN_32 | ~_GEN_37;	// playground/src/noop/tlb.scala:39:26, :108:51, :135:{18,37}, :136:22, :190:41, :191:76, :199:193, :203:87, :209:99, :213:117, :220:39
      _GEN_39 = select_r == 4'h3;	// playground/src/noop/tlb.scala:130:27, :154:45, :220:39
      _GEN_40 = ~_GEN_19 | _GEN_33 | ~_GEN_30 | _GEN_32 | ~_GEN_39;	// playground/src/noop/tlb.scala:39:26, :108:51, :135:{18,37}, :136:22, :190:41, :191:76, :199:193, :203:87, :209:99, :213:117, :220:39
      _GEN_41 = select_r == 4'h4;	// playground/src/noop/tlb.scala:130:27, :154:45, :220:39
      _GEN_42 = ~_GEN_19 | _GEN_33 | ~_GEN_30 | _GEN_32 | ~_GEN_41;	// playground/src/noop/tlb.scala:39:26, :108:51, :135:{18,37}, :136:22, :190:41, :191:76, :199:193, :203:87, :209:99, :213:117, :220:39
      _GEN_43 = select_r == 4'h5;	// playground/src/noop/tlb.scala:130:27, :154:45, :220:39
      _GEN_44 = ~_GEN_19 | _GEN_33 | ~_GEN_30 | _GEN_32 | ~_GEN_43;	// playground/src/noop/tlb.scala:39:26, :108:51, :135:{18,37}, :136:22, :190:41, :191:76, :199:193, :203:87, :209:99, :213:117, :220:39
      _GEN_45 = select_r == 4'h6;	// playground/src/noop/tlb.scala:130:27, :154:45, :220:39
      _GEN_46 = ~_GEN_19 | _GEN_33 | ~_GEN_30 | _GEN_32 | ~_GEN_45;	// playground/src/noop/tlb.scala:39:26, :108:51, :135:{18,37}, :136:22, :190:41, :191:76, :199:193, :203:87, :209:99, :213:117, :220:39
      _GEN_47 = select_r == 4'h7;	// playground/src/noop/tlb.scala:130:27, :154:45, :220:39
      _GEN_48 = ~_GEN_19 | _GEN_33 | ~_GEN_30 | _GEN_32 | ~_GEN_47;	// playground/src/noop/tlb.scala:39:26, :108:51, :135:{18,37}, :136:22, :190:41, :191:76, :199:193, :203:87, :209:99, :213:117, :220:39
      _GEN_49 = select_r == 4'h8;	// playground/src/noop/tlb.scala:66:27, :130:27, :220:39
      _GEN_50 = ~_GEN_19 | _GEN_33 | ~_GEN_30 | _GEN_32 | ~_GEN_49;	// playground/src/noop/tlb.scala:39:26, :108:51, :135:{18,37}, :136:22, :190:41, :191:76, :199:193, :203:87, :209:99, :213:117, :220:39
      _GEN_51 = select_r == 4'h9;	// playground/src/noop/tlb.scala:79:28, :130:27, :220:39
      _GEN_52 = ~_GEN_19 | _GEN_33 | ~_GEN_30 | _GEN_32 | ~_GEN_51;	// playground/src/noop/tlb.scala:39:26, :108:51, :135:{18,37}, :136:22, :190:41, :191:76, :199:193, :203:87, :209:99, :213:117, :220:39
      _GEN_53 = select_r == 4'hA;	// playground/src/noop/tlb.scala:79:28, :130:27, :220:39
      _GEN_54 = ~_GEN_19 | _GEN_33 | ~_GEN_30 | _GEN_32 | ~_GEN_53;	// playground/src/noop/tlb.scala:39:26, :108:51, :135:{18,37}, :136:22, :190:41, :191:76, :199:193, :203:87, :209:99, :213:117, :220:39
      _GEN_55 = select_r == 4'hB;	// playground/src/noop/tlb.scala:79:28, :130:27, :220:39
      _GEN_56 = ~_GEN_19 | _GEN_33 | ~_GEN_30 | _GEN_32 | ~_GEN_55;	// playground/src/noop/tlb.scala:39:26, :108:51, :135:{18,37}, :136:22, :190:41, :191:76, :199:193, :203:87, :209:99, :213:117, :220:39
      _GEN_57 = select_r == 4'hC;	// playground/src/noop/tlb.scala:79:28, :130:27, :220:39
      _GEN_58 = ~_GEN_19 | _GEN_33 | ~_GEN_30 | _GEN_32 | ~_GEN_57;	// playground/src/noop/tlb.scala:39:26, :108:51, :135:{18,37}, :136:22, :190:41, :191:76, :199:193, :203:87, :209:99, :213:117, :220:39
      _GEN_59 = select_r == 4'hD;	// playground/src/noop/tlb.scala:79:28, :130:27, :220:39
      _GEN_60 = ~_GEN_19 | _GEN_33 | ~_GEN_30 | _GEN_32 | ~_GEN_59;	// playground/src/noop/tlb.scala:39:26, :108:51, :135:{18,37}, :136:22, :190:41, :191:76, :199:193, :203:87, :209:99, :213:117, :220:39
      _GEN_61 = select_r == 4'hE;	// playground/src/noop/tlb.scala:79:28, :130:27, :220:39
      _GEN_62 = ~_GEN_19 | _GEN_33 | ~_GEN_30 | _GEN_32 | ~_GEN_61;	// playground/src/noop/tlb.scala:39:26, :108:51, :135:{18,37}, :136:22, :190:41, :191:76, :199:193, :203:87, :209:99, :213:117, :220:39
      _GEN_63 = ~_GEN_19 | _GEN_33 | ~_GEN_30 | _GEN_32 | ~(&select_r);	// playground/src/noop/tlb.scala:39:26, :108:51, :130:27, :135:{18,37}, :136:22, :190:41, :191:76, :199:193, :203:87, :209:99, :213:117, :220:39
      _GEN_64 = ppn_mask[19:0] & io_dcacheRW_rdata[29:10];	// playground/src/noop/common.scala:236:47, playground/src/noop/tlb.scala:222:{44,53}
      if (_GEN_34) begin	// playground/src/noop/tlb.scala:39:26, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:39:26, :135:37, :136:22
        tag_0 <= _tag_T_1;	// playground/src/noop/tlb.scala:39:26, :220:78
      if (_GEN_36) begin	// playground/src/noop/tlb.scala:39:26, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:39:26, :135:37, :136:22
        tag_1 <= _tag_T_1;	// playground/src/noop/tlb.scala:39:26, :220:78
      if (_GEN_38) begin	// playground/src/noop/tlb.scala:39:26, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:39:26, :135:37, :136:22
        tag_2 <= _tag_T_1;	// playground/src/noop/tlb.scala:39:26, :220:78
      if (_GEN_40) begin	// playground/src/noop/tlb.scala:39:26, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:39:26, :135:37, :136:22
        tag_3 <= _tag_T_1;	// playground/src/noop/tlb.scala:39:26, :220:78
      if (_GEN_42) begin	// playground/src/noop/tlb.scala:39:26, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:39:26, :135:37, :136:22
        tag_4 <= _tag_T_1;	// playground/src/noop/tlb.scala:39:26, :220:78
      if (_GEN_44) begin	// playground/src/noop/tlb.scala:39:26, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:39:26, :135:37, :136:22
        tag_5 <= _tag_T_1;	// playground/src/noop/tlb.scala:39:26, :220:78
      if (_GEN_46) begin	// playground/src/noop/tlb.scala:39:26, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:39:26, :135:37, :136:22
        tag_6 <= _tag_T_1;	// playground/src/noop/tlb.scala:39:26, :220:78
      if (_GEN_48) begin	// playground/src/noop/tlb.scala:39:26, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:39:26, :135:37, :136:22
        tag_7 <= _tag_T_1;	// playground/src/noop/tlb.scala:39:26, :220:78
      if (_GEN_50) begin	// playground/src/noop/tlb.scala:39:26, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:39:26, :135:37, :136:22
        tag_8 <= _tag_T_1;	// playground/src/noop/tlb.scala:39:26, :220:78
      if (_GEN_52) begin	// playground/src/noop/tlb.scala:39:26, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:39:26, :135:37, :136:22
        tag_9 <= _tag_T_1;	// playground/src/noop/tlb.scala:39:26, :220:78
      if (_GEN_54) begin	// playground/src/noop/tlb.scala:39:26, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:39:26, :135:37, :136:22
        tag_10 <= _tag_T_1;	// playground/src/noop/tlb.scala:39:26, :220:78
      if (_GEN_56) begin	// playground/src/noop/tlb.scala:39:26, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:39:26, :135:37, :136:22
        tag_11 <= _tag_T_1;	// playground/src/noop/tlb.scala:39:26, :220:78
      if (_GEN_58) begin	// playground/src/noop/tlb.scala:39:26, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:39:26, :135:37, :136:22
        tag_12 <= _tag_T_1;	// playground/src/noop/tlb.scala:39:26, :220:78
      if (_GEN_60) begin	// playground/src/noop/tlb.scala:39:26, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:39:26, :135:37, :136:22
        tag_13 <= _tag_T_1;	// playground/src/noop/tlb.scala:39:26, :220:78
      if (_GEN_62) begin	// playground/src/noop/tlb.scala:39:26, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:39:26, :135:37, :136:22
        tag_14 <= _tag_T_1;	// playground/src/noop/tlb.scala:39:26, :220:78
      if (_GEN_63) begin	// playground/src/noop/tlb.scala:39:26, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:39:26, :135:37, :136:22
        tag_15 <= _tag_T_1;	// playground/src/noop/tlb.scala:39:26, :220:78
      if (_GEN_34) begin	// playground/src/noop/tlb.scala:39:26, :40:26, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:40:26, :135:37, :136:22
        paddr_0 <= _GEN_64;	// playground/src/noop/tlb.scala:40:26, :222:53
      if (_GEN_36) begin	// playground/src/noop/tlb.scala:39:26, :40:26, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:40:26, :135:37, :136:22
        paddr_1 <= _GEN_64;	// playground/src/noop/tlb.scala:40:26, :222:53
      if (_GEN_38) begin	// playground/src/noop/tlb.scala:39:26, :40:26, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:40:26, :135:37, :136:22
        paddr_2 <= _GEN_64;	// playground/src/noop/tlb.scala:40:26, :222:53
      if (_GEN_40) begin	// playground/src/noop/tlb.scala:39:26, :40:26, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:40:26, :135:37, :136:22
        paddr_3 <= _GEN_64;	// playground/src/noop/tlb.scala:40:26, :222:53
      if (_GEN_42) begin	// playground/src/noop/tlb.scala:39:26, :40:26, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:40:26, :135:37, :136:22
        paddr_4 <= _GEN_64;	// playground/src/noop/tlb.scala:40:26, :222:53
      if (_GEN_44) begin	// playground/src/noop/tlb.scala:39:26, :40:26, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:40:26, :135:37, :136:22
        paddr_5 <= _GEN_64;	// playground/src/noop/tlb.scala:40:26, :222:53
      if (_GEN_46) begin	// playground/src/noop/tlb.scala:39:26, :40:26, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:40:26, :135:37, :136:22
        paddr_6 <= _GEN_64;	// playground/src/noop/tlb.scala:40:26, :222:53
      if (_GEN_48) begin	// playground/src/noop/tlb.scala:39:26, :40:26, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:40:26, :135:37, :136:22
        paddr_7 <= _GEN_64;	// playground/src/noop/tlb.scala:40:26, :222:53
      if (_GEN_50) begin	// playground/src/noop/tlb.scala:39:26, :40:26, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:40:26, :135:37, :136:22
        paddr_8 <= _GEN_64;	// playground/src/noop/tlb.scala:40:26, :222:53
      if (_GEN_52) begin	// playground/src/noop/tlb.scala:39:26, :40:26, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:40:26, :135:37, :136:22
        paddr_9 <= _GEN_64;	// playground/src/noop/tlb.scala:40:26, :222:53
      if (_GEN_54) begin	// playground/src/noop/tlb.scala:39:26, :40:26, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:40:26, :135:37, :136:22
        paddr_10 <= _GEN_64;	// playground/src/noop/tlb.scala:40:26, :222:53
      if (_GEN_56) begin	// playground/src/noop/tlb.scala:39:26, :40:26, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:40:26, :135:37, :136:22
        paddr_11 <= _GEN_64;	// playground/src/noop/tlb.scala:40:26, :222:53
      if (_GEN_58) begin	// playground/src/noop/tlb.scala:39:26, :40:26, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:40:26, :135:37, :136:22
        paddr_12 <= _GEN_64;	// playground/src/noop/tlb.scala:40:26, :222:53
      if (_GEN_60) begin	// playground/src/noop/tlb.scala:39:26, :40:26, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:40:26, :135:37, :136:22
        paddr_13 <= _GEN_64;	// playground/src/noop/tlb.scala:40:26, :222:53
      if (_GEN_62) begin	// playground/src/noop/tlb.scala:39:26, :40:26, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:40:26, :135:37, :136:22
        paddr_14 <= _GEN_64;	// playground/src/noop/tlb.scala:40:26, :222:53
      if (_GEN_63) begin	// playground/src/noop/tlb.scala:39:26, :40:26, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:40:26, :135:37, :136:22
        paddr_15 <= _GEN_64;	// playground/src/noop/tlb.scala:40:26, :222:53
      if (_GEN_19) begin	// playground/src/noop/tlb.scala:135:18
        if (|state) begin	// playground/src/noop/tlb.scala:84:24, :87:20
          automatic logic       dc_hand;	// playground/src/noop/tlb.scala:122:37
          automatic logic [2:0] _GEN_65;	// playground/src/noop/tlb.scala:192:35
          automatic logic       _GEN_66;	// playground/src/noop/tlb.scala:47:30, :190:41, :191:76, :192:70
          dc_hand = io_dcacheRW_ready & (|dc_mode_r);	// playground/src/noop/tlb.scala:49:30, :122:{37,61}
          _GEN_65 = {io_dcacheRW_rdata[7:6], io_dcacheRW_rdata[4]};	// playground/src/noop/tlb.scala:192:35
          _GEN_66 = io_dcacheRW_rvalid & _GEN_27;	// playground/src/noop/tlb.scala:47:30, :190:41, :191:{66,76}, :192:70
          if ((&state) | ~_GEN_30 | _GEN_32 | ~_GEN_31) begin	// playground/src/noop/tlb.scala:39:26, :41:26, :84:24, :108:51, :136:22, :190:41, :191:76, :199:193, :203:87, :209:99, :213:117, :220:39
          end
          else	// playground/src/noop/tlb.scala:41:26, :136:22
            info_0 <= io_dcacheRW_rdata[9:0];	// playground/src/noop/tlb.scala:41:26, :226:46
          if ((&state) | ~_GEN_30 | _GEN_32 | ~_GEN_35) begin	// playground/src/noop/tlb.scala:39:26, :41:26, :84:24, :108:51, :136:22, :190:41, :191:76, :199:193, :203:87, :209:99, :213:117, :220:39
          end
          else	// playground/src/noop/tlb.scala:41:26, :136:22
            info_1 <= io_dcacheRW_rdata[9:0];	// playground/src/noop/tlb.scala:41:26, :226:46
          if ((&state) | ~_GEN_30 | _GEN_32 | ~_GEN_37) begin	// playground/src/noop/tlb.scala:39:26, :41:26, :84:24, :108:51, :136:22, :190:41, :191:76, :199:193, :203:87, :209:99, :213:117, :220:39
          end
          else	// playground/src/noop/tlb.scala:41:26, :136:22
            info_2 <= io_dcacheRW_rdata[9:0];	// playground/src/noop/tlb.scala:41:26, :226:46
          if ((&state) | ~_GEN_30 | _GEN_32 | ~_GEN_39) begin	// playground/src/noop/tlb.scala:39:26, :41:26, :84:24, :108:51, :136:22, :190:41, :191:76, :199:193, :203:87, :209:99, :213:117, :220:39
          end
          else	// playground/src/noop/tlb.scala:41:26, :136:22
            info_3 <= io_dcacheRW_rdata[9:0];	// playground/src/noop/tlb.scala:41:26, :226:46
          if ((&state) | ~_GEN_30 | _GEN_32 | ~_GEN_41) begin	// playground/src/noop/tlb.scala:39:26, :41:26, :84:24, :108:51, :136:22, :190:41, :191:76, :199:193, :203:87, :209:99, :213:117, :220:39
          end
          else	// playground/src/noop/tlb.scala:41:26, :136:22
            info_4 <= io_dcacheRW_rdata[9:0];	// playground/src/noop/tlb.scala:41:26, :226:46
          if ((&state) | ~_GEN_30 | _GEN_32 | ~_GEN_43) begin	// playground/src/noop/tlb.scala:39:26, :41:26, :84:24, :108:51, :136:22, :190:41, :191:76, :199:193, :203:87, :209:99, :213:117, :220:39
          end
          else	// playground/src/noop/tlb.scala:41:26, :136:22
            info_5 <= io_dcacheRW_rdata[9:0];	// playground/src/noop/tlb.scala:41:26, :226:46
          if ((&state) | ~_GEN_30 | _GEN_32 | ~_GEN_45) begin	// playground/src/noop/tlb.scala:39:26, :41:26, :84:24, :108:51, :136:22, :190:41, :191:76, :199:193, :203:87, :209:99, :213:117, :220:39
          end
          else	// playground/src/noop/tlb.scala:41:26, :136:22
            info_6 <= io_dcacheRW_rdata[9:0];	// playground/src/noop/tlb.scala:41:26, :226:46
          if ((&state) | ~_GEN_30 | _GEN_32 | ~_GEN_47) begin	// playground/src/noop/tlb.scala:39:26, :41:26, :84:24, :108:51, :136:22, :190:41, :191:76, :199:193, :203:87, :209:99, :213:117, :220:39
          end
          else	// playground/src/noop/tlb.scala:41:26, :136:22
            info_7 <= io_dcacheRW_rdata[9:0];	// playground/src/noop/tlb.scala:41:26, :226:46
          if ((&state) | ~_GEN_30 | _GEN_32 | ~_GEN_49) begin	// playground/src/noop/tlb.scala:39:26, :41:26, :84:24, :108:51, :136:22, :190:41, :191:76, :199:193, :203:87, :209:99, :213:117, :220:39
          end
          else	// playground/src/noop/tlb.scala:41:26, :136:22
            info_8 <= io_dcacheRW_rdata[9:0];	// playground/src/noop/tlb.scala:41:26, :226:46
          if ((&state) | ~_GEN_30 | _GEN_32 | ~_GEN_51) begin	// playground/src/noop/tlb.scala:39:26, :41:26, :84:24, :108:51, :136:22, :190:41, :191:76, :199:193, :203:87, :209:99, :213:117, :220:39
          end
          else	// playground/src/noop/tlb.scala:41:26, :136:22
            info_9 <= io_dcacheRW_rdata[9:0];	// playground/src/noop/tlb.scala:41:26, :226:46
          if ((&state) | ~_GEN_30 | _GEN_32 | ~_GEN_53) begin	// playground/src/noop/tlb.scala:39:26, :41:26, :84:24, :108:51, :136:22, :190:41, :191:76, :199:193, :203:87, :209:99, :213:117, :220:39
          end
          else	// playground/src/noop/tlb.scala:41:26, :136:22
            info_10 <= io_dcacheRW_rdata[9:0];	// playground/src/noop/tlb.scala:41:26, :226:46
          if ((&state) | ~_GEN_30 | _GEN_32 | ~_GEN_55) begin	// playground/src/noop/tlb.scala:39:26, :41:26, :84:24, :108:51, :136:22, :190:41, :191:76, :199:193, :203:87, :209:99, :213:117, :220:39
          end
          else	// playground/src/noop/tlb.scala:41:26, :136:22
            info_11 <= io_dcacheRW_rdata[9:0];	// playground/src/noop/tlb.scala:41:26, :226:46
          if ((&state) | ~_GEN_30 | _GEN_32 | ~_GEN_57) begin	// playground/src/noop/tlb.scala:39:26, :41:26, :84:24, :108:51, :136:22, :190:41, :191:76, :199:193, :203:87, :209:99, :213:117, :220:39
          end
          else	// playground/src/noop/tlb.scala:41:26, :136:22
            info_12 <= io_dcacheRW_rdata[9:0];	// playground/src/noop/tlb.scala:41:26, :226:46
          if ((&state) | ~_GEN_30 | _GEN_32 | ~_GEN_59) begin	// playground/src/noop/tlb.scala:39:26, :41:26, :84:24, :108:51, :136:22, :190:41, :191:76, :199:193, :203:87, :209:99, :213:117, :220:39
          end
          else	// playground/src/noop/tlb.scala:41:26, :136:22
            info_13 <= io_dcacheRW_rdata[9:0];	// playground/src/noop/tlb.scala:41:26, :226:46
          if ((&state) | ~_GEN_30 | _GEN_32 | ~_GEN_61) begin	// playground/src/noop/tlb.scala:39:26, :41:26, :84:24, :108:51, :136:22, :190:41, :191:76, :199:193, :203:87, :209:99, :213:117, :220:39
          end
          else	// playground/src/noop/tlb.scala:41:26, :136:22
            info_14 <= io_dcacheRW_rdata[9:0];	// playground/src/noop/tlb.scala:41:26, :226:46
          if ((&state) | ~_GEN_30 | _GEN_32 | ~(&select_r)) begin	// playground/src/noop/tlb.scala:39:26, :41:26, :84:24, :108:51, :130:27, :136:22, :190:41, :191:76, :199:193, :203:87, :209:99, :213:117, :220:39
          end
          else	// playground/src/noop/tlb.scala:41:26, :136:22
            info_15 <= io_dcacheRW_rdata[9:0];	// playground/src/noop/tlb.scala:41:26, :226:46
          if ((&state) | ~(_GEN_26 & _GEN_66) | (|_GEN_65)) begin	// playground/src/noop/tlb.scala:47:30, :84:24, :136:22, :190:41, :191:76, :192:{35,62,70}
          end
          else begin	// playground/src/noop/tlb.scala:47:30, :136:22
            automatic logic [63:0] _pte_addr_r_T_5;	// playground/src/noop/tlb.scala:196:69
            _pte_addr_r_T_5 = pre_addr >> offset;	// playground/src/noop/tlb.scala:46:30, :131:26, :196:69
            pte_addr_r <= {io_dcacheRW_rdata[29:10], _pte_addr_r_T_5[8:0], 3'h0};	// playground/src/noop/tlb.scala:47:30, :166:42, :196:{40,69,79}
          end
          if (&state)	// playground/src/noop/tlb.scala:84:24, :136:22
            dc_mode_r <= io_dcacheRW_ready | wpte_hs_r ? 5'h0 : 5'hB;	// playground/src/noop/tlb.scala:49:30, :134:28, :175:{27,33}, :176:40, :177:31
          else if (_GEN_26) begin	// playground/src/noop/tlb.scala:136:22
            if (~_GEN_66 | (|_GEN_65)) begin	// playground/src/noop/tlb.scala:47:30, :185:30, :190:41, :191:76, :192:{35,62,70}
              if (dc_hand)	// playground/src/noop/tlb.scala:122:37
                dc_mode_r <= 5'h0;	// playground/src/noop/tlb.scala:49:30
            end
            else	// playground/src/noop/tlb.scala:185:30, :190:41, :191:76, :192:70
              dc_mode_r <= 5'h7;	// playground/src/noop/tlb.scala:49:30, :167:36
          end
          if ((&state) | ~_GEN_30)	// playground/src/noop/tlb.scala:84:24, :108:51, :136:22, :190:41, :191:76
            out_excep_r_en <= _GEN_18;	// playground/src/noop/tlb.scala:53:30, :108:51, :110:24
          else if (_GEN_27)	// playground/src/noop/tlb.scala:191:66
            out_excep_r_en <= (|_GEN_65) | _GEN_18;	// playground/src/noop/tlb.scala:53:30, :108:51, :110:24, :192:{35,62,70}, :194:44
          else	// playground/src/noop/tlb.scala:191:66
            out_excep_r_en <= _GEN_29 | _GEN_18;	// playground/src/noop/tlb.scala:53:30, :108:51, :110:24, :199:193, :202:40, :203:87, :206:40, :209:99, :212:40, :213:117, :216:40
          if ((&state) ? io_dcacheRW_rvalid : _GEN_30 & (~_GEN_27 | (|_GEN_65)))	// playground/src/noop/tlb.scala:84:24, :108:51, :136:22, :180:41, :181:27, :190:41, :191:{66,76}, :192:{35,62,70}, :199:193
            state <= 2'h0;	// playground/src/noop/tlb.scala:43:38, :84:24
          if ((&state) | ~(_GEN_26 & dc_hand)) begin	// playground/src/noop/tlb.scala:84:24, :122:37, :131:26, :132:26, :136:22, :185:30, :187:29
          end
          else begin	// playground/src/noop/tlb.scala:132:26, :136:22
            offset <= offset - 8'h9;	// playground/src/noop/tlb.scala:131:26, :187:39
            level <= level - 2'h1;	// playground/src/noop/tlb.scala:132:26, :188:38
          end
          wpte_hs_r <= (&state) & io_dcacheRW_ready | wpte_hs_r;	// playground/src/noop/tlb.scala:84:24, :134:28, :136:22, :176:40, :178:31
        end
        else begin	// playground/src/noop/tlb.scala:87:20
          automatic logic [3:0] tlbMsg_tlbIdx;	// playground/src/noop/tlb.scala:73:64, :79:28
          automatic logic       _GEN_67 =
            io_va2pa_vaddr[63:39] == {25{io_va2pa_vaddr[38]}};	// playground/src/noop/tlb.scala:108:51, :125:{49,73}, :162:{48,56,81}, :164:40
          automatic logic       _GEN_68;	// playground/src/noop/tlb.scala:47:30, :156:43, :162:{48,81}, :166:36
          automatic logic       _GEN_69;	// playground/src/noop/tlb.scala:138:27, :139:33, :140:85, :144:42, :156:43
          tlbMsg_tlbIdx =
            _GEN_14
              ? 4'hF
              : _GEN_13
                  ? 4'hE
                  : _GEN_12
                      ? 4'hD
                      : _GEN_11
                          ? 4'hC
                          : _GEN_10
                              ? 4'hB
                              : _GEN_9
                                  ? 4'hA
                                  : _GEN_8
                                      ? 4'h9
                                      : _GEN_7
                                          ? 4'h8
                                          : _GEN_6
                                              ? 4'h7
                                              : _GEN_5
                                                  ? 4'h6
                                                  : _GEN_4
                                                      ? 4'h5
                                                      : _GEN_3
                                                          ? 4'h4
                                                          : _GEN_2
                                                              ? 4'h3
                                                              : _GEN_1
                                                                  ? 4'h2
                                                                  : {3'h0, _GEN_0};	// playground/src/noop/tlb.scala:66:27, :73:{52,64}, :79:28, :154:45, :166:42
          _GEN_68 = ~tlbMsg_tlbHit & _GEN_67;	// playground/src/noop/tlb.scala:47:30, :73:64, :74:28, :108:51, :156:{28,43}, :162:{48,81}, :164:40, :166:36
          _GEN_69 = _GEN_25 | ~_GEN_68;	// playground/src/noop/tlb.scala:47:30, :130:27, :138:27, :139:33, :140:85, :144:42, :156:43, :162:{48,81}, :166:36
          if (_GEN_21 | ~(tlbMsg_tlbHit & _GEN_22 & tlbMsg_tlbIdx == 4'h0)) begin	// playground/src/noop/tlb.scala:41:26, :65:22, :73:64, :74:28, :79:28, :108:51, :139:33, :140:85, :144:42, :149:{55,66}, :154:45
          end
          else	// playground/src/noop/tlb.scala:41:26, :139:33, :140:85, :144:42
            info_0 <= _info_T;	// playground/src/noop/tlb.scala:41:26, :153:84
          if (_GEN_21 | ~(tlbMsg_tlbHit & _GEN_22 & tlbMsg_tlbIdx == 4'h1)) begin	// playground/src/noop/tlb.scala:41:26, :73:64, :74:28, :79:28, :108:51, :139:33, :140:85, :144:42, :149:{55,66}, :154:45
          end
          else	// playground/src/noop/tlb.scala:41:26, :139:33, :140:85, :144:42
            info_1 <= _info_T;	// playground/src/noop/tlb.scala:41:26, :153:84
          if (_GEN_21 | ~(tlbMsg_tlbHit & _GEN_22 & tlbMsg_tlbIdx == 4'h2)) begin	// playground/src/noop/tlb.scala:41:26, :73:64, :74:28, :79:28, :108:51, :139:33, :140:85, :144:42, :149:{55,66}, :154:45
          end
          else	// playground/src/noop/tlb.scala:41:26, :139:33, :140:85, :144:42
            info_2 <= _info_T;	// playground/src/noop/tlb.scala:41:26, :153:84
          if (_GEN_21 | ~(tlbMsg_tlbHit & _GEN_22 & tlbMsg_tlbIdx == 4'h3)) begin	// playground/src/noop/tlb.scala:41:26, :73:64, :74:28, :79:28, :108:51, :139:33, :140:85, :144:42, :149:{55,66}, :154:45
          end
          else	// playground/src/noop/tlb.scala:41:26, :139:33, :140:85, :144:42
            info_3 <= _info_T;	// playground/src/noop/tlb.scala:41:26, :153:84
          if (_GEN_21 | ~(tlbMsg_tlbHit & _GEN_22 & tlbMsg_tlbIdx == 4'h4)) begin	// playground/src/noop/tlb.scala:41:26, :73:64, :74:28, :79:28, :108:51, :139:33, :140:85, :144:42, :149:{55,66}, :154:45
          end
          else	// playground/src/noop/tlb.scala:41:26, :139:33, :140:85, :144:42
            info_4 <= _info_T;	// playground/src/noop/tlb.scala:41:26, :153:84
          if (_GEN_21 | ~(tlbMsg_tlbHit & _GEN_22 & tlbMsg_tlbIdx == 4'h5)) begin	// playground/src/noop/tlb.scala:41:26, :73:64, :74:28, :79:28, :108:51, :139:33, :140:85, :144:42, :149:{55,66}, :154:45
          end
          else	// playground/src/noop/tlb.scala:41:26, :139:33, :140:85, :144:42
            info_5 <= _info_T;	// playground/src/noop/tlb.scala:41:26, :153:84
          if (_GEN_21 | ~(tlbMsg_tlbHit & _GEN_22 & tlbMsg_tlbIdx == 4'h6)) begin	// playground/src/noop/tlb.scala:41:26, :73:64, :74:28, :79:28, :108:51, :139:33, :140:85, :144:42, :149:{55,66}, :154:45
          end
          else	// playground/src/noop/tlb.scala:41:26, :139:33, :140:85, :144:42
            info_6 <= _info_T;	// playground/src/noop/tlb.scala:41:26, :153:84
          if (_GEN_21 | ~(tlbMsg_tlbHit & _GEN_22 & tlbMsg_tlbIdx == 4'h7)) begin	// playground/src/noop/tlb.scala:41:26, :73:64, :74:28, :79:28, :108:51, :139:33, :140:85, :144:42, :149:{55,66}, :154:45
          end
          else	// playground/src/noop/tlb.scala:41:26, :139:33, :140:85, :144:42
            info_7 <= _info_T;	// playground/src/noop/tlb.scala:41:26, :153:84
          if (_GEN_21 | ~(tlbMsg_tlbHit & _GEN_22 & tlbMsg_tlbIdx == 4'h8)) begin	// playground/src/noop/tlb.scala:41:26, :66:27, :73:64, :74:28, :79:28, :108:51, :139:33, :140:85, :144:42, :149:{55,66}, :154:45
          end
          else	// playground/src/noop/tlb.scala:41:26, :139:33, :140:85, :144:42
            info_8 <= _info_T;	// playground/src/noop/tlb.scala:41:26, :153:84
          if (_GEN_21 | ~(tlbMsg_tlbHit & _GEN_22 & tlbMsg_tlbIdx == 4'h9)) begin	// playground/src/noop/tlb.scala:41:26, :73:64, :74:28, :79:28, :108:51, :139:33, :140:85, :144:42, :149:{55,66}, :154:45
          end
          else	// playground/src/noop/tlb.scala:41:26, :139:33, :140:85, :144:42
            info_9 <= _info_T;	// playground/src/noop/tlb.scala:41:26, :153:84
          if (_GEN_21 | ~(tlbMsg_tlbHit & _GEN_22 & tlbMsg_tlbIdx == 4'hA)) begin	// playground/src/noop/tlb.scala:41:26, :73:64, :74:28, :79:28, :108:51, :139:33, :140:85, :144:42, :149:{55,66}, :154:45
          end
          else	// playground/src/noop/tlb.scala:41:26, :139:33, :140:85, :144:42
            info_10 <= _info_T;	// playground/src/noop/tlb.scala:41:26, :153:84
          if (_GEN_21 | ~(tlbMsg_tlbHit & _GEN_22 & tlbMsg_tlbIdx == 4'hB)) begin	// playground/src/noop/tlb.scala:41:26, :73:64, :74:28, :79:28, :108:51, :139:33, :140:85, :144:42, :149:{55,66}, :154:45
          end
          else	// playground/src/noop/tlb.scala:41:26, :139:33, :140:85, :144:42
            info_11 <= _info_T;	// playground/src/noop/tlb.scala:41:26, :153:84
          if (_GEN_21 | ~(tlbMsg_tlbHit & _GEN_22 & tlbMsg_tlbIdx == 4'hC)) begin	// playground/src/noop/tlb.scala:41:26, :73:64, :74:28, :79:28, :108:51, :139:33, :140:85, :144:42, :149:{55,66}, :154:45
          end
          else	// playground/src/noop/tlb.scala:41:26, :139:33, :140:85, :144:42
            info_12 <= _info_T;	// playground/src/noop/tlb.scala:41:26, :153:84
          if (_GEN_21 | ~(tlbMsg_tlbHit & _GEN_22 & tlbMsg_tlbIdx == 4'hD)) begin	// playground/src/noop/tlb.scala:41:26, :73:64, :74:28, :79:28, :108:51, :139:33, :140:85, :144:42, :149:{55,66}, :154:45
          end
          else	// playground/src/noop/tlb.scala:41:26, :139:33, :140:85, :144:42
            info_13 <= _info_T;	// playground/src/noop/tlb.scala:41:26, :153:84
          if (_GEN_21 | ~(tlbMsg_tlbHit & _GEN_22 & tlbMsg_tlbIdx == 4'hE)) begin	// playground/src/noop/tlb.scala:41:26, :73:64, :74:28, :79:28, :108:51, :139:33, :140:85, :144:42, :149:{55,66}, :154:45
          end
          else	// playground/src/noop/tlb.scala:41:26, :139:33, :140:85, :144:42
            info_14 <= _info_T;	// playground/src/noop/tlb.scala:41:26, :153:84
          if (_GEN_21 | ~(tlbMsg_tlbHit & _GEN_22 & (&tlbMsg_tlbIdx))) begin	// playground/src/noop/tlb.scala:41:26, :73:64, :74:28, :79:28, :108:51, :139:33, :140:85, :144:42, :149:{55,66}, :154:45
          end
          else	// playground/src/noop/tlb.scala:41:26, :139:33, :140:85, :144:42
            info_15 <= _info_T;	// playground/src/noop/tlb.scala:41:26, :153:84
          if (~_GEN_21) begin	// playground/src/noop/tlb.scala:108:51, :139:33, :140:85, :144:42
            if (tlbMsg_tlbHit) begin	// playground/src/noop/tlb.scala:73:64, :74:28
              if (_GEN_22) begin	// playground/src/noop/tlb.scala:149:55
                pte_addr_r <=
                  _GEN_14
                    ? pte_addr_15
                    : _GEN_13
                        ? pte_addr_14
                        : _GEN_12
                            ? pte_addr_13
                            : _GEN_11
                                ? pte_addr_12
                                : _GEN_10
                                    ? pte_addr_11
                                    : _GEN_9
                                        ? pte_addr_10
                                        : _GEN_8
                                            ? pte_addr_9
                                            : _GEN_7
                                                ? pte_addr_8
                                                : _GEN_6
                                                    ? pte_addr_7
                                                    : _GEN_5
                                                        ? pte_addr_6
                                                        : _GEN_4
                                                            ? pte_addr_5
                                                            : _GEN_3
                                                                ? pte_addr_4
                                                                : _GEN_2
                                                                    ? pte_addr_3
                                                                    : _GEN_1
                                                                        ? pte_addr_2
                                                                        : _GEN_0
                                                                            ? pte_addr_1
                                                                            : _GEN
                                                                                ? pte_addr_0
                                                                                : 32'h0;	// playground/src/noop/tlb.scala:42:{30,38}, :47:30, :69:23, :73:{52,64}, :78:31
                state <= 2'h3;	// playground/src/noop/tlb.scala:65:28, :84:24
              end
            end
            else begin	// playground/src/noop/tlb.scala:73:64, :74:28
              if (_GEN_68)	// playground/src/noop/tlb.scala:47:30, :156:43, :162:{48,81}, :166:36
                pte_addr_r <= {io_mmuState_satp[19:0], io_va2pa_vaddr[38:30], 3'h0};	// playground/src/noop/tlb.scala:47:30, :166:{36,42,91}
              state <= 2'h1;	// playground/src/noop/tlb.scala:61:26, :84:24
            end
          end
          dc_mode_r <= _GEN_69 ? 5'h0 : 5'h7;	// playground/src/noop/tlb.scala:49:30, :138:27, :139:33, :140:85, :144:42, :156:43, :167:36
          out_excep_r_en <= handshake & (_GEN_20 | ~tlbMsg_tlbHit & ~_GEN_67) | _GEN_18;	// playground/src/noop/tlb.scala:52:30, :53:30, :73:64, :74:28, :94:37, :108:51, :110:24, :139:33, :140:{44,85}, :141:36, :144:42, :156:43, :162:{48,81}, :164:40
          if (_GEN_69) begin	// playground/src/noop/tlb.scala:132:26, :138:27, :139:33, :140:85, :144:42, :156:43
          end
          else begin	// playground/src/noop/tlb.scala:132:26, :139:33, :140:85, :144:42, :156:43
            offset <= 8'h1E;	// playground/src/noop/tlb.scala:131:26, :168:33
            level <= 2'h3;	// playground/src/noop/tlb.scala:65:28, :132:26
          end
          wpte_hs_r <= (_GEN_21 | ~_GEN_23) & wpte_hs_r;	// playground/src/noop/tlb.scala:108:51, :134:28, :139:33, :140:85, :144:42, :149:66, :151:35
        end
        out_valid_r <= ~(|state) & ~_GEN_21 & tlbMsg_tlbHit | ~_GEN_17 & out_valid_r;	// playground/src/noop/tlb.scala:51:30, :73:64, :74:28, :84:24, :87:20, :108:{26,51}, :109:21, :136:22, :139:33, :140:85, :144:42
        if ((|state) | _GEN_21 | ~tlbMsg_tlbHit) begin	// playground/src/noop/tlb.scala:52:30, :73:64, :74:28, :84:24, :87:20, :108:51, :136:22, :139:33, :140:85, :144:42
        end
        else begin	// playground/src/noop/tlb.scala:52:30, :136:22, :139:33
          automatic logic [1:0]  tlbMsg_tlbLevel;	// playground/src/noop/tlb.scala:73:64, :80:31
          automatic logic [19:0] _paddr_mask_T_8;	// playground/src/noop/common.scala:236:47
          tlbMsg_tlbLevel =
            _GEN_14
              ? pte_level_15
              : _GEN_13
                  ? pte_level_14
                  : _GEN_12
                      ? pte_level_13
                      : _GEN_11
                          ? pte_level_12
                          : _GEN_10
                              ? pte_level_11
                              : _GEN_9
                                  ? pte_level_10
                                  : _GEN_8
                                      ? pte_level_9
                                      : _GEN_7
                                          ? pte_level_8
                                          : _GEN_6
                                              ? pte_level_7
                                              : _GEN_5
                                                  ? pte_level_6
                                                  : _GEN_4
                                                      ? pte_level_5
                                                      : _GEN_3
                                                          ? pte_level_4
                                                          : _GEN_2
                                                              ? pte_level_3
                                                              : _GEN_1
                                                                  ? pte_level_2
                                                                  : _GEN_0
                                                                      ? pte_level_1
                                                                      : _GEN
                                                                          ? pte_level_0
                                                                          : 2'h0;	// playground/src/noop/tlb.scala:43:{30,38}, :69:69, :73:{52,64}, :80:31
          _paddr_mask_T_8 =
            tlbMsg_tlbLevel == 2'h2
              ? 20'hC0000
              : tlbMsg_tlbLevel == 2'h1 ? 20'hFFE00 : {20{tlbMsg_tlbLevel == 2'h0}};	// playground/src/noop/common.scala:236:47, :238:20, :239:20, playground/src/noop/tlb.scala:43:38, :61:26, :73:64, :80:31
          out_paddr_r <=
            io_va2pa_vaddr[31:0] & {~_paddr_mask_T_8, 12'hFFF} | {_paddr_mask_T_8, 12'h0}
            & {tlbMsg_tlbPa, 12'h0};	// playground/src/noop/common.scala:201:{17,19,26,36}, :236:47, playground/src/noop/tlb.scala:52:30, :73:64, :75:28, :147:41, :148:93
        end
      end
      else begin	// playground/src/noop/tlb.scala:135:18
        out_valid_r <= io_va2pa_vvalid;	// playground/src/noop/tlb.scala:51:30
        out_paddr_r <= io_va2pa_vaddr[31:0];	// playground/src/noop/common.scala:201:{17,26,36}, playground/src/noop/tlb.scala:52:30
        out_excep_r_en <= _GEN_18;	// playground/src/noop/tlb.scala:53:30, :108:51, :110:24
      end
      if (_GEN_34) begin	// playground/src/noop/tlb.scala:39:26, :42:30, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:42:30, :135:37, :136:22
        pte_addr_0 <= pte_addr_r;	// playground/src/noop/tlb.scala:42:30, :47:30
      if (_GEN_36) begin	// playground/src/noop/tlb.scala:39:26, :42:30, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:42:30, :135:37, :136:22
        pte_addr_1 <= pte_addr_r;	// playground/src/noop/tlb.scala:42:30, :47:30
      if (_GEN_38) begin	// playground/src/noop/tlb.scala:39:26, :42:30, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:42:30, :135:37, :136:22
        pte_addr_2 <= pte_addr_r;	// playground/src/noop/tlb.scala:42:30, :47:30
      if (_GEN_40) begin	// playground/src/noop/tlb.scala:39:26, :42:30, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:42:30, :135:37, :136:22
        pte_addr_3 <= pte_addr_r;	// playground/src/noop/tlb.scala:42:30, :47:30
      if (_GEN_42) begin	// playground/src/noop/tlb.scala:39:26, :42:30, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:42:30, :135:37, :136:22
        pte_addr_4 <= pte_addr_r;	// playground/src/noop/tlb.scala:42:30, :47:30
      if (_GEN_44) begin	// playground/src/noop/tlb.scala:39:26, :42:30, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:42:30, :135:37, :136:22
        pte_addr_5 <= pte_addr_r;	// playground/src/noop/tlb.scala:42:30, :47:30
      if (_GEN_46) begin	// playground/src/noop/tlb.scala:39:26, :42:30, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:42:30, :135:37, :136:22
        pte_addr_6 <= pte_addr_r;	// playground/src/noop/tlb.scala:42:30, :47:30
      if (_GEN_48) begin	// playground/src/noop/tlb.scala:39:26, :42:30, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:42:30, :135:37, :136:22
        pte_addr_7 <= pte_addr_r;	// playground/src/noop/tlb.scala:42:30, :47:30
      if (_GEN_50) begin	// playground/src/noop/tlb.scala:39:26, :42:30, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:42:30, :135:37, :136:22
        pte_addr_8 <= pte_addr_r;	// playground/src/noop/tlb.scala:42:30, :47:30
      if (_GEN_52) begin	// playground/src/noop/tlb.scala:39:26, :42:30, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:42:30, :135:37, :136:22
        pte_addr_9 <= pte_addr_r;	// playground/src/noop/tlb.scala:42:30, :47:30
      if (_GEN_54) begin	// playground/src/noop/tlb.scala:39:26, :42:30, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:42:30, :135:37, :136:22
        pte_addr_10 <= pte_addr_r;	// playground/src/noop/tlb.scala:42:30, :47:30
      if (_GEN_56) begin	// playground/src/noop/tlb.scala:39:26, :42:30, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:42:30, :135:37, :136:22
        pte_addr_11 <= pte_addr_r;	// playground/src/noop/tlb.scala:42:30, :47:30
      if (_GEN_58) begin	// playground/src/noop/tlb.scala:39:26, :42:30, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:42:30, :135:37, :136:22
        pte_addr_12 <= pte_addr_r;	// playground/src/noop/tlb.scala:42:30, :47:30
      if (_GEN_60) begin	// playground/src/noop/tlb.scala:39:26, :42:30, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:42:30, :135:37, :136:22
        pte_addr_13 <= pte_addr_r;	// playground/src/noop/tlb.scala:42:30, :47:30
      if (_GEN_62) begin	// playground/src/noop/tlb.scala:39:26, :42:30, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:42:30, :135:37, :136:22
        pte_addr_14 <= pte_addr_r;	// playground/src/noop/tlb.scala:42:30, :47:30
      if (_GEN_63) begin	// playground/src/noop/tlb.scala:39:26, :42:30, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:42:30, :135:37, :136:22
        pte_addr_15 <= pte_addr_r;	// playground/src/noop/tlb.scala:42:30, :47:30
      if (_GEN_34) begin	// playground/src/noop/tlb.scala:39:26, :43:30, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:43:30, :135:37, :136:22
        pte_level_0 <= level;	// playground/src/noop/tlb.scala:43:30, :132:26
      if (_GEN_36) begin	// playground/src/noop/tlb.scala:39:26, :43:30, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:43:30, :135:37, :136:22
        pte_level_1 <= level;	// playground/src/noop/tlb.scala:43:30, :132:26
      if (_GEN_38) begin	// playground/src/noop/tlb.scala:39:26, :43:30, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:43:30, :135:37, :136:22
        pte_level_2 <= level;	// playground/src/noop/tlb.scala:43:30, :132:26
      if (_GEN_40) begin	// playground/src/noop/tlb.scala:39:26, :43:30, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:43:30, :135:37, :136:22
        pte_level_3 <= level;	// playground/src/noop/tlb.scala:43:30, :132:26
      if (_GEN_42) begin	// playground/src/noop/tlb.scala:39:26, :43:30, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:43:30, :135:37, :136:22
        pte_level_4 <= level;	// playground/src/noop/tlb.scala:43:30, :132:26
      if (_GEN_44) begin	// playground/src/noop/tlb.scala:39:26, :43:30, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:43:30, :135:37, :136:22
        pte_level_5 <= level;	// playground/src/noop/tlb.scala:43:30, :132:26
      if (_GEN_46) begin	// playground/src/noop/tlb.scala:39:26, :43:30, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:43:30, :135:37, :136:22
        pte_level_6 <= level;	// playground/src/noop/tlb.scala:43:30, :132:26
      if (_GEN_48) begin	// playground/src/noop/tlb.scala:39:26, :43:30, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:43:30, :135:37, :136:22
        pte_level_7 <= level;	// playground/src/noop/tlb.scala:43:30, :132:26
      if (_GEN_50) begin	// playground/src/noop/tlb.scala:39:26, :43:30, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:43:30, :135:37, :136:22
        pte_level_8 <= level;	// playground/src/noop/tlb.scala:43:30, :132:26
      if (_GEN_52) begin	// playground/src/noop/tlb.scala:39:26, :43:30, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:43:30, :135:37, :136:22
        pte_level_9 <= level;	// playground/src/noop/tlb.scala:43:30, :132:26
      if (_GEN_54) begin	// playground/src/noop/tlb.scala:39:26, :43:30, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:43:30, :135:37, :136:22
        pte_level_10 <= level;	// playground/src/noop/tlb.scala:43:30, :132:26
      if (_GEN_56) begin	// playground/src/noop/tlb.scala:39:26, :43:30, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:43:30, :135:37, :136:22
        pte_level_11 <= level;	// playground/src/noop/tlb.scala:43:30, :132:26
      if (_GEN_58) begin	// playground/src/noop/tlb.scala:39:26, :43:30, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:43:30, :135:37, :136:22
        pte_level_12 <= level;	// playground/src/noop/tlb.scala:43:30, :132:26
      if (_GEN_60) begin	// playground/src/noop/tlb.scala:39:26, :43:30, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:43:30, :135:37, :136:22
        pte_level_13 <= level;	// playground/src/noop/tlb.scala:43:30, :132:26
      if (_GEN_62) begin	// playground/src/noop/tlb.scala:39:26, :43:30, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:43:30, :135:37, :136:22
        pte_level_14 <= level;	// playground/src/noop/tlb.scala:43:30, :132:26
      if (_GEN_63) begin	// playground/src/noop/tlb.scala:39:26, :43:30, :135:37, :136:22
      end
      else	// playground/src/noop/tlb.scala:43:30, :135:37, :136:22
        pte_level_15 <= level;	// playground/src/noop/tlb.scala:43:30, :132:26
      valid_0 <= _GEN_19 & ~_GEN_33 & _GEN_30 & ~_GEN_32 & _GEN_31 | ~_GEN_16 & valid_0;	// playground/src/noop/tlb.scala:39:26, :44:26, :86:30, :87:30, :88:19, :108:51, :135:{18,37}, :136:22, :190:41, :191:76, :199:193, :203:87, :209:99, :213:117, :220:39, :221:41
      valid_1 <= _GEN_19 & ~_GEN_33 & _GEN_30 & ~_GEN_32 & _GEN_35 | ~_GEN_16 & valid_1;	// playground/src/noop/tlb.scala:39:26, :44:26, :86:30, :87:30, :88:19, :108:51, :135:{18,37}, :136:22, :190:41, :191:76, :199:193, :203:87, :209:99, :213:117, :220:39, :221:41
      valid_2 <= _GEN_19 & ~_GEN_33 & _GEN_30 & ~_GEN_32 & _GEN_37 | ~_GEN_16 & valid_2;	// playground/src/noop/tlb.scala:39:26, :44:26, :86:30, :87:30, :88:19, :108:51, :135:{18,37}, :136:22, :190:41, :191:76, :199:193, :203:87, :209:99, :213:117, :220:39, :221:41
      valid_3 <= _GEN_19 & ~_GEN_33 & _GEN_30 & ~_GEN_32 & _GEN_39 | ~_GEN_16 & valid_3;	// playground/src/noop/tlb.scala:39:26, :44:26, :86:30, :87:30, :88:19, :108:51, :135:{18,37}, :136:22, :190:41, :191:76, :199:193, :203:87, :209:99, :213:117, :220:39, :221:41
      valid_4 <= _GEN_19 & ~_GEN_33 & _GEN_30 & ~_GEN_32 & _GEN_41 | ~_GEN_16 & valid_4;	// playground/src/noop/tlb.scala:39:26, :44:26, :86:30, :87:30, :88:19, :108:51, :135:{18,37}, :136:22, :190:41, :191:76, :199:193, :203:87, :209:99, :213:117, :220:39, :221:41
      valid_5 <= _GEN_19 & ~_GEN_33 & _GEN_30 & ~_GEN_32 & _GEN_43 | ~_GEN_16 & valid_5;	// playground/src/noop/tlb.scala:39:26, :44:26, :86:30, :87:30, :88:19, :108:51, :135:{18,37}, :136:22, :190:41, :191:76, :199:193, :203:87, :209:99, :213:117, :220:39, :221:41
      valid_6 <= _GEN_19 & ~_GEN_33 & _GEN_30 & ~_GEN_32 & _GEN_45 | ~_GEN_16 & valid_6;	// playground/src/noop/tlb.scala:39:26, :44:26, :86:30, :87:30, :88:19, :108:51, :135:{18,37}, :136:22, :190:41, :191:76, :199:193, :203:87, :209:99, :213:117, :220:39, :221:41
      valid_7 <= _GEN_19 & ~_GEN_33 & _GEN_30 & ~_GEN_32 & _GEN_47 | ~_GEN_16 & valid_7;	// playground/src/noop/tlb.scala:39:26, :44:26, :86:30, :87:30, :88:19, :108:51, :135:{18,37}, :136:22, :190:41, :191:76, :199:193, :203:87, :209:99, :213:117, :220:39, :221:41
      valid_8 <= _GEN_19 & ~_GEN_33 & _GEN_30 & ~_GEN_32 & _GEN_49 | ~_GEN_16 & valid_8;	// playground/src/noop/tlb.scala:39:26, :44:26, :86:30, :87:30, :88:19, :108:51, :135:{18,37}, :136:22, :190:41, :191:76, :199:193, :203:87, :209:99, :213:117, :220:39, :221:41
      valid_9 <= _GEN_19 & ~_GEN_33 & _GEN_30 & ~_GEN_32 & _GEN_51 | ~_GEN_16 & valid_9;	// playground/src/noop/tlb.scala:39:26, :44:26, :86:30, :87:30, :88:19, :108:51, :135:{18,37}, :136:22, :190:41, :191:76, :199:193, :203:87, :209:99, :213:117, :220:39, :221:41
      valid_10 <= _GEN_19 & ~_GEN_33 & _GEN_30 & ~_GEN_32 & _GEN_53 | ~_GEN_16 & valid_10;	// playground/src/noop/tlb.scala:39:26, :44:26, :86:30, :87:30, :88:19, :108:51, :135:{18,37}, :136:22, :190:41, :191:76, :199:193, :203:87, :209:99, :213:117, :220:39, :221:41
      valid_11 <= _GEN_19 & ~_GEN_33 & _GEN_30 & ~_GEN_32 & _GEN_55 | ~_GEN_16 & valid_11;	// playground/src/noop/tlb.scala:39:26, :44:26, :86:30, :87:30, :88:19, :108:51, :135:{18,37}, :136:22, :190:41, :191:76, :199:193, :203:87, :209:99, :213:117, :220:39, :221:41
      valid_12 <= _GEN_19 & ~_GEN_33 & _GEN_30 & ~_GEN_32 & _GEN_57 | ~_GEN_16 & valid_12;	// playground/src/noop/tlb.scala:39:26, :44:26, :86:30, :87:30, :88:19, :108:51, :135:{18,37}, :136:22, :190:41, :191:76, :199:193, :203:87, :209:99, :213:117, :220:39, :221:41
      valid_13 <= _GEN_19 & ~_GEN_33 & _GEN_30 & ~_GEN_32 & _GEN_59 | ~_GEN_16 & valid_13;	// playground/src/noop/tlb.scala:39:26, :44:26, :86:30, :87:30, :88:19, :108:51, :135:{18,37}, :136:22, :190:41, :191:76, :199:193, :203:87, :209:99, :213:117, :220:39, :221:41
      valid_14 <= _GEN_19 & ~_GEN_33 & _GEN_30 & ~_GEN_32 & _GEN_61 | ~_GEN_16 & valid_14;	// playground/src/noop/tlb.scala:39:26, :44:26, :86:30, :87:30, :88:19, :108:51, :135:{18,37}, :136:22, :190:41, :191:76, :199:193, :203:87, :209:99, :213:117, :220:39, :221:41
      valid_15 <=
        _GEN_19 & ~_GEN_33 & _GEN_30 & ~_GEN_32 & (&select_r) | ~_GEN_16 & valid_15;	// playground/src/noop/tlb.scala:39:26, :44:26, :86:30, :87:30, :88:19, :108:51, :130:27, :135:{18,37}, :136:22, :190:41, :191:76, :199:193, :203:87, :209:99, :213:117, :220:39, :221:41
      if (handshake | io_va2pa_ready & io_va2pa_vvalid)	// playground/src/noop/tlb.scala:46:30, :54:{25,44}, :55:18, :94:37, :98:74, :101:20, :103:18
        pre_addr <= io_va2pa_vaddr;	// playground/src/noop/tlb.scala:46:30
      if (~_GEN_24 | _GEN_21 | ~_GEN_23) begin	// playground/src/noop/tlb.scala:48:30, :108:51, :134:28, :135:37, :136:22, :139:33, :140:85, :144:42, :149:66, :151:35
      end
      else	// playground/src/noop/tlb.scala:48:30, :135:37, :136:22, :139:33
        wpte_data_r <= {34'h0, tlbMsg_tlbPa, _info_T};	// playground/src/noop/tlb.scala:48:30, :73:64, :75:28, :153:{43,84}
      if (_GEN_24 & handshake) begin	// playground/src/noop/tlb.scala:48:30, :53:30, :94:37, :135:37, :136:22, :139:33
        if (_GEN_20) begin	// playground/src/noop/tlb.scala:140:44
          automatic logic [3:0][63:0] _GEN_70 = '{64'hF, 64'hD, 64'hC, 64'h0};	// playground/src/noop/common.scala:246:45
          out_excep_r_cause <= _GEN_70[io_va2pa_m_type];	// playground/src/noop/common.scala:246:45, playground/src/noop/tlb.scala:53:30
        end
        else if (tlbMsg_tlbHit) begin	// playground/src/noop/tlb.scala:73:64, :74:28
        end
        else begin	// playground/src/noop/tlb.scala:73:64, :74:28
          automatic logic [3:0][63:0] _GEN_71 = '{64'hF, 64'hD, 64'hC, 64'h0};	// playground/src/noop/common.scala:246:45
          out_excep_r_cause <= _GEN_71[io_va2pa_m_type];	// playground/src/noop/common.scala:246:45, playground/src/noop/tlb.scala:53:30
        end
      end
      if (_GEN_24 & handshake & (_GEN_20 | ~tlbMsg_tlbHit))	// playground/src/noop/tlb.scala:48:30, :52:30, :53:30, :73:64, :74:28, :94:37, :135:37, :136:22, :139:33, :140:{44,85}, :143:39, :144:42
        out_excep_r_tval <= io_va2pa_vaddr;	// playground/src/noop/tlb.scala:53:30
      if (_GEN_15)	// playground/src/noop/tlb.scala:86:19
        flush_r <= |state;	// playground/src/noop/tlb.scala:84:24, :85:26, :87:20
      if (~_GEN_24 | _GEN_25 | tlbMsg_tlbHit) begin	// playground/src/noop/tlb.scala:48:30, :73:64, :74:28, :130:27, :135:37, :136:22, :139:33, :140:85, :144:42, :156:43
      end
      else begin	// playground/src/noop/tlb.scala:130:27, :135:37, :136:22, :139:33
        m_type_r <= io_va2pa_m_type;	// playground/src/noop/tlb.scala:95:27
        select_r <=
          {_select_prng_io_out_3,
           _select_prng_io_out_2,
           _select_prng_io_out_1,
           _select_prng_io_out_0};	// playground/src/noop/tlb.scala:130:27, src/main/scala/chisel3/util/random/PRNG.scala:91:22, :95:17
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// playground/src/noop/tlb.scala:32:7
    `ifdef FIRRTL_BEFORE_INITIAL	// playground/src/noop/tlb.scala:32:7
      `FIRRTL_BEFORE_INITIAL	// playground/src/noop/tlb.scala:32:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// playground/src/noop/tlb.scala:32:7
      automatic logic [31:0] _RANDOM[0:70];	// playground/src/noop/tlb.scala:32:7
      `ifdef INIT_RANDOM_PROLOG_	// playground/src/noop/tlb.scala:32:7
        `INIT_RANDOM_PROLOG_	// playground/src/noop/tlb.scala:32:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// playground/src/noop/tlb.scala:32:7
        for (logic [6:0] i = 7'h0; i < 7'h47; i += 7'h1) begin
          _RANDOM[i] = `RANDOM;	// playground/src/noop/tlb.scala:32:7
        end	// playground/src/noop/tlb.scala:32:7
        tag_0 = {_RANDOM[7'h0], _RANDOM[7'h1][19:0]};	// playground/src/noop/tlb.scala:32:7, :39:26
        tag_1 = {_RANDOM[7'h1][31:20], _RANDOM[7'h2], _RANDOM[7'h3][7:0]};	// playground/src/noop/tlb.scala:32:7, :39:26
        tag_2 = {_RANDOM[7'h3][31:8], _RANDOM[7'h4][27:0]};	// playground/src/noop/tlb.scala:32:7, :39:26
        tag_3 = {_RANDOM[7'h4][31:28], _RANDOM[7'h5], _RANDOM[7'h6][15:0]};	// playground/src/noop/tlb.scala:32:7, :39:26
        tag_4 = {_RANDOM[7'h6][31:16], _RANDOM[7'h7], _RANDOM[7'h8][3:0]};	// playground/src/noop/tlb.scala:32:7, :39:26
        tag_5 = {_RANDOM[7'h8][31:4], _RANDOM[7'h9][23:0]};	// playground/src/noop/tlb.scala:32:7, :39:26
        tag_6 = {_RANDOM[7'h9][31:24], _RANDOM[7'hA], _RANDOM[7'hB][11:0]};	// playground/src/noop/tlb.scala:32:7, :39:26
        tag_7 = {_RANDOM[7'hB][31:12], _RANDOM[7'hC]};	// playground/src/noop/tlb.scala:32:7, :39:26
        tag_8 = {_RANDOM[7'hD], _RANDOM[7'hE][19:0]};	// playground/src/noop/tlb.scala:32:7, :39:26
        tag_9 = {_RANDOM[7'hE][31:20], _RANDOM[7'hF], _RANDOM[7'h10][7:0]};	// playground/src/noop/tlb.scala:32:7, :39:26
        tag_10 = {_RANDOM[7'h10][31:8], _RANDOM[7'h11][27:0]};	// playground/src/noop/tlb.scala:32:7, :39:26
        tag_11 = {_RANDOM[7'h11][31:28], _RANDOM[7'h12], _RANDOM[7'h13][15:0]};	// playground/src/noop/tlb.scala:32:7, :39:26
        tag_12 = {_RANDOM[7'h13][31:16], _RANDOM[7'h14], _RANDOM[7'h15][3:0]};	// playground/src/noop/tlb.scala:32:7, :39:26
        tag_13 = {_RANDOM[7'h15][31:4], _RANDOM[7'h16][23:0]};	// playground/src/noop/tlb.scala:32:7, :39:26
        tag_14 = {_RANDOM[7'h16][31:24], _RANDOM[7'h17], _RANDOM[7'h18][11:0]};	// playground/src/noop/tlb.scala:32:7, :39:26
        tag_15 = {_RANDOM[7'h18][31:12], _RANDOM[7'h19]};	// playground/src/noop/tlb.scala:32:7, :39:26
        paddr_0 = _RANDOM[7'h1A][19:0];	// playground/src/noop/tlb.scala:32:7, :40:26
        paddr_1 = {_RANDOM[7'h1A][31:20], _RANDOM[7'h1B][7:0]};	// playground/src/noop/tlb.scala:32:7, :40:26
        paddr_2 = _RANDOM[7'h1B][27:8];	// playground/src/noop/tlb.scala:32:7, :40:26
        paddr_3 = {_RANDOM[7'h1B][31:28], _RANDOM[7'h1C][15:0]};	// playground/src/noop/tlb.scala:32:7, :40:26
        paddr_4 = {_RANDOM[7'h1C][31:16], _RANDOM[7'h1D][3:0]};	// playground/src/noop/tlb.scala:32:7, :40:26
        paddr_5 = _RANDOM[7'h1D][23:4];	// playground/src/noop/tlb.scala:32:7, :40:26
        paddr_6 = {_RANDOM[7'h1D][31:24], _RANDOM[7'h1E][11:0]};	// playground/src/noop/tlb.scala:32:7, :40:26
        paddr_7 = _RANDOM[7'h1E][31:12];	// playground/src/noop/tlb.scala:32:7, :40:26
        paddr_8 = _RANDOM[7'h1F][19:0];	// playground/src/noop/tlb.scala:32:7, :40:26
        paddr_9 = {_RANDOM[7'h1F][31:20], _RANDOM[7'h20][7:0]};	// playground/src/noop/tlb.scala:32:7, :40:26
        paddr_10 = _RANDOM[7'h20][27:8];	// playground/src/noop/tlb.scala:32:7, :40:26
        paddr_11 = {_RANDOM[7'h20][31:28], _RANDOM[7'h21][15:0]};	// playground/src/noop/tlb.scala:32:7, :40:26
        paddr_12 = {_RANDOM[7'h21][31:16], _RANDOM[7'h22][3:0]};	// playground/src/noop/tlb.scala:32:7, :40:26
        paddr_13 = _RANDOM[7'h22][23:4];	// playground/src/noop/tlb.scala:32:7, :40:26
        paddr_14 = {_RANDOM[7'h22][31:24], _RANDOM[7'h23][11:0]};	// playground/src/noop/tlb.scala:32:7, :40:26
        paddr_15 = _RANDOM[7'h23][31:12];	// playground/src/noop/tlb.scala:32:7, :40:26
        info_0 = _RANDOM[7'h24][9:0];	// playground/src/noop/tlb.scala:32:7, :41:26
        info_1 = _RANDOM[7'h24][19:10];	// playground/src/noop/tlb.scala:32:7, :41:26
        info_2 = _RANDOM[7'h24][29:20];	// playground/src/noop/tlb.scala:32:7, :41:26
        info_3 = {_RANDOM[7'h24][31:30], _RANDOM[7'h25][7:0]};	// playground/src/noop/tlb.scala:32:7, :41:26
        info_4 = _RANDOM[7'h25][17:8];	// playground/src/noop/tlb.scala:32:7, :41:26
        info_5 = _RANDOM[7'h25][27:18];	// playground/src/noop/tlb.scala:32:7, :41:26
        info_6 = {_RANDOM[7'h25][31:28], _RANDOM[7'h26][5:0]};	// playground/src/noop/tlb.scala:32:7, :41:26
        info_7 = _RANDOM[7'h26][15:6];	// playground/src/noop/tlb.scala:32:7, :41:26
        info_8 = _RANDOM[7'h26][25:16];	// playground/src/noop/tlb.scala:32:7, :41:26
        info_9 = {_RANDOM[7'h26][31:26], _RANDOM[7'h27][3:0]};	// playground/src/noop/tlb.scala:32:7, :41:26
        info_10 = _RANDOM[7'h27][13:4];	// playground/src/noop/tlb.scala:32:7, :41:26
        info_11 = _RANDOM[7'h27][23:14];	// playground/src/noop/tlb.scala:32:7, :41:26
        info_12 = {_RANDOM[7'h27][31:24], _RANDOM[7'h28][1:0]};	// playground/src/noop/tlb.scala:32:7, :41:26
        info_13 = _RANDOM[7'h28][11:2];	// playground/src/noop/tlb.scala:32:7, :41:26
        info_14 = _RANDOM[7'h28][21:12];	// playground/src/noop/tlb.scala:32:7, :41:26
        info_15 = _RANDOM[7'h28][31:22];	// playground/src/noop/tlb.scala:32:7, :41:26
        pte_addr_0 = _RANDOM[7'h29];	// playground/src/noop/tlb.scala:32:7, :42:30
        pte_addr_1 = _RANDOM[7'h2A];	// playground/src/noop/tlb.scala:32:7, :42:30
        pte_addr_2 = _RANDOM[7'h2B];	// playground/src/noop/tlb.scala:32:7, :42:30
        pte_addr_3 = _RANDOM[7'h2C];	// playground/src/noop/tlb.scala:32:7, :42:30
        pte_addr_4 = _RANDOM[7'h2D];	// playground/src/noop/tlb.scala:32:7, :42:30
        pte_addr_5 = _RANDOM[7'h2E];	// playground/src/noop/tlb.scala:32:7, :42:30
        pte_addr_6 = _RANDOM[7'h2F];	// playground/src/noop/tlb.scala:32:7, :42:30
        pte_addr_7 = _RANDOM[7'h30];	// playground/src/noop/tlb.scala:32:7, :42:30
        pte_addr_8 = _RANDOM[7'h31];	// playground/src/noop/tlb.scala:32:7, :42:30
        pte_addr_9 = _RANDOM[7'h32];	// playground/src/noop/tlb.scala:32:7, :42:30
        pte_addr_10 = _RANDOM[7'h33];	// playground/src/noop/tlb.scala:32:7, :42:30
        pte_addr_11 = _RANDOM[7'h34];	// playground/src/noop/tlb.scala:32:7, :42:30
        pte_addr_12 = _RANDOM[7'h35];	// playground/src/noop/tlb.scala:32:7, :42:30
        pte_addr_13 = _RANDOM[7'h36];	// playground/src/noop/tlb.scala:32:7, :42:30
        pte_addr_14 = _RANDOM[7'h37];	// playground/src/noop/tlb.scala:32:7, :42:30
        pte_addr_15 = _RANDOM[7'h38];	// playground/src/noop/tlb.scala:32:7, :42:30
        pte_level_0 = _RANDOM[7'h39][1:0];	// playground/src/noop/tlb.scala:32:7, :43:30
        pte_level_1 = _RANDOM[7'h39][3:2];	// playground/src/noop/tlb.scala:32:7, :43:30
        pte_level_2 = _RANDOM[7'h39][5:4];	// playground/src/noop/tlb.scala:32:7, :43:30
        pte_level_3 = _RANDOM[7'h39][7:6];	// playground/src/noop/tlb.scala:32:7, :43:30
        pte_level_4 = _RANDOM[7'h39][9:8];	// playground/src/noop/tlb.scala:32:7, :43:30
        pte_level_5 = _RANDOM[7'h39][11:10];	// playground/src/noop/tlb.scala:32:7, :43:30
        pte_level_6 = _RANDOM[7'h39][13:12];	// playground/src/noop/tlb.scala:32:7, :43:30
        pte_level_7 = _RANDOM[7'h39][15:14];	// playground/src/noop/tlb.scala:32:7, :43:30
        pte_level_8 = _RANDOM[7'h39][17:16];	// playground/src/noop/tlb.scala:32:7, :43:30
        pte_level_9 = _RANDOM[7'h39][19:18];	// playground/src/noop/tlb.scala:32:7, :43:30
        pte_level_10 = _RANDOM[7'h39][21:20];	// playground/src/noop/tlb.scala:32:7, :43:30
        pte_level_11 = _RANDOM[7'h39][23:22];	// playground/src/noop/tlb.scala:32:7, :43:30
        pte_level_12 = _RANDOM[7'h39][25:24];	// playground/src/noop/tlb.scala:32:7, :43:30
        pte_level_13 = _RANDOM[7'h39][27:26];	// playground/src/noop/tlb.scala:32:7, :43:30
        pte_level_14 = _RANDOM[7'h39][29:28];	// playground/src/noop/tlb.scala:32:7, :43:30
        pte_level_15 = _RANDOM[7'h39][31:30];	// playground/src/noop/tlb.scala:32:7, :43:30
        valid_0 = _RANDOM[7'h3A][0];	// playground/src/noop/tlb.scala:32:7, :44:26
        valid_1 = _RANDOM[7'h3A][1];	// playground/src/noop/tlb.scala:32:7, :44:26
        valid_2 = _RANDOM[7'h3A][2];	// playground/src/noop/tlb.scala:32:7, :44:26
        valid_3 = _RANDOM[7'h3A][3];	// playground/src/noop/tlb.scala:32:7, :44:26
        valid_4 = _RANDOM[7'h3A][4];	// playground/src/noop/tlb.scala:32:7, :44:26
        valid_5 = _RANDOM[7'h3A][5];	// playground/src/noop/tlb.scala:32:7, :44:26
        valid_6 = _RANDOM[7'h3A][6];	// playground/src/noop/tlb.scala:32:7, :44:26
        valid_7 = _RANDOM[7'h3A][7];	// playground/src/noop/tlb.scala:32:7, :44:26
        valid_8 = _RANDOM[7'h3A][8];	// playground/src/noop/tlb.scala:32:7, :44:26
        valid_9 = _RANDOM[7'h3A][9];	// playground/src/noop/tlb.scala:32:7, :44:26
        valid_10 = _RANDOM[7'h3A][10];	// playground/src/noop/tlb.scala:32:7, :44:26
        valid_11 = _RANDOM[7'h3A][11];	// playground/src/noop/tlb.scala:32:7, :44:26
        valid_12 = _RANDOM[7'h3A][12];	// playground/src/noop/tlb.scala:32:7, :44:26
        valid_13 = _RANDOM[7'h3A][13];	// playground/src/noop/tlb.scala:32:7, :44:26
        valid_14 = _RANDOM[7'h3A][14];	// playground/src/noop/tlb.scala:32:7, :44:26
        valid_15 = _RANDOM[7'h3A][15];	// playground/src/noop/tlb.scala:32:7, :44:26
        pre_addr = {_RANDOM[7'h3A][31:16], _RANDOM[7'h3B], _RANDOM[7'h3C][15:0]};	// playground/src/noop/tlb.scala:32:7, :44:26, :46:30
        pte_addr_r = {_RANDOM[7'h3C][31:16], _RANDOM[7'h3D][15:0]};	// playground/src/noop/tlb.scala:32:7, :46:30, :47:30
        wpte_data_r = {_RANDOM[7'h3D][31:16], _RANDOM[7'h3E], _RANDOM[7'h3F][15:0]};	// playground/src/noop/tlb.scala:32:7, :47:30, :48:30
        dc_mode_r = _RANDOM[7'h3F][20:16];	// playground/src/noop/tlb.scala:32:7, :48:30, :49:30
        out_valid_r = _RANDOM[7'h3F][22];	// playground/src/noop/tlb.scala:32:7, :48:30, :51:30
        out_paddr_r = {_RANDOM[7'h3F][31:23], _RANDOM[7'h40][22:0]};	// playground/src/noop/tlb.scala:32:7, :48:30, :52:30
        out_excep_r_cause = {_RANDOM[7'h40][31:23], _RANDOM[7'h41], _RANDOM[7'h42][22:0]};	// playground/src/noop/tlb.scala:32:7, :52:30, :53:30
        out_excep_r_tval = {_RANDOM[7'h42][31:23], _RANDOM[7'h43], _RANDOM[7'h44][22:0]};	// playground/src/noop/tlb.scala:32:7, :53:30
        out_excep_r_en = _RANDOM[7'h44][23];	// playground/src/noop/tlb.scala:32:7, :53:30
        state = _RANDOM[7'h44][25:24];	// playground/src/noop/tlb.scala:32:7, :53:30, :84:24
        flush_r = _RANDOM[7'h44][26];	// playground/src/noop/tlb.scala:32:7, :53:30, :85:26
        m_type_r = _RANDOM[7'h44][28:27];	// playground/src/noop/tlb.scala:32:7, :53:30, :95:27
        select_r = {_RANDOM[7'h44][31:29], _RANDOM[7'h45][0]};	// playground/src/noop/tlb.scala:32:7, :53:30, :130:27
        offset = _RANDOM[7'h45][8:1];	// playground/src/noop/tlb.scala:32:7, :130:27, :131:26
        level = _RANDOM[7'h45][10:9];	// playground/src/noop/tlb.scala:32:7, :130:27, :132:26
        wpte_hs_r = _RANDOM[7'h46][23];	// playground/src/noop/tlb.scala:32:7, :134:28
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// playground/src/noop/tlb.scala:32:7
      `FIRRTL_AFTER_INITIAL	// playground/src/noop/tlb.scala:32:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  MaxPeriodFibonacciLFSR_2 select_prng (	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
    .clock    (clock),
    .reset    (reset),
    .io_out_0 (_select_prng_io_out_0),
    .io_out_1 (_select_prng_io_out_1),
    .io_out_2 (_select_prng_io_out_2),
    .io_out_3 (_select_prng_io_out_3)
  );
  assign io_va2pa_paddr = out_paddr_r;	// playground/src/noop/tlb.scala:32:7, :52:30
  assign io_va2pa_pvalid = out_valid_r;	// playground/src/noop/tlb.scala:32:7, :51:30
  assign io_va2pa_tlb_excep_cause = out_excep_r_cause;	// playground/src/noop/tlb.scala:32:7, :53:30
  assign io_va2pa_tlb_excep_tval = out_excep_r_tval;	// playground/src/noop/tlb.scala:32:7, :53:30
  assign io_va2pa_tlb_excep_en = out_excep_r_en;	// playground/src/noop/tlb.scala:32:7, :53:30
  assign io_dcacheRW_addr = pte_addr_r;	// playground/src/noop/tlb.scala:32:7, :47:30
  assign io_dcacheRW_wdata = wpte_data_r;	// playground/src/noop/tlb.scala:32:7, :48:30
  assign io_dcacheRW_dc_mode = dc_mode_r;	// playground/src/noop/tlb.scala:32:7, :49:30
endmodule

module DcacheSelector(	// playground/src/noop/dcache.scala:14:7
  input         clock,	// playground/src/noop/dcache.scala:14:7
                reset,	// playground/src/noop/dcache.scala:14:7
  input  [31:0] io_tlb_if2dc_addr,	// playground/src/noop/dcache.scala:15:16
  output [63:0] io_tlb_if2dc_rdata,	// playground/src/noop/dcache.scala:15:16
  output        io_tlb_if2dc_rvalid,	// playground/src/noop/dcache.scala:15:16
  input  [63:0] io_tlb_if2dc_wdata,	// playground/src/noop/dcache.scala:15:16
  input  [4:0]  io_tlb_if2dc_dc_mode,	// playground/src/noop/dcache.scala:15:16
  output        io_tlb_if2dc_ready,	// playground/src/noop/dcache.scala:15:16
  input  [31:0] io_tlb_mem2dc_addr,	// playground/src/noop/dcache.scala:15:16
  output [63:0] io_tlb_mem2dc_rdata,	// playground/src/noop/dcache.scala:15:16
  output        io_tlb_mem2dc_rvalid,	// playground/src/noop/dcache.scala:15:16
  input  [63:0] io_tlb_mem2dc_wdata,	// playground/src/noop/dcache.scala:15:16
  input  [4:0]  io_tlb_mem2dc_dc_mode,	// playground/src/noop/dcache.scala:15:16
  output        io_tlb_mem2dc_ready,	// playground/src/noop/dcache.scala:15:16
  input  [31:0] io_mem2dc_addr,	// playground/src/noop/dcache.scala:15:16
  output [63:0] io_mem2dc_rdata,	// playground/src/noop/dcache.scala:15:16
  output        io_mem2dc_rvalid,	// playground/src/noop/dcache.scala:15:16
  input  [63:0] io_mem2dc_wdata,	// playground/src/noop/dcache.scala:15:16
  input  [4:0]  io_mem2dc_dc_mode,	// playground/src/noop/dcache.scala:15:16
                io_mem2dc_amo,	// playground/src/noop/dcache.scala:15:16
  output        io_mem2dc_ready,	// playground/src/noop/dcache.scala:15:16
  input  [31:0] io_dma2dc_addr,	// playground/src/noop/dcache.scala:15:16
  output [63:0] io_dma2dc_rdata,	// playground/src/noop/dcache.scala:15:16
  output        io_dma2dc_rvalid,	// playground/src/noop/dcache.scala:15:16
  input  [63:0] io_dma2dc_wdata,	// playground/src/noop/dcache.scala:15:16
  input  [4:0]  io_dma2dc_dc_mode,	// playground/src/noop/dcache.scala:15:16
  output        io_dma2dc_ready,	// playground/src/noop/dcache.scala:15:16
  output [31:0] io_select_addr,	// playground/src/noop/dcache.scala:15:16
  input  [63:0] io_select_rdata,	// playground/src/noop/dcache.scala:15:16
  input         io_select_rvalid,	// playground/src/noop/dcache.scala:15:16
  output [63:0] io_select_wdata,	// playground/src/noop/dcache.scala:15:16
  output [4:0]  io_select_dc_mode,	// playground/src/noop/dcache.scala:15:16
                io_select_amo,	// playground/src/noop/dcache.scala:15:16
  input         io_select_ready	// playground/src/noop/dcache.scala:15:16
);

  reg  [1:0] pre_idx;	// playground/src/noop/dcache.scala:30:26
  reg        busy;	// playground/src/noop/dcache.scala:31:26
  wire       _GEN = busy & ~io_select_rvalid;	// playground/src/noop/dcache.scala:31:26, :40:{15,18}
  always @(posedge clock) begin	// playground/src/noop/dcache.scala:14:7
    if (reset) begin	// playground/src/noop/dcache.scala:14:7
      pre_idx <= 2'h0;	// playground/src/noop/dcache.scala:30:26
      busy <= 1'h0;	// playground/src/noop/dcache.scala:14:7, :31:26
    end
    else begin	// playground/src/noop/dcache.scala:14:7
      if (~_GEN) begin	// playground/src/noop/dcache.scala:36:25, :40:{15,36}, :41:47
        if (|io_mem2dc_dc_mode)	// playground/src/noop/dcache.scala:41:34
          pre_idx <= 2'h0;	// playground/src/noop/dcache.scala:30:26
        else if (|io_tlb_mem2dc_dc_mode)	// playground/src/noop/dcache.scala:49:38
          pre_idx <= 2'h1;	// playground/src/noop/dcache.scala:30:26, :50:17
        else if (|io_tlb_if2dc_dc_mode)	// playground/src/noop/dcache.scala:57:37
          pre_idx <= 2'h2;	// playground/src/noop/dcache.scala:30:26, :58:17
        else if (|io_dma2dc_dc_mode)	// playground/src/noop/dcache.scala:65:34
          pre_idx <= 2'h3;	// playground/src/noop/dcache.scala:30:26, :66:17
      end
      if (_GEN
          | ~((|io_mem2dc_dc_mode) | (|io_tlb_mem2dc_dc_mode) | (|io_tlb_if2dc_dc_mode)
              | (|io_dma2dc_dc_mode)))	// playground/src/noop/dcache.scala:37:27, :40:{15,36}, :41:{34,47}, :43:17, :49:{38,51}, :51:17, :57:{37,50}, :59:17, :65:{34,47}, :67:17
        busy <= ~io_select_rvalid & busy;	// playground/src/noop/dcache.scala:31:26, :37:27, :38:14
      else	// playground/src/noop/dcache.scala:37:27, :40:36, :41:47
        busy <= io_select_ready;	// playground/src/noop/dcache.scala:31:26
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// playground/src/noop/dcache.scala:14:7
    `ifdef FIRRTL_BEFORE_INITIAL	// playground/src/noop/dcache.scala:14:7
      `FIRRTL_BEFORE_INITIAL	// playground/src/noop/dcache.scala:14:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// playground/src/noop/dcache.scala:14:7
      automatic logic [31:0] _RANDOM[0:0];	// playground/src/noop/dcache.scala:14:7
      `ifdef INIT_RANDOM_PROLOG_	// playground/src/noop/dcache.scala:14:7
        `INIT_RANDOM_PROLOG_	// playground/src/noop/dcache.scala:14:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// playground/src/noop/dcache.scala:14:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// playground/src/noop/dcache.scala:14:7
        pre_idx = _RANDOM[/*Zero width*/ 1'b0][1:0];	// playground/src/noop/dcache.scala:14:7, :30:26
        busy = _RANDOM[/*Zero width*/ 1'b0][2];	// playground/src/noop/dcache.scala:14:7, :30:26, :31:26
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// playground/src/noop/dcache.scala:14:7
      `FIRRTL_AFTER_INITIAL	// playground/src/noop/dcache.scala:14:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_tlb_if2dc_rdata = io_select_rdata;	// playground/src/noop/dcache.scala:14:7
  assign io_tlb_if2dc_rvalid = io_select_rvalid & pre_idx == 2'h2;	// playground/src/noop/dcache.scala:14:7, :30:26, :58:17, :76:{49,60}
  assign io_tlb_if2dc_ready =
    ~(_GEN | (|io_mem2dc_dc_mode) | (|io_tlb_mem2dc_dc_mode)) & (|io_tlb_if2dc_dc_mode)
    & io_select_ready;	// playground/src/noop/dcache.scala:14:7, :23:69, :40:{15,36}, :41:{34,47}, :49:{38,51}, :57:{37,50}
  assign io_tlb_mem2dc_rdata = io_select_rdata;	// playground/src/noop/dcache.scala:14:7
  assign io_tlb_mem2dc_rvalid = io_select_rvalid & pre_idx == 2'h1;	// playground/src/noop/dcache.scala:14:7, :30:26, :50:17, :75:{49,60}
  assign io_tlb_mem2dc_ready =
    ~(_GEN | (|io_mem2dc_dc_mode)) & (|io_tlb_mem2dc_dc_mode) & io_select_ready;	// playground/src/noop/dcache.scala:14:7, :25:69, :40:{15,36}, :41:{34,47}, :49:{38,51}
  assign io_mem2dc_rdata = io_select_rdata;	// playground/src/noop/dcache.scala:14:7
  assign io_mem2dc_rvalid = io_select_rvalid & pre_idx == 2'h0;	// playground/src/noop/dcache.scala:14:7, :30:26, :74:{49,60}
  assign io_mem2dc_ready = ~_GEN & (|io_mem2dc_dc_mode) & io_select_ready;	// playground/src/noop/dcache.scala:14:7, :36:25, :40:{15,36}, :41:{34,47}
  assign io_dma2dc_rdata = io_select_rdata;	// playground/src/noop/dcache.scala:14:7
  assign io_dma2dc_rvalid = io_select_rvalid & (&pre_idx);	// playground/src/noop/dcache.scala:14:7, :30:26, :77:{49,60}
  assign io_dma2dc_ready =
    ~(_GEN | (|io_mem2dc_dc_mode) | (|io_tlb_mem2dc_dc_mode) | (|io_tlb_if2dc_dc_mode))
    & (|io_dma2dc_dc_mode) & io_select_ready;	// playground/src/noop/dcache.scala:14:7, :29:69, :40:{15,36}, :41:{34,47}, :49:{38,51}, :57:{37,50}, :65:{34,47}
  assign io_select_addr =
    _GEN
      ? 32'h0
      : (|io_mem2dc_dc_mode)
          ? io_mem2dc_addr
          : (|io_tlb_mem2dc_dc_mode)
              ? io_tlb_mem2dc_addr
              : (|io_tlb_if2dc_dc_mode)
                  ? io_tlb_if2dc_addr
                  : (|io_dma2dc_dc_mode) ? io_dma2dc_addr : 32'h0;	// playground/src/noop/dcache.scala:14:7, :32:25, :40:{15,36}, :41:{34,47}, :44:29, :49:{38,51}, :52:29, :57:{37,50}, :60:29, :65:{34,47}, :68:29
  assign io_select_wdata =
    _GEN
      ? 64'h0
      : (|io_mem2dc_dc_mode)
          ? io_mem2dc_wdata
          : (|io_tlb_mem2dc_dc_mode)
              ? io_tlb_mem2dc_wdata
              : (|io_tlb_if2dc_dc_mode)
                  ? io_tlb_if2dc_wdata
                  : (|io_dma2dc_dc_mode) ? io_dma2dc_wdata : 64'h0;	// playground/src/noop/dcache.scala:14:7, :33:25, :40:{15,36}, :41:{34,47}, :45:29, :49:{38,51}, :53:29, :57:{37,50}, :61:29, :65:{34,47}, :69:29
  assign io_select_dc_mode =
    _GEN
      ? 5'h0
      : (|io_mem2dc_dc_mode)
          ? io_mem2dc_dc_mode
          : (|io_tlb_mem2dc_dc_mode)
              ? io_tlb_mem2dc_dc_mode
              : (|io_tlb_if2dc_dc_mode)
                  ? io_tlb_if2dc_dc_mode
                  : (|io_dma2dc_dc_mode) ? io_dma2dc_dc_mode : 5'h0;	// playground/src/noop/dcache.scala:14:7, :15:16, :34:25, :40:{15,36}, :41:{34,47}, :46:29, :49:{38,51}, :54:29, :55:29, :57:{37,50}, :62:29, :65:{34,47}, :70:29
  assign io_select_amo = _GEN | ~(|io_mem2dc_dc_mode) ? 5'h0 : io_mem2dc_amo;	// playground/src/noop/dcache.scala:14:7, :15:16, :35:25, :40:{15,36}, :41:{34,47}, :49:51, :55:29, :57:50
endmodule

module CLINT(	// playground/src/noop/clint.scala:15:7
  input         clock,	// playground/src/noop/clint.scala:15:7
                reset,	// playground/src/noop/clint.scala:15:7
  input  [31:0] io_rw_addr,	// playground/src/noop/clint.scala:16:16
  output [63:0] io_rw_rdata,	// playground/src/noop/clint.scala:16:16
  input  [63:0] io_rw_wdata,	// playground/src/noop/clint.scala:16:16
  input         io_rw_wvalid,	// playground/src/noop/clint.scala:16:16
  output        io_intr_raise,	// playground/src/noop/clint.scala:16:16
                io_intr_clear,	// playground/src/noop/clint.scala:16:16
                io_intr_msip_raise,	// playground/src/noop/clint.scala:16:16
                io_intr_msip_clear	// playground/src/noop/clint.scala:16:16
);

  reg  [63:0] mtime;	// playground/src/noop/clint.scala:21:24
  reg  [63:0] mtimecmp;	// playground/src/noop/clint.scala:22:27
  reg  [63:0] ipi;	// playground/src/noop/clint.scala:23:22
  reg  [1:0]  count;	// playground/src/noop/clint.scala:24:24
  reg         clear_r;	// playground/src/noop/clint.scala:25:26
  wire        _GEN = io_rw_addr == 32'h200BFF8;	// playground/src/noop/clint.scala:35:21
  wire        _GEN_0 = io_rw_addr == 32'h2004000;	// playground/src/noop/clint.scala:41:21
  wire        _GEN_1 = io_rw_addr == 32'h2000000;	// playground/src/noop/clint.scala:48:21
  wire        _GEN_2 = _GEN_1 & io_rw_wvalid;	// playground/src/noop/clint.scala:23:22, :48:{21,29}, :50:27, :51:17
  always @(posedge clock) begin	// playground/src/noop/clint.scala:15:7
    if (reset) begin	// playground/src/noop/clint.scala:15:7
      mtime <= 64'h0;	// playground/src/noop/clint.scala:21:24
      mtimecmp <= 64'h0;	// playground/src/noop/clint.scala:21:24, :22:27
      ipi <= 64'h0;	// playground/src/noop/clint.scala:21:24, :23:22
      count <= 2'h0;	// playground/src/noop/clint.scala:24:24
      clear_r <= 1'h0;	// playground/src/noop/clint.scala:25:26
    end
    else begin	// playground/src/noop/clint.scala:15:7
      if (_GEN & io_rw_wvalid)	// playground/src/noop/clint.scala:28:24, :35:{21,31}, :37:27, :38:19
        mtime <= io_rw_wdata;	// playground/src/noop/clint.scala:21:24
      else if (count == 2'h0)	// playground/src/noop/clint.scala:24:24, :28:16
        mtime <= mtime + 64'h1;	// playground/src/noop/clint.scala:21:24, :29:24
      if (_GEN_0 & io_rw_wvalid)	// playground/src/noop/clint.scala:22:27, :41:{21,34}, :43:27, :44:22
        mtimecmp <= io_rw_wdata;	// playground/src/noop/clint.scala:22:27
      if (_GEN_2)	// playground/src/noop/clint.scala:23:22, :48:29, :50:27, :51:17
        ipi <= io_rw_wdata;	// playground/src/noop/clint.scala:23:22
      count <= count + 2'h1;	// playground/src/noop/clint.scala:24:24, :27:20
      clear_r <= _GEN_0 & io_rw_wvalid;	// playground/src/noop/clint.scala:25:26, :26:13, :41:{21,34}, :43:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// playground/src/noop/clint.scala:15:7
    `ifdef FIRRTL_BEFORE_INITIAL	// playground/src/noop/clint.scala:15:7
      `FIRRTL_BEFORE_INITIAL	// playground/src/noop/clint.scala:15:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// playground/src/noop/clint.scala:15:7
      automatic logic [31:0] _RANDOM[0:6];	// playground/src/noop/clint.scala:15:7
      `ifdef INIT_RANDOM_PROLOG_	// playground/src/noop/clint.scala:15:7
        `INIT_RANDOM_PROLOG_	// playground/src/noop/clint.scala:15:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// playground/src/noop/clint.scala:15:7
        for (logic [2:0] i = 3'h0; i < 3'h7; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// playground/src/noop/clint.scala:15:7
        end	// playground/src/noop/clint.scala:15:7
        mtime = {_RANDOM[3'h0], _RANDOM[3'h1]};	// playground/src/noop/clint.scala:15:7, :21:24
        mtimecmp = {_RANDOM[3'h2], _RANDOM[3'h3]};	// playground/src/noop/clint.scala:15:7, :22:27
        ipi = {_RANDOM[3'h4], _RANDOM[3'h5]};	// playground/src/noop/clint.scala:15:7, :23:22
        count = _RANDOM[3'h6][1:0];	// playground/src/noop/clint.scala:15:7, :24:24
        clear_r = _RANDOM[3'h6][2];	// playground/src/noop/clint.scala:15:7, :24:24, :25:26
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// playground/src/noop/clint.scala:15:7
      `FIRRTL_AFTER_INITIAL	// playground/src/noop/clint.scala:15:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_rw_rdata = _GEN_1 ? ipi : _GEN_0 ? mtimecmp : _GEN ? mtime : 64'h0;	// playground/src/noop/clint.scala:15:7, :21:24, :22:27, :23:22, :34:17, :35:{21,31}, :36:24, :41:{21,34}, :42:24, :48:{21,29}, :49:24
  assign io_intr_raise = mtime > mtimecmp;	// playground/src/noop/clint.scala:15:7, :21:24, :22:27, :31:28
  assign io_intr_clear = clear_r;	// playground/src/noop/clint.scala:15:7, :25:26
  assign io_intr_msip_raise = _GEN_2 & io_rw_wdata[0];	// playground/src/noop/clint.scala:15:7, :23:22, :33:20, :48:29, :50:27, :51:17, :52:{32,46}
  assign io_intr_msip_clear = _GEN_2 & ~(io_rw_wdata[0]);	// playground/src/noop/clint.scala:15:7, :23:22, :33:20, :48:29, :50:27, :51:17, :52:46, :53:{32,35}
endmodule

module Plic(	// playground/src/noop/plic.scala:27:7
  input         clock,	// playground/src/noop/plic.scala:27:7
                reset,	// playground/src/noop/plic.scala:27:7
                io_intr_in1,	// playground/src/noop/plic.scala:28:16
  output        io_intr_out_m_raise,	// playground/src/noop/plic.scala:28:16
                io_intr_out_m_clear,	// playground/src/noop/plic.scala:28:16
                io_intr_out_s_raise,	// playground/src/noop/plic.scala:28:16
                io_intr_out_s_clear,	// playground/src/noop/plic.scala:28:16
  input  [31:0] io_rw_addr,	// playground/src/noop/plic.scala:28:16
  output [63:0] io_rw_rdata,	// playground/src/noop/plic.scala:28:16
  input  [63:0] io_rw_wdata,	// playground/src/noop/plic.scala:28:16
  input         io_rw_wvalid,	// playground/src/noop/plic.scala:28:16
                io_rw_arvalid	// playground/src/noop/plic.scala:28:16
);

  reg  [31:0] priority_0;	// playground/src/noop/plic.scala:34:27
  reg  [31:0] pending;	// playground/src/noop/plic.scala:35:26
  reg  [31:0] intr_enable1;	// playground/src/noop/plic.scala:36:31
  reg  [31:0] intr_enable2;	// playground/src/noop/plic.scala:37:31
  reg  [31:0] threshold1;	// playground/src/noop/plic.scala:38:29
  reg  [31:0] threshold2;	// playground/src/noop/plic.scala:39:29
  reg  [31:0] claim1;	// playground/src/noop/plic.scala:40:25
  reg  [31:0] claim2;	// playground/src/noop/plic.scala:41:25
  reg         clear_r;	// playground/src/noop/plic.scala:43:26
  wire        io_intr_out_s_raise_0 = pending[1] & priority_0 >= threshold2;	// playground/src/noop/plic.scala:34:27, :35:26, :39:29, :46:{35,39,51}
  wire        io_intr_out_m_raise_0 = pending[1] & priority_0 >= threshold1;	// playground/src/noop/plic.scala:34:27, :35:26, :38:29, :46:35, :48:{39,51}
  wire        _GEN = io_rw_addr == 32'hC000004;	// playground/src/noop/plic.scala:61:21
  wire        _GEN_0 = io_rw_addr == 32'hC002000;	// playground/src/noop/plic.scala:67:21
  wire        _GEN_1 = io_rw_addr == 32'hC002100;	// playground/src/noop/plic.scala:73:21
  wire        _GEN_2 = io_rw_addr == 32'hC200004;	// playground/src/noop/plic.scala:79:21
  wire        _GEN_3 = io_rw_addr == 32'hC201004;	// playground/src/noop/plic.scala:89:21
  wire        _GEN_4 = io_rw_addr == 32'hC200000;	// playground/src/noop/plic.scala:99:21
  wire        _GEN_5 = io_rw_addr == 32'hC201000;	// playground/src/noop/plic.scala:105:21
  always @(posedge clock) begin	// playground/src/noop/plic.scala:27:7
    if (reset) begin	// playground/src/noop/plic.scala:27:7
      priority_0 <= 32'h0;	// playground/src/noop/plic.scala:34:27
      pending <= 32'h0;	// playground/src/noop/plic.scala:34:27, :35:26
      intr_enable1 <= 32'h0;	// playground/src/noop/plic.scala:34:27, :36:31
      intr_enable2 <= 32'h0;	// playground/src/noop/plic.scala:34:27, :37:31
      threshold1 <= 32'h0;	// playground/src/noop/plic.scala:34:27, :38:29
      threshold2 <= 32'h0;	// playground/src/noop/plic.scala:34:27, :39:29
      claim1 <= 32'h0;	// playground/src/noop/plic.scala:34:27, :40:25
      claim2 <= 32'h0;	// playground/src/noop/plic.scala:34:27, :41:25
      clear_r <= 1'h0;	// playground/src/noop/plic.scala:43:26
    end
    else begin	// playground/src/noop/plic.scala:27:7
      automatic logic _GEN_6;	// playground/src/noop/plic.scala:51:22, :79:37, :81:28, :82:21
      automatic logic _GEN_7 = _GEN_3 & io_rw_arvalid;	// playground/src/noop/plic.scala:79:37, :89:{21,37}, :91:28, :92:21
      _GEN_6 = _GEN_2 & io_rw_arvalid;	// playground/src/noop/plic.scala:51:22, :79:{21,37}, :81:28, :82:21
      if (_GEN & io_rw_wvalid)	// playground/src/noop/plic.scala:34:27, :61:{21,39}, :63:27, :64:22
        priority_0 <= io_rw_wdata[31:0];	// playground/src/noop/plic.scala:34:27, :64:22
      if (_GEN_7) begin	// playground/src/noop/plic.scala:79:37, :89:37, :91:28, :92:21
        automatic logic [63:0] _GEN_8;	// playground/src/noop/plic.scala:22:24
        automatic logic [63:0] pending_mask_2;	// playground/src/noop/plic.scala:22:24
        automatic logic [63:0] _pending_T_12;	// playground/src/noop/plic.scala:23:37
        _GEN_8 = {58'h0, claim2[5:0]};	// playground/src/noop/plic.scala:21:26, :22:24, :41:25
        pending_mask_2 = 64'h1 << _GEN_8;	// playground/src/noop/plic.scala:22:24
        _pending_T_12 = 64'h0 << _GEN_8;	// playground/src/noop/plic.scala:22:24, :23:37, :50:17
        pending <=
          ~(pending_mask_2[31:0]) & pending | _pending_T_12[31:0] & pending_mask_2[31:0];	// playground/src/noop/plic.scala:22:24, :23:{18,20,27,37,49}, :35:26
        claim2 <= 32'h0;	// playground/src/noop/plic.scala:34:27, :41:25
      end
      else begin	// playground/src/noop/plic.scala:79:37, :89:37, :91:28, :92:21
        if (_GEN_6) begin	// playground/src/noop/plic.scala:51:22, :79:37, :81:28, :82:21
          automatic logic [63:0] _GEN_9;	// playground/src/noop/plic.scala:22:24
          automatic logic [63:0] pending_mask_1;	// playground/src/noop/plic.scala:22:24
          automatic logic [63:0] _pending_T_7;	// playground/src/noop/plic.scala:23:37
          _GEN_9 = {58'h0, claim1[5:0]};	// playground/src/noop/plic.scala:21:26, :22:24, :40:25
          pending_mask_1 = 64'h1 << _GEN_9;	// playground/src/noop/plic.scala:22:24
          _pending_T_7 = 64'h0 << _GEN_9;	// playground/src/noop/plic.scala:22:24, :23:37, :50:17
          pending <=
            ~(pending_mask_1[31:0]) & pending | _pending_T_7[31:0] & pending_mask_1[31:0];	// playground/src/noop/plic.scala:22:24, :23:{18,20,27,37,49}, :35:26
        end
        else if (io_intr_in1)	// playground/src/noop/plic.scala:28:16
          pending <= pending & 32'hFFFFFFFD | 32'h2;	// playground/src/noop/plic.scala:23:{18,27}, :35:26
        if (io_intr_out_s_raise_0)	// playground/src/noop/plic.scala:46:39
          claim2 <= 32'h1;	// playground/src/noop/plic.scala:41:25, :55:16
      end
      if (_GEN_0 & io_rw_wvalid)	// playground/src/noop/plic.scala:36:31, :67:{21,38}, :69:27, :70:26
        intr_enable1 <= io_rw_wdata[31:0];	// playground/src/noop/plic.scala:36:31, :64:22
      if (_GEN_1 & io_rw_wvalid)	// playground/src/noop/plic.scala:37:31, :73:{21,38}, :75:27, :76:26
        intr_enable2 <= io_rw_wdata[31:0];	// playground/src/noop/plic.scala:37:31, :64:22
      if (_GEN_4 & io_rw_wvalid)	// playground/src/noop/plic.scala:38:29, :99:{21,41}, :101:27, :102:24
        threshold1 <= io_rw_wdata[31:0];	// playground/src/noop/plic.scala:38:29, :64:22
      if (_GEN_5 & io_rw_wvalid)	// playground/src/noop/plic.scala:39:29, :105:{21,41}, :107:27, :108:24
        threshold2 <= io_rw_wdata[31:0];	// playground/src/noop/plic.scala:39:29, :64:22
      if (_GEN_6)	// playground/src/noop/plic.scala:51:22, :79:37, :81:28, :82:21
        claim1 <= 32'h0;	// playground/src/noop/plic.scala:34:27, :40:25
      else if (io_intr_out_m_raise_0)	// playground/src/noop/plic.scala:48:39
        claim1 <= 32'h1;	// playground/src/noop/plic.scala:40:25, :55:16
      clear_r <= _GEN_7 | _GEN_2 & io_rw_arvalid;	// playground/src/noop/plic.scala:43:26, :44:13, :79:{21,37}, :81:28, :89:37, :91:28, :92:21, :93:21
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// playground/src/noop/plic.scala:27:7
    `ifdef FIRRTL_BEFORE_INITIAL	// playground/src/noop/plic.scala:27:7
      `FIRRTL_BEFORE_INITIAL	// playground/src/noop/plic.scala:27:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// playground/src/noop/plic.scala:27:7
      automatic logic [31:0] _RANDOM[0:8];	// playground/src/noop/plic.scala:27:7
      `ifdef INIT_RANDOM_PROLOG_	// playground/src/noop/plic.scala:27:7
        `INIT_RANDOM_PROLOG_	// playground/src/noop/plic.scala:27:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// playground/src/noop/plic.scala:27:7
        for (logic [3:0] i = 4'h0; i < 4'h9; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// playground/src/noop/plic.scala:27:7
        end	// playground/src/noop/plic.scala:27:7
        priority_0 = _RANDOM[4'h0];	// playground/src/noop/plic.scala:27:7, :34:27
        pending = _RANDOM[4'h1];	// playground/src/noop/plic.scala:27:7, :35:26
        intr_enable1 = _RANDOM[4'h2];	// playground/src/noop/plic.scala:27:7, :36:31
        intr_enable2 = _RANDOM[4'h3];	// playground/src/noop/plic.scala:27:7, :37:31
        threshold1 = _RANDOM[4'h4];	// playground/src/noop/plic.scala:27:7, :38:29
        threshold2 = _RANDOM[4'h5];	// playground/src/noop/plic.scala:27:7, :39:29
        claim1 = _RANDOM[4'h6];	// playground/src/noop/plic.scala:27:7, :40:25
        claim2 = _RANDOM[4'h7];	// playground/src/noop/plic.scala:27:7, :41:25
        clear_r = _RANDOM[4'h8][0];	// playground/src/noop/plic.scala:27:7, :43:26
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// playground/src/noop/plic.scala:27:7
      `FIRRTL_AFTER_INITIAL	// playground/src/noop/plic.scala:27:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_intr_out_m_raise = io_intr_out_m_raise_0;	// playground/src/noop/plic.scala:27:7, :48:39
  assign io_intr_out_m_clear = clear_r;	// playground/src/noop/plic.scala:27:7, :43:26
  assign io_intr_out_s_raise = io_intr_out_s_raise_0;	// playground/src/noop/plic.scala:27:7, :46:39
  assign io_intr_out_s_clear = clear_r;	// playground/src/noop/plic.scala:27:7, :43:26
  assign io_rw_rdata =
    _GEN_5
      ? {32'h0, threshold2}
      : _GEN_4
          ? {32'h0, threshold1}
          : _GEN_3
              ? {32'h0, claim2}
              : _GEN_2
                  ? {32'h0, claim1}
                  : _GEN_1
                      ? {32'h0, intr_enable2}
                      : _GEN_0
                          ? {32'h0, intr_enable1}
                          : _GEN ? {32'h0, priority_0} : 64'h0;	// playground/src/noop/plic.scala:27:7, :34:27, :36:31, :37:31, :38:29, :39:29, :40:25, :41:25, :50:17, :61:{21,39}, :62:21, :67:{21,38}, :68:21, :73:{21,38}, :74:21, :79:{21,37}, :80:21, :89:{21,37}, :90:21, :99:{21,41}, :100:21, :105:{21,41}, :106:21
endmodule

module DmaBridge(	// playground/src/noop/dma.scala:12:7
  input         clock,	// playground/src/noop/dma.scala:12:7
                reset,	// playground/src/noop/dma.scala:12:7
  output        io_dmaAxi_awready,	// playground/src/noop/dma.scala:13:16
  input         io_dmaAxi_awvalid,	// playground/src/noop/dma.scala:13:16
  input  [31:0] io_dmaAxi_awaddr,	// playground/src/noop/dma.scala:13:16
  input  [3:0]  io_dmaAxi_awid,	// playground/src/noop/dma.scala:13:16
  input  [7:0]  io_dmaAxi_awlen,	// playground/src/noop/dma.scala:13:16
  input  [2:0]  io_dmaAxi_awsize,	// playground/src/noop/dma.scala:13:16
  output        io_dmaAxi_wready,	// playground/src/noop/dma.scala:13:16
  input         io_dmaAxi_wvalid,	// playground/src/noop/dma.scala:13:16
  input  [63:0] io_dmaAxi_wdata,	// playground/src/noop/dma.scala:13:16
  input  [7:0]  io_dmaAxi_wstrb,	// playground/src/noop/dma.scala:13:16
  input         io_dmaAxi_bready,	// playground/src/noop/dma.scala:13:16
  output        io_dmaAxi_bvalid,	// playground/src/noop/dma.scala:13:16
  output [1:0]  io_dmaAxi_bresp,	// playground/src/noop/dma.scala:13:16
  output [3:0]  io_dmaAxi_bid,	// playground/src/noop/dma.scala:13:16
  output        io_dmaAxi_arready,	// playground/src/noop/dma.scala:13:16
  input         io_dmaAxi_arvalid,	// playground/src/noop/dma.scala:13:16
  input  [31:0] io_dmaAxi_araddr,	// playground/src/noop/dma.scala:13:16
  input  [3:0]  io_dmaAxi_arid,	// playground/src/noop/dma.scala:13:16
  input  [7:0]  io_dmaAxi_arlen,	// playground/src/noop/dma.scala:13:16
  input  [2:0]  io_dmaAxi_arsize,	// playground/src/noop/dma.scala:13:16
  input         io_dmaAxi_rready,	// playground/src/noop/dma.scala:13:16
  output        io_dmaAxi_rvalid,	// playground/src/noop/dma.scala:13:16
  output [1:0]  io_dmaAxi_rresp,	// playground/src/noop/dma.scala:13:16
  output [63:0] io_dmaAxi_rdata,	// playground/src/noop/dma.scala:13:16
  output        io_dmaAxi_rlast,	// playground/src/noop/dma.scala:13:16
  output [3:0]  io_dmaAxi_rid,	// playground/src/noop/dma.scala:13:16
  output [31:0] io_dcRW_addr,	// playground/src/noop/dma.scala:13:16
  input  [63:0] io_dcRW_rdata,	// playground/src/noop/dma.scala:13:16
  input         io_dcRW_rvalid,	// playground/src/noop/dma.scala:13:16
  output [63:0] io_dcRW_wdata,	// playground/src/noop/dma.scala:13:16
  output [4:0]  io_dcRW_dc_mode,	// playground/src/noop/dma.scala:13:16
  input         io_dcRW_ready	// playground/src/noop/dma.scala:13:16
);

  reg [2:0]  state;	// playground/src/noop/dma.scala:18:24
  reg        awready_r;	// playground/src/noop/dma.scala:20:30
  reg        wready_r;	// playground/src/noop/dma.scala:21:30
  reg        bvalid_r;	// playground/src/noop/dma.scala:22:30
  reg [1:0]  bresp_r;	// playground/src/noop/dma.scala:23:30
  reg [3:0]  bid_r;	// playground/src/noop/dma.scala:24:30
  reg        arready_r;	// playground/src/noop/dma.scala:25:30
  reg        rvalid_r;	// playground/src/noop/dma.scala:26:30
  reg [1:0]  rresp_r;	// playground/src/noop/dma.scala:27:30
  reg [63:0] rdata_r;	// playground/src/noop/dma.scala:28:30
  reg        rlast_r;	// playground/src/noop/dma.scala:29:30
  reg [3:0]  rid_r;	// playground/src/noop/dma.scala:30:30
  reg [31:0] dc_addr_r;	// playground/src/noop/dma.scala:32:30
  reg [63:0] dc_wdata_r;	// playground/src/noop/dma.scala:33:30
  reg [4:0]  dc_mode_r;	// playground/src/noop/dma.scala:34:30
  reg [63:0] data_buf_r;	// playground/src/noop/dma.scala:35:30
  reg [7:0]  data_strb_r;	// playground/src/noop/dma.scala:36:30
  reg [31:0] addr_r;	// playground/src/noop/dma.scala:39:30
  reg [3:0]  id_r;	// playground/src/noop/dma.scala:40:30
  reg [7:0]  len_r;	// playground/src/noop/dma.scala:41:30
  reg [7:0]  size_r;	// playground/src/noop/dma.scala:42:30
  always @(posedge clock) begin	// playground/src/noop/dma.scala:12:7
    if (reset) begin	// playground/src/noop/dma.scala:12:7
      state <= 3'h0;	// playground/src/noop/dma.scala:18:24
      awready_r <= 1'h0;	// playground/src/noop/dma.scala:20:30
      wready_r <= 1'h0;	// playground/src/noop/dma.scala:20:30, :21:30
      bvalid_r <= 1'h0;	// playground/src/noop/dma.scala:20:30, :22:30
      bresp_r <= 2'h0;	// playground/src/noop/dma.scala:23:30
      bid_r <= 4'h0;	// playground/src/noop/dma.scala:12:7, :24:30
      arready_r <= 1'h0;	// playground/src/noop/dma.scala:20:30, :25:30
      rvalid_r <= 1'h0;	// playground/src/noop/dma.scala:20:30, :26:30
      rresp_r <= 2'h0;	// playground/src/noop/dma.scala:23:30, :27:30
      rdata_r <= 64'h0;	// playground/src/noop/dma.scala:28:30
      rlast_r <= 1'h0;	// playground/src/noop/dma.scala:20:30, :29:30
      rid_r <= 4'h0;	// playground/src/noop/dma.scala:12:7, :30:30
      dc_addr_r <= 32'h0;	// playground/src/noop/dma.scala:32:30
      dc_wdata_r <= 64'h0;	// playground/src/noop/dma.scala:28:30, :33:30
      dc_mode_r <= 5'h0;	// playground/src/noop/dma.scala:34:30
      data_buf_r <= 64'h0;	// playground/src/noop/dma.scala:28:30, :35:30
      data_strb_r <= 8'h0;	// playground/src/noop/dma.scala:36:30
      addr_r <= 32'h0;	// playground/src/noop/dma.scala:32:30, :39:30
      id_r <= 4'h0;	// playground/src/noop/dma.scala:12:7, :40:30
      len_r <= 8'h0;	// playground/src/noop/dma.scala:36:30, :41:30
      size_r <= 8'h0;	// playground/src/noop/dma.scala:36:30, :42:30
    end
    else begin	// playground/src/noop/dma.scala:12:7
      automatic logic             _GEN;	// playground/src/noop/dma.scala:46:18
      automatic logic             _GEN_0;	// playground/src/noop/dma.scala:46:18
      automatic logic             _GEN_1;	// playground/src/noop/dma.scala:46:18
      automatic logic             _GEN_2;	// playground/src/noop/dma.scala:69:32
      automatic logic             _GEN_3;	// playground/src/noop/dma.scala:46:18
      automatic logic             _GEN_4;	// playground/src/noop/dma.scala:83:35
      automatic logic             _GEN_5;	// playground/src/noop/dma.scala:41:30, :83:47, :85:30
      automatic logic [31:0]      _GEN_6;	// playground/src/noop/dma.scala:89:42
      automatic logic [31:0]      _addr_r_T;	// playground/src/noop/dma.scala:89:42
      automatic logic             _GEN_7;	// playground/src/noop/dma.scala:46:18
      automatic logic             _GEN_8;	// playground/src/noop/dma.scala:20:30, :46:18
      automatic logic             _GEN_9;	// playground/src/noop/dma.scala:20:30, :46:18
      automatic logic             _GEN_10;	// playground/src/noop/dma.scala:46:18
      automatic logic             _GEN_11;	// playground/src/noop/dma.scala:108:35
      automatic logic             _GEN_12;	// playground/src/noop/dma.scala:117:30
      automatic logic [31:0]      _dc_addr_r_T_8;	// playground/src/noop/dma.scala:118:34
      automatic logic             _GEN_13;	// playground/src/noop/dma.scala:39:30, :46:18, :117:38, :118:24
      automatic logic [31:0]      _GEN_14;	// playground/src/noop/dma.scala:39:30, :46:18
      automatic logic             _GEN_15;	// playground/src/noop/dma.scala:22:30, :117:38, :120:36, :121:30
      automatic logic             _GEN_16;	// playground/src/noop/dma.scala:22:30, :46:18, :117:38, :120:36, :121:30
      automatic logic             _GEN_17;	// playground/src/noop/dma.scala:22:30, :46:18
      automatic logic             _GEN_18;	// playground/src/noop/dma.scala:22:30, :46:18
      automatic logic             _GEN_19;	// playground/src/noop/dma.scala:21:30, :46:18, :117:38, :120:36
      automatic logic [7:0]       _GEN_20;	// playground/src/noop/dma.scala:41:30, :46:18
      automatic logic [4:0]       _GEN_21;	// playground/src/noop/dma.scala:34:30, :46:18
      automatic logic             _GEN_22;	// playground/src/noop/dma.scala:36:30, :46:18, :117:38
      automatic logic             _GEN_23;	// playground/src/noop/dma.scala:36:30, :46:18
      automatic logic [31:0]      _GEN_24;	// playground/src/noop/dma.scala:32:30, :46:18
      automatic logic             _GEN_25;	// playground/src/noop/dma.scala:18:24, :46:18, :150:47, :151:23
      automatic logic [7:0][2:0]  _GEN_26;	// playground/src/noop/dma.scala:46:18, :52:36, :64:25, :72:33, :83:47, :105:25, :108:47, :117:38
      automatic logic [7:0][31:0] _GEN_27;	// playground/src/noop/dma.scala:32:30, :46:18, :65:25, :83:47, :99:25
      automatic logic [7:0][4:0]  _GEN_28;	// playground/src/noop/dma.scala:34:30, :46:18, :66:25, :69:60, :83:47
      automatic logic [7:0][31:0] _GEN_29;	// playground/src/noop/dma.scala:39:30, :46:18, :59:25, :83:47, :98:25
      automatic logic [7:0][7:0]  _GEN_30;	// playground/src/noop/dma.scala:41:30, :46:18, :61:25, :83:47, :101:25
      _GEN = state == 3'h0;	// playground/src/noop/dma.scala:18:24, :46:18
      _GEN_0 = state == 3'h1;	// playground/src/noop/dma.scala:18:24, :46:18, :49:29
      _GEN_1 = state == 3'h6;	// playground/src/noop/dma.scala:18:24, :46:18, :64:25
      _GEN_2 = io_dcRW_ready & (|dc_mode_r);	// playground/src/noop/dma.scala:34:30, :69:{32,46}
      _GEN_3 = state == 3'h2;	// playground/src/noop/dma.scala:18:24, :46:18, :74:23
      _GEN_4 = io_dmaAxi_rready & rvalid_r;	// playground/src/noop/dma.scala:26:30, :83:35
      _GEN_5 = ~_GEN_4 | rlast_r;	// playground/src/noop/dma.scala:29:30, :41:30, :83:{35,47}, :85:30
      _GEN_6 = {24'h0, size_r};	// playground/src/noop/dma.scala:42:30, :89:42
      _addr_r_T = addr_r + _GEN_6;	// playground/src/noop/dma.scala:39:30, :89:42
      _GEN_7 = state == 3'h3;	// playground/src/noop/dma.scala:18:24, :46:18, :53:29
      _GEN_8 = _GEN_1 | _GEN_3;	// playground/src/noop/dma.scala:20:30, :46:18
      _GEN_9 = _GEN_0 | _GEN_8;	// playground/src/noop/dma.scala:20:30, :46:18
      _GEN_10 = state == 3'h4;	// playground/src/noop/dma.scala:18:24, :46:18, :105:25
      _GEN_11 = io_dmaAxi_wvalid & wready_r;	// playground/src/noop/dma.scala:21:30, :108:35
      _GEN_12 = data_strb_r == 8'h0;	// playground/src/noop/dma.scala:36:30, :117:30
      _dc_addr_r_T_8 = addr_r + _GEN_6;	// playground/src/noop/dma.scala:39:30, :89:42, :118:34
      _GEN_13 = (&state) & _GEN_12;	// playground/src/noop/dma.scala:18:24, :39:30, :46:18, :117:{30,38}, :118:24
      _GEN_14 = _GEN_10 | ~_GEN_13 ? addr_r : _dc_addr_r_T_8;	// playground/src/noop/dma.scala:39:30, :46:18, :117:38, :118:{24,34}
      _GEN_15 = _GEN_12 & ~(|len_r);	// playground/src/noop/dma.scala:22:30, :41:30, :80:30, :117:{30,38}, :120:{28,36}, :121:30
      _GEN_16 = (&state) & _GEN_15;	// playground/src/noop/dma.scala:18:24, :22:30, :46:18, :117:38, :120:36, :121:30
      _GEN_17 = _GEN_7 | _GEN_10;	// playground/src/noop/dma.scala:22:30, :46:18
      _GEN_18 = _GEN | _GEN_0 | _GEN_1 | _GEN_3 | _GEN_17;	// playground/src/noop/dma.scala:22:30, :46:18
      _GEN_19 = _GEN_13 & (|len_r);	// playground/src/noop/dma.scala:21:30, :39:30, :41:30, :46:18, :80:30, :117:38, :118:24, :120:36
      _GEN_20 = _GEN_10 | ~_GEN_19 ? len_r : len_r - 8'h1;	// playground/src/noop/dma.scala:21:30, :41:30, :46:18, :117:38, :120:36, :128:36
      _GEN_21 =
        _GEN_17 | ~(&state) | _GEN_12
          ? dc_mode_r
          : _GEN_2 ? 5'h0 : data_strb_r[0] ? 5'h8 : dc_mode_r;	// playground/src/noop/dma.scala:18:24, :22:30, :33:30, :34:30, :36:30, :46:18, :69:32, :117:{30,38}, :131:{33,37}, :132:33, :140:62, :141:33
      _GEN_22 = ~(&state) | _GEN_12 | ~(_GEN_2 | ~(data_strb_r[0]));	// playground/src/noop/dma.scala:18:24, :33:30, :36:30, :46:18, :69:32, :117:{30,38}, :131:{33,37}, :140:62, :142:33
      _GEN_23 = _GEN_3 | _GEN_7;	// playground/src/noop/dma.scala:36:30, :46:18
      _GEN_24 =
        _GEN_10 | ~(&state)
          ? dc_addr_r
          : _GEN_12
              ? _dc_addr_r_T_8 & 32'hFFFFFFF8
              : _GEN_2
                  ? dc_addr_r + 32'h1
                  : data_strb_r[0] ? dc_addr_r : dc_addr_r + 32'h1;	// playground/src/noop/dma.scala:18:24, :32:30, :33:30, :36:30, :46:18, :65:47, :69:32, :117:{30,38}, :118:34, :119:{27,48}, :131:{33,37}, :137:{33,46}, :140:62, :144:{33,46}
      _GEN_25 = state == 3'h5 & io_dmaAxi_bready & bvalid_r;	// playground/src/noop/dma.scala:18:24, :22:30, :46:18, :124:29, :150:47, :151:23
      _GEN_26 =
        {{_GEN_12 ? {2'h2, ~(|len_r)} : state},
         {io_dcRW_rvalid ? 3'h2 : state},
         {_GEN_25 ? 3'h0 : state},
         {_GEN_11 ? 3'h7 : state},
         {3'h4},
         {_GEN_4 ? (rlast_r ? 3'h0 : 3'h6) : state},
         {3'h6},
         {io_dmaAxi_awvalid ? 3'h3 : io_dmaAxi_arvalid ? 3'h1 : state}};	// playground/src/noop/dma.scala:18:24, :29:30, :41:30, :46:18, :48:36, :49:29, :52:36, :53:29, :64:25, :72:33, :74:23, :80:30, :83:{35,47}, :85:30, :86:27, :92:27, :105:25, :108:{35,47}, :113:29, :117:{30,38}, :120:{28,36}, :124:29, :126:27, :150:47, :151:23
      state <= _GEN_26[state];	// playground/src/noop/dma.scala:18:24, :46:18, :52:36, :64:25, :72:33, :83:47, :105:25, :108:47, :117:38
      if (_GEN) begin	// playground/src/noop/dma.scala:46:18
        awready_r <= io_dmaAxi_awvalid | awready_r;	// playground/src/noop/dma.scala:20:30, :52:36, :54:29
        arready_r <= io_dmaAxi_arvalid | arready_r;	// playground/src/noop/dma.scala:25:30, :48:36, :50:29
      end
      else begin	// playground/src/noop/dma.scala:46:18
        awready_r <= (_GEN_9 | ~_GEN_7) & awready_r;	// playground/src/noop/dma.scala:20:30, :46:18, :97:25
        arready_r <= ~_GEN_0 & arready_r;	// playground/src/noop/dma.scala:25:30, :46:18, :58:25
        if (_GEN_0) begin	// playground/src/noop/dma.scala:46:18
          id_r <= io_dmaAxi_arid;	// playground/src/noop/dma.scala:40:30
          size_r <= 8'h1 << io_dmaAxi_arsize;	// playground/src/noop/dma.scala:42:30, :62:32
        end
        else if (_GEN_8 | ~_GEN_7) begin	// playground/src/noop/dma.scala:20:30, :40:30, :42:30, :46:18, :97:25
        end
        else begin	// playground/src/noop/dma.scala:42:30, :46:18
          id_r <= io_dmaAxi_awid;	// playground/src/noop/dma.scala:40:30
          size_r <= 8'h1 << io_dmaAxi_awsize;	// playground/src/noop/dma.scala:42:30, :62:32, :102:32
        end
      end
      if (~(_GEN | _GEN_9))	// playground/src/noop/dma.scala:20:30, :21:30, :46:18
        wready_r <= _GEN_7 | (_GEN_10 ? ~_GEN_11 & wready_r : _GEN_19 | wready_r);	// playground/src/noop/dma.scala:21:30, :46:18, :104:25, :108:{35,47}, :109:29, :117:38, :120:36
      bvalid_r <= ~_GEN_18 & _GEN_16 | bvalid_r;	// playground/src/noop/dma.scala:22:30, :46:18, :117:38, :120:36, :121:30
      if (_GEN_18 | ~((&state) ? _GEN_15 : _GEN_25)) begin	// playground/src/noop/dma.scala:18:24, :22:30, :23:30, :46:18, :117:38, :120:36, :121:30, :122:29, :150:47, :151:23, :152:25
      end
      else	// playground/src/noop/dma.scala:23:30, :46:18
        bresp_r <= 2'h0;	// playground/src/noop/dma.scala:23:30
      if (_GEN_18 | ~_GEN_16) begin	// playground/src/noop/dma.scala:22:30, :24:30, :46:18, :117:38, :120:36, :121:30
      end
      else	// playground/src/noop/dma.scala:24:30, :46:18
        bid_r <= id_r;	// playground/src/noop/dma.scala:24:30, :40:30
      if (_GEN | _GEN_0 | _GEN_1 | ~_GEN_3) begin	// playground/src/noop/dma.scala:28:30, :30:30, :46:18
      end
      else begin	// playground/src/noop/dma.scala:30:30, :46:18
        rvalid_r <= ~_GEN_4;	// playground/src/noop/dma.scala:20:30, :26:30, :50:29, :79:22, :83:{35,47}, :84:26
        rresp_r <= 2'h0;	// playground/src/noop/dma.scala:23:30, :27:30
        rdata_r <= data_buf_r;	// playground/src/noop/dma.scala:28:30, :35:30
        rlast_r <= ~(|len_r);	// playground/src/noop/dma.scala:29:30, :41:30, :80:30
        rid_r <= id_r;	// playground/src/noop/dma.scala:30:30, :40:30
      end
      _GEN_27 =
        {{_GEN_24},
         {dc_addr_r},
         {_GEN_24},
         {dc_addr_r},
         {io_dmaAxi_awaddr & 32'hFFFFFFF8},
         {_GEN_5 ? dc_addr_r : _addr_r_T & 32'hFFFFFFF8},
         {io_dmaAxi_araddr & 32'hFFFFFFF8},
         {dc_addr_r}};	// playground/src/noop/dma.scala:32:30, :41:30, :46:18, :65:{25,45,47}, :83:47, :85:30, :89:{42,52}, :99:{25,45}
      dc_addr_r <= _GEN_27[state];	// playground/src/noop/dma.scala:18:24, :32:30, :46:18, :65:25, :83:47, :99:25
      if (_GEN_18 | ~(&state) | _GEN_12 | ~(data_strb_r[0])) begin	// playground/src/noop/dma.scala:18:24, :22:30, :33:30, :36:30, :46:18, :117:{30,38}, :131:{33,37}
      end
      else	// playground/src/noop/dma.scala:33:30, :46:18
        dc_wdata_r <= data_buf_r;	// playground/src/noop/dma.scala:33:30, :35:30
      _GEN_28 =
        {{_GEN_21},
         {_GEN_2 ? 5'h0 : dc_mode_r},
         {_GEN_21},
         {dc_mode_r},
         {dc_mode_r},
         {_GEN_5 ? dc_mode_r : 5'h7},
         {5'h7},
         {dc_mode_r}};	// playground/src/noop/dma.scala:34:30, :41:30, :46:18, :66:25, :69:{32,60}, :70:27, :83:47, :85:30
      dc_mode_r <= _GEN_28[state];	// playground/src/noop/dma.scala:18:24, :34:30, :46:18, :66:25, :69:60, :83:47
      if (~(_GEN | _GEN_0)) begin	// playground/src/noop/dma.scala:35:30, :46:18
        if (_GEN_1) begin	// playground/src/noop/dma.scala:46:18
          if (io_dcRW_rvalid)	// playground/src/noop/dma.scala:13:16
            data_buf_r <= io_dcRW_rdata;	// playground/src/noop/dma.scala:35:30
        end
        else if (~_GEN_23) begin	// playground/src/noop/dma.scala:36:30, :46:18
          if (_GEN_10) begin	// playground/src/noop/dma.scala:46:18
            if (_GEN_11)	// playground/src/noop/dma.scala:108:35
              data_buf_r <= io_dmaAxi_wdata;	// playground/src/noop/dma.scala:35:30
          end
          else if (_GEN_22) begin	// playground/src/noop/dma.scala:35:30, :36:30, :46:18, :117:38
          end
          else	// playground/src/noop/dma.scala:35:30, :46:18, :117:38
            data_buf_r <= {8'h0, data_buf_r[63:8]};	// playground/src/noop/dma.scala:35:30, :36:30, :112:29, :136:47
        end
      end
      if (~(_GEN | _GEN_0 | _GEN_1 | _GEN_23)) begin	// playground/src/noop/dma.scala:36:30, :46:18
        if (_GEN_10) begin	// playground/src/noop/dma.scala:46:18
          if (_GEN_11)	// playground/src/noop/dma.scala:108:35
            data_strb_r <= io_dmaAxi_wstrb;	// playground/src/noop/dma.scala:36:30
        end
        else if (_GEN_22) begin	// playground/src/noop/dma.scala:36:30, :46:18, :117:38
        end
        else	// playground/src/noop/dma.scala:36:30, :46:18, :117:38
          data_strb_r <= {1'h0, data_strb_r[7:1]};	// playground/src/noop/dma.scala:20:30, :36:30, :50:29, :135:48
      end
      _GEN_29 =
        {{_GEN_14},
         {addr_r},
         {_GEN_14},
         {addr_r},
         {io_dmaAxi_awaddr},
         {_GEN_5 ? addr_r : _addr_r_T},
         {io_dmaAxi_araddr},
         {addr_r}};	// playground/src/noop/dma.scala:39:30, :41:30, :46:18, :59:25, :83:47, :85:30, :89:42, :98:25
      addr_r <= _GEN_29[state];	// playground/src/noop/dma.scala:18:24, :39:30, :46:18, :59:25, :83:47, :98:25
      _GEN_30 =
        {{_GEN_20},
         {len_r},
         {_GEN_20},
         {len_r},
         {io_dmaAxi_awlen},
         {_GEN_5 ? len_r : len_r - 8'h1},
         {io_dmaAxi_arlen},
         {len_r}};	// playground/src/noop/dma.scala:41:30, :46:18, :61:25, :83:47, :85:30, :88:36, :101:25
      len_r <= _GEN_30[state];	// playground/src/noop/dma.scala:18:24, :41:30, :46:18, :61:25, :83:47, :101:25
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// playground/src/noop/dma.scala:12:7
    `ifdef FIRRTL_BEFORE_INITIAL	// playground/src/noop/dma.scala:12:7
      `FIRRTL_BEFORE_INITIAL	// playground/src/noop/dma.scala:12:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// playground/src/noop/dma.scala:12:7
      automatic logic [31:0] _RANDOM[0:9];	// playground/src/noop/dma.scala:12:7
      `ifdef INIT_RANDOM_PROLOG_	// playground/src/noop/dma.scala:12:7
        `INIT_RANDOM_PROLOG_	// playground/src/noop/dma.scala:12:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// playground/src/noop/dma.scala:12:7
        for (logic [3:0] i = 4'h0; i < 4'hA; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// playground/src/noop/dma.scala:12:7
        end	// playground/src/noop/dma.scala:12:7
        state = _RANDOM[4'h0][2:0];	// playground/src/noop/dma.scala:12:7, :18:24
        awready_r = _RANDOM[4'h0][3];	// playground/src/noop/dma.scala:12:7, :18:24, :20:30
        wready_r = _RANDOM[4'h0][4];	// playground/src/noop/dma.scala:12:7, :18:24, :21:30
        bvalid_r = _RANDOM[4'h0][5];	// playground/src/noop/dma.scala:12:7, :18:24, :22:30
        bresp_r = _RANDOM[4'h0][7:6];	// playground/src/noop/dma.scala:12:7, :18:24, :23:30
        bid_r = _RANDOM[4'h0][11:8];	// playground/src/noop/dma.scala:12:7, :18:24, :24:30
        arready_r = _RANDOM[4'h0][12];	// playground/src/noop/dma.scala:12:7, :18:24, :25:30
        rvalid_r = _RANDOM[4'h0][13];	// playground/src/noop/dma.scala:12:7, :18:24, :26:30
        rresp_r = _RANDOM[4'h0][15:14];	// playground/src/noop/dma.scala:12:7, :18:24, :27:30
        rdata_r = {_RANDOM[4'h0][31:16], _RANDOM[4'h1], _RANDOM[4'h2][15:0]};	// playground/src/noop/dma.scala:12:7, :18:24, :28:30
        rlast_r = _RANDOM[4'h2][16];	// playground/src/noop/dma.scala:12:7, :28:30, :29:30
        rid_r = _RANDOM[4'h2][20:17];	// playground/src/noop/dma.scala:12:7, :28:30, :30:30
        dc_addr_r = {_RANDOM[4'h2][31:21], _RANDOM[4'h3][20:0]};	// playground/src/noop/dma.scala:12:7, :28:30, :32:30
        dc_wdata_r = {_RANDOM[4'h3][31:21], _RANDOM[4'h4], _RANDOM[4'h5][20:0]};	// playground/src/noop/dma.scala:12:7, :32:30, :33:30
        dc_mode_r = _RANDOM[4'h5][25:21];	// playground/src/noop/dma.scala:12:7, :33:30, :34:30
        data_buf_r = {_RANDOM[4'h5][31:26], _RANDOM[4'h6], _RANDOM[4'h7][25:0]};	// playground/src/noop/dma.scala:12:7, :33:30, :35:30
        data_strb_r = {_RANDOM[4'h7][31:26], _RANDOM[4'h8][1:0]};	// playground/src/noop/dma.scala:12:7, :35:30, :36:30
        addr_r = {_RANDOM[4'h8][31:5], _RANDOM[4'h9][4:0]};	// playground/src/noop/dma.scala:12:7, :36:30, :39:30
        id_r = _RANDOM[4'h9][8:5];	// playground/src/noop/dma.scala:12:7, :39:30, :40:30
        len_r = _RANDOM[4'h9][16:9];	// playground/src/noop/dma.scala:12:7, :39:30, :41:30
        size_r = _RANDOM[4'h9][24:17];	// playground/src/noop/dma.scala:12:7, :39:30, :42:30
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// playground/src/noop/dma.scala:12:7
      `FIRRTL_AFTER_INITIAL	// playground/src/noop/dma.scala:12:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_dmaAxi_awready = awready_r;	// playground/src/noop/dma.scala:12:7, :20:30
  assign io_dmaAxi_wready = wready_r;	// playground/src/noop/dma.scala:12:7, :21:30
  assign io_dmaAxi_bvalid = bvalid_r;	// playground/src/noop/dma.scala:12:7, :22:30
  assign io_dmaAxi_bresp = bresp_r;	// playground/src/noop/dma.scala:12:7, :23:30
  assign io_dmaAxi_bid = bid_r;	// playground/src/noop/dma.scala:12:7, :24:30
  assign io_dmaAxi_arready = arready_r;	// playground/src/noop/dma.scala:12:7, :25:30
  assign io_dmaAxi_rvalid = rvalid_r;	// playground/src/noop/dma.scala:12:7, :26:30
  assign io_dmaAxi_rresp = rresp_r;	// playground/src/noop/dma.scala:12:7, :27:30
  assign io_dmaAxi_rdata = rdata_r;	// playground/src/noop/dma.scala:12:7, :28:30
  assign io_dmaAxi_rlast = rlast_r;	// playground/src/noop/dma.scala:12:7, :29:30
  assign io_dmaAxi_rid = rid_r;	// playground/src/noop/dma.scala:12:7, :30:30
  assign io_dcRW_addr = dc_addr_r;	// playground/src/noop/dma.scala:12:7, :32:30
  assign io_dcRW_wdata = dc_wdata_r;	// playground/src/noop/dma.scala:12:7, :33:30
  assign io_dcRW_dc_mode = dc_mode_r;	// playground/src/noop/dma.scala:12:7, :34:30
endmodule

module CPU(	// playground/src/noop/cpu.scala:93:7
  input         clock,	// playground/src/noop/cpu.scala:93:7
                reset,	// playground/src/noop/cpu.scala:93:7
                io_master_awready,	// playground/src/noop/cpu.scala:94:16
  output        io_master_awvalid,	// playground/src/noop/cpu.scala:94:16
  output [31:0] io_master_awaddr,	// playground/src/noop/cpu.scala:94:16
  output [3:0]  io_master_awid,	// playground/src/noop/cpu.scala:94:16
  output [7:0]  io_master_awlen,	// playground/src/noop/cpu.scala:94:16
  output [2:0]  io_master_awsize,	// playground/src/noop/cpu.scala:94:16
  output [1:0]  io_master_awburst,	// playground/src/noop/cpu.scala:94:16
  input         io_master_wready,	// playground/src/noop/cpu.scala:94:16
  output        io_master_wvalid,	// playground/src/noop/cpu.scala:94:16
  output [63:0] io_master_wdata,	// playground/src/noop/cpu.scala:94:16
  output [7:0]  io_master_wstrb,	// playground/src/noop/cpu.scala:94:16
  output        io_master_wlast,	// playground/src/noop/cpu.scala:94:16
                io_master_bready,	// playground/src/noop/cpu.scala:94:16
  input         io_master_bvalid,	// playground/src/noop/cpu.scala:94:16
  input  [1:0]  io_master_bresp,	// playground/src/noop/cpu.scala:94:16
  input  [3:0]  io_master_bid,	// playground/src/noop/cpu.scala:94:16
  input         io_master_arready,	// playground/src/noop/cpu.scala:94:16
  output        io_master_arvalid,	// playground/src/noop/cpu.scala:94:16
  output [31:0] io_master_araddr,	// playground/src/noop/cpu.scala:94:16
  output [3:0]  io_master_arid,	// playground/src/noop/cpu.scala:94:16
  output [7:0]  io_master_arlen,	// playground/src/noop/cpu.scala:94:16
  output [2:0]  io_master_arsize,	// playground/src/noop/cpu.scala:94:16
  output [1:0]  io_master_arburst,	// playground/src/noop/cpu.scala:94:16
  output        io_master_rready,	// playground/src/noop/cpu.scala:94:16
  input         io_master_rvalid,	// playground/src/noop/cpu.scala:94:16
  input  [1:0]  io_master_rresp,	// playground/src/noop/cpu.scala:94:16
  input  [63:0] io_master_rdata,	// playground/src/noop/cpu.scala:94:16
  input         io_master_rlast,	// playground/src/noop/cpu.scala:94:16
  input  [3:0]  io_master_rid,	// playground/src/noop/cpu.scala:94:16
  output        io_slave_awready,	// playground/src/noop/cpu.scala:94:16
  input         io_slave_awvalid,	// playground/src/noop/cpu.scala:94:16
  input  [31:0] io_slave_awaddr,	// playground/src/noop/cpu.scala:94:16
  input  [3:0]  io_slave_awid,	// playground/src/noop/cpu.scala:94:16
  input  [7:0]  io_slave_awlen,	// playground/src/noop/cpu.scala:94:16
  input  [2:0]  io_slave_awsize,	// playground/src/noop/cpu.scala:94:16
  input  [1:0]  io_slave_awburst,	// playground/src/noop/cpu.scala:94:16
  output        io_slave_wready,	// playground/src/noop/cpu.scala:94:16
  input         io_slave_wvalid,	// playground/src/noop/cpu.scala:94:16
  input  [63:0] io_slave_wdata,	// playground/src/noop/cpu.scala:94:16
  input  [7:0]  io_slave_wstrb,	// playground/src/noop/cpu.scala:94:16
  input         io_slave_wlast,	// playground/src/noop/cpu.scala:94:16
                io_slave_bready,	// playground/src/noop/cpu.scala:94:16
  output        io_slave_bvalid,	// playground/src/noop/cpu.scala:94:16
  output [1:0]  io_slave_bresp,	// playground/src/noop/cpu.scala:94:16
  output [3:0]  io_slave_bid,	// playground/src/noop/cpu.scala:94:16
  output        io_slave_arready,	// playground/src/noop/cpu.scala:94:16
  input         io_slave_arvalid,	// playground/src/noop/cpu.scala:94:16
  input  [31:0] io_slave_araddr,	// playground/src/noop/cpu.scala:94:16
  input  [3:0]  io_slave_arid,	// playground/src/noop/cpu.scala:94:16
  input  [7:0]  io_slave_arlen,	// playground/src/noop/cpu.scala:94:16
  input  [2:0]  io_slave_arsize,	// playground/src/noop/cpu.scala:94:16
  input  [1:0]  io_slave_arburst,	// playground/src/noop/cpu.scala:94:16
  input         io_slave_rready,	// playground/src/noop/cpu.scala:94:16
  output        io_slave_rvalid,	// playground/src/noop/cpu.scala:94:16
  output [1:0]  io_slave_rresp,	// playground/src/noop/cpu.scala:94:16
  output [63:0] io_slave_rdata,	// playground/src/noop/cpu.scala:94:16
  output        io_slave_rlast,	// playground/src/noop/cpu.scala:94:16
  output [3:0]  io_slave_rid,	// playground/src/noop/cpu.scala:94:16
  input         io_interrupt	// playground/src/noop/cpu.scala:94:16
);

  wire [31:0] _dmaBridge_io_dcRW_addr;	// playground/src/noop/cpu.scala:121:29
  wire [63:0] _dmaBridge_io_dcRW_wdata;	// playground/src/noop/cpu.scala:121:29
  wire [4:0]  _dmaBridge_io_dcRW_dc_mode;	// playground/src/noop/cpu.scala:121:29
  wire        _plic_io_intr_out_m_raise;	// playground/src/noop/cpu.scala:120:29
  wire        _plic_io_intr_out_m_clear;	// playground/src/noop/cpu.scala:120:29
  wire        _plic_io_intr_out_s_raise;	// playground/src/noop/cpu.scala:120:29
  wire        _plic_io_intr_out_s_clear;	// playground/src/noop/cpu.scala:120:29
  wire [63:0] _plic_io_rw_rdata;	// playground/src/noop/cpu.scala:120:29
  wire [63:0] _clint_io_rw_rdata;	// playground/src/noop/cpu.scala:119:29
  wire        _clint_io_intr_raise;	// playground/src/noop/cpu.scala:119:29
  wire        _clint_io_intr_clear;	// playground/src/noop/cpu.scala:119:29
  wire        _clint_io_intr_msip_raise;	// playground/src/noop/cpu.scala:119:29
  wire        _clint_io_intr_msip_clear;	// playground/src/noop/cpu.scala:119:29
  wire [63:0] _dcSelector_io_tlb_if2dc_rdata;	// playground/src/noop/cpu.scala:118:29
  wire        _dcSelector_io_tlb_if2dc_rvalid;	// playground/src/noop/cpu.scala:118:29
  wire        _dcSelector_io_tlb_if2dc_ready;	// playground/src/noop/cpu.scala:118:29
  wire [63:0] _dcSelector_io_tlb_mem2dc_rdata;	// playground/src/noop/cpu.scala:118:29
  wire        _dcSelector_io_tlb_mem2dc_rvalid;	// playground/src/noop/cpu.scala:118:29
  wire        _dcSelector_io_tlb_mem2dc_ready;	// playground/src/noop/cpu.scala:118:29
  wire [63:0] _dcSelector_io_mem2dc_rdata;	// playground/src/noop/cpu.scala:118:29
  wire        _dcSelector_io_mem2dc_rvalid;	// playground/src/noop/cpu.scala:118:29
  wire        _dcSelector_io_mem2dc_ready;	// playground/src/noop/cpu.scala:118:29
  wire [63:0] _dcSelector_io_dma2dc_rdata;	// playground/src/noop/cpu.scala:118:29
  wire        _dcSelector_io_dma2dc_rvalid;	// playground/src/noop/cpu.scala:118:29
  wire        _dcSelector_io_dma2dc_ready;	// playground/src/noop/cpu.scala:118:29
  wire [31:0] _dcSelector_io_select_addr;	// playground/src/noop/cpu.scala:118:29
  wire [63:0] _dcSelector_io_select_wdata;	// playground/src/noop/cpu.scala:118:29
  wire [4:0]  _dcSelector_io_select_dc_mode;	// playground/src/noop/cpu.scala:118:29
  wire [4:0]  _dcSelector_io_select_amo;	// playground/src/noop/cpu.scala:118:29
  wire [31:0] _tlb_mem_io_va2pa_paddr;	// playground/src/noop/cpu.scala:117:30
  wire        _tlb_mem_io_va2pa_pvalid;	// playground/src/noop/cpu.scala:117:30
  wire [63:0] _tlb_mem_io_va2pa_tlb_excep_cause;	// playground/src/noop/cpu.scala:117:30
  wire [63:0] _tlb_mem_io_va2pa_tlb_excep_tval;	// playground/src/noop/cpu.scala:117:30
  wire        _tlb_mem_io_va2pa_tlb_excep_en;	// playground/src/noop/cpu.scala:117:30
  wire [31:0] _tlb_mem_io_dcacheRW_addr;	// playground/src/noop/cpu.scala:117:30
  wire [63:0] _tlb_mem_io_dcacheRW_wdata;	// playground/src/noop/cpu.scala:117:30
  wire [4:0]  _tlb_mem_io_dcacheRW_dc_mode;	// playground/src/noop/cpu.scala:117:30
  wire [31:0] _tlb_if_io_va2pa_paddr;	// playground/src/noop/cpu.scala:116:30
  wire        _tlb_if_io_va2pa_pvalid;	// playground/src/noop/cpu.scala:116:30
  wire [63:0] _tlb_if_io_va2pa_tlb_excep_cause;	// playground/src/noop/cpu.scala:116:30
  wire [63:0] _tlb_if_io_va2pa_tlb_excep_tval;	// playground/src/noop/cpu.scala:116:30
  wire        _tlb_if_io_va2pa_tlb_excep_en;	// playground/src/noop/cpu.scala:116:30
  wire [31:0] _tlb_if_io_dcacheRW_addr;	// playground/src/noop/cpu.scala:116:30
  wire [63:0] _tlb_if_io_dcacheRW_wdata;	// playground/src/noop/cpu.scala:116:30
  wire [4:0]  _tlb_if_io_dcacheRW_dc_mode;	// playground/src/noop/cpu.scala:116:30
  wire [63:0] _memCrossbar_io_dataRW_rdata;	// playground/src/noop/cpu.scala:115:29
  wire        _memCrossbar_io_dataRW_rvalid;	// playground/src/noop/cpu.scala:115:29
  wire        _memCrossbar_io_dataRW_ready;	// playground/src/noop/cpu.scala:115:29
  wire [31:0] _memCrossbar_io_mmio_addr;	// playground/src/noop/cpu.scala:115:29
  wire [63:0] _memCrossbar_io_mmio_wdata;	// playground/src/noop/cpu.scala:115:29
  wire [4:0]  _memCrossbar_io_mmio_dc_mode;	// playground/src/noop/cpu.scala:115:29
  wire [31:0] _memCrossbar_io_dcRW_addr;	// playground/src/noop/cpu.scala:115:29
  wire [63:0] _memCrossbar_io_dcRW_wdata;	// playground/src/noop/cpu.scala:115:29
  wire [4:0]  _memCrossbar_io_dcRW_dc_mode;	// playground/src/noop/cpu.scala:115:29
  wire [4:0]  _memCrossbar_io_dcRW_amo;	// playground/src/noop/cpu.scala:115:29
  wire [31:0] _memCrossbar_io_clintIO_addr;	// playground/src/noop/cpu.scala:115:29
  wire [63:0] _memCrossbar_io_clintIO_wdata;	// playground/src/noop/cpu.scala:115:29
  wire        _memCrossbar_io_clintIO_wvalid;	// playground/src/noop/cpu.scala:115:29
  wire [31:0] _memCrossbar_io_plicIO_addr;	// playground/src/noop/cpu.scala:115:29
  wire [63:0] _memCrossbar_io_plicIO_wdata;	// playground/src/noop/cpu.scala:115:29
  wire        _memCrossbar_io_plicIO_wvalid;	// playground/src/noop/cpu.scala:115:29
  wire        _memCrossbar_io_plicIO_arvalid;	// playground/src/noop/cpu.scala:115:29
  wire [63:0] _split64to32_io_data_in_rdata;	// playground/src/noop/cpu.scala:114:29
  wire        _split64to32_io_data_in_rvalid;	// playground/src/noop/cpu.scala:114:29
  wire [31:0] _split64to32_io_data_out_addr;	// playground/src/noop/cpu.scala:114:29
  wire [4:0]  _split64to32_io_data_out_dc_mode;	// playground/src/noop/cpu.scala:114:29
  wire [63:0] _fetchCrossbar_io_instIO_inst;	// playground/src/noop/cpu.scala:113:31
  wire        _fetchCrossbar_io_instIO_rvalid;	// playground/src/noop/cpu.scala:113:31
  wire [31:0] _fetchCrossbar_io_icRead_addr;	// playground/src/noop/cpu.scala:113:31
  wire        _fetchCrossbar_io_icRead_arvalid;	// playground/src/noop/cpu.scala:113:31
  wire [31:0] _fetchCrossbar_io_flashRead_addr;	// playground/src/noop/cpu.scala:113:31
  wire [4:0]  _fetchCrossbar_io_flashRead_dc_mode;	// playground/src/noop/cpu.scala:113:31
  wire        _crossBar_io_icAxi_ra_ready;	// playground/src/noop/cpu.scala:112:29
  wire        _crossBar_io_icAxi_rd_valid;	// playground/src/noop/cpu.scala:112:29
  wire [63:0] _crossBar_io_icAxi_rd_bits_data;	// playground/src/noop/cpu.scala:112:29
  wire        _crossBar_io_icAxi_rd_bits_last;	// playground/src/noop/cpu.scala:112:29
  wire        _crossBar_io_flashAxi_wa_ready;	// playground/src/noop/cpu.scala:112:29
  wire        _crossBar_io_flashAxi_wd_ready;	// playground/src/noop/cpu.scala:112:29
  wire        _crossBar_io_flashAxi_wr_valid;	// playground/src/noop/cpu.scala:112:29
  wire [3:0]  _crossBar_io_flashAxi_wr_bits_id;	// playground/src/noop/cpu.scala:112:29
  wire [1:0]  _crossBar_io_flashAxi_wr_bits_resp;	// playground/src/noop/cpu.scala:112:29
  wire        _crossBar_io_flashAxi_ra_ready;	// playground/src/noop/cpu.scala:112:29
  wire        _crossBar_io_flashAxi_rd_valid;	// playground/src/noop/cpu.scala:112:29
  wire [3:0]  _crossBar_io_flashAxi_rd_bits_id;	// playground/src/noop/cpu.scala:112:29
  wire [63:0] _crossBar_io_flashAxi_rd_bits_data;	// playground/src/noop/cpu.scala:112:29
  wire [1:0]  _crossBar_io_flashAxi_rd_bits_resp;	// playground/src/noop/cpu.scala:112:29
  wire        _crossBar_io_flashAxi_rd_bits_last;	// playground/src/noop/cpu.scala:112:29
  wire        _crossBar_io_memAxi_wa_ready;	// playground/src/noop/cpu.scala:112:29
  wire        _crossBar_io_memAxi_wd_ready;	// playground/src/noop/cpu.scala:112:29
  wire        _crossBar_io_memAxi_ra_ready;	// playground/src/noop/cpu.scala:112:29
  wire        _crossBar_io_memAxi_rd_valid;	// playground/src/noop/cpu.scala:112:29
  wire [63:0] _crossBar_io_memAxi_rd_bits_data;	// playground/src/noop/cpu.scala:112:29
  wire        _crossBar_io_memAxi_rd_bits_last;	// playground/src/noop/cpu.scala:112:29
  wire        _crossBar_io_mmioAxi_wa_ready;	// playground/src/noop/cpu.scala:112:29
  wire        _crossBar_io_mmioAxi_wd_ready;	// playground/src/noop/cpu.scala:112:29
  wire        _crossBar_io_mmioAxi_wr_valid;	// playground/src/noop/cpu.scala:112:29
  wire [3:0]  _crossBar_io_mmioAxi_wr_bits_id;	// playground/src/noop/cpu.scala:112:29
  wire [1:0]  _crossBar_io_mmioAxi_wr_bits_resp;	// playground/src/noop/cpu.scala:112:29
  wire        _crossBar_io_mmioAxi_ra_ready;	// playground/src/noop/cpu.scala:112:29
  wire        _crossBar_io_mmioAxi_rd_valid;	// playground/src/noop/cpu.scala:112:29
  wire [3:0]  _crossBar_io_mmioAxi_rd_bits_id;	// playground/src/noop/cpu.scala:112:29
  wire [63:0] _crossBar_io_mmioAxi_rd_bits_data;	// playground/src/noop/cpu.scala:112:29
  wire [1:0]  _crossBar_io_mmioAxi_rd_bits_resp;	// playground/src/noop/cpu.scala:112:29
  wire        _crossBar_io_mmioAxi_rd_bits_last;	// playground/src/noop/cpu.scala:112:29
  wire [63:0] _flash2Axi_io_dataIO_rdata;	// playground/src/noop/cpu.scala:110:29
  wire        _flash2Axi_io_dataIO_rvalid;	// playground/src/noop/cpu.scala:110:29
  wire        _flash2Axi_io_dataIO_ready;	// playground/src/noop/cpu.scala:110:29
  wire        _flash2Axi_io_outAxi_wa_valid;	// playground/src/noop/cpu.scala:110:29
  wire [3:0]  _flash2Axi_io_outAxi_wa_bits_id;	// playground/src/noop/cpu.scala:110:29
  wire [31:0] _flash2Axi_io_outAxi_wa_bits_addr;	// playground/src/noop/cpu.scala:110:29
  wire [7:0]  _flash2Axi_io_outAxi_wa_bits_len;	// playground/src/noop/cpu.scala:110:29
  wire [2:0]  _flash2Axi_io_outAxi_wa_bits_size;	// playground/src/noop/cpu.scala:110:29
  wire [1:0]  _flash2Axi_io_outAxi_wa_bits_burst;	// playground/src/noop/cpu.scala:110:29
  wire        _flash2Axi_io_outAxi_wd_valid;	// playground/src/noop/cpu.scala:110:29
  wire [63:0] _flash2Axi_io_outAxi_wd_bits_data;	// playground/src/noop/cpu.scala:110:29
  wire [7:0]  _flash2Axi_io_outAxi_wd_bits_strb;	// playground/src/noop/cpu.scala:110:29
  wire        _flash2Axi_io_outAxi_wd_bits_last;	// playground/src/noop/cpu.scala:110:29
  wire        _flash2Axi_io_outAxi_wr_ready;	// playground/src/noop/cpu.scala:110:29
  wire        _flash2Axi_io_outAxi_ra_valid;	// playground/src/noop/cpu.scala:110:29
  wire [3:0]  _flash2Axi_io_outAxi_ra_bits_id;	// playground/src/noop/cpu.scala:110:29
  wire [31:0] _flash2Axi_io_outAxi_ra_bits_addr;	// playground/src/noop/cpu.scala:110:29
  wire [7:0]  _flash2Axi_io_outAxi_ra_bits_len;	// playground/src/noop/cpu.scala:110:29
  wire [2:0]  _flash2Axi_io_outAxi_ra_bits_size;	// playground/src/noop/cpu.scala:110:29
  wire [1:0]  _flash2Axi_io_outAxi_ra_bits_burst;	// playground/src/noop/cpu.scala:110:29
  wire        _flash2Axi_io_outAxi_rd_ready;	// playground/src/noop/cpu.scala:110:29
  wire [63:0] _mem2Axi_io_dataIO_rdata;	// playground/src/noop/cpu.scala:109:29
  wire        _mem2Axi_io_dataIO_rvalid;	// playground/src/noop/cpu.scala:109:29
  wire        _mem2Axi_io_dataIO_ready;	// playground/src/noop/cpu.scala:109:29
  wire        _mem2Axi_io_outAxi_wa_valid;	// playground/src/noop/cpu.scala:109:29
  wire [3:0]  _mem2Axi_io_outAxi_wa_bits_id;	// playground/src/noop/cpu.scala:109:29
  wire [31:0] _mem2Axi_io_outAxi_wa_bits_addr;	// playground/src/noop/cpu.scala:109:29
  wire [7:0]  _mem2Axi_io_outAxi_wa_bits_len;	// playground/src/noop/cpu.scala:109:29
  wire [2:0]  _mem2Axi_io_outAxi_wa_bits_size;	// playground/src/noop/cpu.scala:109:29
  wire [1:0]  _mem2Axi_io_outAxi_wa_bits_burst;	// playground/src/noop/cpu.scala:109:29
  wire        _mem2Axi_io_outAxi_wd_valid;	// playground/src/noop/cpu.scala:109:29
  wire [63:0] _mem2Axi_io_outAxi_wd_bits_data;	// playground/src/noop/cpu.scala:109:29
  wire [7:0]  _mem2Axi_io_outAxi_wd_bits_strb;	// playground/src/noop/cpu.scala:109:29
  wire        _mem2Axi_io_outAxi_wd_bits_last;	// playground/src/noop/cpu.scala:109:29
  wire        _mem2Axi_io_outAxi_wr_ready;	// playground/src/noop/cpu.scala:109:29
  wire        _mem2Axi_io_outAxi_ra_valid;	// playground/src/noop/cpu.scala:109:29
  wire [3:0]  _mem2Axi_io_outAxi_ra_bits_id;	// playground/src/noop/cpu.scala:109:29
  wire [31:0] _mem2Axi_io_outAxi_ra_bits_addr;	// playground/src/noop/cpu.scala:109:29
  wire [7:0]  _mem2Axi_io_outAxi_ra_bits_len;	// playground/src/noop/cpu.scala:109:29
  wire [2:0]  _mem2Axi_io_outAxi_ra_bits_size;	// playground/src/noop/cpu.scala:109:29
  wire [1:0]  _mem2Axi_io_outAxi_ra_bits_burst;	// playground/src/noop/cpu.scala:109:29
  wire        _mem2Axi_io_outAxi_rd_ready;	// playground/src/noop/cpu.scala:109:29
  wire        _dcache_io_dataAxi_wa_valid;	// playground/src/noop/cpu.scala:107:29
  wire [31:0] _dcache_io_dataAxi_wa_bits_addr;	// playground/src/noop/cpu.scala:107:29
  wire        _dcache_io_dataAxi_wd_valid;	// playground/src/noop/cpu.scala:107:29
  wire [63:0] _dcache_io_dataAxi_wd_bits_data;	// playground/src/noop/cpu.scala:107:29
  wire        _dcache_io_dataAxi_wd_bits_last;	// playground/src/noop/cpu.scala:107:29
  wire        _dcache_io_dataAxi_ra_valid;	// playground/src/noop/cpu.scala:107:29
  wire [31:0] _dcache_io_dataAxi_ra_bits_addr;	// playground/src/noop/cpu.scala:107:29
  wire [63:0] _dcache_io_dcRW_rdata;	// playground/src/noop/cpu.scala:107:29
  wire        _dcache_io_dcRW_rvalid;	// playground/src/noop/cpu.scala:107:29
  wire        _dcache_io_dcRW_ready;	// playground/src/noop/cpu.scala:107:29
  wire        _dcache_io_flush_out;	// playground/src/noop/cpu.scala:107:29
  wire        _icache_io_instAxi_ra_valid;	// playground/src/noop/cpu.scala:106:29
  wire [31:0] _icache_io_instAxi_ra_bits_addr;	// playground/src/noop/cpu.scala:106:29
  wire [63:0] _icache_io_icRead_inst;	// playground/src/noop/cpu.scala:106:29
  wire        _icache_io_icRead_rvalid;	// playground/src/noop/cpu.scala:106:29
  wire [63:0] _csrs_io_rs_data;	// playground/src/noop/cpu.scala:105:29
  wire        _csrs_io_rs_is_err;	// playground/src/noop/cpu.scala:105:29
  wire [1:0]  _csrs_io_mmuState_priv;	// playground/src/noop/cpu.scala:105:29
  wire [63:0] _csrs_io_mmuState_mstatus;	// playground/src/noop/cpu.scala:105:29
  wire [63:0] _csrs_io_mmuState_satp;	// playground/src/noop/cpu.scala:105:29
  wire [1:0]  _csrs_io_idState_priv;	// playground/src/noop/cpu.scala:105:29
  wire [63:0] _csrs_io_reg2if_seq_pc;	// playground/src/noop/cpu.scala:105:29
  wire        _csrs_io_reg2if_valid;	// playground/src/noop/cpu.scala:105:29
  wire        _csrs_io_intr_out_en;	// playground/src/noop/cpu.scala:105:29
  wire [63:0] _csrs_io_intr_out_cause;	// playground/src/noop/cpu.scala:105:29
  wire [63:0] _csrs_io_updateNextPc_seq_pc;	// playground/src/noop/cpu.scala:105:29
  wire        _csrs_io_updateNextPc_valid;	// playground/src/noop/cpu.scala:105:29
  wire [63:0] _regs_io_rs1_data;	// playground/src/noop/cpu.scala:104:29
  wire [63:0] _regs_io_rs2_data;	// playground/src/noop/cpu.scala:104:29
  wire        _writeback_io_mem2rb_drop;	// playground/src/noop/cpu.scala:102:29
  wire        _writeback_io_mem2rb_stall;	// playground/src/noop/cpu.scala:102:29
  wire        _writeback_io_mem2rb_ready;	// playground/src/noop/cpu.scala:102:29
  wire [4:0]  _writeback_io_wReg_id;	// playground/src/noop/cpu.scala:102:29
  wire [63:0] _writeback_io_wReg_data;	// playground/src/noop/cpu.scala:102:29
  wire        _writeback_io_wReg_en;	// playground/src/noop/cpu.scala:102:29
  wire [11:0] _writeback_io_wCsr_id;	// playground/src/noop/cpu.scala:102:29
  wire [63:0] _writeback_io_wCsr_data;	// playground/src/noop/cpu.scala:102:29
  wire        _writeback_io_wCsr_en;	// playground/src/noop/cpu.scala:102:29
  wire [63:0] _writeback_io_excep_cause;	// playground/src/noop/cpu.scala:102:29
  wire [63:0] _writeback_io_excep_tval;	// playground/src/noop/cpu.scala:102:29
  wire        _writeback_io_excep_en;	// playground/src/noop/cpu.scala:102:29
  wire [63:0] _writeback_io_excep_pc;	// playground/src/noop/cpu.scala:102:29
  wire [1:0]  _writeback_io_excep_etype;	// playground/src/noop/cpu.scala:102:29
  wire [63:0] _writeback_io_wb2if_seq_pc;	// playground/src/noop/cpu.scala:102:29
  wire        _writeback_io_wb2if_valid;	// playground/src/noop/cpu.scala:102:29
  wire        _writeback_io_recov;	// playground/src/noop/cpu.scala:102:29
  wire        _writeback_io_flush_tlb;	// playground/src/noop/cpu.scala:102:29
  wire        _writeback_io_flush_cache;	// playground/src/noop/cpu.scala:102:29
  wire        _memory_io_ex2mem_drop;	// playground/src/noop/cpu.scala:101:29
  wire        _memory_io_ex2mem_stall;	// playground/src/noop/cpu.scala:101:29
  wire        _memory_io_ex2mem_ready;	// playground/src/noop/cpu.scala:101:29
  wire [31:0] _memory_io_mem2rb_inst;	// playground/src/noop/cpu.scala:101:29
  wire [63:0] _memory_io_mem2rb_pc;	// playground/src/noop/cpu.scala:101:29
  wire [63:0] _memory_io_mem2rb_excep_cause;	// playground/src/noop/cpu.scala:101:29
  wire [63:0] _memory_io_mem2rb_excep_tval;	// playground/src/noop/cpu.scala:101:29
  wire        _memory_io_mem2rb_excep_en;	// playground/src/noop/cpu.scala:101:29
  wire [63:0] _memory_io_mem2rb_excep_pc;	// playground/src/noop/cpu.scala:101:29
  wire [1:0]  _memory_io_mem2rb_excep_etype;	// playground/src/noop/cpu.scala:101:29
  wire [11:0] _memory_io_mem2rb_csr_id;	// playground/src/noop/cpu.scala:101:29
  wire [63:0] _memory_io_mem2rb_csr_d;	// playground/src/noop/cpu.scala:101:29
  wire        _memory_io_mem2rb_csr_en;	// playground/src/noop/cpu.scala:101:29
  wire [4:0]  _memory_io_mem2rb_dst;	// playground/src/noop/cpu.scala:101:29
  wire [63:0] _memory_io_mem2rb_dst_d;	// playground/src/noop/cpu.scala:101:29
  wire        _memory_io_mem2rb_dst_en;	// playground/src/noop/cpu.scala:101:29
  wire [11:0] _memory_io_mem2rb_rcsr_id;	// playground/src/noop/cpu.scala:101:29
  wire [1:0]  _memory_io_mem2rb_special;	// playground/src/noop/cpu.scala:101:29
  wire        _memory_io_mem2rb_is_mmio;	// playground/src/noop/cpu.scala:101:29
  wire        _memory_io_mem2rb_recov;	// playground/src/noop/cpu.scala:101:29
  wire        _memory_io_mem2rb_valid;	// playground/src/noop/cpu.scala:101:29
  wire [31:0] _memory_io_dataRW_addr;	// playground/src/noop/cpu.scala:101:29
  wire [63:0] _memory_io_dataRW_wdata;	// playground/src/noop/cpu.scala:101:29
  wire [4:0]  _memory_io_dataRW_dc_mode;	// playground/src/noop/cpu.scala:101:29
  wire [4:0]  _memory_io_dataRW_amo;	// playground/src/noop/cpu.scala:101:29
  wire [63:0] _memory_io_va2pa_vaddr;	// playground/src/noop/cpu.scala:101:29
  wire        _memory_io_va2pa_vvalid;	// playground/src/noop/cpu.scala:101:29
  wire [1:0]  _memory_io_va2pa_m_type;	// playground/src/noop/cpu.scala:101:29
  wire [4:0]  _memory_io_d_mem1_id;	// playground/src/noop/cpu.scala:101:29
  wire [63:0] _memory_io_d_mem1_data;	// playground/src/noop/cpu.scala:101:29
  wire [1:0]  _memory_io_d_mem1_state;	// playground/src/noop/cpu.scala:101:29
  wire [4:0]  _memory_io_d_mem2_id;	// playground/src/noop/cpu.scala:101:29
  wire [63:0] _memory_io_d_mem2_data;	// playground/src/noop/cpu.scala:101:29
  wire [1:0]  _memory_io_d_mem2_state;	// playground/src/noop/cpu.scala:101:29
  wire [4:0]  _memory_io_d_mem3_id;	// playground/src/noop/cpu.scala:101:29
  wire [63:0] _memory_io_d_mem3_data;	// playground/src/noop/cpu.scala:101:29
  wire [1:0]  _memory_io_d_mem3_state;	// playground/src/noop/cpu.scala:101:29
  wire        _execute_io_rr2ex_drop;	// playground/src/noop/cpu.scala:100:29
  wire        _execute_io_rr2ex_stall;	// playground/src/noop/cpu.scala:100:29
  wire        _execute_io_rr2ex_ready;	// playground/src/noop/cpu.scala:100:29
  wire [31:0] _execute_io_ex2mem_inst;	// playground/src/noop/cpu.scala:100:29
  wire [63:0] _execute_io_ex2mem_pc;	// playground/src/noop/cpu.scala:100:29
  wire [63:0] _execute_io_ex2mem_excep_cause;	// playground/src/noop/cpu.scala:100:29
  wire [63:0] _execute_io_ex2mem_excep_tval;	// playground/src/noop/cpu.scala:100:29
  wire        _execute_io_ex2mem_excep_en;	// playground/src/noop/cpu.scala:100:29
  wire [63:0] _execute_io_ex2mem_excep_pc;	// playground/src/noop/cpu.scala:100:29
  wire [1:0]  _execute_io_ex2mem_excep_etype;	// playground/src/noop/cpu.scala:100:29
  wire [4:0]  _execute_io_ex2mem_ctrl_dcMode;	// playground/src/noop/cpu.scala:100:29
  wire        _execute_io_ex2mem_ctrl_writeRegEn;	// playground/src/noop/cpu.scala:100:29
  wire        _execute_io_ex2mem_ctrl_writeCSREn;	// playground/src/noop/cpu.scala:100:29
  wire [63:0] _execute_io_ex2mem_mem_addr;	// playground/src/noop/cpu.scala:100:29
  wire [63:0] _execute_io_ex2mem_mem_data;	// playground/src/noop/cpu.scala:100:29
  wire [11:0] _execute_io_ex2mem_csr_id;	// playground/src/noop/cpu.scala:100:29
  wire [63:0] _execute_io_ex2mem_csr_d;	// playground/src/noop/cpu.scala:100:29
  wire [4:0]  _execute_io_ex2mem_dst;	// playground/src/noop/cpu.scala:100:29
  wire [63:0] _execute_io_ex2mem_dst_d;	// playground/src/noop/cpu.scala:100:29
  wire [11:0] _execute_io_ex2mem_rcsr_id;	// playground/src/noop/cpu.scala:100:29
  wire [1:0]  _execute_io_ex2mem_special;	// playground/src/noop/cpu.scala:100:29
  wire [1:0]  _execute_io_ex2mem_indi;	// playground/src/noop/cpu.scala:100:29
  wire        _execute_io_ex2mem_recov;	// playground/src/noop/cpu.scala:100:29
  wire        _execute_io_ex2mem_valid;	// playground/src/noop/cpu.scala:100:29
  wire [4:0]  _execute_io_d_ex_id;	// playground/src/noop/cpu.scala:100:29
  wire [63:0] _execute_io_d_ex_data;	// playground/src/noop/cpu.scala:100:29
  wire [1:0]  _execute_io_d_ex_state;	// playground/src/noop/cpu.scala:100:29
  wire [63:0] _execute_io_ex2if_seq_pc;	// playground/src/noop/cpu.scala:100:29
  wire        _execute_io_ex2if_valid;	// playground/src/noop/cpu.scala:100:29
  wire        _readregs_io_df2rr_drop;	// playground/src/noop/cpu.scala:99:29
  wire        _readregs_io_df2rr_stall;	// playground/src/noop/cpu.scala:99:29
  wire        _readregs_io_df2rr_ready;	// playground/src/noop/cpu.scala:99:29
  wire [31:0] _readregs_io_rr2ex_inst;	// playground/src/noop/cpu.scala:99:29
  wire [63:0] _readregs_io_rr2ex_pc;	// playground/src/noop/cpu.scala:99:29
  wire [63:0] _readregs_io_rr2ex_excep_cause;	// playground/src/noop/cpu.scala:99:29
  wire [63:0] _readregs_io_rr2ex_excep_tval;	// playground/src/noop/cpu.scala:99:29
  wire        _readregs_io_rr2ex_excep_en;	// playground/src/noop/cpu.scala:99:29
  wire [63:0] _readregs_io_rr2ex_excep_pc;	// playground/src/noop/cpu.scala:99:29
  wire [1:0]  _readregs_io_rr2ex_excep_etype;	// playground/src/noop/cpu.scala:99:29
  wire [4:0]  _readregs_io_rr2ex_ctrl_aluOp;	// playground/src/noop/cpu.scala:99:29
  wire        _readregs_io_rr2ex_ctrl_aluWidth;	// playground/src/noop/cpu.scala:99:29
  wire [4:0]  _readregs_io_rr2ex_ctrl_dcMode;	// playground/src/noop/cpu.scala:99:29
  wire        _readregs_io_rr2ex_ctrl_writeRegEn;	// playground/src/noop/cpu.scala:99:29
  wire        _readregs_io_rr2ex_ctrl_writeCSREn;	// playground/src/noop/cpu.scala:99:29
  wire [2:0]  _readregs_io_rr2ex_ctrl_brType;	// playground/src/noop/cpu.scala:99:29
  wire [63:0] _readregs_io_rr2ex_rs1_d;	// playground/src/noop/cpu.scala:99:29
  wire [11:0] _readregs_io_rr2ex_rs2;	// playground/src/noop/cpu.scala:99:29
  wire [63:0] _readregs_io_rr2ex_rs2_d;	// playground/src/noop/cpu.scala:99:29
  wire [4:0]  _readregs_io_rr2ex_dst;	// playground/src/noop/cpu.scala:99:29
  wire [63:0] _readregs_io_rr2ex_dst_d;	// playground/src/noop/cpu.scala:99:29
  wire [11:0] _readregs_io_rr2ex_rcsr_id;	// playground/src/noop/cpu.scala:99:29
  wire [1:0]  _readregs_io_rr2ex_jmp_type;	// playground/src/noop/cpu.scala:99:29
  wire [1:0]  _readregs_io_rr2ex_special;	// playground/src/noop/cpu.scala:99:29
  wire [1:0]  _readregs_io_rr2ex_indi;	// playground/src/noop/cpu.scala:99:29
  wire        _readregs_io_rr2ex_recov;	// playground/src/noop/cpu.scala:99:29
  wire        _readregs_io_rr2ex_valid;	// playground/src/noop/cpu.scala:99:29
  wire [4:0]  _readregs_io_rs1Read_id;	// playground/src/noop/cpu.scala:99:29
  wire [4:0]  _readregs_io_rs2Read_id;	// playground/src/noop/cpu.scala:99:29
  wire [11:0] _readregs_io_csrRead_id;	// playground/src/noop/cpu.scala:99:29
  wire [4:0]  _readregs_io_d_rr_id;	// playground/src/noop/cpu.scala:99:29
  wire [63:0] _readregs_io_d_rr_data;	// playground/src/noop/cpu.scala:99:29
  wire [1:0]  _readregs_io_d_rr_state;	// playground/src/noop/cpu.scala:99:29
  wire        _forwading_io_id2df_drop;	// playground/src/noop/cpu.scala:98:29
  wire        _forwading_io_id2df_stall;	// playground/src/noop/cpu.scala:98:29
  wire        _forwading_io_id2df_ready;	// playground/src/noop/cpu.scala:98:29
  wire [31:0] _forwading_io_df2rr_inst;	// playground/src/noop/cpu.scala:98:29
  wire [63:0] _forwading_io_df2rr_pc;	// playground/src/noop/cpu.scala:98:29
  wire [63:0] _forwading_io_df2rr_excep_cause;	// playground/src/noop/cpu.scala:98:29
  wire [63:0] _forwading_io_df2rr_excep_tval;	// playground/src/noop/cpu.scala:98:29
  wire        _forwading_io_df2rr_excep_en;	// playground/src/noop/cpu.scala:98:29
  wire [63:0] _forwading_io_df2rr_excep_pc;	// playground/src/noop/cpu.scala:98:29
  wire [1:0]  _forwading_io_df2rr_excep_etype;	// playground/src/noop/cpu.scala:98:29
  wire [4:0]  _forwading_io_df2rr_ctrl_aluOp;	// playground/src/noop/cpu.scala:98:29
  wire        _forwading_io_df2rr_ctrl_aluWidth;	// playground/src/noop/cpu.scala:98:29
  wire [4:0]  _forwading_io_df2rr_ctrl_dcMode;	// playground/src/noop/cpu.scala:98:29
  wire        _forwading_io_df2rr_ctrl_writeRegEn;	// playground/src/noop/cpu.scala:98:29
  wire        _forwading_io_df2rr_ctrl_writeCSREn;	// playground/src/noop/cpu.scala:98:29
  wire [2:0]  _forwading_io_df2rr_ctrl_brType;	// playground/src/noop/cpu.scala:98:29
  wire [4:0]  _forwading_io_df2rr_rs1;	// playground/src/noop/cpu.scala:98:29
  wire        _forwading_io_df2rr_rrs1;	// playground/src/noop/cpu.scala:98:29
  wire [63:0] _forwading_io_df2rr_rs1_d;	// playground/src/noop/cpu.scala:98:29
  wire [11:0] _forwading_io_df2rr_rs2;	// playground/src/noop/cpu.scala:98:29
  wire        _forwading_io_df2rr_rrs2;	// playground/src/noop/cpu.scala:98:29
  wire [63:0] _forwading_io_df2rr_rs2_d;	// playground/src/noop/cpu.scala:98:29
  wire [4:0]  _forwading_io_df2rr_dst;	// playground/src/noop/cpu.scala:98:29
  wire [63:0] _forwading_io_df2rr_dst_d;	// playground/src/noop/cpu.scala:98:29
  wire [1:0]  _forwading_io_df2rr_jmp_type;	// playground/src/noop/cpu.scala:98:29
  wire [1:0]  _forwading_io_df2rr_special;	// playground/src/noop/cpu.scala:98:29
  wire [5:0]  _forwading_io_df2rr_swap;	// playground/src/noop/cpu.scala:98:29
  wire [1:0]  _forwading_io_df2rr_indi;	// playground/src/noop/cpu.scala:98:29
  wire        _forwading_io_df2rr_recov;	// playground/src/noop/cpu.scala:98:29
  wire        _forwading_io_df2rr_valid;	// playground/src/noop/cpu.scala:98:29
  wire        _decode_io_if2id_drop;	// playground/src/noop/cpu.scala:97:29
  wire        _decode_io_if2id_stall;	// playground/src/noop/cpu.scala:97:29
  wire        _decode_io_if2id_ready;	// playground/src/noop/cpu.scala:97:29
  wire [31:0] _decode_io_id2df_inst;	// playground/src/noop/cpu.scala:97:29
  wire [63:0] _decode_io_id2df_pc;	// playground/src/noop/cpu.scala:97:29
  wire [63:0] _decode_io_id2df_excep_cause;	// playground/src/noop/cpu.scala:97:29
  wire [63:0] _decode_io_id2df_excep_tval;	// playground/src/noop/cpu.scala:97:29
  wire        _decode_io_id2df_excep_en;	// playground/src/noop/cpu.scala:97:29
  wire [63:0] _decode_io_id2df_excep_pc;	// playground/src/noop/cpu.scala:97:29
  wire [1:0]  _decode_io_id2df_excep_etype;	// playground/src/noop/cpu.scala:97:29
  wire [4:0]  _decode_io_id2df_ctrl_aluOp;	// playground/src/noop/cpu.scala:97:29
  wire        _decode_io_id2df_ctrl_aluWidth;	// playground/src/noop/cpu.scala:97:29
  wire [4:0]  _decode_io_id2df_ctrl_dcMode;	// playground/src/noop/cpu.scala:97:29
  wire        _decode_io_id2df_ctrl_writeRegEn;	// playground/src/noop/cpu.scala:97:29
  wire        _decode_io_id2df_ctrl_writeCSREn;	// playground/src/noop/cpu.scala:97:29
  wire [2:0]  _decode_io_id2df_ctrl_brType;	// playground/src/noop/cpu.scala:97:29
  wire [4:0]  _decode_io_id2df_rs1;	// playground/src/noop/cpu.scala:97:29
  wire        _decode_io_id2df_rrs1;	// playground/src/noop/cpu.scala:97:29
  wire [63:0] _decode_io_id2df_rs1_d;	// playground/src/noop/cpu.scala:97:29
  wire [11:0] _decode_io_id2df_rs2;	// playground/src/noop/cpu.scala:97:29
  wire        _decode_io_id2df_rrs2;	// playground/src/noop/cpu.scala:97:29
  wire [63:0] _decode_io_id2df_rs2_d;	// playground/src/noop/cpu.scala:97:29
  wire [4:0]  _decode_io_id2df_dst;	// playground/src/noop/cpu.scala:97:29
  wire [63:0] _decode_io_id2df_dst_d;	// playground/src/noop/cpu.scala:97:29
  wire [1:0]  _decode_io_id2df_jmp_type;	// playground/src/noop/cpu.scala:97:29
  wire [1:0]  _decode_io_id2df_special;	// playground/src/noop/cpu.scala:97:29
  wire [5:0]  _decode_io_id2df_swap;	// playground/src/noop/cpu.scala:97:29
  wire [1:0]  _decode_io_id2df_indi;	// playground/src/noop/cpu.scala:97:29
  wire        _decode_io_id2df_recov;	// playground/src/noop/cpu.scala:97:29
  wire        _decode_io_id2df_valid;	// playground/src/noop/cpu.scala:97:29
  wire [31:0] _fetch_io_instRead_addr;	// playground/src/noop/cpu.scala:96:29
  wire        _fetch_io_instRead_arvalid;	// playground/src/noop/cpu.scala:96:29
  wire [63:0] _fetch_io_va2pa_vaddr;	// playground/src/noop/cpu.scala:96:29
  wire        _fetch_io_va2pa_vvalid;	// playground/src/noop/cpu.scala:96:29
  wire [31:0] _fetch_io_if2id_inst;	// playground/src/noop/cpu.scala:96:29
  wire [63:0] _fetch_io_if2id_pc;	// playground/src/noop/cpu.scala:96:29
  wire [63:0] _fetch_io_if2id_excep_cause;	// playground/src/noop/cpu.scala:96:29
  wire [63:0] _fetch_io_if2id_excep_tval;	// playground/src/noop/cpu.scala:96:29
  wire        _fetch_io_if2id_excep_en;	// playground/src/noop/cpu.scala:96:29
  wire [63:0] _fetch_io_if2id_excep_pc;	// playground/src/noop/cpu.scala:96:29
  wire [1:0]  _fetch_io_if2id_excep_etype;	// playground/src/noop/cpu.scala:96:29
  wire        _fetch_io_if2id_recov;	// playground/src/noop/cpu.scala:96:29
  wire        _fetch_io_if2id_valid;	// playground/src/noop/cpu.scala:96:29
  Fetch fetch (	// playground/src/noop/cpu.scala:96:29
    .clock                    (clock),
    .reset                    (reset),
    .io_instRead_addr         (_fetch_io_instRead_addr),
    .io_instRead_inst         (_fetchCrossbar_io_instIO_inst),	// playground/src/noop/cpu.scala:113:31
    .io_instRead_arvalid      (_fetch_io_instRead_arvalid),
    .io_instRead_rvalid       (_fetchCrossbar_io_instIO_rvalid),	// playground/src/noop/cpu.scala:113:31
    .io_va2pa_vaddr           (_fetch_io_va2pa_vaddr),
    .io_va2pa_vvalid          (_fetch_io_va2pa_vvalid),
    .io_va2pa_paddr           (_tlb_if_io_va2pa_paddr),	// playground/src/noop/cpu.scala:116:30
    .io_va2pa_pvalid          (_tlb_if_io_va2pa_pvalid),	// playground/src/noop/cpu.scala:116:30
    .io_va2pa_tlb_excep_cause (_tlb_if_io_va2pa_tlb_excep_cause),	// playground/src/noop/cpu.scala:116:30
    .io_va2pa_tlb_excep_tval  (_tlb_if_io_va2pa_tlb_excep_tval),	// playground/src/noop/cpu.scala:116:30
    .io_va2pa_tlb_excep_en    (_tlb_if_io_va2pa_tlb_excep_en),	// playground/src/noop/cpu.scala:116:30
    .io_reg2if_seq_pc         (_csrs_io_reg2if_seq_pc),	// playground/src/noop/cpu.scala:105:29
    .io_reg2if_valid          (_csrs_io_reg2if_valid),	// playground/src/noop/cpu.scala:105:29
    .io_wb2if_seq_pc          (_writeback_io_wb2if_seq_pc),	// playground/src/noop/cpu.scala:102:29
    .io_wb2if_valid           (_writeback_io_wb2if_valid),	// playground/src/noop/cpu.scala:102:29
    .io_recov                 (_writeback_io_recov),	// playground/src/noop/cpu.scala:102:29
    .io_intr_in_en            (_csrs_io_intr_out_en),	// playground/src/noop/cpu.scala:105:29
    .io_intr_in_cause         (_csrs_io_intr_out_cause),	// playground/src/noop/cpu.scala:105:29
    .io_branchFail_seq_pc     (_execute_io_ex2if_seq_pc),	// playground/src/noop/cpu.scala:100:29
    .io_branchFail_valid      (_execute_io_ex2if_valid),	// playground/src/noop/cpu.scala:100:29
    .io_if2id_inst            (_fetch_io_if2id_inst),
    .io_if2id_pc              (_fetch_io_if2id_pc),
    .io_if2id_excep_cause     (_fetch_io_if2id_excep_cause),
    .io_if2id_excep_tval      (_fetch_io_if2id_excep_tval),
    .io_if2id_excep_en        (_fetch_io_if2id_excep_en),
    .io_if2id_excep_pc        (_fetch_io_if2id_excep_pc),
    .io_if2id_excep_etype     (_fetch_io_if2id_excep_etype),
    .io_if2id_drop            (_decode_io_if2id_drop),	// playground/src/noop/cpu.scala:97:29
    .io_if2id_stall           (_decode_io_if2id_stall),	// playground/src/noop/cpu.scala:97:29
    .io_if2id_recov           (_fetch_io_if2id_recov),
    .io_if2id_valid           (_fetch_io_if2id_valid),
    .io_if2id_ready           (_decode_io_if2id_ready)	// playground/src/noop/cpu.scala:97:29
  );
  Decode decode (	// playground/src/noop/cpu.scala:97:29
    .clock                    (clock),
    .reset                    (reset),
    .io_if2id_inst            (_fetch_io_if2id_inst),	// playground/src/noop/cpu.scala:96:29
    .io_if2id_pc              (_fetch_io_if2id_pc),	// playground/src/noop/cpu.scala:96:29
    .io_if2id_excep_cause     (_fetch_io_if2id_excep_cause),	// playground/src/noop/cpu.scala:96:29
    .io_if2id_excep_tval      (_fetch_io_if2id_excep_tval),	// playground/src/noop/cpu.scala:96:29
    .io_if2id_excep_en        (_fetch_io_if2id_excep_en),	// playground/src/noop/cpu.scala:96:29
    .io_if2id_excep_pc        (_fetch_io_if2id_excep_pc),	// playground/src/noop/cpu.scala:96:29
    .io_if2id_excep_etype     (_fetch_io_if2id_excep_etype),	// playground/src/noop/cpu.scala:96:29
    .io_if2id_drop            (_decode_io_if2id_drop),
    .io_if2id_stall           (_decode_io_if2id_stall),
    .io_if2id_recov           (_fetch_io_if2id_recov),	// playground/src/noop/cpu.scala:96:29
    .io_if2id_valid           (_fetch_io_if2id_valid),	// playground/src/noop/cpu.scala:96:29
    .io_if2id_ready           (_decode_io_if2id_ready),
    .io_id2df_inst            (_decode_io_id2df_inst),
    .io_id2df_pc              (_decode_io_id2df_pc),
    .io_id2df_excep_cause     (_decode_io_id2df_excep_cause),
    .io_id2df_excep_tval      (_decode_io_id2df_excep_tval),
    .io_id2df_excep_en        (_decode_io_id2df_excep_en),
    .io_id2df_excep_pc        (_decode_io_id2df_excep_pc),
    .io_id2df_excep_etype     (_decode_io_id2df_excep_etype),
    .io_id2df_ctrl_aluOp      (_decode_io_id2df_ctrl_aluOp),
    .io_id2df_ctrl_aluWidth   (_decode_io_id2df_ctrl_aluWidth),
    .io_id2df_ctrl_dcMode     (_decode_io_id2df_ctrl_dcMode),
    .io_id2df_ctrl_writeRegEn (_decode_io_id2df_ctrl_writeRegEn),
    .io_id2df_ctrl_writeCSREn (_decode_io_id2df_ctrl_writeCSREn),
    .io_id2df_ctrl_brType     (_decode_io_id2df_ctrl_brType),
    .io_id2df_rs1             (_decode_io_id2df_rs1),
    .io_id2df_rrs1            (_decode_io_id2df_rrs1),
    .io_id2df_rs1_d           (_decode_io_id2df_rs1_d),
    .io_id2df_rs2             (_decode_io_id2df_rs2),
    .io_id2df_rrs2            (_decode_io_id2df_rrs2),
    .io_id2df_rs2_d           (_decode_io_id2df_rs2_d),
    .io_id2df_dst             (_decode_io_id2df_dst),
    .io_id2df_dst_d           (_decode_io_id2df_dst_d),
    .io_id2df_jmp_type        (_decode_io_id2df_jmp_type),
    .io_id2df_special         (_decode_io_id2df_special),
    .io_id2df_swap            (_decode_io_id2df_swap),
    .io_id2df_indi            (_decode_io_id2df_indi),
    .io_id2df_drop            (_forwading_io_id2df_drop),	// playground/src/noop/cpu.scala:98:29
    .io_id2df_stall           (_forwading_io_id2df_stall),	// playground/src/noop/cpu.scala:98:29
    .io_id2df_recov           (_decode_io_id2df_recov),
    .io_id2df_valid           (_decode_io_id2df_valid),
    .io_id2df_ready           (_forwading_io_id2df_ready),	// playground/src/noop/cpu.scala:98:29
    .io_idState_priv          (_csrs_io_idState_priv)	// playground/src/noop/cpu.scala:105:29
  );
  Forwarding forwading (	// playground/src/noop/cpu.scala:98:29
    .clock                    (clock),
    .reset                    (reset),
    .io_id2df_inst            (_decode_io_id2df_inst),	// playground/src/noop/cpu.scala:97:29
    .io_id2df_pc              (_decode_io_id2df_pc),	// playground/src/noop/cpu.scala:97:29
    .io_id2df_excep_cause     (_decode_io_id2df_excep_cause),	// playground/src/noop/cpu.scala:97:29
    .io_id2df_excep_tval      (_decode_io_id2df_excep_tval),	// playground/src/noop/cpu.scala:97:29
    .io_id2df_excep_en        (_decode_io_id2df_excep_en),	// playground/src/noop/cpu.scala:97:29
    .io_id2df_excep_pc        (_decode_io_id2df_excep_pc),	// playground/src/noop/cpu.scala:97:29
    .io_id2df_excep_etype     (_decode_io_id2df_excep_etype),	// playground/src/noop/cpu.scala:97:29
    .io_id2df_ctrl_aluOp      (_decode_io_id2df_ctrl_aluOp),	// playground/src/noop/cpu.scala:97:29
    .io_id2df_ctrl_aluWidth   (_decode_io_id2df_ctrl_aluWidth),	// playground/src/noop/cpu.scala:97:29
    .io_id2df_ctrl_dcMode     (_decode_io_id2df_ctrl_dcMode),	// playground/src/noop/cpu.scala:97:29
    .io_id2df_ctrl_writeRegEn (_decode_io_id2df_ctrl_writeRegEn),	// playground/src/noop/cpu.scala:97:29
    .io_id2df_ctrl_writeCSREn (_decode_io_id2df_ctrl_writeCSREn),	// playground/src/noop/cpu.scala:97:29
    .io_id2df_ctrl_brType     (_decode_io_id2df_ctrl_brType),	// playground/src/noop/cpu.scala:97:29
    .io_id2df_rs1             (_decode_io_id2df_rs1),	// playground/src/noop/cpu.scala:97:29
    .io_id2df_rrs1            (_decode_io_id2df_rrs1),	// playground/src/noop/cpu.scala:97:29
    .io_id2df_rs1_d           (_decode_io_id2df_rs1_d),	// playground/src/noop/cpu.scala:97:29
    .io_id2df_rs2             (_decode_io_id2df_rs2),	// playground/src/noop/cpu.scala:97:29
    .io_id2df_rrs2            (_decode_io_id2df_rrs2),	// playground/src/noop/cpu.scala:97:29
    .io_id2df_rs2_d           (_decode_io_id2df_rs2_d),	// playground/src/noop/cpu.scala:97:29
    .io_id2df_dst             (_decode_io_id2df_dst),	// playground/src/noop/cpu.scala:97:29
    .io_id2df_dst_d           (_decode_io_id2df_dst_d),	// playground/src/noop/cpu.scala:97:29
    .io_id2df_jmp_type        (_decode_io_id2df_jmp_type),	// playground/src/noop/cpu.scala:97:29
    .io_id2df_special         (_decode_io_id2df_special),	// playground/src/noop/cpu.scala:97:29
    .io_id2df_swap            (_decode_io_id2df_swap),	// playground/src/noop/cpu.scala:97:29
    .io_id2df_indi            (_decode_io_id2df_indi),	// playground/src/noop/cpu.scala:97:29
    .io_id2df_drop            (_forwading_io_id2df_drop),
    .io_id2df_stall           (_forwading_io_id2df_stall),
    .io_id2df_recov           (_decode_io_id2df_recov),	// playground/src/noop/cpu.scala:97:29
    .io_id2df_valid           (_decode_io_id2df_valid),	// playground/src/noop/cpu.scala:97:29
    .io_id2df_ready           (_forwading_io_id2df_ready),
    .io_df2rr_inst            (_forwading_io_df2rr_inst),
    .io_df2rr_pc              (_forwading_io_df2rr_pc),
    .io_df2rr_excep_cause     (_forwading_io_df2rr_excep_cause),
    .io_df2rr_excep_tval      (_forwading_io_df2rr_excep_tval),
    .io_df2rr_excep_en        (_forwading_io_df2rr_excep_en),
    .io_df2rr_excep_pc        (_forwading_io_df2rr_excep_pc),
    .io_df2rr_excep_etype     (_forwading_io_df2rr_excep_etype),
    .io_df2rr_ctrl_aluOp      (_forwading_io_df2rr_ctrl_aluOp),
    .io_df2rr_ctrl_aluWidth   (_forwading_io_df2rr_ctrl_aluWidth),
    .io_df2rr_ctrl_dcMode     (_forwading_io_df2rr_ctrl_dcMode),
    .io_df2rr_ctrl_writeRegEn (_forwading_io_df2rr_ctrl_writeRegEn),
    .io_df2rr_ctrl_writeCSREn (_forwading_io_df2rr_ctrl_writeCSREn),
    .io_df2rr_ctrl_brType     (_forwading_io_df2rr_ctrl_brType),
    .io_df2rr_rs1             (_forwading_io_df2rr_rs1),
    .io_df2rr_rrs1            (_forwading_io_df2rr_rrs1),
    .io_df2rr_rs1_d           (_forwading_io_df2rr_rs1_d),
    .io_df2rr_rs2             (_forwading_io_df2rr_rs2),
    .io_df2rr_rrs2            (_forwading_io_df2rr_rrs2),
    .io_df2rr_rs2_d           (_forwading_io_df2rr_rs2_d),
    .io_df2rr_dst             (_forwading_io_df2rr_dst),
    .io_df2rr_dst_d           (_forwading_io_df2rr_dst_d),
    .io_df2rr_jmp_type        (_forwading_io_df2rr_jmp_type),
    .io_df2rr_special         (_forwading_io_df2rr_special),
    .io_df2rr_swap            (_forwading_io_df2rr_swap),
    .io_df2rr_indi            (_forwading_io_df2rr_indi),
    .io_df2rr_drop            (_readregs_io_df2rr_drop),	// playground/src/noop/cpu.scala:99:29
    .io_df2rr_stall           (_readregs_io_df2rr_stall),	// playground/src/noop/cpu.scala:99:29
    .io_df2rr_recov           (_forwading_io_df2rr_recov),
    .io_df2rr_valid           (_forwading_io_df2rr_valid),
    .io_df2rr_ready           (_readregs_io_df2rr_ready),	// playground/src/noop/cpu.scala:99:29
    .io_d_rr_id               (_readregs_io_d_rr_id),	// playground/src/noop/cpu.scala:99:29
    .io_d_rr_data             (_readregs_io_d_rr_data),	// playground/src/noop/cpu.scala:99:29
    .io_d_rr_state            (_readregs_io_d_rr_state),	// playground/src/noop/cpu.scala:99:29
    .io_d_ex_id               (_execute_io_d_ex_id),	// playground/src/noop/cpu.scala:100:29
    .io_d_ex_data             (_execute_io_d_ex_data),	// playground/src/noop/cpu.scala:100:29
    .io_d_ex_state            (_execute_io_d_ex_state),	// playground/src/noop/cpu.scala:100:29
    .io_d_mem1_id             (_memory_io_d_mem1_id),	// playground/src/noop/cpu.scala:101:29
    .io_d_mem1_data           (_memory_io_d_mem1_data),	// playground/src/noop/cpu.scala:101:29
    .io_d_mem1_state          (_memory_io_d_mem1_state),	// playground/src/noop/cpu.scala:101:29
    .io_d_mem2_id             (_memory_io_d_mem2_id),	// playground/src/noop/cpu.scala:101:29
    .io_d_mem2_data           (_memory_io_d_mem2_data),	// playground/src/noop/cpu.scala:101:29
    .io_d_mem2_state          (_memory_io_d_mem2_state),	// playground/src/noop/cpu.scala:101:29
    .io_d_mem3_id             (_memory_io_d_mem3_id),	// playground/src/noop/cpu.scala:101:29
    .io_d_mem3_data           (_memory_io_d_mem3_data),	// playground/src/noop/cpu.scala:101:29
    .io_d_mem3_state          (_memory_io_d_mem3_state)	// playground/src/noop/cpu.scala:101:29
  );
  ReadRegs readregs (	// playground/src/noop/cpu.scala:99:29
    .clock                    (clock),
    .reset                    (reset),
    .io_df2rr_inst            (_forwading_io_df2rr_inst),	// playground/src/noop/cpu.scala:98:29
    .io_df2rr_pc              (_forwading_io_df2rr_pc),	// playground/src/noop/cpu.scala:98:29
    .io_df2rr_excep_cause     (_forwading_io_df2rr_excep_cause),	// playground/src/noop/cpu.scala:98:29
    .io_df2rr_excep_tval      (_forwading_io_df2rr_excep_tval),	// playground/src/noop/cpu.scala:98:29
    .io_df2rr_excep_en        (_forwading_io_df2rr_excep_en),	// playground/src/noop/cpu.scala:98:29
    .io_df2rr_excep_pc        (_forwading_io_df2rr_excep_pc),	// playground/src/noop/cpu.scala:98:29
    .io_df2rr_excep_etype     (_forwading_io_df2rr_excep_etype),	// playground/src/noop/cpu.scala:98:29
    .io_df2rr_ctrl_aluOp      (_forwading_io_df2rr_ctrl_aluOp),	// playground/src/noop/cpu.scala:98:29
    .io_df2rr_ctrl_aluWidth   (_forwading_io_df2rr_ctrl_aluWidth),	// playground/src/noop/cpu.scala:98:29
    .io_df2rr_ctrl_dcMode     (_forwading_io_df2rr_ctrl_dcMode),	// playground/src/noop/cpu.scala:98:29
    .io_df2rr_ctrl_writeRegEn (_forwading_io_df2rr_ctrl_writeRegEn),	// playground/src/noop/cpu.scala:98:29
    .io_df2rr_ctrl_writeCSREn (_forwading_io_df2rr_ctrl_writeCSREn),	// playground/src/noop/cpu.scala:98:29
    .io_df2rr_ctrl_brType     (_forwading_io_df2rr_ctrl_brType),	// playground/src/noop/cpu.scala:98:29
    .io_df2rr_rs1             (_forwading_io_df2rr_rs1),	// playground/src/noop/cpu.scala:98:29
    .io_df2rr_rrs1            (_forwading_io_df2rr_rrs1),	// playground/src/noop/cpu.scala:98:29
    .io_df2rr_rs1_d           (_forwading_io_df2rr_rs1_d),	// playground/src/noop/cpu.scala:98:29
    .io_df2rr_rs2             (_forwading_io_df2rr_rs2),	// playground/src/noop/cpu.scala:98:29
    .io_df2rr_rrs2            (_forwading_io_df2rr_rrs2),	// playground/src/noop/cpu.scala:98:29
    .io_df2rr_rs2_d           (_forwading_io_df2rr_rs2_d),	// playground/src/noop/cpu.scala:98:29
    .io_df2rr_dst             (_forwading_io_df2rr_dst),	// playground/src/noop/cpu.scala:98:29
    .io_df2rr_dst_d           (_forwading_io_df2rr_dst_d),	// playground/src/noop/cpu.scala:98:29
    .io_df2rr_jmp_type        (_forwading_io_df2rr_jmp_type),	// playground/src/noop/cpu.scala:98:29
    .io_df2rr_special         (_forwading_io_df2rr_special),	// playground/src/noop/cpu.scala:98:29
    .io_df2rr_swap            (_forwading_io_df2rr_swap),	// playground/src/noop/cpu.scala:98:29
    .io_df2rr_indi            (_forwading_io_df2rr_indi),	// playground/src/noop/cpu.scala:98:29
    .io_df2rr_drop            (_readregs_io_df2rr_drop),
    .io_df2rr_stall           (_readregs_io_df2rr_stall),
    .io_df2rr_recov           (_forwading_io_df2rr_recov),	// playground/src/noop/cpu.scala:98:29
    .io_df2rr_valid           (_forwading_io_df2rr_valid),	// playground/src/noop/cpu.scala:98:29
    .io_df2rr_ready           (_readregs_io_df2rr_ready),
    .io_rr2ex_inst            (_readregs_io_rr2ex_inst),
    .io_rr2ex_pc              (_readregs_io_rr2ex_pc),
    .io_rr2ex_excep_cause     (_readregs_io_rr2ex_excep_cause),
    .io_rr2ex_excep_tval      (_readregs_io_rr2ex_excep_tval),
    .io_rr2ex_excep_en        (_readregs_io_rr2ex_excep_en),
    .io_rr2ex_excep_pc        (_readregs_io_rr2ex_excep_pc),
    .io_rr2ex_excep_etype     (_readregs_io_rr2ex_excep_etype),
    .io_rr2ex_ctrl_aluOp      (_readregs_io_rr2ex_ctrl_aluOp),
    .io_rr2ex_ctrl_aluWidth   (_readregs_io_rr2ex_ctrl_aluWidth),
    .io_rr2ex_ctrl_dcMode     (_readregs_io_rr2ex_ctrl_dcMode),
    .io_rr2ex_ctrl_writeRegEn (_readregs_io_rr2ex_ctrl_writeRegEn),
    .io_rr2ex_ctrl_writeCSREn (_readregs_io_rr2ex_ctrl_writeCSREn),
    .io_rr2ex_ctrl_brType     (_readregs_io_rr2ex_ctrl_brType),
    .io_rr2ex_rs1_d           (_readregs_io_rr2ex_rs1_d),
    .io_rr2ex_rs2             (_readregs_io_rr2ex_rs2),
    .io_rr2ex_rs2_d           (_readregs_io_rr2ex_rs2_d),
    .io_rr2ex_dst             (_readregs_io_rr2ex_dst),
    .io_rr2ex_dst_d           (_readregs_io_rr2ex_dst_d),
    .io_rr2ex_rcsr_id         (_readregs_io_rr2ex_rcsr_id),
    .io_rr2ex_jmp_type        (_readregs_io_rr2ex_jmp_type),
    .io_rr2ex_special         (_readregs_io_rr2ex_special),
    .io_rr2ex_indi            (_readregs_io_rr2ex_indi),
    .io_rr2ex_drop            (_execute_io_rr2ex_drop),	// playground/src/noop/cpu.scala:100:29
    .io_rr2ex_stall           (_execute_io_rr2ex_stall),	// playground/src/noop/cpu.scala:100:29
    .io_rr2ex_recov           (_readregs_io_rr2ex_recov),
    .io_rr2ex_valid           (_readregs_io_rr2ex_valid),
    .io_rr2ex_ready           (_execute_io_rr2ex_ready),	// playground/src/noop/cpu.scala:100:29
    .io_rs1Read_id            (_readregs_io_rs1Read_id),
    .io_rs1Read_data          (_regs_io_rs1_data),	// playground/src/noop/cpu.scala:104:29
    .io_rs2Read_id            (_readregs_io_rs2Read_id),
    .io_rs2Read_data          (_regs_io_rs2_data),	// playground/src/noop/cpu.scala:104:29
    .io_csrRead_id            (_readregs_io_csrRead_id),
    .io_csrRead_data          (_csrs_io_rs_data),	// playground/src/noop/cpu.scala:105:29
    .io_csrRead_is_err        (_csrs_io_rs_is_err),	// playground/src/noop/cpu.scala:105:29
    .io_d_rr_id               (_readregs_io_d_rr_id),
    .io_d_rr_data             (_readregs_io_d_rr_data),
    .io_d_rr_state            (_readregs_io_d_rr_state)
  );
  Execute execute (	// playground/src/noop/cpu.scala:100:29
    .clock                     (clock),
    .reset                     (reset),
    .io_rr2ex_inst             (_readregs_io_rr2ex_inst),	// playground/src/noop/cpu.scala:99:29
    .io_rr2ex_pc               (_readregs_io_rr2ex_pc),	// playground/src/noop/cpu.scala:99:29
    .io_rr2ex_excep_cause      (_readregs_io_rr2ex_excep_cause),	// playground/src/noop/cpu.scala:99:29
    .io_rr2ex_excep_tval       (_readregs_io_rr2ex_excep_tval),	// playground/src/noop/cpu.scala:99:29
    .io_rr2ex_excep_en         (_readregs_io_rr2ex_excep_en),	// playground/src/noop/cpu.scala:99:29
    .io_rr2ex_excep_pc         (_readregs_io_rr2ex_excep_pc),	// playground/src/noop/cpu.scala:99:29
    .io_rr2ex_excep_etype      (_readregs_io_rr2ex_excep_etype),	// playground/src/noop/cpu.scala:99:29
    .io_rr2ex_ctrl_aluOp       (_readregs_io_rr2ex_ctrl_aluOp),	// playground/src/noop/cpu.scala:99:29
    .io_rr2ex_ctrl_aluWidth    (_readregs_io_rr2ex_ctrl_aluWidth),	// playground/src/noop/cpu.scala:99:29
    .io_rr2ex_ctrl_dcMode      (_readregs_io_rr2ex_ctrl_dcMode),	// playground/src/noop/cpu.scala:99:29
    .io_rr2ex_ctrl_writeRegEn  (_readregs_io_rr2ex_ctrl_writeRegEn),	// playground/src/noop/cpu.scala:99:29
    .io_rr2ex_ctrl_writeCSREn  (_readregs_io_rr2ex_ctrl_writeCSREn),	// playground/src/noop/cpu.scala:99:29
    .io_rr2ex_ctrl_brType      (_readregs_io_rr2ex_ctrl_brType),	// playground/src/noop/cpu.scala:99:29
    .io_rr2ex_rs1_d            (_readregs_io_rr2ex_rs1_d),	// playground/src/noop/cpu.scala:99:29
    .io_rr2ex_rs2              (_readregs_io_rr2ex_rs2),	// playground/src/noop/cpu.scala:99:29
    .io_rr2ex_rs2_d            (_readregs_io_rr2ex_rs2_d),	// playground/src/noop/cpu.scala:99:29
    .io_rr2ex_dst              (_readregs_io_rr2ex_dst),	// playground/src/noop/cpu.scala:99:29
    .io_rr2ex_dst_d            (_readregs_io_rr2ex_dst_d),	// playground/src/noop/cpu.scala:99:29
    .io_rr2ex_rcsr_id          (_readregs_io_rr2ex_rcsr_id),	// playground/src/noop/cpu.scala:99:29
    .io_rr2ex_jmp_type         (_readregs_io_rr2ex_jmp_type),	// playground/src/noop/cpu.scala:99:29
    .io_rr2ex_special          (_readregs_io_rr2ex_special),	// playground/src/noop/cpu.scala:99:29
    .io_rr2ex_indi             (_readregs_io_rr2ex_indi),	// playground/src/noop/cpu.scala:99:29
    .io_rr2ex_drop             (_execute_io_rr2ex_drop),
    .io_rr2ex_stall            (_execute_io_rr2ex_stall),
    .io_rr2ex_recov            (_readregs_io_rr2ex_recov),	// playground/src/noop/cpu.scala:99:29
    .io_rr2ex_valid            (_readregs_io_rr2ex_valid),	// playground/src/noop/cpu.scala:99:29
    .io_rr2ex_ready            (_execute_io_rr2ex_ready),
    .io_ex2mem_inst            (_execute_io_ex2mem_inst),
    .io_ex2mem_pc              (_execute_io_ex2mem_pc),
    .io_ex2mem_excep_cause     (_execute_io_ex2mem_excep_cause),
    .io_ex2mem_excep_tval      (_execute_io_ex2mem_excep_tval),
    .io_ex2mem_excep_en        (_execute_io_ex2mem_excep_en),
    .io_ex2mem_excep_pc        (_execute_io_ex2mem_excep_pc),
    .io_ex2mem_excep_etype     (_execute_io_ex2mem_excep_etype),
    .io_ex2mem_ctrl_dcMode     (_execute_io_ex2mem_ctrl_dcMode),
    .io_ex2mem_ctrl_writeRegEn (_execute_io_ex2mem_ctrl_writeRegEn),
    .io_ex2mem_ctrl_writeCSREn (_execute_io_ex2mem_ctrl_writeCSREn),
    .io_ex2mem_mem_addr        (_execute_io_ex2mem_mem_addr),
    .io_ex2mem_mem_data        (_execute_io_ex2mem_mem_data),
    .io_ex2mem_csr_id          (_execute_io_ex2mem_csr_id),
    .io_ex2mem_csr_d           (_execute_io_ex2mem_csr_d),
    .io_ex2mem_dst             (_execute_io_ex2mem_dst),
    .io_ex2mem_dst_d           (_execute_io_ex2mem_dst_d),
    .io_ex2mem_rcsr_id         (_execute_io_ex2mem_rcsr_id),
    .io_ex2mem_special         (_execute_io_ex2mem_special),
    .io_ex2mem_indi            (_execute_io_ex2mem_indi),
    .io_ex2mem_drop            (_memory_io_ex2mem_drop),	// playground/src/noop/cpu.scala:101:29
    .io_ex2mem_stall           (_memory_io_ex2mem_stall),	// playground/src/noop/cpu.scala:101:29
    .io_ex2mem_recov           (_execute_io_ex2mem_recov),
    .io_ex2mem_valid           (_execute_io_ex2mem_valid),
    .io_ex2mem_ready           (_memory_io_ex2mem_ready),	// playground/src/noop/cpu.scala:101:29
    .io_d_ex_id                (_execute_io_d_ex_id),
    .io_d_ex_data              (_execute_io_d_ex_data),
    .io_d_ex_state             (_execute_io_d_ex_state),
    .io_ex2if_seq_pc           (_execute_io_ex2if_seq_pc),
    .io_ex2if_valid            (_execute_io_ex2if_valid),
    .io_updateNextPc_seq_pc    (_csrs_io_updateNextPc_seq_pc),	// playground/src/noop/cpu.scala:105:29
    .io_updateNextPc_valid     (_csrs_io_updateNextPc_valid)	// playground/src/noop/cpu.scala:105:29
  );
  Memory memory (	// playground/src/noop/cpu.scala:101:29
    .clock                     (clock),
    .reset                     (reset),
    .io_ex2mem_inst            (_execute_io_ex2mem_inst),	// playground/src/noop/cpu.scala:100:29
    .io_ex2mem_pc              (_execute_io_ex2mem_pc),	// playground/src/noop/cpu.scala:100:29
    .io_ex2mem_excep_cause     (_execute_io_ex2mem_excep_cause),	// playground/src/noop/cpu.scala:100:29
    .io_ex2mem_excep_tval      (_execute_io_ex2mem_excep_tval),	// playground/src/noop/cpu.scala:100:29
    .io_ex2mem_excep_en        (_execute_io_ex2mem_excep_en),	// playground/src/noop/cpu.scala:100:29
    .io_ex2mem_excep_pc        (_execute_io_ex2mem_excep_pc),	// playground/src/noop/cpu.scala:100:29
    .io_ex2mem_excep_etype     (_execute_io_ex2mem_excep_etype),	// playground/src/noop/cpu.scala:100:29
    .io_ex2mem_ctrl_dcMode     (_execute_io_ex2mem_ctrl_dcMode),	// playground/src/noop/cpu.scala:100:29
    .io_ex2mem_ctrl_writeRegEn (_execute_io_ex2mem_ctrl_writeRegEn),	// playground/src/noop/cpu.scala:100:29
    .io_ex2mem_ctrl_writeCSREn (_execute_io_ex2mem_ctrl_writeCSREn),	// playground/src/noop/cpu.scala:100:29
    .io_ex2mem_mem_addr        (_execute_io_ex2mem_mem_addr),	// playground/src/noop/cpu.scala:100:29
    .io_ex2mem_mem_data        (_execute_io_ex2mem_mem_data),	// playground/src/noop/cpu.scala:100:29
    .io_ex2mem_csr_id          (_execute_io_ex2mem_csr_id),	// playground/src/noop/cpu.scala:100:29
    .io_ex2mem_csr_d           (_execute_io_ex2mem_csr_d),	// playground/src/noop/cpu.scala:100:29
    .io_ex2mem_dst             (_execute_io_ex2mem_dst),	// playground/src/noop/cpu.scala:100:29
    .io_ex2mem_dst_d           (_execute_io_ex2mem_dst_d),	// playground/src/noop/cpu.scala:100:29
    .io_ex2mem_rcsr_id         (_execute_io_ex2mem_rcsr_id),	// playground/src/noop/cpu.scala:100:29
    .io_ex2mem_special         (_execute_io_ex2mem_special),	// playground/src/noop/cpu.scala:100:29
    .io_ex2mem_indi            (_execute_io_ex2mem_indi),	// playground/src/noop/cpu.scala:100:29
    .io_ex2mem_drop            (_memory_io_ex2mem_drop),
    .io_ex2mem_stall           (_memory_io_ex2mem_stall),
    .io_ex2mem_recov           (_execute_io_ex2mem_recov),	// playground/src/noop/cpu.scala:100:29
    .io_ex2mem_valid           (_execute_io_ex2mem_valid),	// playground/src/noop/cpu.scala:100:29
    .io_ex2mem_ready           (_memory_io_ex2mem_ready),
    .io_mem2rb_inst            (_memory_io_mem2rb_inst),
    .io_mem2rb_pc              (_memory_io_mem2rb_pc),
    .io_mem2rb_excep_cause     (_memory_io_mem2rb_excep_cause),
    .io_mem2rb_excep_tval      (_memory_io_mem2rb_excep_tval),
    .io_mem2rb_excep_en        (_memory_io_mem2rb_excep_en),
    .io_mem2rb_excep_pc        (_memory_io_mem2rb_excep_pc),
    .io_mem2rb_excep_etype     (_memory_io_mem2rb_excep_etype),
    .io_mem2rb_csr_id          (_memory_io_mem2rb_csr_id),
    .io_mem2rb_csr_d           (_memory_io_mem2rb_csr_d),
    .io_mem2rb_csr_en          (_memory_io_mem2rb_csr_en),
    .io_mem2rb_dst             (_memory_io_mem2rb_dst),
    .io_mem2rb_dst_d           (_memory_io_mem2rb_dst_d),
    .io_mem2rb_dst_en          (_memory_io_mem2rb_dst_en),
    .io_mem2rb_rcsr_id         (_memory_io_mem2rb_rcsr_id),
    .io_mem2rb_special         (_memory_io_mem2rb_special),
    .io_mem2rb_is_mmio         (_memory_io_mem2rb_is_mmio),
    .io_mem2rb_drop            (_writeback_io_mem2rb_drop),	// playground/src/noop/cpu.scala:102:29
    .io_mem2rb_stall           (_writeback_io_mem2rb_stall),	// playground/src/noop/cpu.scala:102:29
    .io_mem2rb_recov           (_memory_io_mem2rb_recov),
    .io_mem2rb_valid           (_memory_io_mem2rb_valid),
    .io_mem2rb_ready           (_writeback_io_mem2rb_ready),	// playground/src/noop/cpu.scala:102:29
    .io_dataRW_addr            (_memory_io_dataRW_addr),
    .io_dataRW_rdata           (_memCrossbar_io_dataRW_rdata),	// playground/src/noop/cpu.scala:115:29
    .io_dataRW_rvalid          (_memCrossbar_io_dataRW_rvalid),	// playground/src/noop/cpu.scala:115:29
    .io_dataRW_wdata           (_memory_io_dataRW_wdata),
    .io_dataRW_dc_mode         (_memory_io_dataRW_dc_mode),
    .io_dataRW_amo             (_memory_io_dataRW_amo),
    .io_dataRW_ready           (_memCrossbar_io_dataRW_ready),	// playground/src/noop/cpu.scala:115:29
    .io_va2pa_vaddr            (_memory_io_va2pa_vaddr),
    .io_va2pa_vvalid           (_memory_io_va2pa_vvalid),
    .io_va2pa_m_type           (_memory_io_va2pa_m_type),
    .io_va2pa_paddr            (_tlb_mem_io_va2pa_paddr),	// playground/src/noop/cpu.scala:117:30
    .io_va2pa_pvalid           (_tlb_mem_io_va2pa_pvalid),	// playground/src/noop/cpu.scala:117:30
    .io_va2pa_tlb_excep_cause  (_tlb_mem_io_va2pa_tlb_excep_cause),	// playground/src/noop/cpu.scala:117:30
    .io_va2pa_tlb_excep_tval   (_tlb_mem_io_va2pa_tlb_excep_tval),	// playground/src/noop/cpu.scala:117:30
    .io_va2pa_tlb_excep_en     (_tlb_mem_io_va2pa_tlb_excep_en),	// playground/src/noop/cpu.scala:117:30
    .io_d_mem1_id              (_memory_io_d_mem1_id),
    .io_d_mem1_data            (_memory_io_d_mem1_data),
    .io_d_mem1_state           (_memory_io_d_mem1_state),
    .io_d_mem2_id              (_memory_io_d_mem2_id),
    .io_d_mem2_data            (_memory_io_d_mem2_data),
    .io_d_mem2_state           (_memory_io_d_mem2_state),
    .io_d_mem3_id              (_memory_io_d_mem3_id),
    .io_d_mem3_data            (_memory_io_d_mem3_data),
    .io_d_mem3_state           (_memory_io_d_mem3_state)
  );
  Writeback writeback (	// playground/src/noop/cpu.scala:102:29
    .clock                 (clock),
    .reset                 (reset),
    .io_mem2rb_inst        (_memory_io_mem2rb_inst),	// playground/src/noop/cpu.scala:101:29
    .io_mem2rb_pc          (_memory_io_mem2rb_pc),	// playground/src/noop/cpu.scala:101:29
    .io_mem2rb_excep_cause (_memory_io_mem2rb_excep_cause),	// playground/src/noop/cpu.scala:101:29
    .io_mem2rb_excep_tval  (_memory_io_mem2rb_excep_tval),	// playground/src/noop/cpu.scala:101:29
    .io_mem2rb_excep_en    (_memory_io_mem2rb_excep_en),	// playground/src/noop/cpu.scala:101:29
    .io_mem2rb_excep_pc    (_memory_io_mem2rb_excep_pc),	// playground/src/noop/cpu.scala:101:29
    .io_mem2rb_excep_etype (_memory_io_mem2rb_excep_etype),	// playground/src/noop/cpu.scala:101:29
    .io_mem2rb_csr_id      (_memory_io_mem2rb_csr_id),	// playground/src/noop/cpu.scala:101:29
    .io_mem2rb_csr_d       (_memory_io_mem2rb_csr_d),	// playground/src/noop/cpu.scala:101:29
    .io_mem2rb_csr_en      (_memory_io_mem2rb_csr_en),	// playground/src/noop/cpu.scala:101:29
    .io_mem2rb_dst         (_memory_io_mem2rb_dst),	// playground/src/noop/cpu.scala:101:29
    .io_mem2rb_dst_d       (_memory_io_mem2rb_dst_d),	// playground/src/noop/cpu.scala:101:29
    .io_mem2rb_dst_en      (_memory_io_mem2rb_dst_en),	// playground/src/noop/cpu.scala:101:29
    .io_mem2rb_rcsr_id     (_memory_io_mem2rb_rcsr_id),	// playground/src/noop/cpu.scala:101:29
    .io_mem2rb_special     (_memory_io_mem2rb_special),	// playground/src/noop/cpu.scala:101:29
    .io_mem2rb_is_mmio     (_memory_io_mem2rb_is_mmio),	// playground/src/noop/cpu.scala:101:29
    .io_mem2rb_drop        (_writeback_io_mem2rb_drop),
    .io_mem2rb_stall       (_writeback_io_mem2rb_stall),
    .io_mem2rb_recov       (_memory_io_mem2rb_recov),	// playground/src/noop/cpu.scala:101:29
    .io_mem2rb_valid       (_memory_io_mem2rb_valid),	// playground/src/noop/cpu.scala:101:29
    .io_mem2rb_ready       (_writeback_io_mem2rb_ready),
    .io_wReg_id            (_writeback_io_wReg_id),
    .io_wReg_data          (_writeback_io_wReg_data),
    .io_wReg_en            (_writeback_io_wReg_en),
    .io_wCsr_id            (_writeback_io_wCsr_id),
    .io_wCsr_data          (_writeback_io_wCsr_data),
    .io_wCsr_en            (_writeback_io_wCsr_en),
    .io_excep_cause        (_writeback_io_excep_cause),
    .io_excep_tval         (_writeback_io_excep_tval),
    .io_excep_en           (_writeback_io_excep_en),
    .io_excep_pc           (_writeback_io_excep_pc),
    .io_excep_etype        (_writeback_io_excep_etype),
    .io_wb2if_seq_pc       (_writeback_io_wb2if_seq_pc),
    .io_wb2if_valid        (_writeback_io_wb2if_valid),
    .io_recov              (_writeback_io_recov),
    .io_flush_tlb          (_writeback_io_flush_tlb),
    .io_flush_cache        (_writeback_io_flush_cache)
  );
  Regs regs (	// playground/src/noop/cpu.scala:104:29
    .clock       (clock),
    .reset       (reset),
    .io_rs1_id   (_readregs_io_rs1Read_id),	// playground/src/noop/cpu.scala:99:29
    .io_rs1_data (_regs_io_rs1_data),
    .io_rs2_id   (_readregs_io_rs2Read_id),	// playground/src/noop/cpu.scala:99:29
    .io_rs2_data (_regs_io_rs2_data),
    .io_dst_id   (_writeback_io_wReg_id),	// playground/src/noop/cpu.scala:102:29
    .io_dst_data (_writeback_io_wReg_data),	// playground/src/noop/cpu.scala:102:29
    .io_dst_en   (_writeback_io_wReg_en)	// playground/src/noop/cpu.scala:102:29
  );
  Csrs csrs (	// playground/src/noop/cpu.scala:105:29
    .clock                  (clock),
    .reset                  (reset),
    .io_rs_id               (_readregs_io_csrRead_id),	// playground/src/noop/cpu.scala:99:29
    .io_rs_data             (_csrs_io_rs_data),
    .io_rs_is_err           (_csrs_io_rs_is_err),
    .io_rd_id               (_writeback_io_wCsr_id),	// playground/src/noop/cpu.scala:102:29
    .io_rd_data             (_writeback_io_wCsr_data),	// playground/src/noop/cpu.scala:102:29
    .io_rd_en               (_writeback_io_wCsr_en),	// playground/src/noop/cpu.scala:102:29
    .io_excep_cause         (_writeback_io_excep_cause),	// playground/src/noop/cpu.scala:102:29
    .io_excep_tval          (_writeback_io_excep_tval),	// playground/src/noop/cpu.scala:102:29
    .io_excep_en            (_writeback_io_excep_en),	// playground/src/noop/cpu.scala:102:29
    .io_excep_pc            (_writeback_io_excep_pc),	// playground/src/noop/cpu.scala:102:29
    .io_excep_etype         (_writeback_io_excep_etype),	// playground/src/noop/cpu.scala:102:29
    .io_mmuState_priv       (_csrs_io_mmuState_priv),
    .io_mmuState_mstatus    (_csrs_io_mmuState_mstatus),
    .io_mmuState_satp       (_csrs_io_mmuState_satp),
    .io_idState_priv        (_csrs_io_idState_priv),
    .io_reg2if_seq_pc       (_csrs_io_reg2if_seq_pc),
    .io_reg2if_valid        (_csrs_io_reg2if_valid),
    .io_intr_out_en         (_csrs_io_intr_out_en),
    .io_intr_out_cause      (_csrs_io_intr_out_cause),
    .io_clint_raise         (_clint_io_intr_raise),	// playground/src/noop/cpu.scala:119:29
    .io_clint_clear         (_clint_io_intr_clear),	// playground/src/noop/cpu.scala:119:29
    .io_plic_m_raise        (_plic_io_intr_out_m_raise),	// playground/src/noop/cpu.scala:120:29
    .io_plic_m_clear        (_plic_io_intr_out_m_clear),	// playground/src/noop/cpu.scala:120:29
    .io_plic_s_raise        (_plic_io_intr_out_s_raise),	// playground/src/noop/cpu.scala:120:29
    .io_plic_s_clear        (_plic_io_intr_out_s_clear),	// playground/src/noop/cpu.scala:120:29
    .io_updateNextPc_seq_pc (_csrs_io_updateNextPc_seq_pc),
    .io_updateNextPc_valid  (_csrs_io_updateNextPc_valid),
    .io_intr_msip_raise     (_clint_io_intr_msip_raise),	// playground/src/noop/cpu.scala:119:29
    .io_intr_msip_clear     (_clint_io_intr_msip_clear)	// playground/src/noop/cpu.scala:119:29
  );
  InstCache icache (	// playground/src/noop/cpu.scala:106:29
    .clock                   (clock),
    .reset                   (reset),
    .io_instAxi_ra_ready     (_crossBar_io_icAxi_ra_ready),	// playground/src/noop/cpu.scala:112:29
    .io_instAxi_ra_valid     (_icache_io_instAxi_ra_valid),
    .io_instAxi_ra_bits_addr (_icache_io_instAxi_ra_bits_addr),
    .io_instAxi_rd_valid     (_crossBar_io_icAxi_rd_valid),	// playground/src/noop/cpu.scala:112:29
    .io_instAxi_rd_bits_data (_crossBar_io_icAxi_rd_bits_data),	// playground/src/noop/cpu.scala:112:29
    .io_instAxi_rd_bits_last (_crossBar_io_icAxi_rd_bits_last),	// playground/src/noop/cpu.scala:112:29
    .io_icRead_addr          (_fetchCrossbar_io_icRead_addr),	// playground/src/noop/cpu.scala:113:31
    .io_icRead_inst          (_icache_io_icRead_inst),
    .io_icRead_arvalid       (_fetchCrossbar_io_icRead_arvalid),	// playground/src/noop/cpu.scala:113:31
    .io_icRead_rvalid        (_icache_io_icRead_rvalid),
    .io_flush                (_writeback_io_flush_cache)	// playground/src/noop/cpu.scala:102:29
  );
  DataCache dcache (	// playground/src/noop/cpu.scala:107:29
    .clock                   (clock),
    .reset                   (reset),
    .io_dataAxi_wa_ready     (_crossBar_io_memAxi_wa_ready),	// playground/src/noop/cpu.scala:112:29
    .io_dataAxi_wa_valid     (_dcache_io_dataAxi_wa_valid),
    .io_dataAxi_wa_bits_addr (_dcache_io_dataAxi_wa_bits_addr),
    .io_dataAxi_wd_ready     (_crossBar_io_memAxi_wd_ready),	// playground/src/noop/cpu.scala:112:29
    .io_dataAxi_wd_valid     (_dcache_io_dataAxi_wd_valid),
    .io_dataAxi_wd_bits_data (_dcache_io_dataAxi_wd_bits_data),
    .io_dataAxi_wd_bits_last (_dcache_io_dataAxi_wd_bits_last),
    .io_dataAxi_ra_ready     (_crossBar_io_memAxi_ra_ready),	// playground/src/noop/cpu.scala:112:29
    .io_dataAxi_ra_valid     (_dcache_io_dataAxi_ra_valid),
    .io_dataAxi_ra_bits_addr (_dcache_io_dataAxi_ra_bits_addr),
    .io_dataAxi_rd_valid     (_crossBar_io_memAxi_rd_valid),	// playground/src/noop/cpu.scala:112:29
    .io_dataAxi_rd_bits_data (_crossBar_io_memAxi_rd_bits_data),	// playground/src/noop/cpu.scala:112:29
    .io_dataAxi_rd_bits_last (_crossBar_io_memAxi_rd_bits_last),	// playground/src/noop/cpu.scala:112:29
    .io_dcRW_addr            (_dcSelector_io_select_addr),	// playground/src/noop/cpu.scala:118:29
    .io_dcRW_rdata           (_dcache_io_dcRW_rdata),
    .io_dcRW_rvalid          (_dcache_io_dcRW_rvalid),
    .io_dcRW_wdata           (_dcSelector_io_select_wdata),	// playground/src/noop/cpu.scala:118:29
    .io_dcRW_dc_mode         (_dcSelector_io_select_dc_mode),	// playground/src/noop/cpu.scala:118:29
    .io_dcRW_amo             (_dcSelector_io_select_amo),	// playground/src/noop/cpu.scala:118:29
    .io_dcRW_ready           (_dcache_io_dcRW_ready),
    .io_flush                (_writeback_io_flush_cache),	// playground/src/noop/cpu.scala:102:29
    .io_flush_out            (_dcache_io_flush_out)
  );
  ToAXI mem2Axi (	// playground/src/noop/cpu.scala:109:29
    .clock                   (clock),
    .reset                   (reset),
    .io_dataIO_addr          (_memCrossbar_io_mmio_addr),	// playground/src/noop/cpu.scala:115:29
    .io_dataIO_rdata         (_mem2Axi_io_dataIO_rdata),
    .io_dataIO_rvalid        (_mem2Axi_io_dataIO_rvalid),
    .io_dataIO_wdata         (_memCrossbar_io_mmio_wdata),	// playground/src/noop/cpu.scala:115:29
    .io_dataIO_dc_mode       (_memCrossbar_io_mmio_dc_mode),	// playground/src/noop/cpu.scala:115:29
    .io_dataIO_ready         (_mem2Axi_io_dataIO_ready),
    .io_outAxi_wa_ready      (_crossBar_io_mmioAxi_wa_ready),	// playground/src/noop/cpu.scala:112:29
    .io_outAxi_wa_valid      (_mem2Axi_io_outAxi_wa_valid),
    .io_outAxi_wa_bits_id    (_mem2Axi_io_outAxi_wa_bits_id),
    .io_outAxi_wa_bits_addr  (_mem2Axi_io_outAxi_wa_bits_addr),
    .io_outAxi_wa_bits_len   (_mem2Axi_io_outAxi_wa_bits_len),
    .io_outAxi_wa_bits_size  (_mem2Axi_io_outAxi_wa_bits_size),
    .io_outAxi_wa_bits_burst (_mem2Axi_io_outAxi_wa_bits_burst),
    .io_outAxi_wd_ready      (_crossBar_io_mmioAxi_wd_ready),	// playground/src/noop/cpu.scala:112:29
    .io_outAxi_wd_valid      (_mem2Axi_io_outAxi_wd_valid),
    .io_outAxi_wd_bits_data  (_mem2Axi_io_outAxi_wd_bits_data),
    .io_outAxi_wd_bits_strb  (_mem2Axi_io_outAxi_wd_bits_strb),
    .io_outAxi_wd_bits_last  (_mem2Axi_io_outAxi_wd_bits_last),
    .io_outAxi_wr_ready      (_mem2Axi_io_outAxi_wr_ready),
    .io_outAxi_wr_valid      (_crossBar_io_mmioAxi_wr_valid),	// playground/src/noop/cpu.scala:112:29
    .io_outAxi_wr_bits_id    (_crossBar_io_mmioAxi_wr_bits_id),	// playground/src/noop/cpu.scala:112:29
    .io_outAxi_wr_bits_resp  (_crossBar_io_mmioAxi_wr_bits_resp),	// playground/src/noop/cpu.scala:112:29
    .io_outAxi_ra_ready      (_crossBar_io_mmioAxi_ra_ready),	// playground/src/noop/cpu.scala:112:29
    .io_outAxi_ra_valid      (_mem2Axi_io_outAxi_ra_valid),
    .io_outAxi_ra_bits_id    (_mem2Axi_io_outAxi_ra_bits_id),
    .io_outAxi_ra_bits_addr  (_mem2Axi_io_outAxi_ra_bits_addr),
    .io_outAxi_ra_bits_len   (_mem2Axi_io_outAxi_ra_bits_len),
    .io_outAxi_ra_bits_size  (_mem2Axi_io_outAxi_ra_bits_size),
    .io_outAxi_ra_bits_burst (_mem2Axi_io_outAxi_ra_bits_burst),
    .io_outAxi_rd_ready      (_mem2Axi_io_outAxi_rd_ready),
    .io_outAxi_rd_valid      (_crossBar_io_mmioAxi_rd_valid),	// playground/src/noop/cpu.scala:112:29
    .io_outAxi_rd_bits_id    (_crossBar_io_mmioAxi_rd_bits_id),	// playground/src/noop/cpu.scala:112:29
    .io_outAxi_rd_bits_data  (_crossBar_io_mmioAxi_rd_bits_data),	// playground/src/noop/cpu.scala:112:29
    .io_outAxi_rd_bits_resp  (_crossBar_io_mmioAxi_rd_bits_resp),	// playground/src/noop/cpu.scala:112:29
    .io_outAxi_rd_bits_last  (_crossBar_io_mmioAxi_rd_bits_last)	// playground/src/noop/cpu.scala:112:29
  );
  ToAXI flash2Axi (	// playground/src/noop/cpu.scala:110:29
    .clock                   (clock),
    .reset                   (reset),
    .io_dataIO_addr          (_split64to32_io_data_out_addr),	// playground/src/noop/cpu.scala:114:29
    .io_dataIO_rdata         (_flash2Axi_io_dataIO_rdata),
    .io_dataIO_rvalid        (_flash2Axi_io_dataIO_rvalid),
    .io_dataIO_wdata         (64'h0),	// playground/src/noop/cpu.scala:106:29, :110:29, :112:29, :113:31, :114:29
    .io_dataIO_dc_mode       (_split64to32_io_data_out_dc_mode),	// playground/src/noop/cpu.scala:114:29
    .io_dataIO_ready         (_flash2Axi_io_dataIO_ready),
    .io_outAxi_wa_ready      (_crossBar_io_flashAxi_wa_ready),	// playground/src/noop/cpu.scala:112:29
    .io_outAxi_wa_valid      (_flash2Axi_io_outAxi_wa_valid),
    .io_outAxi_wa_bits_id    (_flash2Axi_io_outAxi_wa_bits_id),
    .io_outAxi_wa_bits_addr  (_flash2Axi_io_outAxi_wa_bits_addr),
    .io_outAxi_wa_bits_len   (_flash2Axi_io_outAxi_wa_bits_len),
    .io_outAxi_wa_bits_size  (_flash2Axi_io_outAxi_wa_bits_size),
    .io_outAxi_wa_bits_burst (_flash2Axi_io_outAxi_wa_bits_burst),
    .io_outAxi_wd_ready      (_crossBar_io_flashAxi_wd_ready),	// playground/src/noop/cpu.scala:112:29
    .io_outAxi_wd_valid      (_flash2Axi_io_outAxi_wd_valid),
    .io_outAxi_wd_bits_data  (_flash2Axi_io_outAxi_wd_bits_data),
    .io_outAxi_wd_bits_strb  (_flash2Axi_io_outAxi_wd_bits_strb),
    .io_outAxi_wd_bits_last  (_flash2Axi_io_outAxi_wd_bits_last),
    .io_outAxi_wr_ready      (_flash2Axi_io_outAxi_wr_ready),
    .io_outAxi_wr_valid      (_crossBar_io_flashAxi_wr_valid),	// playground/src/noop/cpu.scala:112:29
    .io_outAxi_wr_bits_id    (_crossBar_io_flashAxi_wr_bits_id),	// playground/src/noop/cpu.scala:112:29
    .io_outAxi_wr_bits_resp  (_crossBar_io_flashAxi_wr_bits_resp),	// playground/src/noop/cpu.scala:112:29
    .io_outAxi_ra_ready      (_crossBar_io_flashAxi_ra_ready),	// playground/src/noop/cpu.scala:112:29
    .io_outAxi_ra_valid      (_flash2Axi_io_outAxi_ra_valid),
    .io_outAxi_ra_bits_id    (_flash2Axi_io_outAxi_ra_bits_id),
    .io_outAxi_ra_bits_addr  (_flash2Axi_io_outAxi_ra_bits_addr),
    .io_outAxi_ra_bits_len   (_flash2Axi_io_outAxi_ra_bits_len),
    .io_outAxi_ra_bits_size  (_flash2Axi_io_outAxi_ra_bits_size),
    .io_outAxi_ra_bits_burst (_flash2Axi_io_outAxi_ra_bits_burst),
    .io_outAxi_rd_ready      (_flash2Axi_io_outAxi_rd_ready),
    .io_outAxi_rd_valid      (_crossBar_io_flashAxi_rd_valid),	// playground/src/noop/cpu.scala:112:29
    .io_outAxi_rd_bits_id    (_crossBar_io_flashAxi_rd_bits_id),	// playground/src/noop/cpu.scala:112:29
    .io_outAxi_rd_bits_data  (_crossBar_io_flashAxi_rd_bits_data),	// playground/src/noop/cpu.scala:112:29
    .io_outAxi_rd_bits_resp  (_crossBar_io_flashAxi_rd_bits_resp),	// playground/src/noop/cpu.scala:112:29
    .io_outAxi_rd_bits_last  (_crossBar_io_flashAxi_rd_bits_last)	// playground/src/noop/cpu.scala:112:29
  );
  CrossBar crossBar (	// playground/src/noop/cpu.scala:112:29
    .clock                     (clock),
    .reset                     (reset),
    .io_icAxi_ra_ready         (_crossBar_io_icAxi_ra_ready),
    .io_icAxi_ra_valid         (_icache_io_instAxi_ra_valid),	// playground/src/noop/cpu.scala:106:29
    .io_icAxi_ra_bits_addr     (_icache_io_instAxi_ra_bits_addr),	// playground/src/noop/cpu.scala:106:29
    .io_icAxi_rd_valid         (_crossBar_io_icAxi_rd_valid),
    .io_icAxi_rd_bits_data     (_crossBar_io_icAxi_rd_bits_data),
    .io_icAxi_rd_bits_last     (_crossBar_io_icAxi_rd_bits_last),
    .io_flashAxi_wa_ready      (_crossBar_io_flashAxi_wa_ready),
    .io_flashAxi_wa_valid      (_flash2Axi_io_outAxi_wa_valid),	// playground/src/noop/cpu.scala:110:29
    .io_flashAxi_wa_bits_id    (_flash2Axi_io_outAxi_wa_bits_id),	// playground/src/noop/cpu.scala:110:29
    .io_flashAxi_wa_bits_addr  (_flash2Axi_io_outAxi_wa_bits_addr),	// playground/src/noop/cpu.scala:110:29
    .io_flashAxi_wa_bits_len   (_flash2Axi_io_outAxi_wa_bits_len),	// playground/src/noop/cpu.scala:110:29
    .io_flashAxi_wa_bits_size  (_flash2Axi_io_outAxi_wa_bits_size),	// playground/src/noop/cpu.scala:110:29
    .io_flashAxi_wa_bits_burst (_flash2Axi_io_outAxi_wa_bits_burst),	// playground/src/noop/cpu.scala:110:29
    .io_flashAxi_wd_ready      (_crossBar_io_flashAxi_wd_ready),
    .io_flashAxi_wd_valid      (_flash2Axi_io_outAxi_wd_valid),	// playground/src/noop/cpu.scala:110:29
    .io_flashAxi_wd_bits_data  (_flash2Axi_io_outAxi_wd_bits_data),	// playground/src/noop/cpu.scala:110:29
    .io_flashAxi_wd_bits_strb  (_flash2Axi_io_outAxi_wd_bits_strb),	// playground/src/noop/cpu.scala:110:29
    .io_flashAxi_wd_bits_last  (_flash2Axi_io_outAxi_wd_bits_last),	// playground/src/noop/cpu.scala:110:29
    .io_flashAxi_wr_ready      (_flash2Axi_io_outAxi_wr_ready),	// playground/src/noop/cpu.scala:110:29
    .io_flashAxi_wr_valid      (_crossBar_io_flashAxi_wr_valid),
    .io_flashAxi_wr_bits_id    (_crossBar_io_flashAxi_wr_bits_id),
    .io_flashAxi_wr_bits_resp  (_crossBar_io_flashAxi_wr_bits_resp),
    .io_flashAxi_ra_ready      (_crossBar_io_flashAxi_ra_ready),
    .io_flashAxi_ra_valid      (_flash2Axi_io_outAxi_ra_valid),	// playground/src/noop/cpu.scala:110:29
    .io_flashAxi_ra_bits_id    (_flash2Axi_io_outAxi_ra_bits_id),	// playground/src/noop/cpu.scala:110:29
    .io_flashAxi_ra_bits_addr  (_flash2Axi_io_outAxi_ra_bits_addr),	// playground/src/noop/cpu.scala:110:29
    .io_flashAxi_ra_bits_len   (_flash2Axi_io_outAxi_ra_bits_len),	// playground/src/noop/cpu.scala:110:29
    .io_flashAxi_ra_bits_size  (_flash2Axi_io_outAxi_ra_bits_size),	// playground/src/noop/cpu.scala:110:29
    .io_flashAxi_ra_bits_burst (_flash2Axi_io_outAxi_ra_bits_burst),	// playground/src/noop/cpu.scala:110:29
    .io_flashAxi_rd_ready      (_flash2Axi_io_outAxi_rd_ready),	// playground/src/noop/cpu.scala:110:29
    .io_flashAxi_rd_valid      (_crossBar_io_flashAxi_rd_valid),
    .io_flashAxi_rd_bits_id    (_crossBar_io_flashAxi_rd_bits_id),
    .io_flashAxi_rd_bits_data  (_crossBar_io_flashAxi_rd_bits_data),
    .io_flashAxi_rd_bits_resp  (_crossBar_io_flashAxi_rd_bits_resp),
    .io_flashAxi_rd_bits_last  (_crossBar_io_flashAxi_rd_bits_last),
    .io_memAxi_wa_ready        (_crossBar_io_memAxi_wa_ready),
    .io_memAxi_wa_valid        (_dcache_io_dataAxi_wa_valid),	// playground/src/noop/cpu.scala:107:29
    .io_memAxi_wa_bits_addr    (_dcache_io_dataAxi_wa_bits_addr),	// playground/src/noop/cpu.scala:107:29
    .io_memAxi_wd_ready        (_crossBar_io_memAxi_wd_ready),
    .io_memAxi_wd_valid        (_dcache_io_dataAxi_wd_valid),	// playground/src/noop/cpu.scala:107:29
    .io_memAxi_wd_bits_data    (_dcache_io_dataAxi_wd_bits_data),	// playground/src/noop/cpu.scala:107:29
    .io_memAxi_wd_bits_last    (_dcache_io_dataAxi_wd_bits_last),	// playground/src/noop/cpu.scala:107:29
    .io_memAxi_ra_ready        (_crossBar_io_memAxi_ra_ready),
    .io_memAxi_ra_valid        (_dcache_io_dataAxi_ra_valid),	// playground/src/noop/cpu.scala:107:29
    .io_memAxi_ra_bits_addr    (_dcache_io_dataAxi_ra_bits_addr),	// playground/src/noop/cpu.scala:107:29
    .io_memAxi_rd_valid        (_crossBar_io_memAxi_rd_valid),
    .io_memAxi_rd_bits_data    (_crossBar_io_memAxi_rd_bits_data),
    .io_memAxi_rd_bits_last    (_crossBar_io_memAxi_rd_bits_last),
    .io_mmioAxi_wa_ready       (_crossBar_io_mmioAxi_wa_ready),
    .io_mmioAxi_wa_valid       (_mem2Axi_io_outAxi_wa_valid),	// playground/src/noop/cpu.scala:109:29
    .io_mmioAxi_wa_bits_id     (_mem2Axi_io_outAxi_wa_bits_id),	// playground/src/noop/cpu.scala:109:29
    .io_mmioAxi_wa_bits_addr   (_mem2Axi_io_outAxi_wa_bits_addr),	// playground/src/noop/cpu.scala:109:29
    .io_mmioAxi_wa_bits_len    (_mem2Axi_io_outAxi_wa_bits_len),	// playground/src/noop/cpu.scala:109:29
    .io_mmioAxi_wa_bits_size   (_mem2Axi_io_outAxi_wa_bits_size),	// playground/src/noop/cpu.scala:109:29
    .io_mmioAxi_wa_bits_burst  (_mem2Axi_io_outAxi_wa_bits_burst),	// playground/src/noop/cpu.scala:109:29
    .io_mmioAxi_wd_ready       (_crossBar_io_mmioAxi_wd_ready),
    .io_mmioAxi_wd_valid       (_mem2Axi_io_outAxi_wd_valid),	// playground/src/noop/cpu.scala:109:29
    .io_mmioAxi_wd_bits_data   (_mem2Axi_io_outAxi_wd_bits_data),	// playground/src/noop/cpu.scala:109:29
    .io_mmioAxi_wd_bits_strb   (_mem2Axi_io_outAxi_wd_bits_strb),	// playground/src/noop/cpu.scala:109:29
    .io_mmioAxi_wd_bits_last   (_mem2Axi_io_outAxi_wd_bits_last),	// playground/src/noop/cpu.scala:109:29
    .io_mmioAxi_wr_ready       (_mem2Axi_io_outAxi_wr_ready),	// playground/src/noop/cpu.scala:109:29
    .io_mmioAxi_wr_valid       (_crossBar_io_mmioAxi_wr_valid),
    .io_mmioAxi_wr_bits_id     (_crossBar_io_mmioAxi_wr_bits_id),
    .io_mmioAxi_wr_bits_resp   (_crossBar_io_mmioAxi_wr_bits_resp),
    .io_mmioAxi_ra_ready       (_crossBar_io_mmioAxi_ra_ready),
    .io_mmioAxi_ra_valid       (_mem2Axi_io_outAxi_ra_valid),	// playground/src/noop/cpu.scala:109:29
    .io_mmioAxi_ra_bits_id     (_mem2Axi_io_outAxi_ra_bits_id),	// playground/src/noop/cpu.scala:109:29
    .io_mmioAxi_ra_bits_addr   (_mem2Axi_io_outAxi_ra_bits_addr),	// playground/src/noop/cpu.scala:109:29
    .io_mmioAxi_ra_bits_len    (_mem2Axi_io_outAxi_ra_bits_len),	// playground/src/noop/cpu.scala:109:29
    .io_mmioAxi_ra_bits_size   (_mem2Axi_io_outAxi_ra_bits_size),	// playground/src/noop/cpu.scala:109:29
    .io_mmioAxi_ra_bits_burst  (_mem2Axi_io_outAxi_ra_bits_burst),	// playground/src/noop/cpu.scala:109:29
    .io_mmioAxi_rd_ready       (_mem2Axi_io_outAxi_rd_ready),	// playground/src/noop/cpu.scala:109:29
    .io_mmioAxi_rd_valid       (_crossBar_io_mmioAxi_rd_valid),
    .io_mmioAxi_rd_bits_id     (_crossBar_io_mmioAxi_rd_bits_id),
    .io_mmioAxi_rd_bits_data   (_crossBar_io_mmioAxi_rd_bits_data),
    .io_mmioAxi_rd_bits_resp   (_crossBar_io_mmioAxi_rd_bits_resp),
    .io_mmioAxi_rd_bits_last   (_crossBar_io_mmioAxi_rd_bits_last),
    .io_outAxi_wa_ready        (io_master_awready),
    .io_outAxi_wa_valid        (io_master_awvalid),
    .io_outAxi_wa_bits_id      (io_master_awid),
    .io_outAxi_wa_bits_addr    (io_master_awaddr),
    .io_outAxi_wa_bits_len     (io_master_awlen),
    .io_outAxi_wa_bits_size    (io_master_awsize),
    .io_outAxi_wa_bits_burst   (io_master_awburst),
    .io_outAxi_wd_ready        (io_master_wready),
    .io_outAxi_wd_valid        (io_master_wvalid),
    .io_outAxi_wd_bits_data    (io_master_wdata),
    .io_outAxi_wd_bits_strb    (io_master_wstrb),
    .io_outAxi_wd_bits_last    (io_master_wlast),
    .io_outAxi_wr_ready        (io_master_bready),
    .io_outAxi_wr_valid        (io_master_bvalid),
    .io_outAxi_wr_bits_id      (io_master_bid),
    .io_outAxi_wr_bits_resp    (io_master_bresp),
    .io_outAxi_ra_ready        (io_master_arready),
    .io_outAxi_ra_valid        (io_master_arvalid),
    .io_outAxi_ra_bits_id      (io_master_arid),
    .io_outAxi_ra_bits_addr    (io_master_araddr),
    .io_outAxi_ra_bits_len     (io_master_arlen),
    .io_outAxi_ra_bits_size    (io_master_arsize),
    .io_outAxi_ra_bits_burst   (io_master_arburst),
    .io_outAxi_rd_ready        (io_master_rready),
    .io_outAxi_rd_valid        (io_master_rvalid),
    .io_outAxi_rd_bits_id      (io_master_rid),
    .io_outAxi_rd_bits_data    (io_master_rdata),
    .io_outAxi_rd_bits_resp    (io_master_rresp),
    .io_outAxi_rd_bits_last    (io_master_rlast),
    .io_selectMem              (_dcache_io_flush_out)	// playground/src/noop/cpu.scala:107:29
  );
  FetchCrossBar fetchCrossbar (	// playground/src/noop/cpu.scala:113:31
    .clock                (clock),
    .reset                (reset),
    .io_instIO_addr       (_fetch_io_instRead_addr),	// playground/src/noop/cpu.scala:96:29
    .io_instIO_inst       (_fetchCrossbar_io_instIO_inst),
    .io_instIO_arvalid    (_fetch_io_instRead_arvalid),	// playground/src/noop/cpu.scala:96:29
    .io_instIO_rvalid     (_fetchCrossbar_io_instIO_rvalid),
    .io_icRead_addr       (_fetchCrossbar_io_icRead_addr),
    .io_icRead_inst       (_icache_io_icRead_inst),	// playground/src/noop/cpu.scala:106:29
    .io_icRead_arvalid    (_fetchCrossbar_io_icRead_arvalid),
    .io_icRead_rvalid     (_icache_io_icRead_rvalid),	// playground/src/noop/cpu.scala:106:29
    .io_flashRead_addr    (_fetchCrossbar_io_flashRead_addr),
    .io_flashRead_rdata   (_split64to32_io_data_in_rdata),	// playground/src/noop/cpu.scala:114:29
    .io_flashRead_rvalid  (_split64to32_io_data_in_rvalid),	// playground/src/noop/cpu.scala:114:29
    .io_flashRead_dc_mode (_fetchCrossbar_io_flashRead_dc_mode)
  );
  Splite64to32 split64to32 (	// playground/src/noop/cpu.scala:114:29
    .clock               (clock),
    .reset               (reset),
    .io_data_in_addr     (_fetchCrossbar_io_flashRead_addr),	// playground/src/noop/cpu.scala:113:31
    .io_data_in_rdata    (_split64to32_io_data_in_rdata),
    .io_data_in_rvalid   (_split64to32_io_data_in_rvalid),
    .io_data_in_dc_mode  (_fetchCrossbar_io_flashRead_dc_mode),	// playground/src/noop/cpu.scala:113:31
    .io_data_out_addr    (_split64to32_io_data_out_addr),
    .io_data_out_rdata   (_flash2Axi_io_dataIO_rdata),	// playground/src/noop/cpu.scala:110:29
    .io_data_out_rvalid  (_flash2Axi_io_dataIO_rvalid),	// playground/src/noop/cpu.scala:110:29
    .io_data_out_dc_mode (_split64to32_io_data_out_dc_mode),
    .io_data_out_ready   (_flash2Axi_io_dataIO_ready)	// playground/src/noop/cpu.scala:110:29
  );
  MemCrossBar memCrossbar (	// playground/src/noop/cpu.scala:115:29
    .clock             (clock),
    .reset             (reset),
    .io_dataRW_addr    (_memory_io_dataRW_addr),	// playground/src/noop/cpu.scala:101:29
    .io_dataRW_rdata   (_memCrossbar_io_dataRW_rdata),
    .io_dataRW_rvalid  (_memCrossbar_io_dataRW_rvalid),
    .io_dataRW_wdata   (_memory_io_dataRW_wdata),	// playground/src/noop/cpu.scala:101:29
    .io_dataRW_dc_mode (_memory_io_dataRW_dc_mode),	// playground/src/noop/cpu.scala:101:29
    .io_dataRW_amo     (_memory_io_dataRW_amo),	// playground/src/noop/cpu.scala:101:29
    .io_dataRW_ready   (_memCrossbar_io_dataRW_ready),
    .io_mmio_addr      (_memCrossbar_io_mmio_addr),
    .io_mmio_rdata     (_mem2Axi_io_dataIO_rdata),	// playground/src/noop/cpu.scala:109:29
    .io_mmio_rvalid    (_mem2Axi_io_dataIO_rvalid),	// playground/src/noop/cpu.scala:109:29
    .io_mmio_wdata     (_memCrossbar_io_mmio_wdata),
    .io_mmio_dc_mode   (_memCrossbar_io_mmio_dc_mode),
    .io_mmio_ready     (_mem2Axi_io_dataIO_ready),	// playground/src/noop/cpu.scala:109:29
    .io_dcRW_addr      (_memCrossbar_io_dcRW_addr),
    .io_dcRW_rdata     (_dcSelector_io_mem2dc_rdata),	// playground/src/noop/cpu.scala:118:29
    .io_dcRW_rvalid    (_dcSelector_io_mem2dc_rvalid),	// playground/src/noop/cpu.scala:118:29
    .io_dcRW_wdata     (_memCrossbar_io_dcRW_wdata),
    .io_dcRW_dc_mode   (_memCrossbar_io_dcRW_dc_mode),
    .io_dcRW_amo       (_memCrossbar_io_dcRW_amo),
    .io_dcRW_ready     (_dcSelector_io_mem2dc_ready),	// playground/src/noop/cpu.scala:118:29
    .io_clintIO_addr   (_memCrossbar_io_clintIO_addr),
    .io_clintIO_rdata  (_clint_io_rw_rdata),	// playground/src/noop/cpu.scala:119:29
    .io_clintIO_wdata  (_memCrossbar_io_clintIO_wdata),
    .io_clintIO_wvalid (_memCrossbar_io_clintIO_wvalid),
    .io_plicIO_addr    (_memCrossbar_io_plicIO_addr),
    .io_plicIO_rdata   (_plic_io_rw_rdata),	// playground/src/noop/cpu.scala:120:29
    .io_plicIO_wdata   (_memCrossbar_io_plicIO_wdata),
    .io_plicIO_wvalid  (_memCrossbar_io_plicIO_wvalid),
    .io_plicIO_arvalid (_memCrossbar_io_plicIO_arvalid)
  );
  TLB tlb_if (	// playground/src/noop/cpu.scala:116:30
    .clock                    (clock),
    .reset                    (reset),
    .io_va2pa_vaddr           (_fetch_io_va2pa_vaddr),	// playground/src/noop/cpu.scala:96:29
    .io_va2pa_vvalid          (_fetch_io_va2pa_vvalid),	// playground/src/noop/cpu.scala:96:29
    .io_va2pa_m_type          (2'h1),	// playground/src/noop/cpu.scala:96:29, :106:29, :107:29, :112:29, :116:30
    .io_va2pa_paddr           (_tlb_if_io_va2pa_paddr),
    .io_va2pa_pvalid          (_tlb_if_io_va2pa_pvalid),
    .io_va2pa_tlb_excep_cause (_tlb_if_io_va2pa_tlb_excep_cause),
    .io_va2pa_tlb_excep_tval  (_tlb_if_io_va2pa_tlb_excep_tval),
    .io_va2pa_tlb_excep_en    (_tlb_if_io_va2pa_tlb_excep_en),
    .io_mmuState_priv         (_csrs_io_mmuState_priv),	// playground/src/noop/cpu.scala:105:29
    .io_mmuState_mstatus      (_csrs_io_mmuState_mstatus),	// playground/src/noop/cpu.scala:105:29
    .io_mmuState_satp         (_csrs_io_mmuState_satp),	// playground/src/noop/cpu.scala:105:29
    .io_flush                 (_writeback_io_flush_tlb),	// playground/src/noop/cpu.scala:102:29
    .io_dcacheRW_addr         (_tlb_if_io_dcacheRW_addr),
    .io_dcacheRW_rdata        (_dcSelector_io_tlb_if2dc_rdata),	// playground/src/noop/cpu.scala:118:29
    .io_dcacheRW_rvalid       (_dcSelector_io_tlb_if2dc_rvalid),	// playground/src/noop/cpu.scala:118:29
    .io_dcacheRW_wdata        (_tlb_if_io_dcacheRW_wdata),
    .io_dcacheRW_dc_mode      (_tlb_if_io_dcacheRW_dc_mode),
    .io_dcacheRW_ready        (_dcSelector_io_tlb_if2dc_ready)	// playground/src/noop/cpu.scala:118:29
  );
  TLB tlb_mem (	// playground/src/noop/cpu.scala:117:30
    .clock                    (clock),
    .reset                    (reset),
    .io_va2pa_vaddr           (_memory_io_va2pa_vaddr),	// playground/src/noop/cpu.scala:101:29
    .io_va2pa_vvalid          (_memory_io_va2pa_vvalid),	// playground/src/noop/cpu.scala:101:29
    .io_va2pa_m_type          (_memory_io_va2pa_m_type),	// playground/src/noop/cpu.scala:101:29
    .io_va2pa_paddr           (_tlb_mem_io_va2pa_paddr),
    .io_va2pa_pvalid          (_tlb_mem_io_va2pa_pvalid),
    .io_va2pa_tlb_excep_cause (_tlb_mem_io_va2pa_tlb_excep_cause),
    .io_va2pa_tlb_excep_tval  (_tlb_mem_io_va2pa_tlb_excep_tval),
    .io_va2pa_tlb_excep_en    (_tlb_mem_io_va2pa_tlb_excep_en),
    .io_mmuState_priv         (_csrs_io_mmuState_priv),	// playground/src/noop/cpu.scala:105:29
    .io_mmuState_mstatus      (_csrs_io_mmuState_mstatus),	// playground/src/noop/cpu.scala:105:29
    .io_mmuState_satp         (_csrs_io_mmuState_satp),	// playground/src/noop/cpu.scala:105:29
    .io_flush                 (_writeback_io_flush_tlb),	// playground/src/noop/cpu.scala:102:29
    .io_dcacheRW_addr         (_tlb_mem_io_dcacheRW_addr),
    .io_dcacheRW_rdata        (_dcSelector_io_tlb_mem2dc_rdata),	// playground/src/noop/cpu.scala:118:29
    .io_dcacheRW_rvalid       (_dcSelector_io_tlb_mem2dc_rvalid),	// playground/src/noop/cpu.scala:118:29
    .io_dcacheRW_wdata        (_tlb_mem_io_dcacheRW_wdata),
    .io_dcacheRW_dc_mode      (_tlb_mem_io_dcacheRW_dc_mode),
    .io_dcacheRW_ready        (_dcSelector_io_tlb_mem2dc_ready)	// playground/src/noop/cpu.scala:118:29
  );
  DcacheSelector dcSelector (	// playground/src/noop/cpu.scala:118:29
    .clock                 (clock),
    .reset                 (reset),
    .io_tlb_if2dc_addr     (_tlb_if_io_dcacheRW_addr),	// playground/src/noop/cpu.scala:116:30
    .io_tlb_if2dc_rdata    (_dcSelector_io_tlb_if2dc_rdata),
    .io_tlb_if2dc_rvalid   (_dcSelector_io_tlb_if2dc_rvalid),
    .io_tlb_if2dc_wdata    (_tlb_if_io_dcacheRW_wdata),	// playground/src/noop/cpu.scala:116:30
    .io_tlb_if2dc_dc_mode  (_tlb_if_io_dcacheRW_dc_mode),	// playground/src/noop/cpu.scala:116:30
    .io_tlb_if2dc_ready    (_dcSelector_io_tlb_if2dc_ready),
    .io_tlb_mem2dc_addr    (_tlb_mem_io_dcacheRW_addr),	// playground/src/noop/cpu.scala:117:30
    .io_tlb_mem2dc_rdata   (_dcSelector_io_tlb_mem2dc_rdata),
    .io_tlb_mem2dc_rvalid  (_dcSelector_io_tlb_mem2dc_rvalid),
    .io_tlb_mem2dc_wdata   (_tlb_mem_io_dcacheRW_wdata),	// playground/src/noop/cpu.scala:117:30
    .io_tlb_mem2dc_dc_mode (_tlb_mem_io_dcacheRW_dc_mode),	// playground/src/noop/cpu.scala:117:30
    .io_tlb_mem2dc_ready   (_dcSelector_io_tlb_mem2dc_ready),
    .io_mem2dc_addr        (_memCrossbar_io_dcRW_addr),	// playground/src/noop/cpu.scala:115:29
    .io_mem2dc_rdata       (_dcSelector_io_mem2dc_rdata),
    .io_mem2dc_rvalid      (_dcSelector_io_mem2dc_rvalid),
    .io_mem2dc_wdata       (_memCrossbar_io_dcRW_wdata),	// playground/src/noop/cpu.scala:115:29
    .io_mem2dc_dc_mode     (_memCrossbar_io_dcRW_dc_mode),	// playground/src/noop/cpu.scala:115:29
    .io_mem2dc_amo         (_memCrossbar_io_dcRW_amo),	// playground/src/noop/cpu.scala:115:29
    .io_mem2dc_ready       (_dcSelector_io_mem2dc_ready),
    .io_dma2dc_addr        (_dmaBridge_io_dcRW_addr),	// playground/src/noop/cpu.scala:121:29
    .io_dma2dc_rdata       (_dcSelector_io_dma2dc_rdata),
    .io_dma2dc_rvalid      (_dcSelector_io_dma2dc_rvalid),
    .io_dma2dc_wdata       (_dmaBridge_io_dcRW_wdata),	// playground/src/noop/cpu.scala:121:29
    .io_dma2dc_dc_mode     (_dmaBridge_io_dcRW_dc_mode),	// playground/src/noop/cpu.scala:121:29
    .io_dma2dc_ready       (_dcSelector_io_dma2dc_ready),
    .io_select_addr        (_dcSelector_io_select_addr),
    .io_select_rdata       (_dcache_io_dcRW_rdata),	// playground/src/noop/cpu.scala:107:29
    .io_select_rvalid      (_dcache_io_dcRW_rvalid),	// playground/src/noop/cpu.scala:107:29
    .io_select_wdata       (_dcSelector_io_select_wdata),
    .io_select_dc_mode     (_dcSelector_io_select_dc_mode),
    .io_select_amo         (_dcSelector_io_select_amo),
    .io_select_ready       (_dcache_io_dcRW_ready)	// playground/src/noop/cpu.scala:107:29
  );
  CLINT clint (	// playground/src/noop/cpu.scala:119:29
    .clock              (clock),
    .reset              (reset),
    .io_rw_addr         (_memCrossbar_io_clintIO_addr),	// playground/src/noop/cpu.scala:115:29
    .io_rw_rdata        (_clint_io_rw_rdata),
    .io_rw_wdata        (_memCrossbar_io_clintIO_wdata),	// playground/src/noop/cpu.scala:115:29
    .io_rw_wvalid       (_memCrossbar_io_clintIO_wvalid),	// playground/src/noop/cpu.scala:115:29
    .io_intr_raise      (_clint_io_intr_raise),
    .io_intr_clear      (_clint_io_intr_clear),
    .io_intr_msip_raise (_clint_io_intr_msip_raise),
    .io_intr_msip_clear (_clint_io_intr_msip_clear)
  );
  Plic plic (	// playground/src/noop/cpu.scala:120:29
    .clock               (clock),
    .reset               (reset),
    .io_intr_in1         (io_interrupt),
    .io_intr_out_m_raise (_plic_io_intr_out_m_raise),
    .io_intr_out_m_clear (_plic_io_intr_out_m_clear),
    .io_intr_out_s_raise (_plic_io_intr_out_s_raise),
    .io_intr_out_s_clear (_plic_io_intr_out_s_clear),
    .io_rw_addr          (_memCrossbar_io_plicIO_addr),	// playground/src/noop/cpu.scala:115:29
    .io_rw_rdata         (_plic_io_rw_rdata),
    .io_rw_wdata         (_memCrossbar_io_plicIO_wdata),	// playground/src/noop/cpu.scala:115:29
    .io_rw_wvalid        (_memCrossbar_io_plicIO_wvalid),	// playground/src/noop/cpu.scala:115:29
    .io_rw_arvalid       (_memCrossbar_io_plicIO_arvalid)	// playground/src/noop/cpu.scala:115:29
  );
  DmaBridge dmaBridge (	// playground/src/noop/cpu.scala:121:29
    .clock             (clock),
    .reset             (reset),
    .io_dmaAxi_awready (io_slave_awready),
    .io_dmaAxi_awvalid (io_slave_awvalid),
    .io_dmaAxi_awaddr  (io_slave_awaddr),
    .io_dmaAxi_awid    (io_slave_awid),
    .io_dmaAxi_awlen   (io_slave_awlen),
    .io_dmaAxi_awsize  (io_slave_awsize),
    .io_dmaAxi_wready  (io_slave_wready),
    .io_dmaAxi_wvalid  (io_slave_wvalid),
    .io_dmaAxi_wdata   (io_slave_wdata),
    .io_dmaAxi_wstrb   (io_slave_wstrb),
    .io_dmaAxi_bready  (io_slave_bready),
    .io_dmaAxi_bvalid  (io_slave_bvalid),
    .io_dmaAxi_bresp   (io_slave_bresp),
    .io_dmaAxi_bid     (io_slave_bid),
    .io_dmaAxi_arready (io_slave_arready),
    .io_dmaAxi_arvalid (io_slave_arvalid),
    .io_dmaAxi_araddr  (io_slave_araddr),
    .io_dmaAxi_arid    (io_slave_arid),
    .io_dmaAxi_arlen   (io_slave_arlen),
    .io_dmaAxi_arsize  (io_slave_arsize),
    .io_dmaAxi_rready  (io_slave_rready),
    .io_dmaAxi_rvalid  (io_slave_rvalid),
    .io_dmaAxi_rresp   (io_slave_rresp),
    .io_dmaAxi_rdata   (io_slave_rdata),
    .io_dmaAxi_rlast   (io_slave_rlast),
    .io_dmaAxi_rid     (io_slave_rid),
    .io_dcRW_addr      (_dmaBridge_io_dcRW_addr),
    .io_dcRW_rdata     (_dcSelector_io_dma2dc_rdata),	// playground/src/noop/cpu.scala:118:29
    .io_dcRW_rvalid    (_dcSelector_io_dma2dc_rvalid),	// playground/src/noop/cpu.scala:118:29
    .io_dcRW_wdata     (_dmaBridge_io_dcRW_wdata),
    .io_dcRW_dc_mode   (_dmaBridge_io_dcRW_dc_mode),
    .io_dcRW_ready     (_dcSelector_io_dma2dc_ready)	// playground/src/noop/cpu.scala:118:29
  );
endmodule

// VCS coverage exclude_file
module ram_268435456x8(	// playground/src/sim/sim_mem.scala:21:18
  input  [27:0] R0_addr,
  input         R0_en,
                R0_clk,
  output [7:0]  R0_data,
  input  [27:0] R1_addr,
  input         R1_en,
                R1_clk,
  output [7:0]  R1_data,
  input  [27:0] R2_addr,
  input         R2_en,
                R2_clk,
  output [7:0]  R2_data,
  input  [27:0] R3_addr,
  input         R3_en,
                R3_clk,
  output [7:0]  R3_data,
  input  [27:0] R4_addr,
  input         R4_en,
                R4_clk,
  output [7:0]  R4_data,
  input  [27:0] R5_addr,
  input         R5_en,
                R5_clk,
  output [7:0]  R5_data,
  input  [27:0] R6_addr,
  input         R6_en,
                R6_clk,
  output [7:0]  R6_data,
  input  [27:0] R7_addr,
  input         R7_en,
                R7_clk,
  output [7:0]  R7_data,
  input  [27:0] R8_addr,
  input         R8_en,
                R8_clk,
  output [7:0]  R8_data,
  input  [27:0] R9_addr,
  input         R9_en,
                R9_clk,
  output [7:0]  R9_data,
  input  [27:0] R10_addr,
  input         R10_en,
                R10_clk,
  output [7:0]  R10_data,
  input  [27:0] R11_addr,
  input         R11_en,
                R11_clk,
  output [7:0]  R11_data,
  input  [27:0] R12_addr,
  input         R12_en,
                R12_clk,
  output [7:0]  R12_data,
  input  [27:0] R13_addr,
  input         R13_en,
                R13_clk,
  output [7:0]  R13_data,
  input  [27:0] R14_addr,
  input         R14_en,
                R14_clk,
  output [7:0]  R14_data,
  input  [27:0] R15_addr,
  input         R15_en,
                R15_clk,
  output [7:0]  R15_data,
  input  [27:0] W0_addr,
  input         W0_en,
                W0_clk,
  input  [7:0]  W0_data,
  input  [27:0] W1_addr,
  input         W1_en,
                W1_clk,
  input  [7:0]  W1_data,
  input  [27:0] W2_addr,
  input         W2_en,
                W2_clk,
  input  [7:0]  W2_data,
  input  [27:0] W3_addr,
  input         W3_en,
                W3_clk,
  input  [7:0]  W3_data,
  input  [27:0] W4_addr,
  input         W4_en,
                W4_clk,
  input  [7:0]  W4_data,
  input  [27:0] W5_addr,
  input         W5_en,
                W5_clk,
  input  [7:0]  W5_data,
  input  [27:0] W6_addr,
  input         W6_en,
                W6_clk,
  input  [7:0]  W6_data,
  input  [27:0] W7_addr,
  input         W7_en,
                W7_clk,
  input  [7:0]  W7_data,
  input  [27:0] W8_addr,
  input         W8_en,
                W8_clk,
  input  [7:0]  W8_data
);

  reg [7:0] Memory[0:268435455];	// playground/src/sim/sim_mem.scala:21:18
  always @(posedge W0_clk) begin	// playground/src/sim/sim_mem.scala:21:18
    if (W0_en & 1'h1)	// playground/src/sim/sim_mem.scala:21:18
      Memory[W0_addr] <= W0_data;	// playground/src/sim/sim_mem.scala:21:18
    if (W1_en & 1'h1)	// playground/src/sim/sim_mem.scala:21:18
      Memory[W1_addr] <= W1_data;	// playground/src/sim/sim_mem.scala:21:18
    if (W2_en & 1'h1)	// playground/src/sim/sim_mem.scala:21:18
      Memory[W2_addr] <= W2_data;	// playground/src/sim/sim_mem.scala:21:18
    if (W3_en & 1'h1)	// playground/src/sim/sim_mem.scala:21:18
      Memory[W3_addr] <= W3_data;	// playground/src/sim/sim_mem.scala:21:18
    if (W4_en & 1'h1)	// playground/src/sim/sim_mem.scala:21:18
      Memory[W4_addr] <= W4_data;	// playground/src/sim/sim_mem.scala:21:18
    if (W5_en & 1'h1)	// playground/src/sim/sim_mem.scala:21:18
      Memory[W5_addr] <= W5_data;	// playground/src/sim/sim_mem.scala:21:18
    if (W6_en & 1'h1)	// playground/src/sim/sim_mem.scala:21:18
      Memory[W6_addr] <= W6_data;	// playground/src/sim/sim_mem.scala:21:18
    if (W7_en & 1'h1)	// playground/src/sim/sim_mem.scala:21:18
      Memory[W7_addr] <= W7_data;	// playground/src/sim/sim_mem.scala:21:18
    if (W8_en & 1'h1)	// playground/src/sim/sim_mem.scala:21:18
      Memory[W8_addr] <= W8_data;	// playground/src/sim/sim_mem.scala:21:18
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// playground/src/sim/sim_mem.scala:21:18
    reg [31:0] _RANDOM_MEM;	// playground/src/sim/sim_mem.scala:21:18
    initial begin	// playground/src/sim/sim_mem.scala:21:18
      `INIT_RANDOM_PROLOG_	// playground/src/sim/sim_mem.scala:21:18
      `ifdef RANDOMIZE_MEM_INIT	// playground/src/sim/sim_mem.scala:21:18
        for (logic [28:0] i = 29'h0; i < 29'h10000000; i += 29'h1) begin
          _RANDOM_MEM = `RANDOM;	// playground/src/sim/sim_mem.scala:21:18
          Memory[i[27:0]] = _RANDOM_MEM[7:0];	// playground/src/sim/sim_mem.scala:21:18
        end	// playground/src/sim/sim_mem.scala:21:18
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 8'bx;	// playground/src/sim/sim_mem.scala:21:18
  assign R1_data = R1_en ? Memory[R1_addr] : 8'bx;	// playground/src/sim/sim_mem.scala:21:18
  assign R2_data = R2_en ? Memory[R2_addr] : 8'bx;	// playground/src/sim/sim_mem.scala:21:18
  assign R3_data = R3_en ? Memory[R3_addr] : 8'bx;	// playground/src/sim/sim_mem.scala:21:18
  assign R4_data = R4_en ? Memory[R4_addr] : 8'bx;	// playground/src/sim/sim_mem.scala:21:18
  assign R5_data = R5_en ? Memory[R5_addr] : 8'bx;	// playground/src/sim/sim_mem.scala:21:18
  assign R6_data = R6_en ? Memory[R6_addr] : 8'bx;	// playground/src/sim/sim_mem.scala:21:18
  assign R7_data = R7_en ? Memory[R7_addr] : 8'bx;	// playground/src/sim/sim_mem.scala:21:18
  assign R8_data = R8_en ? Memory[R8_addr] : 8'bx;	// playground/src/sim/sim_mem.scala:21:18
  assign R9_data = R9_en ? Memory[R9_addr] : 8'bx;	// playground/src/sim/sim_mem.scala:21:18
  assign R10_data = R10_en ? Memory[R10_addr] : 8'bx;	// playground/src/sim/sim_mem.scala:21:18
  assign R11_data = R11_en ? Memory[R11_addr] : 8'bx;	// playground/src/sim/sim_mem.scala:21:18
  assign R12_data = R12_en ? Memory[R12_addr] : 8'bx;	// playground/src/sim/sim_mem.scala:21:18
  assign R13_data = R13_en ? Memory[R13_addr] : 8'bx;	// playground/src/sim/sim_mem.scala:21:18
  assign R14_data = R14_en ? Memory[R14_addr] : 8'bx;	// playground/src/sim/sim_mem.scala:21:18
  assign R15_data = R15_en ? Memory[R15_addr] : 8'bx;	// playground/src/sim/sim_mem.scala:21:18
endmodule

module SimMEM(	// playground/src/sim/sim_mem.scala:18:7
  input         clock,	// playground/src/sim/sim_mem.scala:18:7
                reset,	// playground/src/sim/sim_mem.scala:18:7
  output        io_memAxi_wa_ready,	// playground/src/sim/sim_mem.scala:19:16
  input         io_memAxi_wa_valid,	// playground/src/sim/sim_mem.scala:19:16
  input  [3:0]  io_memAxi_wa_bits_id,	// playground/src/sim/sim_mem.scala:19:16
  input  [31:0] io_memAxi_wa_bits_addr,	// playground/src/sim/sim_mem.scala:19:16
  input  [7:0]  io_memAxi_wa_bits_len,	// playground/src/sim/sim_mem.scala:19:16
  input  [2:0]  io_memAxi_wa_bits_size,	// playground/src/sim/sim_mem.scala:19:16
  input  [1:0]  io_memAxi_wa_bits_burst,	// playground/src/sim/sim_mem.scala:19:16
  output        io_memAxi_wd_ready,	// playground/src/sim/sim_mem.scala:19:16
  input         io_memAxi_wd_valid,	// playground/src/sim/sim_mem.scala:19:16
  input  [63:0] io_memAxi_wd_bits_data,	// playground/src/sim/sim_mem.scala:19:16
  input  [7:0]  io_memAxi_wd_bits_strb,	// playground/src/sim/sim_mem.scala:19:16
  input         io_memAxi_wd_bits_last,	// playground/src/sim/sim_mem.scala:19:16
                io_memAxi_wr_ready,	// playground/src/sim/sim_mem.scala:19:16
  output        io_memAxi_wr_valid,	// playground/src/sim/sim_mem.scala:19:16
  output [3:0]  io_memAxi_wr_bits_id,	// playground/src/sim/sim_mem.scala:19:16
  output [1:0]  io_memAxi_wr_bits_resp,	// playground/src/sim/sim_mem.scala:19:16
  output        io_memAxi_ra_ready,	// playground/src/sim/sim_mem.scala:19:16
  input         io_memAxi_ra_valid,	// playground/src/sim/sim_mem.scala:19:16
  input  [3:0]  io_memAxi_ra_bits_id,	// playground/src/sim/sim_mem.scala:19:16
  input  [31:0] io_memAxi_ra_bits_addr,	// playground/src/sim/sim_mem.scala:19:16
  input  [7:0]  io_memAxi_ra_bits_len,	// playground/src/sim/sim_mem.scala:19:16
  input  [2:0]  io_memAxi_ra_bits_size,	// playground/src/sim/sim_mem.scala:19:16
  input  [1:0]  io_memAxi_ra_bits_burst,	// playground/src/sim/sim_mem.scala:19:16
  input         io_memAxi_rd_ready,	// playground/src/sim/sim_mem.scala:19:16
  output        io_memAxi_rd_valid,	// playground/src/sim/sim_mem.scala:19:16
  output [3:0]  io_memAxi_rd_bits_id,	// playground/src/sim/sim_mem.scala:19:16
  output [63:0] io_memAxi_rd_bits_data,	// playground/src/sim/sim_mem.scala:19:16
  output [1:0]  io_memAxi_rd_bits_resp,	// playground/src/sim/sim_mem.scala:19:16
  output        io_memAxi_rd_bits_last,	// playground/src/sim/sim_mem.scala:19:16
  input         io_initMemEn,	// playground/src/sim/sim_mem.scala:19:16
  input  [31:0] io_initMemAddr,	// playground/src/sim/sim_mem.scala:19:16
  input  [7:0]  io_initMemData	// playground/src/sim/sim_mem.scala:19:16
);

  wire [7:0]  _ram_ext_R0_data;	// playground/src/sim/sim_mem.scala:21:18
  wire [7:0]  _ram_ext_R1_data;	// playground/src/sim/sim_mem.scala:21:18
  wire [7:0]  _ram_ext_R2_data;	// playground/src/sim/sim_mem.scala:21:18
  wire [7:0]  _ram_ext_R3_data;	// playground/src/sim/sim_mem.scala:21:18
  wire [7:0]  _ram_ext_R4_data;	// playground/src/sim/sim_mem.scala:21:18
  wire [7:0]  _ram_ext_R5_data;	// playground/src/sim/sim_mem.scala:21:18
  wire [7:0]  _ram_ext_R6_data;	// playground/src/sim/sim_mem.scala:21:18
  wire [7:0]  _ram_ext_R7_data;	// playground/src/sim/sim_mem.scala:21:18
  wire [7:0]  _ram_ext_R8_data;	// playground/src/sim/sim_mem.scala:21:18
  wire [7:0]  _ram_ext_R9_data;	// playground/src/sim/sim_mem.scala:21:18
  wire [7:0]  _ram_ext_R10_data;	// playground/src/sim/sim_mem.scala:21:18
  wire [7:0]  _ram_ext_R11_data;	// playground/src/sim/sim_mem.scala:21:18
  wire [7:0]  _ram_ext_R12_data;	// playground/src/sim/sim_mem.scala:21:18
  wire [7:0]  _ram_ext_R13_data;	// playground/src/sim/sim_mem.scala:21:18
  wire [7:0]  _ram_ext_R14_data;	// playground/src/sim/sim_mem.scala:21:18
  wire [7:0]  _ram_ext_R15_data;	// playground/src/sim/sim_mem.scala:21:18
  reg  [7:0]  burstLen;	// playground/src/sim/sim_mem.scala:25:27
  reg  [7:0]  offset;	// playground/src/sim/sim_mem.scala:26:26
  reg         waReady;	// playground/src/sim/sim_mem.scala:28:26
  reg         wdReady;	// playground/src/sim/sim_mem.scala:29:26
  reg  [31:0] waStart;	// playground/src/sim/sim_mem.scala:30:26
  wire [27:0] _GEN = {17'h0, offset, 3'h0};	// playground/src/sim/sim_mem.scala:26:26, :32:{28,37}
  wire [27:0] _waddr_T_1 = waStart[27:0] + _GEN;	// playground/src/sim/sim_mem.scala:30:26, :32:28
  reg         raReady;	// playground/src/sim/sim_mem.scala:34:26
  reg  [31:0] raStart;	// playground/src/sim/sim_mem.scala:35:26
  reg         rdValid;	// playground/src/sim/sim_mem.scala:36:26
  reg  [1:0]  state;	// playground/src/sim/sim_mem.scala:39:24
  wire        isLast = offset >= burstLen;	// playground/src/sim/sim_mem.scala:25:27, :26:26, :41:27
  wire        _GEN_0 = state == 2'h0;	// playground/src/sim/sim_mem.scala:18:7, :39:24, :43:18
  wire        _GEN_1 = state == 2'h1;	// playground/src/sim/sim_mem.scala:18:7, :39:24, :43:18
  wire        _GEN_2 = ~_GEN_0 & _GEN_1 & io_memAxi_wd_valid;	// playground/src/sim/sim_mem.scala:21:18, :43:18
  wire [27:0] _GEN_3 = _waddr_T_1 + 28'h1;	// playground/src/sim/sim_mem.scala:32:{28,44}, :37:80, :67:35
  wire [27:0] _GEN_4 = _waddr_T_1 + 28'h2;	// playground/src/sim/sim_mem.scala:32:{28,44}, :37:80, :67:35
  wire [27:0] _GEN_5 = _waddr_T_1 + 28'h3;	// playground/src/sim/sim_mem.scala:32:{28,44}, :37:80, :67:35
  wire [27:0] _GEN_6 = _waddr_T_1 + 28'h4;	// playground/src/sim/sim_mem.scala:32:{28,44}, :37:80, :67:35
  wire [27:0] _GEN_7 = _waddr_T_1 + 28'h5;	// playground/src/sim/sim_mem.scala:32:{28,44}, :37:80, :67:35
  wire [27:0] _GEN_8 = _waddr_T_1 + 28'h6;	// playground/src/sim/sim_mem.scala:32:{28,44}, :37:80, :67:35
  wire [27:0] _GEN_9 = _waddr_T_1 + 28'h7;	// playground/src/sim/sim_mem.scala:32:{28,44}, :37:80, :67:35
  always @(posedge clock) begin	// playground/src/sim/sim_mem.scala:18:7
    if (reset) begin	// playground/src/sim/sim_mem.scala:18:7
      burstLen <= 8'h0;	// playground/src/sim/sim_mem.scala:25:27
      offset <= 8'h0;	// playground/src/sim/sim_mem.scala:25:27, :26:26
      waReady <= 1'h0;	// playground/src/sim/sim_mem.scala:18:7, :28:26
      wdReady <= 1'h0;	// playground/src/sim/sim_mem.scala:18:7, :29:26
      waStart <= 32'h0;	// playground/src/sim/sim_mem.scala:30:26
      raReady <= 1'h0;	// playground/src/sim/sim_mem.scala:18:7, :34:26
      raStart <= 32'h0;	// playground/src/sim/sim_mem.scala:30:26, :35:26
      rdValid <= 1'h0;	// playground/src/sim/sim_mem.scala:18:7, :36:26
      state <= 2'h0;	// playground/src/sim/sim_mem.scala:18:7, :39:24
    end
    else begin	// playground/src/sim/sim_mem.scala:18:7
      automatic logic _GEN_10;	// playground/src/sim/sim_mem.scala:48:37
      automatic logic _GEN_11;	// playground/src/sim/sim_mem.scala:55:37
      _GEN_10 = io_memAxi_wa_valid & waReady;	// playground/src/sim/sim_mem.scala:28:26, :48:37
      _GEN_11 = io_memAxi_ra_valid & raReady;	// playground/src/sim/sim_mem.scala:34:26, :55:37
      if (_GEN_0) begin	// playground/src/sim/sim_mem.scala:43:18
        if (_GEN_11) begin	// playground/src/sim/sim_mem.scala:55:37
          burstLen <= io_memAxi_ra_bits_len;	// playground/src/sim/sim_mem.scala:25:27
          state <= 2'h3;	// playground/src/sim/sim_mem.scala:18:7, :39:24
        end
        else if (_GEN_10) begin	// playground/src/sim/sim_mem.scala:48:37
          burstLen <= io_memAxi_wa_bits_len;	// playground/src/sim/sim_mem.scala:25:27
          state <= 2'h1;	// playground/src/sim/sim_mem.scala:18:7, :39:24
        end
        offset <= 8'h0;	// playground/src/sim/sim_mem.scala:25:27, :26:26
        waReady <= ~_GEN_10;	// playground/src/sim/sim_mem.scala:18:7, :28:26, :45:21, :48:{37,48}, :52:25
        wdReady <= _GEN_10 | wdReady;	// playground/src/sim/sim_mem.scala:29:26, :48:{37,48}, :53:25
        raReady <= ~_GEN_11;	// playground/src/sim/sim_mem.scala:18:7, :34:26, :46:21, :55:{37,48}, :59:25
        rdValid <= _GEN_11 | rdValid;	// playground/src/sim/sim_mem.scala:36:26, :55:{37,48}, :60:25
      end
      else begin	// playground/src/sim/sim_mem.scala:43:18
        automatic logic _GEN_12 = io_memAxi_wd_valid & io_memAxi_wd_bits_last;	// playground/src/sim/sim_mem.scala:29:26, :65:37, :71:45, :72:29
        automatic logic _GEN_13;	// playground/src/sim/sim_mem.scala:80:26
        _GEN_13 = rdValid & io_memAxi_rd_ready;	// playground/src/sim/sim_mem.scala:36:26, :80:26
        if (_GEN_1) begin	// playground/src/sim/sim_mem.scala:43:18
          if (io_memAxi_wd_valid)	// playground/src/sim/sim_mem.scala:19:16
            offset <= offset + 8'h1;	// playground/src/sim/sim_mem.scala:26:26, :70:34
        end
        else if ((&state) & _GEN_13)	// playground/src/sim/sim_mem.scala:26:26, :39:24, :43:18, :80:{26,48}, :81:25
          offset <= offset + 8'h1;	// playground/src/sim/sim_mem.scala:26:26, :70:34, :81:35
        wdReady <= ~(_GEN_1 & _GEN_12) & wdReady;	// playground/src/sim/sim_mem.scala:29:26, :43:18, :65:37, :71:45, :72:29
        if (_GEN_1 | ~(&state)) begin	// playground/src/sim/sim_mem.scala:36:26, :39:24, :43:18
        end
        else	// playground/src/sim/sim_mem.scala:36:26, :43:18
          rdValid <= ~_GEN_13;	// playground/src/sim/sim_mem.scala:18:7, :36:26, :79:21, :80:{26,48}, :82:25
        if (_GEN_1 ? _GEN_12 : (&state) & _GEN_13 & isLast)	// playground/src/sim/sim_mem.scala:29:26, :39:24, :41:27, :43:18, :65:37, :71:45, :72:29, :73:29, :80:{26,48}, :83:29, :84:27
          state <= 2'h0;	// playground/src/sim/sim_mem.scala:18:7, :39:24
      end
      if (_GEN_0 & _GEN_10)	// playground/src/sim/sim_mem.scala:30:26, :43:18, :48:{37,48}, :50:27
        waStart <= io_memAxi_wa_bits_addr;	// playground/src/sim/sim_mem.scala:30:26
      if (_GEN_0 & _GEN_11)	// playground/src/sim/sim_mem.scala:35:26, :43:18, :55:{37,48}, :57:27
        raStart <= io_memAxi_ra_bits_addr;	// playground/src/sim/sim_mem.scala:35:26
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// playground/src/sim/sim_mem.scala:18:7
    `ifdef FIRRTL_BEFORE_INITIAL	// playground/src/sim/sim_mem.scala:18:7
      `FIRRTL_BEFORE_INITIAL	// playground/src/sim/sim_mem.scala:18:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// playground/src/sim/sim_mem.scala:18:7
      automatic logic [31:0] _RANDOM[0:2];	// playground/src/sim/sim_mem.scala:18:7
      `ifdef INIT_RANDOM_PROLOG_	// playground/src/sim/sim_mem.scala:18:7
        `INIT_RANDOM_PROLOG_	// playground/src/sim/sim_mem.scala:18:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// playground/src/sim/sim_mem.scala:18:7
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// playground/src/sim/sim_mem.scala:18:7
        end	// playground/src/sim/sim_mem.scala:18:7
        burstLen = _RANDOM[2'h0][7:0];	// playground/src/sim/sim_mem.scala:18:7, :25:27
        offset = _RANDOM[2'h0][15:8];	// playground/src/sim/sim_mem.scala:18:7, :25:27, :26:26
        waReady = _RANDOM[2'h0][16];	// playground/src/sim/sim_mem.scala:18:7, :25:27, :28:26
        wdReady = _RANDOM[2'h0][17];	// playground/src/sim/sim_mem.scala:18:7, :25:27, :29:26
        waStart = {_RANDOM[2'h0][31:18], _RANDOM[2'h1][17:0]};	// playground/src/sim/sim_mem.scala:18:7, :25:27, :30:26
        raReady = _RANDOM[2'h1][18];	// playground/src/sim/sim_mem.scala:18:7, :30:26, :34:26
        raStart = {_RANDOM[2'h1][31:19], _RANDOM[2'h2][18:0]};	// playground/src/sim/sim_mem.scala:18:7, :30:26, :35:26
        rdValid = _RANDOM[2'h2][19];	// playground/src/sim/sim_mem.scala:18:7, :35:26, :36:26
        state = _RANDOM[2'h2][21:20];	// playground/src/sim/sim_mem.scala:18:7, :35:26, :39:24
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// playground/src/sim/sim_mem.scala:18:7
      `FIRRTL_AFTER_INITIAL	// playground/src/sim/sim_mem.scala:18:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_268435456x8 ram_ext (	// playground/src/sim/sim_mem.scala:21:18
    .R0_addr  (raStart[27:0] + _GEN),	// playground/src/sim/sim_mem.scala:32:28, :35:26, :37:65
    .R0_en    (1'h1),	// playground/src/sim/sim_mem.scala:18:7
    .R0_clk   (clock),
    .R0_data  (_ram_ext_R0_data),
    .R1_addr  (raStart[27:0] + _GEN + 28'h1),	// playground/src/sim/sim_mem.scala:32:28, :35:26, :37:80
    .R1_en    (1'h1),	// playground/src/sim/sim_mem.scala:18:7
    .R1_clk   (clock),
    .R1_data  (_ram_ext_R1_data),
    .R2_addr  (raStart[27:0] + _GEN + 28'h2),	// playground/src/sim/sim_mem.scala:32:28, :35:26, :37:80
    .R2_en    (1'h1),	// playground/src/sim/sim_mem.scala:18:7
    .R2_clk   (clock),
    .R2_data  (_ram_ext_R2_data),
    .R3_addr  (raStart[27:0] + _GEN + 28'h3),	// playground/src/sim/sim_mem.scala:32:28, :35:26, :37:80
    .R3_en    (1'h1),	// playground/src/sim/sim_mem.scala:18:7
    .R3_clk   (clock),
    .R3_data  (_ram_ext_R3_data),
    .R4_addr  (raStart[27:0] + _GEN + 28'h4),	// playground/src/sim/sim_mem.scala:32:28, :35:26, :37:80
    .R4_en    (1'h1),	// playground/src/sim/sim_mem.scala:18:7
    .R4_clk   (clock),
    .R4_data  (_ram_ext_R4_data),
    .R5_addr  (raStart[27:0] + _GEN + 28'h5),	// playground/src/sim/sim_mem.scala:32:28, :35:26, :37:80
    .R5_en    (1'h1),	// playground/src/sim/sim_mem.scala:18:7
    .R5_clk   (clock),
    .R5_data  (_ram_ext_R5_data),
    .R6_addr  (raStart[27:0] + _GEN + 28'h6),	// playground/src/sim/sim_mem.scala:32:28, :35:26, :37:80
    .R6_en    (1'h1),	// playground/src/sim/sim_mem.scala:18:7
    .R6_clk   (clock),
    .R6_data  (_ram_ext_R6_data),
    .R7_addr  (raStart[27:0] + _GEN + 28'h7),	// playground/src/sim/sim_mem.scala:32:28, :35:26, :37:80
    .R7_en    (1'h1),	// playground/src/sim/sim_mem.scala:18:7
    .R7_clk   (clock),
    .R7_data  (_ram_ext_R7_data),
    .R8_addr  (_GEN_5),	// playground/src/sim/sim_mem.scala:32:44, :67:35
    .R8_en    (_GEN_2),	// playground/src/sim/sim_mem.scala:21:18, :43:18
    .R8_clk   (clock),
    .R8_data  (_ram_ext_R8_data),
    .R9_addr  (_GEN_4),	// playground/src/sim/sim_mem.scala:32:44, :67:35
    .R9_en    (_GEN_2),	// playground/src/sim/sim_mem.scala:21:18, :43:18
    .R9_clk   (clock),
    .R9_data  (_ram_ext_R9_data),
    .R10_addr (_GEN_3),	// playground/src/sim/sim_mem.scala:32:44, :67:35
    .R10_en   (_GEN_2),	// playground/src/sim/sim_mem.scala:21:18, :43:18
    .R10_clk  (clock),
    .R10_data (_ram_ext_R10_data),
    .R11_addr (_waddr_T_1),	// playground/src/sim/sim_mem.scala:32:28
    .R11_en   (_GEN_2),	// playground/src/sim/sim_mem.scala:21:18, :43:18
    .R11_clk  (clock),
    .R11_data (_ram_ext_R11_data),
    .R12_addr (_GEN_9),	// playground/src/sim/sim_mem.scala:32:44, :67:35
    .R12_en   (_GEN_2),	// playground/src/sim/sim_mem.scala:21:18, :43:18
    .R12_clk  (clock),
    .R12_data (_ram_ext_R12_data),
    .R13_addr (_GEN_8),	// playground/src/sim/sim_mem.scala:32:44, :67:35
    .R13_en   (_GEN_2),	// playground/src/sim/sim_mem.scala:21:18, :43:18
    .R13_clk  (clock),
    .R13_data (_ram_ext_R13_data),
    .R14_addr (_GEN_7),	// playground/src/sim/sim_mem.scala:32:44, :67:35
    .R14_en   (_GEN_2),	// playground/src/sim/sim_mem.scala:21:18, :43:18
    .R14_clk  (clock),
    .R14_data (_ram_ext_R14_data),
    .R15_addr (_GEN_6),	// playground/src/sim/sim_mem.scala:32:44, :67:35
    .R15_en   (_GEN_2),	// playground/src/sim/sim_mem.scala:21:18, :43:18
    .R15_clk  (clock),
    .R15_data (_ram_ext_R15_data),
    .W0_addr  (_GEN_6),	// playground/src/sim/sim_mem.scala:32:44, :67:35
    .W0_en    (_GEN_2),	// playground/src/sim/sim_mem.scala:21:18, :43:18
    .W0_clk   (clock),
    .W0_data
      (io_memAxi_wd_bits_strb[4] ? io_memAxi_wd_bits_data[39:32] : _ram_ext_R15_data),	// playground/src/sim/sim_mem.scala:21:18, :67:{48,71,106}
    .W1_addr  (_GEN_5),	// playground/src/sim/sim_mem.scala:32:44, :67:35
    .W1_en    (_GEN_2),	// playground/src/sim/sim_mem.scala:21:18, :43:18
    .W1_clk   (clock),
    .W1_data
      (io_memAxi_wd_bits_strb[3] ? io_memAxi_wd_bits_data[31:24] : _ram_ext_R8_data),	// playground/src/sim/sim_mem.scala:21:18, :67:{48,71,106}
    .W2_addr  (_GEN_4),	// playground/src/sim/sim_mem.scala:32:44, :67:35
    .W2_en    (_GEN_2),	// playground/src/sim/sim_mem.scala:21:18, :43:18
    .W2_clk   (clock),
    .W2_data
      (io_memAxi_wd_bits_strb[2] ? io_memAxi_wd_bits_data[23:16] : _ram_ext_R9_data),	// playground/src/sim/sim_mem.scala:21:18, :67:{48,71,106}
    .W3_addr  (_GEN_3),	// playground/src/sim/sim_mem.scala:32:44, :67:35
    .W3_en    (_GEN_2),	// playground/src/sim/sim_mem.scala:21:18, :43:18
    .W3_clk   (clock),
    .W3_data
      (io_memAxi_wd_bits_strb[1] ? io_memAxi_wd_bits_data[15:8] : _ram_ext_R10_data),	// playground/src/sim/sim_mem.scala:21:18, :67:{48,71,106}
    .W4_addr  (_GEN_9),	// playground/src/sim/sim_mem.scala:32:44, :67:35
    .W4_en    (_GEN_2),	// playground/src/sim/sim_mem.scala:21:18, :43:18
    .W4_clk   (clock),
    .W4_data
      (io_memAxi_wd_bits_strb[7] ? io_memAxi_wd_bits_data[63:56] : _ram_ext_R12_data),	// playground/src/sim/sim_mem.scala:21:18, :67:{48,71,106}
    .W5_addr  (_GEN_8),	// playground/src/sim/sim_mem.scala:32:44, :67:35
    .W5_en    (_GEN_2),	// playground/src/sim/sim_mem.scala:21:18, :43:18
    .W5_clk   (clock),
    .W5_data
      (io_memAxi_wd_bits_strb[6] ? io_memAxi_wd_bits_data[55:48] : _ram_ext_R13_data),	// playground/src/sim/sim_mem.scala:21:18, :67:{48,71,106}
    .W6_addr  (_GEN_7),	// playground/src/sim/sim_mem.scala:32:44, :67:35
    .W6_en    (_GEN_2),	// playground/src/sim/sim_mem.scala:21:18, :43:18
    .W6_clk   (clock),
    .W6_data
      (io_memAxi_wd_bits_strb[5] ? io_memAxi_wd_bits_data[47:40] : _ram_ext_R14_data),	// playground/src/sim/sim_mem.scala:21:18, :67:{48,71,106}
    .W7_addr  (_waddr_T_1),	// playground/src/sim/sim_mem.scala:32:28
    .W7_en    (_GEN_2),	// playground/src/sim/sim_mem.scala:21:18, :43:18
    .W7_clk   (clock),
    .W7_data
      (io_memAxi_wd_bits_strb[0] ? io_memAxi_wd_bits_data[7:0] : _ram_ext_R11_data),	// playground/src/sim/sim_mem.scala:21:18, :67:{48,71,106}
    .W8_addr  (io_initMemAddr[27:0]),	// playground/src/sim/sim_mem.scala:23:12
    .W8_en    (io_initMemEn),
    .W8_clk   (clock),
    .W8_data  (io_initMemData)
  );
  assign io_memAxi_wa_ready = waReady;	// playground/src/sim/sim_mem.scala:18:7, :28:26
  assign io_memAxi_wd_ready = wdReady;	// playground/src/sim/sim_mem.scala:18:7, :29:26
  assign io_memAxi_wr_valid = 1'h1;	// playground/src/sim/sim_mem.scala:18:7
  assign io_memAxi_wr_bits_id = 4'h0;	// playground/src/axi/axi.scala:58:38, playground/src/sim/sim_mem.scala:18:7
  assign io_memAxi_wr_bits_resp = 2'h0;	// playground/src/sim/sim_mem.scala:18:7
  assign io_memAxi_ra_ready = raReady;	// playground/src/sim/sim_mem.scala:18:7, :34:26
  assign io_memAxi_rd_valid = rdValid;	// playground/src/sim/sim_mem.scala:18:7, :36:26
  assign io_memAxi_rd_bits_id = 4'h0;	// playground/src/axi/axi.scala:58:38, playground/src/sim/sim_mem.scala:18:7
  assign io_memAxi_rd_bits_data =
    {_ram_ext_R7_data,
     _ram_ext_R6_data,
     _ram_ext_R5_data,
     _ram_ext_R4_data,
     _ram_ext_R3_data,
     _ram_ext_R2_data,
     _ram_ext_R1_data,
     _ram_ext_R0_data};	// playground/src/sim/sim_mem.scala:18:7, :21:18, :37:22
  assign io_memAxi_rd_bits_resp = 2'h0;	// playground/src/sim/sim_mem.scala:18:7
  assign io_memAxi_rd_bits_last = isLast;	// playground/src/sim/sim_mem.scala:18:7, :41:27
endmodule

// VCS coverage exclude_file
module disk_67108864x8(	// playground/src/sim/sim_mmio.scala:57:19
  input  [25:0] R0_addr,
  input         R0_en,
                R0_clk,
  output [7:0]  R0_data,
  input  [25:0] R1_addr,
  input         R1_en,
                R1_clk,
  output [7:0]  R1_data,
  input  [25:0] R2_addr,
  input         R2_en,
                R2_clk,
  output [7:0]  R2_data,
  input  [25:0] R3_addr,
  input         R3_en,
                R3_clk,
  output [7:0]  R3_data,
  input  [25:0] R4_addr,
  input         R4_en,
                R4_clk,
  output [7:0]  R4_data,
  input  [25:0] R5_addr,
  input         R5_en,
                R5_clk,
  output [7:0]  R5_data,
  input  [25:0] R6_addr,
  input         R6_en,
                R6_clk,
  output [7:0]  R6_data,
  input  [25:0] R7_addr,
  input         R7_en,
                R7_clk,
  output [7:0]  R7_data,
  input  [25:0] W0_addr,
  input         W0_en,
                W0_clk,
  input  [7:0]  W0_data,
  input  [25:0] W1_addr,
  input         W1_en,
                W1_clk,
  input  [7:0]  W1_data,
  input  [25:0] W2_addr,
  input         W2_en,
                W2_clk,
  input  [7:0]  W2_data,
  input  [25:0] W3_addr,
  input         W3_en,
                W3_clk,
  input  [7:0]  W3_data,
  input  [25:0] W4_addr,
  input         W4_en,
                W4_clk,
  input  [7:0]  W4_data,
  input  [25:0] W5_addr,
  input         W5_en,
                W5_clk,
  input  [7:0]  W5_data,
  input  [25:0] W6_addr,
  input         W6_en,
                W6_clk,
  input  [7:0]  W6_data,
  input  [25:0] W7_addr,
  input         W7_en,
                W7_clk,
  input  [7:0]  W7_data
);

  reg [7:0] Memory[0:67108863];	// playground/src/sim/sim_mmio.scala:57:19
  always @(posedge W0_clk) begin	// playground/src/sim/sim_mmio.scala:57:19
    if (W0_en & 1'h1)	// playground/src/sim/sim_mmio.scala:57:19
      Memory[W0_addr] <= W0_data;	// playground/src/sim/sim_mmio.scala:57:19
    if (W1_en & 1'h1)	// playground/src/sim/sim_mmio.scala:57:19
      Memory[W1_addr] <= W1_data;	// playground/src/sim/sim_mmio.scala:57:19
    if (W2_en & 1'h1)	// playground/src/sim/sim_mmio.scala:57:19
      Memory[W2_addr] <= W2_data;	// playground/src/sim/sim_mmio.scala:57:19
    if (W3_en & 1'h1)	// playground/src/sim/sim_mmio.scala:57:19
      Memory[W3_addr] <= W3_data;	// playground/src/sim/sim_mmio.scala:57:19
    if (W4_en & 1'h1)	// playground/src/sim/sim_mmio.scala:57:19
      Memory[W4_addr] <= W4_data;	// playground/src/sim/sim_mmio.scala:57:19
    if (W5_en & 1'h1)	// playground/src/sim/sim_mmio.scala:57:19
      Memory[W5_addr] <= W5_data;	// playground/src/sim/sim_mmio.scala:57:19
    if (W6_en & 1'h1)	// playground/src/sim/sim_mmio.scala:57:19
      Memory[W6_addr] <= W6_data;	// playground/src/sim/sim_mmio.scala:57:19
    if (W7_en & 1'h1)	// playground/src/sim/sim_mmio.scala:57:19
      Memory[W7_addr] <= W7_data;	// playground/src/sim/sim_mmio.scala:57:19
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// playground/src/sim/sim_mmio.scala:57:19
    reg [31:0] _RANDOM_MEM;	// playground/src/sim/sim_mmio.scala:57:19
    initial begin	// playground/src/sim/sim_mmio.scala:57:19
      `INIT_RANDOM_PROLOG_	// playground/src/sim/sim_mmio.scala:57:19
      `ifdef RANDOMIZE_MEM_INIT	// playground/src/sim/sim_mmio.scala:57:19
        for (logic [26:0] i = 27'h0; i < 27'h4000000; i += 27'h1) begin
          _RANDOM_MEM = `RANDOM;	// playground/src/sim/sim_mmio.scala:57:19
          Memory[i[25:0]] = _RANDOM_MEM[7:0];	// playground/src/sim/sim_mmio.scala:57:19
        end	// playground/src/sim/sim_mmio.scala:57:19
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 8'bx;	// playground/src/sim/sim_mmio.scala:57:19
  assign R1_data = R1_en ? Memory[R1_addr] : 8'bx;	// playground/src/sim/sim_mmio.scala:57:19
  assign R2_data = R2_en ? Memory[R2_addr] : 8'bx;	// playground/src/sim/sim_mmio.scala:57:19
  assign R3_data = R3_en ? Memory[R3_addr] : 8'bx;	// playground/src/sim/sim_mmio.scala:57:19
  assign R4_data = R4_en ? Memory[R4_addr] : 8'bx;	// playground/src/sim/sim_mmio.scala:57:19
  assign R5_data = R5_en ? Memory[R5_addr] : 8'bx;	// playground/src/sim/sim_mmio.scala:57:19
  assign R6_data = R6_en ? Memory[R6_addr] : 8'bx;	// playground/src/sim/sim_mmio.scala:57:19
  assign R7_data = R7_en ? Memory[R7_addr] : 8'bx;	// playground/src/sim/sim_mmio.scala:57:19
endmodule

module SimMMIO(	// playground/src/sim/sim_mmio.scala:46:7
  input         clock,	// playground/src/sim/sim_mmio.scala:46:7
                reset,	// playground/src/sim/sim_mmio.scala:46:7
  output        io_mmioAxi_wa_ready,	// playground/src/sim/sim_mmio.scala:47:16
  input         io_mmioAxi_wa_valid,	// playground/src/sim/sim_mmio.scala:47:16
  input  [31:0] io_mmioAxi_wa_bits_addr,	// playground/src/sim/sim_mmio.scala:47:16
  output        io_mmioAxi_wd_ready,	// playground/src/sim/sim_mmio.scala:47:16
  input         io_mmioAxi_wd_valid,	// playground/src/sim/sim_mmio.scala:47:16
  input  [63:0] io_mmioAxi_wd_bits_data,	// playground/src/sim/sim_mmio.scala:47:16
  input  [7:0]  io_mmioAxi_wd_bits_strb,	// playground/src/sim/sim_mmio.scala:47:16
  input         io_mmioAxi_wd_bits_last,	// playground/src/sim/sim_mmio.scala:47:16
  output        io_mmioAxi_ra_ready,	// playground/src/sim/sim_mmio.scala:47:16
  input         io_mmioAxi_ra_valid,	// playground/src/sim/sim_mmio.scala:47:16
  input  [31:0] io_mmioAxi_ra_bits_addr,	// playground/src/sim/sim_mmio.scala:47:16
  input         io_mmioAxi_rd_ready,	// playground/src/sim/sim_mmio.scala:47:16
  output        io_mmioAxi_rd_valid,	// playground/src/sim/sim_mmio.scala:47:16
  output [63:0] io_mmioAxi_rd_bits_data,	// playground/src/sim/sim_mmio.scala:47:16
  output        io_mmioAxi_rd_bits_last,	// playground/src/sim/sim_mmio.scala:47:16
                io_uart_valid,	// playground/src/sim/sim_mmio.scala:47:16
  output [7:0]  io_uart_ch	// playground/src/sim/sim_mmio.scala:47:16
);

  wire [7:0]  _disk_ext_R0_data;	// playground/src/sim/sim_mmio.scala:57:19
  wire [7:0]  _disk_ext_R1_data;	// playground/src/sim/sim_mmio.scala:57:19
  wire [7:0]  _disk_ext_R2_data;	// playground/src/sim/sim_mmio.scala:57:19
  wire [7:0]  _disk_ext_R3_data;	// playground/src/sim/sim_mmio.scala:57:19
  wire [7:0]  _disk_ext_R4_data;	// playground/src/sim/sim_mmio.scala:57:19
  wire [7:0]  _disk_ext_R5_data;	// playground/src/sim/sim_mmio.scala:57:19
  wire [7:0]  _disk_ext_R6_data;	// playground/src/sim/sim_mmio.scala:57:19
  wire [7:0]  _disk_ext_R7_data;	// playground/src/sim/sim_mmio.scala:57:19
  reg  [7:0]  uart_0;	// playground/src/sim/sim_mmio.scala:52:23
  reg  [7:0]  uart_1;	// playground/src/sim/sim_mmio.scala:52:23
  reg  [7:0]  uart_2;	// playground/src/sim/sim_mmio.scala:52:23
  reg  [7:0]  uart_3;	// playground/src/sim/sim_mmio.scala:52:23
  reg  [7:0]  uart_4;	// playground/src/sim/sim_mmio.scala:52:23
  reg  [7:0]  uart_5;	// playground/src/sim/sim_mmio.scala:52:23
  reg  [7:0]  uart_6;	// playground/src/sim/sim_mmio.scala:52:23
  reg  [7:0]  uart_7;	// playground/src/sim/sim_mmio.scala:52:23
  reg  [63:0] mtime;	// playground/src/sim/sim_mmio.scala:53:24
  reg  [63:0] mtimecmp;	// playground/src/sim/sim_mmio.scala:54:27
  reg         waready;	// playground/src/sim/sim_mmio.scala:60:27
  reg         wdready;	// playground/src/sim/sim_mmio.scala:61:27
  reg  [31:0] waddr;	// playground/src/sim/sim_mmio.scala:62:26
  reg         raready;	// playground/src/sim/sim_mmio.scala:66:26
  reg         rdvalid;	// playground/src/sim/sim_mmio.scala:67:26
  reg  [63:0] rdata;	// playground/src/sim/sim_mmio.scala:69:26
  reg  [7:0]  offset;	// playground/src/sim/sim_mmio.scala:71:26
  reg  [2:0]  state;	// playground/src/sim/sim_mmio.scala:80:24
  wire [7:0]  _inputwd_T_31 =
    io_mmioAxi_wd_bits_strb[0] ? io_mmioAxi_wd_bits_data[7:0] : 8'h0;	// playground/src/sim/sim_mmio.scala:52:31, :83:{55,79,115}
  wire        _GEN = io_mmioAxi_ra_valid & raready;	// playground/src/sim/sim_mmio.scala:66:26, :100:38
  wire        _GEN_0 = ~(|state) & _GEN;	// playground/src/sim/sim_mmio.scala:80:24, :89:18, :100:{38,49}
  wire        _GEN_1 =
    (|(io_mmioAxi_ra_bits_addr[31:28])) & io_mmioAxi_ra_bits_addr < 32'h10000008;	// playground/src/sim/sim_mmio.scala:104:{46,64,91}
  wire        _GEN_2 = io_mmioAxi_ra_bits_addr == 32'h200BFF8;	// playground/src/sim/sim_mmio.scala:106:52
  wire        _GEN_3 = io_mmioAxi_ra_bits_addr == 32'h2004000;	// playground/src/sim/sim_mmio.scala:108:52
  wire        _GEN_4 = io_mmioAxi_ra_bits_addr == 32'hA1000100;	// playground/src/sim/sim_mmio.scala:110:52
  wire        _GEN_5 = io_mmioAxi_ra_bits_addr == 32'hA1000048;	// playground/src/sim/sim_mmio.scala:112:52
  wire        _GEN_6 = io_mmioAxi_ra_bits_addr == 32'hA100004C;	// playground/src/sim/sim_mmio.scala:114:{52,70}
  wire        _GEN_7 = io_mmioAxi_ra_bits_addr == 32'hA1000060;	// playground/src/sim/sim_mmio.scala:116:52
  wire        _GEN_8 = io_mmioAxi_ra_bits_addr == 32'h2000000;	// playground/src/sim/sim_mmio.scala:119:52
  wire        _GEN_9 =
    io_mmioAxi_ra_bits_addr > 32'hBFFFFFF & io_mmioAxi_ra_bits_addr < 32'hC003000;	// playground/src/sim/sim_mmio.scala:121:{52,65,92,105}
  wire        _GEN_10 =
    (|(io_mmioAxi_ra_bits_addr[31:30])) & io_mmioAxi_ra_bits_addr < 32'h44000000;	// playground/src/sim/sim_mmio.scala:127:{52,70,97,115}
  wire        _GEN_11 = state == 3'h1;	// playground/src/sim/sim_mmio.scala:80:24, :89:18, :98:25
  wire        _GEN_12 = (|(waddr[31:28])) & waddr < 32'h10000008;	// playground/src/sim/sim_mmio.scala:62:26, :104:91, :143:{28,46,55}
  wire        _GEN_13 = waddr[2:0] == 3'h0;	// playground/src/sim/sim_mmio.scala:62:26, :63:26, :145:{32,50}
  wire        _GEN_14 = _GEN_11 & io_mmioAxi_wd_valid;	// playground/src/sim/sim_mmio.scala:86:19, :89:18, :140:38, :143:79
  wire        _GEN_15 = waddr == 32'h2004000;	// playground/src/sim/sim_mmio.scala:62:26, :108:52, :151:34
  wire        _GEN_16 = waddr == 32'hA10003F8;	// playground/src/sim/sim_mmio.scala:62:26, :154:32
  wire        _GEN_17 = waddr > 32'h9FFFFFFF & waddr < 32'hA0075301;	// playground/src/sim/sim_mmio.scala:62:26, :156:{38,55,64}
  wire        _GEN_18 = waddr == 32'hA1000100;	// playground/src/sim/sim_mmio.scala:62:26, :110:52, :160:38
  wire        _GEN_19 = waddr == 32'hA1000104;	// playground/src/sim/sim_mmio.scala:62:26, :162:38
  wire        _GEN_20 = waddr > 32'hBFFFFFF;	// playground/src/sim/sim_mmio.scala:62:26, :121:52, :164:38
  wire        _GEN_21 = _GEN_20 & waddr < 32'hC202001;	// playground/src/sim/sim_mmio.scala:62:26, :164:{38,55,64}
  wire        _GEN_22 = waddr == 32'h2000000;	// playground/src/sim/sim_mmio.scala:62:26, :119:52, :166:38
  wire        _GEN_23 = _GEN_20 & waddr < 32'hC003000;	// playground/src/sim/sim_mmio.scala:62:26, :121:105, :164:38, :168:{51,60}
  wire        _GEN_24 =
    (|state) & _GEN_14
    & ~(_GEN_12 | _GEN_15 | _GEN_16 | _GEN_17 | _GEN_18 | _GEN_19 | _GEN_21 | _GEN_22
        | _GEN_23) & _GEN_10;	// playground/src/sim/sim_mmio.scala:57:19, :80:24, :86:19, :89:18, :127:70, :140:38, :143:{46,79}, :151:{34,58}, :154:{32,50}, :156:{55,92}, :160:{38,56}, :162:{38,56}, :164:{55,80}, :166:{38,53}, :168:{51,85}, :174:135
  `ifndef SYNTHESIS	// playground/src/sim/sim_mmio.scala:133:27
    always @(posedge clock) begin	// playground/src/sim/sim_mmio.scala:133:27
      automatic logic _GEN_25;	// playground/src/sim/sim_mmio.scala:140:38
      automatic logic _GEN_26;	// playground/src/sim/sim_mmio.scala:151:58
      _GEN_25 = (|state) & _GEN_11 & io_mmioAxi_wd_valid;	// playground/src/sim/sim_mmio.scala:80:24, :89:18, :140:38
      _GEN_26 = _GEN_25 & ~_GEN_12 & ~_GEN_15;	// playground/src/sim/sim_mmio.scala:140:38, :143:{46,79}, :151:{34,58}
      if ((`PRINTF_COND_) & _GEN_0 & ~_GEN_1 & ~_GEN_2 & ~_GEN_3 & ~_GEN_4 & ~_GEN_5
          & ~_GEN_6 & ~_GEN_7 & ~_GEN_8 & ~_GEN_9 & ~_GEN_10
          & ~(io_mmioAxi_ra_bits_addr > 32'h2FFFFFFF
              & io_mmioAxi_ra_bits_addr < 32'h40000000) & ~reset)	// playground/src/sim/sim_mmio.scala:100:49, :104:{64,115}, :106:{52,73}, :108:{52,76}, :110:{52,85}, :112:{52,70}, :114:{52,76}, :116:{52,70}, :119:{52,67}, :121:{65,117}, :127:{52,70,131}, :129:{55,74,101,137}, :133:27
        $fwrite(32'h80000002, "mmio invalid raddr: %x\n", io_mmioAxi_ra_bits_addr);	// playground/src/sim/sim_mmio.scala:133:27
      if ((`PRINTF_COND_) & _GEN_25 & _GEN_12 & _GEN_13 & ~reset)	// playground/src/sim/sim_mmio.scala:133:27, :140:38, :143:46, :145:50, :147:31
        $fwrite(32'h80000002, "%c", _inputwd_T_31);	// playground/src/sim/sim_mmio.scala:83:55, :133:27, :147:31
      if ((`PRINTF_COND_) & _GEN_26 & _GEN_16 & ~reset)	// playground/src/sim/sim_mmio.scala:133:27, :151:58, :154:32, :155:31
        $fwrite(32'h80000002, "%c", _inputwd_T_31);	// playground/src/sim/sim_mmio.scala:83:55, :133:27, :155:31
      if ((`PRINTF_COND_) & _GEN_26 & ~_GEN_16 & ~_GEN_17 & ~_GEN_18 & ~_GEN_19 & ~_GEN_21
          & ~_GEN_22 & ~_GEN_23 & ~_GEN_10 & ~reset)	// playground/src/sim/sim_mmio.scala:127:{70,131}, :133:27, :151:58, :154:{32,50}, :156:{55,92}, :160:{38,56}, :162:{38,56}, :164:{55,80}, :166:{38,53}, :168:{51,85}, :179:31
        $fwrite(32'h80000002, "mmio invalid waddr: %x\n", io_mmioAxi_wa_bits_addr);	// playground/src/sim/sim_mmio.scala:133:27, :179:31
    end // always @(posedge)
  `endif // not def SYNTHESIS
  always @(posedge clock) begin	// playground/src/sim/sim_mmio.scala:46:7
    if (reset) begin	// playground/src/sim/sim_mmio.scala:46:7
      uart_0 <= 8'h0;	// playground/src/sim/sim_mmio.scala:52:{23,31}
      uart_1 <= 8'h0;	// playground/src/sim/sim_mmio.scala:52:{23,31}
      uart_2 <= 8'h0;	// playground/src/sim/sim_mmio.scala:52:{23,31}
      uart_3 <= 8'h0;	// playground/src/sim/sim_mmio.scala:52:{23,31}
      uart_4 <= 8'h0;	// playground/src/sim/sim_mmio.scala:52:{23,31}
      uart_5 <= 8'h0;	// playground/src/sim/sim_mmio.scala:52:{23,31}
      uart_6 <= 8'h0;	// playground/src/sim/sim_mmio.scala:52:{23,31}
      uart_7 <= 8'h0;	// playground/src/sim/sim_mmio.scala:52:{23,31}
      mtime <= 64'h0;	// playground/src/sim/sim_mmio.scala:53:24
      mtimecmp <= 64'h0;	// playground/src/sim/sim_mmio.scala:53:24, :54:27
      waready <= 1'h0;	// playground/src/sim/sim_mmio.scala:46:7, :60:27
      wdready <= 1'h0;	// playground/src/sim/sim_mmio.scala:46:7, :61:27
      waddr <= 32'h0;	// playground/src/sim/sim_mmio.scala:56:35, :62:26
      raready <= 1'h0;	// playground/src/sim/sim_mmio.scala:46:7, :66:26
      rdvalid <= 1'h0;	// playground/src/sim/sim_mmio.scala:46:7, :67:26
      rdata <= 64'h0;	// playground/src/sim/sim_mmio.scala:53:24, :69:26
      offset <= 8'h0;	// playground/src/sim/sim_mmio.scala:52:31, :71:26
      state <= 3'h0;	// playground/src/sim/sim_mmio.scala:63:26, :80:24
    end
    else begin	// playground/src/sim/sim_mmio.scala:46:7
      automatic logic [63:0] inputwd;	// playground/src/sim/sim_mmio.scala:83:22
      automatic logic        _GEN_27;	// playground/src/sim/sim_mmio.scala:94:38
      automatic logic [63:0] _uart_T_1;	// playground/src/sim/sim_mmio.scala:145:62
      automatic logic        _GEN_28;	// playground/src/sim/sim_mmio.scala:89:18
      automatic logic        _GEN_29;	// playground/src/sim/sim_mmio.scala:89:18
      automatic logic        _GEN_30;	// playground/src/sim/sim_mmio.scala:196:38
      automatic logic        _GEN_31;	// playground/src/sim/sim_mmio.scala:71:26, :89:18
      inputwd =
        {io_mmioAxi_wd_bits_strb[7] ? io_mmioAxi_wd_bits_data[63:56] : 8'h0,
         io_mmioAxi_wd_bits_strb[6] ? io_mmioAxi_wd_bits_data[55:48] : 8'h0,
         io_mmioAxi_wd_bits_strb[5] ? io_mmioAxi_wd_bits_data[47:40] : 8'h0,
         io_mmioAxi_wd_bits_strb[4] ? io_mmioAxi_wd_bits_data[39:32] : 8'h0,
         io_mmioAxi_wd_bits_strb[3] ? io_mmioAxi_wd_bits_data[31:24] : 8'h0,
         io_mmioAxi_wd_bits_strb[2] ? io_mmioAxi_wd_bits_data[23:16] : 8'h0,
         io_mmioAxi_wd_bits_strb[1] ? io_mmioAxi_wd_bits_data[15:8] : 8'h0,
         _inputwd_T_31};	// playground/src/sim/sim_mmio.scala:52:31, :83:{22,55,79,115}
      _GEN_27 = io_mmioAxi_wa_valid & waready;	// playground/src/sim/sim_mmio.scala:60:27, :94:38
      _uart_T_1 = inputwd >> {58'h0, waddr[2:0], 3'h0};	// playground/src/sim/sim_mmio.scala:62:26, :63:26, :83:22, :144:39, :145:62
      _GEN_28 = state == 3'h2;	// playground/src/sim/sim_mmio.scala:80:24, :89:18, :183:29
      _GEN_29 = state == 3'h3;	// playground/src/sim/sim_mmio.scala:80:24, :89:18, :103:25
      _GEN_30 = io_mmioAxi_rd_ready & rdvalid;	// playground/src/sim/sim_mmio.scala:67:26, :196:38
      _GEN_31 = _GEN_11 | _GEN_28;	// playground/src/sim/sim_mmio.scala:71:26, :89:18
      if ((|state) & _GEN_11 & io_mmioAxi_wd_valid & _GEN_12 & _GEN_13)	// playground/src/sim/sim_mmio.scala:52:23, :80:24, :89:18, :143:46, :145:50
        uart_0 <= _uart_T_1[7:0];	// playground/src/sim/sim_mmio.scala:52:23, :145:{62,78}
      if ((|state) & _GEN_11 & io_mmioAxi_wd_valid & _GEN_12 & waddr[2:0] == 3'h1)	// playground/src/sim/sim_mmio.scala:52:23, :62:26, :80:24, :89:18, :98:25, :143:46, :145:{32,50}
        uart_1 <= _uart_T_1[7:0];	// playground/src/sim/sim_mmio.scala:52:23, :145:{62,78}
      if ((|state) & _GEN_11 & io_mmioAxi_wd_valid & _GEN_12 & waddr[2:0] == 3'h2)	// playground/src/sim/sim_mmio.scala:52:23, :62:26, :80:24, :89:18, :143:46, :145:{32,50}, :183:29
        uart_2 <= _uart_T_1[7:0];	// playground/src/sim/sim_mmio.scala:52:23, :145:{62,78}
      if ((|state) & _GEN_11 & io_mmioAxi_wd_valid & _GEN_12 & waddr[2:0] == 3'h3)	// playground/src/sim/sim_mmio.scala:52:23, :62:26, :80:24, :89:18, :103:25, :143:46, :145:{32,50}
        uart_3 <= _uart_T_1[7:0];	// playground/src/sim/sim_mmio.scala:52:23, :145:{62,78}
      if ((|state) & _GEN_11 & io_mmioAxi_wd_valid & _GEN_12 & waddr[2:0] == 3'h4)	// playground/src/sim/sim_mmio.scala:52:23, :62:26, :80:24, :84:87, :89:18, :143:46, :145:{32,50}
        uart_4 <= _uart_T_1[7:0];	// playground/src/sim/sim_mmio.scala:52:23, :145:{62,78}
      uart_5 <=
        (|state) & _GEN_11 & io_mmioAxi_wd_valid & _GEN_12 & waddr[2:0] == 3'h5
          ? _uart_T_1[7:0]
          : 8'h20;	// playground/src/sim/sim_mmio.scala:52:23, :62:26, :80:24, :84:87, :88:13, :89:18, :143:46, :145:{32,50,62,78}
      if ((|state) & _GEN_11 & io_mmioAxi_wd_valid & _GEN_12 & waddr[2:0] == 3'h6)	// playground/src/sim/sim_mmio.scala:52:23, :62:26, :80:24, :84:87, :89:18, :143:46, :145:{32,50}
        uart_6 <= _uart_T_1[7:0];	// playground/src/sim/sim_mmio.scala:52:23, :145:{62,78}
      if ((|state) & _GEN_11 & io_mmioAxi_wd_valid & _GEN_12 & (&(waddr[2:0])))	// playground/src/sim/sim_mmio.scala:52:23, :62:26, :80:24, :89:18, :143:46, :145:{32,50}
        uart_7 <= _uart_T_1[7:0];	// playground/src/sim/sim_mmio.scala:52:23, :145:{62,78}
      mtime <= mtime + 64'h14;	// playground/src/sim/sim_mmio.scala:53:24, :78:24
      if (~(|state) | ~_GEN_14 | _GEN_12 | ~_GEN_15) begin	// playground/src/sim/sim_mmio.scala:54:27, :80:24, :86:19, :89:18, :140:38, :143:{46,79}, :151:{34,58}
      end
      else	// playground/src/sim/sim_mmio.scala:54:27, :89:18
        mtimecmp <= inputwd;	// playground/src/sim/sim_mmio.scala:54:27, :83:22
      if (|state) begin	// playground/src/sim/sim_mmio.scala:80:24, :89:18
        if (_GEN_31 | ~(_GEN_29 & _GEN_30)) begin	// playground/src/sim/sim_mmio.scala:71:26, :89:18, :196:{38,49}, :197:25
        end
        else	// playground/src/sim/sim_mmio.scala:71:26, :89:18
          offset <= offset + 8'h1;	// playground/src/sim/sim_mmio.scala:71:26, :197:35
        if (_GEN_11) begin	// playground/src/sim/sim_mmio.scala:89:18
          if (io_mmioAxi_wd_valid & io_mmioAxi_wd_bits_last)	// playground/src/sim/sim_mmio.scala:80:24, :140:38, :182:46, :183:29
            state <= 3'h2;	// playground/src/sim/sim_mmio.scala:80:24, :183:29
        end
        else if (_GEN_28 | _GEN_29 & _GEN_30 & ~(|offset))	// playground/src/sim/sim_mmio.scala:71:26, :80:24, :81:27, :89:18, :191:19, :196:{38,49}, :198:29, :200:29
          state <= 3'h0;	// playground/src/sim/sim_mmio.scala:63:26, :80:24
      end
      else begin	// playground/src/sim/sim_mmio.scala:89:18
        waready <= ~_GEN_27;	// playground/src/sim/sim_mmio.scala:46:7, :60:27, :91:21, :94:{38,49}, :97:26
        raready <= ~_GEN;	// playground/src/sim/sim_mmio.scala:46:7, :66:26, :92:21, :100:{38,49}, :102:25
        offset <= 8'h0;	// playground/src/sim/sim_mmio.scala:52:31, :71:26
        if (_GEN)	// playground/src/sim/sim_mmio.scala:100:38
          state <= 3'h3;	// playground/src/sim/sim_mmio.scala:80:24, :103:25
        else if (_GEN_27)	// playground/src/sim/sim_mmio.scala:94:38
          state <= 3'h1;	// playground/src/sim/sim_mmio.scala:80:24, :98:25
      end
      if ((|state) & _GEN_11)	// playground/src/sim/sim_mmio.scala:61:27, :80:24, :89:18
        wdready <= ~io_mmioAxi_wd_valid | ~io_mmioAxi_wd_bits_last;	// playground/src/sim/sim_mmio.scala:46:7, :61:27, :139:21, :140:38, :182:46, :184:29
      if (~(|state) & _GEN_27)	// playground/src/sim/sim_mmio.scala:62:26, :80:24, :89:18, :94:{38,49}, :95:25
        waddr <= io_mmioAxi_wa_bits_addr;	// playground/src/sim/sim_mmio.scala:62:26
      if (~(|state) | _GEN_31 | ~_GEN_29) begin	// playground/src/sim/sim_mmio.scala:67:26, :71:26, :80:24, :89:18
      end
      else	// playground/src/sim/sim_mmio.scala:67:26, :89:18
        rdvalid <= ~_GEN_30 | (|offset);	// playground/src/sim/sim_mmio.scala:67:26, :71:26, :81:27, :195:21, :196:{38,49}, :198:29
      if (_GEN_0) begin	// playground/src/sim/sim_mmio.scala:100:49
        if (_GEN_1) begin	// playground/src/sim/sim_mmio.scala:104:64
          automatic logic [7:0][7:0] _GEN_32;	// playground/src/sim/sim_mmio.scala:105:79
          automatic logic [134:0]    _rdata_T_5;	// playground/src/sim/sim_mmio.scala:105:79
          _GEN_32 =
            {{uart_7},
             {uart_6},
             {uart_5},
             {uart_4},
             {uart_3},
             {uart_2},
             {uart_1},
             {uart_0}};	// playground/src/sim/sim_mmio.scala:52:23, :105:79
          _rdata_T_5 =
            {127'h0, _GEN_32[io_mmioAxi_ra_bits_addr[2:0]]}
            << {129'h0, io_mmioAxi_ra_bits_addr[2:0], 3'h0};	// playground/src/sim/sim_mmio.scala:63:26, :84:87, :105:{79,106}
          rdata <= _rdata_T_5[63:0];	// playground/src/sim/sim_mmio.scala:69:26, :105:{29,79}
        end
        else if (_GEN_2)	// playground/src/sim/sim_mmio.scala:106:52
          rdata <= mtime;	// playground/src/sim/sim_mmio.scala:53:24, :69:26
        else if (_GEN_3)	// playground/src/sim/sim_mmio.scala:108:52
          rdata <= mtimecmp;	// playground/src/sim/sim_mmio.scala:54:27, :69:26
        else if (_GEN_4)	// playground/src/sim/sim_mmio.scala:110:52
          rdata <= 64'h190012C;	// playground/src/sim/sim_mmio.scala:69:26, :111:29
        else if (_GEN_5) begin	// playground/src/sim/sim_mmio.scala:112:52
          automatic logic [63:0] _rdata_T_6;	// playground/src/sim/sim_mmio.scala:113:39
          _rdata_T_6 = mtime % 64'hF4240;	// playground/src/sim/sim_mmio.scala:53:24, :113:39
          rdata <= {32'h0, _rdata_T_6[31:0]};	// playground/src/sim/sim_mmio.scala:56:35, :69:26, :113:{29,39,65}
        end
        else if (_GEN_6) begin	// playground/src/sim/sim_mmio.scala:114:52
          automatic logic [63:0] _rdata_T_8;	// playground/src/sim/sim_mmio.scala:115:43
          _rdata_T_8 = mtime / 64'hF4240;	// playground/src/sim/sim_mmio.scala:53:24, :113:39, :115:43
          rdata <= {_rdata_T_8[31:0], 32'h0};	// playground/src/sim/sim_mmio.scala:56:35, :69:26, :115:{35,43,69}
        end
        else if (_GEN_7 | _GEN_8)	// playground/src/sim/sim_mmio.scala:116:{52,70}, :118:27, :119:{52,67}, :120:27, :121:117
          rdata <= 64'h0;	// playground/src/sim/sim_mmio.scala:53:24, :69:26
        else if (~_GEN_9)	// playground/src/sim/sim_mmio.scala:121:65
          rdata <=
            _GEN_10
              ? {_disk_ext_R7_data,
                 _disk_ext_R6_data,
                 _disk_ext_R5_data,
                 _disk_ext_R4_data,
                 _disk_ext_R3_data,
                 _disk_ext_R2_data,
                 _disk_ext_R1_data,
                 _disk_ext_R0_data}
              : 64'h0;	// playground/src/sim/sim_mmio.scala:53:24, :57:19, :69:26, :84:27, :127:{70,131}, :128:27, :129:137
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// playground/src/sim/sim_mmio.scala:46:7
    `ifdef FIRRTL_BEFORE_INITIAL	// playground/src/sim/sim_mmio.scala:46:7
      `FIRRTL_BEFORE_INITIAL	// playground/src/sim/sim_mmio.scala:46:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// playground/src/sim/sim_mmio.scala:46:7
      automatic logic [31:0] _RANDOM[0:16];	// playground/src/sim/sim_mmio.scala:46:7
      `ifdef INIT_RANDOM_PROLOG_	// playground/src/sim/sim_mmio.scala:46:7
        `INIT_RANDOM_PROLOG_	// playground/src/sim/sim_mmio.scala:46:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// playground/src/sim/sim_mmio.scala:46:7
        for (logic [4:0] i = 5'h0; i < 5'h11; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// playground/src/sim/sim_mmio.scala:46:7
        end	// playground/src/sim/sim_mmio.scala:46:7
        uart_0 = _RANDOM[5'h0][7:0];	// playground/src/sim/sim_mmio.scala:46:7, :52:23
        uart_1 = _RANDOM[5'h0][15:8];	// playground/src/sim/sim_mmio.scala:46:7, :52:23
        uart_2 = _RANDOM[5'h0][23:16];	// playground/src/sim/sim_mmio.scala:46:7, :52:23
        uart_3 = _RANDOM[5'h0][31:24];	// playground/src/sim/sim_mmio.scala:46:7, :52:23
        uart_4 = _RANDOM[5'h1][7:0];	// playground/src/sim/sim_mmio.scala:46:7, :52:23
        uart_5 = _RANDOM[5'h1][15:8];	// playground/src/sim/sim_mmio.scala:46:7, :52:23
        uart_6 = _RANDOM[5'h1][23:16];	// playground/src/sim/sim_mmio.scala:46:7, :52:23
        uart_7 = _RANDOM[5'h1][31:24];	// playground/src/sim/sim_mmio.scala:46:7, :52:23
        mtime = {_RANDOM[5'h2], _RANDOM[5'h3]};	// playground/src/sim/sim_mmio.scala:46:7, :53:24
        mtimecmp = {_RANDOM[5'h4], _RANDOM[5'h5]};	// playground/src/sim/sim_mmio.scala:46:7, :54:27
        waready = _RANDOM[5'h8][0];	// playground/src/sim/sim_mmio.scala:46:7, :60:27
        wdready = _RANDOM[5'h8][1];	// playground/src/sim/sim_mmio.scala:46:7, :60:27, :61:27
        waddr = {_RANDOM[5'h8][31:2], _RANDOM[5'h9][1:0]};	// playground/src/sim/sim_mmio.scala:46:7, :60:27, :62:26
        raready = _RANDOM[5'hB][5];	// playground/src/sim/sim_mmio.scala:46:7, :66:26
        rdvalid = _RANDOM[5'hB][6];	// playground/src/sim/sim_mmio.scala:46:7, :66:26, :67:26
        rdata = {_RANDOM[5'hC][31:7], _RANDOM[5'hD], _RANDOM[5'hE][6:0]};	// playground/src/sim/sim_mmio.scala:46:7, :69:26
        offset = _RANDOM[5'hE][14:7];	// playground/src/sim/sim_mmio.scala:46:7, :69:26, :71:26
        state = _RANDOM[5'h10][19:17];	// playground/src/sim/sim_mmio.scala:46:7, :80:24
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// playground/src/sim/sim_mmio.scala:46:7
      `FIRRTL_AFTER_INITIAL	// playground/src/sim/sim_mmio.scala:46:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  disk_67108864x8 disk_ext (	// playground/src/sim/sim_mmio.scala:57:19
    .R0_addr (io_mmioAxi_ra_bits_addr[25:0]),	// playground/src/sim/sim_mmio.scala:84:93
    .R0_en   (1'h1),	// playground/src/sim/sim_mmio.scala:46:7
    .R0_clk  (clock),
    .R0_data (_disk_ext_R0_data),
    .R1_addr (io_mmioAxi_ra_bits_addr[25:0] + 26'h1),	// playground/src/sim/sim_mmio.scala:84:87
    .R1_en   (1'h1),	// playground/src/sim/sim_mmio.scala:46:7
    .R1_clk  (clock),
    .R1_data (_disk_ext_R1_data),
    .R2_addr (io_mmioAxi_ra_bits_addr[25:0] + 26'h2),	// playground/src/sim/sim_mmio.scala:84:87
    .R2_en   (1'h1),	// playground/src/sim/sim_mmio.scala:46:7
    .R2_clk  (clock),
    .R2_data (_disk_ext_R2_data),
    .R3_addr (io_mmioAxi_ra_bits_addr[25:0] + 26'h3),	// playground/src/sim/sim_mmio.scala:84:87
    .R3_en   (1'h1),	// playground/src/sim/sim_mmio.scala:46:7
    .R3_clk  (clock),
    .R3_data (_disk_ext_R3_data),
    .R4_addr (io_mmioAxi_ra_bits_addr[25:0] + 26'h4),	// playground/src/sim/sim_mmio.scala:84:87
    .R4_en   (1'h1),	// playground/src/sim/sim_mmio.scala:46:7
    .R4_clk  (clock),
    .R4_data (_disk_ext_R4_data),
    .R5_addr (io_mmioAxi_ra_bits_addr[25:0] + 26'h5),	// playground/src/sim/sim_mmio.scala:84:87
    .R5_en   (1'h1),	// playground/src/sim/sim_mmio.scala:46:7
    .R5_clk  (clock),
    .R5_data (_disk_ext_R5_data),
    .R6_addr (io_mmioAxi_ra_bits_addr[25:0] + 26'h6),	// playground/src/sim/sim_mmio.scala:84:87
    .R6_en   (1'h1),	// playground/src/sim/sim_mmio.scala:46:7
    .R6_clk  (clock),
    .R6_data (_disk_ext_R6_data),
    .R7_addr (io_mmioAxi_ra_bits_addr[25:0] + 26'h7),	// playground/src/sim/sim_mmio.scala:84:87
    .R7_en   (1'h1),	// playground/src/sim/sim_mmio.scala:46:7
    .R7_clk  (clock),
    .R7_data (_disk_ext_R7_data),
    .W0_addr (waddr[25:0] + 26'h5),	// playground/src/sim/sim_mmio.scala:62:26, :84:87, :176:{33,40}
    .W0_en   (_GEN_24),	// playground/src/sim/sim_mmio.scala:57:19, :89:18
    .W0_clk  (clock),
    .W0_data (io_mmioAxi_wd_bits_data[47:40]),	// playground/src/sim/sim_mmio.scala:83:115
    .W1_addr (waddr[25:0] + 26'h4),	// playground/src/sim/sim_mmio.scala:62:26, :84:87, :176:{33,40}
    .W1_en   (_GEN_24),	// playground/src/sim/sim_mmio.scala:57:19, :89:18
    .W1_clk  (clock),
    .W1_data (io_mmioAxi_wd_bits_data[39:32]),	// playground/src/sim/sim_mmio.scala:83:115
    .W2_addr (waddr[25:0] + 26'h3),	// playground/src/sim/sim_mmio.scala:62:26, :84:87, :176:{33,40}
    .W2_en   (_GEN_24),	// playground/src/sim/sim_mmio.scala:57:19, :89:18
    .W2_clk  (clock),
    .W2_data (io_mmioAxi_wd_bits_data[31:24]),	// playground/src/sim/sim_mmio.scala:83:115
    .W3_addr (waddr[25:0] + 26'h2),	// playground/src/sim/sim_mmio.scala:62:26, :84:87, :176:{33,40}
    .W3_en   (_GEN_24),	// playground/src/sim/sim_mmio.scala:57:19, :89:18
    .W3_clk  (clock),
    .W3_data (io_mmioAxi_wd_bits_data[23:16]),	// playground/src/sim/sim_mmio.scala:83:115
    .W4_addr (waddr[25:0] + 26'h1),	// playground/src/sim/sim_mmio.scala:62:26, :84:87, :176:{33,40}
    .W4_en   (_GEN_24),	// playground/src/sim/sim_mmio.scala:57:19, :89:18
    .W4_clk  (clock),
    .W4_data (io_mmioAxi_wd_bits_data[15:8]),	// playground/src/sim/sim_mmio.scala:83:115
    .W5_addr (waddr[25:0]),	// playground/src/sim/sim_mmio.scala:62:26, :176:33
    .W5_en   (_GEN_24),	// playground/src/sim/sim_mmio.scala:57:19, :89:18
    .W5_clk  (clock),
    .W5_data (io_mmioAxi_wd_bits_data[7:0]),	// playground/src/sim/sim_mmio.scala:83:115
    .W6_addr (waddr[25:0] + 26'h7),	// playground/src/sim/sim_mmio.scala:62:26, :84:87, :176:{33,40}
    .W6_en   (_GEN_24),	// playground/src/sim/sim_mmio.scala:57:19, :89:18
    .W6_clk  (clock),
    .W6_data (io_mmioAxi_wd_bits_data[63:56]),	// playground/src/sim/sim_mmio.scala:83:115
    .W7_addr (waddr[25:0] + 26'h6),	// playground/src/sim/sim_mmio.scala:62:26, :84:87, :176:{33,40}
    .W7_en   (_GEN_24),	// playground/src/sim/sim_mmio.scala:57:19, :89:18
    .W7_clk  (clock),
    .W7_data (io_mmioAxi_wd_bits_data[55:48])	// playground/src/sim/sim_mmio.scala:83:115
  );
  assign io_mmioAxi_wa_ready = waready;	// playground/src/sim/sim_mmio.scala:46:7, :60:27
  assign io_mmioAxi_wd_ready = wdready;	// playground/src/sim/sim_mmio.scala:46:7, :61:27
  assign io_mmioAxi_ra_ready = raready;	// playground/src/sim/sim_mmio.scala:46:7, :66:26
  assign io_mmioAxi_rd_valid = rdvalid;	// playground/src/sim/sim_mmio.scala:46:7, :67:26
  assign io_mmioAxi_rd_bits_data = rdata;	// playground/src/sim/sim_mmio.scala:46:7, :69:26
  assign io_mmioAxi_rd_bits_last = ~(|offset);	// playground/src/sim/sim_mmio.scala:46:7, :71:26, :81:27
  assign io_uart_valid = (|state) & _GEN_14 & _GEN_12 & _GEN_13;	// playground/src/sim/sim_mmio.scala:46:7, :80:24, :86:19, :89:18, :140:38, :143:{46,79}, :145:50
  assign io_uart_ch =
    (|state) & _GEN_11 & io_mmioAxi_wd_valid & _GEN_12 & _GEN_13
    & io_mmioAxi_wd_bits_strb[0]
      ? io_mmioAxi_wd_bits_data[7:0]
      : 8'h0;	// playground/src/sim/sim_mmio.scala:46:7, :52:31, :80:24, :83:{79,115}, :87:16, :89:18, :143:46, :145:50
endmodule

module SimDma(	// playground/src/sim/sim_dma.scala:12:7
  input         clock,	// playground/src/sim/sim_dma.scala:12:7
                reset,	// playground/src/sim/sim_dma.scala:12:7
                io_dmaAxi_awready,	// playground/src/sim/sim_dma.scala:13:16
  output        io_dmaAxi_awvalid,	// playground/src/sim/sim_dma.scala:13:16
  input         io_dmaAxi_wready,	// playground/src/sim/sim_dma.scala:13:16
  output        io_dmaAxi_wvalid,	// playground/src/sim/sim_dma.scala:13:16
  output [63:0] io_dmaAxi_wdata,	// playground/src/sim/sim_dma.scala:13:16
  output [7:0]  io_dmaAxi_wstrb,	// playground/src/sim/sim_dma.scala:13:16
  output        io_dmaAxi_wlast,	// playground/src/sim/sim_dma.scala:13:16
                io_dmaAxi_bready,	// playground/src/sim/sim_dma.scala:13:16
  input         io_dmaAxi_bvalid,	// playground/src/sim/sim_dma.scala:13:16
                io_dmaAxi_arready,	// playground/src/sim/sim_dma.scala:13:16
  output        io_dmaAxi_arvalid,	// playground/src/sim/sim_dma.scala:13:16
                io_dmaAxi_rready,	// playground/src/sim/sim_dma.scala:13:16
  input         io_dmaAxi_rvalid,	// playground/src/sim/sim_dma.scala:13:16
  input  [63:0] io_dmaAxi_rdata,	// playground/src/sim/sim_dma.scala:13:16
  input         io_dmaAxi_rlast	// playground/src/sim/sim_dma.scala:13:16
);

  reg  [2:0]  state;	// playground/src/sim/sim_dma.scala:18:24
  reg         awvalid_r;	// playground/src/sim/sim_dma.scala:31:30
  reg         wvalid_r;	// playground/src/sim/sim_dma.scala:37:30
  reg  [63:0] wdata_r;	// playground/src/sim/sim_dma.scala:38:30
  reg  [7:0]  wstrb_r;	// playground/src/sim/sim_dma.scala:39:30
  reg         wlast_r;	// playground/src/sim/sim_dma.scala:40:30
  reg         bready_r;	// playground/src/sim/sim_dma.scala:41:30
  reg         arvalid_r;	// playground/src/sim/sim_dma.scala:42:30
  reg         rready_r;	// playground/src/sim/sim_dma.scala:48:30
  reg  [2:0]  count_r;	// playground/src/sim/sim_dma.scala:49:30
  wire        _GEN = state == 3'h1;	// playground/src/sim/sim_dma.scala:12:7, :18:24, :50:18
  wire        _GEN_0 = state == 3'h2;	// playground/src/sim/sim_dma.scala:12:7, :18:24, :50:18
  wire        _GEN_1 = io_dmaAxi_rvalid & rready_r;	// playground/src/sim/sim_dma.scala:48:30, :81:35
  `ifndef SYNTHESIS	// playground/src/sim/sim_dma.scala:82:23
    always @(posedge clock) begin	// playground/src/sim/sim_dma.scala:82:23
      if ((`PRINTF_COND_) & (|state) & ~_GEN & _GEN_0 & _GEN_1 & ~reset)	// playground/src/sim/sim_dma.scala:18:24, :50:18, :81:35, :82:23
        $fwrite(32'h80000002, "dma rdata: %x\n", io_dmaAxi_rdata);	// playground/src/sim/sim_dma.scala:82:23
    end // always @(posedge)
  `endif // not def SYNTHESIS
  always @(posedge clock) begin	// playground/src/sim/sim_dma.scala:12:7
    if (reset) begin	// playground/src/sim/sim_dma.scala:12:7
      state <= 3'h0;	// playground/src/sim/sim_dma.scala:12:7, :18:24
      awvalid_r <= 1'h0;	// playground/src/sim/sim_dma.scala:21:27, :31:30
      wvalid_r <= 1'h0;	// playground/src/sim/sim_dma.scala:21:27, :37:30
      wdata_r <= 64'h0;	// playground/src/sim/sim_dma.scala:19:24, :38:30
      wstrb_r <= 8'h0;	// playground/src/sim/sim_dma.scala:34:30, :39:30
      wlast_r <= 1'h0;	// playground/src/sim/sim_dma.scala:21:27, :40:30
      bready_r <= 1'h0;	// playground/src/sim/sim_dma.scala:21:27, :41:30
      arvalid_r <= 1'h0;	// playground/src/sim/sim_dma.scala:21:27, :42:30
      rready_r <= 1'h0;	// playground/src/sim/sim_dma.scala:21:27, :48:30
      count_r <= 3'h0;	// playground/src/sim/sim_dma.scala:12:7, :49:30
    end
    else begin	// playground/src/sim/sim_dma.scala:12:7
      automatic logic _GEN_2;	// playground/src/sim/sim_dma.scala:74:36
      automatic logic _GEN_3;	// playground/src/sim/sim_dma.scala:50:18
      automatic logic _GEN_4;	// playground/src/sim/sim_dma.scala:90:36
      automatic logic _GEN_5;	// playground/src/sim/sim_dma.scala:31:30, :50:18, :62:27
      automatic logic _GEN_6;	// playground/src/sim/sim_dma.scala:50:18
      automatic logic _GEN_7;	// playground/src/sim/sim_dma.scala:99:35
      automatic logic _GEN_8;	// playground/src/sim/sim_dma.scala:38:30, :50:18, :99:47, :100:25
      automatic logic _GEN_9;	// playground/src/sim/sim_dma.scala:49:30, :50:18
      automatic logic _GEN_10;	// playground/src/sim/sim_dma.scala:49:30, :50:18
      automatic logic _GEN_11;	// playground/src/sim/sim_dma.scala:18:24, :99:47, :104:38, :105:27
      automatic logic _GEN_12;	// playground/src/sim/sim_dma.scala:18:24, :50:18, :113:47, :114:23
      _GEN_2 = io_dmaAxi_arready & arvalid_r;	// playground/src/sim/sim_dma.scala:42:30, :74:36
      _GEN_3 = state == 3'h3;	// playground/src/sim/sim_dma.scala:12:7, :18:24, :50:18
      _GEN_4 = io_dmaAxi_awready & awvalid_r;	// playground/src/sim/sim_dma.scala:31:30, :90:36
      _GEN_5 = ~(|state) | _GEN | _GEN_0;	// playground/src/sim/sim_dma.scala:18:24, :31:30, :50:18, :62:27
      _GEN_6 = state == 3'h4;	// playground/src/sim/sim_dma.scala:12:7, :18:24, :50:18
      _GEN_7 = io_dmaAxi_wready & wvalid_r;	// playground/src/sim/sim_dma.scala:37:30, :99:35
      _GEN_8 = _GEN_6 & _GEN_7;	// playground/src/sim/sim_dma.scala:38:30, :50:18, :99:{35,47}, :100:25
      _GEN_9 = ~(|state) | _GEN | _GEN_0 | _GEN_3;	// playground/src/sim/sim_dma.scala:18:24, :49:30, :50:18
      _GEN_10 = _GEN_9 | ~_GEN_8;	// playground/src/sim/sim_dma.scala:38:30, :49:30, :50:18, :99:47, :100:25
      _GEN_11 = _GEN_7 & wlast_r;	// playground/src/sim/sim_dma.scala:18:24, :40:30, :99:{35,47}, :104:38, :105:27
      _GEN_12 = state == 3'h5 & bready_r & io_dmaAxi_bvalid;	// playground/src/sim/sim_dma.scala:12:7, :18:24, :41:30, :50:18, :113:47, :114:23
      if (|state) begin	// playground/src/sim/sim_dma.scala:18:24, :50:18
        if (_GEN) begin	// playground/src/sim/sim_dma.scala:50:18
          if (_GEN_2)	// playground/src/sim/sim_dma.scala:74:36
            state <= 3'h2;	// playground/src/sim/sim_dma.scala:12:7, :18:24
          rready_r <= _GEN_2 | rready_r;	// playground/src/sim/sim_dma.scala:48:30, :74:{36,49}, :76:26
        end
        else begin	// playground/src/sim/sim_dma.scala:50:18
          automatic logic _GEN_13;	// playground/src/sim/sim_dma.scala:18:24, :81:47, :83:38, :84:27
          _GEN_13 = _GEN_1 & io_dmaAxi_rlast;	// playground/src/sim/sim_dma.scala:18:24, :81:{35,47}, :83:38, :84:27
          if (_GEN_0) begin	// playground/src/sim/sim_dma.scala:50:18
            if (_GEN_13)	// playground/src/sim/sim_dma.scala:18:24, :81:47, :83:38, :84:27
              state <= 3'h0;	// playground/src/sim/sim_dma.scala:12:7, :18:24
          end
          else if (_GEN_3) begin	// playground/src/sim/sim_dma.scala:50:18
            if (_GEN_4)	// playground/src/sim/sim_dma.scala:90:36
              state <= 3'h4;	// playground/src/sim/sim_dma.scala:12:7, :18:24
          end
          else if (_GEN_6) begin	// playground/src/sim/sim_dma.scala:50:18
            if (_GEN_11)	// playground/src/sim/sim_dma.scala:18:24, :99:47, :104:38, :105:27
              state <= 3'h5;	// playground/src/sim/sim_dma.scala:12:7, :18:24
          end
          else if (_GEN_12)	// playground/src/sim/sim_dma.scala:18:24, :50:18, :113:47, :114:23
            state <= 3'h0;	// playground/src/sim/sim_dma.scala:12:7, :18:24
          rready_r <= ~(_GEN_0 & _GEN_13) & rready_r;	// playground/src/sim/sim_dma.scala:18:24, :48:30, :50:18, :81:47, :83:38, :84:27, :85:30
        end
      end
      awvalid_r <= (_GEN_5 | ~(_GEN_3 & _GEN_4)) & awvalid_r;	// playground/src/sim/sim_dma.scala:31:30, :50:18, :62:27, :90:{36,49}, :91:27
      if (~_GEN_5) begin	// playground/src/sim/sim_dma.scala:31:30, :50:18, :62:27
        if (_GEN_3) begin	// playground/src/sim/sim_dma.scala:50:18
          wvalid_r <= _GEN_4 | wvalid_r;	// playground/src/sim/sim_dma.scala:37:30, :90:{36,49}, :94:26
          if (_GEN_4) begin	// playground/src/sim/sim_dma.scala:90:36
            wdata_r <= 64'h1234567887654321;	// playground/src/sim/sim_dma.scala:38:30, :92:25
            wstrb_r <= 8'h10;	// playground/src/sim/sim_dma.scala:39:30, :93:25
          end
        end
        else begin	// playground/src/sim/sim_dma.scala:50:18
          wvalid_r <= ~(_GEN_6 & _GEN_11) & wvalid_r;	// playground/src/sim/sim_dma.scala:18:24, :37:30, :50:18, :99:47, :104:38, :105:27, :106:30
          if (_GEN_8) begin	// playground/src/sim/sim_dma.scala:38:30, :50:18, :99:47, :100:25
            wdata_r <= {8'h0, wdata_r[63:8]};	// playground/src/sim/sim_dma.scala:34:30, :38:30, :100:36
            wstrb_r <= {wstrb_r[6:0], 1'h0};	// playground/src/sim/sim_dma.scala:21:27, :39:30, :101:25
          end
        end
      end
      if (_GEN_10) begin	// playground/src/sim/sim_dma.scala:40:30, :49:30, :50:18
      end
      else	// playground/src/sim/sim_dma.scala:40:30, :50:18
        wlast_r <= ~wlast_r & count_r == 3'h2;	// playground/src/sim/sim_dma.scala:12:7, :40:30, :49:30, :103:{25,36}, :104:38, :107:29
      if (~_GEN_9) begin	// playground/src/sim/sim_dma.scala:49:30, :50:18
        if (_GEN_6)	// playground/src/sim/sim_dma.scala:50:18
          bready_r <= _GEN_11 | bready_r;	// playground/src/sim/sim_dma.scala:18:24, :41:30, :99:47, :104:38, :105:27, :108:30
        else	// playground/src/sim/sim_dma.scala:50:18
          bready_r <= ~_GEN_12 & bready_r;	// playground/src/sim/sim_dma.scala:18:24, :41:30, :50:18, :113:47, :114:23, :115:26
      end
      arvalid_r <= (~(|state) | ~(_GEN & _GEN_2)) & arvalid_r;	// playground/src/sim/sim_dma.scala:18:24, :42:30, :50:18, :52:27, :74:{36,49}, :75:27
      if (_GEN_10) begin	// playground/src/sim/sim_dma.scala:49:30, :50:18
      end
      else	// playground/src/sim/sim_dma.scala:49:30, :50:18
        count_r <= count_r + 3'h1;	// playground/src/sim/sim_dma.scala:12:7, :49:30, :102:36
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// playground/src/sim/sim_dma.scala:12:7
    `ifdef FIRRTL_BEFORE_INITIAL	// playground/src/sim/sim_dma.scala:12:7
      `FIRRTL_BEFORE_INITIAL	// playground/src/sim/sim_dma.scala:12:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// playground/src/sim/sim_dma.scala:12:7
      automatic logic [31:0] _RANDOM[0:7];	// playground/src/sim/sim_dma.scala:12:7
      `ifdef INIT_RANDOM_PROLOG_	// playground/src/sim/sim_dma.scala:12:7
        `INIT_RANDOM_PROLOG_	// playground/src/sim/sim_dma.scala:12:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// playground/src/sim/sim_dma.scala:12:7
        for (logic [3:0] i = 4'h0; i < 4'h8; i += 4'h1) begin
          _RANDOM[i[2:0]] = `RANDOM;	// playground/src/sim/sim_dma.scala:12:7
        end	// playground/src/sim/sim_dma.scala:12:7
        state = _RANDOM[3'h0][2:0];	// playground/src/sim/sim_dma.scala:12:7, :18:24
        awvalid_r = _RANDOM[3'h2][5];	// playground/src/sim/sim_dma.scala:12:7, :31:30
        wvalid_r = _RANDOM[3'h3][23];	// playground/src/sim/sim_dma.scala:12:7, :37:30
        wdata_r = {_RANDOM[3'h3][31:24], _RANDOM[3'h4], _RANDOM[3'h5][23:0]};	// playground/src/sim/sim_dma.scala:12:7, :37:30, :38:30
        wstrb_r = _RANDOM[3'h5][31:24];	// playground/src/sim/sim_dma.scala:12:7, :38:30, :39:30
        wlast_r = _RANDOM[3'h6][0];	// playground/src/sim/sim_dma.scala:12:7, :40:30
        bready_r = _RANDOM[3'h6][1];	// playground/src/sim/sim_dma.scala:12:7, :40:30, :41:30
        arvalid_r = _RANDOM[3'h6][2];	// playground/src/sim/sim_dma.scala:12:7, :40:30, :42:30
        rready_r = _RANDOM[3'h7][18];	// playground/src/sim/sim_dma.scala:12:7, :48:30
        count_r = _RANDOM[3'h7][21:19];	// playground/src/sim/sim_dma.scala:12:7, :48:30, :49:30
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// playground/src/sim/sim_dma.scala:12:7
      `FIRRTL_AFTER_INITIAL	// playground/src/sim/sim_dma.scala:12:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_dmaAxi_awvalid = awvalid_r;	// playground/src/sim/sim_dma.scala:12:7, :31:30
  assign io_dmaAxi_wvalid = wvalid_r;	// playground/src/sim/sim_dma.scala:12:7, :37:30
  assign io_dmaAxi_wdata = wdata_r;	// playground/src/sim/sim_dma.scala:12:7, :38:30
  assign io_dmaAxi_wstrb = wstrb_r;	// playground/src/sim/sim_dma.scala:12:7, :39:30
  assign io_dmaAxi_wlast = wlast_r;	// playground/src/sim/sim_dma.scala:12:7, :40:30
  assign io_dmaAxi_bready = bready_r;	// playground/src/sim/sim_dma.scala:12:7, :41:30
  assign io_dmaAxi_arvalid = arvalid_r;	// playground/src/sim/sim_dma.scala:12:7, :42:30
  assign io_dmaAxi_rready = rready_r;	// playground/src/sim/sim_dma.scala:12:7, :48:30
endmodule

module SimCrossbar(	// playground/src/sim/sim_crossbar.scala:9:7
  input         clock,	// playground/src/sim/sim_crossbar.scala:9:7
                reset,	// playground/src/sim/sim_crossbar.scala:9:7
  output        io_inAxi_wa_ready,	// playground/src/sim/sim_crossbar.scala:10:16
  input         io_inAxi_wa_valid,	// playground/src/sim/sim_crossbar.scala:10:16
  input  [3:0]  io_inAxi_wa_bits_id,	// playground/src/sim/sim_crossbar.scala:10:16
  input  [31:0] io_inAxi_wa_bits_addr,	// playground/src/sim/sim_crossbar.scala:10:16
  input  [7:0]  io_inAxi_wa_bits_len,	// playground/src/sim/sim_crossbar.scala:10:16
  input  [2:0]  io_inAxi_wa_bits_size,	// playground/src/sim/sim_crossbar.scala:10:16
  input  [1:0]  io_inAxi_wa_bits_burst,	// playground/src/sim/sim_crossbar.scala:10:16
  output        io_inAxi_wd_ready,	// playground/src/sim/sim_crossbar.scala:10:16
  input         io_inAxi_wd_valid,	// playground/src/sim/sim_crossbar.scala:10:16
  input  [63:0] io_inAxi_wd_bits_data,	// playground/src/sim/sim_crossbar.scala:10:16
  input  [7:0]  io_inAxi_wd_bits_strb,	// playground/src/sim/sim_crossbar.scala:10:16
  input         io_inAxi_wd_bits_last,	// playground/src/sim/sim_crossbar.scala:10:16
                io_inAxi_wr_ready,	// playground/src/sim/sim_crossbar.scala:10:16
  output        io_inAxi_wr_valid,	// playground/src/sim/sim_crossbar.scala:10:16
  output [3:0]  io_inAxi_wr_bits_id,	// playground/src/sim/sim_crossbar.scala:10:16
  output [1:0]  io_inAxi_wr_bits_resp,	// playground/src/sim/sim_crossbar.scala:10:16
  output        io_inAxi_ra_ready,	// playground/src/sim/sim_crossbar.scala:10:16
  input         io_inAxi_ra_valid,	// playground/src/sim/sim_crossbar.scala:10:16
  input  [3:0]  io_inAxi_ra_bits_id,	// playground/src/sim/sim_crossbar.scala:10:16
  input  [31:0] io_inAxi_ra_bits_addr,	// playground/src/sim/sim_crossbar.scala:10:16
  input  [7:0]  io_inAxi_ra_bits_len,	// playground/src/sim/sim_crossbar.scala:10:16
  input  [2:0]  io_inAxi_ra_bits_size,	// playground/src/sim/sim_crossbar.scala:10:16
  input  [1:0]  io_inAxi_ra_bits_burst,	// playground/src/sim/sim_crossbar.scala:10:16
  input         io_inAxi_rd_ready,	// playground/src/sim/sim_crossbar.scala:10:16
  output        io_inAxi_rd_valid,	// playground/src/sim/sim_crossbar.scala:10:16
  output [3:0]  io_inAxi_rd_bits_id,	// playground/src/sim/sim_crossbar.scala:10:16
  output [63:0] io_inAxi_rd_bits_data,	// playground/src/sim/sim_crossbar.scala:10:16
  output [1:0]  io_inAxi_rd_bits_resp,	// playground/src/sim/sim_crossbar.scala:10:16
  output        io_inAxi_rd_bits_last,	// playground/src/sim/sim_crossbar.scala:10:16
  input         io_memAxi_wa_ready,	// playground/src/sim/sim_crossbar.scala:10:16
  output        io_memAxi_wa_valid,	// playground/src/sim/sim_crossbar.scala:10:16
  output [3:0]  io_memAxi_wa_bits_id,	// playground/src/sim/sim_crossbar.scala:10:16
  output [31:0] io_memAxi_wa_bits_addr,	// playground/src/sim/sim_crossbar.scala:10:16
  output [7:0]  io_memAxi_wa_bits_len,	// playground/src/sim/sim_crossbar.scala:10:16
  output [2:0]  io_memAxi_wa_bits_size,	// playground/src/sim/sim_crossbar.scala:10:16
  output [1:0]  io_memAxi_wa_bits_burst,	// playground/src/sim/sim_crossbar.scala:10:16
  input         io_memAxi_wd_ready,	// playground/src/sim/sim_crossbar.scala:10:16
  output        io_memAxi_wd_valid,	// playground/src/sim/sim_crossbar.scala:10:16
  output [63:0] io_memAxi_wd_bits_data,	// playground/src/sim/sim_crossbar.scala:10:16
  output [7:0]  io_memAxi_wd_bits_strb,	// playground/src/sim/sim_crossbar.scala:10:16
  output        io_memAxi_wd_bits_last,	// playground/src/sim/sim_crossbar.scala:10:16
                io_memAxi_wr_ready,	// playground/src/sim/sim_crossbar.scala:10:16
  input         io_memAxi_wr_valid,	// playground/src/sim/sim_crossbar.scala:10:16
  input  [3:0]  io_memAxi_wr_bits_id,	// playground/src/sim/sim_crossbar.scala:10:16
  input  [1:0]  io_memAxi_wr_bits_resp,	// playground/src/sim/sim_crossbar.scala:10:16
  input         io_memAxi_ra_ready,	// playground/src/sim/sim_crossbar.scala:10:16
  output        io_memAxi_ra_valid,	// playground/src/sim/sim_crossbar.scala:10:16
  output [3:0]  io_memAxi_ra_bits_id,	// playground/src/sim/sim_crossbar.scala:10:16
  output [31:0] io_memAxi_ra_bits_addr,	// playground/src/sim/sim_crossbar.scala:10:16
  output [7:0]  io_memAxi_ra_bits_len,	// playground/src/sim/sim_crossbar.scala:10:16
  output [2:0]  io_memAxi_ra_bits_size,	// playground/src/sim/sim_crossbar.scala:10:16
  output [1:0]  io_memAxi_ra_bits_burst,	// playground/src/sim/sim_crossbar.scala:10:16
  output        io_memAxi_rd_ready,	// playground/src/sim/sim_crossbar.scala:10:16
  input         io_memAxi_rd_valid,	// playground/src/sim/sim_crossbar.scala:10:16
  input  [3:0]  io_memAxi_rd_bits_id,	// playground/src/sim/sim_crossbar.scala:10:16
  input  [63:0] io_memAxi_rd_bits_data,	// playground/src/sim/sim_crossbar.scala:10:16
  input  [1:0]  io_memAxi_rd_bits_resp,	// playground/src/sim/sim_crossbar.scala:10:16
  input         io_memAxi_rd_bits_last,	// playground/src/sim/sim_crossbar.scala:10:16
                io_mmioAxi_wa_ready,	// playground/src/sim/sim_crossbar.scala:10:16
  output        io_mmioAxi_wa_valid,	// playground/src/sim/sim_crossbar.scala:10:16
  output [31:0] io_mmioAxi_wa_bits_addr,	// playground/src/sim/sim_crossbar.scala:10:16
  input         io_mmioAxi_wd_ready,	// playground/src/sim/sim_crossbar.scala:10:16
  output        io_mmioAxi_wd_valid,	// playground/src/sim/sim_crossbar.scala:10:16
  output [63:0] io_mmioAxi_wd_bits_data,	// playground/src/sim/sim_crossbar.scala:10:16
  output [7:0]  io_mmioAxi_wd_bits_strb,	// playground/src/sim/sim_crossbar.scala:10:16
  output        io_mmioAxi_wd_bits_last,	// playground/src/sim/sim_crossbar.scala:10:16
  input         io_mmioAxi_ra_ready,	// playground/src/sim/sim_crossbar.scala:10:16
  output        io_mmioAxi_ra_valid,	// playground/src/sim/sim_crossbar.scala:10:16
  output [31:0] io_mmioAxi_ra_bits_addr,	// playground/src/sim/sim_crossbar.scala:10:16
  output        io_mmioAxi_rd_ready,	// playground/src/sim/sim_crossbar.scala:10:16
  input         io_mmioAxi_rd_valid,	// playground/src/sim/sim_crossbar.scala:10:16
  input  [63:0] io_mmioAxi_rd_bits_data,	// playground/src/sim/sim_crossbar.scala:10:16
  input         io_mmioAxi_rd_bits_last	// playground/src/sim/sim_crossbar.scala:10:16
);

  reg  [1:0]       state;	// playground/src/sim/sim_crossbar.scala:19:24
  wire             _GEN = state == 2'h0;	// playground/src/axi/axi.scala:58:23, :68:23, playground/src/sim/sim_crossbar.scala:10:16, :19:24, :20:18, :40:22
  wire             _GEN_0 =
    io_inAxi_ra_valid
    & (io_inAxi_ra_bits_addr > 32'h90000000 | ~(io_inAxi_ra_bits_addr[31]))
    | io_inAxi_wa_valid
    & (io_inAxi_wa_bits_addr > 32'h90000000 | ~(io_inAxi_wa_bits_addr[31]));	// playground/src/sim/sim_crossbar.scala:25:{37,63,94,119,152,174,200,231,256}
  wire             _GEN_1 = io_inAxi_ra_valid | io_inAxi_wa_valid;	// playground/src/sim/sim_crossbar.scala:28:42
  wire             _GEN_2 = _GEN_0 | ~_GEN_1;	// playground/src/sim/sim_crossbar.scala:25:{152,289}, :27:26, :28:{42,63}
  wire             _GEN_3 = state == 2'h1;	// playground/src/sim/sim_crossbar.scala:19:24, :20:18, :29:23
  wire             io_memAxi_wd_valid_0 =
    _GEN ? ~_GEN_0 & _GEN_1 & io_inAxi_wd_valid : _GEN_3 & io_inAxi_wd_valid;	// playground/src/axi/axi.scala:84:18, :87:18, playground/src/sim/sim_crossbar.scala:20:18, :25:{152,289}, :28:{42,63}, :34:22
  wire             io_memAxi_wd_bits_last_0 =
    _GEN ? ~_GEN_0 & _GEN_1 & io_inAxi_wd_bits_last : _GEN_3 & io_inAxi_wd_bits_last;	// playground/src/axi/axi.scala:50:23, :87:18, playground/src/sim/sim_crossbar.scala:20:18, :25:{152,289}, :28:{42,63}, :34:22
  wire             _GEN_4 = state == 2'h2;	// playground/src/sim/sim_crossbar.scala:19:24, :20:18, :26:23
  wire [3:0][63:0] _GEN_5 =
    {{64'h0},
     {io_mmioAxi_rd_bits_data},
     {io_memAxi_rd_bits_data},
     {_GEN_0 ? io_mmioAxi_rd_bits_data : _GEN_1 ? io_memAxi_rd_bits_data : 64'h0}};	// playground/src/axi/axi.scala:68:{23,38}, playground/src/sim/sim_crossbar.scala:20:18, :25:{152,289}, :27:26, :28:{42,63}, :30:26, :34:22, :40:22
  wire             _GEN_6 = _GEN_3 | ~_GEN_4;	// playground/src/axi/axi.scala:41:23, playground/src/sim/sim_crossbar.scala:20:18
  wire             io_mmioAxi_wd_valid_0 =
    _GEN ? _GEN_0 & io_inAxi_wd_valid : ~_GEN_3 & _GEN_4 & io_inAxi_wd_valid;	// playground/src/axi/axi.scala:84:18, :87:18, playground/src/sim/sim_crossbar.scala:20:18, :25:{152,289}, :27:26
  wire             io_mmioAxi_wd_bits_last_0 =
    _GEN ? _GEN_0 & io_inAxi_wd_bits_last : ~_GEN_3 & _GEN_4 & io_inAxi_wd_bits_last;	// playground/src/axi/axi.scala:50:23, :87:18, playground/src/sim/sim_crossbar.scala:20:18, :25:{152,289}, :27:26
  always @(posedge clock) begin	// playground/src/sim/sim_crossbar.scala:9:7
    if (reset)	// playground/src/sim/sim_crossbar.scala:9:7
      state <= 2'h0;	// playground/src/axi/axi.scala:58:23, :68:23, playground/src/sim/sim_crossbar.scala:10:16, :19:24, :20:18, :40:22
    else if (_GEN) begin	// playground/src/sim/sim_crossbar.scala:20:18
      if (_GEN_0)	// playground/src/sim/sim_crossbar.scala:25:152
        state <= 2'h2;	// playground/src/sim/sim_crossbar.scala:19:24, :26:23
      else if (_GEN_1)	// playground/src/sim/sim_crossbar.scala:28:42
        state <= 2'h1;	// playground/src/sim/sim_crossbar.scala:19:24, :29:23
    end
    else if (_GEN_3
               ? io_memAxi_rd_valid & io_memAxi_rd_bits_last | io_memAxi_wd_valid_0
                 & io_memAxi_wd_bits_last_0
               : _GEN_4
                 & (io_mmioAxi_rd_valid & io_mmioAxi_rd_bits_last | io_mmioAxi_wd_valid_0
                    & io_mmioAxi_wd_bits_last_0))	// playground/src/sim/sim_crossbar.scala:19:24, :20:18, :25:289, :35:{38,65,88,115}, :36:23, :41:{39,67,91,119}, :42:23
      state <= 2'h0;	// playground/src/axi/axi.scala:58:23, :68:23, playground/src/sim/sim_crossbar.scala:10:16, :19:24, :20:18, :40:22
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// playground/src/sim/sim_crossbar.scala:9:7
    `ifdef FIRRTL_BEFORE_INITIAL	// playground/src/sim/sim_crossbar.scala:9:7
      `FIRRTL_BEFORE_INITIAL	// playground/src/sim/sim_crossbar.scala:9:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// playground/src/sim/sim_crossbar.scala:9:7
      automatic logic [31:0] _RANDOM[0:0];	// playground/src/sim/sim_crossbar.scala:9:7
      `ifdef INIT_RANDOM_PROLOG_	// playground/src/sim/sim_crossbar.scala:9:7
        `INIT_RANDOM_PROLOG_	// playground/src/sim/sim_crossbar.scala:9:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// playground/src/sim/sim_crossbar.scala:9:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// playground/src/sim/sim_crossbar.scala:9:7
        state = _RANDOM[/*Zero width*/ 1'b0][1:0];	// playground/src/sim/sim_crossbar.scala:9:7, :19:24
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// playground/src/sim/sim_crossbar.scala:9:7
      `FIRRTL_AFTER_INITIAL	// playground/src/sim/sim_crossbar.scala:9:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_inAxi_wa_ready =
    _GEN
      ? (_GEN_0 ? io_mmioAxi_wa_ready : ~_GEN_1 | io_memAxi_wa_ready)
      : _GEN_3 ? io_memAxi_wa_ready : _GEN_4 & io_mmioAxi_wa_ready;	// playground/src/axi/axi.scala:101:18, playground/src/sim/sim_crossbar.scala:9:7, :20:18, :23:31, :25:{152,289}, :27:26, :28:{42,63}, :30:26, :34:22, :40:22
  assign io_inAxi_wd_ready =
    _GEN
      ? (_GEN_0 ? io_mmioAxi_wd_ready : _GEN_1 & io_memAxi_wd_ready)
      : _GEN_3 ? io_memAxi_wd_ready : _GEN_4 & io_mmioAxi_wd_ready;	// playground/src/axi/axi.scala:102:18, playground/src/sim/sim_crossbar.scala:9:7, :20:18, :25:{152,289}, :27:26, :28:{42,63}, :30:26, :34:22, :40:22
  assign io_inAxi_wr_valid =
    _GEN ? _GEN_0 | ~_GEN_1 | io_memAxi_wr_valid : _GEN_3 ? io_memAxi_wr_valid : _GEN_4;	// playground/src/sim/sim_crossbar.scala:9:7, :20:18, :25:{152,289}, :27:26, :28:{42,63}, :34:22
  assign io_inAxi_wr_bits_id =
    _GEN ? (_GEN_2 ? 4'h0 : io_memAxi_wr_bits_id) : _GEN_3 ? io_memAxi_wr_bits_id : 4'h0;	// playground/src/axi/axi.scala:58:23, :68:23, playground/src/sim/sim_crossbar.scala:9:7, :10:16, :20:18, :25:289, :27:26, :28:63, :34:22, :40:22
  assign io_inAxi_wr_bits_resp =
    _GEN
      ? (_GEN_2 ? 2'h0 : io_memAxi_wr_bits_resp)
      : _GEN_3 ? io_memAxi_wr_bits_resp : 2'h0;	// playground/src/axi/axi.scala:58:23, :68:23, playground/src/sim/sim_crossbar.scala:9:7, :10:16, :20:18, :25:289, :27:26, :28:63, :34:22, :40:22
  assign io_inAxi_ra_ready =
    _GEN
      ? (_GEN_0 ? io_mmioAxi_ra_ready : ~_GEN_1 | io_memAxi_ra_ready)
      : _GEN_3 ? io_memAxi_ra_ready : _GEN_4 & io_mmioAxi_ra_ready;	// playground/src/axi/axi.scala:104:18, playground/src/sim/sim_crossbar.scala:9:7, :20:18, :22:31, :25:{152,289}, :27:26, :28:{42,63}, :30:26, :34:22, :40:22
  assign io_inAxi_rd_valid =
    _GEN
      ? (_GEN_0 ? io_mmioAxi_rd_valid : _GEN_1 & io_memAxi_rd_valid)
      : _GEN_3 ? io_memAxi_rd_valid : _GEN_4 & io_mmioAxi_rd_valid;	// playground/src/axi/axi.scala:105:18, playground/src/sim/sim_crossbar.scala:9:7, :20:18, :25:{152,289}, :27:26, :28:{42,63}, :30:26, :34:22, :40:22
  assign io_inAxi_rd_bits_id =
    _GEN ? (_GEN_2 ? 4'h0 : io_memAxi_rd_bits_id) : _GEN_3 ? io_memAxi_rd_bits_id : 4'h0;	// playground/src/axi/axi.scala:58:23, :68:23, playground/src/sim/sim_crossbar.scala:9:7, :10:16, :20:18, :25:289, :27:26, :28:63, :34:22, :40:22
  assign io_inAxi_rd_bits_data = _GEN_5[state];	// playground/src/axi/axi.scala:68:23, playground/src/sim/sim_crossbar.scala:9:7, :19:24, :20:18, :25:289, :34:22, :40:22
  assign io_inAxi_rd_bits_resp =
    _GEN
      ? (_GEN_2 ? 2'h0 : io_memAxi_rd_bits_resp)
      : _GEN_3 ? io_memAxi_rd_bits_resp : 2'h0;	// playground/src/axi/axi.scala:58:23, :68:23, playground/src/sim/sim_crossbar.scala:9:7, :10:16, :20:18, :25:289, :27:26, :28:63, :34:22, :40:22
  assign io_inAxi_rd_bits_last =
    _GEN
      ? (_GEN_0 ? io_mmioAxi_rd_bits_last : _GEN_1 & io_memAxi_rd_bits_last)
      : _GEN_3 ? io_memAxi_rd_bits_last : _GEN_4 & io_mmioAxi_rd_bits_last;	// playground/src/axi/axi.scala:68:23, playground/src/sim/sim_crossbar.scala:9:7, :20:18, :25:{152,289}, :27:26, :28:{42,63}, :30:26, :34:22, :40:22
  assign io_memAxi_wa_valid =
    _GEN ? ~_GEN_0 & _GEN_1 & io_inAxi_wa_valid : _GEN_3 & io_inAxi_wa_valid;	// playground/src/axi/axi.scala:83:18, :87:18, playground/src/sim/sim_crossbar.scala:9:7, :20:18, :25:{152,289}, :28:{42,63}, :34:22
  assign io_memAxi_wa_bits_id =
    _GEN ? (_GEN_2 ? 4'h0 : io_inAxi_wa_bits_id) : _GEN_3 ? io_inAxi_wa_bits_id : 4'h0;	// playground/src/axi/axi.scala:41:23, :58:23, :68:23, playground/src/sim/sim_crossbar.scala:9:7, :10:16, :20:18, :25:289, :27:26, :28:63, :34:22, :40:22
  assign io_memAxi_wa_bits_addr =
    _GEN
      ? (_GEN_2 ? 32'h0 : io_inAxi_wa_bits_addr)
      : _GEN_3 ? io_inAxi_wa_bits_addr : 32'h0;	// playground/src/axi/axi.scala:41:{23,38}, playground/src/sim/sim_crossbar.scala:9:7, :20:18, :25:289, :27:26, :28:63, :34:22
  assign io_memAxi_wa_bits_len =
    _GEN ? (_GEN_2 ? 8'h0 : io_inAxi_wa_bits_len) : _GEN_3 ? io_inAxi_wa_bits_len : 8'h0;	// playground/src/axi/axi.scala:41:{23,38}, playground/src/sim/sim_crossbar.scala:9:7, :20:18, :25:289, :27:26, :28:63, :34:22
  assign io_memAxi_wa_bits_size =
    _GEN
      ? (_GEN_2 ? 3'h0 : io_inAxi_wa_bits_size)
      : _GEN_3 ? io_inAxi_wa_bits_size : 3'h0;	// playground/src/axi/axi.scala:41:{23,38}, playground/src/sim/sim_crossbar.scala:9:7, :20:18, :25:289, :27:26, :28:63, :34:22
  assign io_memAxi_wa_bits_burst =
    _GEN
      ? (_GEN_2 ? 2'h0 : io_inAxi_wa_bits_burst)
      : _GEN_3 ? io_inAxi_wa_bits_burst : 2'h0;	// playground/src/axi/axi.scala:41:23, :58:23, :68:23, playground/src/sim/sim_crossbar.scala:9:7, :10:16, :20:18, :25:289, :27:26, :28:63, :34:22, :40:22
  assign io_memAxi_wd_valid = io_memAxi_wd_valid_0;	// playground/src/sim/sim_crossbar.scala:9:7, :20:18, :25:289
  assign io_memAxi_wd_bits_data =
    _GEN
      ? (_GEN_2 ? 64'h0 : io_inAxi_wd_bits_data)
      : _GEN_3 ? io_inAxi_wd_bits_data : 64'h0;	// playground/src/axi/axi.scala:50:23, :68:38, playground/src/sim/sim_crossbar.scala:9:7, :20:18, :25:289, :27:26, :28:63, :34:22
  assign io_memAxi_wd_bits_strb =
    _GEN
      ? (_GEN_2 ? 8'h0 : io_inAxi_wd_bits_strb)
      : _GEN_3 ? io_inAxi_wd_bits_strb : 8'h0;	// playground/src/axi/axi.scala:41:38, :50:23, playground/src/sim/sim_crossbar.scala:9:7, :20:18, :25:289, :27:26, :28:63, :34:22
  assign io_memAxi_wd_bits_last = io_memAxi_wd_bits_last_0;	// playground/src/sim/sim_crossbar.scala:9:7, :20:18, :25:289
  assign io_memAxi_wr_ready =
    _GEN ? ~_GEN_0 & _GEN_1 & io_inAxi_wr_ready : _GEN_3 & io_inAxi_wr_ready;	// playground/src/axi/axi.scala:85:18, :87:18, playground/src/sim/sim_crossbar.scala:9:7, :20:18, :25:{152,289}, :28:{42,63}, :34:22
  assign io_memAxi_ra_valid =
    _GEN ? ~_GEN_0 & _GEN_1 & io_inAxi_ra_valid : _GEN_3 & io_inAxi_ra_valid;	// playground/src/axi/axi.scala:86:18, :87:18, playground/src/sim/sim_crossbar.scala:9:7, :20:18, :25:{152,289}, :28:{42,63}, :34:22
  assign io_memAxi_ra_bits_id =
    _GEN ? (_GEN_2 ? 4'h0 : io_inAxi_ra_bits_id) : _GEN_3 ? io_inAxi_ra_bits_id : 4'h0;	// playground/src/axi/axi.scala:41:23, :58:23, :68:23, playground/src/sim/sim_crossbar.scala:9:7, :10:16, :20:18, :25:289, :27:26, :28:63, :34:22, :40:22
  assign io_memAxi_ra_bits_addr =
    _GEN
      ? (_GEN_2 ? 32'h0 : io_inAxi_ra_bits_addr)
      : _GEN_3 ? io_inAxi_ra_bits_addr : 32'h0;	// playground/src/axi/axi.scala:41:{23,38}, playground/src/sim/sim_crossbar.scala:9:7, :20:18, :25:289, :27:26, :28:63, :34:22
  assign io_memAxi_ra_bits_len =
    _GEN ? (_GEN_2 ? 8'h0 : io_inAxi_ra_bits_len) : _GEN_3 ? io_inAxi_ra_bits_len : 8'h0;	// playground/src/axi/axi.scala:41:{23,38}, playground/src/sim/sim_crossbar.scala:9:7, :20:18, :25:289, :27:26, :28:63, :34:22
  assign io_memAxi_ra_bits_size =
    _GEN
      ? (_GEN_2 ? 3'h0 : io_inAxi_ra_bits_size)
      : _GEN_3 ? io_inAxi_ra_bits_size : 3'h0;	// playground/src/axi/axi.scala:41:{23,38}, playground/src/sim/sim_crossbar.scala:9:7, :20:18, :25:289, :27:26, :28:63, :34:22
  assign io_memAxi_ra_bits_burst =
    _GEN
      ? (_GEN_2 ? 2'h0 : io_inAxi_ra_bits_burst)
      : _GEN_3 ? io_inAxi_ra_bits_burst : 2'h0;	// playground/src/axi/axi.scala:41:23, :58:23, :68:23, playground/src/sim/sim_crossbar.scala:9:7, :10:16, :20:18, :25:289, :27:26, :28:63, :34:22, :40:22
  assign io_memAxi_rd_ready =
    _GEN ? ~_GEN_0 & _GEN_1 & io_inAxi_rd_ready : _GEN_3 & io_inAxi_rd_ready;	// playground/src/axi/axi.scala:87:18, playground/src/sim/sim_crossbar.scala:9:7, :20:18, :25:{152,289}, :28:{42,63}, :34:22
  assign io_mmioAxi_wa_valid =
    _GEN ? _GEN_0 & io_inAxi_wa_valid : ~_GEN_3 & _GEN_4 & io_inAxi_wa_valid;	// playground/src/axi/axi.scala:83:18, :87:18, playground/src/sim/sim_crossbar.scala:9:7, :20:18, :25:{152,289}, :27:26
  assign io_mmioAxi_wa_bits_addr =
    _GEN
      ? (_GEN_0 ? io_inAxi_wa_bits_addr : 32'h0)
      : _GEN_6 ? 32'h0 : io_inAxi_wa_bits_addr;	// playground/src/axi/axi.scala:41:{23,38}, playground/src/sim/sim_crossbar.scala:9:7, :20:18, :25:{152,289}, :27:26
  assign io_mmioAxi_wd_valid = io_mmioAxi_wd_valid_0;	// playground/src/sim/sim_crossbar.scala:9:7, :20:18, :25:289
  assign io_mmioAxi_wd_bits_data =
    _GEN
      ? (_GEN_0 ? io_inAxi_wd_bits_data : 64'h0)
      : _GEN_6 ? 64'h0 : io_inAxi_wd_bits_data;	// playground/src/axi/axi.scala:41:23, :50:23, :68:38, playground/src/sim/sim_crossbar.scala:9:7, :20:18, :25:{152,289}, :27:26
  assign io_mmioAxi_wd_bits_strb =
    _GEN
      ? (_GEN_0 ? io_inAxi_wd_bits_strb : 8'h0)
      : _GEN_6 ? 8'h0 : io_inAxi_wd_bits_strb;	// playground/src/axi/axi.scala:41:{23,38}, :50:23, playground/src/sim/sim_crossbar.scala:9:7, :20:18, :25:{152,289}, :27:26
  assign io_mmioAxi_wd_bits_last = io_mmioAxi_wd_bits_last_0;	// playground/src/sim/sim_crossbar.scala:9:7, :20:18, :25:289
  assign io_mmioAxi_ra_valid =
    _GEN ? _GEN_0 & io_inAxi_ra_valid : ~_GEN_3 & _GEN_4 & io_inAxi_ra_valid;	// playground/src/axi/axi.scala:86:18, :87:18, playground/src/sim/sim_crossbar.scala:9:7, :20:18, :25:{152,289}, :27:26
  assign io_mmioAxi_ra_bits_addr =
    _GEN
      ? (_GEN_0 ? io_inAxi_ra_bits_addr : 32'h0)
      : _GEN_6 ? 32'h0 : io_inAxi_ra_bits_addr;	// playground/src/axi/axi.scala:41:{23,38}, playground/src/sim/sim_crossbar.scala:9:7, :20:18, :25:{152,289}, :27:26
  assign io_mmioAxi_rd_ready =
    _GEN ? _GEN_0 & io_inAxi_rd_ready : ~_GEN_3 & _GEN_4 & io_inAxi_rd_ready;	// playground/src/axi/axi.scala:87:18, playground/src/sim/sim_crossbar.scala:9:7, :20:18, :25:{152,289}, :27:26
endmodule

module TransAXI(	// playground/src/sim/bus.scala:9:7
  output        io_raw_axi_awready,	// playground/src/sim/bus.scala:10:16
  input         io_raw_axi_awvalid,	// playground/src/sim/bus.scala:10:16
  input  [31:0] io_raw_axi_awaddr,	// playground/src/sim/bus.scala:10:16
  input  [3:0]  io_raw_axi_awid,	// playground/src/sim/bus.scala:10:16
  input  [7:0]  io_raw_axi_awlen,	// playground/src/sim/bus.scala:10:16
  input  [2:0]  io_raw_axi_awsize,	// playground/src/sim/bus.scala:10:16
  input  [1:0]  io_raw_axi_awburst,	// playground/src/sim/bus.scala:10:16
  output        io_raw_axi_wready,	// playground/src/sim/bus.scala:10:16
  input         io_raw_axi_wvalid,	// playground/src/sim/bus.scala:10:16
  input  [63:0] io_raw_axi_wdata,	// playground/src/sim/bus.scala:10:16
  input  [7:0]  io_raw_axi_wstrb,	// playground/src/sim/bus.scala:10:16
  input         io_raw_axi_wlast,	// playground/src/sim/bus.scala:10:16
                io_raw_axi_bready,	// playground/src/sim/bus.scala:10:16
  output        io_raw_axi_bvalid,	// playground/src/sim/bus.scala:10:16
  output [1:0]  io_raw_axi_bresp,	// playground/src/sim/bus.scala:10:16
  output [3:0]  io_raw_axi_bid,	// playground/src/sim/bus.scala:10:16
  output        io_raw_axi_arready,	// playground/src/sim/bus.scala:10:16
  input         io_raw_axi_arvalid,	// playground/src/sim/bus.scala:10:16
  input  [31:0] io_raw_axi_araddr,	// playground/src/sim/bus.scala:10:16
  input  [3:0]  io_raw_axi_arid,	// playground/src/sim/bus.scala:10:16
  input  [7:0]  io_raw_axi_arlen,	// playground/src/sim/bus.scala:10:16
  input  [2:0]  io_raw_axi_arsize,	// playground/src/sim/bus.scala:10:16
  input  [1:0]  io_raw_axi_arburst,	// playground/src/sim/bus.scala:10:16
  input         io_raw_axi_rready,	// playground/src/sim/bus.scala:10:16
  output        io_raw_axi_rvalid,	// playground/src/sim/bus.scala:10:16
  output [1:0]  io_raw_axi_rresp,	// playground/src/sim/bus.scala:10:16
  output [63:0] io_raw_axi_rdata,	// playground/src/sim/bus.scala:10:16
  output        io_raw_axi_rlast,	// playground/src/sim/bus.scala:10:16
  output [3:0]  io_raw_axi_rid,	// playground/src/sim/bus.scala:10:16
  input         io_bun_axi_wa_ready,	// playground/src/sim/bus.scala:10:16
  output        io_bun_axi_wa_valid,	// playground/src/sim/bus.scala:10:16
  output [3:0]  io_bun_axi_wa_bits_id,	// playground/src/sim/bus.scala:10:16
  output [31:0] io_bun_axi_wa_bits_addr,	// playground/src/sim/bus.scala:10:16
  output [7:0]  io_bun_axi_wa_bits_len,	// playground/src/sim/bus.scala:10:16
  output [2:0]  io_bun_axi_wa_bits_size,	// playground/src/sim/bus.scala:10:16
  output [1:0]  io_bun_axi_wa_bits_burst,	// playground/src/sim/bus.scala:10:16
  input         io_bun_axi_wd_ready,	// playground/src/sim/bus.scala:10:16
  output        io_bun_axi_wd_valid,	// playground/src/sim/bus.scala:10:16
  output [63:0] io_bun_axi_wd_bits_data,	// playground/src/sim/bus.scala:10:16
  output [7:0]  io_bun_axi_wd_bits_strb,	// playground/src/sim/bus.scala:10:16
  output        io_bun_axi_wd_bits_last,	// playground/src/sim/bus.scala:10:16
                io_bun_axi_wr_ready,	// playground/src/sim/bus.scala:10:16
  input         io_bun_axi_wr_valid,	// playground/src/sim/bus.scala:10:16
  input  [3:0]  io_bun_axi_wr_bits_id,	// playground/src/sim/bus.scala:10:16
  input  [1:0]  io_bun_axi_wr_bits_resp,	// playground/src/sim/bus.scala:10:16
  input         io_bun_axi_ra_ready,	// playground/src/sim/bus.scala:10:16
  output        io_bun_axi_ra_valid,	// playground/src/sim/bus.scala:10:16
  output [3:0]  io_bun_axi_ra_bits_id,	// playground/src/sim/bus.scala:10:16
  output [31:0] io_bun_axi_ra_bits_addr,	// playground/src/sim/bus.scala:10:16
  output [7:0]  io_bun_axi_ra_bits_len,	// playground/src/sim/bus.scala:10:16
  output [2:0]  io_bun_axi_ra_bits_size,	// playground/src/sim/bus.scala:10:16
  output [1:0]  io_bun_axi_ra_bits_burst,	// playground/src/sim/bus.scala:10:16
  output        io_bun_axi_rd_ready,	// playground/src/sim/bus.scala:10:16
  input         io_bun_axi_rd_valid,	// playground/src/sim/bus.scala:10:16
  input  [3:0]  io_bun_axi_rd_bits_id,	// playground/src/sim/bus.scala:10:16
  input  [63:0] io_bun_axi_rd_bits_data,	// playground/src/sim/bus.scala:10:16
  input  [1:0]  io_bun_axi_rd_bits_resp,	// playground/src/sim/bus.scala:10:16
  input         io_bun_axi_rd_bits_last	// playground/src/sim/bus.scala:10:16
);

  assign io_raw_axi_awready = io_bun_axi_wa_ready;	// playground/src/sim/bus.scala:9:7
  assign io_raw_axi_wready = io_bun_axi_wd_ready;	// playground/src/sim/bus.scala:9:7
  assign io_raw_axi_bvalid = io_bun_axi_wr_valid;	// playground/src/sim/bus.scala:9:7
  assign io_raw_axi_bresp = io_bun_axi_wr_bits_resp;	// playground/src/sim/bus.scala:9:7
  assign io_raw_axi_bid = io_bun_axi_wr_bits_id;	// playground/src/sim/bus.scala:9:7
  assign io_raw_axi_arready = io_bun_axi_ra_ready;	// playground/src/sim/bus.scala:9:7
  assign io_raw_axi_rvalid = io_bun_axi_rd_valid;	// playground/src/sim/bus.scala:9:7
  assign io_raw_axi_rresp = io_bun_axi_rd_bits_resp;	// playground/src/sim/bus.scala:9:7
  assign io_raw_axi_rdata = io_bun_axi_rd_bits_data;	// playground/src/sim/bus.scala:9:7
  assign io_raw_axi_rlast = io_bun_axi_rd_bits_last;	// playground/src/sim/bus.scala:9:7
  assign io_raw_axi_rid = io_bun_axi_rd_bits_id;	// playground/src/sim/bus.scala:9:7
  assign io_bun_axi_wa_valid = io_raw_axi_awvalid;	// playground/src/sim/bus.scala:9:7
  assign io_bun_axi_wa_bits_id = io_raw_axi_awid;	// playground/src/sim/bus.scala:9:7
  assign io_bun_axi_wa_bits_addr = io_raw_axi_awaddr;	// playground/src/sim/bus.scala:9:7
  assign io_bun_axi_wa_bits_len = io_raw_axi_awlen;	// playground/src/sim/bus.scala:9:7
  assign io_bun_axi_wa_bits_size = io_raw_axi_awsize;	// playground/src/sim/bus.scala:9:7
  assign io_bun_axi_wa_bits_burst = io_raw_axi_awburst;	// playground/src/sim/bus.scala:9:7
  assign io_bun_axi_wd_valid = io_raw_axi_wvalid;	// playground/src/sim/bus.scala:9:7
  assign io_bun_axi_wd_bits_data = io_raw_axi_wdata;	// playground/src/sim/bus.scala:9:7
  assign io_bun_axi_wd_bits_strb = io_raw_axi_wstrb;	// playground/src/sim/bus.scala:9:7
  assign io_bun_axi_wd_bits_last = io_raw_axi_wlast;	// playground/src/sim/bus.scala:9:7
  assign io_bun_axi_wr_ready = io_raw_axi_bready;	// playground/src/sim/bus.scala:9:7
  assign io_bun_axi_ra_valid = io_raw_axi_arvalid;	// playground/src/sim/bus.scala:9:7
  assign io_bun_axi_ra_bits_id = io_raw_axi_arid;	// playground/src/sim/bus.scala:9:7
  assign io_bun_axi_ra_bits_addr = io_raw_axi_araddr;	// playground/src/sim/bus.scala:9:7
  assign io_bun_axi_ra_bits_len = io_raw_axi_arlen;	// playground/src/sim/bus.scala:9:7
  assign io_bun_axi_ra_bits_size = io_raw_axi_arsize;	// playground/src/sim/bus.scala:9:7
  assign io_bun_axi_ra_bits_burst = io_raw_axi_arburst;	// playground/src/sim/bus.scala:9:7
  assign io_bun_axi_rd_ready = io_raw_axi_rready;	// playground/src/sim/bus.scala:9:7
endmodule

module newtop(	// playground/src/sim/sim_core.scala:17:7
  input         clock,	// playground/src/sim/sim_core.scala:17:7
                reset,	// playground/src/sim/sim_core.scala:17:7
                io_initMemEn,	// playground/src/sim/sim_core.scala:19:16
  input  [31:0] io_initMemAddr,	// playground/src/sim/sim_core.scala:19:16
  input  [7:0]  io_initMemData,	// playground/src/sim/sim_core.scala:19:16
  output        io_uart_valid,	// playground/src/sim/sim_core.scala:19:16
  output [7:0]  io_uart_ch	// playground/src/sim/sim_core.scala:19:16
);

  wire        _transAxi_io_raw_axi_awready;	// playground/src/sim/sim_core.scala:26:26
  wire        _transAxi_io_raw_axi_wready;	// playground/src/sim/sim_core.scala:26:26
  wire        _transAxi_io_raw_axi_bvalid;	// playground/src/sim/sim_core.scala:26:26
  wire [1:0]  _transAxi_io_raw_axi_bresp;	// playground/src/sim/sim_core.scala:26:26
  wire [3:0]  _transAxi_io_raw_axi_bid;	// playground/src/sim/sim_core.scala:26:26
  wire        _transAxi_io_raw_axi_arready;	// playground/src/sim/sim_core.scala:26:26
  wire        _transAxi_io_raw_axi_rvalid;	// playground/src/sim/sim_core.scala:26:26
  wire [1:0]  _transAxi_io_raw_axi_rresp;	// playground/src/sim/sim_core.scala:26:26
  wire [63:0] _transAxi_io_raw_axi_rdata;	// playground/src/sim/sim_core.scala:26:26
  wire        _transAxi_io_raw_axi_rlast;	// playground/src/sim/sim_core.scala:26:26
  wire [3:0]  _transAxi_io_raw_axi_rid;	// playground/src/sim/sim_core.scala:26:26
  wire        _transAxi_io_bun_axi_wa_valid;	// playground/src/sim/sim_core.scala:26:26
  wire [3:0]  _transAxi_io_bun_axi_wa_bits_id;	// playground/src/sim/sim_core.scala:26:26
  wire [31:0] _transAxi_io_bun_axi_wa_bits_addr;	// playground/src/sim/sim_core.scala:26:26
  wire [7:0]  _transAxi_io_bun_axi_wa_bits_len;	// playground/src/sim/sim_core.scala:26:26
  wire [2:0]  _transAxi_io_bun_axi_wa_bits_size;	// playground/src/sim/sim_core.scala:26:26
  wire [1:0]  _transAxi_io_bun_axi_wa_bits_burst;	// playground/src/sim/sim_core.scala:26:26
  wire        _transAxi_io_bun_axi_wd_valid;	// playground/src/sim/sim_core.scala:26:26
  wire [63:0] _transAxi_io_bun_axi_wd_bits_data;	// playground/src/sim/sim_core.scala:26:26
  wire [7:0]  _transAxi_io_bun_axi_wd_bits_strb;	// playground/src/sim/sim_core.scala:26:26
  wire        _transAxi_io_bun_axi_wd_bits_last;	// playground/src/sim/sim_core.scala:26:26
  wire        _transAxi_io_bun_axi_wr_ready;	// playground/src/sim/sim_core.scala:26:26
  wire        _transAxi_io_bun_axi_ra_valid;	// playground/src/sim/sim_core.scala:26:26
  wire [3:0]  _transAxi_io_bun_axi_ra_bits_id;	// playground/src/sim/sim_core.scala:26:26
  wire [31:0] _transAxi_io_bun_axi_ra_bits_addr;	// playground/src/sim/sim_core.scala:26:26
  wire [7:0]  _transAxi_io_bun_axi_ra_bits_len;	// playground/src/sim/sim_core.scala:26:26
  wire [2:0]  _transAxi_io_bun_axi_ra_bits_size;	// playground/src/sim/sim_core.scala:26:26
  wire [1:0]  _transAxi_io_bun_axi_ra_bits_burst;	// playground/src/sim/sim_core.scala:26:26
  wire        _transAxi_io_bun_axi_rd_ready;	// playground/src/sim/sim_core.scala:26:26
  wire        _crossBar_io_inAxi_wa_ready;	// playground/src/sim/sim_core.scala:25:26
  wire        _crossBar_io_inAxi_wd_ready;	// playground/src/sim/sim_core.scala:25:26
  wire        _crossBar_io_inAxi_wr_valid;	// playground/src/sim/sim_core.scala:25:26
  wire [3:0]  _crossBar_io_inAxi_wr_bits_id;	// playground/src/sim/sim_core.scala:25:26
  wire [1:0]  _crossBar_io_inAxi_wr_bits_resp;	// playground/src/sim/sim_core.scala:25:26
  wire        _crossBar_io_inAxi_ra_ready;	// playground/src/sim/sim_core.scala:25:26
  wire        _crossBar_io_inAxi_rd_valid;	// playground/src/sim/sim_core.scala:25:26
  wire [3:0]  _crossBar_io_inAxi_rd_bits_id;	// playground/src/sim/sim_core.scala:25:26
  wire [63:0] _crossBar_io_inAxi_rd_bits_data;	// playground/src/sim/sim_core.scala:25:26
  wire [1:0]  _crossBar_io_inAxi_rd_bits_resp;	// playground/src/sim/sim_core.scala:25:26
  wire        _crossBar_io_inAxi_rd_bits_last;	// playground/src/sim/sim_core.scala:25:26
  wire        _crossBar_io_memAxi_wa_valid;	// playground/src/sim/sim_core.scala:25:26
  wire [3:0]  _crossBar_io_memAxi_wa_bits_id;	// playground/src/sim/sim_core.scala:25:26
  wire [31:0] _crossBar_io_memAxi_wa_bits_addr;	// playground/src/sim/sim_core.scala:25:26
  wire [7:0]  _crossBar_io_memAxi_wa_bits_len;	// playground/src/sim/sim_core.scala:25:26
  wire [2:0]  _crossBar_io_memAxi_wa_bits_size;	// playground/src/sim/sim_core.scala:25:26
  wire [1:0]  _crossBar_io_memAxi_wa_bits_burst;	// playground/src/sim/sim_core.scala:25:26
  wire        _crossBar_io_memAxi_wd_valid;	// playground/src/sim/sim_core.scala:25:26
  wire [63:0] _crossBar_io_memAxi_wd_bits_data;	// playground/src/sim/sim_core.scala:25:26
  wire [7:0]  _crossBar_io_memAxi_wd_bits_strb;	// playground/src/sim/sim_core.scala:25:26
  wire        _crossBar_io_memAxi_wd_bits_last;	// playground/src/sim/sim_core.scala:25:26
  wire        _crossBar_io_memAxi_wr_ready;	// playground/src/sim/sim_core.scala:25:26
  wire        _crossBar_io_memAxi_ra_valid;	// playground/src/sim/sim_core.scala:25:26
  wire [3:0]  _crossBar_io_memAxi_ra_bits_id;	// playground/src/sim/sim_core.scala:25:26
  wire [31:0] _crossBar_io_memAxi_ra_bits_addr;	// playground/src/sim/sim_core.scala:25:26
  wire [7:0]  _crossBar_io_memAxi_ra_bits_len;	// playground/src/sim/sim_core.scala:25:26
  wire [2:0]  _crossBar_io_memAxi_ra_bits_size;	// playground/src/sim/sim_core.scala:25:26
  wire [1:0]  _crossBar_io_memAxi_ra_bits_burst;	// playground/src/sim/sim_core.scala:25:26
  wire        _crossBar_io_memAxi_rd_ready;	// playground/src/sim/sim_core.scala:25:26
  wire        _crossBar_io_mmioAxi_wa_valid;	// playground/src/sim/sim_core.scala:25:26
  wire [31:0] _crossBar_io_mmioAxi_wa_bits_addr;	// playground/src/sim/sim_core.scala:25:26
  wire        _crossBar_io_mmioAxi_wd_valid;	// playground/src/sim/sim_core.scala:25:26
  wire [63:0] _crossBar_io_mmioAxi_wd_bits_data;	// playground/src/sim/sim_core.scala:25:26
  wire [7:0]  _crossBar_io_mmioAxi_wd_bits_strb;	// playground/src/sim/sim_core.scala:25:26
  wire        _crossBar_io_mmioAxi_wd_bits_last;	// playground/src/sim/sim_core.scala:25:26
  wire        _crossBar_io_mmioAxi_ra_valid;	// playground/src/sim/sim_core.scala:25:26
  wire [31:0] _crossBar_io_mmioAxi_ra_bits_addr;	// playground/src/sim/sim_core.scala:25:26
  wire        _crossBar_io_mmioAxi_rd_ready;	// playground/src/sim/sim_core.scala:25:26
  wire        _dma_io_dmaAxi_awvalid;	// playground/src/sim/sim_core.scala:24:21
  wire        _dma_io_dmaAxi_wvalid;	// playground/src/sim/sim_core.scala:24:21
  wire [63:0] _dma_io_dmaAxi_wdata;	// playground/src/sim/sim_core.scala:24:21
  wire [7:0]  _dma_io_dmaAxi_wstrb;	// playground/src/sim/sim_core.scala:24:21
  wire        _dma_io_dmaAxi_wlast;	// playground/src/sim/sim_core.scala:24:21
  wire        _dma_io_dmaAxi_bready;	// playground/src/sim/sim_core.scala:24:21
  wire        _dma_io_dmaAxi_arvalid;	// playground/src/sim/sim_core.scala:24:21
  wire        _dma_io_dmaAxi_rready;	// playground/src/sim/sim_core.scala:24:21
  wire        _mmio_io_mmioAxi_wa_ready;	// playground/src/sim/sim_core.scala:23:22
  wire        _mmio_io_mmioAxi_wd_ready;	// playground/src/sim/sim_core.scala:23:22
  wire        _mmio_io_mmioAxi_ra_ready;	// playground/src/sim/sim_core.scala:23:22
  wire        _mmio_io_mmioAxi_rd_valid;	// playground/src/sim/sim_core.scala:23:22
  wire [63:0] _mmio_io_mmioAxi_rd_bits_data;	// playground/src/sim/sim_core.scala:23:22
  wire        _mmio_io_mmioAxi_rd_bits_last;	// playground/src/sim/sim_core.scala:23:22
  wire        _mem_io_memAxi_wa_ready;	// playground/src/sim/sim_core.scala:22:21
  wire        _mem_io_memAxi_wd_ready;	// playground/src/sim/sim_core.scala:22:21
  wire        _mem_io_memAxi_wr_valid;	// playground/src/sim/sim_core.scala:22:21
  wire [3:0]  _mem_io_memAxi_wr_bits_id;	// playground/src/sim/sim_core.scala:22:21
  wire [1:0]  _mem_io_memAxi_wr_bits_resp;	// playground/src/sim/sim_core.scala:22:21
  wire        _mem_io_memAxi_ra_ready;	// playground/src/sim/sim_core.scala:22:21
  wire        _mem_io_memAxi_rd_valid;	// playground/src/sim/sim_core.scala:22:21
  wire [3:0]  _mem_io_memAxi_rd_bits_id;	// playground/src/sim/sim_core.scala:22:21
  wire [63:0] _mem_io_memAxi_rd_bits_data;	// playground/src/sim/sim_core.scala:22:21
  wire [1:0]  _mem_io_memAxi_rd_bits_resp;	// playground/src/sim/sim_core.scala:22:21
  wire        _mem_io_memAxi_rd_bits_last;	// playground/src/sim/sim_core.scala:22:21
  wire        _cpu_io_master_awvalid;	// playground/src/sim/sim_core.scala:21:21
  wire [31:0] _cpu_io_master_awaddr;	// playground/src/sim/sim_core.scala:21:21
  wire [3:0]  _cpu_io_master_awid;	// playground/src/sim/sim_core.scala:21:21
  wire [7:0]  _cpu_io_master_awlen;	// playground/src/sim/sim_core.scala:21:21
  wire [2:0]  _cpu_io_master_awsize;	// playground/src/sim/sim_core.scala:21:21
  wire [1:0]  _cpu_io_master_awburst;	// playground/src/sim/sim_core.scala:21:21
  wire        _cpu_io_master_wvalid;	// playground/src/sim/sim_core.scala:21:21
  wire [63:0] _cpu_io_master_wdata;	// playground/src/sim/sim_core.scala:21:21
  wire [7:0]  _cpu_io_master_wstrb;	// playground/src/sim/sim_core.scala:21:21
  wire        _cpu_io_master_wlast;	// playground/src/sim/sim_core.scala:21:21
  wire        _cpu_io_master_bready;	// playground/src/sim/sim_core.scala:21:21
  wire        _cpu_io_master_arvalid;	// playground/src/sim/sim_core.scala:21:21
  wire [31:0] _cpu_io_master_araddr;	// playground/src/sim/sim_core.scala:21:21
  wire [3:0]  _cpu_io_master_arid;	// playground/src/sim/sim_core.scala:21:21
  wire [7:0]  _cpu_io_master_arlen;	// playground/src/sim/sim_core.scala:21:21
  wire [2:0]  _cpu_io_master_arsize;	// playground/src/sim/sim_core.scala:21:21
  wire [1:0]  _cpu_io_master_arburst;	// playground/src/sim/sim_core.scala:21:21
  wire        _cpu_io_master_rready;	// playground/src/sim/sim_core.scala:21:21
  wire        _cpu_io_slave_awready;	// playground/src/sim/sim_core.scala:21:21
  wire        _cpu_io_slave_wready;	// playground/src/sim/sim_core.scala:21:21
  wire        _cpu_io_slave_bvalid;	// playground/src/sim/sim_core.scala:21:21
  wire        _cpu_io_slave_arready;	// playground/src/sim/sim_core.scala:21:21
  wire        _cpu_io_slave_rvalid;	// playground/src/sim/sim_core.scala:21:21
  wire [63:0] _cpu_io_slave_rdata;	// playground/src/sim/sim_core.scala:21:21
  wire        _cpu_io_slave_rlast;	// playground/src/sim/sim_core.scala:21:21
  CPU cpu (	// playground/src/sim/sim_core.scala:21:21
    .clock             (clock),
    .reset             (reset),
    .io_master_awready (_transAxi_io_raw_axi_awready),	// playground/src/sim/sim_core.scala:26:26
    .io_master_awvalid (_cpu_io_master_awvalid),
    .io_master_awaddr  (_cpu_io_master_awaddr),
    .io_master_awid    (_cpu_io_master_awid),
    .io_master_awlen   (_cpu_io_master_awlen),
    .io_master_awsize  (_cpu_io_master_awsize),
    .io_master_awburst (_cpu_io_master_awburst),
    .io_master_wready  (_transAxi_io_raw_axi_wready),	// playground/src/sim/sim_core.scala:26:26
    .io_master_wvalid  (_cpu_io_master_wvalid),
    .io_master_wdata   (_cpu_io_master_wdata),
    .io_master_wstrb   (_cpu_io_master_wstrb),
    .io_master_wlast   (_cpu_io_master_wlast),
    .io_master_bready  (_cpu_io_master_bready),
    .io_master_bvalid  (_transAxi_io_raw_axi_bvalid),	// playground/src/sim/sim_core.scala:26:26
    .io_master_bresp   (_transAxi_io_raw_axi_bresp),	// playground/src/sim/sim_core.scala:26:26
    .io_master_bid     (_transAxi_io_raw_axi_bid),	// playground/src/sim/sim_core.scala:26:26
    .io_master_arready (_transAxi_io_raw_axi_arready),	// playground/src/sim/sim_core.scala:26:26
    .io_master_arvalid (_cpu_io_master_arvalid),
    .io_master_araddr  (_cpu_io_master_araddr),
    .io_master_arid    (_cpu_io_master_arid),
    .io_master_arlen   (_cpu_io_master_arlen),
    .io_master_arsize  (_cpu_io_master_arsize),
    .io_master_arburst (_cpu_io_master_arburst),
    .io_master_rready  (_cpu_io_master_rready),
    .io_master_rvalid  (_transAxi_io_raw_axi_rvalid),	// playground/src/sim/sim_core.scala:26:26
    .io_master_rresp   (_transAxi_io_raw_axi_rresp),	// playground/src/sim/sim_core.scala:26:26
    .io_master_rdata   (_transAxi_io_raw_axi_rdata),	// playground/src/sim/sim_core.scala:26:26
    .io_master_rlast   (_transAxi_io_raw_axi_rlast),	// playground/src/sim/sim_core.scala:26:26
    .io_master_rid     (_transAxi_io_raw_axi_rid),	// playground/src/sim/sim_core.scala:26:26
    .io_slave_awready  (_cpu_io_slave_awready),
    .io_slave_awvalid  (_dma_io_dmaAxi_awvalid),	// playground/src/sim/sim_core.scala:24:21
    .io_slave_awaddr   (32'h0),	// playground/src/sim/sim_core.scala:21:21, :24:21
    .io_slave_awid     (4'h0),	// playground/src/sim/sim_core.scala:21:21, :24:21
    .io_slave_awlen    (8'h0),	// playground/src/sim/sim_core.scala:21:21, :24:21
    .io_slave_awsize   (3'h0),	// playground/src/sim/sim_core.scala:21:21, :24:21
    .io_slave_awburst  (2'h0),	// playground/src/sim/sim_core.scala:21:21, :24:21
    .io_slave_wready   (_cpu_io_slave_wready),
    .io_slave_wvalid   (_dma_io_dmaAxi_wvalid),	// playground/src/sim/sim_core.scala:24:21
    .io_slave_wdata    (_dma_io_dmaAxi_wdata),	// playground/src/sim/sim_core.scala:24:21
    .io_slave_wstrb    (_dma_io_dmaAxi_wstrb),	// playground/src/sim/sim_core.scala:24:21
    .io_slave_wlast    (_dma_io_dmaAxi_wlast),	// playground/src/sim/sim_core.scala:24:21
    .io_slave_bready   (_dma_io_dmaAxi_bready),	// playground/src/sim/sim_core.scala:24:21
    .io_slave_bvalid   (_cpu_io_slave_bvalid),
    .io_slave_bresp    (/* unused */),
    .io_slave_bid      (/* unused */),
    .io_slave_arready  (_cpu_io_slave_arready),
    .io_slave_arvalid  (_dma_io_dmaAxi_arvalid),	// playground/src/sim/sim_core.scala:24:21
    .io_slave_araddr   (32'h0),	// playground/src/sim/sim_core.scala:21:21, :24:21
    .io_slave_arid     (4'h0),	// playground/src/sim/sim_core.scala:21:21, :24:21
    .io_slave_arlen    (8'h0),	// playground/src/sim/sim_core.scala:21:21, :24:21
    .io_slave_arsize   (3'h0),	// playground/src/sim/sim_core.scala:21:21, :24:21
    .io_slave_arburst  (2'h0),	// playground/src/sim/sim_core.scala:21:21, :24:21
    .io_slave_rready   (_dma_io_dmaAxi_rready),	// playground/src/sim/sim_core.scala:24:21
    .io_slave_rvalid   (_cpu_io_slave_rvalid),
    .io_slave_rresp    (/* unused */),
    .io_slave_rdata    (_cpu_io_slave_rdata),
    .io_slave_rlast    (_cpu_io_slave_rlast),
    .io_slave_rid      (/* unused */),
    .io_interrupt      (1'h0)	// playground/src/sim/sim_core.scala:21:21
  );
  SimMEM mem (	// playground/src/sim/sim_core.scala:22:21
    .clock                   (clock),
    .reset                   (reset),
    .io_memAxi_wa_ready      (_mem_io_memAxi_wa_ready),
    .io_memAxi_wa_valid      (_crossBar_io_memAxi_wa_valid),	// playground/src/sim/sim_core.scala:25:26
    .io_memAxi_wa_bits_id    (_crossBar_io_memAxi_wa_bits_id),	// playground/src/sim/sim_core.scala:25:26
    .io_memAxi_wa_bits_addr  (_crossBar_io_memAxi_wa_bits_addr),	// playground/src/sim/sim_core.scala:25:26
    .io_memAxi_wa_bits_len   (_crossBar_io_memAxi_wa_bits_len),	// playground/src/sim/sim_core.scala:25:26
    .io_memAxi_wa_bits_size  (_crossBar_io_memAxi_wa_bits_size),	// playground/src/sim/sim_core.scala:25:26
    .io_memAxi_wa_bits_burst (_crossBar_io_memAxi_wa_bits_burst),	// playground/src/sim/sim_core.scala:25:26
    .io_memAxi_wd_ready      (_mem_io_memAxi_wd_ready),
    .io_memAxi_wd_valid      (_crossBar_io_memAxi_wd_valid),	// playground/src/sim/sim_core.scala:25:26
    .io_memAxi_wd_bits_data  (_crossBar_io_memAxi_wd_bits_data),	// playground/src/sim/sim_core.scala:25:26
    .io_memAxi_wd_bits_strb  (_crossBar_io_memAxi_wd_bits_strb),	// playground/src/sim/sim_core.scala:25:26
    .io_memAxi_wd_bits_last  (_crossBar_io_memAxi_wd_bits_last),	// playground/src/sim/sim_core.scala:25:26
    .io_memAxi_wr_ready      (_crossBar_io_memAxi_wr_ready),	// playground/src/sim/sim_core.scala:25:26
    .io_memAxi_wr_valid      (_mem_io_memAxi_wr_valid),
    .io_memAxi_wr_bits_id    (_mem_io_memAxi_wr_bits_id),
    .io_memAxi_wr_bits_resp  (_mem_io_memAxi_wr_bits_resp),
    .io_memAxi_ra_ready      (_mem_io_memAxi_ra_ready),
    .io_memAxi_ra_valid      (_crossBar_io_memAxi_ra_valid),	// playground/src/sim/sim_core.scala:25:26
    .io_memAxi_ra_bits_id    (_crossBar_io_memAxi_ra_bits_id),	// playground/src/sim/sim_core.scala:25:26
    .io_memAxi_ra_bits_addr  (_crossBar_io_memAxi_ra_bits_addr),	// playground/src/sim/sim_core.scala:25:26
    .io_memAxi_ra_bits_len   (_crossBar_io_memAxi_ra_bits_len),	// playground/src/sim/sim_core.scala:25:26
    .io_memAxi_ra_bits_size  (_crossBar_io_memAxi_ra_bits_size),	// playground/src/sim/sim_core.scala:25:26
    .io_memAxi_ra_bits_burst (_crossBar_io_memAxi_ra_bits_burst),	// playground/src/sim/sim_core.scala:25:26
    .io_memAxi_rd_ready      (_crossBar_io_memAxi_rd_ready),	// playground/src/sim/sim_core.scala:25:26
    .io_memAxi_rd_valid      (_mem_io_memAxi_rd_valid),
    .io_memAxi_rd_bits_id    (_mem_io_memAxi_rd_bits_id),
    .io_memAxi_rd_bits_data  (_mem_io_memAxi_rd_bits_data),
    .io_memAxi_rd_bits_resp  (_mem_io_memAxi_rd_bits_resp),
    .io_memAxi_rd_bits_last  (_mem_io_memAxi_rd_bits_last),
    .io_initMemEn            (io_initMemEn),
    .io_initMemAddr          (io_initMemAddr),
    .io_initMemData          (io_initMemData)
  );
  SimMMIO mmio (	// playground/src/sim/sim_core.scala:23:22
    .clock                   (clock),
    .reset                   (reset),
    .io_mmioAxi_wa_ready     (_mmio_io_mmioAxi_wa_ready),
    .io_mmioAxi_wa_valid     (_crossBar_io_mmioAxi_wa_valid),	// playground/src/sim/sim_core.scala:25:26
    .io_mmioAxi_wa_bits_addr (_crossBar_io_mmioAxi_wa_bits_addr),	// playground/src/sim/sim_core.scala:25:26
    .io_mmioAxi_wd_ready     (_mmio_io_mmioAxi_wd_ready),
    .io_mmioAxi_wd_valid     (_crossBar_io_mmioAxi_wd_valid),	// playground/src/sim/sim_core.scala:25:26
    .io_mmioAxi_wd_bits_data (_crossBar_io_mmioAxi_wd_bits_data),	// playground/src/sim/sim_core.scala:25:26
    .io_mmioAxi_wd_bits_strb (_crossBar_io_mmioAxi_wd_bits_strb),	// playground/src/sim/sim_core.scala:25:26
    .io_mmioAxi_wd_bits_last (_crossBar_io_mmioAxi_wd_bits_last),	// playground/src/sim/sim_core.scala:25:26
    .io_mmioAxi_ra_ready     (_mmio_io_mmioAxi_ra_ready),
    .io_mmioAxi_ra_valid     (_crossBar_io_mmioAxi_ra_valid),	// playground/src/sim/sim_core.scala:25:26
    .io_mmioAxi_ra_bits_addr (_crossBar_io_mmioAxi_ra_bits_addr),	// playground/src/sim/sim_core.scala:25:26
    .io_mmioAxi_rd_ready     (_crossBar_io_mmioAxi_rd_ready),	// playground/src/sim/sim_core.scala:25:26
    .io_mmioAxi_rd_valid     (_mmio_io_mmioAxi_rd_valid),
    .io_mmioAxi_rd_bits_data (_mmio_io_mmioAxi_rd_bits_data),
    .io_mmioAxi_rd_bits_last (_mmio_io_mmioAxi_rd_bits_last),
    .io_uart_valid           (io_uart_valid),
    .io_uart_ch              (io_uart_ch)
  );
  SimDma dma (	// playground/src/sim/sim_core.scala:24:21
    .clock             (clock),
    .reset             (reset),
    .io_dmaAxi_awready (_cpu_io_slave_awready),	// playground/src/sim/sim_core.scala:21:21
    .io_dmaAxi_awvalid (_dma_io_dmaAxi_awvalid),
    .io_dmaAxi_wready  (_cpu_io_slave_wready),	// playground/src/sim/sim_core.scala:21:21
    .io_dmaAxi_wvalid  (_dma_io_dmaAxi_wvalid),
    .io_dmaAxi_wdata   (_dma_io_dmaAxi_wdata),
    .io_dmaAxi_wstrb   (_dma_io_dmaAxi_wstrb),
    .io_dmaAxi_wlast   (_dma_io_dmaAxi_wlast),
    .io_dmaAxi_bready  (_dma_io_dmaAxi_bready),
    .io_dmaAxi_bvalid  (_cpu_io_slave_bvalid),	// playground/src/sim/sim_core.scala:21:21
    .io_dmaAxi_arready (_cpu_io_slave_arready),	// playground/src/sim/sim_core.scala:21:21
    .io_dmaAxi_arvalid (_dma_io_dmaAxi_arvalid),
    .io_dmaAxi_rready  (_dma_io_dmaAxi_rready),
    .io_dmaAxi_rvalid  (_cpu_io_slave_rvalid),	// playground/src/sim/sim_core.scala:21:21
    .io_dmaAxi_rdata   (_cpu_io_slave_rdata),	// playground/src/sim/sim_core.scala:21:21
    .io_dmaAxi_rlast   (_cpu_io_slave_rlast)	// playground/src/sim/sim_core.scala:21:21
  );
  SimCrossbar crossBar (	// playground/src/sim/sim_core.scala:25:26
    .clock                   (clock),
    .reset                   (reset),
    .io_inAxi_wa_ready       (_crossBar_io_inAxi_wa_ready),
    .io_inAxi_wa_valid       (_transAxi_io_bun_axi_wa_valid),	// playground/src/sim/sim_core.scala:26:26
    .io_inAxi_wa_bits_id     (_transAxi_io_bun_axi_wa_bits_id),	// playground/src/sim/sim_core.scala:26:26
    .io_inAxi_wa_bits_addr   (_transAxi_io_bun_axi_wa_bits_addr),	// playground/src/sim/sim_core.scala:26:26
    .io_inAxi_wa_bits_len    (_transAxi_io_bun_axi_wa_bits_len),	// playground/src/sim/sim_core.scala:26:26
    .io_inAxi_wa_bits_size   (_transAxi_io_bun_axi_wa_bits_size),	// playground/src/sim/sim_core.scala:26:26
    .io_inAxi_wa_bits_burst  (_transAxi_io_bun_axi_wa_bits_burst),	// playground/src/sim/sim_core.scala:26:26
    .io_inAxi_wd_ready       (_crossBar_io_inAxi_wd_ready),
    .io_inAxi_wd_valid       (_transAxi_io_bun_axi_wd_valid),	// playground/src/sim/sim_core.scala:26:26
    .io_inAxi_wd_bits_data   (_transAxi_io_bun_axi_wd_bits_data),	// playground/src/sim/sim_core.scala:26:26
    .io_inAxi_wd_bits_strb   (_transAxi_io_bun_axi_wd_bits_strb),	// playground/src/sim/sim_core.scala:26:26
    .io_inAxi_wd_bits_last   (_transAxi_io_bun_axi_wd_bits_last),	// playground/src/sim/sim_core.scala:26:26
    .io_inAxi_wr_ready       (_transAxi_io_bun_axi_wr_ready),	// playground/src/sim/sim_core.scala:26:26
    .io_inAxi_wr_valid       (_crossBar_io_inAxi_wr_valid),
    .io_inAxi_wr_bits_id     (_crossBar_io_inAxi_wr_bits_id),
    .io_inAxi_wr_bits_resp   (_crossBar_io_inAxi_wr_bits_resp),
    .io_inAxi_ra_ready       (_crossBar_io_inAxi_ra_ready),
    .io_inAxi_ra_valid       (_transAxi_io_bun_axi_ra_valid),	// playground/src/sim/sim_core.scala:26:26
    .io_inAxi_ra_bits_id     (_transAxi_io_bun_axi_ra_bits_id),	// playground/src/sim/sim_core.scala:26:26
    .io_inAxi_ra_bits_addr   (_transAxi_io_bun_axi_ra_bits_addr),	// playground/src/sim/sim_core.scala:26:26
    .io_inAxi_ra_bits_len    (_transAxi_io_bun_axi_ra_bits_len),	// playground/src/sim/sim_core.scala:26:26
    .io_inAxi_ra_bits_size   (_transAxi_io_bun_axi_ra_bits_size),	// playground/src/sim/sim_core.scala:26:26
    .io_inAxi_ra_bits_burst  (_transAxi_io_bun_axi_ra_bits_burst),	// playground/src/sim/sim_core.scala:26:26
    .io_inAxi_rd_ready       (_transAxi_io_bun_axi_rd_ready),	// playground/src/sim/sim_core.scala:26:26
    .io_inAxi_rd_valid       (_crossBar_io_inAxi_rd_valid),
    .io_inAxi_rd_bits_id     (_crossBar_io_inAxi_rd_bits_id),
    .io_inAxi_rd_bits_data   (_crossBar_io_inAxi_rd_bits_data),
    .io_inAxi_rd_bits_resp   (_crossBar_io_inAxi_rd_bits_resp),
    .io_inAxi_rd_bits_last   (_crossBar_io_inAxi_rd_bits_last),
    .io_memAxi_wa_ready      (_mem_io_memAxi_wa_ready),	// playground/src/sim/sim_core.scala:22:21
    .io_memAxi_wa_valid      (_crossBar_io_memAxi_wa_valid),
    .io_memAxi_wa_bits_id    (_crossBar_io_memAxi_wa_bits_id),
    .io_memAxi_wa_bits_addr  (_crossBar_io_memAxi_wa_bits_addr),
    .io_memAxi_wa_bits_len   (_crossBar_io_memAxi_wa_bits_len),
    .io_memAxi_wa_bits_size  (_crossBar_io_memAxi_wa_bits_size),
    .io_memAxi_wa_bits_burst (_crossBar_io_memAxi_wa_bits_burst),
    .io_memAxi_wd_ready      (_mem_io_memAxi_wd_ready),	// playground/src/sim/sim_core.scala:22:21
    .io_memAxi_wd_valid      (_crossBar_io_memAxi_wd_valid),
    .io_memAxi_wd_bits_data  (_crossBar_io_memAxi_wd_bits_data),
    .io_memAxi_wd_bits_strb  (_crossBar_io_memAxi_wd_bits_strb),
    .io_memAxi_wd_bits_last  (_crossBar_io_memAxi_wd_bits_last),
    .io_memAxi_wr_ready      (_crossBar_io_memAxi_wr_ready),
    .io_memAxi_wr_valid      (_mem_io_memAxi_wr_valid),	// playground/src/sim/sim_core.scala:22:21
    .io_memAxi_wr_bits_id    (_mem_io_memAxi_wr_bits_id),	// playground/src/sim/sim_core.scala:22:21
    .io_memAxi_wr_bits_resp  (_mem_io_memAxi_wr_bits_resp),	// playground/src/sim/sim_core.scala:22:21
    .io_memAxi_ra_ready      (_mem_io_memAxi_ra_ready),	// playground/src/sim/sim_core.scala:22:21
    .io_memAxi_ra_valid      (_crossBar_io_memAxi_ra_valid),
    .io_memAxi_ra_bits_id    (_crossBar_io_memAxi_ra_bits_id),
    .io_memAxi_ra_bits_addr  (_crossBar_io_memAxi_ra_bits_addr),
    .io_memAxi_ra_bits_len   (_crossBar_io_memAxi_ra_bits_len),
    .io_memAxi_ra_bits_size  (_crossBar_io_memAxi_ra_bits_size),
    .io_memAxi_ra_bits_burst (_crossBar_io_memAxi_ra_bits_burst),
    .io_memAxi_rd_ready      (_crossBar_io_memAxi_rd_ready),
    .io_memAxi_rd_valid      (_mem_io_memAxi_rd_valid),	// playground/src/sim/sim_core.scala:22:21
    .io_memAxi_rd_bits_id    (_mem_io_memAxi_rd_bits_id),	// playground/src/sim/sim_core.scala:22:21
    .io_memAxi_rd_bits_data  (_mem_io_memAxi_rd_bits_data),	// playground/src/sim/sim_core.scala:22:21
    .io_memAxi_rd_bits_resp  (_mem_io_memAxi_rd_bits_resp),	// playground/src/sim/sim_core.scala:22:21
    .io_memAxi_rd_bits_last  (_mem_io_memAxi_rd_bits_last),	// playground/src/sim/sim_core.scala:22:21
    .io_mmioAxi_wa_ready     (_mmio_io_mmioAxi_wa_ready),	// playground/src/sim/sim_core.scala:23:22
    .io_mmioAxi_wa_valid     (_crossBar_io_mmioAxi_wa_valid),
    .io_mmioAxi_wa_bits_addr (_crossBar_io_mmioAxi_wa_bits_addr),
    .io_mmioAxi_wd_ready     (_mmio_io_mmioAxi_wd_ready),	// playground/src/sim/sim_core.scala:23:22
    .io_mmioAxi_wd_valid     (_crossBar_io_mmioAxi_wd_valid),
    .io_mmioAxi_wd_bits_data (_crossBar_io_mmioAxi_wd_bits_data),
    .io_mmioAxi_wd_bits_strb (_crossBar_io_mmioAxi_wd_bits_strb),
    .io_mmioAxi_wd_bits_last (_crossBar_io_mmioAxi_wd_bits_last),
    .io_mmioAxi_ra_ready     (_mmio_io_mmioAxi_ra_ready),	// playground/src/sim/sim_core.scala:23:22
    .io_mmioAxi_ra_valid     (_crossBar_io_mmioAxi_ra_valid),
    .io_mmioAxi_ra_bits_addr (_crossBar_io_mmioAxi_ra_bits_addr),
    .io_mmioAxi_rd_ready     (_crossBar_io_mmioAxi_rd_ready),
    .io_mmioAxi_rd_valid     (_mmio_io_mmioAxi_rd_valid),	// playground/src/sim/sim_core.scala:23:22
    .io_mmioAxi_rd_bits_data (_mmio_io_mmioAxi_rd_bits_data),	// playground/src/sim/sim_core.scala:23:22
    .io_mmioAxi_rd_bits_last (_mmio_io_mmioAxi_rd_bits_last)	// playground/src/sim/sim_core.scala:23:22
  );
  TransAXI transAxi (	// playground/src/sim/sim_core.scala:26:26
    .io_raw_axi_awready       (_transAxi_io_raw_axi_awready),
    .io_raw_axi_awvalid       (_cpu_io_master_awvalid),	// playground/src/sim/sim_core.scala:21:21
    .io_raw_axi_awaddr        (_cpu_io_master_awaddr),	// playground/src/sim/sim_core.scala:21:21
    .io_raw_axi_awid          (_cpu_io_master_awid),	// playground/src/sim/sim_core.scala:21:21
    .io_raw_axi_awlen         (_cpu_io_master_awlen),	// playground/src/sim/sim_core.scala:21:21
    .io_raw_axi_awsize        (_cpu_io_master_awsize),	// playground/src/sim/sim_core.scala:21:21
    .io_raw_axi_awburst       (_cpu_io_master_awburst),	// playground/src/sim/sim_core.scala:21:21
    .io_raw_axi_wready        (_transAxi_io_raw_axi_wready),
    .io_raw_axi_wvalid        (_cpu_io_master_wvalid),	// playground/src/sim/sim_core.scala:21:21
    .io_raw_axi_wdata         (_cpu_io_master_wdata),	// playground/src/sim/sim_core.scala:21:21
    .io_raw_axi_wstrb         (_cpu_io_master_wstrb),	// playground/src/sim/sim_core.scala:21:21
    .io_raw_axi_wlast         (_cpu_io_master_wlast),	// playground/src/sim/sim_core.scala:21:21
    .io_raw_axi_bready        (_cpu_io_master_bready),	// playground/src/sim/sim_core.scala:21:21
    .io_raw_axi_bvalid        (_transAxi_io_raw_axi_bvalid),
    .io_raw_axi_bresp         (_transAxi_io_raw_axi_bresp),
    .io_raw_axi_bid           (_transAxi_io_raw_axi_bid),
    .io_raw_axi_arready       (_transAxi_io_raw_axi_arready),
    .io_raw_axi_arvalid       (_cpu_io_master_arvalid),	// playground/src/sim/sim_core.scala:21:21
    .io_raw_axi_araddr        (_cpu_io_master_araddr),	// playground/src/sim/sim_core.scala:21:21
    .io_raw_axi_arid          (_cpu_io_master_arid),	// playground/src/sim/sim_core.scala:21:21
    .io_raw_axi_arlen         (_cpu_io_master_arlen),	// playground/src/sim/sim_core.scala:21:21
    .io_raw_axi_arsize        (_cpu_io_master_arsize),	// playground/src/sim/sim_core.scala:21:21
    .io_raw_axi_arburst       (_cpu_io_master_arburst),	// playground/src/sim/sim_core.scala:21:21
    .io_raw_axi_rready        (_cpu_io_master_rready),	// playground/src/sim/sim_core.scala:21:21
    .io_raw_axi_rvalid        (_transAxi_io_raw_axi_rvalid),
    .io_raw_axi_rresp         (_transAxi_io_raw_axi_rresp),
    .io_raw_axi_rdata         (_transAxi_io_raw_axi_rdata),
    .io_raw_axi_rlast         (_transAxi_io_raw_axi_rlast),
    .io_raw_axi_rid           (_transAxi_io_raw_axi_rid),
    .io_bun_axi_wa_ready      (_crossBar_io_inAxi_wa_ready),	// playground/src/sim/sim_core.scala:25:26
    .io_bun_axi_wa_valid      (_transAxi_io_bun_axi_wa_valid),
    .io_bun_axi_wa_bits_id    (_transAxi_io_bun_axi_wa_bits_id),
    .io_bun_axi_wa_bits_addr  (_transAxi_io_bun_axi_wa_bits_addr),
    .io_bun_axi_wa_bits_len   (_transAxi_io_bun_axi_wa_bits_len),
    .io_bun_axi_wa_bits_size  (_transAxi_io_bun_axi_wa_bits_size),
    .io_bun_axi_wa_bits_burst (_transAxi_io_bun_axi_wa_bits_burst),
    .io_bun_axi_wd_ready      (_crossBar_io_inAxi_wd_ready),	// playground/src/sim/sim_core.scala:25:26
    .io_bun_axi_wd_valid      (_transAxi_io_bun_axi_wd_valid),
    .io_bun_axi_wd_bits_data  (_transAxi_io_bun_axi_wd_bits_data),
    .io_bun_axi_wd_bits_strb  (_transAxi_io_bun_axi_wd_bits_strb),
    .io_bun_axi_wd_bits_last  (_transAxi_io_bun_axi_wd_bits_last),
    .io_bun_axi_wr_ready      (_transAxi_io_bun_axi_wr_ready),
    .io_bun_axi_wr_valid      (_crossBar_io_inAxi_wr_valid),	// playground/src/sim/sim_core.scala:25:26
    .io_bun_axi_wr_bits_id    (_crossBar_io_inAxi_wr_bits_id),	// playground/src/sim/sim_core.scala:25:26
    .io_bun_axi_wr_bits_resp  (_crossBar_io_inAxi_wr_bits_resp),	// playground/src/sim/sim_core.scala:25:26
    .io_bun_axi_ra_ready      (_crossBar_io_inAxi_ra_ready),	// playground/src/sim/sim_core.scala:25:26
    .io_bun_axi_ra_valid      (_transAxi_io_bun_axi_ra_valid),
    .io_bun_axi_ra_bits_id    (_transAxi_io_bun_axi_ra_bits_id),
    .io_bun_axi_ra_bits_addr  (_transAxi_io_bun_axi_ra_bits_addr),
    .io_bun_axi_ra_bits_len   (_transAxi_io_bun_axi_ra_bits_len),
    .io_bun_axi_ra_bits_size  (_transAxi_io_bun_axi_ra_bits_size),
    .io_bun_axi_ra_bits_burst (_transAxi_io_bun_axi_ra_bits_burst),
    .io_bun_axi_rd_ready      (_transAxi_io_bun_axi_rd_ready),
    .io_bun_axi_rd_valid      (_crossBar_io_inAxi_rd_valid),	// playground/src/sim/sim_core.scala:25:26
    .io_bun_axi_rd_bits_id    (_crossBar_io_inAxi_rd_bits_id),	// playground/src/sim/sim_core.scala:25:26
    .io_bun_axi_rd_bits_data  (_crossBar_io_inAxi_rd_bits_data),	// playground/src/sim/sim_core.scala:25:26
    .io_bun_axi_rd_bits_resp  (_crossBar_io_inAxi_rd_bits_resp),	// playground/src/sim/sim_core.scala:25:26
    .io_bun_axi_rd_bits_last  (_crossBar_io_inAxi_rd_bits_last)	// playground/src/sim/sim_core.scala:25:26
  );
endmodule

