INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/imports/project_1_part_2.srcs/sources_1/imports/p1p2_src/lowlevel_dac_intfc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lowlevel_dac_intfc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/imports/project_1_part_2.srcs/sim_1/imports/p1p2_src/lowlevel_dac_intfc_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lowlevel_dac_intfc_tb
