

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_17_1'
================================================================
* Date:           Mon Aug 12 18:56:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sparseMatrixPower
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.888 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      204|      204|  1.020 us|  1.020 us|  204|  204|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_17_1  |      202|      202|         5|          2|          1|   100|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.88>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%phi_urem12 = alloca i32 1"   --->   Operation 8 'alloca' 'phi_urem12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%phi_urem = alloca i32 1"   --->   Operation 9 'alloca' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 10 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17]   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln17 = store i7 0, i7 %i" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17]   --->   Operation 12 'store' 'store_ln17' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i15 0, i15 %phi_mul"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %phi_urem"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %phi_urem12"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%phi_urem12_load = load i7 %phi_urem12" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17]   --->   Operation 17 'load' 'phi_urem12_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_2 = load i7 %i" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17]   --->   Operation 18 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.87ns)   --->   "%icmp_ln17 = icmp_eq  i7 %i_2, i7 100" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17]   --->   Operation 19 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %for.inc.split, void %for.inc.i.i.preheader.exitStub" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17]   --->   Operation 20 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i7 %i_2" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17]   --->   Operation 21 'zext' 'zext_ln17_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.25ns) (grouped into DSP with root node mul_ln19)   --->   "%add_ln17 = add i8 %zext_ln17_1, i8 100" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17]   --->   Operation 22 'add' 'add_ln17' <Predicate = (!icmp_ln17)> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i7 %phi_urem12_load" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17]   --->   Operation 23 'trunc' 'trunc_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into DSP with root node mul_ln19)   --->   "%zext_ln19_1 = zext i8 %add_ln17" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:19]   --->   Operation 24 'zext' 'zext_ln19_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 25 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln19 = mul i17 %zext_ln19_1, i17 342" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:19]   --->   Operation 25 'mul' 'mul_ln19' <Predicate = (!icmp_ln17)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 26 [1/1] (1.86ns)   --->   "%switch_ln18 = switch i2 %trunc_ln17, void %arrayidx2.case.0, i2 0, void %arrayidx2.case.1, i2 1, void %arrayidx2.case.2" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:18]   --->   Operation 26 'switch' 'switch_ln18' <Predicate = (!icmp_ln17)> <Delay = 1.86>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%phi_urem_load = load i7 %phi_urem" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:20]   --->   Operation 27 'load' 'phi_urem_load' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.87ns)   --->   "%next_urem13 = add i7 %phi_urem12_load, i7 1" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17]   --->   Operation 28 'add' 'next_urem13' <Predicate = (!icmp_ln17)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.87ns)   --->   "%next_urem = add i7 %phi_urem_load, i7 1" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:20]   --->   Operation 29 'add' 'next_urem' <Predicate = (!icmp_ln17)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i7 %phi_urem_load" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:20]   --->   Operation 30 'trunc' 'trunc_ln20' <Predicate = (!icmp_ln17)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.53>
ST_2 : Operation 31 [1/1] (1.87ns)   --->   "%add_ln17_1 = add i7 %i_2, i7 1" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17]   --->   Operation 31 'add' 'add_ln17_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%phi_mul_load = load i15 %phi_mul" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17]   --->   Operation 32 'load' 'phi_mul_load' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i7 %i_2" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17]   --->   Operation 33 'zext' 'zext_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.94ns)   --->   "%add_ln17_2 = add i15 %phi_mul_load, i15 171" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17]   --->   Operation 34 'add' 'add_ln17_2' <Predicate = (!icmp_ln17)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %phi_mul_load, i32 9, i32 14" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17]   --->   Operation 35 'partselect' 'tmp' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln17_2 = zext i6 %tmp" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17]   --->   Operation 36 'zext' 'zext_ln17_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i32 %data, i64 0, i64 %zext_ln17_2" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:18]   --->   Operation 37 'getelementptr' 'data_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%data_1_addr = getelementptr i32 %data_1, i64 0, i64 %zext_ln17_2" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:18]   --->   Operation 38 'getelementptr' 'data_1_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%data_2_addr = getelementptr i32 %data_2, i64 0, i64 %zext_ln17_2" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:18]   --->   Operation 39 'getelementptr' 'data_2_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 40 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln19 = mul i17 %zext_ln19_1, i17 342" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:19]   --->   Operation 40 'mul' 'mul_ln19' <Predicate = (!icmp_ln17)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 41 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 1, i7 %data_1_addr" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:18]   --->   Operation 41 'store' 'store_ln18' <Predicate = (!icmp_ln17 & trunc_ln17 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67> <RAM>
ST_2 : Operation 42 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 1, i7 %data_addr" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:18]   --->   Operation 42 'store' 'store_ln18' <Predicate = (!icmp_ln17 & trunc_ln17 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67> <RAM>
ST_2 : Operation 43 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 1, i7 %data_2_addr" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:18]   --->   Operation 43 'store' 'store_ln18' <Predicate = (!icmp_ln17 & trunc_ln17 != 0 & trunc_ln17 != 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67> <RAM>
ST_2 : Operation 44 [1/1] (1.87ns)   --->   "%empty = icmp_ult  i7 %next_urem13, i7 3" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17]   --->   Operation 44 'icmp' 'empty' <Predicate = (!icmp_ln17)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.99ns)   --->   "%idx_urem14 = select i1 %empty, i7 %next_urem13, i7 0" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17]   --->   Operation 45 'select' 'idx_urem14' <Predicate = (!icmp_ln17)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.87ns)   --->   "%empty_11 = icmp_ult  i7 %next_urem, i7 5" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:20]   --->   Operation 46 'icmp' 'empty_11' <Predicate = (!icmp_ln17)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.99ns)   --->   "%idx_urem = select i1 %empty_11, i7 %next_urem, i7 0" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:20]   --->   Operation 47 'select' 'idx_urem' <Predicate = (!icmp_ln17)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%az_addr = getelementptr i3 %az, i64 0, i64 %zext_ln17" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:20]   --->   Operation 48 'getelementptr' 'az_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (2.32ns)   --->   "%store_ln20 = store i3 %trunc_ln20, i7 %az_addr" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:20]   --->   Operation 49 'store' 'store_ln20' <Predicate = (!icmp_ln17)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 100> <RAM>
ST_2 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln17 = store i7 %add_ln17_1, i7 %i" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17]   --->   Operation 50 'store' 'store_ln17' <Predicate = (!icmp_ln17)> <Delay = 1.58>
ST_2 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln17 = store i15 %add_ln17_2, i15 %phi_mul" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17]   --->   Operation 51 'store' 'store_ln17' <Predicate = (!icmp_ln17)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 52 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln19 = mul i17 %zext_ln19_1, i17 342" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:19]   --->   Operation 52 'mul' 'mul_ln19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln20 = store i7 %idx_urem, i7 %phi_urem" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:20]   --->   Operation 53 'store' 'store_ln20' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln17 = store i7 %idx_urem14, i7 %phi_urem12" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17]   --->   Operation 54 'store' 'store_ln17' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln17 = br void %for.inc" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17]   --->   Operation 55 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 71 'ret' 'ret_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 56 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln19 = mul i17 %zext_ln19_1, i17 342" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:19]   --->   Operation 56 'mul' 'mul_ln19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul_ln19, i32 10, i32 16" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:19]   --->   Operation 57 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln17 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17]   --->   Operation 58 'specpipeline' 'specpipeline_ln17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%speclooptripcount_ln17 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17]   --->   Operation 59 'speclooptripcount' 'speclooptripcount_ln17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17]   --->   Operation 60 'specloopname' 'specloopname_ln17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i7 %tmp_1" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:19]   --->   Operation 61 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%data_addr_1 = getelementptr i32 %data, i64 0, i64 %zext_ln19" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:19]   --->   Operation 62 'getelementptr' 'data_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%data_1_addr_1 = getelementptr i32 %data_1, i64 0, i64 %zext_ln19" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:19]   --->   Operation 63 'getelementptr' 'data_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%data_2_addr_1 = getelementptr i32 %data_2, i64 0, i64 %zext_ln19" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:19]   --->   Operation 64 'getelementptr' 'data_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (3.25ns)   --->   "%store_ln19 = store i32 0, i7 %data_2_addr_1" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:19]   --->   Operation 65 'store' 'store_ln19' <Predicate = (trunc_ln17 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67> <RAM>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:19]   --->   Operation 66 'br' 'br_ln19' <Predicate = (trunc_ln17 == 1)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (3.25ns)   --->   "%store_ln19 = store i32 0, i7 %data_1_addr_1" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:19]   --->   Operation 67 'store' 'store_ln19' <Predicate = (trunc_ln17 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67> <RAM>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:19]   --->   Operation 68 'br' 'br_ln19' <Predicate = (trunc_ln17 == 0)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (3.25ns)   --->   "%store_ln19 = store i32 0, i7 %data_addr_1" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:19]   --->   Operation 69 'store' 'store_ln19' <Predicate = (trunc_ln17 != 0 & trunc_ln17 != 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67> <RAM>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:19]   --->   Operation 70 'br' 'br_ln19' <Predicate = (trunc_ln17 != 0 & trunc_ln17 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 4.888ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln17', benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17) of constant 0 on local variable 'i', benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17 [9]  (1.588 ns)
	'load' operation 7 bit ('i', benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17) on local variable 'i', benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17 [16]  (0.000 ns)
	'add' operation 8 bit of DSP[36] ('add_ln17', benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17) [27]  (2.250 ns)
	'mul' operation 17 bit of DSP[36] ('mul_ln19', benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:19) [36]  (1.050 ns)

 <State 2>: 3.532ns
The critical path consists of the following:
	'load' operation 15 bit ('phi_mul_load', benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17) on local variable 'phi_mul' [21]  (0.000 ns)
	'add' operation 15 bit ('add_ln17_2', benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17) [28]  (1.944 ns)
	'store' operation 0 bit ('store_ln17', benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17) of variable 'add_ln17_2', benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17 on local variable 'phi_mul' [67]  (1.588 ns)

 <State 3>: 1.588ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln20', benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:20) of variable 'idx_urem', benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:20 on local variable 'phi_urem' [68]  (1.588 ns)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 7 bit ('data_1_addr_1', benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:19) [40]  (0.000 ns)
	'store' operation 0 bit ('store_ln19', benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:19) of constant 0 on array 'data_1' [49]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
