Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Apr  7 11:45:07 2025
| Host         : DESKTOP-I99LGQ1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  104         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (68)
6. checking no_output_delay (36)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (68)
-------------------------------
 There are 68 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (36)
--------------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.130        0.000                      0                 1982        0.102        0.000                      0                 1982        3.750        0.000                       0                   545  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.130        0.000                      0                 1982        0.102        0.000                      0                 1982        3.750        0.000                       0                   545  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.130ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.130ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/j_fu_84_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/tmp_product__0/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.336ns  (logic 1.593ns (25.139%)  route 4.743ns (74.861%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/ap_clk
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/j_fu_84_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/j_fu_84_reg[1]/Q
                         net (fo=10, routed)          0.715     2.107    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/Q[1]
    SLICE_X29Y44         LUT4 (Prop_lut4_I2_O)        0.324     2.431 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/i_fu_88[0]_i_1/O
                         net (fo=2, routed)           0.293     2.724    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/buff0_reg_4[0]
    SLICE_X29Y45         LUT6 (Prop_lut6_I5_O)        0.353     3.077 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/ram_reg_0_3_0_0_i_2/O
                         net (fo=128, routed)         2.831     5.908    bd_0_i/hls_inst/inst/A_2_U/ram_reg_0_3_2_2/A0
    SLICE_X18Y38         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.497     6.405 r  bd_0_i/hls_inst/inst/A_2_U/ram_reg_0_3_2_2/SP/O
                         net (fo=2, routed)           0.904     7.309    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/buff0_reg_0[2]
    DSP48_X1Y14          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/tmp_product__0/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/ap_clk
    DSP48_X1Y14          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/tmp_product__0/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.450    10.439    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/tmp_product__0
  -------------------------------------------------------------------
                         required time                         10.439    
                         arrival time                          -7.309    
  -------------------------------------------------------------------
                         slack                                  3.130    

Slack (MET) :             3.281ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/j_fu_84_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/tmp_product/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.273ns  (logic 1.593ns (25.392%)  route 4.680ns (74.608%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/ap_clk
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/j_fu_84_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/j_fu_84_reg[1]/Q
                         net (fo=10, routed)          0.715     2.107    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/Q[1]
    SLICE_X29Y44         LUT4 (Prop_lut4_I2_O)        0.324     2.431 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/i_fu_88[0]_i_1/O
                         net (fo=2, routed)           0.293     2.724    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/buff0_reg_4[0]
    SLICE_X29Y45         LUT6 (Prop_lut6_I5_O)        0.353     3.077 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/ram_reg_0_3_0_0_i_2/O
                         net (fo=128, routed)         2.831     5.908    bd_0_i/hls_inst/inst/A_2_U/ram_reg_0_3_2_2/A0
    SLICE_X18Y38         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.497     6.405 r  bd_0_i/hls_inst/inst/A_2_U/ram_reg_0_3_2_2/SP/O
                         net (fo=2, routed)           0.841     7.246    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/buff0_reg_0[2]
    DSP48_X1Y13          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/tmp_product/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/ap_clk
    DSP48_X1Y13          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/tmp_product/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y13          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362    10.527    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/tmp_product
  -------------------------------------------------------------------
                         required time                         10.527    
                         arrival time                          -7.246    
  -------------------------------------------------------------------
                         slack                                  3.281    

Slack (MET) :             3.327ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/j_fu_84_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/tmp_product__0/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.139ns  (logic 1.220ns (19.872%)  route 4.919ns (80.128%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/ap_clk
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/j_fu_84_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/j_fu_84_reg[1]/Q
                         net (fo=10, routed)          0.715     2.107    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/Q[1]
    SLICE_X29Y44         LUT4 (Prop_lut4_I2_O)        0.324     2.431 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/i_fu_88[0]_i_1/O
                         net (fo=2, routed)           0.293     2.724    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/buff0_reg_4[0]
    SLICE_X29Y45         LUT6 (Prop_lut6_I5_O)        0.353     3.077 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/ram_reg_0_3_0_0_i_2/O
                         net (fo=128, routed)         3.199     6.275    bd_0_i/hls_inst/inst/A_2_U/ram_reg_0_3_13_13/A0
    SLICE_X18Y34         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124     6.399 r  bd_0_i/hls_inst/inst/A_2_U/ram_reg_0_3_13_13/SP/O
                         net (fo=2, routed)           0.713     7.112    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/buff0_reg_0[13]
    DSP48_X1Y14          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/tmp_product__0/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/ap_clk
    DSP48_X1Y14          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/tmp_product__0/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    10.439    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/tmp_product__0
  -------------------------------------------------------------------
                         required time                         10.439    
                         arrival time                          -7.112    
  -------------------------------------------------------------------
                         slack                                  3.327    

Slack (MET) :             3.341ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/j_fu_84_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/tmp_product__0/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.125ns  (logic 1.874ns (30.596%)  route 4.251ns (69.404%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/ap_clk
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/j_fu_84_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/j_fu_84_reg[1]/Q
                         net (fo=10, routed)          0.715     2.107    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/Q[1]
    SLICE_X29Y44         LUT4 (Prop_lut4_I2_O)        0.324     2.431 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/i_fu_88[0]_i_1/O
                         net (fo=2, routed)           0.293     2.724    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/buff0_reg_4[0]
    SLICE_X29Y45         LUT6 (Prop_lut6_I5_O)        0.353     3.077 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/ram_reg_0_3_0_0_i_2/O
                         net (fo=128, routed)         2.539     5.616    bd_0_i/hls_inst/inst/A_2_U/ram_reg_0_3_8_8/A0
    SLICE_X18Y35         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.778     6.394 r  bd_0_i/hls_inst/inst/A_2_U/ram_reg_0_3_8_8/SP/O
                         net (fo=2, routed)           0.705     7.098    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/buff0_reg_0[8]
    DSP48_X1Y14          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/tmp_product__0/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/ap_clk
    DSP48_X1Y14          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/tmp_product__0/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.450    10.439    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/tmp_product__0
  -------------------------------------------------------------------
                         required time                         10.439    
                         arrival time                          -7.098    
  -------------------------------------------------------------------
                         slack                                  3.341    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/j_fu_84_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/tmp_product/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.205ns  (logic 1.201ns (19.356%)  route 5.004ns (80.644%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/ap_clk
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/j_fu_84_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/j_fu_84_reg[1]/Q
                         net (fo=10, routed)          0.715     2.107    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/Q[1]
    SLICE_X29Y44         LUT4 (Prop_lut4_I2_O)        0.324     2.431 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/i_fu_88[0]_i_1/O
                         net (fo=2, routed)           0.293     2.724    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/buff0_reg_4[0]
    SLICE_X29Y45         LUT6 (Prop_lut6_I5_O)        0.353     3.077 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/ram_reg_0_3_0_0_i_2/O
                         net (fo=128, routed)         2.853     5.929    bd_0_i/hls_inst/inst/A_2_U/ram_reg_0_3_5_5/A0
    SLICE_X22Y35         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.105     6.034 r  bd_0_i/hls_inst/inst/A_2_U/ram_reg_0_3_5_5/SP/O
                         net (fo=2, routed)           1.143     7.178    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/buff0_reg_0[5]
    DSP48_X1Y13          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/tmp_product/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/ap_clk
    DSP48_X1Y13          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/tmp_product/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y13          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -0.362    10.527    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/tmp_product
  -------------------------------------------------------------------
                         required time                         10.527    
                         arrival time                          -7.178    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.410ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/j_fu_84_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/tmp_product/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.144ns  (logic 1.884ns (30.666%)  route 4.260ns (69.334%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/ap_clk
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/j_fu_84_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/j_fu_84_reg[1]/Q
                         net (fo=10, routed)          0.715     2.107    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/Q[1]
    SLICE_X29Y44         LUT4 (Prop_lut4_I2_O)        0.324     2.431 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/i_fu_88[0]_i_1/O
                         net (fo=2, routed)           0.293     2.724    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/buff0_reg_4[0]
    SLICE_X29Y45         LUT6 (Prop_lut6_I5_O)        0.353     3.077 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/ram_reg_0_3_0_0_i_2/O
                         net (fo=128, routed)         2.539     5.616    bd_0_i/hls_inst/inst/A_2_U/ram_reg_0_3_7_7/A0
    SLICE_X18Y35         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.788     6.404 r  bd_0_i/hls_inst/inst/A_2_U/ram_reg_0_3_7_7/SP/O
                         net (fo=2, routed)           0.713     7.117    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/buff0_reg_0[7]
    DSP48_X1Y13          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/tmp_product/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/ap_clk
    DSP48_X1Y13          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/tmp_product/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y13          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.362    10.527    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/tmp_product
  -------------------------------------------------------------------
                         required time                         10.527    
                         arrival time                          -7.117    
  -------------------------------------------------------------------
                         slack                                  3.410    

Slack (MET) :             3.411ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/j_fu_84_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/buff0_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.055ns  (logic 1.220ns (20.148%)  route 4.835ns (79.852%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/ap_clk
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/j_fu_84_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/j_fu_84_reg[1]/Q
                         net (fo=10, routed)          0.715     2.107    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/Q[1]
    SLICE_X29Y44         LUT4 (Prop_lut4_I2_O)        0.324     2.431 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/i_fu_88[0]_i_1/O
                         net (fo=2, routed)           0.293     2.724    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/buff0_reg_4[0]
    SLICE_X29Y45         LUT6 (Prop_lut6_I5_O)        0.353     3.077 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/ram_reg_0_3_0_0_i_2/O
                         net (fo=128, routed)         2.853     5.929    bd_0_i/hls_inst/inst/A_2_U/ram_reg_0_3_31_31/A0
    SLICE_X22Y35         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124     6.053 r  bd_0_i/hls_inst/inst/A_2_U/ram_reg_0_3_31_31/SP/O
                         net (fo=4, routed)           0.975     7.028    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/buff0_reg_0[31]
    DSP48_X1Y15          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/buff0_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/ap_clk
    DSP48_X1Y15          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y15          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.450    10.439    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/buff0_reg
  -------------------------------------------------------------------
                         required time                         10.439    
                         arrival time                          -7.028    
  -------------------------------------------------------------------
                         slack                                  3.411    

Slack (MET) :             3.411ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/j_fu_84_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/buff0_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.055ns  (logic 1.220ns (20.148%)  route 4.835ns (79.852%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/ap_clk
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/j_fu_84_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/j_fu_84_reg[1]/Q
                         net (fo=10, routed)          0.715     2.107    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/Q[1]
    SLICE_X29Y44         LUT4 (Prop_lut4_I2_O)        0.324     2.431 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/i_fu_88[0]_i_1/O
                         net (fo=2, routed)           0.293     2.724    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/buff0_reg_4[0]
    SLICE_X29Y45         LUT6 (Prop_lut6_I5_O)        0.353     3.077 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/ram_reg_0_3_0_0_i_2/O
                         net (fo=128, routed)         2.853     5.929    bd_0_i/hls_inst/inst/A_2_U/ram_reg_0_3_31_31/A0
    SLICE_X22Y35         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124     6.053 r  bd_0_i/hls_inst/inst/A_2_U/ram_reg_0_3_31_31/SP/O
                         net (fo=4, routed)           0.975     7.028    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/buff0_reg_0[31]
    DSP48_X1Y15          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/buff0_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/ap_clk
    DSP48_X1Y15          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y15          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.450    10.439    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/buff0_reg
  -------------------------------------------------------------------
                         required time                         10.439    
                         arrival time                          -7.028    
  -------------------------------------------------------------------
                         slack                                  3.411    

Slack (MET) :             3.414ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/j_fu_84_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/buff0_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.052ns  (logic 1.603ns (26.486%)  route 4.449ns (73.514%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/ap_clk
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/j_fu_84_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/j_fu_84_reg[1]/Q
                         net (fo=10, routed)          0.715     2.107    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/Q[1]
    SLICE_X29Y44         LUT4 (Prop_lut4_I2_O)        0.324     2.431 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/i_fu_88[0]_i_1/O
                         net (fo=2, routed)           0.293     2.724    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/buff0_reg_4[0]
    SLICE_X29Y45         LUT6 (Prop_lut6_I5_O)        0.353     3.077 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/ram_reg_0_3_0_0_i_2/O
                         net (fo=128, routed)         2.831     5.908    bd_0_i/hls_inst/inst/A_2_U/ram_reg_0_3_29_29/A0
    SLICE_X18Y38         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.507     6.415 r  bd_0_i/hls_inst/inst/A_2_U/ram_reg_0_3_29_29/SP/O
                         net (fo=1, routed)           0.610     7.025    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/buff0_reg_0[29]
    DSP48_X1Y15          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/buff0_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/ap_clk
    DSP48_X1Y15          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y15          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450    10.439    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/buff0_reg
  -------------------------------------------------------------------
                         required time                         10.439    
                         arrival time                          -7.025    
  -------------------------------------------------------------------
                         slack                                  3.414    

Slack (MET) :             3.427ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/j_fu_84_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/tmp_product/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.127ns  (logic 1.874ns (30.588%)  route 4.253ns (69.412%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/ap_clk
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/j_fu_84_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/j_fu_84_reg[1]/Q
                         net (fo=10, routed)          0.715     2.107    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/Q[1]
    SLICE_X29Y44         LUT4 (Prop_lut4_I2_O)        0.324     2.431 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/i_fu_88[0]_i_1/O
                         net (fo=2, routed)           0.293     2.724    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/buff0_reg_4[0]
    SLICE_X29Y45         LUT6 (Prop_lut6_I5_O)        0.353     3.077 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/ram_reg_0_3_0_0_i_2/O
                         net (fo=128, routed)         2.539     5.616    bd_0_i/hls_inst/inst/A_2_U/ram_reg_0_3_8_8/A0
    SLICE_X18Y35         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.778     6.394 r  bd_0_i/hls_inst/inst/A_2_U/ram_reg_0_3_8_8/SP/O
                         net (fo=2, routed)           0.706     7.100    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/buff0_reg_0[8]
    DSP48_X1Y13          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/tmp_product/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/ap_clk
    DSP48_X1Y13          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/tmp_product/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y13          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -0.362    10.527    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/tmp_product
  -------------------------------------------------------------------
                         required time                         10.527    
                         arrival time                          -7.100    
  -------------------------------------------------------------------
                         slack                                  3.427    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U20/buff0_reg[6]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_3_reg_606_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U20/ap_clk
    SLICE_X28Y38         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U20/buff0_reg[6]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U20/buff0_reg[6]__0/Q
                         net (fo=1, routed)           0.059     0.610    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U20_n_25
    SLICE_X28Y38         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_3_reg_606_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.432     0.432    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/ap_clk
    SLICE_X28Y38         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_3_reg_606_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X28Y38         FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_3_reg_606_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.610    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U20/buff0_reg[7]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_3_reg_606_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U20/ap_clk
    SLICE_X28Y38         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U20/buff0_reg[7]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U20/buff0_reg[7]__0/Q
                         net (fo=1, routed)           0.062     0.613    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U20_n_24
    SLICE_X28Y38         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_3_reg_606_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.432     0.432    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/ap_clk
    SLICE_X28Y38         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_3_reg_606_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X28Y38         FDRE (Hold_fdre_C_D)         0.078     0.510    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_3_reg_606_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U20/buff0_reg[5]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_3_reg_606_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U20/ap_clk
    SLICE_X28Y38         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U20/buff0_reg[5]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U20/buff0_reg[5]__0/Q
                         net (fo=1, routed)           0.058     0.609    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U20_n_26
    SLICE_X28Y38         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_3_reg_606_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.432     0.432    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/ap_clk
    SLICE_X28Y38         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_3_reg_606_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X28Y38         FDRE (Hold_fdre_C_D)         0.071     0.503    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_3_reg_606_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.609    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U20/buff0_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_3_reg_606_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U20/ap_clk
    SLICE_X28Y38         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U20/buff0_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U20/buff0_reg[4]__0/Q
                         net (fo=1, routed)           0.065     0.616    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U20_n_27
    SLICE_X28Y38         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_3_reg_606_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.432     0.432    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/ap_clk
    SLICE_X28Y38         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_3_reg_606_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X28Y38         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_3_reg_606_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/buff0_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_reg_591_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/ap_clk
    SLICE_X24Y41         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/buff0_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y41         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/buff0_reg[12]__0/Q
                         net (fo=1, routed)           0.103     0.654    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17_n_19
    SLICE_X27Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_reg_591_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.432     0.432    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/ap_clk
    SLICE_X27Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_reg_591_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X27Y40         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_reg_591_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/buff0_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_reg_591_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/ap_clk
    SLICE_X25Y41         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/buff0_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/buff0_reg[15]__0/Q
                         net (fo=1, routed)           0.099     0.650    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17_n_16
    SLICE_X27Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_reg_591_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.432     0.432    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/ap_clk
    SLICE_X27Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_reg_591_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X27Y40         FDRE (Hold_fdre_C_D)         0.066     0.498    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_reg_591_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/buff0_reg[6]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_1_reg_596_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.591%)  route 0.104ns (42.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/ap_clk
    SLICE_X24Y37         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/buff0_reg[6]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/buff0_reg[6]__0/Q
                         net (fo=1, routed)           0.104     0.655    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18_n_28
    SLICE_X27Y37         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_1_reg_596_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.432     0.432    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/ap_clk
    SLICE_X27Y37         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_1_reg_596_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X27Y37         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_1_reg_596_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.655    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/buff0_reg[14]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_1_reg_596_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/ap_clk
    SLICE_X25Y39         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/buff0_reg[14]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/buff0_reg[14]__0/Q
                         net (fo=1, routed)           0.101     0.652    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18_n_20
    SLICE_X27Y39         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_1_reg_596_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.432     0.432    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/ap_clk
    SLICE_X27Y39         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_1_reg_596_reg[14]/C
                         clock pessimism              0.000     0.432    
    SLICE_X27Y39         FDRE (Hold_fdre_C_D)         0.066     0.498    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_1_reg_596_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/buff0_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_1_reg_596_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/ap_clk
    SLICE_X25Y36         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/buff0_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y36         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/buff0_reg[3]__0/Q
                         net (fo=1, routed)           0.110     0.661    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18_n_31
    SLICE_X25Y36         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_1_reg_596_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.432     0.432    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/ap_clk
    SLICE_X25Y36         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_1_reg_596_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X25Y36         FDRE (Hold_fdre_C_D)         0.072     0.504    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_1_reg_596_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U19/buff0_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_2_reg_601_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U19/ap_clk
    SLICE_X29Y38         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U19/buff0_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U19/buff0_reg[9]__0/Q
                         net (fo=1, routed)           0.110     0.661    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U19_n_22
    SLICE_X29Y38         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_2_reg_601_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.432     0.432    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/ap_clk
    SLICE_X29Y38         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_2_reg_601_reg[9]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y38         FDRE (Hold_fdre_C_D)         0.072     0.504    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_2_reg_601_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y18   bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y16   bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/tmp_product/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y15   bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y13   bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/tmp_product/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y16   bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U19/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y14   bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U19/tmp_product/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y18   bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U20/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y19   bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U20/tmp_product/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y17   bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/tmp_product__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y14   bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/tmp_product__0/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y35  bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y35  bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y35  bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y35  bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y35  bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y35  bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y35  bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y35  bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y38  bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y38  bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y35  bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y35  bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y35  bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y35  bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y35  bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y35  bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y35  bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y35  bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y38  bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y38  bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_13_13/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stream_in_tvalid
                            (input port)
  Destination:            stream_in2_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.070ns  (logic 0.124ns (5.990%)  route 1.946ns (94.010%))
  Logic Levels:           1  (LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  stream_in_tvalid (IN)
                         net (fo=7, unset)            0.973     0.973    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/stream_in_TVALID
    SLICE_X28Y46         LUT4 (Prop_lut4_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/stream_in2_TREADY_INST_0/O
                         net (fo=9, unset)            0.973     2.070    stream_in2_tready
                                                                      r  stream_in2_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stream_in_tvalid
                            (input port)
  Destination:            stream_in_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.070ns  (logic 0.124ns (5.990%)  route 1.946ns (94.010%))
  Logic Levels:           1  (LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  stream_in_tvalid (IN)
                         net (fo=7, unset)            0.973     0.973    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/stream_in_TVALID
    SLICE_X28Y46         LUT4 (Prop_lut4_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/stream_in2_TREADY_INST_0/O
                         net (fo=9, unset)            0.973     2.070    stream_in_tready
                                                                      r  stream_in_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stream_out_tready
                            (input port)
  Destination:            stream_out_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.070ns  (logic 0.124ns (5.990%)  route 1.946ns (94.010%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  stream_out_tready (IN)
                         net (fo=37, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TREADY
    SLICE_X28Y37         LUT6 (Prop_lut6_I2_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA[0]_INST_0/O
                         net (fo=0)                   0.973     2.070    stream_out_tdata[0]
                                                                      r  stream_out_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stream_out_tready
                            (input port)
  Destination:            stream_out_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.070ns  (logic 0.124ns (5.990%)  route 1.946ns (94.010%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  stream_out_tready (IN)
                         net (fo=37, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TREADY
    SLICE_X25Y38         LUT6 (Prop_lut6_I2_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA[10]_INST_0/O
                         net (fo=0)                   0.973     2.070    stream_out_tdata[10]
                                                                      r  stream_out_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stream_out_tready
                            (input port)
  Destination:            stream_out_tdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.070ns  (logic 0.124ns (5.990%)  route 1.946ns (94.010%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  stream_out_tready (IN)
                         net (fo=37, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TREADY
    SLICE_X25Y38         LUT6 (Prop_lut6_I2_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA[11]_INST_0/O
                         net (fo=0)                   0.973     2.070    stream_out_tdata[11]
                                                                      r  stream_out_tdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stream_out_tready
                            (input port)
  Destination:            stream_out_tdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.070ns  (logic 0.124ns (5.990%)  route 1.946ns (94.010%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  stream_out_tready (IN)
                         net (fo=37, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TREADY
    SLICE_X28Y39         LUT6 (Prop_lut6_I2_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA[12]_INST_0/O
                         net (fo=0)                   0.973     2.070    stream_out_tdata[12]
                                                                      r  stream_out_tdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stream_out_tready
                            (input port)
  Destination:            stream_out_tdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.070ns  (logic 0.124ns (5.990%)  route 1.946ns (94.010%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  stream_out_tready (IN)
                         net (fo=37, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TREADY
    SLICE_X28Y39         LUT6 (Prop_lut6_I2_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA[13]_INST_0/O
                         net (fo=0)                   0.973     2.070    stream_out_tdata[13]
                                                                      r  stream_out_tdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stream_out_tready
                            (input port)
  Destination:            stream_out_tdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.070ns  (logic 0.124ns (5.990%)  route 1.946ns (94.010%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  stream_out_tready (IN)
                         net (fo=37, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TREADY
    SLICE_X25Y40         LUT6 (Prop_lut6_I2_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA[14]_INST_0/O
                         net (fo=0)                   0.973     2.070    stream_out_tdata[14]
                                                                      r  stream_out_tdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stream_out_tready
                            (input port)
  Destination:            stream_out_tdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.070ns  (logic 0.124ns (5.990%)  route 1.946ns (94.010%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  stream_out_tready (IN)
                         net (fo=37, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TREADY
    SLICE_X27Y39         LUT6 (Prop_lut6_I2_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA[15]_INST_0/O
                         net (fo=0)                   0.973     2.070    stream_out_tdata[15]
                                                                      r  stream_out_tdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stream_out_tready
                            (input port)
  Destination:            stream_out_tdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.070ns  (logic 0.124ns (5.990%)  route 1.946ns (94.010%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  stream_out_tready (IN)
                         net (fo=37, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TREADY
    SLICE_X25Y40         LUT6 (Prop_lut6_I2_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA[16]_INST_0/O
                         net (fo=0)                   0.973     2.070    stream_out_tdata[16]
                                                                      r  stream_out_tdata[16] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stream_in_tvalid
                            (input port)
  Destination:            stream_in2_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.045ns (5.201%)  route 0.820ns (94.799%))
  Logic Levels:           1  (LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  stream_in_tvalid (IN)
                         net (fo=7, unset)            0.410     0.410    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/stream_in_TVALID
    SLICE_X28Y46         LUT4 (Prop_lut4_I1_O)        0.045     0.455 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/stream_in2_TREADY_INST_0/O
                         net (fo=9, unset)            0.410     0.865    stream_in2_tready
                                                                      r  stream_in2_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stream_in_tvalid
                            (input port)
  Destination:            stream_in_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.045ns (5.201%)  route 0.820ns (94.799%))
  Logic Levels:           1  (LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  stream_in_tvalid (IN)
                         net (fo=7, unset)            0.410     0.410    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/stream_in_TVALID
    SLICE_X28Y46         LUT4 (Prop_lut4_I1_O)        0.045     0.455 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/stream_in2_TREADY_INST_0/O
                         net (fo=9, unset)            0.410     0.865    stream_in_tready
                                                                      r  stream_in_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stream_out_tready
                            (input port)
  Destination:            stream_out_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.045ns (5.201%)  route 0.820ns (94.799%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  stream_out_tready (IN)
                         net (fo=37, unset)           0.410     0.410    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TREADY
    SLICE_X28Y37         LUT6 (Prop_lut6_I2_O)        0.045     0.455 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA[0]_INST_0/O
                         net (fo=0)                   0.410     0.865    stream_out_tdata[0]
                                                                      r  stream_out_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stream_out_tready
                            (input port)
  Destination:            stream_out_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.045ns (5.201%)  route 0.820ns (94.799%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  stream_out_tready (IN)
                         net (fo=37, unset)           0.410     0.410    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TREADY
    SLICE_X25Y38         LUT6 (Prop_lut6_I2_O)        0.045     0.455 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA[10]_INST_0/O
                         net (fo=0)                   0.410     0.865    stream_out_tdata[10]
                                                                      r  stream_out_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stream_out_tready
                            (input port)
  Destination:            stream_out_tdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.045ns (5.201%)  route 0.820ns (94.799%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  stream_out_tready (IN)
                         net (fo=37, unset)           0.410     0.410    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TREADY
    SLICE_X25Y38         LUT6 (Prop_lut6_I2_O)        0.045     0.455 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA[11]_INST_0/O
                         net (fo=0)                   0.410     0.865    stream_out_tdata[11]
                                                                      r  stream_out_tdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stream_out_tready
                            (input port)
  Destination:            stream_out_tdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.045ns (5.201%)  route 0.820ns (94.799%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  stream_out_tready (IN)
                         net (fo=37, unset)           0.410     0.410    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TREADY
    SLICE_X28Y39         LUT6 (Prop_lut6_I2_O)        0.045     0.455 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA[12]_INST_0/O
                         net (fo=0)                   0.410     0.865    stream_out_tdata[12]
                                                                      r  stream_out_tdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stream_out_tready
                            (input port)
  Destination:            stream_out_tdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.045ns (5.201%)  route 0.820ns (94.799%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  stream_out_tready (IN)
                         net (fo=37, unset)           0.410     0.410    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TREADY
    SLICE_X28Y39         LUT6 (Prop_lut6_I2_O)        0.045     0.455 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA[13]_INST_0/O
                         net (fo=0)                   0.410     0.865    stream_out_tdata[13]
                                                                      r  stream_out_tdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stream_out_tready
                            (input port)
  Destination:            stream_out_tdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.045ns (5.201%)  route 0.820ns (94.799%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  stream_out_tready (IN)
                         net (fo=37, unset)           0.410     0.410    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TREADY
    SLICE_X25Y40         LUT6 (Prop_lut6_I2_O)        0.045     0.455 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA[14]_INST_0/O
                         net (fo=0)                   0.410     0.865    stream_out_tdata[14]
                                                                      r  stream_out_tdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stream_out_tready
                            (input port)
  Destination:            stream_out_tdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.045ns (5.201%)  route 0.820ns (94.799%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  stream_out_tready (IN)
                         net (fo=37, unset)           0.410     0.410    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TREADY
    SLICE_X27Y39         LUT6 (Prop_lut6_I2_O)        0.045     0.455 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA[15]_INST_0/O
                         net (fo=0)                   0.410     0.865    stream_out_tdata[15]
                                                                      r  stream_out_tdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stream_out_tready
                            (input port)
  Destination:            stream_out_tdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.045ns (5.201%)  route 0.820ns (94.799%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  stream_out_tready (IN)
                         net (fo=37, unset)           0.410     0.410    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TREADY
    SLICE_X25Y40         LUT6 (Prop_lut6_I2_O)        0.045     0.455 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA[16]_INST_0/O
                         net (fo=0)                   0.410     0.865    stream_out_tdata[16]
                                                                      r  stream_out_tdata[16] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_2_reg_601_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stream_out_tdata[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.325ns  (logic 2.616ns (35.715%)  route 4.709ns (64.285%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/ap_clk
    SLICE_X29Y37         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_2_reg_601_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_2_reg_601_reg[8]/Q
                         net (fo=3, routed)           1.102     2.531    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_2_reg_601[8]
    SLICE_X27Y38         LUT3 (Prop_lut3_I0_O)        0.124     2.655 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_11/O
                         net (fo=2, routed)           1.094     3.750    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_11_n_0
    SLICE_X27Y38         LUT5 (Prop_lut5_I0_O)        0.152     3.902 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_3/O
                         net (fo=2, routed)           0.727     4.629    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_3_n_0
    SLICE_X26Y38         LUT6 (Prop_lut6_I0_O)        0.326     4.955 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     4.955    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_7_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.488 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.488    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.605 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.605    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__2_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.722 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.722    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__3_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.839 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.839    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__4_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.956 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.956    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__5_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     6.212 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__6/O[2]
                         net (fo=2, routed)           0.812     7.024    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126_stream_out_TDATA[30]
    SLICE_X27Y44         LUT6 (Prop_lut6_I5_O)        0.301     7.325 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA[30]_INST_0/O
                         net (fo=0)                   0.973     8.298    stream_out_tdata[30]
                                                                      r  stream_out_tdata[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_2_reg_601_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stream_out_tdata[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.300ns  (logic 2.586ns (35.423%)  route 4.714ns (64.577%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/ap_clk
    SLICE_X29Y37         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_2_reg_601_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_2_reg_601_reg[8]/Q
                         net (fo=3, routed)           1.102     2.531    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_2_reg_601[8]
    SLICE_X27Y38         LUT3 (Prop_lut3_I0_O)        0.124     2.655 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_11/O
                         net (fo=2, routed)           1.094     3.750    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_11_n_0
    SLICE_X27Y38         LUT5 (Prop_lut5_I0_O)        0.152     3.902 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_3/O
                         net (fo=2, routed)           0.727     4.629    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_3_n_0
    SLICE_X26Y38         LUT6 (Prop_lut6_I0_O)        0.326     4.955 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     4.955    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_7_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.488 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.488    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.605 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.605    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__2_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.722 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.722    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__3_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.839 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.839    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__4_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.956 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.956    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__5_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     6.188 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__6/O[0]
                         net (fo=2, routed)           0.817     7.005    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126_stream_out_TDATA[28]
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.295     7.300 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA[28]_INST_0/O
                         net (fo=0)                   0.973     8.273    stream_out_tdata[28]
                                                                      r  stream_out_tdata[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_2_reg_601_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stream_out_tdata[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.278ns  (logic 2.580ns (35.449%)  route 4.698ns (64.551%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/ap_clk
    SLICE_X29Y37         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_2_reg_601_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_2_reg_601_reg[8]/Q
                         net (fo=3, routed)           1.102     2.531    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_2_reg_601[8]
    SLICE_X27Y38         LUT3 (Prop_lut3_I0_O)        0.124     2.655 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_11/O
                         net (fo=2, routed)           1.094     3.750    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_11_n_0
    SLICE_X27Y38         LUT5 (Prop_lut5_I0_O)        0.152     3.902 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_3/O
                         net (fo=2, routed)           0.727     4.629    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_3_n_0
    SLICE_X26Y38         LUT6 (Prop_lut6_I0_O)        0.326     4.955 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     4.955    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_7_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.488 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.488    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.605 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.605    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__2_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.722 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.722    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__3_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.839 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.839    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__4_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.170 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__5/O[3]
                         net (fo=2, routed)           0.801     6.971    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126_stream_out_TDATA[27]
    SLICE_X27Y44         LUT6 (Prop_lut6_I5_O)        0.307     7.278 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA[27]_INST_0/O
                         net (fo=0)                   0.973     8.251    stream_out_tdata[27]
                                                                      r  stream_out_tdata[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_2_reg_601_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stream_out_tdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.222ns  (logic 2.351ns (32.552%)  route 4.871ns (67.448%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/ap_clk
    SLICE_X29Y37         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_2_reg_601_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_2_reg_601_reg[8]/Q
                         net (fo=3, routed)           1.102     2.531    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_2_reg_601[8]
    SLICE_X27Y38         LUT3 (Prop_lut3_I0_O)        0.124     2.655 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_11/O
                         net (fo=2, routed)           1.094     3.750    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_11_n_0
    SLICE_X27Y38         LUT5 (Prop_lut5_I0_O)        0.152     3.902 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_3/O
                         net (fo=2, routed)           0.727     4.629    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_3_n_0
    SLICE_X26Y38         LUT6 (Prop_lut6_I0_O)        0.326     4.955 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     4.955    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_7_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.488 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.488    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.605 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.605    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__2_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.942 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__3/O[1]
                         net (fo=2, routed)           0.974     6.916    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126_stream_out_TDATA[17]
    SLICE_X28Y40         LUT6 (Prop_lut6_I5_O)        0.306     7.222 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA[17]_INST_0/O
                         net (fo=0)                   0.973     8.195    stream_out_tdata[17]
                                                                      r  stream_out_tdata[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_2_reg_601_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stream_out_tdata[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.203ns  (logic 2.463ns (34.196%)  route 4.740ns (65.804%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/ap_clk
    SLICE_X29Y37         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_2_reg_601_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_2_reg_601_reg[8]/Q
                         net (fo=3, routed)           1.102     2.531    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_2_reg_601[8]
    SLICE_X27Y38         LUT3 (Prop_lut3_I0_O)        0.124     2.655 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_11/O
                         net (fo=2, routed)           1.094     3.750    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_11_n_0
    SLICE_X27Y38         LUT5 (Prop_lut5_I0_O)        0.152     3.902 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_3/O
                         net (fo=2, routed)           0.727     4.629    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_3_n_0
    SLICE_X26Y38         LUT6 (Prop_lut6_I0_O)        0.326     4.955 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     4.955    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_7_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.488 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.488    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.605 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.605    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__2_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.722 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.722    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__3_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.053 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__4/O[3]
                         net (fo=2, routed)           0.843     6.896    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126_stream_out_TDATA[23]
    SLICE_X27Y41         LUT6 (Prop_lut6_I5_O)        0.307     7.203 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA[23]_INST_0/O
                         net (fo=0)                   0.973     8.176    stream_out_tdata[23]
                                                                      r  stream_out_tdata[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_2_reg_601_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stream_out_tdata[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.193ns  (logic 2.352ns (32.698%)  route 4.841ns (67.302%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/ap_clk
    SLICE_X29Y37         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_2_reg_601_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_2_reg_601_reg[8]/Q
                         net (fo=3, routed)           1.102     2.531    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_2_reg_601[8]
    SLICE_X27Y38         LUT3 (Prop_lut3_I0_O)        0.124     2.655 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_11/O
                         net (fo=2, routed)           1.094     3.750    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_11_n_0
    SLICE_X27Y38         LUT5 (Prop_lut5_I0_O)        0.152     3.902 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_3/O
                         net (fo=2, routed)           0.727     4.629    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_3_n_0
    SLICE_X26Y38         LUT6 (Prop_lut6_I0_O)        0.326     4.955 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     4.955    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_7_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.488 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.488    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.605 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.605    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__2_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.722 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.722    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__3_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.954 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__4/O[0]
                         net (fo=2, routed)           0.944     6.898    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126_stream_out_TDATA[20]
    SLICE_X28Y41         LUT6 (Prop_lut6_I5_O)        0.295     7.193 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA[20]_INST_0/O
                         net (fo=0)                   0.973     8.166    stream_out_tdata[20]
                                                                      r  stream_out_tdata[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_2_reg_601_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stream_out_tdata[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.172ns  (logic 2.469ns (34.428%)  route 4.703ns (65.572%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/ap_clk
    SLICE_X29Y37         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_2_reg_601_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_2_reg_601_reg[8]/Q
                         net (fo=3, routed)           1.102     2.531    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_2_reg_601[8]
    SLICE_X27Y38         LUT3 (Prop_lut3_I0_O)        0.124     2.655 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_11/O
                         net (fo=2, routed)           1.094     3.750    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_11_n_0
    SLICE_X27Y38         LUT5 (Prop_lut5_I0_O)        0.152     3.902 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_3/O
                         net (fo=2, routed)           0.727     4.629    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_3_n_0
    SLICE_X26Y38         LUT6 (Prop_lut6_I0_O)        0.326     4.955 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     4.955    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_7_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.488 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.488    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.605 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.605    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__2_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.722 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.722    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__3_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.839 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.839    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__4_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     6.071 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__5/O[0]
                         net (fo=2, routed)           0.806     6.877    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126_stream_out_TDATA[24]
    SLICE_X28Y42         LUT6 (Prop_lut6_I5_O)        0.295     7.172 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA[24]_INST_0/O
                         net (fo=0)                   0.973     8.145    stream_out_tdata[24]
                                                                      r  stream_out_tdata[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_2_reg_601_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stream_out_tdata[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.052ns  (logic 2.346ns (33.269%)  route 4.706ns (66.731%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/ap_clk
    SLICE_X29Y37         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_2_reg_601_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_2_reg_601_reg[8]/Q
                         net (fo=3, routed)           1.102     2.531    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_2_reg_601[8]
    SLICE_X27Y38         LUT3 (Prop_lut3_I0_O)        0.124     2.655 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_11/O
                         net (fo=2, routed)           1.094     3.750    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_11_n_0
    SLICE_X27Y38         LUT5 (Prop_lut5_I0_O)        0.152     3.902 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_3/O
                         net (fo=2, routed)           0.727     4.629    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_3_n_0
    SLICE_X26Y38         LUT6 (Prop_lut6_I0_O)        0.326     4.955 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     4.955    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_7_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.488 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.488    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.605 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.605    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__2_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.936 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__3/O[3]
                         net (fo=2, routed)           0.809     6.745    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126_stream_out_TDATA[19]
    SLICE_X28Y40         LUT6 (Prop_lut6_I5_O)        0.307     7.052 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA[19]_INST_0/O
                         net (fo=0)                   0.973     8.025    stream_out_tdata[19]
                                                                      r  stream_out_tdata[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_2_reg_601_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stream_out_tdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.002ns  (logic 2.148ns (30.678%)  route 4.854ns (69.322%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/ap_clk
    SLICE_X29Y37         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_2_reg_601_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_2_reg_601_reg[8]/Q
                         net (fo=3, routed)           1.102     2.531    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_2_reg_601[8]
    SLICE_X27Y38         LUT3 (Prop_lut3_I0_O)        0.124     2.655 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_11/O
                         net (fo=2, routed)           1.094     3.750    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_11_n_0
    SLICE_X27Y38         LUT5 (Prop_lut5_I0_O)        0.152     3.902 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_3/O
                         net (fo=2, routed)           0.727     4.629    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_3_n_0
    SLICE_X26Y38         LUT6 (Prop_lut6_I0_O)        0.326     4.955 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     4.955    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_7_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.488 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.488    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.744 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__2/O[2]
                         net (fo=2, routed)           0.957     6.701    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126_stream_out_TDATA[14]
    SLICE_X25Y40         LUT6 (Prop_lut6_I5_O)        0.301     7.002 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA[14]_INST_0/O
                         net (fo=0)                   0.973     7.975    stream_out_tdata[14]
                                                                      r  stream_out_tdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_2_reg_601_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stream_out_tdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.969ns  (logic 2.229ns (31.986%)  route 4.740ns (68.014%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/ap_clk
    SLICE_X29Y37         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_2_reg_601_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_2_reg_601_reg[8]/Q
                         net (fo=3, routed)           1.102     2.531    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_2_reg_601[8]
    SLICE_X27Y38         LUT3 (Prop_lut3_I0_O)        0.124     2.655 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_11/O
                         net (fo=2, routed)           1.094     3.750    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_11_n_0
    SLICE_X27Y38         LUT5 (Prop_lut5_I0_O)        0.152     3.902 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_3/O
                         net (fo=2, routed)           0.727     4.629    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_3_n_0
    SLICE_X26Y38         LUT6 (Prop_lut6_I0_O)        0.326     4.955 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     4.955    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_i_7_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.488 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.488    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__1_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.819 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA__2_carry__2/O[3]
                         net (fo=2, routed)           0.843     6.662    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126_stream_out_TDATA[15]
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.307     6.969 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA[15]_INST_0/O
                         net (fo=0)                   0.973     7.942    stream_out_tdata[15]
                                                                      r  stream_out_tdata[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/stream_out_TDATA_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stream_out_tdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.701ns  (logic 0.209ns (29.804%)  route 0.492ns (70.196%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X26Y39         FDRE                                         r  bd_0_i/hls_inst/inst/stream_out_TDATA_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y39         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/stream_out_TDATA_reg_reg[15]/Q
                         net (fo=1, routed)           0.082     0.656    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA_reg[15]
    SLICE_X27Y39         LUT6 (Prop_lut6_I0_O)        0.045     0.701 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA[15]_INST_0/O
                         net (fo=0)                   0.410     1.111    stream_out_tdata[15]
                                                                      r  stream_out_tdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/stream_out_TDATA_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stream_out_tdata[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.701ns  (logic 0.209ns (29.804%)  route 0.492ns (70.196%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X26Y41         FDRE                                         r  bd_0_i/hls_inst/inst/stream_out_TDATA_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y41         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/stream_out_TDATA_reg_reg[23]/Q
                         net (fo=1, routed)           0.082     0.656    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA_reg[23]
    SLICE_X27Y41         LUT6 (Prop_lut6_I0_O)        0.045     0.701 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA[23]_INST_0/O
                         net (fo=0)                   0.410     1.111    stream_out_tdata[23]
                                                                      r  stream_out_tdata[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/stream_out_TDATA_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stream_out_tdata[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.713ns  (logic 0.209ns (29.300%)  route 0.504ns (70.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X26Y38         FDRE                                         r  bd_0_i/hls_inst/inst/stream_out_TDATA_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/stream_out_TDATA_reg_reg[8]/Q
                         net (fo=1, routed)           0.094     0.668    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA_reg[8]
    SLICE_X25Y38         LUT6 (Prop_lut6_I0_O)        0.045     0.713 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA[8]_INST_0/O
                         net (fo=0)                   0.410     1.123    stream_out_tdata[8]
                                                                      r  stream_out_tdata[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stream_in2_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.727ns  (logic 0.186ns (25.572%)  route 0.541ns (74.428%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y46         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=4, routed)           0.131     0.682    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/ap_CS_fsm_reg[1][1]
    SLICE_X28Y46         LUT4 (Prop_lut4_I3_O)        0.045     0.727 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/stream_in2_TREADY_INST_0/O
                         net (fo=9, unset)            0.410     1.137    stream_in2_tready
                                                                      r  stream_in2_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stream_in_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.727ns  (logic 0.186ns (25.572%)  route 0.541ns (74.428%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y46         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=4, routed)           0.131     0.682    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/ap_CS_fsm_reg[1][1]
    SLICE_X28Y46         LUT4 (Prop_lut4_I3_O)        0.045     0.727 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/stream_in2_TREADY_INST_0/O
                         net (fo=9, unset)            0.410     1.137    stream_in_tready
                                                                      r  stream_in_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/stream_out_TDATA_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stream_out_tdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.738ns  (logic 0.209ns (28.303%)  route 0.529ns (71.697%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X26Y39         FDRE                                         r  bd_0_i/hls_inst/inst/stream_out_TDATA_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y39         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/stream_out_TDATA_reg_reg[12]/Q
                         net (fo=1, routed)           0.119     0.693    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA_reg[12]
    SLICE_X28Y39         LUT6 (Prop_lut6_I0_O)        0.045     0.738 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA[12]_INST_0/O
                         net (fo=0)                   0.410     1.149    stream_out_tdata[12]
                                                                      r  stream_out_tdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/stream_out_TDATA_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stream_out_tdata[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.738ns  (logic 0.209ns (28.303%)  route 0.529ns (71.697%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X26Y42         FDRE                                         r  bd_0_i/hls_inst/inst/stream_out_TDATA_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/stream_out_TDATA_reg_reg[24]/Q
                         net (fo=1, routed)           0.119     0.693    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA_reg[24]
    SLICE_X28Y42         LUT6 (Prop_lut6_I0_O)        0.045     0.738 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA[24]_INST_0/O
                         net (fo=0)                   0.410     1.149    stream_out_tdata[24]
                                                                      r  stream_out_tdata[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/stream_out_TDATA_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stream_out_tdata[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.755ns  (logic 0.209ns (27.673%)  route 0.546ns (72.327%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X26Y41         FDRE                                         r  bd_0_i/hls_inst/inst/stream_out_TDATA_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y41         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/stream_out_TDATA_reg_reg[22]/Q
                         net (fo=1, routed)           0.136     0.710    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA_reg[22]
    SLICE_X27Y41         LUT6 (Prop_lut6_I0_O)        0.045     0.755 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA[22]_INST_0/O
                         net (fo=0)                   0.410     1.165    stream_out_tdata[22]
                                                                      r  stream_out_tdata[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/ap_enable_reg_pp0_iter5_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stream_out_tdata[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.765ns  (logic 0.186ns (24.318%)  route 0.579ns (75.682%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/ap_clk
    SLICE_X29Y42         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/ap_enable_reg_pp0_iter5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/ap_enable_reg_pp0_iter5_reg/Q
                         net (fo=38, routed)          0.169     0.720    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/ap_enable_reg_pp0_iter5
    SLICE_X28Y42         LUT6 (Prop_lut6_I3_O)        0.045     0.765 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA[25]_INST_0/O
                         net (fo=0)                   0.410     1.175    stream_out_tdata[25]
                                                                      r  stream_out_tdata[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/stream_out_TDATA_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stream_out_tdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.774ns  (logic 0.209ns (27.003%)  route 0.565ns (72.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X26Y39         FDRE                                         r  bd_0_i/hls_inst/inst/stream_out_TDATA_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y39         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/stream_out_TDATA_reg_reg[13]/Q
                         net (fo=1, routed)           0.155     0.729    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA_reg[13]
    SLICE_X28Y39         LUT6 (Prop_lut6_I0_O)        0.045     0.774 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/stream_out_TDATA[13]_INST_0/O
                         net (fo=0)                   0.410     1.184    stream_out_tdata[13]
                                                                      r  stream_out_tdata[13] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           868 Endpoints
Min Delay           868 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stream_out_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/buff0_reg/CEP
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.693ns  (logic 0.124ns (2.642%)  route 4.569ns (97.358%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  stream_out_tready (IN)
                         net (fo=37, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/stream_out_TREADY
    SLICE_X30Y45         LUT4 (Prop_lut4_I3_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/icmp_ln38_reg_498[0]_i_1/O
                         net (fo=239, routed)         3.596     4.693    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/ap_block_pp0_stage0_subdone
    DSP48_X1Y18          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/buff0_reg/CEP
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.924     0.924    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/ap_clk
    DSP48_X1Y18          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/buff0_reg/CLK

Slack:                    inf
  Source:                 stream_in_tvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_0_0/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.629ns  (logic 0.394ns (8.511%)  route 4.235ns (91.489%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  stream_in_tvalid (IN)
                         net (fo=7, unset)            0.973     0.973    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/stream_in_TVALID
    SLICE_X28Y46         LUT4 (Prop_lut4_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/stream_in2_TREADY_INST_0/O
                         net (fo=9, routed)           0.454     1.551    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/buff0_reg_1
    SLICE_X30Y45         LUT6 (Prop_lut6_I5_O)        0.124     1.675 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/tmp_product_i_1/O
                         net (fo=32, routed)          0.847     2.522    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/B_2_ce0
    SLICE_X30Y44         LUT4 (Prop_lut4_I3_O)        0.146     2.668 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/ram_reg_0_3_0_0_i_1__3/O
                         net (fo=32, routed)          1.961     4.629    bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_0_0/WE
    SLICE_X34Y35         RAMS32                                       r  bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_0_0/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.924     0.924    bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_0_0/WCLK
    SLICE_X34Y35         RAMS32                                       r  bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_0_0/SP/CLK

Slack:                    inf
  Source:                 stream_in_tvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_10_10/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.629ns  (logic 0.394ns (8.511%)  route 4.235ns (91.489%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  stream_in_tvalid (IN)
                         net (fo=7, unset)            0.973     0.973    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/stream_in_TVALID
    SLICE_X28Y46         LUT4 (Prop_lut4_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/stream_in2_TREADY_INST_0/O
                         net (fo=9, routed)           0.454     1.551    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/buff0_reg_1
    SLICE_X30Y45         LUT6 (Prop_lut6_I5_O)        0.124     1.675 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/tmp_product_i_1/O
                         net (fo=32, routed)          0.847     2.522    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/B_2_ce0
    SLICE_X30Y44         LUT4 (Prop_lut4_I3_O)        0.146     2.668 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/ram_reg_0_3_0_0_i_1__3/O
                         net (fo=32, routed)          1.961     4.629    bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_10_10/WE
    SLICE_X34Y35         RAMS32                                       r  bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_10_10/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.924     0.924    bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_10_10/WCLK
    SLICE_X34Y35         RAMS32                                       r  bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_10_10/SP/CLK

Slack:                    inf
  Source:                 stream_in_tvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_11_11/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.629ns  (logic 0.394ns (8.511%)  route 4.235ns (91.489%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  stream_in_tvalid (IN)
                         net (fo=7, unset)            0.973     0.973    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/stream_in_TVALID
    SLICE_X28Y46         LUT4 (Prop_lut4_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/stream_in2_TREADY_INST_0/O
                         net (fo=9, routed)           0.454     1.551    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/buff0_reg_1
    SLICE_X30Y45         LUT6 (Prop_lut6_I5_O)        0.124     1.675 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/tmp_product_i_1/O
                         net (fo=32, routed)          0.847     2.522    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/B_2_ce0
    SLICE_X30Y44         LUT4 (Prop_lut4_I3_O)        0.146     2.668 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/ram_reg_0_3_0_0_i_1__3/O
                         net (fo=32, routed)          1.961     4.629    bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_11_11/WE
    SLICE_X34Y35         RAMS32                                       r  bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_11_11/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.924     0.924    bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_11_11/WCLK
    SLICE_X34Y35         RAMS32                                       r  bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_11_11/SP/CLK

Slack:                    inf
  Source:                 stream_in_tvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_12_12/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.629ns  (logic 0.394ns (8.511%)  route 4.235ns (91.489%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  stream_in_tvalid (IN)
                         net (fo=7, unset)            0.973     0.973    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/stream_in_TVALID
    SLICE_X28Y46         LUT4 (Prop_lut4_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/stream_in2_TREADY_INST_0/O
                         net (fo=9, routed)           0.454     1.551    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/buff0_reg_1
    SLICE_X30Y45         LUT6 (Prop_lut6_I5_O)        0.124     1.675 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/tmp_product_i_1/O
                         net (fo=32, routed)          0.847     2.522    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/B_2_ce0
    SLICE_X30Y44         LUT4 (Prop_lut4_I3_O)        0.146     2.668 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90/ram_reg_0_3_0_0_i_1__3/O
                         net (fo=32, routed)          1.961     4.629    bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_12_12/WE
    SLICE_X34Y35         RAMS32                                       r  bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_12_12/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.924     0.924    bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_12_12/WCLK
    SLICE_X34Y35         RAMS32                                       r  bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_12_12/SP/CLK

Slack:                    inf
  Source:                 stream_out_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_reg_591_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.556ns  (logic 0.124ns (2.722%)  route 4.432ns (97.278%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  stream_out_tready (IN)
                         net (fo=37, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/stream_out_TREADY
    SLICE_X30Y45         LUT4 (Prop_lut4_I3_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/icmp_ln38_reg_498[0]_i_1/O
                         net (fo=239, routed)         3.459     4.556    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/ap_block_pp0_stage0_subdone
    SLICE_X21Y43         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_reg_591_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.924     0.924    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/ap_clk
    SLICE_X21Y43         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_reg_591_reg[28]/C

Slack:                    inf
  Source:                 stream_out_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_reg_591_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.556ns  (logic 0.124ns (2.722%)  route 4.432ns (97.278%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  stream_out_tready (IN)
                         net (fo=37, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/stream_out_TREADY
    SLICE_X30Y45         LUT4 (Prop_lut4_I3_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/icmp_ln38_reg_498[0]_i_1/O
                         net (fo=239, routed)         3.459     4.556    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/ap_block_pp0_stage0_subdone
    SLICE_X21Y43         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_reg_591_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.924     0.924    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/ap_clk
    SLICE_X21Y43         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_reg_591_reg[29]/C

Slack:                    inf
  Source:                 stream_out_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_reg_591_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.556ns  (logic 0.124ns (2.722%)  route 4.432ns (97.278%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  stream_out_tready (IN)
                         net (fo=37, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/stream_out_TREADY
    SLICE_X30Y45         LUT4 (Prop_lut4_I3_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/icmp_ln38_reg_498[0]_i_1/O
                         net (fo=239, routed)         3.459     4.556    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/ap_block_pp0_stage0_subdone
    SLICE_X21Y43         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_reg_591_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.924     0.924    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/ap_clk
    SLICE_X21Y43         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_reg_591_reg[30]/C

Slack:                    inf
  Source:                 stream_out_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_reg_591_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.556ns  (logic 0.124ns (2.722%)  route 4.432ns (97.278%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  stream_out_tready (IN)
                         net (fo=37, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/stream_out_TREADY
    SLICE_X30Y45         LUT4 (Prop_lut4_I3_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/icmp_ln38_reg_498[0]_i_1/O
                         net (fo=239, routed)         3.459     4.556    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/ap_block_pp0_stage0_subdone
    SLICE_X21Y43         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_reg_591_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.924     0.924    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/ap_clk
    SLICE_X21Y43         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_ln42_reg_591_reg[31]/C

Slack:                    inf
  Source:                 stream_out_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/buff0_reg[1]__0/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.538ns  (logic 0.124ns (2.733%)  route 4.414ns (97.267%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  stream_out_tready (IN)
                         net (fo=37, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/stream_out_TREADY
    SLICE_X30Y45         LUT4 (Prop_lut4_I3_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U18/icmp_ln38_reg_498[0]_i_1/O
                         net (fo=239, routed)         3.441     4.538    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/ap_block_pp0_stage0_subdone
    SLICE_X20Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/buff0_reg[1]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.924     0.924    bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/ap_clk
    SLICE_X20Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/buff0_reg[1]__0/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stream_in_tdata[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_0_0/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  stream_in_tdata[0] (IN)
                         net (fo=3, unset)            0.410     0.410    bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_0_0/D
    SLICE_X34Y35         RAMS32                                       r  bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.432     0.432    bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_0_0/WCLK
    SLICE_X34Y35         RAMS32                                       r  bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_0_0/SP/CLK

Slack:                    inf
  Source:                 stream_in_tdata[10]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_10_10/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  stream_in_tdata[10] (IN)
                         net (fo=3, unset)            0.410     0.410    bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_10_10/D
    SLICE_X34Y35         RAMS32                                       r  bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_10_10/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.432     0.432    bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_10_10/WCLK
    SLICE_X34Y35         RAMS32                                       r  bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_10_10/SP/CLK

Slack:                    inf
  Source:                 stream_in_tdata[11]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_11_11/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  stream_in_tdata[11] (IN)
                         net (fo=3, unset)            0.410     0.410    bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_11_11/D
    SLICE_X34Y35         RAMS32                                       r  bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_11_11/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.432     0.432    bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_11_11/WCLK
    SLICE_X34Y35         RAMS32                                       r  bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_11_11/SP/CLK

Slack:                    inf
  Source:                 stream_in_tdata[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_12_12/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  stream_in_tdata[12] (IN)
                         net (fo=3, unset)            0.410     0.410    bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_12_12/D
    SLICE_X34Y35         RAMS32                                       r  bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_12_12/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.432     0.432    bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_12_12/WCLK
    SLICE_X34Y35         RAMS32                                       r  bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_12_12/SP/CLK

Slack:                    inf
  Source:                 stream_in_tdata[13]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_13_13/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  stream_in_tdata[13] (IN)
                         net (fo=3, unset)            0.410     0.410    bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_13_13/D
    SLICE_X34Y38         RAMS32                                       r  bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_13_13/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.432     0.432    bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_13_13/WCLK
    SLICE_X34Y38         RAMS32                                       r  bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_13_13/SP/CLK

Slack:                    inf
  Source:                 stream_in_tdata[14]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_14_14/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  stream_in_tdata[14] (IN)
                         net (fo=3, unset)            0.410     0.410    bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_14_14/D
    SLICE_X34Y38         RAMS32                                       r  bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_14_14/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.432     0.432    bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_14_14/WCLK
    SLICE_X34Y38         RAMS32                                       r  bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_14_14/SP/CLK

Slack:                    inf
  Source:                 stream_in_tdata[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_15_15/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  stream_in_tdata[15] (IN)
                         net (fo=3, unset)            0.410     0.410    bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_15_15/D
    SLICE_X34Y38         RAMS32                                       r  bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_15_15/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.432     0.432    bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_15_15/WCLK
    SLICE_X34Y38         RAMS32                                       r  bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_15_15/SP/CLK

Slack:                    inf
  Source:                 stream_in_tdata[16]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_16_16/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  stream_in_tdata[16] (IN)
                         net (fo=3, unset)            0.410     0.410    bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_16_16/D
    SLICE_X34Y38         RAMS32                                       r  bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_16_16/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.432     0.432    bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_16_16/WCLK
    SLICE_X34Y38         RAMS32                                       r  bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_16_16/SP/CLK

Slack:                    inf
  Source:                 stream_in_tdata[17]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_17_17/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  stream_in_tdata[17] (IN)
                         net (fo=3, unset)            0.410     0.410    bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_17_17/D
    SLICE_X34Y40         RAMS32                                       r  bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.432     0.432    bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_17_17/WCLK
    SLICE_X34Y40         RAMS32                                       r  bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_17_17/SP/CLK

Slack:                    inf
  Source:                 stream_in_tdata[18]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_18_18/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  stream_in_tdata[18] (IN)
                         net (fo=3, unset)            0.410     0.410    bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_18_18/D
    SLICE_X34Y40         RAMS32                                       r  bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_18_18/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.432     0.432    bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_18_18/WCLK
    SLICE_X34Y40         RAMS32                                       r  bd_0_i/hls_inst/inst/A_1_U/ram_reg_0_3_18_18/SP/CLK





