/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_2z;
  reg [15:0] celloutsig_0_3z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  reg [7:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[12] | in_data[24]);
  assign celloutsig_1_0z = ~(in_data[148] | in_data[148]);
  assign celloutsig_1_5z = ~(celloutsig_1_1z | in_data[101]);
  assign celloutsig_1_9z = ~(celloutsig_1_5z | celloutsig_1_7z);
  assign celloutsig_1_12z = ~(celloutsig_1_7z | celloutsig_1_8z[3]);
  assign celloutsig_1_14z = ~(celloutsig_1_13z | celloutsig_1_2z);
  assign celloutsig_1_18z = ~(celloutsig_1_0z | celloutsig_1_14z);
  assign celloutsig_1_2z = ~((celloutsig_1_0z | celloutsig_1_0z) & celloutsig_1_0z);
  assign celloutsig_1_10z = ~((celloutsig_1_9z | celloutsig_1_4z) & celloutsig_1_4z);
  assign celloutsig_1_11z = ~((celloutsig_1_1z | celloutsig_1_2z) & celloutsig_1_5z);
  assign celloutsig_1_1z = ~((celloutsig_1_0z | in_data[104]) & (in_data[155] | in_data[112]));
  assign celloutsig_1_3z = in_data[115] ^ celloutsig_1_2z;
  assign celloutsig_1_19z = celloutsig_1_9z ^ celloutsig_1_1z;
  assign celloutsig_1_4z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z } < in_data[126:123];
  assign celloutsig_1_7z = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_5z } < { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_13z = { celloutsig_1_8z[7:5], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_11z } < { celloutsig_1_8z[4:0], celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_2z = in_data[40:34] < { in_data[94:89], celloutsig_0_0z };
  assign celloutsig_1_6z = & in_data[101:96];
  always_latch
    if (clkin_data[32]) celloutsig_0_3z = 16'h0000;
    else if (celloutsig_1_19z) celloutsig_0_3z = { in_data[49:36], celloutsig_0_0z, celloutsig_0_2z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_8z = 8'h00;
    else if (clkin_data[0]) celloutsig_1_8z = { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_6z };
  assign { out_data[128], out_data[96], out_data[32], out_data[15:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_2z, celloutsig_0_3z };
endmodule
