// Seed: 3794714553
module module_0 (
    input tri0 id_0,
    input wire id_1,
    input supply0 id_2,
    input wor id_3,
    input wand id_4,
    input tri0 id_5
    , id_20,
    output supply1 id_6,
    input tri1 id_7,
    input tri id_8,
    output tri1 id_9,
    output uwire id_10,
    input wire id_11,
    input wand id_12,
    output tri0 id_13
    , id_21,
    input tri id_14,
    output uwire id_15,
    output tri0 id_16,
    input wor id_17,
    output tri0 id_18
);
  logic id_22;
  ;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    input tri0 id_2,
    output logic id_3,
    output tri1 id_4
);
  tri1 id_6;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_1,
      id_0,
      id_2,
      id_4,
      id_0,
      id_2,
      id_4,
      id_4,
      id_1,
      id_1,
      id_4,
      id_0,
      id_4,
      id_4,
      id_2,
      id_4
  );
  always @(posedge id_6) begin : LABEL_0
    id_3 <= "";
    id_3 <= -1;
  end
  assign id_6 = -1;
endmodule
