{"vcs1":{"timestamp_begin":1731313192.728930146, "rt":2.22, "ut":0.45, "st":0.23}}
{"vcselab":{"timestamp_begin":1731313195.035389352, "rt":2.55, "ut":0.24, "st":0.11}}
{"link":{"timestamp_begin":1731313197.652734444, "rt":0.37, "ut":0.15, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731313192.037845294}
{"VCS_COMP_START_TIME": 1731313192.037845294}
{"VCS_COMP_END_TIME": 1731313203.027323361}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 330448}}
{"stitch_vcselab": {"peak_mem": 231540}}
