{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1493028358807 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1493028358810 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 24 15:35:58 2017 " "Processing started: Mon Apr 24 15:35:58 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1493028358810 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493028358810 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off p4 -c p4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off p4 -c p4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493028358810 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1493028359027 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1493028359027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p4.v 2 2 " "Found 2 design units, including 2 entities, in source file p4.v" { { "Info" "ISGN_ENTITY_NAME" "1 p4 " "Found entity 1: p4" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493028370683 ""} { "Info" "ISGN_ENTITY_NAME" "2 testSRAM " "Found entity 2: testSRAM" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493028370683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493028370683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493028370684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493028370684 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "p4 " "Elaborating entity \"p4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1493028370703 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TEMP p4.v(30) " "Verilog HDL Always Construct warning at p4.v(30): inferring latch(es) for variable \"TEMP\", which holds its previous value in one or more paths through the always construct" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1493028370703 "|p4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q p4.v(30) " "Verilog HDL Always Construct warning at p4.v(30): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1493028370704 "|p4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAME p4.v(8) " "Output port \"SRAME\" at p4.v(8) has no driver" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493028370704 "|p4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] p4.v(30) " "Inferred latch for \"Q\[0\]\" at p4.v(30)" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493028370704 "|p4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] p4.v(30) " "Inferred latch for \"Q\[1\]\" at p4.v(30)" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493028370704 "|p4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] p4.v(30) " "Inferred latch for \"Q\[2\]\" at p4.v(30)" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493028370704 "|p4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] p4.v(30) " "Inferred latch for \"Q\[3\]\" at p4.v(30)" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493028370704 "|p4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] p4.v(30) " "Inferred latch for \"Q\[4\]\" at p4.v(30)" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493028370704 "|p4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[5\] p4.v(30) " "Inferred latch for \"Q\[5\]\" at p4.v(30)" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493028370704 "|p4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[6\] p4.v(30) " "Inferred latch for \"Q\[6\]\" at p4.v(30)" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493028370704 "|p4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[7\] p4.v(30) " "Inferred latch for \"Q\[7\]\" at p4.v(30)" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493028370705 "|p4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[0\] p4.v(30) " "Inferred latch for \"TEMP\[0\]\" at p4.v(30)" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493028370705 "|p4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[1\] p4.v(30) " "Inferred latch for \"TEMP\[1\]\" at p4.v(30)" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493028370705 "|p4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[2\] p4.v(30) " "Inferred latch for \"TEMP\[2\]\" at p4.v(30)" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493028370705 "|p4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[3\] p4.v(30) " "Inferred latch for \"TEMP\[3\]\" at p4.v(30)" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493028370705 "|p4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[4\] p4.v(30) " "Inferred latch for \"TEMP\[4\]\" at p4.v(30)" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493028370705 "|p4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[5\] p4.v(30) " "Inferred latch for \"TEMP\[5\]\" at p4.v(30)" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493028370705 "|p4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[6\] p4.v(30) " "Inferred latch for \"TEMP\[6\]\" at p4.v(30)" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493028370705 "|p4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[7\] p4.v(30) " "Inferred latch for \"TEMP\[7\]\" at p4.v(30)" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493028370705 "|p4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[8\] p4.v(30) " "Inferred latch for \"TEMP\[8\]\" at p4.v(30)" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493028370705 "|p4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[9\] p4.v(30) " "Inferred latch for \"TEMP\[9\]\" at p4.v(30)" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493028370705 "|p4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[10\] p4.v(30) " "Inferred latch for \"TEMP\[10\]\" at p4.v(30)" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493028370705 "|p4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[11\] p4.v(30) " "Inferred latch for \"TEMP\[11\]\" at p4.v(30)" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493028370705 "|p4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[12\] p4.v(30) " "Inferred latch for \"TEMP\[12\]\" at p4.v(30)" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493028370705 "|p4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[13\] p4.v(30) " "Inferred latch for \"TEMP\[13\]\" at p4.v(30)" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493028370705 "|p4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[14\] p4.v(30) " "Inferred latch for \"TEMP\[14\]\" at p4.v(30)" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493028370705 "|p4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[15\] p4.v(30) " "Inferred latch for \"TEMP\[15\]\" at p4.v(30)" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493028370705 "|p4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD BCD:address1 " "Elaborating entity \"BCD\" for hierarchy \"BCD:address1\"" {  } { { "p4.v" "address1" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493028370711 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAMDATA\[0\] " "Inserted always-enabled tri-state buffer between \"SRAMDATA\[0\]\" and its non-tri-state driver." {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1493028371117 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAMDATA\[1\] " "Inserted always-enabled tri-state buffer between \"SRAMDATA\[1\]\" and its non-tri-state driver." {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1493028371117 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAMDATA\[2\] " "Inserted always-enabled tri-state buffer between \"SRAMDATA\[2\]\" and its non-tri-state driver." {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1493028371117 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAMDATA\[3\] " "Inserted always-enabled tri-state buffer between \"SRAMDATA\[3\]\" and its non-tri-state driver." {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1493028371117 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAMDATA\[4\] " "Inserted always-enabled tri-state buffer between \"SRAMDATA\[4\]\" and its non-tri-state driver." {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1493028371117 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAMDATA\[5\] " "Inserted always-enabled tri-state buffer between \"SRAMDATA\[5\]\" and its non-tri-state driver." {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1493028371117 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAMDATA\[6\] " "Inserted always-enabled tri-state buffer between \"SRAMDATA\[6\]\" and its non-tri-state driver." {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1493028371117 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAMDATA\[7\] " "Inserted always-enabled tri-state buffer between \"SRAMDATA\[7\]\" and its non-tri-state driver." {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1493028371117 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1493028371117 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "SRAMDATA\[8\] GND pin " "The pin \"SRAMDATA\[8\]\" is fed by GND" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 10 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1493028371117 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "SRAMDATA\[9\] GND pin " "The pin \"SRAMDATA\[9\]\" is fed by GND" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 10 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1493028371117 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "SRAMDATA\[10\] GND pin " "The pin \"SRAMDATA\[10\]\" is fed by GND" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 10 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1493028371117 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "SRAMDATA\[11\] GND pin " "The pin \"SRAMDATA\[11\]\" is fed by GND" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 10 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1493028371117 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "SRAMDATA\[12\] GND pin " "The pin \"SRAMDATA\[12\]\" is fed by GND" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 10 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1493028371117 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "SRAMDATA\[13\] GND pin " "The pin \"SRAMDATA\[13\]\" is fed by GND" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 10 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1493028371117 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "SRAMDATA\[14\] GND pin " "The pin \"SRAMDATA\[14\]\" is fed by GND" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 10 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1493028371117 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "SRAMDATA\[15\] GND pin " "The pin \"SRAMDATA\[15\]\" is fed by GND" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 10 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1493028371117 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1493028371117 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAMDATA\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"SRAMDATA\[0\]\" is moved to its source" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 10 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1493028371118 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAMDATA\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"SRAMDATA\[1\]\" is moved to its source" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 10 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1493028371118 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAMDATA\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"SRAMDATA\[2\]\" is moved to its source" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 10 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1493028371118 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAMDATA\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"SRAMDATA\[3\]\" is moved to its source" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 10 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1493028371118 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAMDATA\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"SRAMDATA\[4\]\" is moved to its source" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 10 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1493028371118 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAMDATA\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"SRAMDATA\[5\]\" is moved to its source" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 10 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1493028371118 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAMDATA\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"SRAMDATA\[6\]\" is moved to its source" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 10 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1493028371118 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAMDATA\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"SRAMDATA\[7\]\" is moved to its source" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 10 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1493028371118 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1493028371118 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "SRAMDATA\[0\]~synth " "Node \"SRAMDATA\[0\]~synth\"" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493028371123 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAMDATA\[1\]~synth " "Node \"SRAMDATA\[1\]~synth\"" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493028371123 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAMDATA\[2\]~synth " "Node \"SRAMDATA\[2\]~synth\"" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493028371123 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAMDATA\[3\]~synth " "Node \"SRAMDATA\[3\]~synth\"" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493028371123 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAMDATA\[4\]~synth " "Node \"SRAMDATA\[4\]~synth\"" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493028371123 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAMDATA\[5\]~synth " "Node \"SRAMDATA\[5\]~synth\"" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493028371123 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAMDATA\[6\]~synth " "Node \"SRAMDATA\[6\]~synth\"" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493028371123 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAMDATA\[7\]~synth " "Node \"SRAMDATA\[7\]~synth\"" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493028371123 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1493028371123 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "UB GND " "Pin \"UB\" is stuck at GND" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493028371124 "|p4|UB"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB GND " "Pin \"LB\" is stuck at GND" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493028371124 "|p4|LB"} { "Warning" "WMLS_MLS_STUCK_PIN" "CE GND " "Pin \"CE\" is stuck at GND" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493028371124 "|p4|CE"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAME GND " "Pin \"SRAME\" is stuck at GND" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493028371124 "|p4|SRAME"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAMADDRESS\[5\] GND " "Pin \"SRAMADDRESS\[5\]\" is stuck at GND" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493028371124 "|p4|SRAMADDRESS[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAMADDRESS\[6\] GND " "Pin \"SRAMADDRESS\[6\]\" is stuck at GND" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493028371124 "|p4|SRAMADDRESS[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAMADDRESS\[7\] GND " "Pin \"SRAMADDRESS\[7\]\" is stuck at GND" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493028371124 "|p4|SRAMADDRESS[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAMADDRESS\[8\] GND " "Pin \"SRAMADDRESS\[8\]\" is stuck at GND" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493028371124 "|p4|SRAMADDRESS[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAMADDRESS\[9\] GND " "Pin \"SRAMADDRESS\[9\]\" is stuck at GND" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493028371124 "|p4|SRAMADDRESS[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAMADDRESS\[10\] GND " "Pin \"SRAMADDRESS\[10\]\" is stuck at GND" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493028371124 "|p4|SRAMADDRESS[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAMADDRESS\[11\] GND " "Pin \"SRAMADDRESS\[11\]\" is stuck at GND" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493028371124 "|p4|SRAMADDRESS[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAMADDRESS\[12\] GND " "Pin \"SRAMADDRESS\[12\]\" is stuck at GND" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493028371124 "|p4|SRAMADDRESS[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAMADDRESS\[13\] GND " "Pin \"SRAMADDRESS\[13\]\" is stuck at GND" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493028371124 "|p4|SRAMADDRESS[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAMADDRESS\[14\] GND " "Pin \"SRAMADDRESS\[14\]\" is stuck at GND" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493028371124 "|p4|SRAMADDRESS[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAMADDRESS\[15\] GND " "Pin \"SRAMADDRESS\[15\]\" is stuck at GND" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493028371124 "|p4|SRAMADDRESS[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAMADDRESS\[16\] GND " "Pin \"SRAMADDRESS\[16\]\" is stuck at GND" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493028371124 "|p4|SRAMADDRESS[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAMADDRESS\[17\] GND " "Pin \"SRAMADDRESS\[17\]\" is stuck at GND" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493028371124 "|p4|SRAMADDRESS[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAMADDRESS\[18\] GND " "Pin \"SRAMADDRESS\[18\]\" is stuck at GND" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493028371124 "|p4|SRAMADDRESS[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAMADDRESS\[19\] GND " "Pin \"SRAMADDRESS\[19\]\" is stuck at GND" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493028371124 "|p4|SRAMADDRESS[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[0\] VCC " "Pin \"LEDs\[0\]\" is stuck at VCC" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493028371124 "|p4|LEDs[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[3\] VCC " "Pin \"LEDs\[3\]\" is stuck at VCC" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493028371124 "|p4|LEDs[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[6\] VCC " "Pin \"LEDs\[6\]\" is stuck at VCC" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493028371124 "|p4|LEDs[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[7\] VCC " "Pin \"LEDs\[7\]\" is stuck at VCC" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493028371124 "|p4|LEDs[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[9\] VCC " "Pin \"LEDs\[9\]\" is stuck at VCC" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493028371124 "|p4|LEDs[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[10\] VCC " "Pin \"LEDs\[10\]\" is stuck at VCC" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493028371124 "|p4|LEDs[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[11\] VCC " "Pin \"LEDs\[11\]\" is stuck at VCC" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493028371124 "|p4|LEDs[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[12\] VCC " "Pin \"LEDs\[12\]\" is stuck at VCC" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493028371124 "|p4|LEDs[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[13\] VCC " "Pin \"LEDs\[13\]\" is stuck at VCC" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493028371124 "|p4|LEDs[13]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1493028371124 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1493028371208 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1493028371721 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493028371721 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab8/P4/p4.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493028371752 "|p4|CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1493028371752 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "95 " "Implemented 95 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1493028371752 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1493028371752 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1493028371752 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1493028371752 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1493028371752 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "598 " "Peak virtual memory: 598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493028371772 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 24 15:36:11 2017 " "Processing ended: Mon Apr 24 15:36:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493028371772 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493028371772 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493028371772 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1493028371772 ""}
