blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_6,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
data_mem.v,verilog,xil_defaultlib,../../../../la32r_cpu.gen/sources_1/ip/data_mem/sim/data_mem.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
