OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO CTS-0049] Characterization buffer is: BUF_X4.
[INFO CTS-0039] Number of created patterns = 12240.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           35          1           12          
[WARNING CTS-0043] 1632 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 12240.
[INFO CTS-0047]     Number of keys in characterization LUT: 1660.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "clk_i" found for clock "core_clock".
[INFO CTS-0010]  Clock net "clk_i" has 996 sinks.
[INFO CTS-0010]  Clock net "core_clock_gate_i.clk_o" has 937 sinks.
[INFO CTS-0008] TritonCTS found 2 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net clk_i.
[INFO CTS-0028]  Total number of sinks: 996.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0019]  Total number of sinks after clustering: 34.
[INFO CTS-0024]  Normalized sink region: [(0.935595, 2.815), (15.5104, 28.2281)].
[INFO CTS-0025]     Width:  14.5749.
[INFO CTS-0026]     Height: 25.4131.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 17
    Sub-region size: 14.5749 X 12.7066
[INFO CTS-0034]     Segment length (rounded): 6.
    Key: 156 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 6 delay: 1
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 9
    Sub-region size: 7.2874 X 12.7066
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 42 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 4 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 34.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net core_clock_gate_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 937.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0019]  Total number of sinks after clustering: 32.
[INFO CTS-0024]  Normalized sink region: [(8.41157, 10.6876), (33.0128, 32.9024)].
[INFO CTS-0025]     Width:  24.6013.
[INFO CTS-0026]     Height: 22.2148.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 12.3006 X 22.2148
[INFO CTS-0034]     Segment length (rounded): 6.
    Key: 156 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 6 delay: 1
 Level 2
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 12.3006 X 11.1074
[INFO CTS-0034]     Segment length (rounded): 6.
    Key: 156 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 6 delay: 1
 Out of 14 sinks, 1 sinks closer to other cluster.
 Out of 18 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 32.
[INFO CTS-0093] Fixing tree levels for max depth 7
Fixing from level 3 (parent=0 + current=3) to max 7 for driver clk_i
[INFO CTS-0018]     Created 175 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 3.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 7.
[INFO CTS-0015]     Created 175 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 2:1, 7:1, 8:2, 9:2, 28:1, 30:32..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0018]     Created 37 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 3.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 3.
[INFO CTS-0015]     Created 37 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:1, 8:2, 10:2, 27:1, 30:30..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0098] Clock net "clk_i"
[INFO CTS-0099]  Sinks 996
[INFO CTS-0100]  Leaf buffers 34
[INFO CTS-0101]  Average sink wire length 250.72 um
[INFO CTS-0102]  Path depth 3 - 7
[INFO CTS-0098] Clock net "core_clock_gate_i.clk_o"
[INFO CTS-0099]  Sinks 937
[INFO CTS-0100]  Leaf buffers 32
[INFO CTS-0101]  Average sink wire length 223.05 um
[INFO CTS-0102]  Path depth 3 - 3

==========================================================================
cts pre-repair check_setup
--------------------------------------------------------------------------
Warning: There are 6 unconstrained endpoints.

==========================================================================
cts pre-repair report_tns
--------------------------------------------------------------------------
tns -0.06

==========================================================================
cts pre-repair report_wns
--------------------------------------------------------------------------
wns -0.04

==========================================================================
cts pre-repair report_worst_slack
--------------------------------------------------------------------------
worst slack -0.04

==========================================================================
cts pre-repair report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
Latency      CRPR       Skew
_31254_/CK ^
   0.46
_30453_/CK ^
   0.20      0.00       0.26


==========================================================================
cts pre-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: _31670_ (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.56    0.56 ^ input external delay
     1   27.01    0.00    0.00    0.56 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    0.56 ^ input148/A (BUF_X32)
    94  251.41    0.01    0.02    0.58 ^ input148/Z (BUF_X32)
                                         net148 (net)
                  0.04    0.03    0.61 ^ max_length444/A (BUF_X32)
   106  293.91    0.01    0.03    0.64 ^ max_length444/Z (BUF_X32)
                                         net444 (net)
                  0.08    0.07    0.71 ^ _31670_/RN (DFFR_X1)
                                  0.71   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   17.80    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
     4   31.94    0.02    0.03    0.03 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.02    0.00    0.04 ^ clkbuf_2_3__f_clk_i/A (BUF_X4)
     8   50.98    0.03    0.05    0.09 ^ clkbuf_2_3__f_clk_i/Z (BUF_X4)
                                         clknet_2_3__leaf_clk_i (net)
                  0.03    0.00    0.09 ^ clkbuf_leaf_19_clk_i/A (BUF_X4)
     2   11.00    0.01    0.03    0.12 ^ clkbuf_leaf_19_clk_i/Z (BUF_X4)
                                         clknet_leaf_19_clk_i (net)
                  0.01    0.00    0.12 ^ _20322_/A1 (AND2_X1)
     1   13.33    0.03    0.06    0.18 ^ _20322_/ZN (AND2_X1)
                                         core_clock_gate_i.clk_o (net)
                  0.03    0.00    0.18 ^ clkbuf_0_core_clock_gate_i.clk_o/A (BUF_X4)
     4   35.93    0.02    0.04    0.22 ^ clkbuf_0_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_0_core_clock_gate_i.clk_o (net)
                  0.02    0.00    0.22 ^ clkbuf_2_3__f_core_clock_gate_i.clk_o/A (BUF_X4)
    10   59.58    0.04    0.06    0.28 ^ clkbuf_2_3__f_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_2_3__leaf_core_clock_gate_i.clk_o (net)
                  0.04    0.00    0.28 ^ clkbuf_leaf_13_core_clock_gate_i.clk_o/A (BUF_X4)
    30   39.84    0.02    0.05    0.33 ^ clkbuf_leaf_13_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_leaf_13_core_clock_gate_i.clk_o (net)
                  0.02    0.00    0.33 ^ _31670_/CK (DFFR_X1)
                          0.00    0.33   clock reconvergence pessimism
                          0.29    0.62   library removal time
                                  0.62   data required time
-----------------------------------------------------------------------------
                                  0.62   data required time
                                 -0.71   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)


Startpoint: _31718_ (negative level-sensitive latch clocked by core_clock)
Endpoint: _20322_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          1.40    1.40   clock core_clock (fall edge)
                          0.00    1.40   clock source latency
     1   17.40    0.00    0.00    1.40 v clk_i (in)
                                         clk_i (net)
                  0.00    0.00    1.40 v clkbuf_0_clk_i/A (BUF_X4)
     4   30.35    0.01    0.03    1.43 v clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.01    0.00    1.43 v clkbuf_2_3__f_clk_i/A (BUF_X4)
     8   47.80    0.01    0.04    1.47 v clkbuf_2_3__f_clk_i/Z (BUF_X4)
                                         clknet_2_3__leaf_clk_i (net)
                  0.01    0.00    1.47 v clkbuf_leaf_19_clk_i/A (BUF_X4)
     2   10.56    0.01    0.03    1.50 v clkbuf_leaf_19_clk_i/Z (BUF_X4)
                                         clknet_leaf_19_clk_i (net)
                  0.01    0.00    1.50 v clkbuf_level_0_1_2076_clk_i/A (BUF_X4)
     1    3.28    0.00    0.02    1.52 v clkbuf_level_0_1_2076_clk_i/Z (BUF_X4)
                                         clknet_level_0_1_2076_clk_i (net)
                  0.00    0.00    1.52 v clkbuf_level_1_1_2077_clk_i/A (BUF_X4)
     1    3.28    0.00    0.02    1.55 v clkbuf_level_1_1_2077_clk_i/Z (BUF_X4)
                                         clknet_level_1_1_2077_clk_i (net)
                  0.00    0.00    1.55 v clkbuf_level_2_1_2078_clk_i/A (BUF_X4)
     1    3.28    0.00    0.02    1.57 v clkbuf_level_2_1_2078_clk_i/Z (BUF_X4)
                                         clknet_level_2_1_2078_clk_i (net)
                  0.00    0.00    1.57 v clkbuf_level_3_1_2079_clk_i/A (BUF_X4)
     7   19.96    0.01    0.03    1.59 v clkbuf_level_3_1_2079_clk_i/Z (BUF_X4)
                                         clknet_level_3_1_2079_clk_i (net)
                  0.01    0.00    1.59 v _31718_/GN (DLL_X1)
     1    1.07    0.01    0.05    1.64 ^ _31718_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.64 ^ _20322_/A2 (AND2_X1)
                                  1.64   data arrival time

                          1.40    1.40   clock core_clock (fall edge)
                          0.00    1.40   clock source latency
     1   17.40    0.00    0.00    1.40 v clk_i (in)
                                         clk_i (net)
                  0.00    0.00    1.40 v clkbuf_0_clk_i/A (BUF_X4)
     4   30.35    0.01    0.03    1.43 v clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.01    0.00    1.43 v clkbuf_2_3__f_clk_i/A (BUF_X4)
     8   47.80    0.01    0.04    1.47 v clkbuf_2_3__f_clk_i/Z (BUF_X4)
                                         clknet_2_3__leaf_clk_i (net)
                  0.01    0.00    1.47 v clkbuf_leaf_19_clk_i/A (BUF_X4)
     2   10.56    0.01    0.03    1.50 v clkbuf_leaf_19_clk_i/Z (BUF_X4)
                                         clknet_leaf_19_clk_i (net)
                  0.01    0.00    1.50 v _20322_/A1 (AND2_X1)
                          0.00    1.50   clock reconvergence pessimism
                          0.00    1.50   clock gating hold time
                                  1.50   data required time
-----------------------------------------------------------------------------
                                  1.50   data required time
                                 -1.64   data arrival time
-----------------------------------------------------------------------------
                                  0.14   slack (MET)


Startpoint: _31722_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _31722_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   17.80    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
     4   31.94    0.02    0.03    0.03 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.02    0.00    0.04 ^ clkbuf_2_3__f_clk_i/A (BUF_X4)
     8   50.98    0.03    0.05    0.09 ^ clkbuf_2_3__f_clk_i/Z (BUF_X4)
                                         clknet_2_3__leaf_clk_i (net)
                  0.03    0.00    0.09 ^ clkbuf_leaf_19_clk_i/A (BUF_X4)
     2   11.00    0.01    0.03    0.12 ^ clkbuf_leaf_19_clk_i/Z (BUF_X4)
                                         clknet_leaf_19_clk_i (net)
                  0.01    0.00    0.12 ^ _20322_/A1 (AND2_X1)
     1   13.33    0.03    0.06    0.18 ^ _20322_/ZN (AND2_X1)
                                         core_clock_gate_i.clk_o (net)
                  0.03    0.00    0.18 ^ clkbuf_0_core_clock_gate_i.clk_o/A (BUF_X4)
     4   35.93    0.02    0.04    0.22 ^ clkbuf_0_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_0_core_clock_gate_i.clk_o (net)
                  0.02    0.00    0.22 ^ clkbuf_2_1__f_core_clock_gate_i.clk_o/A (BUF_X4)
     8   47.93    0.03    0.05    0.27 ^ clkbuf_2_1__f_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_2_1__leaf_core_clock_gate_i.clk_o (net)
                  0.03    0.00    0.27 ^ clkbuf_leaf_6_core_clock_gate_i.clk_o/A (BUF_X4)
    30   37.98    0.02    0.04    0.32 ^ clkbuf_leaf_6_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_leaf_6_core_clock_gate_i.clk_o (net)
                  0.02    0.00    0.32 ^ _31722_/CK (DFFR_X1)
     3    4.79    0.02    0.08    0.40 ^ _31722_/QN (DFFR_X1)
                                         _00091_ (net)
                  0.02    0.00    0.40 ^ _20094_/B2 (AOI21_X1)
     1    1.41    0.01    0.02    0.42 v _20094_/ZN (AOI21_X1)
                                         if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_s[1] (net)
                  0.01    0.00    0.42 v _31722_/D (DFFR_X1)
                                  0.42   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   17.80    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
     4   31.94    0.02    0.03    0.03 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.02    0.00    0.04 ^ clkbuf_2_3__f_clk_i/A (BUF_X4)
     8   50.98    0.03    0.05    0.09 ^ clkbuf_2_3__f_clk_i/Z (BUF_X4)
                                         clknet_2_3__leaf_clk_i (net)
                  0.03    0.00    0.09 ^ clkbuf_leaf_19_clk_i/A (BUF_X4)
     2   11.00    0.01    0.03    0.12 ^ clkbuf_leaf_19_clk_i/Z (BUF_X4)
                                         clknet_leaf_19_clk_i (net)
                  0.01    0.00    0.12 ^ _20322_/A1 (AND2_X1)
     1   13.33    0.03    0.06    0.18 ^ _20322_/ZN (AND2_X1)
                                         core_clock_gate_i.clk_o (net)
                  0.03    0.00    0.18 ^ clkbuf_0_core_clock_gate_i.clk_o/A (BUF_X4)
     4   35.93    0.02    0.04    0.22 ^ clkbuf_0_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_0_core_clock_gate_i.clk_o (net)
                  0.02    0.00    0.22 ^ clkbuf_2_1__f_core_clock_gate_i.clk_o/A (BUF_X4)
     8   47.93    0.03    0.05    0.27 ^ clkbuf_2_1__f_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_2_1__leaf_core_clock_gate_i.clk_o (net)
                  0.03    0.00    0.27 ^ clkbuf_leaf_6_core_clock_gate_i.clk_o/A (BUF_X4)
    30   37.98    0.02    0.04    0.32 ^ clkbuf_leaf_6_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_leaf_6_core_clock_gate_i.clk_o (net)
                  0.02    0.00    0.32 ^ _31722_/CK (DFFR_X1)
                          0.00    0.32   clock reconvergence pessimism
                          0.01    0.33   library hold time
                                  0.33   data required time
-----------------------------------------------------------------------------
                                  0.33   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
cts pre-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: _30762_ (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.56    0.56 ^ input external delay
     1   27.01    0.00    0.00    0.56 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    0.56 ^ input148/A (BUF_X32)
    94  251.41    0.01    0.02    0.58 ^ input148/Z (BUF_X32)
                                         net148 (net)
                  0.03    0.02    0.60 ^ max_length451/A (BUF_X32)
   105  298.47    0.01    0.03    0.63 ^ max_length451/Z (BUF_X32)
                                         net451 (net)
                  0.03    0.02    0.64 ^ max_length450/A (BUF_X32)
   171  411.00    0.01    0.03    0.67 ^ max_length450/Z (BUF_X32)
                                         net450 (net)
                  0.13    0.10    0.77 ^ max_length448/A (BUF_X32)
   147  325.75    0.02    0.04    0.81 ^ max_length448/Z (BUF_X32)
                                         net448 (net)
                  0.04    0.03    0.84 ^ _30762_/RN (DFFR_X1)
                                  0.84   data arrival time

                          2.80    2.80   clock core_clock (rise edge)
                          0.00    2.80   clock source latency
     1   17.80    0.00    0.00    2.80 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    2.80 ^ clkbuf_0_clk_i/A (BUF_X4)
     4   31.94    0.02    0.03    2.83 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.02    0.00    2.84 ^ clkbuf_2_1__f_clk_i/A (BUF_X4)
     9   50.59    0.03    0.05    2.89 ^ clkbuf_2_1__f_clk_i/Z (BUF_X4)
                                         clknet_2_1__leaf_clk_i (net)
                  0.03    0.00    2.89 ^ clkbuf_leaf_22_clk_i/A (BUF_X4)
     1    3.49    0.01    0.02    2.91 ^ clkbuf_leaf_22_clk_i/Z (BUF_X4)
                                         clknet_leaf_22_clk_i (net)
                  0.01    0.00    2.91 ^ clkbuf_level_0_1_2388_clk_i/A (BUF_X4)
     1    3.49    0.01    0.02    2.93 ^ clkbuf_level_0_1_2388_clk_i/Z (BUF_X4)
                                         clknet_level_0_1_2388_clk_i (net)
                  0.01    0.00    2.93 ^ clkbuf_level_1_1_2389_clk_i/A (BUF_X4)
     1    3.49    0.01    0.02    2.95 ^ clkbuf_level_1_1_2389_clk_i/Z (BUF_X4)
                                         clknet_level_1_1_2389_clk_i (net)
                  0.01    0.00    2.95 ^ clkbuf_level_2_1_2390_clk_i/A (BUF_X4)
     1    3.49    0.01    0.02    2.96 ^ clkbuf_level_2_1_2390_clk_i/Z (BUF_X4)
                                         clknet_level_2_1_2390_clk_i (net)
                  0.01    0.00    2.96 ^ clkbuf_level_3_1_2391_clk_i/A (BUF_X4)
    30   39.62    0.02    0.04    3.00 ^ clkbuf_level_3_1_2391_clk_i/Z (BUF_X4)
                                         clknet_level_3_1_2391_clk_i (net)
                  0.02    0.00    3.00 ^ _30762_/CK (DFFR_X1)
                          0.00    3.00   clock reconvergence pessimism
                          0.06    3.06   library recovery time
                                  3.06   data required time
-----------------------------------------------------------------------------
                                  3.06   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  2.22   slack (MET)


Startpoint: _31718_ (negative level-sensitive latch clocked by core_clock)
Endpoint: _20322_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          1.40    1.40   clock core_clock (fall edge)
                          0.00    1.40   clock source latency
     1   17.40    0.00    0.00    1.40 v clk_i (in)
                                         clk_i (net)
                  0.00    0.00    1.40 v clkbuf_0_clk_i/A (BUF_X4)
     4   30.35    0.01    0.03    1.43 v clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.01    0.00    1.43 v clkbuf_2_3__f_clk_i/A (BUF_X4)
     8   47.80    0.01    0.04    1.47 v clkbuf_2_3__f_clk_i/Z (BUF_X4)
                                         clknet_2_3__leaf_clk_i (net)
                  0.01    0.00    1.47 v clkbuf_leaf_19_clk_i/A (BUF_X4)
     2   10.56    0.01    0.03    1.50 v clkbuf_leaf_19_clk_i/Z (BUF_X4)
                                         clknet_leaf_19_clk_i (net)
                  0.01    0.00    1.50 v clkbuf_level_0_1_2076_clk_i/A (BUF_X4)
     1    3.28    0.00    0.02    1.52 v clkbuf_level_0_1_2076_clk_i/Z (BUF_X4)
                                         clknet_level_0_1_2076_clk_i (net)
                  0.00    0.00    1.52 v clkbuf_level_1_1_2077_clk_i/A (BUF_X4)
     1    3.28    0.00    0.02    1.55 v clkbuf_level_1_1_2077_clk_i/Z (BUF_X4)
                                         clknet_level_1_1_2077_clk_i (net)
                  0.00    0.00    1.55 v clkbuf_level_2_1_2078_clk_i/A (BUF_X4)
     1    3.28    0.00    0.02    1.57 v clkbuf_level_2_1_2078_clk_i/Z (BUF_X4)
                                         clknet_level_2_1_2078_clk_i (net)
                  0.00    0.00    1.57 v clkbuf_level_3_1_2079_clk_i/A (BUF_X4)
     7   19.96    0.01    0.03    1.59 v clkbuf_level_3_1_2079_clk_i/Z (BUF_X4)
                                         clknet_level_3_1_2079_clk_i (net)
                  0.01    0.00    1.59 v _31718_/GN (DLL_X1)
     1    0.99    0.01    0.07    1.67 v _31718_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.67 v _20322_/A2 (AND2_X1)
                                  1.67   data arrival time

                          2.80    2.80   clock core_clock (rise edge)
                          0.00    2.80   clock source latency
     1   17.80    0.00    0.00    2.80 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    2.80 ^ clkbuf_0_clk_i/A (BUF_X4)
     4   31.94    0.02    0.03    2.83 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.02    0.00    2.84 ^ clkbuf_2_3__f_clk_i/A (BUF_X4)
     8   50.98    0.03    0.05    2.89 ^ clkbuf_2_3__f_clk_i/Z (BUF_X4)
                                         clknet_2_3__leaf_clk_i (net)
                  0.03    0.00    2.89 ^ clkbuf_leaf_19_clk_i/A (BUF_X4)
     2   11.00    0.01    0.03    2.92 ^ clkbuf_leaf_19_clk_i/Z (BUF_X4)
                                         clknet_leaf_19_clk_i (net)
                  0.01    0.00    2.92 ^ _20322_/A1 (AND2_X1)
                          0.00    2.92   clock reconvergence pessimism
                          0.00    2.92   clock gating setup time
                                  2.92   data required time
-----------------------------------------------------------------------------
                                  2.92   data required time
                                 -1.67   data arrival time
-----------------------------------------------------------------------------
                                  1.25   slack (MET)


Startpoint: _31834_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: instr_addr_o[29] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   17.80    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
     4   31.94    0.02    0.03    0.03 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.02    0.00    0.04 ^ clkbuf_2_3__f_clk_i/A (BUF_X4)
     8   50.98    0.03    0.05    0.09 ^ clkbuf_2_3__f_clk_i/Z (BUF_X4)
                                         clknet_2_3__leaf_clk_i (net)
                  0.03    0.00    0.09 ^ clkbuf_leaf_19_clk_i/A (BUF_X4)
     2   11.00    0.01    0.03    0.12 ^ clkbuf_leaf_19_clk_i/Z (BUF_X4)
                                         clknet_leaf_19_clk_i (net)
                  0.01    0.00    0.12 ^ _20322_/A1 (AND2_X1)
     1   13.33    0.03    0.06    0.18 ^ _20322_/ZN (AND2_X1)
                                         core_clock_gate_i.clk_o (net)
                  0.03    0.00    0.18 ^ clkbuf_0_core_clock_gate_i.clk_o/A (BUF_X4)
     4   35.93    0.02    0.04    0.22 ^ clkbuf_0_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_0_core_clock_gate_i.clk_o (net)
                  0.02    0.00    0.22 ^ clkbuf_2_0__f_core_clock_gate_i.clk_o/A (BUF_X4)
     6   39.59    0.02    0.04    0.27 ^ clkbuf_2_0__f_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_2_0__leaf_core_clock_gate_i.clk_o (net)
                  0.02    0.00    0.27 ^ clkbuf_leaf_1_core_clock_gate_i.clk_o/A (BUF_X4)
    30   37.64    0.02    0.04    0.31 ^ clkbuf_leaf_1_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_leaf_1_core_clock_gate_i.clk_o (net)
                  0.02    0.00    0.31 ^ _31834_/CK (DFF_X2)
    17   65.86    0.07    0.19    0.50 ^ _31834_/Q (DFF_X2)
                                         id_stage_i.controller_i.instr_i[5] (net)
                  0.07    0.00    0.50 ^ _28354_/A (INV_X4)
     7   30.58    0.02    0.03    0.53 v _28354_/ZN (INV_X4)
                                         _10313_ (net)
                  0.02    0.00    0.53 v _28361_/A1 (NOR3_X4)
     8   31.69    0.07    0.09    0.62 ^ _28361_/ZN (NOR3_X4)
                                         _10320_ (net)
                  0.07    0.00    0.62 ^ _28546_/A1 (NAND2_X4)
    10   42.62    0.03    0.05    0.67 v _28546_/ZN (NAND2_X4)
                                         _10503_ (net)
                  0.03    0.00    0.67 v _28547_/B3 (OAI33_X1)
     1    2.07    0.06    0.09    0.76 ^ _28547_/ZN (OAI33_X1)
                                         _10504_ (net)
                  0.06    0.00    0.76 ^ wire383/A (CLKBUF_X2)
     5   11.93    0.02    0.05    0.82 ^ wire383/Z (CLKBUF_X2)
                                         net383 (net)
                  0.02    0.00    0.82 ^ max_cap382/A (CLKBUF_X2)
     2    8.76    0.01    0.04    0.85 ^ max_cap382/Z (CLKBUF_X2)
                                         net382 (net)
                  0.01    0.00    0.85 ^ max_cap381/A (BUF_X2)
     2    8.10    0.01    0.03    0.88 ^ max_cap381/Z (BUF_X2)
                                         net381 (net)
                  0.01    0.00    0.88 ^ _28639_/A1 (NOR3_X4)
     8   20.34    0.01    0.01    0.90 v _28639_/ZN (NOR3_X4)
                                         _10596_ (net)
                  0.01    0.00    0.90 v _28642_/A3 (OAI33_X1)
     6   11.11    0.13    0.13    1.03 ^ _28642_/ZN (OAI33_X1)
                                         _10599_ (net)
                  0.13    0.00    1.03 ^ _28643_/A3 (OR3_X4)
    34   90.57    0.05    0.09    1.12 ^ _28643_/ZN (OR3_X4)
                                         _10600_ (net)
                  0.05    0.01    1.13 ^ _20639_/A (XNOR2_X1)
     1    1.81    0.02    0.05    1.18 ^ _20639_/ZN (XNOR2_X1)
                                         _04728_ (net)
                  0.02    0.00    1.18 ^ _20640_/A2 (NOR2_X1)
     1    1.66    0.01    0.01    1.19 v _20640_/ZN (NOR2_X1)
                                         _04729_ (net)
                  0.01    0.00    1.19 v _20647_/A (AOI21_X1)
     1    3.33    0.03    0.05    1.24 ^ _20647_/ZN (AOI21_X1)
                                         _15256_ (net)
                  0.03    0.00    1.24 ^ _29617_/A (HA_X1)
     4   11.56    0.07    0.10    1.34 ^ _29617_/S (HA_X1)
                                         _15259_ (net)
                  0.07    0.00    1.34 ^ _16926_/A (OAI21_X1)
     1    1.05    0.01    0.03    1.36 v _16926_/ZN (OAI21_X1)
                                         _11880_ (net)
                  0.01    0.00    1.36 v _16927_/A2 (AND2_X1)
     2    2.39    0.01    0.03    1.40 v _16927_/ZN (AND2_X1)
                                         _11881_ (net)
                  0.01    0.00    1.40 v _17357_/A2 (OR4_X1)
     1    3.06    0.02    0.11    1.51 v _17357_/ZN (OR4_X1)
                                         _12284_ (net)
                  0.02    0.00    1.51 v _17358_/A (AOI21_X2)
     2    7.99    0.03    0.05    1.56 ^ _17358_/ZN (AOI21_X2)
                                         _12285_ (net)
                  0.03    0.00    1.56 ^ _17359_/A2 (OR2_X1)
     2    5.66    0.02    0.04    1.60 ^ _17359_/ZN (OR2_X1)
                                         _13950_ (net)
                  0.02    0.00    1.60 ^ _17530_/A3 (NAND3_X1)
     2    4.69    0.03    0.03    1.63 v _17530_/ZN (NAND3_X1)
                                         _12445_ (net)
                  0.03    0.00    1.63 v _17703_/B2 (OAI21_X2)
     3    8.02    0.03    0.05    1.68 ^ _17703_/ZN (OAI21_X2)
                                         _12605_ (net)
                  0.03    0.00    1.68 ^ _18032_/B2 (AOI21_X2)
     3    8.25    0.02    0.02    1.71 v _18032_/ZN (AOI21_X2)
                                         _13971_ (net)
                  0.02    0.00    1.71 v _20721_/B2 (OAI221_X2)
     2    5.12    0.04    0.06    1.77 ^ _20721_/ZN (OAI221_X2)
                                         _13981_ (net)
                  0.04    0.00    1.77 ^ _20722_/B1 (AOI21_X1)
     1    1.65    0.01    0.02    1.79 v _20722_/ZN (AOI21_X1)
                                         _04791_ (net)
                  0.01    0.00    1.79 v _20723_/B2 (OAI21_X1)
     1    2.91    0.02    0.04    1.83 ^ _20723_/ZN (OAI21_X1)
                                         _13986_ (net)
                  0.02    0.00    1.83 ^ _29274_/CI (FA_X1)
     8   30.35    0.07    0.13    1.96 ^ _29274_/S (FA_X1)
                                         _13988_ (net)
                  0.07    0.01    1.96 ^ _20050_/A1 (OAI22_X1)
     1    1.68    0.02    0.03    1.99 v _20050_/ZN (OAI22_X1)
                                         _04450_ (net)
                  0.02    0.00    1.99 v _20051_/A (AOI21_X1)
     1    1.74    0.02    0.04    2.03 ^ _20051_/ZN (AOI21_X1)
                                         _04451_ (net)
                  0.02    0.00    2.03 ^ _20053_/A (OAI21_X1)
     1    1.12    0.01    0.02    2.05 v _20053_/ZN (OAI21_X1)
                                         _04453_ (net)
                  0.01    0.00    2.05 v _20054_/B (MUX2_X1)
     2    4.39    0.01    0.07    2.12 v _20054_/Z (MUX2_X1)
                                         _04454_ (net)
                  0.01    0.00    2.12 v _20055_/B (MUX2_X1)
     3    5.71    0.01    0.07    2.19 v _20055_/Z (MUX2_X1)
                                         _04455_ (net)
                  0.01    0.00    2.19 v _20056_/A (MUX2_X1)
     2    2.42    0.01    0.06    2.25 v _20056_/Z (MUX2_X1)
                                         net238 (net)
                  0.01    0.00    2.25 v output238/A (BUF_X1)
     1    0.23    0.00    0.02    2.28 v output238/Z (BUF_X1)
                                         instr_addr_o[29] (net)
                  0.00    0.00    2.28 v instr_addr_o[29] (out)
                                  2.28   data arrival time

                          2.80    2.80   clock core_clock (rise edge)
                          0.00    2.80   clock network delay (propagated)
                          0.00    2.80   clock reconvergence pessimism
                         -0.56    2.24   output external delay
                                  2.24   data required time
-----------------------------------------------------------------------------
                                  2.24   data required time
                                 -2.28   data arrival time
-----------------------------------------------------------------------------
                                 -0.04   slack (VIOLATED)



==========================================================================
cts pre-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: _30762_ (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.56    0.56 ^ input external delay
     1   27.01    0.00    0.00    0.56 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    0.56 ^ input148/A (BUF_X32)
    94  251.41    0.01    0.02    0.58 ^ input148/Z (BUF_X32)
                                         net148 (net)
                  0.03    0.02    0.60 ^ max_length451/A (BUF_X32)
   105  298.47    0.01    0.03    0.63 ^ max_length451/Z (BUF_X32)
                                         net451 (net)
                  0.03    0.02    0.64 ^ max_length450/A (BUF_X32)
   171  411.00    0.01    0.03    0.67 ^ max_length450/Z (BUF_X32)
                                         net450 (net)
                  0.13    0.10    0.77 ^ max_length448/A (BUF_X32)
   147  325.75    0.02    0.04    0.81 ^ max_length448/Z (BUF_X32)
                                         net448 (net)
                  0.04    0.03    0.84 ^ _30762_/RN (DFFR_X1)
                                  0.84   data arrival time

                          2.80    2.80   clock core_clock (rise edge)
                          0.00    2.80   clock source latency
     1   17.80    0.00    0.00    2.80 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    2.80 ^ clkbuf_0_clk_i/A (BUF_X4)
     4   31.94    0.02    0.03    2.83 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.02    0.00    2.84 ^ clkbuf_2_1__f_clk_i/A (BUF_X4)
     9   50.59    0.03    0.05    2.89 ^ clkbuf_2_1__f_clk_i/Z (BUF_X4)
                                         clknet_2_1__leaf_clk_i (net)
                  0.03    0.00    2.89 ^ clkbuf_leaf_22_clk_i/A (BUF_X4)
     1    3.49    0.01    0.02    2.91 ^ clkbuf_leaf_22_clk_i/Z (BUF_X4)
                                         clknet_leaf_22_clk_i (net)
                  0.01    0.00    2.91 ^ clkbuf_level_0_1_2388_clk_i/A (BUF_X4)
     1    3.49    0.01    0.02    2.93 ^ clkbuf_level_0_1_2388_clk_i/Z (BUF_X4)
                                         clknet_level_0_1_2388_clk_i (net)
                  0.01    0.00    2.93 ^ clkbuf_level_1_1_2389_clk_i/A (BUF_X4)
     1    3.49    0.01    0.02    2.95 ^ clkbuf_level_1_1_2389_clk_i/Z (BUF_X4)
                                         clknet_level_1_1_2389_clk_i (net)
                  0.01    0.00    2.95 ^ clkbuf_level_2_1_2390_clk_i/A (BUF_X4)
     1    3.49    0.01    0.02    2.96 ^ clkbuf_level_2_1_2390_clk_i/Z (BUF_X4)
                                         clknet_level_2_1_2390_clk_i (net)
                  0.01    0.00    2.96 ^ clkbuf_level_3_1_2391_clk_i/A (BUF_X4)
    30   39.62    0.02    0.04    3.00 ^ clkbuf_level_3_1_2391_clk_i/Z (BUF_X4)
                                         clknet_level_3_1_2391_clk_i (net)
                  0.02    0.00    3.00 ^ _30762_/CK (DFFR_X1)
                          0.00    3.00   clock reconvergence pessimism
                          0.06    3.06   library recovery time
                                  3.06   data required time
-----------------------------------------------------------------------------
                                  3.06   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  2.22   slack (MET)


Startpoint: _31718_ (negative level-sensitive latch clocked by core_clock)
Endpoint: _20322_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          1.40    1.40   clock core_clock (fall edge)
                          0.00    1.40   clock source latency
     1   17.40    0.00    0.00    1.40 v clk_i (in)
                                         clk_i (net)
                  0.00    0.00    1.40 v clkbuf_0_clk_i/A (BUF_X4)
     4   30.35    0.01    0.03    1.43 v clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.01    0.00    1.43 v clkbuf_2_3__f_clk_i/A (BUF_X4)
     8   47.80    0.01    0.04    1.47 v clkbuf_2_3__f_clk_i/Z (BUF_X4)
                                         clknet_2_3__leaf_clk_i (net)
                  0.01    0.00    1.47 v clkbuf_leaf_19_clk_i/A (BUF_X4)
     2   10.56    0.01    0.03    1.50 v clkbuf_leaf_19_clk_i/Z (BUF_X4)
                                         clknet_leaf_19_clk_i (net)
                  0.01    0.00    1.50 v clkbuf_level_0_1_2076_clk_i/A (BUF_X4)
     1    3.28    0.00    0.02    1.52 v clkbuf_level_0_1_2076_clk_i/Z (BUF_X4)
                                         clknet_level_0_1_2076_clk_i (net)
                  0.00    0.00    1.52 v clkbuf_level_1_1_2077_clk_i/A (BUF_X4)
     1    3.28    0.00    0.02    1.55 v clkbuf_level_1_1_2077_clk_i/Z (BUF_X4)
                                         clknet_level_1_1_2077_clk_i (net)
                  0.00    0.00    1.55 v clkbuf_level_2_1_2078_clk_i/A (BUF_X4)
     1    3.28    0.00    0.02    1.57 v clkbuf_level_2_1_2078_clk_i/Z (BUF_X4)
                                         clknet_level_2_1_2078_clk_i (net)
                  0.00    0.00    1.57 v clkbuf_level_3_1_2079_clk_i/A (BUF_X4)
     7   19.96    0.01    0.03    1.59 v clkbuf_level_3_1_2079_clk_i/Z (BUF_X4)
                                         clknet_level_3_1_2079_clk_i (net)
                  0.01    0.00    1.59 v _31718_/GN (DLL_X1)
     1    0.99    0.01    0.07    1.67 v _31718_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.67 v _20322_/A2 (AND2_X1)
                                  1.67   data arrival time

                          2.80    2.80   clock core_clock (rise edge)
                          0.00    2.80   clock source latency
     1   17.80    0.00    0.00    2.80 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    2.80 ^ clkbuf_0_clk_i/A (BUF_X4)
     4   31.94    0.02    0.03    2.83 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.02    0.00    2.84 ^ clkbuf_2_3__f_clk_i/A (BUF_X4)
     8   50.98    0.03    0.05    2.89 ^ clkbuf_2_3__f_clk_i/Z (BUF_X4)
                                         clknet_2_3__leaf_clk_i (net)
                  0.03    0.00    2.89 ^ clkbuf_leaf_19_clk_i/A (BUF_X4)
     2   11.00    0.01    0.03    2.92 ^ clkbuf_leaf_19_clk_i/Z (BUF_X4)
                                         clknet_leaf_19_clk_i (net)
                  0.01    0.00    2.92 ^ _20322_/A1 (AND2_X1)
                          0.00    2.92   clock reconvergence pessimism
                          0.00    2.92   clock gating setup time
                                  2.92   data required time
-----------------------------------------------------------------------------
                                  2.92   data required time
                                 -1.67   data arrival time
-----------------------------------------------------------------------------
                                  1.25   slack (MET)


Startpoint: _31834_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: instr_addr_o[29] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   17.80    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
     4   31.94    0.02    0.03    0.03 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.02    0.00    0.04 ^ clkbuf_2_3__f_clk_i/A (BUF_X4)
     8   50.98    0.03    0.05    0.09 ^ clkbuf_2_3__f_clk_i/Z (BUF_X4)
                                         clknet_2_3__leaf_clk_i (net)
                  0.03    0.00    0.09 ^ clkbuf_leaf_19_clk_i/A (BUF_X4)
     2   11.00    0.01    0.03    0.12 ^ clkbuf_leaf_19_clk_i/Z (BUF_X4)
                                         clknet_leaf_19_clk_i (net)
                  0.01    0.00    0.12 ^ _20322_/A1 (AND2_X1)
     1   13.33    0.03    0.06    0.18 ^ _20322_/ZN (AND2_X1)
                                         core_clock_gate_i.clk_o (net)
                  0.03    0.00    0.18 ^ clkbuf_0_core_clock_gate_i.clk_o/A (BUF_X4)
     4   35.93    0.02    0.04    0.22 ^ clkbuf_0_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_0_core_clock_gate_i.clk_o (net)
                  0.02    0.00    0.22 ^ clkbuf_2_0__f_core_clock_gate_i.clk_o/A (BUF_X4)
     6   39.59    0.02    0.04    0.27 ^ clkbuf_2_0__f_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_2_0__leaf_core_clock_gate_i.clk_o (net)
                  0.02    0.00    0.27 ^ clkbuf_leaf_1_core_clock_gate_i.clk_o/A (BUF_X4)
    30   37.64    0.02    0.04    0.31 ^ clkbuf_leaf_1_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_leaf_1_core_clock_gate_i.clk_o (net)
                  0.02    0.00    0.31 ^ _31834_/CK (DFF_X2)
    17   65.86    0.07    0.19    0.50 ^ _31834_/Q (DFF_X2)
                                         id_stage_i.controller_i.instr_i[5] (net)
                  0.07    0.00    0.50 ^ _28354_/A (INV_X4)
     7   30.58    0.02    0.03    0.53 v _28354_/ZN (INV_X4)
                                         _10313_ (net)
                  0.02    0.00    0.53 v _28361_/A1 (NOR3_X4)
     8   31.69    0.07    0.09    0.62 ^ _28361_/ZN (NOR3_X4)
                                         _10320_ (net)
                  0.07    0.00    0.62 ^ _28546_/A1 (NAND2_X4)
    10   42.62    0.03    0.05    0.67 v _28546_/ZN (NAND2_X4)
                                         _10503_ (net)
                  0.03    0.00    0.67 v _28547_/B3 (OAI33_X1)
     1    2.07    0.06    0.09    0.76 ^ _28547_/ZN (OAI33_X1)
                                         _10504_ (net)
                  0.06    0.00    0.76 ^ wire383/A (CLKBUF_X2)
     5   11.93    0.02    0.05    0.82 ^ wire383/Z (CLKBUF_X2)
                                         net383 (net)
                  0.02    0.00    0.82 ^ max_cap382/A (CLKBUF_X2)
     2    8.76    0.01    0.04    0.85 ^ max_cap382/Z (CLKBUF_X2)
                                         net382 (net)
                  0.01    0.00    0.85 ^ max_cap381/A (BUF_X2)
     2    8.10    0.01    0.03    0.88 ^ max_cap381/Z (BUF_X2)
                                         net381 (net)
                  0.01    0.00    0.88 ^ _28639_/A1 (NOR3_X4)
     8   20.34    0.01    0.01    0.90 v _28639_/ZN (NOR3_X4)
                                         _10596_ (net)
                  0.01    0.00    0.90 v _28642_/A3 (OAI33_X1)
     6   11.11    0.13    0.13    1.03 ^ _28642_/ZN (OAI33_X1)
                                         _10599_ (net)
                  0.13    0.00    1.03 ^ _28643_/A3 (OR3_X4)
    34   90.57    0.05    0.09    1.12 ^ _28643_/ZN (OR3_X4)
                                         _10600_ (net)
                  0.05    0.01    1.13 ^ _20639_/A (XNOR2_X1)
     1    1.81    0.02    0.05    1.18 ^ _20639_/ZN (XNOR2_X1)
                                         _04728_ (net)
                  0.02    0.00    1.18 ^ _20640_/A2 (NOR2_X1)
     1    1.66    0.01    0.01    1.19 v _20640_/ZN (NOR2_X1)
                                         _04729_ (net)
                  0.01    0.00    1.19 v _20647_/A (AOI21_X1)
     1    3.33    0.03    0.05    1.24 ^ _20647_/ZN (AOI21_X1)
                                         _15256_ (net)
                  0.03    0.00    1.24 ^ _29617_/A (HA_X1)
     4   11.56    0.07    0.10    1.34 ^ _29617_/S (HA_X1)
                                         _15259_ (net)
                  0.07    0.00    1.34 ^ _16926_/A (OAI21_X1)
     1    1.05    0.01    0.03    1.36 v _16926_/ZN (OAI21_X1)
                                         _11880_ (net)
                  0.01    0.00    1.36 v _16927_/A2 (AND2_X1)
     2    2.39    0.01    0.03    1.40 v _16927_/ZN (AND2_X1)
                                         _11881_ (net)
                  0.01    0.00    1.40 v _17357_/A2 (OR4_X1)
     1    3.06    0.02    0.11    1.51 v _17357_/ZN (OR4_X1)
                                         _12284_ (net)
                  0.02    0.00    1.51 v _17358_/A (AOI21_X2)
     2    7.99    0.03    0.05    1.56 ^ _17358_/ZN (AOI21_X2)
                                         _12285_ (net)
                  0.03    0.00    1.56 ^ _17359_/A2 (OR2_X1)
     2    5.66    0.02    0.04    1.60 ^ _17359_/ZN (OR2_X1)
                                         _13950_ (net)
                  0.02    0.00    1.60 ^ _17530_/A3 (NAND3_X1)
     2    4.69    0.03    0.03    1.63 v _17530_/ZN (NAND3_X1)
                                         _12445_ (net)
                  0.03    0.00    1.63 v _17703_/B2 (OAI21_X2)
     3    8.02    0.03    0.05    1.68 ^ _17703_/ZN (OAI21_X2)
                                         _12605_ (net)
                  0.03    0.00    1.68 ^ _18032_/B2 (AOI21_X2)
     3    8.25    0.02    0.02    1.71 v _18032_/ZN (AOI21_X2)
                                         _13971_ (net)
                  0.02    0.00    1.71 v _20721_/B2 (OAI221_X2)
     2    5.12    0.04    0.06    1.77 ^ _20721_/ZN (OAI221_X2)
                                         _13981_ (net)
                  0.04    0.00    1.77 ^ _20722_/B1 (AOI21_X1)
     1    1.65    0.01    0.02    1.79 v _20722_/ZN (AOI21_X1)
                                         _04791_ (net)
                  0.01    0.00    1.79 v _20723_/B2 (OAI21_X1)
     1    2.91    0.02    0.04    1.83 ^ _20723_/ZN (OAI21_X1)
                                         _13986_ (net)
                  0.02    0.00    1.83 ^ _29274_/CI (FA_X1)
     8   30.35    0.07    0.13    1.96 ^ _29274_/S (FA_X1)
                                         _13988_ (net)
                  0.07    0.01    1.96 ^ _20050_/A1 (OAI22_X1)
     1    1.68    0.02    0.03    1.99 v _20050_/ZN (OAI22_X1)
                                         _04450_ (net)
                  0.02    0.00    1.99 v _20051_/A (AOI21_X1)
     1    1.74    0.02    0.04    2.03 ^ _20051_/ZN (AOI21_X1)
                                         _04451_ (net)
                  0.02    0.00    2.03 ^ _20053_/A (OAI21_X1)
     1    1.12    0.01    0.02    2.05 v _20053_/ZN (OAI21_X1)
                                         _04453_ (net)
                  0.01    0.00    2.05 v _20054_/B (MUX2_X1)
     2    4.39    0.01    0.07    2.12 v _20054_/Z (MUX2_X1)
                                         _04454_ (net)
                  0.01    0.00    2.12 v _20055_/B (MUX2_X1)
     3    5.71    0.01    0.07    2.19 v _20055_/Z (MUX2_X1)
                                         _04455_ (net)
                  0.01    0.00    2.19 v _20056_/A (MUX2_X1)
     2    2.42    0.01    0.06    2.25 v _20056_/Z (MUX2_X1)
                                         net238 (net)
                  0.01    0.00    2.25 v output238/A (BUF_X1)
     1    0.23    0.00    0.02    2.28 v output238/Z (BUF_X1)
                                         instr_addr_o[29] (net)
                  0.00    0.00    2.28 v instr_addr_o[29] (out)
                                  2.28   data arrival time

                          2.80    2.80   clock core_clock (rise edge)
                          0.00    2.80   clock network delay (propagated)
                          0.00    2.80   clock reconvergence pessimism
                         -0.56    2.24   output external delay
                                  2.24   data required time
-----------------------------------------------------------------------------
                                  2.24   data required time
                                 -2.28   data arrival time
-----------------------------------------------------------------------------
                                 -0.04   slack (VIOLATED)



==========================================================================
cts pre-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_26135_/ZN                            101.01  101.16   -0.14 (VIOLATED)


==========================================================================
cts pre-repair max_slew_check_slack
--------------------------------------------------------------------------
0.06909038871526718

==========================================================================
cts pre-repair max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts pre-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3480

==========================================================================
cts pre-repair max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts pre-repair max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts pre-repair max_capacitance_check_slack
--------------------------------------------------------------------------
-0.14283008873462677

==========================================================================
cts pre-repair max_capacitance_check_limit
--------------------------------------------------------------------------
101.01300048828125

==========================================================================
cts pre-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0014

==========================================================================
cts pre-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts pre-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts pre-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 1

==========================================================================
cts pre-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 2

==========================================================================
cts pre-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts pre-repair critical path delay
--------------------------------------------------------------------------
2.2753

==========================================================================
cts pre-repair critical path slack
--------------------------------------------------------------------------
-0.0353

==========================================================================
cts pre-repair slack div critical path delay
--------------------------------------------------------------------------
-1.551444

==========================================================================
cts pre-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.44e-03   2.56e-03   1.72e-04   1.12e-02   8.2%
Combinational          6.58e-02   5.93e-02   5.12e-04   1.26e-01  91.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.42e-02   6.19e-02   6.84e-04   1.37e-01 100.0%
                          54.3%      45.2%       0.5%

==========================================================================
cts pre-repair report_design_area
--------------------------------------------------------------------------
Design area 31336 u^2 56% utilization.

[INFO RSZ-0058] Using max wire length 661um.

==========================================================================
cts post-repair check_setup
--------------------------------------------------------------------------
Warning: There are 6 unconstrained endpoints.

==========================================================================
cts post-repair report_tns
--------------------------------------------------------------------------
tns -0.06

==========================================================================
cts post-repair report_wns
--------------------------------------------------------------------------
wns -0.04

==========================================================================
cts post-repair report_worst_slack
--------------------------------------------------------------------------
worst slack -0.04

==========================================================================
cts post-repair report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
Latency      CRPR       Skew
_31254_/CK ^
   0.46
_30453_/CK ^
   0.20      0.00       0.26


==========================================================================
cts post-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: _31670_ (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.56    0.56 ^ input external delay
     1   27.01    0.00    0.00    0.56 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    0.56 ^ input148/A (BUF_X32)
    94  251.41    0.01    0.02    0.58 ^ input148/Z (BUF_X32)
                                         net148 (net)
                  0.04    0.03    0.61 ^ max_length444/A (BUF_X32)
   106  293.91    0.01    0.03    0.64 ^ max_length444/Z (BUF_X32)
                                         net444 (net)
                  0.08    0.07    0.71 ^ _31670_/RN (DFFR_X1)
                                  0.71   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   17.80    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
     4   31.94    0.02    0.03    0.03 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.02    0.00    0.04 ^ clkbuf_2_3__f_clk_i/A (BUF_X4)
     8   50.98    0.03    0.05    0.09 ^ clkbuf_2_3__f_clk_i/Z (BUF_X4)
                                         clknet_2_3__leaf_clk_i (net)
                  0.03    0.00    0.09 ^ clkbuf_leaf_19_clk_i/A (BUF_X4)
     2   11.00    0.01    0.03    0.12 ^ clkbuf_leaf_19_clk_i/Z (BUF_X4)
                                         clknet_leaf_19_clk_i (net)
                  0.01    0.00    0.12 ^ _20322_/A1 (AND2_X1)
     1   13.33    0.03    0.06    0.18 ^ _20322_/ZN (AND2_X1)
                                         core_clock_gate_i.clk_o (net)
                  0.03    0.00    0.18 ^ clkbuf_0_core_clock_gate_i.clk_o/A (BUF_X4)
     4   35.93    0.02    0.04    0.22 ^ clkbuf_0_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_0_core_clock_gate_i.clk_o (net)
                  0.02    0.00    0.22 ^ clkbuf_2_3__f_core_clock_gate_i.clk_o/A (BUF_X4)
    10   59.58    0.04    0.06    0.28 ^ clkbuf_2_3__f_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_2_3__leaf_core_clock_gate_i.clk_o (net)
                  0.04    0.00    0.28 ^ clkbuf_leaf_13_core_clock_gate_i.clk_o/A (BUF_X4)
    30   39.84    0.02    0.05    0.33 ^ clkbuf_leaf_13_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_leaf_13_core_clock_gate_i.clk_o (net)
                  0.02    0.00    0.33 ^ _31670_/CK (DFFR_X1)
                          0.00    0.33   clock reconvergence pessimism
                          0.29    0.62   library removal time
                                  0.62   data required time
-----------------------------------------------------------------------------
                                  0.62   data required time
                                 -0.71   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)


Startpoint: _31718_ (negative level-sensitive latch clocked by core_clock)
Endpoint: _20322_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          1.40    1.40   clock core_clock (fall edge)
                          0.00    1.40   clock source latency
     1   17.40    0.00    0.00    1.40 v clk_i (in)
                                         clk_i (net)
                  0.00    0.00    1.40 v clkbuf_0_clk_i/A (BUF_X4)
     4   30.35    0.01    0.03    1.43 v clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.01    0.00    1.43 v clkbuf_2_3__f_clk_i/A (BUF_X4)
     8   47.80    0.01    0.04    1.47 v clkbuf_2_3__f_clk_i/Z (BUF_X4)
                                         clknet_2_3__leaf_clk_i (net)
                  0.01    0.00    1.47 v clkbuf_leaf_19_clk_i/A (BUF_X4)
     2   10.56    0.01    0.03    1.50 v clkbuf_leaf_19_clk_i/Z (BUF_X4)
                                         clknet_leaf_19_clk_i (net)
                  0.01    0.00    1.50 v clkbuf_level_0_1_2076_clk_i/A (BUF_X4)
     1    3.28    0.00    0.02    1.52 v clkbuf_level_0_1_2076_clk_i/Z (BUF_X4)
                                         clknet_level_0_1_2076_clk_i (net)
                  0.00    0.00    1.52 v clkbuf_level_1_1_2077_clk_i/A (BUF_X4)
     1    3.28    0.00    0.02    1.55 v clkbuf_level_1_1_2077_clk_i/Z (BUF_X4)
                                         clknet_level_1_1_2077_clk_i (net)
                  0.00    0.00    1.55 v clkbuf_level_2_1_2078_clk_i/A (BUF_X4)
     1    3.28    0.00    0.02    1.57 v clkbuf_level_2_1_2078_clk_i/Z (BUF_X4)
                                         clknet_level_2_1_2078_clk_i (net)
                  0.00    0.00    1.57 v clkbuf_level_3_1_2079_clk_i/A (BUF_X4)
     7   19.96    0.01    0.03    1.59 v clkbuf_level_3_1_2079_clk_i/Z (BUF_X4)
                                         clknet_level_3_1_2079_clk_i (net)
                  0.01    0.00    1.59 v _31718_/GN (DLL_X1)
     1    1.07    0.01    0.05    1.64 ^ _31718_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.64 ^ _20322_/A2 (AND2_X1)
                                  1.64   data arrival time

                          1.40    1.40   clock core_clock (fall edge)
                          0.00    1.40   clock source latency
     1   17.40    0.00    0.00    1.40 v clk_i (in)
                                         clk_i (net)
                  0.00    0.00    1.40 v clkbuf_0_clk_i/A (BUF_X4)
     4   30.35    0.01    0.03    1.43 v clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.01    0.00    1.43 v clkbuf_2_3__f_clk_i/A (BUF_X4)
     8   47.80    0.01    0.04    1.47 v clkbuf_2_3__f_clk_i/Z (BUF_X4)
                                         clknet_2_3__leaf_clk_i (net)
                  0.01    0.00    1.47 v clkbuf_leaf_19_clk_i/A (BUF_X4)
     2   10.56    0.01    0.03    1.50 v clkbuf_leaf_19_clk_i/Z (BUF_X4)
                                         clknet_leaf_19_clk_i (net)
                  0.01    0.00    1.50 v _20322_/A1 (AND2_X1)
                          0.00    1.50   clock reconvergence pessimism
                          0.00    1.50   clock gating hold time
                                  1.50   data required time
-----------------------------------------------------------------------------
                                  1.50   data required time
                                 -1.64   data arrival time
-----------------------------------------------------------------------------
                                  0.14   slack (MET)


Startpoint: _31722_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _31722_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   17.80    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
     4   31.94    0.02    0.03    0.03 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.02    0.00    0.04 ^ clkbuf_2_3__f_clk_i/A (BUF_X4)
     8   50.98    0.03    0.05    0.09 ^ clkbuf_2_3__f_clk_i/Z (BUF_X4)
                                         clknet_2_3__leaf_clk_i (net)
                  0.03    0.00    0.09 ^ clkbuf_leaf_19_clk_i/A (BUF_X4)
     2   11.00    0.01    0.03    0.12 ^ clkbuf_leaf_19_clk_i/Z (BUF_X4)
                                         clknet_leaf_19_clk_i (net)
                  0.01    0.00    0.12 ^ _20322_/A1 (AND2_X1)
     1   13.33    0.03    0.06    0.18 ^ _20322_/ZN (AND2_X1)
                                         core_clock_gate_i.clk_o (net)
                  0.03    0.00    0.18 ^ clkbuf_0_core_clock_gate_i.clk_o/A (BUF_X4)
     4   35.93    0.02    0.04    0.22 ^ clkbuf_0_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_0_core_clock_gate_i.clk_o (net)
                  0.02    0.00    0.22 ^ clkbuf_2_1__f_core_clock_gate_i.clk_o/A (BUF_X4)
     8   47.93    0.03    0.05    0.27 ^ clkbuf_2_1__f_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_2_1__leaf_core_clock_gate_i.clk_o (net)
                  0.03    0.00    0.27 ^ clkbuf_leaf_6_core_clock_gate_i.clk_o/A (BUF_X4)
    30   37.98    0.02    0.04    0.32 ^ clkbuf_leaf_6_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_leaf_6_core_clock_gate_i.clk_o (net)
                  0.02    0.00    0.32 ^ _31722_/CK (DFFR_X1)
     3    4.79    0.02    0.08    0.40 ^ _31722_/QN (DFFR_X1)
                                         _00091_ (net)
                  0.02    0.00    0.40 ^ _20094_/B2 (AOI21_X1)
     1    1.41    0.01    0.02    0.42 v _20094_/ZN (AOI21_X1)
                                         if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_s[1] (net)
                  0.01    0.00    0.42 v _31722_/D (DFFR_X1)
                                  0.42   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   17.80    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
     4   31.94    0.02    0.03    0.03 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.02    0.00    0.04 ^ clkbuf_2_3__f_clk_i/A (BUF_X4)
     8   50.98    0.03    0.05    0.09 ^ clkbuf_2_3__f_clk_i/Z (BUF_X4)
                                         clknet_2_3__leaf_clk_i (net)
                  0.03    0.00    0.09 ^ clkbuf_leaf_19_clk_i/A (BUF_X4)
     2   11.00    0.01    0.03    0.12 ^ clkbuf_leaf_19_clk_i/Z (BUF_X4)
                                         clknet_leaf_19_clk_i (net)
                  0.01    0.00    0.12 ^ _20322_/A1 (AND2_X1)
     1   13.33    0.03    0.06    0.18 ^ _20322_/ZN (AND2_X1)
                                         core_clock_gate_i.clk_o (net)
                  0.03    0.00    0.18 ^ clkbuf_0_core_clock_gate_i.clk_o/A (BUF_X4)
     4   35.93    0.02    0.04    0.22 ^ clkbuf_0_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_0_core_clock_gate_i.clk_o (net)
                  0.02    0.00    0.22 ^ clkbuf_2_1__f_core_clock_gate_i.clk_o/A (BUF_X4)
     8   47.93    0.03    0.05    0.27 ^ clkbuf_2_1__f_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_2_1__leaf_core_clock_gate_i.clk_o (net)
                  0.03    0.00    0.27 ^ clkbuf_leaf_6_core_clock_gate_i.clk_o/A (BUF_X4)
    30   37.98    0.02    0.04    0.32 ^ clkbuf_leaf_6_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_leaf_6_core_clock_gate_i.clk_o (net)
                  0.02    0.00    0.32 ^ _31722_/CK (DFFR_X1)
                          0.00    0.32   clock reconvergence pessimism
                          0.01    0.33   library hold time
                                  0.33   data required time
-----------------------------------------------------------------------------
                                  0.33   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
cts post-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: _30762_ (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.56    0.56 ^ input external delay
     1   27.01    0.00    0.00    0.56 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    0.56 ^ input148/A (BUF_X32)
    94  251.41    0.01    0.02    0.58 ^ input148/Z (BUF_X32)
                                         net148 (net)
                  0.03    0.02    0.60 ^ max_length451/A (BUF_X32)
   105  298.47    0.01    0.03    0.63 ^ max_length451/Z (BUF_X32)
                                         net451 (net)
                  0.03    0.02    0.64 ^ max_length450/A (BUF_X32)
   171  411.00    0.01    0.03    0.67 ^ max_length450/Z (BUF_X32)
                                         net450 (net)
                  0.13    0.10    0.77 ^ max_length448/A (BUF_X32)
   147  325.75    0.02    0.04    0.81 ^ max_length448/Z (BUF_X32)
                                         net448 (net)
                  0.04    0.03    0.84 ^ _30762_/RN (DFFR_X1)
                                  0.84   data arrival time

                          2.80    2.80   clock core_clock (rise edge)
                          0.00    2.80   clock source latency
     1   17.80    0.00    0.00    2.80 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    2.80 ^ clkbuf_0_clk_i/A (BUF_X4)
     4   31.94    0.02    0.03    2.83 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.02    0.00    2.84 ^ clkbuf_2_1__f_clk_i/A (BUF_X4)
     9   50.59    0.03    0.05    2.89 ^ clkbuf_2_1__f_clk_i/Z (BUF_X4)
                                         clknet_2_1__leaf_clk_i (net)
                  0.03    0.00    2.89 ^ clkbuf_leaf_22_clk_i/A (BUF_X4)
     1    3.49    0.01    0.02    2.91 ^ clkbuf_leaf_22_clk_i/Z (BUF_X4)
                                         clknet_leaf_22_clk_i (net)
                  0.01    0.00    2.91 ^ clkbuf_level_0_1_2388_clk_i/A (BUF_X4)
     1    3.49    0.01    0.02    2.93 ^ clkbuf_level_0_1_2388_clk_i/Z (BUF_X4)
                                         clknet_level_0_1_2388_clk_i (net)
                  0.01    0.00    2.93 ^ clkbuf_level_1_1_2389_clk_i/A (BUF_X4)
     1    3.49    0.01    0.02    2.95 ^ clkbuf_level_1_1_2389_clk_i/Z (BUF_X4)
                                         clknet_level_1_1_2389_clk_i (net)
                  0.01    0.00    2.95 ^ clkbuf_level_2_1_2390_clk_i/A (BUF_X4)
     1    3.49    0.01    0.02    2.96 ^ clkbuf_level_2_1_2390_clk_i/Z (BUF_X4)
                                         clknet_level_2_1_2390_clk_i (net)
                  0.01    0.00    2.96 ^ clkbuf_level_3_1_2391_clk_i/A (BUF_X4)
    30   39.62    0.02    0.04    3.00 ^ clkbuf_level_3_1_2391_clk_i/Z (BUF_X4)
                                         clknet_level_3_1_2391_clk_i (net)
                  0.02    0.00    3.00 ^ _30762_/CK (DFFR_X1)
                          0.00    3.00   clock reconvergence pessimism
                          0.06    3.06   library recovery time
                                  3.06   data required time
-----------------------------------------------------------------------------
                                  3.06   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  2.22   slack (MET)


Startpoint: _31718_ (negative level-sensitive latch clocked by core_clock)
Endpoint: _20322_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          1.40    1.40   clock core_clock (fall edge)
                          0.00    1.40   clock source latency
     1   17.40    0.00    0.00    1.40 v clk_i (in)
                                         clk_i (net)
                  0.00    0.00    1.40 v clkbuf_0_clk_i/A (BUF_X4)
     4   30.35    0.01    0.03    1.43 v clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.01    0.00    1.43 v clkbuf_2_3__f_clk_i/A (BUF_X4)
     8   47.80    0.01    0.04    1.47 v clkbuf_2_3__f_clk_i/Z (BUF_X4)
                                         clknet_2_3__leaf_clk_i (net)
                  0.01    0.00    1.47 v clkbuf_leaf_19_clk_i/A (BUF_X4)
     2   10.56    0.01    0.03    1.50 v clkbuf_leaf_19_clk_i/Z (BUF_X4)
                                         clknet_leaf_19_clk_i (net)
                  0.01    0.00    1.50 v clkbuf_level_0_1_2076_clk_i/A (BUF_X4)
     1    3.28    0.00    0.02    1.52 v clkbuf_level_0_1_2076_clk_i/Z (BUF_X4)
                                         clknet_level_0_1_2076_clk_i (net)
                  0.00    0.00    1.52 v clkbuf_level_1_1_2077_clk_i/A (BUF_X4)
     1    3.28    0.00    0.02    1.55 v clkbuf_level_1_1_2077_clk_i/Z (BUF_X4)
                                         clknet_level_1_1_2077_clk_i (net)
                  0.00    0.00    1.55 v clkbuf_level_2_1_2078_clk_i/A (BUF_X4)
     1    3.28    0.00    0.02    1.57 v clkbuf_level_2_1_2078_clk_i/Z (BUF_X4)
                                         clknet_level_2_1_2078_clk_i (net)
                  0.00    0.00    1.57 v clkbuf_level_3_1_2079_clk_i/A (BUF_X4)
     7   19.96    0.01    0.03    1.59 v clkbuf_level_3_1_2079_clk_i/Z (BUF_X4)
                                         clknet_level_3_1_2079_clk_i (net)
                  0.01    0.00    1.59 v _31718_/GN (DLL_X1)
     1    0.99    0.01    0.07    1.67 v _31718_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.67 v _20322_/A2 (AND2_X1)
                                  1.67   data arrival time

                          2.80    2.80   clock core_clock (rise edge)
                          0.00    2.80   clock source latency
     1   17.80    0.00    0.00    2.80 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    2.80 ^ clkbuf_0_clk_i/A (BUF_X4)
     4   31.94    0.02    0.03    2.83 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.02    0.00    2.84 ^ clkbuf_2_3__f_clk_i/A (BUF_X4)
     8   50.98    0.03    0.05    2.89 ^ clkbuf_2_3__f_clk_i/Z (BUF_X4)
                                         clknet_2_3__leaf_clk_i (net)
                  0.03    0.00    2.89 ^ clkbuf_leaf_19_clk_i/A (BUF_X4)
     2   11.00    0.01    0.03    2.92 ^ clkbuf_leaf_19_clk_i/Z (BUF_X4)
                                         clknet_leaf_19_clk_i (net)
                  0.01    0.00    2.92 ^ _20322_/A1 (AND2_X1)
                          0.00    2.92   clock reconvergence pessimism
                          0.00    2.92   clock gating setup time
                                  2.92   data required time
-----------------------------------------------------------------------------
                                  2.92   data required time
                                 -1.67   data arrival time
-----------------------------------------------------------------------------
                                  1.25   slack (MET)


Startpoint: _31834_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: instr_addr_o[29] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   17.80    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
     4   31.94    0.02    0.03    0.03 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.02    0.00    0.04 ^ clkbuf_2_3__f_clk_i/A (BUF_X4)
     8   50.98    0.03    0.05    0.09 ^ clkbuf_2_3__f_clk_i/Z (BUF_X4)
                                         clknet_2_3__leaf_clk_i (net)
                  0.03    0.00    0.09 ^ clkbuf_leaf_19_clk_i/A (BUF_X4)
     2   11.00    0.01    0.03    0.12 ^ clkbuf_leaf_19_clk_i/Z (BUF_X4)
                                         clknet_leaf_19_clk_i (net)
                  0.01    0.00    0.12 ^ _20322_/A1 (AND2_X1)
     1   13.33    0.03    0.06    0.18 ^ _20322_/ZN (AND2_X1)
                                         core_clock_gate_i.clk_o (net)
                  0.03    0.00    0.18 ^ clkbuf_0_core_clock_gate_i.clk_o/A (BUF_X4)
     4   35.93    0.02    0.04    0.22 ^ clkbuf_0_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_0_core_clock_gate_i.clk_o (net)
                  0.02    0.00    0.22 ^ clkbuf_2_0__f_core_clock_gate_i.clk_o/A (BUF_X4)
     6   39.59    0.02    0.04    0.27 ^ clkbuf_2_0__f_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_2_0__leaf_core_clock_gate_i.clk_o (net)
                  0.02    0.00    0.27 ^ clkbuf_leaf_1_core_clock_gate_i.clk_o/A (BUF_X4)
    30   37.64    0.02    0.04    0.31 ^ clkbuf_leaf_1_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_leaf_1_core_clock_gate_i.clk_o (net)
                  0.02    0.00    0.31 ^ _31834_/CK (DFF_X2)
    17   65.86    0.07    0.19    0.50 ^ _31834_/Q (DFF_X2)
                                         id_stage_i.controller_i.instr_i[5] (net)
                  0.07    0.00    0.50 ^ _28354_/A (INV_X4)
     7   30.58    0.02    0.03    0.53 v _28354_/ZN (INV_X4)
                                         _10313_ (net)
                  0.02    0.00    0.53 v _28361_/A1 (NOR3_X4)
     8   31.69    0.07    0.09    0.62 ^ _28361_/ZN (NOR3_X4)
                                         _10320_ (net)
                  0.07    0.00    0.62 ^ _28546_/A1 (NAND2_X4)
    10   42.62    0.03    0.05    0.67 v _28546_/ZN (NAND2_X4)
                                         _10503_ (net)
                  0.03    0.00    0.67 v _28547_/B3 (OAI33_X1)
     1    2.07    0.06    0.09    0.76 ^ _28547_/ZN (OAI33_X1)
                                         _10504_ (net)
                  0.06    0.00    0.76 ^ wire383/A (CLKBUF_X2)
     5   11.93    0.02    0.05    0.82 ^ wire383/Z (CLKBUF_X2)
                                         net383 (net)
                  0.02    0.00    0.82 ^ max_cap382/A (CLKBUF_X2)
     2    8.76    0.01    0.04    0.85 ^ max_cap382/Z (CLKBUF_X2)
                                         net382 (net)
                  0.01    0.00    0.85 ^ max_cap381/A (BUF_X2)
     2    8.10    0.01    0.03    0.88 ^ max_cap381/Z (BUF_X2)
                                         net381 (net)
                  0.01    0.00    0.88 ^ _28639_/A1 (NOR3_X4)
     8   20.34    0.01    0.01    0.90 v _28639_/ZN (NOR3_X4)
                                         _10596_ (net)
                  0.01    0.00    0.90 v _28642_/A3 (OAI33_X1)
     6   11.11    0.13    0.13    1.03 ^ _28642_/ZN (OAI33_X1)
                                         _10599_ (net)
                  0.13    0.00    1.03 ^ _28643_/A3 (OR3_X4)
    34   90.57    0.05    0.09    1.12 ^ _28643_/ZN (OR3_X4)
                                         _10600_ (net)
                  0.05    0.01    1.13 ^ _20639_/A (XNOR2_X1)
     1    1.81    0.02    0.05    1.18 ^ _20639_/ZN (XNOR2_X1)
                                         _04728_ (net)
                  0.02    0.00    1.18 ^ _20640_/A2 (NOR2_X1)
     1    1.66    0.01    0.01    1.19 v _20640_/ZN (NOR2_X1)
                                         _04729_ (net)
                  0.01    0.00    1.19 v _20647_/A (AOI21_X1)
     1    3.33    0.03    0.05    1.24 ^ _20647_/ZN (AOI21_X1)
                                         _15256_ (net)
                  0.03    0.00    1.24 ^ _29617_/A (HA_X1)
     4   11.56    0.07    0.10    1.34 ^ _29617_/S (HA_X1)
                                         _15259_ (net)
                  0.07    0.00    1.34 ^ _16926_/A (OAI21_X1)
     1    1.05    0.01    0.03    1.36 v _16926_/ZN (OAI21_X1)
                                         _11880_ (net)
                  0.01    0.00    1.36 v _16927_/A2 (AND2_X1)
     2    2.39    0.01    0.03    1.40 v _16927_/ZN (AND2_X1)
                                         _11881_ (net)
                  0.01    0.00    1.40 v _17357_/A2 (OR4_X1)
     1    3.06    0.02    0.11    1.51 v _17357_/ZN (OR4_X1)
                                         _12284_ (net)
                  0.02    0.00    1.51 v _17358_/A (AOI21_X2)
     2    7.99    0.03    0.05    1.56 ^ _17358_/ZN (AOI21_X2)
                                         _12285_ (net)
                  0.03    0.00    1.56 ^ _17359_/A2 (OR2_X1)
     2    5.66    0.02    0.04    1.60 ^ _17359_/ZN (OR2_X1)
                                         _13950_ (net)
                  0.02    0.00    1.60 ^ _17530_/A3 (NAND3_X1)
     2    4.69    0.03    0.03    1.63 v _17530_/ZN (NAND3_X1)
                                         _12445_ (net)
                  0.03    0.00    1.63 v _17703_/B2 (OAI21_X2)
     3    8.02    0.03    0.05    1.68 ^ _17703_/ZN (OAI21_X2)
                                         _12605_ (net)
                  0.03    0.00    1.68 ^ _18032_/B2 (AOI21_X2)
     3    8.25    0.02    0.02    1.71 v _18032_/ZN (AOI21_X2)
                                         _13971_ (net)
                  0.02    0.00    1.71 v _20721_/B2 (OAI221_X2)
     2    5.12    0.04    0.06    1.77 ^ _20721_/ZN (OAI221_X2)
                                         _13981_ (net)
                  0.04    0.00    1.77 ^ _20722_/B1 (AOI21_X1)
     1    1.65    0.01    0.02    1.79 v _20722_/ZN (AOI21_X1)
                                         _04791_ (net)
                  0.01    0.00    1.79 v _20723_/B2 (OAI21_X1)
     1    2.91    0.02    0.04    1.83 ^ _20723_/ZN (OAI21_X1)
                                         _13986_ (net)
                  0.02    0.00    1.83 ^ _29274_/CI (FA_X1)
     8   30.35    0.07    0.13    1.96 ^ _29274_/S (FA_X1)
                                         _13988_ (net)
                  0.07    0.01    1.96 ^ _20050_/A1 (OAI22_X1)
     1    1.68    0.02    0.03    1.99 v _20050_/ZN (OAI22_X1)
                                         _04450_ (net)
                  0.02    0.00    1.99 v _20051_/A (AOI21_X1)
     1    1.74    0.02    0.04    2.03 ^ _20051_/ZN (AOI21_X1)
                                         _04451_ (net)
                  0.02    0.00    2.03 ^ _20053_/A (OAI21_X1)
     1    1.12    0.01    0.02    2.05 v _20053_/ZN (OAI21_X1)
                                         _04453_ (net)
                  0.01    0.00    2.05 v _20054_/B (MUX2_X1)
     2    4.39    0.01    0.07    2.12 v _20054_/Z (MUX2_X1)
                                         _04454_ (net)
                  0.01    0.00    2.12 v _20055_/B (MUX2_X1)
     3    5.71    0.01    0.07    2.19 v _20055_/Z (MUX2_X1)
                                         _04455_ (net)
                  0.01    0.00    2.19 v _20056_/A (MUX2_X1)
     2    2.42    0.01    0.06    2.25 v _20056_/Z (MUX2_X1)
                                         net238 (net)
                  0.01    0.00    2.25 v output238/A (BUF_X1)
     1    0.23    0.00    0.02    2.28 v output238/Z (BUF_X1)
                                         instr_addr_o[29] (net)
                  0.00    0.00    2.28 v instr_addr_o[29] (out)
                                  2.28   data arrival time

                          2.80    2.80   clock core_clock (rise edge)
                          0.00    2.80   clock network delay (propagated)
                          0.00    2.80   clock reconvergence pessimism
                         -0.56    2.24   output external delay
                                  2.24   data required time
-----------------------------------------------------------------------------
                                  2.24   data required time
                                 -2.28   data arrival time
-----------------------------------------------------------------------------
                                 -0.04   slack (VIOLATED)



==========================================================================
cts post-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: _30762_ (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.56    0.56 ^ input external delay
     1   27.01    0.00    0.00    0.56 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    0.56 ^ input148/A (BUF_X32)
    94  251.41    0.01    0.02    0.58 ^ input148/Z (BUF_X32)
                                         net148 (net)
                  0.03    0.02    0.60 ^ max_length451/A (BUF_X32)
   105  298.47    0.01    0.03    0.63 ^ max_length451/Z (BUF_X32)
                                         net451 (net)
                  0.03    0.02    0.64 ^ max_length450/A (BUF_X32)
   171  411.00    0.01    0.03    0.67 ^ max_length450/Z (BUF_X32)
                                         net450 (net)
                  0.13    0.10    0.77 ^ max_length448/A (BUF_X32)
   147  325.75    0.02    0.04    0.81 ^ max_length448/Z (BUF_X32)
                                         net448 (net)
                  0.04    0.03    0.84 ^ _30762_/RN (DFFR_X1)
                                  0.84   data arrival time

                          2.80    2.80   clock core_clock (rise edge)
                          0.00    2.80   clock source latency
     1   17.80    0.00    0.00    2.80 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    2.80 ^ clkbuf_0_clk_i/A (BUF_X4)
     4   31.94    0.02    0.03    2.83 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.02    0.00    2.84 ^ clkbuf_2_1__f_clk_i/A (BUF_X4)
     9   50.59    0.03    0.05    2.89 ^ clkbuf_2_1__f_clk_i/Z (BUF_X4)
                                         clknet_2_1__leaf_clk_i (net)
                  0.03    0.00    2.89 ^ clkbuf_leaf_22_clk_i/A (BUF_X4)
     1    3.49    0.01    0.02    2.91 ^ clkbuf_leaf_22_clk_i/Z (BUF_X4)
                                         clknet_leaf_22_clk_i (net)
                  0.01    0.00    2.91 ^ clkbuf_level_0_1_2388_clk_i/A (BUF_X4)
     1    3.49    0.01    0.02    2.93 ^ clkbuf_level_0_1_2388_clk_i/Z (BUF_X4)
                                         clknet_level_0_1_2388_clk_i (net)
                  0.01    0.00    2.93 ^ clkbuf_level_1_1_2389_clk_i/A (BUF_X4)
     1    3.49    0.01    0.02    2.95 ^ clkbuf_level_1_1_2389_clk_i/Z (BUF_X4)
                                         clknet_level_1_1_2389_clk_i (net)
                  0.01    0.00    2.95 ^ clkbuf_level_2_1_2390_clk_i/A (BUF_X4)
     1    3.49    0.01    0.02    2.96 ^ clkbuf_level_2_1_2390_clk_i/Z (BUF_X4)
                                         clknet_level_2_1_2390_clk_i (net)
                  0.01    0.00    2.96 ^ clkbuf_level_3_1_2391_clk_i/A (BUF_X4)
    30   39.62    0.02    0.04    3.00 ^ clkbuf_level_3_1_2391_clk_i/Z (BUF_X4)
                                         clknet_level_3_1_2391_clk_i (net)
                  0.02    0.00    3.00 ^ _30762_/CK (DFFR_X1)
                          0.00    3.00   clock reconvergence pessimism
                          0.06    3.06   library recovery time
                                  3.06   data required time
-----------------------------------------------------------------------------
                                  3.06   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  2.22   slack (MET)


Startpoint: _31718_ (negative level-sensitive latch clocked by core_clock)
Endpoint: _20322_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          1.40    1.40   clock core_clock (fall edge)
                          0.00    1.40   clock source latency
     1   17.40    0.00    0.00    1.40 v clk_i (in)
                                         clk_i (net)
                  0.00    0.00    1.40 v clkbuf_0_clk_i/A (BUF_X4)
     4   30.35    0.01    0.03    1.43 v clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.01    0.00    1.43 v clkbuf_2_3__f_clk_i/A (BUF_X4)
     8   47.80    0.01    0.04    1.47 v clkbuf_2_3__f_clk_i/Z (BUF_X4)
                                         clknet_2_3__leaf_clk_i (net)
                  0.01    0.00    1.47 v clkbuf_leaf_19_clk_i/A (BUF_X4)
     2   10.56    0.01    0.03    1.50 v clkbuf_leaf_19_clk_i/Z (BUF_X4)
                                         clknet_leaf_19_clk_i (net)
                  0.01    0.00    1.50 v clkbuf_level_0_1_2076_clk_i/A (BUF_X4)
     1    3.28    0.00    0.02    1.52 v clkbuf_level_0_1_2076_clk_i/Z (BUF_X4)
                                         clknet_level_0_1_2076_clk_i (net)
                  0.00    0.00    1.52 v clkbuf_level_1_1_2077_clk_i/A (BUF_X4)
     1    3.28    0.00    0.02    1.55 v clkbuf_level_1_1_2077_clk_i/Z (BUF_X4)
                                         clknet_level_1_1_2077_clk_i (net)
                  0.00    0.00    1.55 v clkbuf_level_2_1_2078_clk_i/A (BUF_X4)
     1    3.28    0.00    0.02    1.57 v clkbuf_level_2_1_2078_clk_i/Z (BUF_X4)
                                         clknet_level_2_1_2078_clk_i (net)
                  0.00    0.00    1.57 v clkbuf_level_3_1_2079_clk_i/A (BUF_X4)
     7   19.96    0.01    0.03    1.59 v clkbuf_level_3_1_2079_clk_i/Z (BUF_X4)
                                         clknet_level_3_1_2079_clk_i (net)
                  0.01    0.00    1.59 v _31718_/GN (DLL_X1)
     1    0.99    0.01    0.07    1.67 v _31718_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.67 v _20322_/A2 (AND2_X1)
                                  1.67   data arrival time

                          2.80    2.80   clock core_clock (rise edge)
                          0.00    2.80   clock source latency
     1   17.80    0.00    0.00    2.80 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    2.80 ^ clkbuf_0_clk_i/A (BUF_X4)
     4   31.94    0.02    0.03    2.83 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.02    0.00    2.84 ^ clkbuf_2_3__f_clk_i/A (BUF_X4)
     8   50.98    0.03    0.05    2.89 ^ clkbuf_2_3__f_clk_i/Z (BUF_X4)
                                         clknet_2_3__leaf_clk_i (net)
                  0.03    0.00    2.89 ^ clkbuf_leaf_19_clk_i/A (BUF_X4)
     2   11.00    0.01    0.03    2.92 ^ clkbuf_leaf_19_clk_i/Z (BUF_X4)
                                         clknet_leaf_19_clk_i (net)
                  0.01    0.00    2.92 ^ _20322_/A1 (AND2_X1)
                          0.00    2.92   clock reconvergence pessimism
                          0.00    2.92   clock gating setup time
                                  2.92   data required time
-----------------------------------------------------------------------------
                                  2.92   data required time
                                 -1.67   data arrival time
-----------------------------------------------------------------------------
                                  1.25   slack (MET)


Startpoint: _31834_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: instr_addr_o[29] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   17.80    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
     4   31.94    0.02    0.03    0.03 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.02    0.00    0.04 ^ clkbuf_2_3__f_clk_i/A (BUF_X4)
     8   50.98    0.03    0.05    0.09 ^ clkbuf_2_3__f_clk_i/Z (BUF_X4)
                                         clknet_2_3__leaf_clk_i (net)
                  0.03    0.00    0.09 ^ clkbuf_leaf_19_clk_i/A (BUF_X4)
     2   11.00    0.01    0.03    0.12 ^ clkbuf_leaf_19_clk_i/Z (BUF_X4)
                                         clknet_leaf_19_clk_i (net)
                  0.01    0.00    0.12 ^ _20322_/A1 (AND2_X1)
     1   13.33    0.03    0.06    0.18 ^ _20322_/ZN (AND2_X1)
                                         core_clock_gate_i.clk_o (net)
                  0.03    0.00    0.18 ^ clkbuf_0_core_clock_gate_i.clk_o/A (BUF_X4)
     4   35.93    0.02    0.04    0.22 ^ clkbuf_0_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_0_core_clock_gate_i.clk_o (net)
                  0.02    0.00    0.22 ^ clkbuf_2_0__f_core_clock_gate_i.clk_o/A (BUF_X4)
     6   39.59    0.02    0.04    0.27 ^ clkbuf_2_0__f_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_2_0__leaf_core_clock_gate_i.clk_o (net)
                  0.02    0.00    0.27 ^ clkbuf_leaf_1_core_clock_gate_i.clk_o/A (BUF_X4)
    30   37.64    0.02    0.04    0.31 ^ clkbuf_leaf_1_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_leaf_1_core_clock_gate_i.clk_o (net)
                  0.02    0.00    0.31 ^ _31834_/CK (DFF_X2)
    17   65.86    0.07    0.19    0.50 ^ _31834_/Q (DFF_X2)
                                         id_stage_i.controller_i.instr_i[5] (net)
                  0.07    0.00    0.50 ^ _28354_/A (INV_X4)
     7   30.58    0.02    0.03    0.53 v _28354_/ZN (INV_X4)
                                         _10313_ (net)
                  0.02    0.00    0.53 v _28361_/A1 (NOR3_X4)
     8   31.69    0.07    0.09    0.62 ^ _28361_/ZN (NOR3_X4)
                                         _10320_ (net)
                  0.07    0.00    0.62 ^ _28546_/A1 (NAND2_X4)
    10   42.62    0.03    0.05    0.67 v _28546_/ZN (NAND2_X4)
                                         _10503_ (net)
                  0.03    0.00    0.67 v _28547_/B3 (OAI33_X1)
     1    2.07    0.06    0.09    0.76 ^ _28547_/ZN (OAI33_X1)
                                         _10504_ (net)
                  0.06    0.00    0.76 ^ wire383/A (CLKBUF_X2)
     5   11.93    0.02    0.05    0.82 ^ wire383/Z (CLKBUF_X2)
                                         net383 (net)
                  0.02    0.00    0.82 ^ max_cap382/A (CLKBUF_X2)
     2    8.76    0.01    0.04    0.85 ^ max_cap382/Z (CLKBUF_X2)
                                         net382 (net)
                  0.01    0.00    0.85 ^ max_cap381/A (BUF_X2)
     2    8.10    0.01    0.03    0.88 ^ max_cap381/Z (BUF_X2)
                                         net381 (net)
                  0.01    0.00    0.88 ^ _28639_/A1 (NOR3_X4)
     8   20.34    0.01    0.01    0.90 v _28639_/ZN (NOR3_X4)
                                         _10596_ (net)
                  0.01    0.00    0.90 v _28642_/A3 (OAI33_X1)
     6   11.11    0.13    0.13    1.03 ^ _28642_/ZN (OAI33_X1)
                                         _10599_ (net)
                  0.13    0.00    1.03 ^ _28643_/A3 (OR3_X4)
    34   90.57    0.05    0.09    1.12 ^ _28643_/ZN (OR3_X4)
                                         _10600_ (net)
                  0.05    0.01    1.13 ^ _20639_/A (XNOR2_X1)
     1    1.81    0.02    0.05    1.18 ^ _20639_/ZN (XNOR2_X1)
                                         _04728_ (net)
                  0.02    0.00    1.18 ^ _20640_/A2 (NOR2_X1)
     1    1.66    0.01    0.01    1.19 v _20640_/ZN (NOR2_X1)
                                         _04729_ (net)
                  0.01    0.00    1.19 v _20647_/A (AOI21_X1)
     1    3.33    0.03    0.05    1.24 ^ _20647_/ZN (AOI21_X1)
                                         _15256_ (net)
                  0.03    0.00    1.24 ^ _29617_/A (HA_X1)
     4   11.56    0.07    0.10    1.34 ^ _29617_/S (HA_X1)
                                         _15259_ (net)
                  0.07    0.00    1.34 ^ _16926_/A (OAI21_X1)
     1    1.05    0.01    0.03    1.36 v _16926_/ZN (OAI21_X1)
                                         _11880_ (net)
                  0.01    0.00    1.36 v _16927_/A2 (AND2_X1)
     2    2.39    0.01    0.03    1.40 v _16927_/ZN (AND2_X1)
                                         _11881_ (net)
                  0.01    0.00    1.40 v _17357_/A2 (OR4_X1)
     1    3.06    0.02    0.11    1.51 v _17357_/ZN (OR4_X1)
                                         _12284_ (net)
                  0.02    0.00    1.51 v _17358_/A (AOI21_X2)
     2    7.99    0.03    0.05    1.56 ^ _17358_/ZN (AOI21_X2)
                                         _12285_ (net)
                  0.03    0.00    1.56 ^ _17359_/A2 (OR2_X1)
     2    5.66    0.02    0.04    1.60 ^ _17359_/ZN (OR2_X1)
                                         _13950_ (net)
                  0.02    0.00    1.60 ^ _17530_/A3 (NAND3_X1)
     2    4.69    0.03    0.03    1.63 v _17530_/ZN (NAND3_X1)
                                         _12445_ (net)
                  0.03    0.00    1.63 v _17703_/B2 (OAI21_X2)
     3    8.02    0.03    0.05    1.68 ^ _17703_/ZN (OAI21_X2)
                                         _12605_ (net)
                  0.03    0.00    1.68 ^ _18032_/B2 (AOI21_X2)
     3    8.25    0.02    0.02    1.71 v _18032_/ZN (AOI21_X2)
                                         _13971_ (net)
                  0.02    0.00    1.71 v _20721_/B2 (OAI221_X2)
     2    5.12    0.04    0.06    1.77 ^ _20721_/ZN (OAI221_X2)
                                         _13981_ (net)
                  0.04    0.00    1.77 ^ _20722_/B1 (AOI21_X1)
     1    1.65    0.01    0.02    1.79 v _20722_/ZN (AOI21_X1)
                                         _04791_ (net)
                  0.01    0.00    1.79 v _20723_/B2 (OAI21_X1)
     1    2.91    0.02    0.04    1.83 ^ _20723_/ZN (OAI21_X1)
                                         _13986_ (net)
                  0.02    0.00    1.83 ^ _29274_/CI (FA_X1)
     8   30.35    0.07    0.13    1.96 ^ _29274_/S (FA_X1)
                                         _13988_ (net)
                  0.07    0.01    1.96 ^ _20050_/A1 (OAI22_X1)
     1    1.68    0.02    0.03    1.99 v _20050_/ZN (OAI22_X1)
                                         _04450_ (net)
                  0.02    0.00    1.99 v _20051_/A (AOI21_X1)
     1    1.74    0.02    0.04    2.03 ^ _20051_/ZN (AOI21_X1)
                                         _04451_ (net)
                  0.02    0.00    2.03 ^ _20053_/A (OAI21_X1)
     1    1.12    0.01    0.02    2.05 v _20053_/ZN (OAI21_X1)
                                         _04453_ (net)
                  0.01    0.00    2.05 v _20054_/B (MUX2_X1)
     2    4.39    0.01    0.07    2.12 v _20054_/Z (MUX2_X1)
                                         _04454_ (net)
                  0.01    0.00    2.12 v _20055_/B (MUX2_X1)
     3    5.71    0.01    0.07    2.19 v _20055_/Z (MUX2_X1)
                                         _04455_ (net)
                  0.01    0.00    2.19 v _20056_/A (MUX2_X1)
     2    2.42    0.01    0.06    2.25 v _20056_/Z (MUX2_X1)
                                         net238 (net)
                  0.01    0.00    2.25 v output238/A (BUF_X1)
     1    0.23    0.00    0.02    2.28 v output238/Z (BUF_X1)
                                         instr_addr_o[29] (net)
                  0.00    0.00    2.28 v instr_addr_o[29] (out)
                                  2.28   data arrival time

                          2.80    2.80   clock core_clock (rise edge)
                          0.00    2.80   clock network delay (propagated)
                          0.00    2.80   clock reconvergence pessimism
                         -0.56    2.24   output external delay
                                  2.24   data required time
-----------------------------------------------------------------------------
                                  2.24   data required time
                                 -2.28   data arrival time
-----------------------------------------------------------------------------
                                 -0.04   slack (VIOLATED)



==========================================================================
cts post-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_26135_/ZN                            101.01  101.16   -0.14 (VIOLATED)


==========================================================================
cts post-repair max_slew_check_slack
--------------------------------------------------------------------------
0.06909038871526718

==========================================================================
cts post-repair max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts post-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3480

==========================================================================
cts post-repair max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts post-repair max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts post-repair max_capacitance_check_slack
--------------------------------------------------------------------------
-0.14283008873462677

==========================================================================
cts post-repair max_capacitance_check_limit
--------------------------------------------------------------------------
101.01300048828125

==========================================================================
cts post-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0014

==========================================================================
cts post-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts post-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts post-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 1

==========================================================================
cts post-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 2

==========================================================================
cts post-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts post-repair critical path delay
--------------------------------------------------------------------------
2.2753

==========================================================================
cts post-repair critical path slack
--------------------------------------------------------------------------
-0.0353

==========================================================================
cts post-repair slack div critical path delay
--------------------------------------------------------------------------
-1.551444

==========================================================================
cts post-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.44e-03   2.56e-03   1.72e-04   1.12e-02   8.2%
Combinational          6.58e-02   5.93e-02   5.12e-04   1.26e-01  91.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.42e-02   6.19e-02   6.84e-04   1.37e-01 100.0%
                          54.3%      45.2%       0.5%

==========================================================================
cts post-repair report_design_area
--------------------------------------------------------------------------
Design area 31336 u^2 56% utilization.

Placement Analysis
---------------------------------
total displacement        815.1 u
average displacement        0.1 u
max displacement            9.1 u
original HPWL          192094.9 u
legalized HPWL         195311.8 u
delta HPWL                    2 %

Repair setup and hold violations...
TNS end percent 100
[INFO RSZ-0094] Found 2 endpoints with setup violations.
[INFO RSZ-0045] Inserted 5 buffers, 1 to split loads.
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement         11.9 u
average displacement        0.0 u
max displacement            3.0 u
original HPWL          195413.9 u
legalized HPWL         195419.1 u
delta HPWL                    0 %


==========================================================================
cts final check_setup
--------------------------------------------------------------------------
Warning: There are 6 unconstrained endpoints.

==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.01

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
Latency      CRPR       Skew
_31254_/CK ^
   0.46
_30453_/CK ^
   0.20      0.00       0.26


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: _31670_ (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.56    0.56 ^ input external delay
     1   27.01    0.00    0.00    0.56 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    0.56 ^ input148/A (BUF_X32)
    94  251.12    0.01    0.02    0.58 ^ input148/Z (BUF_X32)
                                         net148 (net)
                  0.05    0.04    0.61 ^ max_length444/A (BUF_X32)
   106  293.89    0.01    0.03    0.65 ^ max_length444/Z (BUF_X32)
                                         net444 (net)
                  0.08    0.07    0.71 ^ _31670_/RN (DFFR_X1)
                                  0.71   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   17.63    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
     4   32.06    0.02    0.03    0.03 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.02    0.00    0.04 ^ clkbuf_2_3__f_clk_i/A (BUF_X4)
     8   50.95    0.03    0.05    0.09 ^ clkbuf_2_3__f_clk_i/Z (BUF_X4)
                                         clknet_2_3__leaf_clk_i (net)
                  0.03    0.00    0.09 ^ clkbuf_leaf_19_clk_i/A (BUF_X4)
     2   10.92    0.01    0.03    0.12 ^ clkbuf_leaf_19_clk_i/Z (BUF_X4)
                                         clknet_leaf_19_clk_i (net)
                  0.01    0.00    0.12 ^ _20322_/A1 (AND2_X1)
     1   13.46    0.03    0.06    0.18 ^ _20322_/ZN (AND2_X1)
                                         core_clock_gate_i.clk_o (net)
                  0.03    0.00    0.18 ^ clkbuf_0_core_clock_gate_i.clk_o/A (BUF_X4)
     4   36.40    0.02    0.04    0.22 ^ clkbuf_0_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_0_core_clock_gate_i.clk_o (net)
                  0.02    0.00    0.22 ^ clkbuf_2_3__f_core_clock_gate_i.clk_o/A (BUF_X4)
    10   61.02    0.04    0.06    0.28 ^ clkbuf_2_3__f_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_2_3__leaf_core_clock_gate_i.clk_o (net)
                  0.04    0.00    0.28 ^ clkbuf_leaf_13_core_clock_gate_i.clk_o/A (BUF_X4)
    30   39.89    0.02    0.05    0.33 ^ clkbuf_leaf_13_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_leaf_13_core_clock_gate_i.clk_o (net)
                  0.02    0.00    0.33 ^ _31670_/CK (DFFR_X1)
                          0.00    0.33   clock reconvergence pessimism
                          0.29    0.62   library removal time
                                  0.62   data required time
-----------------------------------------------------------------------------
                                  0.62   data required time
                                 -0.71   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)


Startpoint: _31718_ (negative level-sensitive latch clocked by core_clock)
Endpoint: _20322_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          1.40    1.40   clock core_clock (fall edge)
                          0.00    1.40   clock source latency
     1   17.24    0.00    0.00    1.40 v clk_i (in)
                                         clk_i (net)
                  0.00    0.00    1.40 v clkbuf_0_clk_i/A (BUF_X4)
     4   30.47    0.01    0.03    1.43 v clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.01    0.00    1.43 v clkbuf_2_3__f_clk_i/A (BUF_X4)
     8   47.76    0.01    0.04    1.47 v clkbuf_2_3__f_clk_i/Z (BUF_X4)
                                         clknet_2_3__leaf_clk_i (net)
                  0.01    0.00    1.47 v clkbuf_leaf_19_clk_i/A (BUF_X4)
     2   10.47    0.01    0.03    1.50 v clkbuf_leaf_19_clk_i/Z (BUF_X4)
                                         clknet_leaf_19_clk_i (net)
                  0.01    0.00    1.50 v clkbuf_level_0_1_2076_clk_i/A (BUF_X4)
     1    3.23    0.00    0.02    1.52 v clkbuf_level_0_1_2076_clk_i/Z (BUF_X4)
                                         clknet_level_0_1_2076_clk_i (net)
                  0.00    0.00    1.52 v clkbuf_level_1_1_2077_clk_i/A (BUF_X4)
     1    3.39    0.00    0.02    1.55 v clkbuf_level_1_1_2077_clk_i/Z (BUF_X4)
                                         clknet_level_1_1_2077_clk_i (net)
                  0.00    0.00    1.55 v clkbuf_level_2_1_2078_clk_i/A (BUF_X4)
     1    3.37    0.00    0.02    1.57 v clkbuf_level_2_1_2078_clk_i/Z (BUF_X4)
                                         clknet_level_2_1_2078_clk_i (net)
                  0.00    0.00    1.57 v clkbuf_level_3_1_2079_clk_i/A (BUF_X4)
     7   20.28    0.01    0.03    1.59 v clkbuf_level_3_1_2079_clk_i/Z (BUF_X4)
                                         clknet_level_3_1_2079_clk_i (net)
                  0.01    0.00    1.59 v _31718_/GN (DLL_X1)
     1    1.07    0.01    0.05    1.64 ^ _31718_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.64 ^ _20322_/A2 (AND2_X1)
                                  1.64   data arrival time

                          1.40    1.40   clock core_clock (fall edge)
                          0.00    1.40   clock source latency
     1   17.24    0.00    0.00    1.40 v clk_i (in)
                                         clk_i (net)
                  0.00    0.00    1.40 v clkbuf_0_clk_i/A (BUF_X4)
     4   30.47    0.01    0.03    1.43 v clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.01    0.00    1.43 v clkbuf_2_3__f_clk_i/A (BUF_X4)
     8   47.76    0.01    0.04    1.47 v clkbuf_2_3__f_clk_i/Z (BUF_X4)
                                         clknet_2_3__leaf_clk_i (net)
                  0.01    0.00    1.47 v clkbuf_leaf_19_clk_i/A (BUF_X4)
     2   10.47    0.01    0.03    1.50 v clkbuf_leaf_19_clk_i/Z (BUF_X4)
                                         clknet_leaf_19_clk_i (net)
                  0.01    0.00    1.50 v _20322_/A1 (AND2_X1)
                          0.00    1.50   clock reconvergence pessimism
                          0.00    1.50   clock gating hold time
                                  1.50   data required time
-----------------------------------------------------------------------------
                                  1.50   data required time
                                 -1.64   data arrival time
-----------------------------------------------------------------------------
                                  0.14   slack (MET)


Startpoint: _31722_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _31722_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   17.63    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
     4   32.06    0.02    0.03    0.03 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.02    0.00    0.04 ^ clkbuf_2_3__f_clk_i/A (BUF_X4)
     8   50.95    0.03    0.05    0.09 ^ clkbuf_2_3__f_clk_i/Z (BUF_X4)
                                         clknet_2_3__leaf_clk_i (net)
                  0.03    0.00    0.09 ^ clkbuf_leaf_19_clk_i/A (BUF_X4)
     2   10.92    0.01    0.03    0.12 ^ clkbuf_leaf_19_clk_i/Z (BUF_X4)
                                         clknet_leaf_19_clk_i (net)
                  0.01    0.00    0.12 ^ _20322_/A1 (AND2_X1)
     1   13.46    0.03    0.06    0.18 ^ _20322_/ZN (AND2_X1)
                                         core_clock_gate_i.clk_o (net)
                  0.03    0.00    0.18 ^ clkbuf_0_core_clock_gate_i.clk_o/A (BUF_X4)
     4   36.40    0.02    0.04    0.22 ^ clkbuf_0_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_0_core_clock_gate_i.clk_o (net)
                  0.02    0.00    0.22 ^ clkbuf_2_1__f_core_clock_gate_i.clk_o/A (BUF_X4)
     8   47.24    0.03    0.05    0.27 ^ clkbuf_2_1__f_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_2_1__leaf_core_clock_gate_i.clk_o (net)
                  0.03    0.00    0.27 ^ clkbuf_leaf_6_core_clock_gate_i.clk_o/A (BUF_X4)
    30   37.69    0.02    0.04    0.32 ^ clkbuf_leaf_6_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_leaf_6_core_clock_gate_i.clk_o (net)
                  0.02    0.00    0.32 ^ _31722_/CK (DFFR_X1)
     3    4.84    0.02    0.08    0.40 ^ _31722_/QN (DFFR_X1)
                                         _00091_ (net)
                  0.02    0.00    0.40 ^ _20094_/B2 (AOI21_X1)
     1    1.41    0.01    0.02    0.42 v _20094_/ZN (AOI21_X1)
                                         if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_s[1] (net)
                  0.01    0.00    0.42 v _31722_/D (DFFR_X1)
                                  0.42   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   17.63    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
     4   32.06    0.02    0.03    0.03 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.02    0.00    0.04 ^ clkbuf_2_3__f_clk_i/A (BUF_X4)
     8   50.95    0.03    0.05    0.09 ^ clkbuf_2_3__f_clk_i/Z (BUF_X4)
                                         clknet_2_3__leaf_clk_i (net)
                  0.03    0.00    0.09 ^ clkbuf_leaf_19_clk_i/A (BUF_X4)
     2   10.92    0.01    0.03    0.12 ^ clkbuf_leaf_19_clk_i/Z (BUF_X4)
                                         clknet_leaf_19_clk_i (net)
                  0.01    0.00    0.12 ^ _20322_/A1 (AND2_X1)
     1   13.46    0.03    0.06    0.18 ^ _20322_/ZN (AND2_X1)
                                         core_clock_gate_i.clk_o (net)
                  0.03    0.00    0.18 ^ clkbuf_0_core_clock_gate_i.clk_o/A (BUF_X4)
     4   36.40    0.02    0.04    0.22 ^ clkbuf_0_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_0_core_clock_gate_i.clk_o (net)
                  0.02    0.00    0.22 ^ clkbuf_2_1__f_core_clock_gate_i.clk_o/A (BUF_X4)
     8   47.24    0.03    0.05    0.27 ^ clkbuf_2_1__f_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_2_1__leaf_core_clock_gate_i.clk_o (net)
                  0.03    0.00    0.27 ^ clkbuf_leaf_6_core_clock_gate_i.clk_o/A (BUF_X4)
    30   37.69    0.02    0.04    0.32 ^ clkbuf_leaf_6_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_leaf_6_core_clock_gate_i.clk_o (net)
                  0.02    0.00    0.32 ^ _31722_/CK (DFFR_X1)
                          0.00    0.32   clock reconvergence pessimism
                          0.01    0.33   library hold time
                                  0.33   data required time
-----------------------------------------------------------------------------
                                  0.33   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: _30394_ (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.56    0.56 ^ input external delay
     1   27.01    0.00    0.00    0.56 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    0.56 ^ input148/A (BUF_X32)
    94  251.12    0.01    0.02    0.58 ^ input148/Z (BUF_X32)
                                         net148 (net)
                  0.02    0.02    0.60 ^ max_length451/A (BUF_X32)
   105  298.58    0.01    0.03    0.63 ^ max_length451/Z (BUF_X32)
                                         net451 (net)
                  0.03    0.02    0.64 ^ max_length450/A (BUF_X32)
   171  411.45    0.01    0.03    0.67 ^ max_length450/Z (BUF_X32)
                                         net450 (net)
                  0.13    0.10    0.77 ^ max_length448/A (BUF_X32)
   147  324.80    0.02    0.04    0.81 ^ max_length448/Z (BUF_X32)
                                         net448 (net)
                  0.05    0.04    0.85 ^ _30394_/RN (DFFR_X1)
                                  0.85   data arrival time

                          2.80    2.80   clock core_clock (rise edge)
                          0.00    2.80   clock source latency
     1   17.63    0.00    0.00    2.80 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    2.80 ^ clkbuf_0_clk_i/A (BUF_X4)
     4   32.06    0.02    0.03    2.83 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.02    0.00    2.84 ^ clkbuf_2_1__f_clk_i/A (BUF_X4)
     9   50.72    0.03    0.05    2.89 ^ clkbuf_2_1__f_clk_i/Z (BUF_X4)
                                         clknet_2_1__leaf_clk_i (net)
                  0.03    0.00    2.89 ^ clkbuf_leaf_21_clk_i/A (BUF_X4)
     1    3.47    0.01    0.02    2.91 ^ clkbuf_leaf_21_clk_i/Z (BUF_X4)
                                         clknet_leaf_21_clk_i (net)
                  0.01    0.00    2.91 ^ clkbuf_level_0_1_2284_clk_i/A (BUF_X4)
     1    3.78    0.01    0.02    2.93 ^ clkbuf_level_0_1_2284_clk_i/Z (BUF_X4)
                                         clknet_level_0_1_2284_clk_i (net)
                  0.01    0.00    2.93 ^ clkbuf_level_1_1_2285_clk_i/A (BUF_X4)
     1    3.63    0.01    0.02    2.95 ^ clkbuf_level_1_1_2285_clk_i/Z (BUF_X4)
                                         clknet_level_1_1_2285_clk_i (net)
                  0.01    0.00    2.95 ^ clkbuf_level_2_1_2286_clk_i/A (BUF_X4)
     1    3.47    0.01    0.02    2.96 ^ clkbuf_level_2_1_2286_clk_i/Z (BUF_X4)
                                         clknet_level_2_1_2286_clk_i (net)
                  0.01    0.00    2.96 ^ clkbuf_level_3_1_2287_clk_i/A (BUF_X4)
    30   41.73    0.03    0.04    3.00 ^ clkbuf_level_3_1_2287_clk_i/Z (BUF_X4)
                                         clknet_level_3_1_2287_clk_i (net)
                  0.03    0.00    3.01 ^ _30394_/CK (DFFR_X1)
                          0.00    3.01   clock reconvergence pessimism
                          0.06    3.06   library recovery time
                                  3.06   data required time
-----------------------------------------------------------------------------
                                  3.06   data required time
                                 -0.85   data arrival time
-----------------------------------------------------------------------------
                                  2.21   slack (MET)


Startpoint: _31718_ (negative level-sensitive latch clocked by core_clock)
Endpoint: _20322_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          1.40    1.40   clock core_clock (fall edge)
                          0.00    1.40   clock source latency
     1   17.24    0.00    0.00    1.40 v clk_i (in)
                                         clk_i (net)
                  0.00    0.00    1.40 v clkbuf_0_clk_i/A (BUF_X4)
     4   30.47    0.01    0.03    1.43 v clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.01    0.00    1.43 v clkbuf_2_3__f_clk_i/A (BUF_X4)
     8   47.76    0.01    0.04    1.47 v clkbuf_2_3__f_clk_i/Z (BUF_X4)
                                         clknet_2_3__leaf_clk_i (net)
                  0.01    0.00    1.47 v clkbuf_leaf_19_clk_i/A (BUF_X4)
     2   10.47    0.01    0.03    1.50 v clkbuf_leaf_19_clk_i/Z (BUF_X4)
                                         clknet_leaf_19_clk_i (net)
                  0.01    0.00    1.50 v clkbuf_level_0_1_2076_clk_i/A (BUF_X4)
     1    3.23    0.00    0.02    1.52 v clkbuf_level_0_1_2076_clk_i/Z (BUF_X4)
                                         clknet_level_0_1_2076_clk_i (net)
                  0.00    0.00    1.52 v clkbuf_level_1_1_2077_clk_i/A (BUF_X4)
     1    3.39    0.00    0.02    1.55 v clkbuf_level_1_1_2077_clk_i/Z (BUF_X4)
                                         clknet_level_1_1_2077_clk_i (net)
                  0.00    0.00    1.55 v clkbuf_level_2_1_2078_clk_i/A (BUF_X4)
     1    3.37    0.00    0.02    1.57 v clkbuf_level_2_1_2078_clk_i/Z (BUF_X4)
                                         clknet_level_2_1_2078_clk_i (net)
                  0.00    0.00    1.57 v clkbuf_level_3_1_2079_clk_i/A (BUF_X4)
     7   20.28    0.01    0.03    1.59 v clkbuf_level_3_1_2079_clk_i/Z (BUF_X4)
                                         clknet_level_3_1_2079_clk_i (net)
                  0.01    0.00    1.59 v _31718_/GN (DLL_X1)
     1    0.99    0.01    0.07    1.67 v _31718_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.67 v _20322_/A2 (AND2_X1)
                                  1.67   data arrival time

                          2.80    2.80   clock core_clock (rise edge)
                          0.00    2.80   clock source latency
     1   17.63    0.00    0.00    2.80 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    2.80 ^ clkbuf_0_clk_i/A (BUF_X4)
     4   32.06    0.02    0.03    2.83 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.02    0.00    2.84 ^ clkbuf_2_3__f_clk_i/A (BUF_X4)
     8   50.95    0.03    0.05    2.89 ^ clkbuf_2_3__f_clk_i/Z (BUF_X4)
                                         clknet_2_3__leaf_clk_i (net)
                  0.03    0.00    2.89 ^ clkbuf_leaf_19_clk_i/A (BUF_X4)
     2   10.92    0.01    0.03    2.92 ^ clkbuf_leaf_19_clk_i/Z (BUF_X4)
                                         clknet_leaf_19_clk_i (net)
                  0.01    0.00    2.92 ^ _20322_/A1 (AND2_X1)
                          0.00    2.92   clock reconvergence pessimism
                          0.00    2.92   clock gating setup time
                                  2.92   data required time
-----------------------------------------------------------------------------
                                  2.92   data required time
                                 -1.67   data arrival time
-----------------------------------------------------------------------------
                                  1.25   slack (MET)


Startpoint: _31834_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: instr_addr_o[30] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   17.63    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
     4   32.06    0.02    0.03    0.03 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.02    0.00    0.04 ^ clkbuf_2_3__f_clk_i/A (BUF_X4)
     8   50.95    0.03    0.05    0.09 ^ clkbuf_2_3__f_clk_i/Z (BUF_X4)
                                         clknet_2_3__leaf_clk_i (net)
                  0.03    0.00    0.09 ^ clkbuf_leaf_19_clk_i/A (BUF_X4)
     2   10.92    0.01    0.03    0.12 ^ clkbuf_leaf_19_clk_i/Z (BUF_X4)
                                         clknet_leaf_19_clk_i (net)
                  0.01    0.00    0.12 ^ _20322_/A1 (AND2_X1)
     1   13.46    0.03    0.06    0.18 ^ _20322_/ZN (AND2_X1)
                                         core_clock_gate_i.clk_o (net)
                  0.03    0.00    0.18 ^ clkbuf_0_core_clock_gate_i.clk_o/A (BUF_X4)
     4   36.40    0.02    0.04    0.22 ^ clkbuf_0_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_0_core_clock_gate_i.clk_o (net)
                  0.02    0.00    0.22 ^ clkbuf_2_0__f_core_clock_gate_i.clk_o/A (BUF_X4)
     6   39.51    0.02    0.04    0.27 ^ clkbuf_2_0__f_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_2_0__leaf_core_clock_gate_i.clk_o (net)
                  0.02    0.00    0.27 ^ clkbuf_leaf_1_core_clock_gate_i.clk_o/A (BUF_X4)
    30   37.63    0.02    0.04    0.31 ^ clkbuf_leaf_1_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_leaf_1_core_clock_gate_i.clk_o (net)
                  0.02    0.00    0.31 ^ _31834_/CK (DFF_X2)
    17   65.84    0.07    0.19    0.50 ^ _31834_/Q (DFF_X2)
                                         id_stage_i.controller_i.instr_i[5] (net)
                  0.07    0.00    0.50 ^ _28354_/A (INV_X4)
     7   30.45    0.02    0.03    0.53 v _28354_/ZN (INV_X4)
                                         _10313_ (net)
                  0.02    0.00    0.53 v _28361_/A1 (NOR3_X4)
     8   31.70    0.07    0.09    0.62 ^ _28361_/ZN (NOR3_X4)
                                         _10320_ (net)
                  0.07    0.00    0.62 ^ _28546_/A1 (NAND2_X4)
    10   42.57    0.03    0.05    0.67 v _28546_/ZN (NAND2_X4)
                                         _10503_ (net)
                  0.03    0.00    0.67 v _28547_/B3 (OAI33_X1)
     1    2.16    0.06    0.09    0.76 ^ _28547_/ZN (OAI33_X1)
                                         _10504_ (net)
                  0.06    0.00    0.76 ^ wire383/A (CLKBUF_X2)
     5   11.89    0.02    0.05    0.82 ^ wire383/Z (CLKBUF_X2)
                                         net383 (net)
                  0.02    0.00    0.82 ^ max_cap382/A (CLKBUF_X2)
     2    8.73    0.01    0.04    0.86 ^ max_cap382/Z (CLKBUF_X2)
                                         net382 (net)
                  0.01    0.00    0.86 ^ max_cap381/A (BUF_X2)
     2    8.12    0.01    0.03    0.88 ^ max_cap381/Z (BUF_X2)
                                         net381 (net)
                  0.01    0.00    0.88 ^ _28639_/A1 (NOR3_X4)
     8   20.32    0.01    0.01    0.90 v _28639_/ZN (NOR3_X4)
                                         _10596_ (net)
                  0.01    0.00    0.90 v _28642_/A3 (OAI33_X1)
     4    7.44    0.10    0.10    1.00 ^ _28642_/ZN (OAI33_X1)
                                         _10599_ (net)
                  0.10    0.00    1.00 ^ _28643_/A3 (OR3_X4)
    34   90.56    0.05    0.08    1.09 ^ _28643_/ZN (OR3_X4)
                                         _10600_ (net)
                  0.05    0.01    1.10 ^ _20639_/A (XNOR2_X1)
     1    1.81    0.02    0.05    1.15 ^ _20639_/ZN (XNOR2_X1)
                                         _04728_ (net)
                  0.02    0.00    1.15 ^ _20640_/A2 (NOR2_X1)
     1    1.66    0.01    0.01    1.16 v _20640_/ZN (NOR2_X1)
                                         _04729_ (net)
                  0.01    0.00    1.16 v _20647_/A (AOI21_X1)
     1    3.33    0.03    0.05    1.21 ^ _20647_/ZN (AOI21_X1)
                                         _15256_ (net)
                  0.03    0.00    1.21 ^ _29617_/A (HA_X1)
     4   11.56    0.07    0.10    1.31 ^ _29617_/S (HA_X1)
                                         _15259_ (net)
                  0.07    0.00    1.31 ^ _16926_/A (OAI21_X1)
     1    1.05    0.01    0.03    1.34 v _16926_/ZN (OAI21_X1)
                                         _11880_ (net)
                  0.01    0.00    1.34 v _16927_/A2 (AND2_X1)
     2    2.44    0.01    0.03    1.37 v _16927_/ZN (AND2_X1)
                                         _11881_ (net)
                  0.01    0.00    1.37 v _17357_/A2 (OR4_X1)
     1    2.98    0.02    0.11    1.48 v _17357_/ZN (OR4_X1)
                                         _12284_ (net)
                  0.02    0.00    1.48 v _17358_/A (AOI21_X2)
     2    7.99    0.03    0.05    1.53 ^ _17358_/ZN (AOI21_X2)
                                         _12285_ (net)
                  0.03    0.00    1.53 ^ _17359_/A2 (OR2_X1)
     2    5.69    0.02    0.04    1.57 ^ _17359_/ZN (OR2_X1)
                                         _13950_ (net)
                  0.02    0.00    1.57 ^ _17530_/A3 (NAND3_X1)
     2    4.69    0.03    0.03    1.60 v _17530_/ZN (NAND3_X1)
                                         _12445_ (net)
                  0.03    0.00    1.60 v _17703_/B2 (OAI21_X2)
     3    8.02    0.03    0.05    1.65 ^ _17703_/ZN (OAI21_X2)
                                         _12605_ (net)
                  0.03    0.00    1.65 ^ _18032_/B2 (AOI21_X2)
     3    8.25    0.02    0.02    1.68 v _18032_/ZN (AOI21_X2)
                                         _13971_ (net)
                  0.02    0.00    1.68 v _20721_/B2 (OAI221_X2)
     2    5.12    0.04    0.06    1.74 ^ _20721_/ZN (OAI221_X2)
                                         _13981_ (net)
                  0.04    0.00    1.74 ^ _20722_/B1 (AOI21_X1)
     1    1.70    0.01    0.02    1.76 v _20722_/ZN (AOI21_X1)
                                         _04791_ (net)
                  0.01    0.00    1.76 v _20723_/B2 (OAI21_X1)
     1    2.91    0.02    0.04    1.80 ^ _20723_/ZN (OAI21_X1)
                                         _13986_ (net)
                  0.02    0.00    1.80 ^ _29274_/CI (FA_X1)
     1    4.48    0.02    0.06    1.86 ^ _29274_/CO (FA_X1)
                                         _13987_ (net)
                  0.02    0.00    1.86 ^ _18571_/A (XOR2_X2)
     7   24.22    0.07    0.10    1.96 ^ _18571_/Z (XOR2_X2)
                                         net172 (net)
                  0.07    0.00    1.96 ^ _20057_/A (INV_X2)
     3   17.54    0.02    0.03    1.99 v _20057_/ZN (INV_X2)
                                         _04456_ (net)
                  0.02    0.00    1.99 v _20058_/A2 (OAI22_X1)
     1    1.99    0.03    0.04    2.03 ^ _20058_/ZN (OAI22_X1)
                                         _04457_ (net)
                  0.03    0.00    2.03 ^ _20059_/A (AOI21_X1)
     1    1.68    0.02    0.02    2.05 v _20059_/ZN (AOI21_X1)
                                         _04458_ (net)
                  0.02    0.00    2.05 v _20061_/A (OAI21_X1)
     1    1.05    0.02    0.02    2.07 ^ _20061_/ZN (OAI21_X1)
                                         _04460_ (net)
                  0.02    0.00    2.07 ^ _20062_/B (MUX2_X1)
     1    4.13    0.01    0.05    2.12 ^ _20062_/Z (MUX2_X1)
                                         _04461_ (net)
                  0.01    0.00    2.12 ^ _20063_/A2 (NAND2_X1)
     2    4.30    0.01    0.02    2.14 v _20063_/ZN (NAND2_X1)
                                         _04462_ (net)
                  0.01    0.00    2.14 v _20065_/A (OAI21_X1)
     2    4.40    0.03    0.03    2.17 ^ _20065_/ZN (OAI21_X1)
                                         _16195_ (net)
                  0.03    0.00    2.17 ^ _20066_/A (MUX2_X1)
     2    3.25    0.01    0.05    2.21 ^ _20066_/Z (MUX2_X1)
                                         net240 (net)
                  0.01    0.00    2.21 ^ output240/A (BUF_X1)
     1    0.35    0.00    0.02    2.23 ^ output240/Z (BUF_X1)
                                         instr_addr_o[30] (net)
                  0.00    0.00    2.23 ^ instr_addr_o[30] (out)
                                  2.23   data arrival time

                          2.80    2.80   clock core_clock (rise edge)
                          0.00    2.80   clock network delay (propagated)
                          0.00    2.80   clock reconvergence pessimism
                         -0.56    2.24   output external delay
                                  2.24   data required time
-----------------------------------------------------------------------------
                                  2.24   data required time
                                 -2.23   data arrival time
-----------------------------------------------------------------------------
                                  0.01   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: _30394_ (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.56    0.56 ^ input external delay
     1   27.01    0.00    0.00    0.56 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    0.56 ^ input148/A (BUF_X32)
    94  251.12    0.01    0.02    0.58 ^ input148/Z (BUF_X32)
                                         net148 (net)
                  0.02    0.02    0.60 ^ max_length451/A (BUF_X32)
   105  298.58    0.01    0.03    0.63 ^ max_length451/Z (BUF_X32)
                                         net451 (net)
                  0.03    0.02    0.64 ^ max_length450/A (BUF_X32)
   171  411.45    0.01    0.03    0.67 ^ max_length450/Z (BUF_X32)
                                         net450 (net)
                  0.13    0.10    0.77 ^ max_length448/A (BUF_X32)
   147  324.80    0.02    0.04    0.81 ^ max_length448/Z (BUF_X32)
                                         net448 (net)
                  0.05    0.04    0.85 ^ _30394_/RN (DFFR_X1)
                                  0.85   data arrival time

                          2.80    2.80   clock core_clock (rise edge)
                          0.00    2.80   clock source latency
     1   17.63    0.00    0.00    2.80 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    2.80 ^ clkbuf_0_clk_i/A (BUF_X4)
     4   32.06    0.02    0.03    2.83 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.02    0.00    2.84 ^ clkbuf_2_1__f_clk_i/A (BUF_X4)
     9   50.72    0.03    0.05    2.89 ^ clkbuf_2_1__f_clk_i/Z (BUF_X4)
                                         clknet_2_1__leaf_clk_i (net)
                  0.03    0.00    2.89 ^ clkbuf_leaf_21_clk_i/A (BUF_X4)
     1    3.47    0.01    0.02    2.91 ^ clkbuf_leaf_21_clk_i/Z (BUF_X4)
                                         clknet_leaf_21_clk_i (net)
                  0.01    0.00    2.91 ^ clkbuf_level_0_1_2284_clk_i/A (BUF_X4)
     1    3.78    0.01    0.02    2.93 ^ clkbuf_level_0_1_2284_clk_i/Z (BUF_X4)
                                         clknet_level_0_1_2284_clk_i (net)
                  0.01    0.00    2.93 ^ clkbuf_level_1_1_2285_clk_i/A (BUF_X4)
     1    3.63    0.01    0.02    2.95 ^ clkbuf_level_1_1_2285_clk_i/Z (BUF_X4)
                                         clknet_level_1_1_2285_clk_i (net)
                  0.01    0.00    2.95 ^ clkbuf_level_2_1_2286_clk_i/A (BUF_X4)
     1    3.47    0.01    0.02    2.96 ^ clkbuf_level_2_1_2286_clk_i/Z (BUF_X4)
                                         clknet_level_2_1_2286_clk_i (net)
                  0.01    0.00    2.96 ^ clkbuf_level_3_1_2287_clk_i/A (BUF_X4)
    30   41.73    0.03    0.04    3.00 ^ clkbuf_level_3_1_2287_clk_i/Z (BUF_X4)
                                         clknet_level_3_1_2287_clk_i (net)
                  0.03    0.00    3.01 ^ _30394_/CK (DFFR_X1)
                          0.00    3.01   clock reconvergence pessimism
                          0.06    3.06   library recovery time
                                  3.06   data required time
-----------------------------------------------------------------------------
                                  3.06   data required time
                                 -0.85   data arrival time
-----------------------------------------------------------------------------
                                  2.21   slack (MET)


Startpoint: _31718_ (negative level-sensitive latch clocked by core_clock)
Endpoint: _20322_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          1.40    1.40   clock core_clock (fall edge)
                          0.00    1.40   clock source latency
     1   17.24    0.00    0.00    1.40 v clk_i (in)
                                         clk_i (net)
                  0.00    0.00    1.40 v clkbuf_0_clk_i/A (BUF_X4)
     4   30.47    0.01    0.03    1.43 v clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.01    0.00    1.43 v clkbuf_2_3__f_clk_i/A (BUF_X4)
     8   47.76    0.01    0.04    1.47 v clkbuf_2_3__f_clk_i/Z (BUF_X4)
                                         clknet_2_3__leaf_clk_i (net)
                  0.01    0.00    1.47 v clkbuf_leaf_19_clk_i/A (BUF_X4)
     2   10.47    0.01    0.03    1.50 v clkbuf_leaf_19_clk_i/Z (BUF_X4)
                                         clknet_leaf_19_clk_i (net)
                  0.01    0.00    1.50 v clkbuf_level_0_1_2076_clk_i/A (BUF_X4)
     1    3.23    0.00    0.02    1.52 v clkbuf_level_0_1_2076_clk_i/Z (BUF_X4)
                                         clknet_level_0_1_2076_clk_i (net)
                  0.00    0.00    1.52 v clkbuf_level_1_1_2077_clk_i/A (BUF_X4)
     1    3.39    0.00    0.02    1.55 v clkbuf_level_1_1_2077_clk_i/Z (BUF_X4)
                                         clknet_level_1_1_2077_clk_i (net)
                  0.00    0.00    1.55 v clkbuf_level_2_1_2078_clk_i/A (BUF_X4)
     1    3.37    0.00    0.02    1.57 v clkbuf_level_2_1_2078_clk_i/Z (BUF_X4)
                                         clknet_level_2_1_2078_clk_i (net)
                  0.00    0.00    1.57 v clkbuf_level_3_1_2079_clk_i/A (BUF_X4)
     7   20.28    0.01    0.03    1.59 v clkbuf_level_3_1_2079_clk_i/Z (BUF_X4)
                                         clknet_level_3_1_2079_clk_i (net)
                  0.01    0.00    1.59 v _31718_/GN (DLL_X1)
     1    0.99    0.01    0.07    1.67 v _31718_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.67 v _20322_/A2 (AND2_X1)
                                  1.67   data arrival time

                          2.80    2.80   clock core_clock (rise edge)
                          0.00    2.80   clock source latency
     1   17.63    0.00    0.00    2.80 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    2.80 ^ clkbuf_0_clk_i/A (BUF_X4)
     4   32.06    0.02    0.03    2.83 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.02    0.00    2.84 ^ clkbuf_2_3__f_clk_i/A (BUF_X4)
     8   50.95    0.03    0.05    2.89 ^ clkbuf_2_3__f_clk_i/Z (BUF_X4)
                                         clknet_2_3__leaf_clk_i (net)
                  0.03    0.00    2.89 ^ clkbuf_leaf_19_clk_i/A (BUF_X4)
     2   10.92    0.01    0.03    2.92 ^ clkbuf_leaf_19_clk_i/Z (BUF_X4)
                                         clknet_leaf_19_clk_i (net)
                  0.01    0.00    2.92 ^ _20322_/A1 (AND2_X1)
                          0.00    2.92   clock reconvergence pessimism
                          0.00    2.92   clock gating setup time
                                  2.92   data required time
-----------------------------------------------------------------------------
                                  2.92   data required time
                                 -1.67   data arrival time
-----------------------------------------------------------------------------
                                  1.25   slack (MET)


Startpoint: _31834_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: instr_addr_o[30] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   17.63    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
     4   32.06    0.02    0.03    0.03 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.02    0.00    0.04 ^ clkbuf_2_3__f_clk_i/A (BUF_X4)
     8   50.95    0.03    0.05    0.09 ^ clkbuf_2_3__f_clk_i/Z (BUF_X4)
                                         clknet_2_3__leaf_clk_i (net)
                  0.03    0.00    0.09 ^ clkbuf_leaf_19_clk_i/A (BUF_X4)
     2   10.92    0.01    0.03    0.12 ^ clkbuf_leaf_19_clk_i/Z (BUF_X4)
                                         clknet_leaf_19_clk_i (net)
                  0.01    0.00    0.12 ^ _20322_/A1 (AND2_X1)
     1   13.46    0.03    0.06    0.18 ^ _20322_/ZN (AND2_X1)
                                         core_clock_gate_i.clk_o (net)
                  0.03    0.00    0.18 ^ clkbuf_0_core_clock_gate_i.clk_o/A (BUF_X4)
     4   36.40    0.02    0.04    0.22 ^ clkbuf_0_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_0_core_clock_gate_i.clk_o (net)
                  0.02    0.00    0.22 ^ clkbuf_2_0__f_core_clock_gate_i.clk_o/A (BUF_X4)
     6   39.51    0.02    0.04    0.27 ^ clkbuf_2_0__f_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_2_0__leaf_core_clock_gate_i.clk_o (net)
                  0.02    0.00    0.27 ^ clkbuf_leaf_1_core_clock_gate_i.clk_o/A (BUF_X4)
    30   37.63    0.02    0.04    0.31 ^ clkbuf_leaf_1_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_leaf_1_core_clock_gate_i.clk_o (net)
                  0.02    0.00    0.31 ^ _31834_/CK (DFF_X2)
    17   65.84    0.07    0.19    0.50 ^ _31834_/Q (DFF_X2)
                                         id_stage_i.controller_i.instr_i[5] (net)
                  0.07    0.00    0.50 ^ _28354_/A (INV_X4)
     7   30.45    0.02    0.03    0.53 v _28354_/ZN (INV_X4)
                                         _10313_ (net)
                  0.02    0.00    0.53 v _28361_/A1 (NOR3_X4)
     8   31.70    0.07    0.09    0.62 ^ _28361_/ZN (NOR3_X4)
                                         _10320_ (net)
                  0.07    0.00    0.62 ^ _28546_/A1 (NAND2_X4)
    10   42.57    0.03    0.05    0.67 v _28546_/ZN (NAND2_X4)
                                         _10503_ (net)
                  0.03    0.00    0.67 v _28547_/B3 (OAI33_X1)
     1    2.16    0.06    0.09    0.76 ^ _28547_/ZN (OAI33_X1)
                                         _10504_ (net)
                  0.06    0.00    0.76 ^ wire383/A (CLKBUF_X2)
     5   11.89    0.02    0.05    0.82 ^ wire383/Z (CLKBUF_X2)
                                         net383 (net)
                  0.02    0.00    0.82 ^ max_cap382/A (CLKBUF_X2)
     2    8.73    0.01    0.04    0.86 ^ max_cap382/Z (CLKBUF_X2)
                                         net382 (net)
                  0.01    0.00    0.86 ^ max_cap381/A (BUF_X2)
     2    8.12    0.01    0.03    0.88 ^ max_cap381/Z (BUF_X2)
                                         net381 (net)
                  0.01    0.00    0.88 ^ _28639_/A1 (NOR3_X4)
     8   20.32    0.01    0.01    0.90 v _28639_/ZN (NOR3_X4)
                                         _10596_ (net)
                  0.01    0.00    0.90 v _28642_/A3 (OAI33_X1)
     4    7.44    0.10    0.10    1.00 ^ _28642_/ZN (OAI33_X1)
                                         _10599_ (net)
                  0.10    0.00    1.00 ^ _28643_/A3 (OR3_X4)
    34   90.56    0.05    0.08    1.09 ^ _28643_/ZN (OR3_X4)
                                         _10600_ (net)
                  0.05    0.01    1.10 ^ _20639_/A (XNOR2_X1)
     1    1.81    0.02    0.05    1.15 ^ _20639_/ZN (XNOR2_X1)
                                         _04728_ (net)
                  0.02    0.00    1.15 ^ _20640_/A2 (NOR2_X1)
     1    1.66    0.01    0.01    1.16 v _20640_/ZN (NOR2_X1)
                                         _04729_ (net)
                  0.01    0.00    1.16 v _20647_/A (AOI21_X1)
     1    3.33    0.03    0.05    1.21 ^ _20647_/ZN (AOI21_X1)
                                         _15256_ (net)
                  0.03    0.00    1.21 ^ _29617_/A (HA_X1)
     4   11.56    0.07    0.10    1.31 ^ _29617_/S (HA_X1)
                                         _15259_ (net)
                  0.07    0.00    1.31 ^ _16926_/A (OAI21_X1)
     1    1.05    0.01    0.03    1.34 v _16926_/ZN (OAI21_X1)
                                         _11880_ (net)
                  0.01    0.00    1.34 v _16927_/A2 (AND2_X1)
     2    2.44    0.01    0.03    1.37 v _16927_/ZN (AND2_X1)
                                         _11881_ (net)
                  0.01    0.00    1.37 v _17357_/A2 (OR4_X1)
     1    2.98    0.02    0.11    1.48 v _17357_/ZN (OR4_X1)
                                         _12284_ (net)
                  0.02    0.00    1.48 v _17358_/A (AOI21_X2)
     2    7.99    0.03    0.05    1.53 ^ _17358_/ZN (AOI21_X2)
                                         _12285_ (net)
                  0.03    0.00    1.53 ^ _17359_/A2 (OR2_X1)
     2    5.69    0.02    0.04    1.57 ^ _17359_/ZN (OR2_X1)
                                         _13950_ (net)
                  0.02    0.00    1.57 ^ _17530_/A3 (NAND3_X1)
     2    4.69    0.03    0.03    1.60 v _17530_/ZN (NAND3_X1)
                                         _12445_ (net)
                  0.03    0.00    1.60 v _17703_/B2 (OAI21_X2)
     3    8.02    0.03    0.05    1.65 ^ _17703_/ZN (OAI21_X2)
                                         _12605_ (net)
                  0.03    0.00    1.65 ^ _18032_/B2 (AOI21_X2)
     3    8.25    0.02    0.02    1.68 v _18032_/ZN (AOI21_X2)
                                         _13971_ (net)
                  0.02    0.00    1.68 v _20721_/B2 (OAI221_X2)
     2    5.12    0.04    0.06    1.74 ^ _20721_/ZN (OAI221_X2)
                                         _13981_ (net)
                  0.04    0.00    1.74 ^ _20722_/B1 (AOI21_X1)
     1    1.70    0.01    0.02    1.76 v _20722_/ZN (AOI21_X1)
                                         _04791_ (net)
                  0.01    0.00    1.76 v _20723_/B2 (OAI21_X1)
     1    2.91    0.02    0.04    1.80 ^ _20723_/ZN (OAI21_X1)
                                         _13986_ (net)
                  0.02    0.00    1.80 ^ _29274_/CI (FA_X1)
     1    4.48    0.02    0.06    1.86 ^ _29274_/CO (FA_X1)
                                         _13987_ (net)
                  0.02    0.00    1.86 ^ _18571_/A (XOR2_X2)
     7   24.22    0.07    0.10    1.96 ^ _18571_/Z (XOR2_X2)
                                         net172 (net)
                  0.07    0.00    1.96 ^ _20057_/A (INV_X2)
     3   17.54    0.02    0.03    1.99 v _20057_/ZN (INV_X2)
                                         _04456_ (net)
                  0.02    0.00    1.99 v _20058_/A2 (OAI22_X1)
     1    1.99    0.03    0.04    2.03 ^ _20058_/ZN (OAI22_X1)
                                         _04457_ (net)
                  0.03    0.00    2.03 ^ _20059_/A (AOI21_X1)
     1    1.68    0.02    0.02    2.05 v _20059_/ZN (AOI21_X1)
                                         _04458_ (net)
                  0.02    0.00    2.05 v _20061_/A (OAI21_X1)
     1    1.05    0.02    0.02    2.07 ^ _20061_/ZN (OAI21_X1)
                                         _04460_ (net)
                  0.02    0.00    2.07 ^ _20062_/B (MUX2_X1)
     1    4.13    0.01    0.05    2.12 ^ _20062_/Z (MUX2_X1)
                                         _04461_ (net)
                  0.01    0.00    2.12 ^ _20063_/A2 (NAND2_X1)
     2    4.30    0.01    0.02    2.14 v _20063_/ZN (NAND2_X1)
                                         _04462_ (net)
                  0.01    0.00    2.14 v _20065_/A (OAI21_X1)
     2    4.40    0.03    0.03    2.17 ^ _20065_/ZN (OAI21_X1)
                                         _16195_ (net)
                  0.03    0.00    2.17 ^ _20066_/A (MUX2_X1)
     2    3.25    0.01    0.05    2.21 ^ _20066_/Z (MUX2_X1)
                                         net240 (net)
                  0.01    0.00    2.21 ^ output240/A (BUF_X1)
     1    0.35    0.00    0.02    2.23 ^ output240/Z (BUF_X1)
                                         instr_addr_o[30] (net)
                  0.00    0.00    2.23 ^ instr_addr_o[30] (out)
                                  2.23   data arrival time

                          2.80    2.80   clock core_clock (rise edge)
                          0.00    2.80   clock network delay (propagated)
                          0.00    2.80   clock reconvergence pessimism
                         -0.56    2.24   output external delay
                                  2.24   data required time
-----------------------------------------------------------------------------
                                  2.24   data required time
                                 -2.23   data arrival time
-----------------------------------------------------------------------------
                                  0.01   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_26135_/ZN                            101.01  101.19   -0.18 (VIOLATED)


==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.06917644292116165

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3484

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
-0.18193590641021729

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
101.01300048828125

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0018

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 1

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
2.2317

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.0083

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
0.371914

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.44e-03   2.57e-03   1.72e-04   1.12e-02   8.2%
Combinational          6.58e-02   5.96e-02   5.12e-04   1.26e-01  91.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.42e-02   6.21e-02   6.84e-04   1.37e-01 100.0%
                          54.2%      45.3%       0.5%

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 31341 u^2 56% utilization.

Elapsed time: 0:31.50[h:]min:sec. CPU time: user 31.47 sys 0.03 (99%). Peak memory: 188876KB.
