#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Dec  1 09:29:21 2017
# Process ID: 5464
# Current directory: C:/SharedProjects/bert_111717 - Copy
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5252 C:\SharedProjects\bert_111717 - Copy\bert_111717.xpr
# Log file: C:/SharedProjects/bert_111717 - Copy/vivado.log
# Journal file: C:/SharedProjects/bert_111717 - Copy\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/SharedProjects/bert_111717 - Copy/bert_111717.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:36 . Memory (MB): peak = 737.617 ; gain = 63.016
update_compile_order -fileset sources_1
11717 - Copy/bert_111717.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- ku.edu:module_ref:led_ctl:1.0 - led_ctl_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_0
Adding cell -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_0
Adding cell -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_1
Adding cell -- ku.edu:module_ref:data_recovery:1.0 - data_recovery_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /blk_mem_gen_0/douta(undef) and /util_ds_buf_0/OBUF_IN(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /led_ctl_0/clk_rx(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reset(rst) and /led_ctl_0/rst_clk_rx(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /util_ds_buf_1/IBUF_OUT(clk) and /data_recovery_0/data(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out2(clk) and /data_recovery_0/clk90(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out3(clk) and /data_recovery_0/notclk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out4(clk) and /data_recovery_0/notclk90(undef)
Successfully read diagram <design_1> from BD file <C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/design_1.bd>
