<html xmlns:v="urn:schemas-microsoft-com:vml" xmlns:o="urn:schemas-microsoft-com:office:office" xmlns="http://www.w3.org/TR/REC-html40">


<!-- Mirrored from www.ieee-isvlsi.org/ISVLSI_2017_Website/keynotes.html by HTTrack Website Copier/3.x [XR&CO'2014], Sat, 12 Apr 2025 15:39:05 GMT -->
<head>
<meta http-equiv="Content-Type" content="text/html; charset=windows-1252">

<title>New Page 1</title>
<!--[if !mso]>
<style>h2
	{margin-top:10.0pt;
	margin-right:0in;
	margin-bottom:0in;
	margin-left:0in;
	margin-bottom:.0001pt;
	page-break-after:avoid;
	font-size:13.0pt;
	font-family:"Cambria","serif";
	color:#4F81BD;
	}
span.navybold
	{}
table.MsoTableGrid
	{border:1.0pt solid windowtext;
	font-size:11.0pt;
	font-family:"Calibri","sans-serif";
	}
</style>
<![endif]-->
<!--mstheme--><link rel="stylesheet" type="text/css" href="_themes/blends/blen1011.html"><meta name="Microsoft Theme" content="blends 1011">
</head>

<body>

<table border="0" cellpadding="0" cellspacing="0" width="1244" height="100%">
	<!-- MSTableType="layout" -->
	<tr>
		<td align="center" valign="middle">
		<!-- MSCellType="DecArea" -->
		<p align="center"><font color="#0000FF">
		<img border="0" src="Logo%20ISVLSI_2017.jpg" width="211" height="250" align="middle"></font></td>
		<td valign="top" height="275">
		<!-- MSCellType="ContentHead" -->
		<p align="center"><font size="4" color="#000000" face="Tahoma"><b>
		<img border="0" src="1314228188_large.jpg" width="233" height="150"><img border="0" src="pics/ISVLSI2014_circuit_2.jpg" width="225" height="150"><img border="0" src="pics/ISVLSI2014_circuit_1.jpg" width="215" height="150"><img border="0" src="e2615040a0987e54121dd6fcfd9931e5.jpg" width="213" height="150"></b></font><p align="center">
		<font size="4" color="#000000" face="Tahoma"><b>IEEE Computer Society Annual Symposium on VLSI, 
		<br>July 3-5, 2017,
			Bochum, Germany </b></font></td>
	</tr>
	<tr>
		<td valign="top" width="256">
		<!-- MSCellType="NavBody" -->
		<p align="center"><font face="Tahoma">
		<!--webbot bot="Navigation" S-Type="sequence" S-Orientation="vertical" S-Rendering="graphics" B-Include-Home="FALSE" B-Include-Up="TRUE" U-Page="sid:1001" S-Theme="blank 0110" startspan --><script language="JavaScript"><!--
MSFPhover = 
  (((navigator.appName == "Netscape") && 
  (parseInt(navigator.appVersion) >= 3 )) || 
  ((navigator.appName == "Microsoft Internet Explorer") && 
  (parseInt(navigator.appVersion) >= 4 ))); 
function MSFPpreload(img) 
{
  var a=new Image(); a.src=img; return a; 
}
// --></script><script language="JavaScript"><!--
if(MSFPhover) { MSFPnav1n=MSFPpreload("_derived/index.html_cmp_blank110_vbtn.gif"); MSFPnav1h=MSFPpreload("_derived/index.html_cmp_blank110_vbtn_a.gif"); }
// --></script><a href="index.html" language="JavaScript" onmouseover="if(MSFPhover) document['MSFPnav1'].src=MSFPnav1h.src" onmouseout="if(MSFPhover) document['MSFPnav1'].src=MSFPnav1n.src"><img src="_derived/index.html_cmp_blank110_vbtn.gif" width="140" height="40" border="0" alt="Home" name="MSFPnav1"></a><br><script language="JavaScript"><!--
if(MSFPhover) { MSFPnav2n=MSFPpreload("_derived/hotel.html_cmp_blank110_vbtn.gif"); MSFPnav2h=MSFPpreload("_derived/hotel.html_cmp_blank110_vbtn_a.gif"); }
// --></script><a href="hotel.html" language="JavaScript" onmouseover="if(MSFPhover) document['MSFPnav2'].src=MSFPnav2h.src" onmouseout="if(MSFPhover) document['MSFPnav2'].src=MSFPnav2n.src"><img src="_derived/hotel.html_cmp_blank110_vbtn.gif" width="140" height="40" border="0" alt="Travel/Accommodation" name="MSFPnav2"></a><br><img src="_derived/keynotes.html_cmp_blank110_vbtn_p.gif" width="140" height="40" border="0" alt="Keynotes / Panel"><br><script language="JavaScript"><!--
if(MSFPhover) { MSFPnav3n=MSFPpreload("_derived/location.html_cmp_blank110_vbtn.gif"); MSFPnav3h=MSFPpreload("_derived/location.html_cmp_blank110_vbtn_a.gif"); }
// --></script><a href="location.html" language="JavaScript" onmouseover="if(MSFPhover) document['MSFPnav3'].src=MSFPnav3h.src" onmouseout="if(MSFPhover) document['MSFPnav3'].src=MSFPnav3n.src"><img src="_derived/location.html_cmp_blank110_vbtn.gif" width="140" height="40" border="0" alt="Social Events / Bochum" name="MSFPnav3"></a><br><script language="JavaScript"><!--
if(MSFPhover) { MSFPnav4n=MSFPpreload("_derived/cfp.html_cmp_blank110_vbtn.gif"); MSFPnav4h=MSFPpreload("_derived/cfp.html_cmp_blank110_vbtn_a.gif"); }
// --></script><a href="cfp.html" language="JavaScript" onmouseover="if(MSFPhover) document['MSFPnav4'].src=MSFPnav4h.src" onmouseout="if(MSFPhover) document['MSFPnav4'].src=MSFPnav4n.src"><img src="_derived/cfp.html_cmp_blank110_vbtn.gif" width="140" height="40" border="0" alt="Calls" name="MSFPnav4"></a><br><script language="JavaScript"><!--
if(MSFPhover) { MSFPnav5n=MSFPpreload("_derived/committee.html_cmp_blank110_vbtn.gif"); MSFPnav5h=MSFPpreload("_derived/committee.html_cmp_blank110_vbtn_a.gif"); }
// --></script><a href="committee.html" language="JavaScript" onmouseover="if(MSFPhover) document['MSFPnav5'].src=MSFPnav5h.src" onmouseout="if(MSFPhover) document['MSFPnav5'].src=MSFPnav5n.src"><img src="_derived/committee.html_cmp_blank110_vbtn.gif" width="140" height="40" border="0" alt="Committees" name="MSFPnav5"></a><br><script language="JavaScript"><!--
if(MSFPhover) { MSFPnav6n=MSFPpreload("_derived/dates.html_cmp_blank110_vbtn.gif"); MSFPnav6h=MSFPpreload("_derived/dates.html_cmp_blank110_vbtn_a.gif"); }
// --></script><a href="dates.html" language="JavaScript" onmouseover="if(MSFPhover) document['MSFPnav6'].src=MSFPnav6h.src" onmouseout="if(MSFPhover) document['MSFPnav6'].src=MSFPnav6n.src"><img src="_derived/dates.html_cmp_blank110_vbtn.gif" width="140" height="40" border="0" alt="Important Dates" name="MSFPnav6"></a><br><script language="JavaScript"><!--
if(MSFPhover) { MSFPnav7n=MSFPpreload("_derived/submission.html_cmp_blank110_vbtn.gif"); MSFPnav7h=MSFPpreload("_derived/submission.html_cmp_blank110_vbtn_a.gif"); }
// --></script><a href="submission.html" language="JavaScript" onmouseover="if(MSFPhover) document['MSFPnav7'].src=MSFPnav7h.src" onmouseout="if(MSFPhover) document['MSFPnav7'].src=MSFPnav7n.src"><img src="_derived/submission.html_cmp_blank110_vbtn.gif" width="140" height="40" border="0" alt="Paper Submission" name="MSFPnav7"></a><br><script language="JavaScript"><!--
if(MSFPhover) { MSFPnav8n=MSFPpreload("_derived/phd.html_cmp_blank110_vbtn.gif"); MSFPnav8h=MSFPpreload("_derived/phd.html_cmp_blank110_vbtn_a.gif"); }
// --></script><a href="phd.html" language="JavaScript" onmouseover="if(MSFPhover) document['MSFPnav8'].src=MSFPnav8h.src" onmouseout="if(MSFPhover) document['MSFPnav8'].src=MSFPnav8n.src"><img src="_derived/phd.html_cmp_blank110_vbtn.gif" width="140" height="40" border="0" alt="Ph.D. Forum" name="MSFPnav8"></a><br><script language="JavaScript"><!--
if(MSFPhover) { MSFPnav9n=MSFPpreload("_derived/program.html_cmp_blank110_vbtn.gif"); MSFPnav9h=MSFPpreload("_derived/program.html_cmp_blank110_vbtn_a.gif"); }
// --></script><a href="program.html" language="JavaScript" onmouseover="if(MSFPhover) document['MSFPnav9'].src=MSFPnav9h.src" onmouseout="if(MSFPhover) document['MSFPnav9'].src=MSFPnav9n.src"><img src="_derived/program.html_cmp_blank110_vbtn.gif" width="140" height="40" border="0" alt="Program Schedule" name="MSFPnav9"></a><br><script language="JavaScript"><!--
if(MSFPhover) { MSFPnav10n=MSFPpreload("_derived/registration.html_cmp_blank110_vbtn.gif"); MSFPnav10h=MSFPpreload("_derived/registration.html_cmp_blank110_vbtn_a.gif"); }
// --></script><a href="registration.html" language="JavaScript" onmouseover="if(MSFPhover) document['MSFPnav10'].src=MSFPnav10h.src" onmouseout="if(MSFPhover) document['MSFPnav10'].src=MSFPnav10n.src"><img src="_derived/registration.html_cmp_blank110_vbtn.gif" width="140" height="40" border="0" alt="Registration" name="MSFPnav10"></a><br><script language="JavaScript"><!--
if(MSFPhover) { MSFPnav11n=MSFPpreload("_derived/sisterconferences.html_cmp_blank110_vbtn.gif"); MSFPnav11h=MSFPpreload("_derived/sisterconferences.html_cmp_blank110_vbtn_a.gif"); }
// --></script><a href="sisterconferences.html" language="JavaScript" onmouseover="if(MSFPhover) document['MSFPnav11'].src=MSFPnav11h.src" onmouseout="if(MSFPhover) document['MSFPnav11'].src=MSFPnav11n.src"><img src="_derived/sisterconferences.html_cmp_blank110_vbtn.gif" width="140" height="40" border="0" alt="Sister Conferences" name="MSFPnav11"></a><br><script language="JavaScript"><!--
if(MSFPhover) { MSFPnav12n=MSFPpreload("_derived/archive.htm_cmp_blank110_vbtn.gif"); MSFPnav12h=MSFPpreload("_derived/archive.htm_cmp_blank110_vbtn_a.gif"); }
// --></script><a href="archive.html" language="JavaScript" onmouseover="if(MSFPhover) document['MSFPnav12'].src=MSFPnav12h.src" onmouseout="if(MSFPhover) document['MSFPnav12'].src=MSFPnav12n.src"><img src="_derived/archive.htm_cmp_blank110_vbtn.gif" width="140" height="40" border="0" alt="Past Conferences" name="MSFPnav12"></a><!--webbot bot="Navigation" i-checksum="19806" endspan --></font><p align="center">
		<font color="#0000FF" face="Tahoma"><b>Sponsored By:</b></font><img border="0" src="ieee.jpg" width="170" height="57"><font face="Tahoma"><font color="#0000FF"><b>
		</b></font>
		<img border="0" src="index.2.gif" width="155" height="60" align="center"></font><p align="center">
		<a href="http://www.tcvlsi.org/">
		<img border="0" src="pics/tcvlsilogo_171x54.png" width="170" height="53"></a><p align="center">
		<b><font face="Tahoma" color="#0000FF">Technical Co-Sponsors:</font></b><p align="center">
		<a href="ieee-cas.html">
		<img border="0" src="cas_logo.gif" width="150" height="155"></a><p align="center">
		<a href="http://ieee-ceda.org/">
		<img border="0" src="ceda_logo.jpg" width="150" height="39"></a><p align="center">&nbsp;</td>
		<td valign="top" height="100%" width="1024">
		<!-- MSCellType="ContentBody" -->
		<font color="#0000FF" face="Tahoma">
		<blockquote>
			<p align="justify">&nbsp;</p>
			<p align="justify">ISVLSI Organizers are proud to host Dr. Rajiv 
			Joshi who will give a Distinguished Lecture, titled:
			<a href="#Distinguished_Lecture_">&quot;Pushing the Limits of Technology, 
			Circuit and Applications for Sub-nm Low Power Design&quot;.</a></p>
			<p align="justify">The ISVLSI Organizers are excited to announce that
			<b><a href="JensBio.pdf">Mr. Jens Werner</a></b>, Vice President Cadence, Field 
		Engineering EMEA, will give a Keynote at ISVLSI 2017! The title is &quot;<span lang="EN-US"><a href="#History_and_Future_of_Megatrends_in_EDA_industry_">History 
			and Future of Megatrends in EDA industry</a>&quot;</span></p><center>
			<p align="justify">Additionally, ISVLSI'17 will feature a keynote, 
		given by <b>Prof. Pierre-Emmanuel Gaillardon</b>, from the University of Utah.</p>
			<p align="justify">Moreover, ISVLSI '17 is happy to announce a talk 
			by <b>Prof. Georges Gielen</b> (from University of Leuven) titled 
			&quot;Electronic circuit design for the smart world era&quot;.</p>
			<p align="justify">&nbsp;</p>
			<p align="justify"><i>Please scroll down for the details.</i><b><br>
&nbsp;</b></p><center><center><hr>
		</font>
		<font color="#0000FF" face="Arial,sans-serif" size="5">
			<p class="MsoNormal" align="center" style="text-align: center; text-autospace: none">
			<b><a name="Distinguished_Lecture_">Distinguished Lecture</a></b></p>
		</font>
		<font color="#0000FF" face="Tahoma">
			<p class="MsoNormal" align="center" style="text-align: center; text-autospace: none">
			<b><span style="font-family: Arial,sans-serif"><font size="4">
			Pushing the Limits of Technology, Circuit and Applications for 
			Sub-nm Low Power Design</font></span></b></p>
			<p class="MsoNormal" align="center" style="text-align: center; text-autospace: none">
			<b><span style="font-size: 18.0pt; font-family: Arial,sans-serif">&nbsp;<img border="0" src="Rajiv%20Joshi%20Photo.jpg" width="250" height="323"></span></b></p>
			<p class="MsoNormal" align="center" style="text-align: center; text-autospace: none">
			<span style="font-size: 18.0pt; font-family: Arial,sans-serif">Dr. 
			Rajiv Joshi</span></p>
			<p class="MsoNormal" align="center" style="text-align: center; text-autospace: none">
			<span style="font-family: Arial,sans-serif; text-decoration: underline; font-weight: 700">
			<font size="4">Abstract</font></span></p>
			</center></center>
			</center>
			<p class="MsoNormal" style="text-autospace: none" align="justify">
			<span style="font-family: Arial,sans-serif">Power has become the key 
			driving force in processor design as the frequency scale-up is 
			reaching saturation. In order to achieve low power system circuit 
			and technology co-design is essential. This talk focuses on related 
			technology and important circuit techniques for nanoscale VLSI 
			circuits. Achieving low power and high performance simultaneously is 
			always difficult. Technology has seen major shifts from bulk to SOI 
			and then to non-planar devices such as FinFET and Trigates. </span>
			</p>
			<center><center><center>
			<center><center><center>
			<p class="MsoNormal" align="justify">
			<span style="font-family: Arial,sans-serif">This talk consists of 
			pros and cons analysis on technology from power perspective and 
			various techniques to exploit lower power. As the technology pushes 
			towards sub-22nm era, process variability and geometric variation in 
			devices can cause variation in power. The reliability also plays an 
			important role in the power-performance envelope. This talk also 
			reviews the methodology to capture such effects and describes all 
			the power components.&nbsp; All the key areas of low power optimization 
			such as reduction in active power, leakage power, short circuit 
			power and collision power are covered. Usage of clock gating, power 
			gating, longer channel, multi-Vt design, stacking, header-footer 
			device techniques and other innovative methods are described for 
			logic and memory.&nbsp; Low power memories are essential part of neural 
			networks and the talk will describe some of these memories slated 
			for machine learning.&nbsp; Finally the talk summarizes key challenges in 
			achieving low power.</span></p>
		</font>
		<font color="#0000FF" face="Arial,sans-serif">
			<p class="MsoNormal"><u><b><font size="4">Speaker Bio</font></b></u></p>
			</center>
			</center>
			</center>
			</center>
			</center>
			</center>
			<p class="MsoNormal" align="justify">Dr. Rajiv V. Joshi is a 
			research staff member and key technical lead at T. J. Watson 
			research center, IBM. He received his B.Tech I.I.T (Bombay, India), 
			M.S (M.I.T) and Dr. Eng. Sc. (Columbia University). His novel 
			interconnects processes and structures for aluminum, tungsten and 
			copper technologies which are widely used in IBM for various 
			technologies from sub-0.5µm to 14nm. He has led successfully 
			predictive failure analytic techniques for yield prediction and also 
			the technology-driven SRAM at IBM Server Group. He commercialized 
			these techniques. He received 3 Outstanding Technical Achievement (OTAs), 
			3 highest Corporate Patent Portfolio awards for licensing 
			contributions, holds 58 invention plateaus and has over 225 US 
			patents and over 350 including international patents. He has 
			authored and co-authored over 185 papers. He received the Best 
			Editor Award from IEEE TVLSI journal. He is recipient of 2015 BMM 
			award. He is inducted into New Jersey Inventor Hall of Fame in Aug 
			2014 along with pioneer Nikola Tesla. He is a recipient of 2013 IEEE 
			CAS Industrial Pioneer award and 2013 Mehboob Khan Award from 
			Semiconductor Research Corporation. He is a member of IBM Academy of 
			technology. He served as a Distinguished Lecturer for IEEE CAS and 
			EDS society. He is IEEE, ISQED and World Technology Network fellow 
			and distinguished alumnus of IIT Bombay. He is in the Board of 
			Governors for IEEE CAS. He serves as an Associate Editor of TVLSI. 
			He served on committees of ISLPED (Int. Symposium Low Power 
			Electronic Design), IEEE VLSI design, IEEE CICC, IEEE Int. SOI 
			conference, ISQED and Advanced Metallization Program committees. He 
			served as a general chair for IEEE ISLPED. He is an industry liaison 
			for universities as a part of the Semiconductor Research 
			Corporation. Also he is in the industry liaison committee for IEEE 
			CAS society.</p>
		</font>
		<font color="#0000FF" face="Tahoma">
			<center>
			<center><center><center>
			<center><center><center><center><center>
			<p>&nbsp;</p><hr>
			<p>&nbsp;</p>
			<p><b>What About Increasing the Functionality of Devices<br>Rather Than Scaling Them?<br>&nbsp;</b></p>
			<p>Pierre-Emmanuel Gaillardon, PhD<br><i><br>pierre-emmanuel.gaillardon@utah.edu<br>
			</i><a href="https://sites.google.com/site/pegaillardon/">
			<font size="2">https://sites.google.com/site/pegaillardon/</font></a></p>
			<p><b><i>University of Utah</i><br>&nbsp;</b></p>
			</center>
			</center>
			</center></center></center>
			</center>
			</center></center>
			</center>
			<p align="justify">Exploiting unconventional physical 
			properties, several nanodevices showed an alternative to Moore’s Law 
			by the increase of their functionality rather than the pure scaling. 
			Innovative device behaviors transduce to new circuit/architecture 
			opportunities. Here, we will introduce Three-Independent-Gate Field 
			Effect Transistors (TIGFETs), a novel class of computation devices, 
			that can, depending on the bias applied to its gate, achieve 
			different modes of operations usually not achievable in a single 
			device. The demonstrated modes of operations are (i) the dynamic 
			reconfiguration of the device polarity; (ii) the dynamic control of 
			the threshold voltage; and (iii) the dynamic control of the 
			subthreshold slope beyond the thermal limit (with a measured steep 
			slope of 6mV/dec over 5 decades of current). I will show both a 
			silicon-based process route and a 2D approach based on WSe2 
			crystals. Such properties are highly desirable for logic 
			computation. For instance, controllable-polarity devices are logical 
			bi-conditional on both gate values and enable a compact realization 
			of XOR-based logic functions, which are not implementable in CMOS in 
			a compact form. Hyper regular architectures and new EDA tools are 
			then needed to leverage the intrinsic properties of 
			controllable-polarity devices from an application perspective. In 
			this talk, I will cover the different aspects of the design with TIG 
			devices ranging from device fabrication to logic synthesis tools, 
			emphasizing on the importance for interdisciplinary teams in the 
			field of emerging technologies. </p>
			<p align="justify"><b><br></b><i>Pierre-Emmanuel Gaillardon is an assistant 
			professor in the Electrical and Computer Engineering (ECE) 
			department at The University of Utah, Salt Lake City, UT and he 
			leads the Laboratory for NanoIntegrated Systems (LNIS). He holds an 
			Electrical Engineer degree from CPE-Lyon, France (2008), a M.Sc. 
			degree in Electrical Engineering from INSA Lyon, France (2008) and a 
			Ph.D. degree in Electrical Engineering from CEA-LETI, Grenoble, 
			France and the University of Lyon, France (2011). Prior to joining 
			the University of Utah, he was a research associate at the Swiss 
			Federal Institute of Technology (EPFL), Lausanne, Switzerland within 
			the Laboratory of Integrated Systems (Prof. De Micheli) and a 
			visiting research&nbsp; associate at Stanford University, Palo Alto, 
			CA, USA. Previously, he was research assistant at CEA-LETI, 
			Grenoble, France. Prof. Gaillardon is recipient of the C-Innov 2011 
			best thesis award and the Nanoarch 2012 best paper award. He is an 
			Associate Editor of the IEEE Transactions on Nanotechnology. He has 
			been serving as TPC member for many conferences, including 
			DATE'15-16, DAC'16, Nanoarch'12-16, and is reviewer for several 
			journals and funding agencies. He will serve as Topic co-chair 
			“Emerging Technologies for Future Memories” for DATE'17. The 
			research activities and interests of Prof. Gaillardon are currently 
			focused on the development of reconfigurable logic architectures and 
			digital circuits exploiting emerging device technologies and novel 
			EDA techniques.</i></p>
		</blockquote>
		<hr>
		<p class="MsoNormal" align="center"><b>Electronic circuit design for 
			the smart world era</b></p>
		<p class="MsoNormal" align="center">Prof. Georges Gielen </p>
		<p class="MsoNormal" align="center"><i><b>University of Leuven</b></i></p>
		<p class="MsoNormal" align="justify">The relentless 
			progress of nanoelectronics and semiconductor technology fuel the 
			technological revolution towards a smart world that immersively 
			impacts our daily life, work and play. Proactive healtcare 
			monitoring, wellbeing comforting, cloud-based services, autonomous 
			driving, industry 4.0, etc. are but a few examples. After 
			introducing the broader context, this keynote will focus on core 
			challenges and possible solution paths to the design of electronic 
			circuits for these emerging applications. Design techniques and 
			circuit solutions will be presented towards high energy efficiency, 
			low cost and high robustness. This will be illustrated with some 
			practical IC design examples for sensor-based applications.</p><hr>
		<p class="MsoNormal">&nbsp;</p>
		<p class="MsoNormal" align="center"><b><span lang="EN-US">
		<font size="4">
		<a name="History_and_Future_of_Megatrends_in_EDA_industry_">History and 
		Future of Megatrends in EDA industry</a></font></span></b></p>
		<p class="MsoNormal" align="center"><img border="0" src="keynot2.jpg"></p>
		<p class="MsoNormal" align="center"><font size="4"><b>Jens C. Werner</b></font></p>
		<p class="MsoNormal" align="center"><font size="4"><b>Vice President, 
		Cadence, Field Engineering EMEA</b></font></p>
		<blockquote>
			<p align="justify">Basically every industry follows trends, which are defined by the technological 
progress, society, culture. EDA industry is no exception here. However EDA is 
supply industry to much larger semiconductors industry, so the challenge is to 
translate the trends, which are relevant for semiconductor industry into the 
trends, which are understood and can be executed by the EDA industry in order to 
provide the necessary support for semis. This presentation will concentrate on 
following megatrends:</p>
			<ul>
				<li>
				<p align="justify">More Moore, more than Moore: How to continue the exponential growth of 
functionality integration on a chip and which functionality can be added on top 
of a logic design?</li>
				<li>
				<p align="justify">From consumer grade to automotive grade: The rise of demand of microelectronics 
in automotive industry is a new challenge for EDA, what are the new requirements 
and how they can be fulfilled?</li>
				<li>
				<p align="justify">From transistor to system development: EDA is not only about helping designing 
analog circuits and digital blocks. In order to deliver customer expectation, 
EDA vendors must provide tools, which help the customer to integrate designs 
into a whole system, with implementation and verification </li>
				<li>
				<p align="justify">What can be moved to cloud, will be moved to cloud: The sheer amount of data and 
demand for calculation power is asking for new solutions how this can be 
handled. Cloud systems are an answer here, but there is no free lunch, the EDA 
tools must be adapted for the cloud</li>
				<li>
				<p align="justify">Core EDA + Big Data = Machine Learning EDA: With the availability of huge amount 
of data from previous designs and growing calculation power, new class of 
optimization algorithms come into play, which help to optimize various aspects 
of design and methodology flows</li>
				<li>
				<p align="justify">Computing resources – unlimited, human resources – not: The complexity of 
designs and new requirements on them, require new generation of engineers, who 
are able to handle them. The industry must invest into education of these 
engineers and offer attractive conditions in order to be able to compete with 
attractive employers from the software industry</li>
			</ul>
			<p class="MsoNormal" style="text-align:justify"><i>Mr. Werner joined 
			Cadence in 1992 as an Application Engineer in Munich. His career 
			with Cadence has spanned 25 years where he has held a variety of 
			engineering and leadership roles in Field Engineering and Services. 
			In 2010, he was appointed leader of the Technical Field Engineering 
			team in EMEA. Prior to his current position, Mr. Werner co-led the 
			VCAD services team in EMEA, built up the Services presence in the 
			Asia Pacific region and headed the global Services Business Program 
			Management team. Mr. Werner is instrumental in driving the 
			development of new capabilities in the Field Engineering team EMEA 
			and has established a program to strengthen the team by hiring 
			experienced industry talent as well as recent graduates.&nbsp; He is 
			customer focused and firmly believes the customer should always be 
			the number one priority. Mr. Werner has over 25 years of experience 
			in electronics and engineering. His areas of expertise include 
			leadership, problem solving, semiconductors, integrated circuits and 
			systems. Prior to joining Cadence Design Systems, Mr. Werner worked 
			as a design engineer for Nanotron Technologies. Attributing his 
			success to his leadership abilities together with his in-depth 
			knowledge of the electronics industry, Mr. Werner enjoys working 
			with productive and innovative teams. He became involved in his 
			profession due to studying Microelectronics in college and was 
			attracted to the fast-paced nature of the industry. Mr. Werner 
			received a Master’s degree in Microelectronics from the Technical 
			University of Berlin. He is also affiliated with ACM and IEEE.</i></p>
			<p align="justify">&nbsp;</p>
		</blockquote>
		<hr>
		<p align="justify">&nbsp;</p>
		</font><center><font size="-1" color="black" face="Tahoma">
		<p>&nbsp;</p>
		<p><font face="Tahoma" color="#0000FF">
		<img border="0" src="Schauspielhaus_Bochum%2c_Nachtaufnahme.jpg" width="232" height="175"><img border="0" src="DeutschesBergbau-Museum_RET.jpg" width="259" height="175"><img border="0" src="bochum_flowers.jpg" width="233" height="175"></font></p>
		<p>This site is maintained by:<br>ISVLSI 2017 Web Chair</p>
		<p>Theo Theocharides (<a href="mailto:ttheocharides@ucy.ac.cy"><font color="#000000">ttheocharides@ucy.ac.cy</font></a>), 
	University of Cyprus.</font></p></center>&nbsp;</td>
	</tr>
</table>

</body>


<!-- Mirrored from www.ieee-isvlsi.org/ISVLSI_2017_Website/keynotes.html by HTTrack Website Copier/3.x [XR&CO'2014], Sat, 12 Apr 2025 15:39:06 GMT -->
</html>
