Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Mar 14 20:43:52 2021
| Host         : LAPTOP-BMHAFMI5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fingerprint_scan_timing_summary_routed.rpt -pb fingerprint_scan_timing_summary_routed.pb -rpx fingerprint_scan_timing_summary_routed.rpx -warn_on_violation
| Design       : fingerprint_scan
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: five_95HZ/set_freq_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: four00HZ/set_freq_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: three81HZ/set_freq_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: zero_745HZ/set_freq_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 235 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.519        0.000                      0                  252        0.263        0.000                      0                  252        4.500        0.000                       0                   129  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.519        0.000                      0                  252        0.263        0.000                      0                  252        4.500        0.000                       0                   129  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.519ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.519ns  (required time - arrival time)
  Source:                 five_95HZ/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            five_95HZ/COUNT_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.000ns  (logic 2.349ns (39.151%)  route 3.651ns (60.849%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.554     5.075    five_95HZ/CLOCK_IBUF_BUFG
    SLICE_X32Y31         FDRE                                         r  five_95HZ/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  five_95HZ/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.647     6.178    five_95HZ/COUNT_reg[0]
    SLICE_X33Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.758 r  five_95HZ/COUNT_reg[0]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     6.758    five_95HZ/COUNT_reg[0]_i_7__0_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.872 r  five_95HZ/COUNT_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     6.872    five_95HZ/COUNT_reg[0]_i_13__0_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.986 r  five_95HZ/COUNT_reg[0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     6.986    five_95HZ/COUNT_reg[0]_i_12__0_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.100 r  five_95HZ/COUNT_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     7.100    five_95HZ/COUNT_reg[0]_i_14__0_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  five_95HZ/COUNT_reg[0]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     7.214    five_95HZ/COUNT_reg[0]_i_16__0_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.328 r  five_95HZ/COUNT_reg[0]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     7.328    five_95HZ/COUNT_reg[0]_i_15__0_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.641 f  five_95HZ/COUNT_reg[0]_i_10__0/O[3]
                         net (fo=1, routed)           0.969     8.610    five_95HZ/COUNT_reg[0]_i_10__0_n_4
    SLICE_X34Y37         LUT6 (Prop_lut6_I0_O)        0.306     8.916 r  five_95HZ/COUNT[0]_i_3__0/O
                         net (fo=1, routed)           0.810     9.726    five_95HZ/COUNT[0]_i_3__0_n_0
    SLICE_X34Y33         LUT6 (Prop_lut6_I0_O)        0.124     9.850 r  five_95HZ/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.225    11.075    five_95HZ/clear
    SLICE_X32Y38         FDRE                                         r  five_95HZ/COUNT_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.442    14.783    five_95HZ/CLOCK_IBUF_BUFG
    SLICE_X32Y38         FDRE                                         r  five_95HZ/COUNT_reg[28]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X32Y38         FDRE (Setup_fdre_C_R)       -0.429    14.594    five_95HZ/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -11.075    
  -------------------------------------------------------------------
                         slack                                  3.519    

Slack (MET) :             3.519ns  (required time - arrival time)
  Source:                 five_95HZ/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            five_95HZ/COUNT_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.000ns  (logic 2.349ns (39.151%)  route 3.651ns (60.849%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.554     5.075    five_95HZ/CLOCK_IBUF_BUFG
    SLICE_X32Y31         FDRE                                         r  five_95HZ/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  five_95HZ/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.647     6.178    five_95HZ/COUNT_reg[0]
    SLICE_X33Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.758 r  five_95HZ/COUNT_reg[0]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     6.758    five_95HZ/COUNT_reg[0]_i_7__0_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.872 r  five_95HZ/COUNT_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     6.872    five_95HZ/COUNT_reg[0]_i_13__0_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.986 r  five_95HZ/COUNT_reg[0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     6.986    five_95HZ/COUNT_reg[0]_i_12__0_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.100 r  five_95HZ/COUNT_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     7.100    five_95HZ/COUNT_reg[0]_i_14__0_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  five_95HZ/COUNT_reg[0]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     7.214    five_95HZ/COUNT_reg[0]_i_16__0_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.328 r  five_95HZ/COUNT_reg[0]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     7.328    five_95HZ/COUNT_reg[0]_i_15__0_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.641 f  five_95HZ/COUNT_reg[0]_i_10__0/O[3]
                         net (fo=1, routed)           0.969     8.610    five_95HZ/COUNT_reg[0]_i_10__0_n_4
    SLICE_X34Y37         LUT6 (Prop_lut6_I0_O)        0.306     8.916 r  five_95HZ/COUNT[0]_i_3__0/O
                         net (fo=1, routed)           0.810     9.726    five_95HZ/COUNT[0]_i_3__0_n_0
    SLICE_X34Y33         LUT6 (Prop_lut6_I0_O)        0.124     9.850 r  five_95HZ/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.225    11.075    five_95HZ/clear
    SLICE_X32Y38         FDRE                                         r  five_95HZ/COUNT_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.442    14.783    five_95HZ/CLOCK_IBUF_BUFG
    SLICE_X32Y38         FDRE                                         r  five_95HZ/COUNT_reg[29]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X32Y38         FDRE (Setup_fdre_C_R)       -0.429    14.594    five_95HZ/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -11.075    
  -------------------------------------------------------------------
                         slack                                  3.519    

Slack (MET) :             3.519ns  (required time - arrival time)
  Source:                 five_95HZ/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            five_95HZ/COUNT_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.000ns  (logic 2.349ns (39.151%)  route 3.651ns (60.849%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.554     5.075    five_95HZ/CLOCK_IBUF_BUFG
    SLICE_X32Y31         FDRE                                         r  five_95HZ/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  five_95HZ/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.647     6.178    five_95HZ/COUNT_reg[0]
    SLICE_X33Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.758 r  five_95HZ/COUNT_reg[0]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     6.758    five_95HZ/COUNT_reg[0]_i_7__0_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.872 r  five_95HZ/COUNT_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     6.872    five_95HZ/COUNT_reg[0]_i_13__0_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.986 r  five_95HZ/COUNT_reg[0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     6.986    five_95HZ/COUNT_reg[0]_i_12__0_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.100 r  five_95HZ/COUNT_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     7.100    five_95HZ/COUNT_reg[0]_i_14__0_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  five_95HZ/COUNT_reg[0]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     7.214    five_95HZ/COUNT_reg[0]_i_16__0_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.328 r  five_95HZ/COUNT_reg[0]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     7.328    five_95HZ/COUNT_reg[0]_i_15__0_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.641 f  five_95HZ/COUNT_reg[0]_i_10__0/O[3]
                         net (fo=1, routed)           0.969     8.610    five_95HZ/COUNT_reg[0]_i_10__0_n_4
    SLICE_X34Y37         LUT6 (Prop_lut6_I0_O)        0.306     8.916 r  five_95HZ/COUNT[0]_i_3__0/O
                         net (fo=1, routed)           0.810     9.726    five_95HZ/COUNT[0]_i_3__0_n_0
    SLICE_X34Y33         LUT6 (Prop_lut6_I0_O)        0.124     9.850 r  five_95HZ/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.225    11.075    five_95HZ/clear
    SLICE_X32Y38         FDRE                                         r  five_95HZ/COUNT_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.442    14.783    five_95HZ/CLOCK_IBUF_BUFG
    SLICE_X32Y38         FDRE                                         r  five_95HZ/COUNT_reg[30]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X32Y38         FDRE (Setup_fdre_C_R)       -0.429    14.594    five_95HZ/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -11.075    
  -------------------------------------------------------------------
                         slack                                  3.519    

Slack (MET) :             3.660ns  (required time - arrival time)
  Source:                 five_95HZ/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            five_95HZ/COUNT_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.858ns  (logic 2.349ns (40.100%)  route 3.509ns (59.900%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.554     5.075    five_95HZ/CLOCK_IBUF_BUFG
    SLICE_X32Y31         FDRE                                         r  five_95HZ/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  five_95HZ/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.647     6.178    five_95HZ/COUNT_reg[0]
    SLICE_X33Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.758 r  five_95HZ/COUNT_reg[0]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     6.758    five_95HZ/COUNT_reg[0]_i_7__0_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.872 r  five_95HZ/COUNT_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     6.872    five_95HZ/COUNT_reg[0]_i_13__0_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.986 r  five_95HZ/COUNT_reg[0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     6.986    five_95HZ/COUNT_reg[0]_i_12__0_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.100 r  five_95HZ/COUNT_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     7.100    five_95HZ/COUNT_reg[0]_i_14__0_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  five_95HZ/COUNT_reg[0]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     7.214    five_95HZ/COUNT_reg[0]_i_16__0_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.328 r  five_95HZ/COUNT_reg[0]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     7.328    five_95HZ/COUNT_reg[0]_i_15__0_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.641 f  five_95HZ/COUNT_reg[0]_i_10__0/O[3]
                         net (fo=1, routed)           0.969     8.610    five_95HZ/COUNT_reg[0]_i_10__0_n_4
    SLICE_X34Y37         LUT6 (Prop_lut6_I0_O)        0.306     8.916 r  five_95HZ/COUNT[0]_i_3__0/O
                         net (fo=1, routed)           0.810     9.726    five_95HZ/COUNT[0]_i_3__0_n_0
    SLICE_X34Y33         LUT6 (Prop_lut6_I0_O)        0.124     9.850 r  five_95HZ/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.083    10.933    five_95HZ/clear
    SLICE_X32Y37         FDRE                                         r  five_95HZ/COUNT_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.441    14.782    five_95HZ/CLOCK_IBUF_BUFG
    SLICE_X32Y37         FDRE                                         r  five_95HZ/COUNT_reg[24]/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X32Y37         FDRE (Setup_fdre_C_R)       -0.429    14.593    five_95HZ/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -10.933    
  -------------------------------------------------------------------
                         slack                                  3.660    

Slack (MET) :             3.660ns  (required time - arrival time)
  Source:                 five_95HZ/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            five_95HZ/COUNT_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.858ns  (logic 2.349ns (40.100%)  route 3.509ns (59.900%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.554     5.075    five_95HZ/CLOCK_IBUF_BUFG
    SLICE_X32Y31         FDRE                                         r  five_95HZ/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  five_95HZ/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.647     6.178    five_95HZ/COUNT_reg[0]
    SLICE_X33Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.758 r  five_95HZ/COUNT_reg[0]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     6.758    five_95HZ/COUNT_reg[0]_i_7__0_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.872 r  five_95HZ/COUNT_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     6.872    five_95HZ/COUNT_reg[0]_i_13__0_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.986 r  five_95HZ/COUNT_reg[0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     6.986    five_95HZ/COUNT_reg[0]_i_12__0_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.100 r  five_95HZ/COUNT_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     7.100    five_95HZ/COUNT_reg[0]_i_14__0_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  five_95HZ/COUNT_reg[0]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     7.214    five_95HZ/COUNT_reg[0]_i_16__0_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.328 r  five_95HZ/COUNT_reg[0]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     7.328    five_95HZ/COUNT_reg[0]_i_15__0_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.641 f  five_95HZ/COUNT_reg[0]_i_10__0/O[3]
                         net (fo=1, routed)           0.969     8.610    five_95HZ/COUNT_reg[0]_i_10__0_n_4
    SLICE_X34Y37         LUT6 (Prop_lut6_I0_O)        0.306     8.916 r  five_95HZ/COUNT[0]_i_3__0/O
                         net (fo=1, routed)           0.810     9.726    five_95HZ/COUNT[0]_i_3__0_n_0
    SLICE_X34Y33         LUT6 (Prop_lut6_I0_O)        0.124     9.850 r  five_95HZ/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.083    10.933    five_95HZ/clear
    SLICE_X32Y37         FDRE                                         r  five_95HZ/COUNT_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.441    14.782    five_95HZ/CLOCK_IBUF_BUFG
    SLICE_X32Y37         FDRE                                         r  five_95HZ/COUNT_reg[25]/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X32Y37         FDRE (Setup_fdre_C_R)       -0.429    14.593    five_95HZ/COUNT_reg[25]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -10.933    
  -------------------------------------------------------------------
                         slack                                  3.660    

Slack (MET) :             3.660ns  (required time - arrival time)
  Source:                 five_95HZ/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            five_95HZ/COUNT_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.858ns  (logic 2.349ns (40.100%)  route 3.509ns (59.900%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.554     5.075    five_95HZ/CLOCK_IBUF_BUFG
    SLICE_X32Y31         FDRE                                         r  five_95HZ/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  five_95HZ/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.647     6.178    five_95HZ/COUNT_reg[0]
    SLICE_X33Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.758 r  five_95HZ/COUNT_reg[0]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     6.758    five_95HZ/COUNT_reg[0]_i_7__0_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.872 r  five_95HZ/COUNT_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     6.872    five_95HZ/COUNT_reg[0]_i_13__0_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.986 r  five_95HZ/COUNT_reg[0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     6.986    five_95HZ/COUNT_reg[0]_i_12__0_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.100 r  five_95HZ/COUNT_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     7.100    five_95HZ/COUNT_reg[0]_i_14__0_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  five_95HZ/COUNT_reg[0]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     7.214    five_95HZ/COUNT_reg[0]_i_16__0_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.328 r  five_95HZ/COUNT_reg[0]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     7.328    five_95HZ/COUNT_reg[0]_i_15__0_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.641 f  five_95HZ/COUNT_reg[0]_i_10__0/O[3]
                         net (fo=1, routed)           0.969     8.610    five_95HZ/COUNT_reg[0]_i_10__0_n_4
    SLICE_X34Y37         LUT6 (Prop_lut6_I0_O)        0.306     8.916 r  five_95HZ/COUNT[0]_i_3__0/O
                         net (fo=1, routed)           0.810     9.726    five_95HZ/COUNT[0]_i_3__0_n_0
    SLICE_X34Y33         LUT6 (Prop_lut6_I0_O)        0.124     9.850 r  five_95HZ/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.083    10.933    five_95HZ/clear
    SLICE_X32Y37         FDRE                                         r  five_95HZ/COUNT_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.441    14.782    five_95HZ/CLOCK_IBUF_BUFG
    SLICE_X32Y37         FDRE                                         r  five_95HZ/COUNT_reg[26]/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X32Y37         FDRE (Setup_fdre_C_R)       -0.429    14.593    five_95HZ/COUNT_reg[26]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -10.933    
  -------------------------------------------------------------------
                         slack                                  3.660    

Slack (MET) :             3.660ns  (required time - arrival time)
  Source:                 five_95HZ/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            five_95HZ/COUNT_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.858ns  (logic 2.349ns (40.100%)  route 3.509ns (59.900%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.554     5.075    five_95HZ/CLOCK_IBUF_BUFG
    SLICE_X32Y31         FDRE                                         r  five_95HZ/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  five_95HZ/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.647     6.178    five_95HZ/COUNT_reg[0]
    SLICE_X33Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.758 r  five_95HZ/COUNT_reg[0]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     6.758    five_95HZ/COUNT_reg[0]_i_7__0_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.872 r  five_95HZ/COUNT_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     6.872    five_95HZ/COUNT_reg[0]_i_13__0_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.986 r  five_95HZ/COUNT_reg[0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     6.986    five_95HZ/COUNT_reg[0]_i_12__0_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.100 r  five_95HZ/COUNT_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     7.100    five_95HZ/COUNT_reg[0]_i_14__0_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  five_95HZ/COUNT_reg[0]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     7.214    five_95HZ/COUNT_reg[0]_i_16__0_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.328 r  five_95HZ/COUNT_reg[0]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     7.328    five_95HZ/COUNT_reg[0]_i_15__0_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.641 f  five_95HZ/COUNT_reg[0]_i_10__0/O[3]
                         net (fo=1, routed)           0.969     8.610    five_95HZ/COUNT_reg[0]_i_10__0_n_4
    SLICE_X34Y37         LUT6 (Prop_lut6_I0_O)        0.306     8.916 r  five_95HZ/COUNT[0]_i_3__0/O
                         net (fo=1, routed)           0.810     9.726    five_95HZ/COUNT[0]_i_3__0_n_0
    SLICE_X34Y33         LUT6 (Prop_lut6_I0_O)        0.124     9.850 r  five_95HZ/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.083    10.933    five_95HZ/clear
    SLICE_X32Y37         FDRE                                         r  five_95HZ/COUNT_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.441    14.782    five_95HZ/CLOCK_IBUF_BUFG
    SLICE_X32Y37         FDRE                                         r  five_95HZ/COUNT_reg[27]/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X32Y37         FDRE (Setup_fdre_C_R)       -0.429    14.593    five_95HZ/COUNT_reg[27]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -10.933    
  -------------------------------------------------------------------
                         slack                                  3.660    

Slack (MET) :             3.669ns  (required time - arrival time)
  Source:                 five_95HZ/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            five_95HZ/COUNT_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.848ns  (logic 2.349ns (40.170%)  route 3.499ns (59.830%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.554     5.075    five_95HZ/CLOCK_IBUF_BUFG
    SLICE_X32Y31         FDRE                                         r  five_95HZ/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  five_95HZ/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.647     6.178    five_95HZ/COUNT_reg[0]
    SLICE_X33Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.758 r  five_95HZ/COUNT_reg[0]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     6.758    five_95HZ/COUNT_reg[0]_i_7__0_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.872 r  five_95HZ/COUNT_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     6.872    five_95HZ/COUNT_reg[0]_i_13__0_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.986 r  five_95HZ/COUNT_reg[0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     6.986    five_95HZ/COUNT_reg[0]_i_12__0_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.100 r  five_95HZ/COUNT_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     7.100    five_95HZ/COUNT_reg[0]_i_14__0_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  five_95HZ/COUNT_reg[0]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     7.214    five_95HZ/COUNT_reg[0]_i_16__0_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.328 r  five_95HZ/COUNT_reg[0]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     7.328    five_95HZ/COUNT_reg[0]_i_15__0_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.641 f  five_95HZ/COUNT_reg[0]_i_10__0/O[3]
                         net (fo=1, routed)           0.969     8.610    five_95HZ/COUNT_reg[0]_i_10__0_n_4
    SLICE_X34Y37         LUT6 (Prop_lut6_I0_O)        0.306     8.916 r  five_95HZ/COUNT[0]_i_3__0/O
                         net (fo=1, routed)           0.810     9.726    five_95HZ/COUNT[0]_i_3__0_n_0
    SLICE_X34Y33         LUT6 (Prop_lut6_I0_O)        0.124     9.850 r  five_95HZ/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.073    10.923    five_95HZ/clear
    SLICE_X32Y36         FDRE                                         r  five_95HZ/COUNT_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.440    14.781    five_95HZ/CLOCK_IBUF_BUFG
    SLICE_X32Y36         FDRE                                         r  five_95HZ/COUNT_reg[20]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X32Y36         FDRE (Setup_fdre_C_R)       -0.429    14.592    five_95HZ/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -10.923    
  -------------------------------------------------------------------
                         slack                                  3.669    

Slack (MET) :             3.669ns  (required time - arrival time)
  Source:                 five_95HZ/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            five_95HZ/COUNT_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.848ns  (logic 2.349ns (40.170%)  route 3.499ns (59.830%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.554     5.075    five_95HZ/CLOCK_IBUF_BUFG
    SLICE_X32Y31         FDRE                                         r  five_95HZ/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  five_95HZ/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.647     6.178    five_95HZ/COUNT_reg[0]
    SLICE_X33Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.758 r  five_95HZ/COUNT_reg[0]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     6.758    five_95HZ/COUNT_reg[0]_i_7__0_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.872 r  five_95HZ/COUNT_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     6.872    five_95HZ/COUNT_reg[0]_i_13__0_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.986 r  five_95HZ/COUNT_reg[0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     6.986    five_95HZ/COUNT_reg[0]_i_12__0_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.100 r  five_95HZ/COUNT_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     7.100    five_95HZ/COUNT_reg[0]_i_14__0_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  five_95HZ/COUNT_reg[0]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     7.214    five_95HZ/COUNT_reg[0]_i_16__0_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.328 r  five_95HZ/COUNT_reg[0]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     7.328    five_95HZ/COUNT_reg[0]_i_15__0_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.641 f  five_95HZ/COUNT_reg[0]_i_10__0/O[3]
                         net (fo=1, routed)           0.969     8.610    five_95HZ/COUNT_reg[0]_i_10__0_n_4
    SLICE_X34Y37         LUT6 (Prop_lut6_I0_O)        0.306     8.916 r  five_95HZ/COUNT[0]_i_3__0/O
                         net (fo=1, routed)           0.810     9.726    five_95HZ/COUNT[0]_i_3__0_n_0
    SLICE_X34Y33         LUT6 (Prop_lut6_I0_O)        0.124     9.850 r  five_95HZ/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.073    10.923    five_95HZ/clear
    SLICE_X32Y36         FDRE                                         r  five_95HZ/COUNT_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.440    14.781    five_95HZ/CLOCK_IBUF_BUFG
    SLICE_X32Y36         FDRE                                         r  five_95HZ/COUNT_reg[21]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X32Y36         FDRE (Setup_fdre_C_R)       -0.429    14.592    five_95HZ/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -10.923    
  -------------------------------------------------------------------
                         slack                                  3.669    

Slack (MET) :             3.669ns  (required time - arrival time)
  Source:                 five_95HZ/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            five_95HZ/COUNT_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.848ns  (logic 2.349ns (40.170%)  route 3.499ns (59.830%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.554     5.075    five_95HZ/CLOCK_IBUF_BUFG
    SLICE_X32Y31         FDRE                                         r  five_95HZ/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  five_95HZ/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.647     6.178    five_95HZ/COUNT_reg[0]
    SLICE_X33Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.758 r  five_95HZ/COUNT_reg[0]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     6.758    five_95HZ/COUNT_reg[0]_i_7__0_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.872 r  five_95HZ/COUNT_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     6.872    five_95HZ/COUNT_reg[0]_i_13__0_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.986 r  five_95HZ/COUNT_reg[0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     6.986    five_95HZ/COUNT_reg[0]_i_12__0_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.100 r  five_95HZ/COUNT_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     7.100    five_95HZ/COUNT_reg[0]_i_14__0_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  five_95HZ/COUNT_reg[0]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     7.214    five_95HZ/COUNT_reg[0]_i_16__0_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.328 r  five_95HZ/COUNT_reg[0]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     7.328    five_95HZ/COUNT_reg[0]_i_15__0_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.641 f  five_95HZ/COUNT_reg[0]_i_10__0/O[3]
                         net (fo=1, routed)           0.969     8.610    five_95HZ/COUNT_reg[0]_i_10__0_n_4
    SLICE_X34Y37         LUT6 (Prop_lut6_I0_O)        0.306     8.916 r  five_95HZ/COUNT[0]_i_3__0/O
                         net (fo=1, routed)           0.810     9.726    five_95HZ/COUNT[0]_i_3__0_n_0
    SLICE_X34Y33         LUT6 (Prop_lut6_I0_O)        0.124     9.850 r  five_95HZ/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.073    10.923    five_95HZ/clear
    SLICE_X32Y36         FDRE                                         r  five_95HZ/COUNT_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.440    14.781    five_95HZ/CLOCK_IBUF_BUFG
    SLICE_X32Y36         FDRE                                         r  five_95HZ/COUNT_reg[22]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X32Y36         FDRE (Setup_fdre_C_R)       -0.429    14.592    five_95HZ/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -10.923    
  -------------------------------------------------------------------
                         slack                                  3.669    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 zero_745HZ/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zero_745HZ/COUNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.562     1.445    zero_745HZ/CLOCK_IBUF_BUFG
    SLICE_X41Y40         FDRE                                         r  zero_745HZ/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  zero_745HZ/COUNT_reg[23]/Q
                         net (fo=2, routed)           0.119     1.705    zero_745HZ/COUNT_reg[23]
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  zero_745HZ/COUNT_reg[20]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.813    zero_745HZ/COUNT_reg[20]_i_1__1_n_4
    SLICE_X41Y40         FDRE                                         r  zero_745HZ/COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.832     1.959    zero_745HZ/CLOCK_IBUF_BUFG
    SLICE_X41Y40         FDRE                                         r  zero_745HZ/COUNT_reg[23]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X41Y40         FDRE (Hold_fdre_C_D)         0.105     1.550    zero_745HZ/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 zero_745HZ/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zero_745HZ/COUNT_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.562     1.445    zero_745HZ/CLOCK_IBUF_BUFG
    SLICE_X41Y41         FDRE                                         r  zero_745HZ/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  zero_745HZ/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.119     1.705    zero_745HZ/COUNT_reg[27]
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  zero_745HZ/COUNT_reg[24]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.813    zero_745HZ/COUNT_reg[24]_i_1__1_n_4
    SLICE_X41Y41         FDRE                                         r  zero_745HZ/COUNT_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.832     1.959    zero_745HZ/CLOCK_IBUF_BUFG
    SLICE_X41Y41         FDRE                                         r  zero_745HZ/COUNT_reg[27]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X41Y41         FDRE (Hold_fdre_C_D)         0.105     1.550    zero_745HZ/COUNT_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 four00HZ/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            four00HZ/COUNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.555     1.438    four00HZ/CLOCK_IBUF_BUFG
    SLICE_X39Y30         FDRE                                         r  four00HZ/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  four00HZ/COUNT_reg[11]/Q
                         net (fo=2, routed)           0.119     1.698    four00HZ/COUNT_reg[11]
    SLICE_X39Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  four00HZ/COUNT_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.806    four00HZ/COUNT_reg[8]_i_1_n_4
    SLICE_X39Y30         FDRE                                         r  four00HZ/COUNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.822     1.949    four00HZ/CLOCK_IBUF_BUFG
    SLICE_X39Y30         FDRE                                         r  four00HZ/COUNT_reg[11]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X39Y30         FDRE (Hold_fdre_C_D)         0.105     1.543    four00HZ/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 four00HZ/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            four00HZ/COUNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.557     1.440    four00HZ/CLOCK_IBUF_BUFG
    SLICE_X39Y32         FDRE                                         r  four00HZ/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  four00HZ/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.119     1.700    four00HZ/COUNT_reg[19]
    SLICE_X39Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  four00HZ/COUNT_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.808    four00HZ/COUNT_reg[16]_i_1_n_4
    SLICE_X39Y32         FDRE                                         r  four00HZ/COUNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.824     1.951    four00HZ/CLOCK_IBUF_BUFG
    SLICE_X39Y32         FDRE                                         r  four00HZ/COUNT_reg[19]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X39Y32         FDRE (Hold_fdre_C_D)         0.105     1.545    four00HZ/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 zero_745HZ/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zero_745HZ/COUNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.560     1.443    zero_745HZ/CLOCK_IBUF_BUFG
    SLICE_X41Y37         FDRE                                         r  zero_745HZ/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  zero_745HZ/COUNT_reg[11]/Q
                         net (fo=2, routed)           0.119     1.703    zero_745HZ/COUNT_reg[11]
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  zero_745HZ/COUNT_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.811    zero_745HZ/COUNT_reg[8]_i_1__1_n_4
    SLICE_X41Y37         FDRE                                         r  zero_745HZ/COUNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.829     1.956    zero_745HZ/CLOCK_IBUF_BUFG
    SLICE_X41Y37         FDRE                                         r  zero_745HZ/COUNT_reg[11]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X41Y37         FDRE (Hold_fdre_C_D)         0.105     1.548    zero_745HZ/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 four00HZ/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            four00HZ/COUNT_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.559     1.442    four00HZ/CLOCK_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  four00HZ/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  four00HZ/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.119     1.702    four00HZ/COUNT_reg[27]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  four00HZ/COUNT_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.810    four00HZ/COUNT_reg[24]_i_1_n_4
    SLICE_X39Y34         FDRE                                         r  four00HZ/COUNT_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.826     1.953    four00HZ/CLOCK_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  four00HZ/COUNT_reg[27]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X39Y34         FDRE (Hold_fdre_C_D)         0.105     1.547    four00HZ/COUNT_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 four00HZ/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            four00HZ/COUNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.554     1.437    four00HZ/CLOCK_IBUF_BUFG
    SLICE_X39Y29         FDRE                                         r  four00HZ/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  four00HZ/COUNT_reg[7]/Q
                         net (fo=2, routed)           0.119     1.697    four00HZ/COUNT_reg[7]
    SLICE_X39Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  four00HZ/COUNT_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.805    four00HZ/COUNT_reg[4]_i_1_n_4
    SLICE_X39Y29         FDRE                                         r  four00HZ/COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.821     1.948    four00HZ/CLOCK_IBUF_BUFG
    SLICE_X39Y29         FDRE                                         r  four00HZ/COUNT_reg[7]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X39Y29         FDRE (Hold_fdre_C_D)         0.105     1.542    four00HZ/COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 zero_745HZ/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zero_745HZ/COUNT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.561     1.444    zero_745HZ/CLOCK_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  zero_745HZ/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  zero_745HZ/COUNT_reg[15]/Q
                         net (fo=2, routed)           0.119     1.704    zero_745HZ/COUNT_reg[15]
    SLICE_X41Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  zero_745HZ/COUNT_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.812    zero_745HZ/COUNT_reg[12]_i_1__1_n_4
    SLICE_X41Y38         FDRE                                         r  zero_745HZ/COUNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.831     1.958    zero_745HZ/CLOCK_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  zero_745HZ/COUNT_reg[15]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X41Y38         FDRE (Hold_fdre_C_D)         0.105     1.549    zero_745HZ/COUNT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 zero_745HZ/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zero_745HZ/COUNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.561     1.444    zero_745HZ/CLOCK_IBUF_BUFG
    SLICE_X41Y39         FDRE                                         r  zero_745HZ/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  zero_745HZ/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.119     1.704    zero_745HZ/COUNT_reg[19]
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  zero_745HZ/COUNT_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.812    zero_745HZ/COUNT_reg[16]_i_1__1_n_4
    SLICE_X41Y39         FDRE                                         r  zero_745HZ/COUNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.831     1.958    zero_745HZ/CLOCK_IBUF_BUFG
    SLICE_X41Y39         FDRE                                         r  zero_745HZ/COUNT_reg[19]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X41Y39         FDRE (Hold_fdre_C_D)         0.105     1.549    zero_745HZ/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 zero_745HZ/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zero_745HZ/COUNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.559     1.442    zero_745HZ/CLOCK_IBUF_BUFG
    SLICE_X41Y35         FDRE                                         r  zero_745HZ/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  zero_745HZ/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.119     1.702    zero_745HZ/COUNT_reg[3]
    SLICE_X41Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  zero_745HZ/COUNT_reg[0]_i_2__1/O[3]
                         net (fo=1, routed)           0.000     1.810    zero_745HZ/COUNT_reg[0]_i_2__1_n_4
    SLICE_X41Y35         FDRE                                         r  zero_745HZ/COUNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.828     1.955    zero_745HZ/CLOCK_IBUF_BUFG
    SLICE_X41Y35         FDRE                                         r  zero_745HZ/COUNT_reg[3]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X41Y35         FDRE (Hold_fdre_C_D)         0.105     1.547    zero_745HZ/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y33   five_95HZ/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y33   five_95HZ/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y34   five_95HZ/COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y34   five_95HZ/COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y34   five_95HZ/COUNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y34   five_95HZ/COUNT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y35   five_95HZ/COUNT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y38   five_95HZ/COUNT_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y31   five_95HZ/COUNT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y42   zero_745HZ/COUNT_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y41   zero_745HZ/COUNT_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y41   zero_745HZ/COUNT_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y41   zero_745HZ/COUNT_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y41   zero_745HZ/COUNT_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y42   zero_745HZ/COUNT_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y42   zero_745HZ/COUNT_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y38   five_95HZ/COUNT_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y38   five_95HZ/COUNT_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y28   four00HZ/COUNT_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y33   five_95HZ/COUNT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y33   five_95HZ/COUNT_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y34   five_95HZ/COUNT_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y34   five_95HZ/COUNT_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y34   five_95HZ/COUNT_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y34   five_95HZ/COUNT_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y35   five_95HZ/COUNT_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y32   five_95HZ/COUNT_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y32   five_95HZ/COUNT_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y32   five_95HZ/COUNT_reg[6]/C



