
TP-RTOS_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007780  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ccc  080078c0  080078c0  000178c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800858c  0800858c  0001858c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08008590  08008590  00018590  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000000a4  20000000  08008594  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00003dc8  200000a4  08008638  000200a4  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20003e6c  08008638  00023e6c  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY
  9 .debug_info   0002f255  00000000  00000000  000200cd  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00005753  00000000  00000000  0004f322  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000d68e  00000000  00000000  00054a75  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000011b0  00000000  00000000  00062108  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001bf8  00000000  00000000  000632b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000bcc4  00000000  00000000  00064eb0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00007324  00000000  00000000  00070b74  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00077e98  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00003b94  00000000  00000000  00077f14  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200000a4 	.word	0x200000a4
 800015c:	00000000 	.word	0x00000000
 8000160:	080078a8 	.word	0x080078a8

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200000a8 	.word	0x200000a8
 800017c:	080078a8 	.word	0x080078a8

08000180 <strcmp>:
 8000180:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000184:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000188:	2a01      	cmp	r2, #1
 800018a:	bf28      	it	cs
 800018c:	429a      	cmpcs	r2, r3
 800018e:	d0f7      	beq.n	8000180 <strcmp>
 8000190:	1ad0      	subs	r0, r2, r3
 8000192:	4770      	bx	lr

08000194 <__aeabi_drsub>:
 8000194:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000198:	e002      	b.n	80001a0 <__adddf3>
 800019a:	bf00      	nop

0800019c <__aeabi_dsub>:
 800019c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001a0 <__adddf3>:
 80001a0:	b530      	push	{r4, r5, lr}
 80001a2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001a6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001aa:	ea94 0f05 	teq	r4, r5
 80001ae:	bf08      	it	eq
 80001b0:	ea90 0f02 	teqeq	r0, r2
 80001b4:	bf1f      	itttt	ne
 80001b6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ba:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001be:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001c2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001c6:	f000 80e2 	beq.w	800038e <__adddf3+0x1ee>
 80001ca:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ce:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001d2:	bfb8      	it	lt
 80001d4:	426d      	neglt	r5, r5
 80001d6:	dd0c      	ble.n	80001f2 <__adddf3+0x52>
 80001d8:	442c      	add	r4, r5
 80001da:	ea80 0202 	eor.w	r2, r0, r2
 80001de:	ea81 0303 	eor.w	r3, r1, r3
 80001e2:	ea82 0000 	eor.w	r0, r2, r0
 80001e6:	ea83 0101 	eor.w	r1, r3, r1
 80001ea:	ea80 0202 	eor.w	r2, r0, r2
 80001ee:	ea81 0303 	eor.w	r3, r1, r3
 80001f2:	2d36      	cmp	r5, #54	; 0x36
 80001f4:	bf88      	it	hi
 80001f6:	bd30      	pophi	{r4, r5, pc}
 80001f8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001fc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000200:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000204:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000208:	d002      	beq.n	8000210 <__adddf3+0x70>
 800020a:	4240      	negs	r0, r0
 800020c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000210:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000214:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000218:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800021c:	d002      	beq.n	8000224 <__adddf3+0x84>
 800021e:	4252      	negs	r2, r2
 8000220:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000224:	ea94 0f05 	teq	r4, r5
 8000228:	f000 80a7 	beq.w	800037a <__adddf3+0x1da>
 800022c:	f1a4 0401 	sub.w	r4, r4, #1
 8000230:	f1d5 0e20 	rsbs	lr, r5, #32
 8000234:	db0d      	blt.n	8000252 <__adddf3+0xb2>
 8000236:	fa02 fc0e 	lsl.w	ip, r2, lr
 800023a:	fa22 f205 	lsr.w	r2, r2, r5
 800023e:	1880      	adds	r0, r0, r2
 8000240:	f141 0100 	adc.w	r1, r1, #0
 8000244:	fa03 f20e 	lsl.w	r2, r3, lr
 8000248:	1880      	adds	r0, r0, r2
 800024a:	fa43 f305 	asr.w	r3, r3, r5
 800024e:	4159      	adcs	r1, r3
 8000250:	e00e      	b.n	8000270 <__adddf3+0xd0>
 8000252:	f1a5 0520 	sub.w	r5, r5, #32
 8000256:	f10e 0e20 	add.w	lr, lr, #32
 800025a:	2a01      	cmp	r2, #1
 800025c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000260:	bf28      	it	cs
 8000262:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000266:	fa43 f305 	asr.w	r3, r3, r5
 800026a:	18c0      	adds	r0, r0, r3
 800026c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000270:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000274:	d507      	bpl.n	8000286 <__adddf3+0xe6>
 8000276:	f04f 0e00 	mov.w	lr, #0
 800027a:	f1dc 0c00 	rsbs	ip, ip, #0
 800027e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000282:	eb6e 0101 	sbc.w	r1, lr, r1
 8000286:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800028a:	d31b      	bcc.n	80002c4 <__adddf3+0x124>
 800028c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000290:	d30c      	bcc.n	80002ac <__adddf3+0x10c>
 8000292:	0849      	lsrs	r1, r1, #1
 8000294:	ea5f 0030 	movs.w	r0, r0, rrx
 8000298:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800029c:	f104 0401 	add.w	r4, r4, #1
 80002a0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002a4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002a8:	f080 809a 	bcs.w	80003e0 <__adddf3+0x240>
 80002ac:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002b0:	bf08      	it	eq
 80002b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002b6:	f150 0000 	adcs.w	r0, r0, #0
 80002ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002be:	ea41 0105 	orr.w	r1, r1, r5
 80002c2:	bd30      	pop	{r4, r5, pc}
 80002c4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002c8:	4140      	adcs	r0, r0
 80002ca:	eb41 0101 	adc.w	r1, r1, r1
 80002ce:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80002d2:	f1a4 0401 	sub.w	r4, r4, #1
 80002d6:	d1e9      	bne.n	80002ac <__adddf3+0x10c>
 80002d8:	f091 0f00 	teq	r1, #0
 80002dc:	bf04      	itt	eq
 80002de:	4601      	moveq	r1, r0
 80002e0:	2000      	moveq	r0, #0
 80002e2:	fab1 f381 	clz	r3, r1
 80002e6:	bf08      	it	eq
 80002e8:	3320      	addeq	r3, #32
 80002ea:	f1a3 030b 	sub.w	r3, r3, #11
 80002ee:	f1b3 0220 	subs.w	r2, r3, #32
 80002f2:	da0c      	bge.n	800030e <__adddf3+0x16e>
 80002f4:	320c      	adds	r2, #12
 80002f6:	dd08      	ble.n	800030a <__adddf3+0x16a>
 80002f8:	f102 0c14 	add.w	ip, r2, #20
 80002fc:	f1c2 020c 	rsb	r2, r2, #12
 8000300:	fa01 f00c 	lsl.w	r0, r1, ip
 8000304:	fa21 f102 	lsr.w	r1, r1, r2
 8000308:	e00c      	b.n	8000324 <__adddf3+0x184>
 800030a:	f102 0214 	add.w	r2, r2, #20
 800030e:	bfd8      	it	le
 8000310:	f1c2 0c20 	rsble	ip, r2, #32
 8000314:	fa01 f102 	lsl.w	r1, r1, r2
 8000318:	fa20 fc0c 	lsr.w	ip, r0, ip
 800031c:	bfdc      	itt	le
 800031e:	ea41 010c 	orrle.w	r1, r1, ip
 8000322:	4090      	lslle	r0, r2
 8000324:	1ae4      	subs	r4, r4, r3
 8000326:	bfa2      	ittt	ge
 8000328:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800032c:	4329      	orrge	r1, r5
 800032e:	bd30      	popge	{r4, r5, pc}
 8000330:	ea6f 0404 	mvn.w	r4, r4
 8000334:	3c1f      	subs	r4, #31
 8000336:	da1c      	bge.n	8000372 <__adddf3+0x1d2>
 8000338:	340c      	adds	r4, #12
 800033a:	dc0e      	bgt.n	800035a <__adddf3+0x1ba>
 800033c:	f104 0414 	add.w	r4, r4, #20
 8000340:	f1c4 0220 	rsb	r2, r4, #32
 8000344:	fa20 f004 	lsr.w	r0, r0, r4
 8000348:	fa01 f302 	lsl.w	r3, r1, r2
 800034c:	ea40 0003 	orr.w	r0, r0, r3
 8000350:	fa21 f304 	lsr.w	r3, r1, r4
 8000354:	ea45 0103 	orr.w	r1, r5, r3
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	f1c4 040c 	rsb	r4, r4, #12
 800035e:	f1c4 0220 	rsb	r2, r4, #32
 8000362:	fa20 f002 	lsr.w	r0, r0, r2
 8000366:	fa01 f304 	lsl.w	r3, r1, r4
 800036a:	ea40 0003 	orr.w	r0, r0, r3
 800036e:	4629      	mov	r1, r5
 8000370:	bd30      	pop	{r4, r5, pc}
 8000372:	fa21 f004 	lsr.w	r0, r1, r4
 8000376:	4629      	mov	r1, r5
 8000378:	bd30      	pop	{r4, r5, pc}
 800037a:	f094 0f00 	teq	r4, #0
 800037e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000382:	bf06      	itte	eq
 8000384:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000388:	3401      	addeq	r4, #1
 800038a:	3d01      	subne	r5, #1
 800038c:	e74e      	b.n	800022c <__adddf3+0x8c>
 800038e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000392:	bf18      	it	ne
 8000394:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000398:	d029      	beq.n	80003ee <__adddf3+0x24e>
 800039a:	ea94 0f05 	teq	r4, r5
 800039e:	bf08      	it	eq
 80003a0:	ea90 0f02 	teqeq	r0, r2
 80003a4:	d005      	beq.n	80003b2 <__adddf3+0x212>
 80003a6:	ea54 0c00 	orrs.w	ip, r4, r0
 80003aa:	bf04      	itt	eq
 80003ac:	4619      	moveq	r1, r3
 80003ae:	4610      	moveq	r0, r2
 80003b0:	bd30      	pop	{r4, r5, pc}
 80003b2:	ea91 0f03 	teq	r1, r3
 80003b6:	bf1e      	ittt	ne
 80003b8:	2100      	movne	r1, #0
 80003ba:	2000      	movne	r0, #0
 80003bc:	bd30      	popne	{r4, r5, pc}
 80003be:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003c2:	d105      	bne.n	80003d0 <__adddf3+0x230>
 80003c4:	0040      	lsls	r0, r0, #1
 80003c6:	4149      	adcs	r1, r1
 80003c8:	bf28      	it	cs
 80003ca:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003d4:	bf3c      	itt	cc
 80003d6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003da:	bd30      	popcc	{r4, r5, pc}
 80003dc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003e0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003e4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003e8:	f04f 0000 	mov.w	r0, #0
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003f2:	bf1a      	itte	ne
 80003f4:	4619      	movne	r1, r3
 80003f6:	4610      	movne	r0, r2
 80003f8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003fc:	bf1c      	itt	ne
 80003fe:	460b      	movne	r3, r1
 8000400:	4602      	movne	r2, r0
 8000402:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000406:	bf06      	itte	eq
 8000408:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800040c:	ea91 0f03 	teqeq	r1, r3
 8000410:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	bf00      	nop

08000418 <__aeabi_ui2d>:
 8000418:	f090 0f00 	teq	r0, #0
 800041c:	bf04      	itt	eq
 800041e:	2100      	moveq	r1, #0
 8000420:	4770      	bxeq	lr
 8000422:	b530      	push	{r4, r5, lr}
 8000424:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000428:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800042c:	f04f 0500 	mov.w	r5, #0
 8000430:	f04f 0100 	mov.w	r1, #0
 8000434:	e750      	b.n	80002d8 <__adddf3+0x138>
 8000436:	bf00      	nop

08000438 <__aeabi_i2d>:
 8000438:	f090 0f00 	teq	r0, #0
 800043c:	bf04      	itt	eq
 800043e:	2100      	moveq	r1, #0
 8000440:	4770      	bxeq	lr
 8000442:	b530      	push	{r4, r5, lr}
 8000444:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000448:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800044c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000450:	bf48      	it	mi
 8000452:	4240      	negmi	r0, r0
 8000454:	f04f 0100 	mov.w	r1, #0
 8000458:	e73e      	b.n	80002d8 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_f2d>:
 800045c:	0042      	lsls	r2, r0, #1
 800045e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000462:	ea4f 0131 	mov.w	r1, r1, rrx
 8000466:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800046a:	bf1f      	itttt	ne
 800046c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000470:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000474:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000478:	4770      	bxne	lr
 800047a:	f092 0f00 	teq	r2, #0
 800047e:	bf14      	ite	ne
 8000480:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 7460 	mov.w	r4, #896	; 0x380
 800048c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000490:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000494:	e720      	b.n	80002d8 <__adddf3+0x138>
 8000496:	bf00      	nop

08000498 <__aeabi_ul2d>:
 8000498:	ea50 0201 	orrs.w	r2, r0, r1
 800049c:	bf08      	it	eq
 800049e:	4770      	bxeq	lr
 80004a0:	b530      	push	{r4, r5, lr}
 80004a2:	f04f 0500 	mov.w	r5, #0
 80004a6:	e00a      	b.n	80004be <__aeabi_l2d+0x16>

080004a8 <__aeabi_l2d>:
 80004a8:	ea50 0201 	orrs.w	r2, r0, r1
 80004ac:	bf08      	it	eq
 80004ae:	4770      	bxeq	lr
 80004b0:	b530      	push	{r4, r5, lr}
 80004b2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004b6:	d502      	bpl.n	80004be <__aeabi_l2d+0x16>
 80004b8:	4240      	negs	r0, r0
 80004ba:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004be:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c2:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004ca:	f43f aedc 	beq.w	8000286 <__adddf3+0xe6>
 80004ce:	f04f 0203 	mov.w	r2, #3
 80004d2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004d6:	bf18      	it	ne
 80004d8:	3203      	addne	r2, #3
 80004da:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004de:	bf18      	it	ne
 80004e0:	3203      	addne	r2, #3
 80004e2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004e6:	f1c2 0320 	rsb	r3, r2, #32
 80004ea:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ee:	fa20 f002 	lsr.w	r0, r0, r2
 80004f2:	fa01 fe03 	lsl.w	lr, r1, r3
 80004f6:	ea40 000e 	orr.w	r0, r0, lr
 80004fa:	fa21 f102 	lsr.w	r1, r1, r2
 80004fe:	4414      	add	r4, r2
 8000500:	e6c1      	b.n	8000286 <__adddf3+0xe6>
 8000502:	bf00      	nop

08000504 <__aeabi_dmul>:
 8000504:	b570      	push	{r4, r5, r6, lr}
 8000506:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800050a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800050e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000512:	bf1d      	ittte	ne
 8000514:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000518:	ea94 0f0c 	teqne	r4, ip
 800051c:	ea95 0f0c 	teqne	r5, ip
 8000520:	f000 f8de 	bleq	80006e0 <__aeabi_dmul+0x1dc>
 8000524:	442c      	add	r4, r5
 8000526:	ea81 0603 	eor.w	r6, r1, r3
 800052a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800052e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000532:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000536:	bf18      	it	ne
 8000538:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800053c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000540:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000544:	d038      	beq.n	80005b8 <__aeabi_dmul+0xb4>
 8000546:	fba0 ce02 	umull	ip, lr, r0, r2
 800054a:	f04f 0500 	mov.w	r5, #0
 800054e:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000552:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000556:	fbe0 e503 	umlal	lr, r5, r0, r3
 800055a:	f04f 0600 	mov.w	r6, #0
 800055e:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000562:	f09c 0f00 	teq	ip, #0
 8000566:	bf18      	it	ne
 8000568:	f04e 0e01 	orrne.w	lr, lr, #1
 800056c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000570:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000574:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000578:	d204      	bcs.n	8000584 <__aeabi_dmul+0x80>
 800057a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800057e:	416d      	adcs	r5, r5
 8000580:	eb46 0606 	adc.w	r6, r6, r6
 8000584:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000588:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800058c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000590:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000594:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000598:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800059c:	bf88      	it	hi
 800059e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005a2:	d81e      	bhi.n	80005e2 <__aeabi_dmul+0xde>
 80005a4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005a8:	bf08      	it	eq
 80005aa:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ae:	f150 0000 	adcs.w	r0, r0, #0
 80005b2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005b6:	bd70      	pop	{r4, r5, r6, pc}
 80005b8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005bc:	ea46 0101 	orr.w	r1, r6, r1
 80005c0:	ea40 0002 	orr.w	r0, r0, r2
 80005c4:	ea81 0103 	eor.w	r1, r1, r3
 80005c8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005cc:	bfc2      	ittt	gt
 80005ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005d6:	bd70      	popgt	{r4, r5, r6, pc}
 80005d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005dc:	f04f 0e00 	mov.w	lr, #0
 80005e0:	3c01      	subs	r4, #1
 80005e2:	f300 80ab 	bgt.w	800073c <__aeabi_dmul+0x238>
 80005e6:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ea:	bfde      	ittt	le
 80005ec:	2000      	movle	r0, #0
 80005ee:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005f2:	bd70      	pople	{r4, r5, r6, pc}
 80005f4:	f1c4 0400 	rsb	r4, r4, #0
 80005f8:	3c20      	subs	r4, #32
 80005fa:	da35      	bge.n	8000668 <__aeabi_dmul+0x164>
 80005fc:	340c      	adds	r4, #12
 80005fe:	dc1b      	bgt.n	8000638 <__aeabi_dmul+0x134>
 8000600:	f104 0414 	add.w	r4, r4, #20
 8000604:	f1c4 0520 	rsb	r5, r4, #32
 8000608:	fa00 f305 	lsl.w	r3, r0, r5
 800060c:	fa20 f004 	lsr.w	r0, r0, r4
 8000610:	fa01 f205 	lsl.w	r2, r1, r5
 8000614:	ea40 0002 	orr.w	r0, r0, r2
 8000618:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 800061c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000620:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000624:	fa21 f604 	lsr.w	r6, r1, r4
 8000628:	eb42 0106 	adc.w	r1, r2, r6
 800062c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000630:	bf08      	it	eq
 8000632:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000636:	bd70      	pop	{r4, r5, r6, pc}
 8000638:	f1c4 040c 	rsb	r4, r4, #12
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f304 	lsl.w	r3, r0, r4
 8000644:	fa20 f005 	lsr.w	r0, r0, r5
 8000648:	fa01 f204 	lsl.w	r2, r1, r4
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000654:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000658:	f141 0100 	adc.w	r1, r1, #0
 800065c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000660:	bf08      	it	eq
 8000662:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000666:	bd70      	pop	{r4, r5, r6, pc}
 8000668:	f1c4 0520 	rsb	r5, r4, #32
 800066c:	fa00 f205 	lsl.w	r2, r0, r5
 8000670:	ea4e 0e02 	orr.w	lr, lr, r2
 8000674:	fa20 f304 	lsr.w	r3, r0, r4
 8000678:	fa01 f205 	lsl.w	r2, r1, r5
 800067c:	ea43 0302 	orr.w	r3, r3, r2
 8000680:	fa21 f004 	lsr.w	r0, r1, r4
 8000684:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000688:	fa21 f204 	lsr.w	r2, r1, r4
 800068c:	ea20 0002 	bic.w	r0, r0, r2
 8000690:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000694:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000698:	bf08      	it	eq
 800069a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069e:	bd70      	pop	{r4, r5, r6, pc}
 80006a0:	f094 0f00 	teq	r4, #0
 80006a4:	d10f      	bne.n	80006c6 <__aeabi_dmul+0x1c2>
 80006a6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006aa:	0040      	lsls	r0, r0, #1
 80006ac:	eb41 0101 	adc.w	r1, r1, r1
 80006b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006b4:	bf08      	it	eq
 80006b6:	3c01      	subeq	r4, #1
 80006b8:	d0f7      	beq.n	80006aa <__aeabi_dmul+0x1a6>
 80006ba:	ea41 0106 	orr.w	r1, r1, r6
 80006be:	f095 0f00 	teq	r5, #0
 80006c2:	bf18      	it	ne
 80006c4:	4770      	bxne	lr
 80006c6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006ca:	0052      	lsls	r2, r2, #1
 80006cc:	eb43 0303 	adc.w	r3, r3, r3
 80006d0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006d4:	bf08      	it	eq
 80006d6:	3d01      	subeq	r5, #1
 80006d8:	d0f7      	beq.n	80006ca <__aeabi_dmul+0x1c6>
 80006da:	ea43 0306 	orr.w	r3, r3, r6
 80006de:	4770      	bx	lr
 80006e0:	ea94 0f0c 	teq	r4, ip
 80006e4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006e8:	bf18      	it	ne
 80006ea:	ea95 0f0c 	teqne	r5, ip
 80006ee:	d00c      	beq.n	800070a <__aeabi_dmul+0x206>
 80006f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f4:	bf18      	it	ne
 80006f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006fa:	d1d1      	bne.n	80006a0 <__aeabi_dmul+0x19c>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f04f 0000 	mov.w	r0, #0
 8000708:	bd70      	pop	{r4, r5, r6, pc}
 800070a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800070e:	bf06      	itte	eq
 8000710:	4610      	moveq	r0, r2
 8000712:	4619      	moveq	r1, r3
 8000714:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000718:	d019      	beq.n	800074e <__aeabi_dmul+0x24a>
 800071a:	ea94 0f0c 	teq	r4, ip
 800071e:	d102      	bne.n	8000726 <__aeabi_dmul+0x222>
 8000720:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000724:	d113      	bne.n	800074e <__aeabi_dmul+0x24a>
 8000726:	ea95 0f0c 	teq	r5, ip
 800072a:	d105      	bne.n	8000738 <__aeabi_dmul+0x234>
 800072c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000730:	bf1c      	itt	ne
 8000732:	4610      	movne	r0, r2
 8000734:	4619      	movne	r1, r3
 8000736:	d10a      	bne.n	800074e <__aeabi_dmul+0x24a>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000744:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000748:	f04f 0000 	mov.w	r0, #0
 800074c:	bd70      	pop	{r4, r5, r6, pc}
 800074e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000752:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000756:	bd70      	pop	{r4, r5, r6, pc}

08000758 <__aeabi_ddiv>:
 8000758:	b570      	push	{r4, r5, r6, lr}
 800075a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800075e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000762:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000766:	bf1d      	ittte	ne
 8000768:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800076c:	ea94 0f0c 	teqne	r4, ip
 8000770:	ea95 0f0c 	teqne	r5, ip
 8000774:	f000 f8a7 	bleq	80008c6 <__aeabi_ddiv+0x16e>
 8000778:	eba4 0405 	sub.w	r4, r4, r5
 800077c:	ea81 0e03 	eor.w	lr, r1, r3
 8000780:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000784:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000788:	f000 8088 	beq.w	800089c <__aeabi_ddiv+0x144>
 800078c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000790:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000794:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000798:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800079c:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007a0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007a4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007a8:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007ac:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007b0:	429d      	cmp	r5, r3
 80007b2:	bf08      	it	eq
 80007b4:	4296      	cmpeq	r6, r2
 80007b6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007ba:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007be:	d202      	bcs.n	80007c6 <__aeabi_ddiv+0x6e>
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	1ab6      	subs	r6, r6, r2
 80007c8:	eb65 0503 	sbc.w	r5, r5, r3
 80007cc:	085b      	lsrs	r3, r3, #1
 80007ce:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007d6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 000c 	orrcs.w	r0, r0, ip
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	ebb6 0e02 	subs.w	lr, r6, r2
 800080e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000812:	bf22      	ittt	cs
 8000814:	1ab6      	subcs	r6, r6, r2
 8000816:	4675      	movcs	r5, lr
 8000818:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800081c:	085b      	lsrs	r3, r3, #1
 800081e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000822:	ebb6 0e02 	subs.w	lr, r6, r2
 8000826:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082a:	bf22      	ittt	cs
 800082c:	1ab6      	subcs	r6, r6, r2
 800082e:	4675      	movcs	r5, lr
 8000830:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000834:	ea55 0e06 	orrs.w	lr, r5, r6
 8000838:	d018      	beq.n	800086c <__aeabi_ddiv+0x114>
 800083a:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800083e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000842:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000846:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800084a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800084e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000852:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000856:	d1c0      	bne.n	80007da <__aeabi_ddiv+0x82>
 8000858:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800085c:	d10b      	bne.n	8000876 <__aeabi_ddiv+0x11e>
 800085e:	ea41 0100 	orr.w	r1, r1, r0
 8000862:	f04f 0000 	mov.w	r0, #0
 8000866:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800086a:	e7b6      	b.n	80007da <__aeabi_ddiv+0x82>
 800086c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000870:	bf04      	itt	eq
 8000872:	4301      	orreq	r1, r0
 8000874:	2000      	moveq	r0, #0
 8000876:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800087a:	bf88      	it	hi
 800087c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000880:	f63f aeaf 	bhi.w	80005e2 <__aeabi_dmul+0xde>
 8000884:	ebb5 0c03 	subs.w	ip, r5, r3
 8000888:	bf04      	itt	eq
 800088a:	ebb6 0c02 	subseq.w	ip, r6, r2
 800088e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000892:	f150 0000 	adcs.w	r0, r0, #0
 8000896:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800089a:	bd70      	pop	{r4, r5, r6, pc}
 800089c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008a0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008a4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008a8:	bfc2      	ittt	gt
 80008aa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ae:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008b2:	bd70      	popgt	{r4, r5, r6, pc}
 80008b4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008b8:	f04f 0e00 	mov.w	lr, #0
 80008bc:	3c01      	subs	r4, #1
 80008be:	e690      	b.n	80005e2 <__aeabi_dmul+0xde>
 80008c0:	ea45 0e06 	orr.w	lr, r5, r6
 80008c4:	e68d      	b.n	80005e2 <__aeabi_dmul+0xde>
 80008c6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008ca:	ea94 0f0c 	teq	r4, ip
 80008ce:	bf08      	it	eq
 80008d0:	ea95 0f0c 	teqeq	r5, ip
 80008d4:	f43f af3b 	beq.w	800074e <__aeabi_dmul+0x24a>
 80008d8:	ea94 0f0c 	teq	r4, ip
 80008dc:	d10a      	bne.n	80008f4 <__aeabi_ddiv+0x19c>
 80008de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008e2:	f47f af34 	bne.w	800074e <__aeabi_dmul+0x24a>
 80008e6:	ea95 0f0c 	teq	r5, ip
 80008ea:	f47f af25 	bne.w	8000738 <__aeabi_dmul+0x234>
 80008ee:	4610      	mov	r0, r2
 80008f0:	4619      	mov	r1, r3
 80008f2:	e72c      	b.n	800074e <__aeabi_dmul+0x24a>
 80008f4:	ea95 0f0c 	teq	r5, ip
 80008f8:	d106      	bne.n	8000908 <__aeabi_ddiv+0x1b0>
 80008fa:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008fe:	f43f aefd 	beq.w	80006fc <__aeabi_dmul+0x1f8>
 8000902:	4610      	mov	r0, r2
 8000904:	4619      	mov	r1, r3
 8000906:	e722      	b.n	800074e <__aeabi_dmul+0x24a>
 8000908:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800090c:	bf18      	it	ne
 800090e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000912:	f47f aec5 	bne.w	80006a0 <__aeabi_dmul+0x19c>
 8000916:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800091a:	f47f af0d 	bne.w	8000738 <__aeabi_dmul+0x234>
 800091e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000922:	f47f aeeb 	bne.w	80006fc <__aeabi_dmul+0x1f8>
 8000926:	e712      	b.n	800074e <__aeabi_dmul+0x24a>

08000928 <__gedf2>:
 8000928:	f04f 3cff 	mov.w	ip, #4294967295
 800092c:	e006      	b.n	800093c <__cmpdf2+0x4>
 800092e:	bf00      	nop

08000930 <__ledf2>:
 8000930:	f04f 0c01 	mov.w	ip, #1
 8000934:	e002      	b.n	800093c <__cmpdf2+0x4>
 8000936:	bf00      	nop

08000938 <__cmpdf2>:
 8000938:	f04f 0c01 	mov.w	ip, #1
 800093c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000940:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000944:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000948:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800094c:	bf18      	it	ne
 800094e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000952:	d01b      	beq.n	800098c <__cmpdf2+0x54>
 8000954:	b001      	add	sp, #4
 8000956:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800095a:	bf0c      	ite	eq
 800095c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000960:	ea91 0f03 	teqne	r1, r3
 8000964:	bf02      	ittt	eq
 8000966:	ea90 0f02 	teqeq	r0, r2
 800096a:	2000      	moveq	r0, #0
 800096c:	4770      	bxeq	lr
 800096e:	f110 0f00 	cmn.w	r0, #0
 8000972:	ea91 0f03 	teq	r1, r3
 8000976:	bf58      	it	pl
 8000978:	4299      	cmppl	r1, r3
 800097a:	bf08      	it	eq
 800097c:	4290      	cmpeq	r0, r2
 800097e:	bf2c      	ite	cs
 8000980:	17d8      	asrcs	r0, r3, #31
 8000982:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000986:	f040 0001 	orr.w	r0, r0, #1
 800098a:	4770      	bx	lr
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	d102      	bne.n	800099c <__cmpdf2+0x64>
 8000996:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800099a:	d107      	bne.n	80009ac <__cmpdf2+0x74>
 800099c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009a4:	d1d6      	bne.n	8000954 <__cmpdf2+0x1c>
 80009a6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009aa:	d0d3      	beq.n	8000954 <__cmpdf2+0x1c>
 80009ac:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009b0:	4770      	bx	lr
 80009b2:	bf00      	nop

080009b4 <__aeabi_cdrcmple>:
 80009b4:	4684      	mov	ip, r0
 80009b6:	4610      	mov	r0, r2
 80009b8:	4662      	mov	r2, ip
 80009ba:	468c      	mov	ip, r1
 80009bc:	4619      	mov	r1, r3
 80009be:	4663      	mov	r3, ip
 80009c0:	e000      	b.n	80009c4 <__aeabi_cdcmpeq>
 80009c2:	bf00      	nop

080009c4 <__aeabi_cdcmpeq>:
 80009c4:	b501      	push	{r0, lr}
 80009c6:	f7ff ffb7 	bl	8000938 <__cmpdf2>
 80009ca:	2800      	cmp	r0, #0
 80009cc:	bf48      	it	mi
 80009ce:	f110 0f00 	cmnmi.w	r0, #0
 80009d2:	bd01      	pop	{r0, pc}

080009d4 <__aeabi_dcmpeq>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff fff4 	bl	80009c4 <__aeabi_cdcmpeq>
 80009dc:	bf0c      	ite	eq
 80009de:	2001      	moveq	r0, #1
 80009e0:	2000      	movne	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmplt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffea 	bl	80009c4 <__aeabi_cdcmpeq>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_dcmple>:
 80009fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a00:	f7ff ffe0 	bl	80009c4 <__aeabi_cdcmpeq>
 8000a04:	bf94      	ite	ls
 8000a06:	2001      	movls	r0, #1
 8000a08:	2000      	movhi	r0, #0
 8000a0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0e:	bf00      	nop

08000a10 <__aeabi_dcmpge>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff ffce 	bl	80009b4 <__aeabi_cdrcmple>
 8000a18:	bf94      	ite	ls
 8000a1a:	2001      	movls	r0, #1
 8000a1c:	2000      	movhi	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmpgt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffc4 	bl	80009b4 <__aeabi_cdrcmple>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmpun>:
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__aeabi_dcmpun+0x10>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d10a      	bne.n	8000a5e <__aeabi_dcmpun+0x26>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d102      	bne.n	8000a58 <__aeabi_dcmpun+0x20>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d102      	bne.n	8000a5e <__aeabi_dcmpun+0x26>
 8000a58:	f04f 0000 	mov.w	r0, #0
 8000a5c:	4770      	bx	lr
 8000a5e:	f04f 0001 	mov.w	r0, #1
 8000a62:	4770      	bx	lr

08000a64 <__aeabi_d2f>:
 8000a64:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a68:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a6c:	bf24      	itt	cs
 8000a6e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a72:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a76:	d90d      	bls.n	8000a94 <__aeabi_d2f+0x30>
 8000a78:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a7c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a80:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a84:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a88:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a8c:	bf08      	it	eq
 8000a8e:	f020 0001 	biceq.w	r0, r0, #1
 8000a92:	4770      	bx	lr
 8000a94:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a98:	d121      	bne.n	8000ade <__aeabi_d2f+0x7a>
 8000a9a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a9e:	bfbc      	itt	lt
 8000aa0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000aa4:	4770      	bxlt	lr
 8000aa6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000aaa:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000aae:	f1c2 0218 	rsb	r2, r2, #24
 8000ab2:	f1c2 0c20 	rsb	ip, r2, #32
 8000ab6:	fa10 f30c 	lsls.w	r3, r0, ip
 8000aba:	fa20 f002 	lsr.w	r0, r0, r2
 8000abe:	bf18      	it	ne
 8000ac0:	f040 0001 	orrne.w	r0, r0, #1
 8000ac4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ac8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000acc:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ad0:	ea40 000c 	orr.w	r0, r0, ip
 8000ad4:	fa23 f302 	lsr.w	r3, r3, r2
 8000ad8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000adc:	e7cc      	b.n	8000a78 <__aeabi_d2f+0x14>
 8000ade:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ae2:	d107      	bne.n	8000af4 <__aeabi_d2f+0x90>
 8000ae4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ae8:	bf1e      	ittt	ne
 8000aea:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000aee:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000af2:	4770      	bxne	lr
 8000af4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000af8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000afc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b00:	4770      	bx	lr
 8000b02:	bf00      	nop

08000b04 <__aeabi_frsub>:
 8000b04:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b08:	e002      	b.n	8000b10 <__addsf3>
 8000b0a:	bf00      	nop

08000b0c <__aeabi_fsub>:
 8000b0c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b10 <__addsf3>:
 8000b10:	0042      	lsls	r2, r0, #1
 8000b12:	bf1f      	itttt	ne
 8000b14:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b18:	ea92 0f03 	teqne	r2, r3
 8000b1c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b20:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b24:	d06a      	beq.n	8000bfc <__addsf3+0xec>
 8000b26:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b2a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b2e:	bfc1      	itttt	gt
 8000b30:	18d2      	addgt	r2, r2, r3
 8000b32:	4041      	eorgt	r1, r0
 8000b34:	4048      	eorgt	r0, r1
 8000b36:	4041      	eorgt	r1, r0
 8000b38:	bfb8      	it	lt
 8000b3a:	425b      	neglt	r3, r3
 8000b3c:	2b19      	cmp	r3, #25
 8000b3e:	bf88      	it	hi
 8000b40:	4770      	bxhi	lr
 8000b42:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b46:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b4a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b4e:	bf18      	it	ne
 8000b50:	4240      	negne	r0, r0
 8000b52:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b56:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b5a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b5e:	bf18      	it	ne
 8000b60:	4249      	negne	r1, r1
 8000b62:	ea92 0f03 	teq	r2, r3
 8000b66:	d03f      	beq.n	8000be8 <__addsf3+0xd8>
 8000b68:	f1a2 0201 	sub.w	r2, r2, #1
 8000b6c:	fa41 fc03 	asr.w	ip, r1, r3
 8000b70:	eb10 000c 	adds.w	r0, r0, ip
 8000b74:	f1c3 0320 	rsb	r3, r3, #32
 8000b78:	fa01 f103 	lsl.w	r1, r1, r3
 8000b7c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b80:	d502      	bpl.n	8000b88 <__addsf3+0x78>
 8000b82:	4249      	negs	r1, r1
 8000b84:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b88:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b8c:	d313      	bcc.n	8000bb6 <__addsf3+0xa6>
 8000b8e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b92:	d306      	bcc.n	8000ba2 <__addsf3+0x92>
 8000b94:	0840      	lsrs	r0, r0, #1
 8000b96:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b9a:	f102 0201 	add.w	r2, r2, #1
 8000b9e:	2afe      	cmp	r2, #254	; 0xfe
 8000ba0:	d251      	bcs.n	8000c46 <__addsf3+0x136>
 8000ba2:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000ba6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000baa:	bf08      	it	eq
 8000bac:	f020 0001 	biceq.w	r0, r0, #1
 8000bb0:	ea40 0003 	orr.w	r0, r0, r3
 8000bb4:	4770      	bx	lr
 8000bb6:	0049      	lsls	r1, r1, #1
 8000bb8:	eb40 0000 	adc.w	r0, r0, r0
 8000bbc:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000bc0:	f1a2 0201 	sub.w	r2, r2, #1
 8000bc4:	d1ed      	bne.n	8000ba2 <__addsf3+0x92>
 8000bc6:	fab0 fc80 	clz	ip, r0
 8000bca:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bce:	ebb2 020c 	subs.w	r2, r2, ip
 8000bd2:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bd6:	bfaa      	itet	ge
 8000bd8:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000bdc:	4252      	neglt	r2, r2
 8000bde:	4318      	orrge	r0, r3
 8000be0:	bfbc      	itt	lt
 8000be2:	40d0      	lsrlt	r0, r2
 8000be4:	4318      	orrlt	r0, r3
 8000be6:	4770      	bx	lr
 8000be8:	f092 0f00 	teq	r2, #0
 8000bec:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000bf0:	bf06      	itte	eq
 8000bf2:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000bf6:	3201      	addeq	r2, #1
 8000bf8:	3b01      	subne	r3, #1
 8000bfa:	e7b5      	b.n	8000b68 <__addsf3+0x58>
 8000bfc:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c00:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c04:	bf18      	it	ne
 8000c06:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c0a:	d021      	beq.n	8000c50 <__addsf3+0x140>
 8000c0c:	ea92 0f03 	teq	r2, r3
 8000c10:	d004      	beq.n	8000c1c <__addsf3+0x10c>
 8000c12:	f092 0f00 	teq	r2, #0
 8000c16:	bf08      	it	eq
 8000c18:	4608      	moveq	r0, r1
 8000c1a:	4770      	bx	lr
 8000c1c:	ea90 0f01 	teq	r0, r1
 8000c20:	bf1c      	itt	ne
 8000c22:	2000      	movne	r0, #0
 8000c24:	4770      	bxne	lr
 8000c26:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c2a:	d104      	bne.n	8000c36 <__addsf3+0x126>
 8000c2c:	0040      	lsls	r0, r0, #1
 8000c2e:	bf28      	it	cs
 8000c30:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c34:	4770      	bx	lr
 8000c36:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c3a:	bf3c      	itt	cc
 8000c3c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c40:	4770      	bxcc	lr
 8000c42:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c46:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c4a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c4e:	4770      	bx	lr
 8000c50:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c54:	bf16      	itet	ne
 8000c56:	4608      	movne	r0, r1
 8000c58:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c5c:	4601      	movne	r1, r0
 8000c5e:	0242      	lsls	r2, r0, #9
 8000c60:	bf06      	itte	eq
 8000c62:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c66:	ea90 0f01 	teqeq	r0, r1
 8000c6a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c6e:	4770      	bx	lr

08000c70 <__aeabi_ui2f>:
 8000c70:	f04f 0300 	mov.w	r3, #0
 8000c74:	e004      	b.n	8000c80 <__aeabi_i2f+0x8>
 8000c76:	bf00      	nop

08000c78 <__aeabi_i2f>:
 8000c78:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c7c:	bf48      	it	mi
 8000c7e:	4240      	negmi	r0, r0
 8000c80:	ea5f 0c00 	movs.w	ip, r0
 8000c84:	bf08      	it	eq
 8000c86:	4770      	bxeq	lr
 8000c88:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c8c:	4601      	mov	r1, r0
 8000c8e:	f04f 0000 	mov.w	r0, #0
 8000c92:	e01c      	b.n	8000cce <__aeabi_l2f+0x2a>

08000c94 <__aeabi_ul2f>:
 8000c94:	ea50 0201 	orrs.w	r2, r0, r1
 8000c98:	bf08      	it	eq
 8000c9a:	4770      	bxeq	lr
 8000c9c:	f04f 0300 	mov.w	r3, #0
 8000ca0:	e00a      	b.n	8000cb8 <__aeabi_l2f+0x14>
 8000ca2:	bf00      	nop

08000ca4 <__aeabi_l2f>:
 8000ca4:	ea50 0201 	orrs.w	r2, r0, r1
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cb0:	d502      	bpl.n	8000cb8 <__aeabi_l2f+0x14>
 8000cb2:	4240      	negs	r0, r0
 8000cb4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cb8:	ea5f 0c01 	movs.w	ip, r1
 8000cbc:	bf02      	ittt	eq
 8000cbe:	4684      	moveq	ip, r0
 8000cc0:	4601      	moveq	r1, r0
 8000cc2:	2000      	moveq	r0, #0
 8000cc4:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cc8:	bf08      	it	eq
 8000cca:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cce:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cd2:	fabc f28c 	clz	r2, ip
 8000cd6:	3a08      	subs	r2, #8
 8000cd8:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000cdc:	db10      	blt.n	8000d00 <__aeabi_l2f+0x5c>
 8000cde:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ce2:	4463      	add	r3, ip
 8000ce4:	fa00 fc02 	lsl.w	ip, r0, r2
 8000ce8:	f1c2 0220 	rsb	r2, r2, #32
 8000cec:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000cf0:	fa20 f202 	lsr.w	r2, r0, r2
 8000cf4:	eb43 0002 	adc.w	r0, r3, r2
 8000cf8:	bf08      	it	eq
 8000cfa:	f020 0001 	biceq.w	r0, r0, #1
 8000cfe:	4770      	bx	lr
 8000d00:	f102 0220 	add.w	r2, r2, #32
 8000d04:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d08:	f1c2 0220 	rsb	r2, r2, #32
 8000d0c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d10:	fa21 f202 	lsr.w	r2, r1, r2
 8000d14:	eb43 0002 	adc.w	r0, r3, r2
 8000d18:	bf08      	it	eq
 8000d1a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d1e:	4770      	bx	lr

08000d20 <__aeabi_fmul>:
 8000d20:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d24:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d28:	bf1e      	ittt	ne
 8000d2a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d2e:	ea92 0f0c 	teqne	r2, ip
 8000d32:	ea93 0f0c 	teqne	r3, ip
 8000d36:	d06f      	beq.n	8000e18 <__aeabi_fmul+0xf8>
 8000d38:	441a      	add	r2, r3
 8000d3a:	ea80 0c01 	eor.w	ip, r0, r1
 8000d3e:	0240      	lsls	r0, r0, #9
 8000d40:	bf18      	it	ne
 8000d42:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d46:	d01e      	beq.n	8000d86 <__aeabi_fmul+0x66>
 8000d48:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d4c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d50:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d54:	fba0 3101 	umull	r3, r1, r0, r1
 8000d58:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d5c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d60:	bf3e      	ittt	cc
 8000d62:	0049      	lslcc	r1, r1, #1
 8000d64:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d68:	005b      	lslcc	r3, r3, #1
 8000d6a:	ea40 0001 	orr.w	r0, r0, r1
 8000d6e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d72:	2afd      	cmp	r2, #253	; 0xfd
 8000d74:	d81d      	bhi.n	8000db2 <__aeabi_fmul+0x92>
 8000d76:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d7a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d7e:	bf08      	it	eq
 8000d80:	f020 0001 	biceq.w	r0, r0, #1
 8000d84:	4770      	bx	lr
 8000d86:	f090 0f00 	teq	r0, #0
 8000d8a:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d8e:	bf08      	it	eq
 8000d90:	0249      	lsleq	r1, r1, #9
 8000d92:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d96:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d9a:	3a7f      	subs	r2, #127	; 0x7f
 8000d9c:	bfc2      	ittt	gt
 8000d9e:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000da2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000da6:	4770      	bxgt	lr
 8000da8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dac:	f04f 0300 	mov.w	r3, #0
 8000db0:	3a01      	subs	r2, #1
 8000db2:	dc5d      	bgt.n	8000e70 <__aeabi_fmul+0x150>
 8000db4:	f112 0f19 	cmn.w	r2, #25
 8000db8:	bfdc      	itt	le
 8000dba:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000dbe:	4770      	bxle	lr
 8000dc0:	f1c2 0200 	rsb	r2, r2, #0
 8000dc4:	0041      	lsls	r1, r0, #1
 8000dc6:	fa21 f102 	lsr.w	r1, r1, r2
 8000dca:	f1c2 0220 	rsb	r2, r2, #32
 8000dce:	fa00 fc02 	lsl.w	ip, r0, r2
 8000dd2:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dd6:	f140 0000 	adc.w	r0, r0, #0
 8000dda:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000dde:	bf08      	it	eq
 8000de0:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000de4:	4770      	bx	lr
 8000de6:	f092 0f00 	teq	r2, #0
 8000dea:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000dee:	bf02      	ittt	eq
 8000df0:	0040      	lsleq	r0, r0, #1
 8000df2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000df6:	3a01      	subeq	r2, #1
 8000df8:	d0f9      	beq.n	8000dee <__aeabi_fmul+0xce>
 8000dfa:	ea40 000c 	orr.w	r0, r0, ip
 8000dfe:	f093 0f00 	teq	r3, #0
 8000e02:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e06:	bf02      	ittt	eq
 8000e08:	0049      	lsleq	r1, r1, #1
 8000e0a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e0e:	3b01      	subeq	r3, #1
 8000e10:	d0f9      	beq.n	8000e06 <__aeabi_fmul+0xe6>
 8000e12:	ea41 010c 	orr.w	r1, r1, ip
 8000e16:	e78f      	b.n	8000d38 <__aeabi_fmul+0x18>
 8000e18:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e1c:	ea92 0f0c 	teq	r2, ip
 8000e20:	bf18      	it	ne
 8000e22:	ea93 0f0c 	teqne	r3, ip
 8000e26:	d00a      	beq.n	8000e3e <__aeabi_fmul+0x11e>
 8000e28:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e2c:	bf18      	it	ne
 8000e2e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e32:	d1d8      	bne.n	8000de6 <__aeabi_fmul+0xc6>
 8000e34:	ea80 0001 	eor.w	r0, r0, r1
 8000e38:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e3c:	4770      	bx	lr
 8000e3e:	f090 0f00 	teq	r0, #0
 8000e42:	bf17      	itett	ne
 8000e44:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e48:	4608      	moveq	r0, r1
 8000e4a:	f091 0f00 	teqne	r1, #0
 8000e4e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e52:	d014      	beq.n	8000e7e <__aeabi_fmul+0x15e>
 8000e54:	ea92 0f0c 	teq	r2, ip
 8000e58:	d101      	bne.n	8000e5e <__aeabi_fmul+0x13e>
 8000e5a:	0242      	lsls	r2, r0, #9
 8000e5c:	d10f      	bne.n	8000e7e <__aeabi_fmul+0x15e>
 8000e5e:	ea93 0f0c 	teq	r3, ip
 8000e62:	d103      	bne.n	8000e6c <__aeabi_fmul+0x14c>
 8000e64:	024b      	lsls	r3, r1, #9
 8000e66:	bf18      	it	ne
 8000e68:	4608      	movne	r0, r1
 8000e6a:	d108      	bne.n	8000e7e <__aeabi_fmul+0x15e>
 8000e6c:	ea80 0001 	eor.w	r0, r0, r1
 8000e70:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e74:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e78:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e7c:	4770      	bx	lr
 8000e7e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e82:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e86:	4770      	bx	lr

08000e88 <__aeabi_fdiv>:
 8000e88:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e8c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e90:	bf1e      	ittt	ne
 8000e92:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e96:	ea92 0f0c 	teqne	r2, ip
 8000e9a:	ea93 0f0c 	teqne	r3, ip
 8000e9e:	d069      	beq.n	8000f74 <__aeabi_fdiv+0xec>
 8000ea0:	eba2 0203 	sub.w	r2, r2, r3
 8000ea4:	ea80 0c01 	eor.w	ip, r0, r1
 8000ea8:	0249      	lsls	r1, r1, #9
 8000eaa:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000eae:	d037      	beq.n	8000f20 <__aeabi_fdiv+0x98>
 8000eb0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000eb4:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000eb8:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ebc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ec0:	428b      	cmp	r3, r1
 8000ec2:	bf38      	it	cc
 8000ec4:	005b      	lslcc	r3, r3, #1
 8000ec6:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000eca:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ece:	428b      	cmp	r3, r1
 8000ed0:	bf24      	itt	cs
 8000ed2:	1a5b      	subcs	r3, r3, r1
 8000ed4:	ea40 000c 	orrcs.w	r0, r0, ip
 8000ed8:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000edc:	bf24      	itt	cs
 8000ede:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ee2:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000ee6:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000eea:	bf24      	itt	cs
 8000eec:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000ef0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000ef4:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000ef8:	bf24      	itt	cs
 8000efa:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000efe:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f02:	011b      	lsls	r3, r3, #4
 8000f04:	bf18      	it	ne
 8000f06:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f0a:	d1e0      	bne.n	8000ece <__aeabi_fdiv+0x46>
 8000f0c:	2afd      	cmp	r2, #253	; 0xfd
 8000f0e:	f63f af50 	bhi.w	8000db2 <__aeabi_fmul+0x92>
 8000f12:	428b      	cmp	r3, r1
 8000f14:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f18:	bf08      	it	eq
 8000f1a:	f020 0001 	biceq.w	r0, r0, #1
 8000f1e:	4770      	bx	lr
 8000f20:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f24:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f28:	327f      	adds	r2, #127	; 0x7f
 8000f2a:	bfc2      	ittt	gt
 8000f2c:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f30:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f34:	4770      	bxgt	lr
 8000f36:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f3a:	f04f 0300 	mov.w	r3, #0
 8000f3e:	3a01      	subs	r2, #1
 8000f40:	e737      	b.n	8000db2 <__aeabi_fmul+0x92>
 8000f42:	f092 0f00 	teq	r2, #0
 8000f46:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f4a:	bf02      	ittt	eq
 8000f4c:	0040      	lsleq	r0, r0, #1
 8000f4e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f52:	3a01      	subeq	r2, #1
 8000f54:	d0f9      	beq.n	8000f4a <__aeabi_fdiv+0xc2>
 8000f56:	ea40 000c 	orr.w	r0, r0, ip
 8000f5a:	f093 0f00 	teq	r3, #0
 8000f5e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f62:	bf02      	ittt	eq
 8000f64:	0049      	lsleq	r1, r1, #1
 8000f66:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f6a:	3b01      	subeq	r3, #1
 8000f6c:	d0f9      	beq.n	8000f62 <__aeabi_fdiv+0xda>
 8000f6e:	ea41 010c 	orr.w	r1, r1, ip
 8000f72:	e795      	b.n	8000ea0 <__aeabi_fdiv+0x18>
 8000f74:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f78:	ea92 0f0c 	teq	r2, ip
 8000f7c:	d108      	bne.n	8000f90 <__aeabi_fdiv+0x108>
 8000f7e:	0242      	lsls	r2, r0, #9
 8000f80:	f47f af7d 	bne.w	8000e7e <__aeabi_fmul+0x15e>
 8000f84:	ea93 0f0c 	teq	r3, ip
 8000f88:	f47f af70 	bne.w	8000e6c <__aeabi_fmul+0x14c>
 8000f8c:	4608      	mov	r0, r1
 8000f8e:	e776      	b.n	8000e7e <__aeabi_fmul+0x15e>
 8000f90:	ea93 0f0c 	teq	r3, ip
 8000f94:	d104      	bne.n	8000fa0 <__aeabi_fdiv+0x118>
 8000f96:	024b      	lsls	r3, r1, #9
 8000f98:	f43f af4c 	beq.w	8000e34 <__aeabi_fmul+0x114>
 8000f9c:	4608      	mov	r0, r1
 8000f9e:	e76e      	b.n	8000e7e <__aeabi_fmul+0x15e>
 8000fa0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fa4:	bf18      	it	ne
 8000fa6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000faa:	d1ca      	bne.n	8000f42 <__aeabi_fdiv+0xba>
 8000fac:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fb0:	f47f af5c 	bne.w	8000e6c <__aeabi_fmul+0x14c>
 8000fb4:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fb8:	f47f af3c 	bne.w	8000e34 <__aeabi_fmul+0x114>
 8000fbc:	e75f      	b.n	8000e7e <__aeabi_fmul+0x15e>
 8000fbe:	bf00      	nop

08000fc0 <__aeabi_f2iz>:
 8000fc0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fc4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000fc8:	d30f      	bcc.n	8000fea <__aeabi_f2iz+0x2a>
 8000fca:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000fce:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000fd2:	d90d      	bls.n	8000ff0 <__aeabi_f2iz+0x30>
 8000fd4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000fd8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000fdc:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000fe0:	fa23 f002 	lsr.w	r0, r3, r2
 8000fe4:	bf18      	it	ne
 8000fe6:	4240      	negne	r0, r0
 8000fe8:	4770      	bx	lr
 8000fea:	f04f 0000 	mov.w	r0, #0
 8000fee:	4770      	bx	lr
 8000ff0:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000ff4:	d101      	bne.n	8000ffa <__aeabi_f2iz+0x3a>
 8000ff6:	0242      	lsls	r2, r0, #9
 8000ff8:	d105      	bne.n	8001006 <__aeabi_f2iz+0x46>
 8000ffa:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000ffe:	bf08      	it	eq
 8001000:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001004:	4770      	bx	lr
 8001006:	f04f 0000 	mov.w	r0, #0
 800100a:	4770      	bx	lr

0800100c <LSM6DS3_readRawAccelX>:
//  Accelerometer section
//
//****************************************************************************//
LSM6DS3_status_t LSM6DS3_readRawAccelX( int16_t* pData )
{
	return LSM6DS3Core_readRegisterInt16( pData, LSM6DS3_ACC_GYRO_OUTX_L_XL );
 800100c:	2128      	movs	r1, #40	; 0x28
 800100e:	f000 b984 	b.w	800131a <LSM6DS3Core_readRegisterInt16>
	...

08001014 <LSM6DS3_calcAccel>:
}

//Compute acceleration value in milli-g from raw data
int32_t LSM6DS3_calcAccel( int16_t input )
{
	return (((int32_t)input * 61 * (LSM6DS3_settings.accelRange >> 1)) / 1000);
 8001014:	4b05      	ldr	r3, [pc, #20]	; (800102c <LSM6DS3_calcAccel+0x18>)
 8001016:	899a      	ldrh	r2, [r3, #12]
 8001018:	233d      	movs	r3, #61	; 0x3d
 800101a:	4358      	muls	r0, r3
}
 800101c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
	return (((int32_t)input * 61 * (LSM6DS3_settings.accelRange >> 1)) / 1000);
 8001020:	0852      	lsrs	r2, r2, #1
 8001022:	4350      	muls	r0, r2
}
 8001024:	fb90 f0f3 	sdiv	r0, r0, r3
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop
 800102c:	20000000 	.word	0x20000000

08001030 <LSM6DS3_readMgAccelX>:
{
 8001030:	b513      	push	{r0, r1, r4, lr}
 8001032:	4604      	mov	r4, r0
	status = LSM6DS3_readRawAccelX(&value);
 8001034:	f10d 0006 	add.w	r0, sp, #6
 8001038:	f7ff ffe8 	bl	800100c <LSM6DS3_readRawAccelX>
	if(status == IMU_SUCCESS){
 800103c:	4601      	mov	r1, r0
 800103e:	b920      	cbnz	r0, 800104a <LSM6DS3_readMgAccelX+0x1a>
		*pData = LSM6DS3_calcAccel(value);
 8001040:	f9bd 0006 	ldrsh.w	r0, [sp, #6]
 8001044:	f7ff ffe6 	bl	8001014 <LSM6DS3_calcAccel>
 8001048:	6020      	str	r0, [r4, #0]
}
 800104a:	4608      	mov	r0, r1
 800104c:	b002      	add	sp, #8
 800104e:	bd10      	pop	{r4, pc}

08001050 <LSM6DS3_readRawGyroX>:
//  Gyroscope section
//
//****************************************************************************//
LSM6DS3_status_t LSM6DS3_readRawGyroX( int16_t* pData )
{
	return LSM6DS3Core_readRegisterInt16( pData, LSM6DS3_ACC_GYRO_OUTX_L_G );
 8001050:	2122      	movs	r1, #34	; 0x22
 8001052:	f000 b962 	b.w	800131a <LSM6DS3Core_readRegisterInt16>

08001056 <LSM6DS3_readRawGyroY>:
	return status;
}

LSM6DS3_status_t LSM6DS3_readRawGyroY( int16_t* pData )
{
	return LSM6DS3Core_readRegisterInt16( pData, LSM6DS3_ACC_GYRO_OUTY_L_G );
 8001056:	2124      	movs	r1, #36	; 0x24
 8001058:	f000 b95f 	b.w	800131a <LSM6DS3Core_readRegisterInt16>

0800105c <LSM6DS3_calcGyro>:
}

//Compute rotation value in milli-deg/sec from raw data
int32_t LSM6DS3_calcGyro( int16_t input )
{
	uint8_t gyroRangeDivisor = LSM6DS3_settings.gyroRange / 125;
 800105c:	4b09      	ldr	r3, [pc, #36]	; (8001084 <LSM6DS3_calcGyro+0x28>)
 800105e:	885b      	ldrh	r3, [r3, #2]
	if ( LSM6DS3_settings.gyroRange == 245 ) {
 8001060:	2bf5      	cmp	r3, #245	; 0xf5
	uint8_t gyroRangeDivisor = LSM6DS3_settings.gyroRange / 125;
 8001062:	bf1c      	itt	ne
 8001064:	227d      	movne	r2, #125	; 0x7d
 8001066:	fbb3 f3f2 	udivne	r3, r3, r2
		gyroRangeDivisor = 2;
	}

	return ( (int32_t)input * 4375 * (gyroRangeDivisor) / 1000 );
 800106a:	f241 1217 	movw	r2, #4375	; 0x1117
 800106e:	bf08      	it	eq
 8001070:	2302      	moveq	r3, #2
 8001072:	4350      	muls	r0, r2
 8001074:	b2db      	uxtb	r3, r3
 8001076:	4343      	muls	r3, r0
}
 8001078:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800107c:	fb93 f0f0 	sdiv	r0, r3, r0
 8001080:	4770      	bx	lr
 8001082:	bf00      	nop
 8001084:	20000000 	.word	0x20000000

08001088 <LSM6DS3_readMdpsGyroX>:
{
 8001088:	b513      	push	{r0, r1, r4, lr}
 800108a:	4604      	mov	r4, r0
	status = LSM6DS3_readRawGyroX(&value);
 800108c:	f10d 0006 	add.w	r0, sp, #6
 8001090:	f7ff ffde 	bl	8001050 <LSM6DS3_readRawGyroX>
	if(status == IMU_SUCCESS){
 8001094:	4601      	mov	r1, r0
 8001096:	b920      	cbnz	r0, 80010a2 <LSM6DS3_readMdpsGyroX+0x1a>
		*pData = LSM6DS3_calcGyro(value);
 8001098:	f9bd 0006 	ldrsh.w	r0, [sp, #6]
 800109c:	f7ff ffde 	bl	800105c <LSM6DS3_calcGyro>
 80010a0:	6020      	str	r0, [r4, #0]
}
 80010a2:	4608      	mov	r0, r1
 80010a4:	b002      	add	sp, #8
 80010a6:	bd10      	pop	{r4, pc}

080010a8 <LSM6DS3_readMdpsGyroY>:
{
 80010a8:	b513      	push	{r0, r1, r4, lr}
 80010aa:	4604      	mov	r4, r0
	status = LSM6DS3_readRawGyroY(&value);
 80010ac:	f10d 0006 	add.w	r0, sp, #6
 80010b0:	f7ff ffd1 	bl	8001056 <LSM6DS3_readRawGyroY>
	if(status == IMU_SUCCESS){
 80010b4:	4601      	mov	r1, r0
 80010b6:	b920      	cbnz	r0, 80010c2 <LSM6DS3_readMdpsGyroY+0x1a>
		*pData = LSM6DS3_calcGyro(value);
 80010b8:	f9bd 0006 	ldrsh.w	r0, [sp, #6]
 80010bc:	f7ff ffce 	bl	800105c <LSM6DS3_calcGyro>
 80010c0:	6020      	str	r0, [r4, #0]
}
 80010c2:	4608      	mov	r0, r1
 80010c4:	b002      	add	sp, #8
 80010c6:	bd10      	pop	{r4, pc}

080010c8 <LSM6DS3_begin_accel>:

/* Private functions -------------------------------------------------------------*/

LSM6DS3_status_t LSM6DS3_begin_accel(){

	uint8_t dataToWrite = 0;	//Temporary variable
 80010c8:	2300      	movs	r3, #0
LSM6DS3_status_t LSM6DS3_begin_accel(){
 80010ca:	b513      	push	{r0, r1, r4, lr}
	LSM6DS3_status_t status = IMU_SUCCESS;

	//Build config reg
	//First patch in filter bandwidth
	switch (LSM6DS3_settings.accelBandWidth) {
 80010cc:	4c45      	ldr	r4, [pc, #276]	; (80011e4 <LSM6DS3_begin_accel+0x11c>)
	uint8_t dataToWrite = 0;	//Temporary variable
 80010ce:	f88d 3007 	strb.w	r3, [sp, #7]
	switch (LSM6DS3_settings.accelBandWidth) {
 80010d2:	8a23      	ldrh	r3, [r4, #16]
 80010d4:	2b64      	cmp	r3, #100	; 0x64
 80010d6:	d01e      	beq.n	8001116 <LSM6DS3_begin_accel+0x4e>
 80010d8:	2bc8      	cmp	r3, #200	; 0xc8
 80010da:	d01e      	beq.n	800111a <LSM6DS3_begin_accel+0x52>
 80010dc:	2b32      	cmp	r3, #50	; 0x32
 80010de:	d102      	bne.n	80010e6 <LSM6DS3_begin_accel+0x1e>
	case 50:
		dataToWrite |= LSM6DS3_ACC_GYRO_BW_XL_50Hz;
 80010e0:	2303      	movs	r3, #3
		break;
	case 100:
		dataToWrite |= LSM6DS3_ACC_GYRO_BW_XL_100Hz;
		break;
	case 200:
		dataToWrite |= LSM6DS3_ACC_GYRO_BW_XL_200Hz;
 80010e2:	f88d 3007 	strb.w	r3, [sp, #7]
		dataToWrite |= LSM6DS3_ACC_GYRO_BW_XL_400Hz;
		break;
	}

	//Next, patch in full scale
	switch (LSM6DS3_settings.accelRange) {
 80010e6:	89a2      	ldrh	r2, [r4, #12]
 80010e8:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80010ec:	2a04      	cmp	r2, #4
 80010ee:	d016      	beq.n	800111e <LSM6DS3_begin_accel+0x56>
 80010f0:	2a08      	cmp	r2, #8
 80010f2:	d019      	beq.n	8001128 <LSM6DS3_begin_accel+0x60>
 80010f4:	2a02      	cmp	r2, #2
 80010f6:	d11a      	bne.n	800112e <LSM6DS3_begin_accel+0x66>
		dataToWrite |= LSM6DS3_ACC_GYRO_FS_XL_16g;
		break;
	}

	//Lastly, patch in accelerometer ODR
	switch (LSM6DS3_settings.accelSampleRate) {
 80010f8:	89e2      	ldrh	r2, [r4, #14]
 80010fa:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80010fe:	f5b2 7fd0 	cmp.w	r2, #416	; 0x1a0
 8001102:	d063      	beq.n	80011cc <LSM6DS3_begin_accel+0x104>
 8001104:	d81d      	bhi.n	8001142 <LSM6DS3_begin_accel+0x7a>
 8001106:	2a1a      	cmp	r2, #26
 8001108:	d05a      	beq.n	80011c0 <LSM6DS3_begin_accel+0xf8>
 800110a:	d813      	bhi.n	8001134 <LSM6DS3_begin_accel+0x6c>
 800110c:	2a0d      	cmp	r2, #13
 800110e:	d033      	beq.n	8001178 <LSM6DS3_begin_accel+0xb0>
	case 52:
		dataToWrite |= LSM6DS3_ACC_GYRO_ODR_XL_52Hz;
		break;
	default:  //Set default to 104
	case 104:
		dataToWrite |= LSM6DS3_ACC_GYRO_ODR_XL_104Hz;
 8001110:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001114:	e032      	b.n	800117c <LSM6DS3_begin_accel+0xb4>
		dataToWrite |= LSM6DS3_ACC_GYRO_BW_XL_100Hz;
 8001116:	2302      	movs	r3, #2
 8001118:	e7e3      	b.n	80010e2 <LSM6DS3_begin_accel+0x1a>
		dataToWrite |= LSM6DS3_ACC_GYRO_BW_XL_200Hz;
 800111a:	2301      	movs	r3, #1
 800111c:	e7e1      	b.n	80010e2 <LSM6DS3_begin_accel+0x1a>
		dataToWrite |= LSM6DS3_ACC_GYRO_FS_XL_4g;
 800111e:	f043 0308 	orr.w	r3, r3, #8
		dataToWrite |= LSM6DS3_ACC_GYRO_FS_XL_16g;
 8001122:	f88d 3007 	strb.w	r3, [sp, #7]
		break;
 8001126:	e7e7      	b.n	80010f8 <LSM6DS3_begin_accel+0x30>
		dataToWrite |= LSM6DS3_ACC_GYRO_FS_XL_8g;
 8001128:	f043 030c 	orr.w	r3, r3, #12
 800112c:	e7f9      	b.n	8001122 <LSM6DS3_begin_accel+0x5a>
		dataToWrite |= LSM6DS3_ACC_GYRO_FS_XL_16g;
 800112e:	f043 0304 	orr.w	r3, r3, #4
 8001132:	e7f6      	b.n	8001122 <LSM6DS3_begin_accel+0x5a>
	switch (LSM6DS3_settings.accelSampleRate) {
 8001134:	2a34      	cmp	r2, #52	; 0x34
 8001136:	d046      	beq.n	80011c6 <LSM6DS3_begin_accel+0xfe>
 8001138:	2ad0      	cmp	r2, #208	; 0xd0
 800113a:	d1e9      	bne.n	8001110 <LSM6DS3_begin_accel+0x48>
		break;
	case 208:
		dataToWrite |= LSM6DS3_ACC_GYRO_ODR_XL_208Hz;
 800113c:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 8001140:	e01c      	b.n	800117c <LSM6DS3_begin_accel+0xb4>
	switch (LSM6DS3_settings.accelSampleRate) {
 8001142:	f640 5102 	movw	r1, #3330	; 0xd02
 8001146:	428a      	cmp	r2, r1
 8001148:	d046      	beq.n	80011d8 <LSM6DS3_begin_accel+0x110>
 800114a:	d80a      	bhi.n	8001162 <LSM6DS3_begin_accel+0x9a>
 800114c:	f240 3141 	movw	r1, #833	; 0x341
 8001150:	428a      	cmp	r2, r1
 8001152:	d03e      	beq.n	80011d2 <LSM6DS3_begin_accel+0x10a>
 8001154:	f240 617c 	movw	r1, #1660	; 0x67c
 8001158:	428a      	cmp	r2, r1
 800115a:	d1d9      	bne.n	8001110 <LSM6DS3_begin_accel+0x48>
		break;
	case 833:
		dataToWrite |= LSM6DS3_ACC_GYRO_ODR_XL_833Hz;
		break;
	case 1660:
		dataToWrite |= LSM6DS3_ACC_GYRO_ODR_XL_1660Hz;
 800115c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001160:	e00c      	b.n	800117c <LSM6DS3_begin_accel+0xb4>
	switch (LSM6DS3_settings.accelSampleRate) {
 8001162:	f641 2104 	movw	r1, #6660	; 0x1a04
 8001166:	428a      	cmp	r2, r1
 8001168:	d039      	beq.n	80011de <LSM6DS3_begin_accel+0x116>
 800116a:	f243 4112 	movw	r1, #13330	; 0x3412
 800116e:	428a      	cmp	r2, r1
 8001170:	d1ce      	bne.n	8001110 <LSM6DS3_begin_accel+0x48>
		break;
	case 6660:
		dataToWrite |= LSM6DS3_ACC_GYRO_ODR_XL_6660Hz;
		break;
	case 13330:
		dataToWrite |= LSM6DS3_ACC_GYRO_ODR_XL_13330Hz;
 8001172:	f063 034f 	orn	r3, r3, #79	; 0x4f
 8001176:	e001      	b.n	800117c <LSM6DS3_begin_accel+0xb4>
		dataToWrite |= LSM6DS3_ACC_GYRO_ODR_XL_13Hz;
 8001178:	f043 0310 	orr.w	r3, r3, #16
		dataToWrite |= LSM6DS3_ACC_GYRO_ODR_XL_13330Hz;
 800117c:	f88d 3007 	strb.w	r3, [sp, #7]
		break;
	}

	//Now, write the patched together data
	status = LSM6DS3Core_writeRegister(LSM6DS3_ACC_GYRO_CTRL1_XL, dataToWrite);
 8001180:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8001184:	2010      	movs	r0, #16
 8001186:	f000 f8d7 	bl	8001338 <LSM6DS3Core_writeRegister>

	//Set the ODR bit
	if(status == IMU_SUCCESS){
 800118a:	b9b8      	cbnz	r0, 80011bc <LSM6DS3_begin_accel+0xf4>
		status = LSM6DS3Core_readRegister(&dataToWrite, LSM6DS3_ACC_GYRO_CTRL4_C);
 800118c:	2113      	movs	r1, #19
 800118e:	f10d 0007 	add.w	r0, sp, #7
 8001192:	f000 f88f 	bl	80012b4 <LSM6DS3Core_readRegister>
	}
	if(status == IMU_SUCCESS){
 8001196:	b988      	cbnz	r0, 80011bc <LSM6DS3_begin_accel+0xf4>
		dataToWrite &= ~((uint8_t)LSM6DS3_ACC_GYRO_BW_SCAL_ODR_ENABLED);
 8001198:	f89d 3007 	ldrb.w	r3, [sp, #7]
		if ( LSM6DS3_settings.accelODROff == 1) {
 800119c:	7ae2      	ldrb	r2, [r4, #11]
		dataToWrite &= ~((uint8_t)LSM6DS3_ACC_GYRO_BW_SCAL_ODR_ENABLED);
 800119e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
		if ( LSM6DS3_settings.accelODROff == 1) {
 80011a2:	2a01      	cmp	r2, #1
		dataToWrite &= ~((uint8_t)LSM6DS3_ACC_GYRO_BW_SCAL_ODR_ENABLED);
 80011a4:	f88d 3007 	strb.w	r3, [sp, #7]
			dataToWrite |= LSM6DS3_ACC_GYRO_BW_SCAL_ODR_ENABLED;
 80011a8:	bf04      	itt	eq
 80011aa:	f063 037f 	orneq	r3, r3, #127	; 0x7f
 80011ae:	f88d 3007 	strbeq.w	r3, [sp, #7]
		}
		status = LSM6DS3Core_writeRegister(LSM6DS3_ACC_GYRO_CTRL4_C, dataToWrite);
 80011b2:	f89d 1007 	ldrb.w	r1, [sp, #7]
 80011b6:	2013      	movs	r0, #19
 80011b8:	f000 f8be 	bl	8001338 <LSM6DS3Core_writeRegister>
	}

	return status;
}
 80011bc:	b002      	add	sp, #8
 80011be:	bd10      	pop	{r4, pc}
		dataToWrite |= LSM6DS3_ACC_GYRO_ODR_XL_26Hz;
 80011c0:	f043 0320 	orr.w	r3, r3, #32
 80011c4:	e7da      	b.n	800117c <LSM6DS3_begin_accel+0xb4>
		dataToWrite |= LSM6DS3_ACC_GYRO_ODR_XL_52Hz;
 80011c6:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 80011ca:	e7d7      	b.n	800117c <LSM6DS3_begin_accel+0xb4>
		dataToWrite |= LSM6DS3_ACC_GYRO_ODR_XL_416Hz;
 80011cc:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80011d0:	e7d4      	b.n	800117c <LSM6DS3_begin_accel+0xb4>
		dataToWrite |= LSM6DS3_ACC_GYRO_ODR_XL_833Hz;
 80011d2:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 80011d6:	e7d1      	b.n	800117c <LSM6DS3_begin_accel+0xb4>
		dataToWrite |= LSM6DS3_ACC_GYRO_ODR_XL_3330Hz;
 80011d8:	f063 036f 	orn	r3, r3, #111	; 0x6f
 80011dc:	e7ce      	b.n	800117c <LSM6DS3_begin_accel+0xb4>
		dataToWrite |= LSM6DS3_ACC_GYRO_ODR_XL_6660Hz;
 80011de:	f063 035f 	orn	r3, r3, #95	; 0x5f
 80011e2:	e7cb      	b.n	800117c <LSM6DS3_begin_accel+0xb4>
 80011e4:	20000000 	.word	0x20000000

080011e8 <LSM6DS3_begin_gyro>:
	uint8_t dataToWrite = 0; //Temporary variable
	LSM6DS3_status_t status = IMU_SUCCESS;

	//Build config reg
	//First, patch in full scale
	switch (LSM6DS3_settings.gyroRange) {
 80011e8:	4b22      	ldr	r3, [pc, #136]	; (8001274 <LSM6DS3_begin_gyro+0x8c>)
 80011ea:	885a      	ldrh	r2, [r3, #2]
 80011ec:	2af5      	cmp	r2, #245	; 0xf5
 80011ee:	d00c      	beq.n	800120a <LSM6DS3_begin_gyro+0x22>
 80011f0:	d803      	bhi.n	80011fa <LSM6DS3_begin_gyro+0x12>
 80011f2:	2a7d      	cmp	r2, #125	; 0x7d
 80011f4:	d01b      	beq.n	800122e <LSM6DS3_begin_gyro+0x46>
	case 1000:
		dataToWrite |= LSM6DS3_ACC_GYRO_FS_G_1000dps;
		break;
	default:  //Default to full 2000DPS range
	case 2000:
		dataToWrite |= LSM6DS3_ACC_GYRO_FS_G_2000dps;
 80011f6:	210c      	movs	r1, #12
		break;
 80011f8:	e008      	b.n	800120c <LSM6DS3_begin_gyro+0x24>
	switch (LSM6DS3_settings.gyroRange) {
 80011fa:	f5b2 7ffa 	cmp.w	r2, #500	; 0x1f4
 80011fe:	d014      	beq.n	800122a <LSM6DS3_begin_gyro+0x42>
 8001200:	f5b2 7f7a 	cmp.w	r2, #1000	; 0x3e8
 8001204:	d1f7      	bne.n	80011f6 <LSM6DS3_begin_gyro+0xe>
		dataToWrite |= LSM6DS3_ACC_GYRO_FS_G_1000dps;
 8001206:	2108      	movs	r1, #8
		break;
 8001208:	e000      	b.n	800120c <LSM6DS3_begin_gyro+0x24>
		dataToWrite |= LSM6DS3_ACC_GYRO_FS_G_245dps;
 800120a:	2100      	movs	r1, #0
	}
	//Lastly, patch in gyro ODR
	switch (LSM6DS3_settings.gyroSampleRate) {
 800120c:	889b      	ldrh	r3, [r3, #4]
 800120e:	2bd0      	cmp	r3, #208	; 0xd0
 8001210:	d026      	beq.n	8001260 <LSM6DS3_begin_gyro+0x78>
 8001212:	d80e      	bhi.n	8001232 <LSM6DS3_begin_gyro+0x4a>
 8001214:	2b1a      	cmp	r3, #26
 8001216:	d01a      	beq.n	800124e <LSM6DS3_begin_gyro+0x66>
 8001218:	2b34      	cmp	r3, #52	; 0x34
 800121a:	d01b      	beq.n	8001254 <LSM6DS3_begin_gyro+0x6c>
 800121c:	2b0d      	cmp	r3, #13
 800121e:	d11c      	bne.n	800125a <LSM6DS3_begin_gyro+0x72>
	case 13:
		dataToWrite |= LSM6DS3_ACC_GYRO_ODR_G_13Hz;
 8001220:	f041 0110 	orr.w	r1, r1, #16
		dataToWrite |= LSM6DS3_ACC_GYRO_ODR_G_1660Hz;
		break;
	}

	//Write the byte
	status = LSM6DS3Core_writeRegister(LSM6DS3_ACC_GYRO_CTRL2_G, dataToWrite);
 8001224:	2011      	movs	r0, #17
 8001226:	f000 b887 	b.w	8001338 <LSM6DS3Core_writeRegister>
		dataToWrite |= LSM6DS3_ACC_GYRO_FS_G_500dps;
 800122a:	2104      	movs	r1, #4
		break;
 800122c:	e7ee      	b.n	800120c <LSM6DS3_begin_gyro+0x24>
		dataToWrite |= LSM6DS3_ACC_GYRO_FS_125_ENABLED;
 800122e:	2102      	movs	r1, #2
 8001230:	e7ec      	b.n	800120c <LSM6DS3_begin_gyro+0x24>
	switch (LSM6DS3_settings.gyroSampleRate) {
 8001232:	f240 3241 	movw	r2, #833	; 0x341
 8001236:	4293      	cmp	r3, r2
 8001238:	d015      	beq.n	8001266 <LSM6DS3_begin_gyro+0x7e>
 800123a:	f240 627c 	movw	r2, #1660	; 0x67c
 800123e:	4293      	cmp	r3, r2
 8001240:	d014      	beq.n	800126c <LSM6DS3_begin_gyro+0x84>
 8001242:	f5b3 7fd0 	cmp.w	r3, #416	; 0x1a0
 8001246:	d108      	bne.n	800125a <LSM6DS3_begin_gyro+0x72>
		dataToWrite |= LSM6DS3_ACC_GYRO_ODR_G_416Hz;
 8001248:	f041 0160 	orr.w	r1, r1, #96	; 0x60
		break;
 800124c:	e7ea      	b.n	8001224 <LSM6DS3_begin_gyro+0x3c>
		dataToWrite |= LSM6DS3_ACC_GYRO_ODR_G_26Hz;
 800124e:	f041 0120 	orr.w	r1, r1, #32
		break;
 8001252:	e7e7      	b.n	8001224 <LSM6DS3_begin_gyro+0x3c>
		dataToWrite |= LSM6DS3_ACC_GYRO_ODR_G_52Hz;
 8001254:	f041 0130 	orr.w	r1, r1, #48	; 0x30
		break;
 8001258:	e7e4      	b.n	8001224 <LSM6DS3_begin_gyro+0x3c>
		dataToWrite |= LSM6DS3_ACC_GYRO_ODR_G_104Hz;
 800125a:	f041 0140 	orr.w	r1, r1, #64	; 0x40
		break;
 800125e:	e7e1      	b.n	8001224 <LSM6DS3_begin_gyro+0x3c>
		dataToWrite |= LSM6DS3_ACC_GYRO_ODR_G_208Hz;
 8001260:	f041 0150 	orr.w	r1, r1, #80	; 0x50
		break;
 8001264:	e7de      	b.n	8001224 <LSM6DS3_begin_gyro+0x3c>
		dataToWrite |= LSM6DS3_ACC_GYRO_ODR_G_833Hz;
 8001266:	f041 0170 	orr.w	r1, r1, #112	; 0x70
		break;
 800126a:	e7db      	b.n	8001224 <LSM6DS3_begin_gyro+0x3c>
		dataToWrite |= LSM6DS3_ACC_GYRO_ODR_G_1660Hz;
 800126c:	f041 0180 	orr.w	r1, r1, #128	; 0x80
		break;
 8001270:	e7d8      	b.n	8001224 <LSM6DS3_begin_gyro+0x3c>
 8001272:	bf00      	nop
 8001274:	20000000 	.word	0x20000000

08001278 <LSM6DS3_begin>:
{
 8001278:	b538      	push	{r3, r4, r5, lr}
 800127a:	4605      	mov	r5, r0
	returnError = LSM6DS3Core_beginCore();
 800127c:	f000 f827 	bl	80012ce <LSM6DS3Core_beginCore>
	if ( (returnError == IMU_SUCCESS) && (LSM6DS3_settings.accelEnabled == 1) ) {
 8001280:	b948      	cbnz	r0, 8001296 <LSM6DS3_begin+0x1e>
 8001282:	4c0b      	ldr	r4, [pc, #44]	; (80012b0 <LSM6DS3_begin+0x38>)
 8001284:	7aa2      	ldrb	r2, [r4, #10]
 8001286:	2a01      	cmp	r2, #1
 8001288:	d006      	beq.n	8001298 <LSM6DS3_begin+0x20>
	if ( (returnError == IMU_SUCCESS) && (LSM6DS3_settings.gyroEnabled == 1) ) {
 800128a:	7823      	ldrb	r3, [r4, #0]
 800128c:	2b01      	cmp	r3, #1
 800128e:	d108      	bne.n	80012a2 <LSM6DS3_begin+0x2a>
		returnError = LSM6DS3_begin_gyro();
 8001290:	f7ff ffaa 	bl	80011e8 <LSM6DS3_begin_gyro>
	if (returnError == IMU_SUCCESS){
 8001294:	b128      	cbz	r0, 80012a2 <LSM6DS3_begin+0x2a>
}
 8001296:	bd38      	pop	{r3, r4, r5, pc}
		returnError = LSM6DS3_begin_accel();
 8001298:	f7ff ff16 	bl	80010c8 <LSM6DS3_begin_accel>
	if ( (returnError == IMU_SUCCESS) && (LSM6DS3_settings.gyroEnabled == 1) ) {
 800129c:	2800      	cmp	r0, #0
 800129e:	d0f4      	beq.n	800128a <LSM6DS3_begin+0x12>
 80012a0:	bd38      	pop	{r3, r4, r5, pc}
		returnError = LSM6DS3Core_readRegister(result, LSM6DS3_ACC_GYRO_WHO_AM_I_REG);
 80012a2:	4628      	mov	r0, r5
}
 80012a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		returnError = LSM6DS3Core_readRegister(result, LSM6DS3_ACC_GYRO_WHO_AM_I_REG);
 80012a8:	210f      	movs	r1, #15
 80012aa:	f000 b803 	b.w	80012b4 <LSM6DS3Core_readRegister>
 80012ae:	bf00      	nop
 80012b0:	20000000 	.word	0x20000000

080012b4 <LSM6DS3Core_readRegister>:
//  Parameters:
//    *outputPointer -- Pass &variable (address of) to save read data to
//    offset -- register to read
//
//****************************************************************************//
LSM6DS3_status_t LSM6DS3Core_readRegister(uint8_t* outputPointer, uint8_t offset) {
 80012b4:	b507      	push	{r0, r1, r2, lr}
	LSM6DS3_status_t returnError = IMU_SUCCESS;

#if defined (I2C_MODE)
	if(MeSN_I2C_RegisterRead(I2CAddress, offset, 1, outputPointer, 1) != USER_OK){
 80012b6:	2201      	movs	r2, #1
 80012b8:	4603      	mov	r3, r0
 80012ba:	9200      	str	r2, [sp, #0]
 80012bc:	206b      	movs	r0, #107	; 0x6b
 80012be:	f000 fa5b 	bl	8001778 <MeSN_I2C_RegisterRead>
			returnError = IMU_ALL_ONES_WARNING;
		}
#endif

	return returnError;
}
 80012c2:	3000      	adds	r0, #0
 80012c4:	bf18      	it	ne
 80012c6:	2001      	movne	r0, #1
 80012c8:	b003      	add	sp, #12
 80012ca:	f85d fb04 	ldr.w	pc, [sp], #4

080012ce <LSM6DS3Core_beginCore>:
{
 80012ce:	b537      	push	{r0, r1, r2, r4, r5, lr}
	volatile uint8_t readCheck = 0;
 80012d0:	2400      	movs	r4, #0
 80012d2:	ad02      	add	r5, sp, #8
 80012d4:	f805 4d01 	strb.w	r4, [r5, #-1]!
	MeSN_I2C_Init();
 80012d8:	f000 f9b0 	bl	800163c <MeSN_I2C_Init>
	HAL_Delay(300);
 80012dc:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80012e0:	f000 fb1c 	bl	800191c <HAL_Delay>
	if (LSM6DS3Core_readRegister((uint8_t*)&readCheck, LSM6DS3_ACC_GYRO_WHO_AM_I_REG) == IMU_SUCCESS){
 80012e4:	210f      	movs	r1, #15
 80012e6:	4628      	mov	r0, r5
 80012e8:	f7ff ffe4 	bl	80012b4 <LSM6DS3Core_readRegister>
 80012ec:	b930      	cbnz	r0, 80012fc <LSM6DS3Core_beginCore+0x2e>
		if( readCheck != 0x69 )
 80012ee:	f89d 0007 	ldrb.w	r0, [sp, #7]
 80012f2:	3869      	subs	r0, #105	; 0x69
 80012f4:	bf18      	it	ne
 80012f6:	2001      	movne	r0, #1
}
 80012f8:	b003      	add	sp, #12
 80012fa:	bd30      	pop	{r4, r5, pc}
 80012fc:	4620      	mov	r0, r4
 80012fe:	e7fb      	b.n	80012f8 <LSM6DS3Core_beginCore+0x2a>

08001300 <LSM6DS3Core_readRegisterRegion>:
//    two bytes long and 3 bytes are requested, this will over-write some
//    other memory!
//
//****************************************************************************//
LSM6DS3_status_t LSM6DS3Core_readRegisterRegion(uint8_t *outputPointer , uint8_t offset, uint8_t length)
{
 8001300:	b507      	push	{r0, r1, r2, lr}
	LSM6DS3_status_t returnError = IMU_SUCCESS;

#if defined (I2C_MODE)
	if(MeSN_I2C_RegisterRead(I2CAddress, offset, 1, outputPointer, length) != USER_OK){
 8001302:	4603      	mov	r3, r0
 8001304:	9200      	str	r2, [sp, #0]
 8001306:	206b      	movs	r0, #107	; 0x6b
 8001308:	2201      	movs	r2, #1
 800130a:	f000 fa35 	bl	8001778 <MeSN_I2C_RegisterRead>
	// take the chip select high to de-select:
	digitalWrite(chipSelectPin, HIGH);
#endif

	return returnError;
}
 800130e:	3000      	adds	r0, #0
 8001310:	bf18      	it	ne
 8001312:	2001      	movne	r0, #1
 8001314:	b003      	add	sp, #12
 8001316:	f85d fb04 	ldr.w	pc, [sp], #4

0800131a <LSM6DS3Core_readRegisterInt16>:
//    *outputPointer -- Pass &variable (base address of) to save read data to
//    offset -- register to read
//
//****************************************************************************//
LSM6DS3_status_t LSM6DS3Core_readRegisterInt16( int16_t* outputPointer, uint8_t offset )
{
 800131a:	b513      	push	{r0, r1, r4, lr}
	uint8_t myBuffer[2];
	LSM6DS3_status_t returnError;

	returnError = LSM6DS3Core_readRegisterRegion(myBuffer, offset, 2);  //Does memory transfer
 800131c:	2202      	movs	r2, #2
{
 800131e:	4604      	mov	r4, r0
	returnError = LSM6DS3Core_readRegisterRegion(myBuffer, offset, 2);  //Does memory transfer
 8001320:	a801      	add	r0, sp, #4
 8001322:	f7ff ffed 	bl	8001300 <LSM6DS3Core_readRegisterRegion>
	*outputPointer = (((int16_t)myBuffer[1]) << 8) | ((int16_t)myBuffer[0]);
 8001326:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800132a:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800132e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001332:	8023      	strh	r3, [r4, #0]

	return returnError;
}
 8001334:	b002      	add	sp, #8
 8001336:	bd10      	pop	{r4, pc}

08001338 <LSM6DS3Core_writeRegister>:
//  Parameters:
//    offset -- register to write
//    dataToWrite -- 8 bit data to write to register
//
//****************************************************************************//
LSM6DS3_status_t LSM6DS3Core_writeRegister(uint8_t offset, uint8_t dataToWrite) {
 8001338:	b507      	push	{r0, r1, r2, lr}
	bufferToSend[0] = offset;
	bufferToSend[1] = dataToWrite;

#if defined (I2C_MODE)
	//Write the byte
	MeSN_I2C_Write(I2CAddress, bufferToSend, 2);
 800133a:	2202      	movs	r2, #2
	bufferToSend[0] = offset;
 800133c:	f88d 0004 	strb.w	r0, [sp, #4]
	bufferToSend[1] = dataToWrite;
 8001340:	f88d 1005 	strb.w	r1, [sp, #5]
	MeSN_I2C_Write(I2CAddress, bufferToSend, 2);
 8001344:	206b      	movs	r0, #107	; 0x6b
 8001346:	a901      	add	r1, sp, #4
 8001348:	f000 f9e4 	bl	8001714 <MeSN_I2C_Write>
	// take the chip select high to de-select:
	digitalWrite(chipSelectPin, HIGH);
#endif

	return returnError;
}
 800134c:	2000      	movs	r0, #0
 800134e:	b003      	add	sp, #12
 8001350:	f85d fb04 	ldr.w	pc, [sp], #4

08001354 <MotorDriver_Init>:

/**
  * cf fichier header
  */
void MotorDriver_Init()
{
 8001354:	b508      	push	{r3, lr}
	/* Init 2 GPIO pins to manage motor direction */
	MotorDriver_Port_GPIO_Init();
 8001356:	f000 f83b 	bl	80013d0 <MotorDriver_Port_GPIO_Init>
	/* Init 1 PWM generation to manage motor speed */
	MotorDriver_Port_PWM_Init();
}
 800135a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	MotorDriver_Port_PWM_Init();
 800135e:	f000 b84b 	b.w	80013f8 <MotorDriver_Port_PWM_Init>
	...

08001364 <MotorDriver_Move>:

/**
  * cf fichier header
  */
void MotorDriver_Move(int32_t speed)
{
 8001364:	b538      	push	{r3, r4, r5, lr}
  */
static RotDir_TypeDef MotorDriver_RotDir(int32_t Speed)
{
	RotDir_TypeDef dir = STOP;
	
	if (Speed == 0){
 8001366:	2800      	cmp	r0, #0
return (unsigned) (SignedNum < 0 ? -SignedNum : SignedNum);
 8001368:	ea80 75e0 	eor.w	r5, r0, r0, asr #31
 800136c:	eba5 75e0 	sub.w	r5, r5, r0, asr #31
	if (Speed == 0){
 8001370:	d00f      	beq.n	8001392 <MotorDriver_Move+0x2e>
		dir = STOP;
	}
	else if (Speed > 0){
 8001372:	dc10      	bgt.n	8001396 <MotorDriver_Move+0x32>
		dir = CW;
	}
	else if (Speed < 0) {
		dir = CCW;
 8001374:	2402      	movs	r4, #2
 8001376:	f5b5 7f7a 	cmp.w	r5, #1000	; 0x3e8
 800137a:	bfa8      	it	ge
 800137c:	f44f 757a 	movge.w	r5, #1000	; 0x3e8
  * @retval none
  */
static void MotorDriver_SetDir(RotDir_TypeDef rotDir){
	/* Always set pin low first before inverting direction to ensure
	   a "brake to ground" state during transition */
	if (rotDir == CW){
 8001380:	2c01      	cmp	r4, #1
 8001382:	d10a      	bne.n	800139a <MotorDriver_Move+0x36>
		MotorDriver_Port_SetPin_IN2(GPIO_DIRPIN_LOW);
 8001384:	2000      	movs	r0, #0
	else if (rotDir == CCW){
		MotorDriver_Port_SetPin_IN1(GPIO_DIRPIN_LOW);
		MotorDriver_Port_SetPin_IN2(GPIO_DIRPIN_HIGH);
	}
	else if (rotDir == STOP){
		MotorDriver_Port_SetPin_IN2(GPIO_DIRPIN_LOW);
 8001386:	f000 f84f 	bl	8001428 <MotorDriver_Port_SetPin_IN2>
		MotorDriver_Port_SetPin_IN1(GPIO_DIRPIN_LOW);
 800138a:	4620      	mov	r0, r4
 800138c:	f000 f840 	bl	8001410 <MotorDriver_Port_SetPin_IN1>
 8001390:	e00b      	b.n	80013aa <MotorDriver_Move+0x46>
		dir = STOP;
 8001392:	4604      	mov	r4, r0
 8001394:	e7ef      	b.n	8001376 <MotorDriver_Move+0x12>
		dir = CW;
 8001396:	2401      	movs	r4, #1
 8001398:	e7ed      	b.n	8001376 <MotorDriver_Move+0x12>
	else if (rotDir == CCW){
 800139a:	2c02      	cmp	r4, #2
 800139c:	d112      	bne.n	80013c4 <MotorDriver_Move+0x60>
		MotorDriver_Port_SetPin_IN1(GPIO_DIRPIN_LOW);
 800139e:	2000      	movs	r0, #0
 80013a0:	f000 f836 	bl	8001410 <MotorDriver_Port_SetPin_IN1>
		MotorDriver_Port_SetPin_IN2(GPIO_DIRPIN_HIGH);
 80013a4:	2001      	movs	r0, #1
 80013a6:	f000 f83f 	bl	8001428 <MotorDriver_Port_SetPin_IN2>
	*   Ce parametre doit etre une valeur positive comprise entre 0 et MAX_SPEED
  * @retval none
  */
static void MotorDriver_SetSpeed(uint32_t rotSpeed){

	MotorDriver_Port_SetPWM( (uint32_t) ((rotSpeed*PWM_DUTYCYCLE_FULL_SCALE)/MAX_SPEED));
 80013aa:	4b08      	ldr	r3, [pc, #32]	; (80013cc <MotorDriver_Move+0x68>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80013b0:	b280      	uxth	r0, r0
 80013b2:	4345      	muls	r5, r0
 80013b4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80013b8:	fbb5 f0f0 	udiv	r0, r5, r0
}
 80013bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	MotorDriver_Port_SetPWM( (uint32_t) ((rotSpeed*PWM_DUTYCYCLE_FULL_SCALE)/MAX_SPEED));
 80013c0:	f000 b83e 	b.w	8001440 <MotorDriver_Port_SetPWM>
	else if (rotDir == STOP){
 80013c4:	2c00      	cmp	r4, #0
 80013c6:	d1f0      	bne.n	80013aa <MotorDriver_Move+0x46>
		MotorDriver_Port_SetPin_IN2(GPIO_DIRPIN_LOW);
 80013c8:	4620      	mov	r0, r4
 80013ca:	e7dc      	b.n	8001386 <MotorDriver_Move+0x22>
 80013cc:	20003e30 	.word	0x20003e30

080013d0 <MotorDriver_Port_GPIO_Init>:

/* Public Functions ----------------------------------------------------------*/
/**
	* description : cf fichier header
  */
void MotorDriver_Port_GPIO_Init(void){
 80013d0:	b510      	push	{r4, lr}
	* description : cf fichier header
  */
void MotorDriver_Port_SetPin_IN1(GPIO_DirPinState pinState){
	
	if (pinState == GPIO_DIRPIN_LOW){
		HAL_GPIO_WritePin(MOTOR_DIR_PORT, MOTOR_IN1_PIN, GPIO_PIN_RESET);
 80013d2:	4c08      	ldr	r4, [pc, #32]	; (80013f4 <MotorDriver_Port_GPIO_Init+0x24>)
	MX_GPIO_Init(); //Uncomment if call is required
 80013d4:	f005 f89c 	bl	8006510 <MX_GPIO_Init>
		HAL_GPIO_WritePin(MOTOR_DIR_PORT, MOTOR_IN1_PIN, GPIO_PIN_RESET);
 80013d8:	4620      	mov	r0, r4
 80013da:	2200      	movs	r2, #0
 80013dc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80013e0:	f000 fbf2 	bl	8001bc8 <HAL_GPIO_WritePin>
	* description : cf fichier header
  */
void MotorDriver_Port_SetPin_IN2(GPIO_DirPinState pinState){
	
	if (pinState == GPIO_DIRPIN_LOW){
		HAL_GPIO_WritePin(MOTOR_DIR_PORT, MOTOR_IN2_PIN, GPIO_PIN_RESET);
 80013e4:	4620      	mov	r0, r4
}
 80013e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		HAL_GPIO_WritePin(MOTOR_DIR_PORT, MOTOR_IN2_PIN, GPIO_PIN_RESET);
 80013ea:	2200      	movs	r2, #0
 80013ec:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80013f0:	f000 bbea 	b.w	8001bc8 <HAL_GPIO_WritePin>
 80013f4:	40020400 	.word	0x40020400

080013f8 <MotorDriver_Port_PWM_Init>:
void MotorDriver_Port_PWM_Init(void){
 80013f8:	b508      	push	{r3, lr}
	MX_TIM10_Init();	//Uncomment if call is required
 80013fa:	f005 f9db 	bl	80067b4 <MX_TIM10_Init>
}
 80013fe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_TIM_PWM_Start(&htim10, TIM_CHANNEL_1);
 8001402:	2100      	movs	r1, #0
 8001404:	4801      	ldr	r0, [pc, #4]	; (800140c <MotorDriver_Port_PWM_Init+0x14>)
 8001406:	f002 b8f2 	b.w	80035ee <HAL_TIM_PWM_Start>
 800140a:	bf00      	nop
 800140c:	20003e30 	.word	0x20003e30

08001410 <MotorDriver_Port_SetPin_IN1>:
	if (pinState == GPIO_DIRPIN_LOW){
 8001410:	4602      	mov	r2, r0
 8001412:	b920      	cbnz	r0, 800141e <MotorDriver_Port_SetPin_IN1+0xe>
		HAL_GPIO_WritePin(MOTOR_DIR_PORT, MOTOR_IN1_PIN, GPIO_PIN_SET);
 8001414:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001418:	4802      	ldr	r0, [pc, #8]	; (8001424 <MotorDriver_Port_SetPin_IN1+0x14>)
 800141a:	f000 bbd5 	b.w	8001bc8 <HAL_GPIO_WritePin>
 800141e:	2201      	movs	r2, #1
 8001420:	e7f8      	b.n	8001414 <MotorDriver_Port_SetPin_IN1+0x4>
 8001422:	bf00      	nop
 8001424:	40020400 	.word	0x40020400

08001428 <MotorDriver_Port_SetPin_IN2>:
	if (pinState == GPIO_DIRPIN_LOW){
 8001428:	4602      	mov	r2, r0
 800142a:	b920      	cbnz	r0, 8001436 <MotorDriver_Port_SetPin_IN2+0xe>
	}else{
		HAL_GPIO_WritePin(MOTOR_DIR_PORT, MOTOR_IN2_PIN, GPIO_PIN_SET);
 800142c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001430:	4802      	ldr	r0, [pc, #8]	; (800143c <MotorDriver_Port_SetPin_IN2+0x14>)
 8001432:	f000 bbc9 	b.w	8001bc8 <HAL_GPIO_WritePin>
 8001436:	2201      	movs	r2, #1
 8001438:	e7f8      	b.n	800142c <MotorDriver_Port_SetPin_IN2+0x4>
 800143a:	bf00      	nop
 800143c:	40020400 	.word	0x40020400

08001440 <MotorDriver_Port_SetPWM>:
/**
	* description : cf fichier header
  */
void MotorDriver_Port_SetPWM(uint32_t dutyCycle){
	
	if(dutyCycle <= PWM_DUTYCYCLE_FULL_SCALE){
 8001440:	4b03      	ldr	r3, [pc, #12]	; (8001450 <MotorDriver_Port_SetPWM+0x10>)
 8001442:	681a      	ldr	r2, [r3, #0]
 8001444:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001446:	b29b      	uxth	r3, r3
 8001448:	4298      	cmp	r0, r3
		//Modifie le registre de comparaison (CCR1) a la volee (idem TIM10->CCR1 = dutyCycle)
		__HAL_TIM_SET_COMPARE(&htim10, TIM_CHANNEL_1, dutyCycle);
 800144a:	bf98      	it	ls
 800144c:	6350      	strls	r0, [r2, #52]	; 0x34
 800144e:	4770      	bx	lr
 8001450:	20003e30 	.word	0x20003e30

08001454 <MESN_PRIV_UART_GetChar>:
            Queue is feeded by UART RX ISR.
  * @param *rxData : pointer to a buffer which will store the received data
  * @param timeout : amount of time that the function should wait a data before returning
  * @retval received data byte
  */
static MeSN_StatusTypedef MESN_PRIV_UART_GetChar(uint8_t* rxData, uint32_t timeOut) {
 8001454:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	MeSN_StatusTypedef retVal = USER_OK;
	osEvent		event;

	/* wait for avalaible data */
	event = osMessageGet(uartRxQ_ID, timeOut);
 8001456:	4b08      	ldr	r3, [pc, #32]	; (8001478 <MESN_PRIV_UART_GetChar+0x24>)
static MeSN_StatusTypedef MESN_PRIV_UART_GetChar(uint8_t* rxData, uint32_t timeOut) {
 8001458:	4604      	mov	r4, r0
	event = osMessageGet(uartRxQ_ID, timeOut);
 800145a:	460a      	mov	r2, r1
 800145c:	a801      	add	r0, sp, #4
 800145e:	6819      	ldr	r1, [r3, #0]
 8001460:	f002 fb70 	bl	8003b44 <osMessageGet>
 8001464:	2000      	movs	r0, #0
	if (event.status == osEventMessage){
 8001466:	9b01      	ldr	r3, [sp, #4]
 8001468:	2b10      	cmp	r3, #16
		*rxData = event.value.v;
		retVal = USER_OK;
	}
	else {
		*rxData = 0;
 800146a:	bf19      	ittee	ne
 800146c:	7020      	strbne	r0, [r4, #0]
		retVal = USER_TIMEOUT;
 800146e:	2002      	movne	r0, #2
		*rxData = event.value.v;
 8001470:	9b02      	ldreq	r3, [sp, #8]
 8001472:	7023      	strbeq	r3, [r4, #0]
	}
	
	return retVal;
}
 8001474:	b004      	add	sp, #16
 8001476:	bd10      	pop	{r4, pc}
 8001478:	200000c0 	.word	0x200000c0

0800147c <MESN_UART_Init>:
	__UART_CLK_ENABLE();
 800147c:	4b48      	ldr	r3, [pc, #288]	; (80015a0 <MESN_UART_Init+0x124>)
{
 800147e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	__UART_CLK_ENABLE();
 8001482:	6a5a      	ldr	r2, [r3, #36]	; 0x24
{
 8001484:	b087      	sub	sp, #28
	__UART_CLK_ENABLE();
 8001486:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800148a:	625a      	str	r2, [r3, #36]	; 0x24
 800148c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
	GPIO_InitStruct.Speed = UART_GPIO_SPEED;
 800148e:	2500      	movs	r5, #0
	__UART_CLK_ENABLE();
 8001490:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001494:	9300      	str	r3, [sp, #0]
 8001496:	9b00      	ldr	r3, [sp, #0]
	GPIO_InitStruct.Pin = UART_TX_PIN | UART_RX_PIN;
 8001498:	230c      	movs	r3, #12
 800149a:	9301      	str	r3, [sp, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800149c:	2302      	movs	r3, #2
 800149e:	9302      	str	r3, [sp, #8]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014a0:	2301      	movs	r3, #1
 80014a2:	9303      	str	r3, [sp, #12]
	GPIO_InitStruct.Alternate = GPIO_AF_UART;
 80014a4:	2307      	movs	r3, #7
	HAL_GPIO_Init(UART_PORT, &GPIO_InitStruct);
 80014a6:	a901      	add	r1, sp, #4
 80014a8:	483e      	ldr	r0, [pc, #248]	; (80015a4 <MESN_UART_Init+0x128>)
	UART_INSTANCE->CR1 &=  ~USART_CR1_UE;
 80014aa:	4e3f      	ldr	r6, [pc, #252]	; (80015a8 <MESN_UART_Init+0x12c>)
	GPIO_InitStruct.Alternate = GPIO_AF_UART;
 80014ac:	9305      	str	r3, [sp, #20]
	GPIO_InitStruct.Speed = UART_GPIO_SPEED;
 80014ae:	9504      	str	r5, [sp, #16]
	HAL_GPIO_Init(UART_PORT, &GPIO_InitStruct);
 80014b0:	f000 fab8 	bl	8001a24 <HAL_GPIO_Init>
	HAL_NVIC_SetPriority(UART_IRQn, 5, 0);
 80014b4:	462a      	mov	r2, r5
 80014b6:	2105      	movs	r1, #5
 80014b8:	2026      	movs	r0, #38	; 0x26
 80014ba:	f000 fa4f 	bl	800195c <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(UART_IRQn);
 80014be:	2026      	movs	r0, #38	; 0x26
 80014c0:	f000 fa80 	bl	80019c4 <HAL_NVIC_EnableIRQ>
	UART_INSTANCE->CR1 &=  ~USART_CR1_UE;
 80014c4:	68f3      	ldr	r3, [r6, #12]
 80014c6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80014ca:	60f3      	str	r3, [r6, #12]
	MODIFY_REG(UART_INSTANCE->CR2, (0x3U << 12U), (0x00000000U));
 80014cc:	6933      	ldr	r3, [r6, #16]
 80014ce:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80014d2:	6133      	str	r3, [r6, #16]
	MODIFY_REG(UART_INSTANCE->CR1,
 80014d4:	68f3      	ldr	r3, [r6, #12]
 80014d6:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80014da:	f023 030c 	bic.w	r3, r3, #12
 80014de:	f043 030c 	orr.w	r3, r3, #12
 80014e2:	60f3      	str	r3, [r6, #12]
	MODIFY_REG(UART_INSTANCE->CR3, ((0x1U << 8) | (0x1U << 9)), 0x00000000U);
 80014e4:	6973      	ldr	r3, [r6, #20]
 80014e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80014ea:	6173      	str	r3, [r6, #20]
	UART_INSTANCE->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), 9600);
 80014ec:	f001 ff80 	bl	80033f0 <HAL_RCC_GetPCLK1Freq>
 80014f0:	4607      	mov	r7, r0
 80014f2:	f001 ff7d 	bl	80033f0 <HAL_RCC_GetPCLK1Freq>
 80014f6:	4681      	mov	r9, r0
 80014f8:	f001 ff7a 	bl	80033f0 <HAL_RCC_GetPCLK1Freq>
 80014fc:	4604      	mov	r4, r0
 80014fe:	f001 ff77 	bl	80033f0 <HAL_RCC_GetPCLK1Freq>
 8001502:	4680      	mov	r8, r0
 8001504:	f001 ff74 	bl	80033f0 <HAL_RCC_GetPCLK1Freq>
 8001508:	2119      	movs	r1, #25
 800150a:	f44f 4c16 	mov.w	ip, #38400	; 0x9600
 800150e:	fb01 f308 	mul.w	r3, r1, r8
 8001512:	fb01 f909 	mul.w	r9, r1, r9
 8001516:	fb01 f204 	mul.w	r2, r1, r4
 800151a:	fbb9 f9fc 	udiv	r9, r9, ip
 800151e:	fbb3 fcfc 	udiv	ip, r3, ip
 8001522:	fb01 f300 	mul.w	r3, r1, r0
 8001526:	4c21      	ldr	r4, [pc, #132]	; (80015ac <MESN_UART_Init+0x130>)
 8001528:	f04f 0e64 	mov.w	lr, #100	; 0x64
 800152c:	fbb2 f2f4 	udiv	r2, r2, r4
 8001530:	fbb3 f3f4 	udiv	r3, r3, r4
 8001534:	fb0e 9212 	mls	r2, lr, r2, r9
 8001538:	fb0e c313 	mls	r3, lr, r3, ip
 800153c:	434f      	muls	r7, r1
 800153e:	0112      	lsls	r2, r2, #4
 8001540:	011b      	lsls	r3, r3, #4
 8001542:	3232      	adds	r2, #50	; 0x32
 8001544:	3332      	adds	r3, #50	; 0x32
 8001546:	fbb2 f2fe 	udiv	r2, r2, lr
 800154a:	fbb3 f3fe 	udiv	r3, r3, lr
 800154e:	fbb7 f4f4 	udiv	r4, r7, r4
 8001552:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8001556:	f003 030f 	and.w	r3, r3, #15
 800155a:	4313      	orrs	r3, r2
 800155c:	eb03 1404 	add.w	r4, r3, r4, lsl #4
 8001560:	60b4      	str	r4, [r6, #8]
	CLEAR_BIT(UART_INSTANCE->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001562:	6933      	ldr	r3, [r6, #16]
	uartTxSem = osMutexCreate(osMutex(uartTxSem));
 8001564:	4812      	ldr	r0, [pc, #72]	; (80015b0 <MESN_UART_Init+0x134>)
	CLEAR_BIT(UART_INSTANCE->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001566:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 800156a:	6133      	str	r3, [r6, #16]
	CLEAR_BIT(UART_INSTANCE->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800156c:	6973      	ldr	r3, [r6, #20]
 800156e:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8001572:	6173      	str	r3, [r6, #20]
	UART_INSTANCE->CR1 |=  USART_CR1_UE;
 8001574:	68f3      	ldr	r3, [r6, #12]
 8001576:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800157a:	60f3      	str	r3, [r6, #12]
	uartTxSem = osMutexCreate(osMutex(uartTxSem));
 800157c:	f002 fa29 	bl	80039d2 <osMutexCreate>
 8001580:	4b0c      	ldr	r3, [pc, #48]	; (80015b4 <MESN_UART_Init+0x138>)
	uartRxQ_ID = osMessageCreate(osMessageQ(uartRxQ), NULL);
 8001582:	4629      	mov	r1, r5
	uartTxSem = osMutexCreate(osMutex(uartTxSem));
 8001584:	6018      	str	r0, [r3, #0]
	uartRxQ_ID = osMessageCreate(osMessageQ(uartRxQ), NULL);
 8001586:	480c      	ldr	r0, [pc, #48]	; (80015b8 <MESN_UART_Init+0x13c>)
 8001588:	f002 fab0 	bl	8003aec <osMessageCreate>
 800158c:	4b0b      	ldr	r3, [pc, #44]	; (80015bc <MESN_UART_Init+0x140>)
 800158e:	6018      	str	r0, [r3, #0]
	UART_INSTANCE->CR1 |= USART_CR1_RXNEIE;
 8001590:	68f3      	ldr	r3, [r6, #12]
 8001592:	f043 0320 	orr.w	r3, r3, #32
 8001596:	60f3      	str	r3, [r6, #12]
}
 8001598:	b007      	add	sp, #28
 800159a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800159e:	bf00      	nop
 80015a0:	40023800 	.word	0x40023800
 80015a4:	40020000 	.word	0x40020000
 80015a8:	40004400 	.word	0x40004400
 80015ac:	003a9800 	.word	0x003a9800
 80015b0:	08007904 	.word	0x08007904
 80015b4:	200000c4 	.word	0x200000c4
 80015b8:	080078fc 	.word	0x080078fc
 80015bc:	200000c0 	.word	0x200000c0

080015c0 <MESN_UART_PutString_Poll>:
{
 80015c0:	b538      	push	{r3, r4, r5, lr}
 80015c2:	4605      	mov	r5, r0
	osMutexWait(uartTxSem, osWaitForever);
 80015c4:	4c0a      	ldr	r4, [pc, #40]	; (80015f0 <MESN_UART_PutString_Poll+0x30>)
 80015c6:	f04f 31ff 	mov.w	r1, #4294967295
 80015ca:	6820      	ldr	r0, [r4, #0]
 80015cc:	f002 fa04 	bl	80039d8 <osMutexWait>
	while((UART_INSTANCE->STATUS_REG & TX_EMPTY_BIT) == 0);
 80015d0:	4a08      	ldr	r2, [pc, #32]	; (80015f4 <MESN_UART_PutString_Poll+0x34>)
 80015d2:	1e68      	subs	r0, r5, #1
  for (i=0; stringToSend[i] != '\0'; i++){
 80015d4:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 80015d8:	b923      	cbnz	r3, 80015e4 <MESN_UART_PutString_Poll+0x24>
	osMutexRelease(uartTxSem);
 80015da:	6820      	ldr	r0, [r4, #0]
}
 80015dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	osMutexRelease(uartTxSem);
 80015e0:	f002 ba82 	b.w	8003ae8 <osMutexRelease>
	while((UART_INSTANCE->STATUS_REG & TX_EMPTY_BIT) == 0);
 80015e4:	6811      	ldr	r1, [r2, #0]
 80015e6:	0609      	lsls	r1, r1, #24
 80015e8:	d5fc      	bpl.n	80015e4 <MESN_UART_PutString_Poll+0x24>
	UART_INSTANCE->TX_DATA_REG = (uint8_t)(dataToSend & 0xFF);
 80015ea:	6053      	str	r3, [r2, #4]
 80015ec:	e7f2      	b.n	80015d4 <MESN_UART_PutString_Poll+0x14>
 80015ee:	bf00      	nop
 80015f0:	200000c4 	.word	0x200000c4
 80015f4:	40004400 	.word	0x40004400

080015f8 <MESN_UART_GetString>:
MeSN_StatusTypedef MESN_UART_GetString(uint8_t *rxString, uint32_t timeOut){
 80015f8:	b538      	push	{r3, r4, r5, lr}
 80015fa:	4604      	mov	r4, r0
 80015fc:	460d      	mov	r5, r1
		retVal = MESN_PRIV_UART_GetChar(rxString, timeOut);
 80015fe:	f7ff ff29 	bl	8001454 <MESN_PRIV_UART_GetChar>
 8001602:	4623      	mov	r3, r4
	while ( (*rxString  != '\r') && (retVal == USER_OK) ){
 8001604:	781a      	ldrb	r2, [r3, #0]
 8001606:	3401      	adds	r4, #1
 8001608:	2a0d      	cmp	r2, #13
 800160a:	d004      	beq.n	8001616 <MESN_UART_GetString+0x1e>
 800160c:	b100      	cbz	r0, 8001610 <MESN_UART_GetString+0x18>
 800160e:	bd38      	pop	{r3, r4, r5, pc}
		retVal = MESN_PRIV_UART_GetChar(rxString, timeOut);
 8001610:	4629      	mov	r1, r5
 8001612:	4620      	mov	r0, r4
 8001614:	e7f3      	b.n	80015fe <MESN_UART_GetString+0x6>
		*rxString = '\0';
 8001616:	2200      	movs	r2, #0
 8001618:	701a      	strb	r2, [r3, #0]
}
 800161a:	bd38      	pop	{r3, r4, r5, pc}

0800161c <USART2_IRQHandler>:
	if((UART_INSTANCE->STATUS_REG & RX_NEMTPY_BIT) != 0)
 800161c:	4b05      	ldr	r3, [pc, #20]	; (8001634 <USART2_IRQHandler+0x18>)
 800161e:	681a      	ldr	r2, [r3, #0]
 8001620:	0692      	lsls	r2, r2, #26
 8001622:	d506      	bpl.n	8001632 <USART2_IRQHandler+0x16>
		tmp = (uint8_t) UART_INSTANCE->RX_DATA_REG;
 8001624:	6859      	ldr	r1, [r3, #4]
		if(osMessagePut(uartRxQ_ID, tmp, 0) != osOK ){
 8001626:	4b04      	ldr	r3, [pc, #16]	; (8001638 <USART2_IRQHandler+0x1c>)
 8001628:	2200      	movs	r2, #0
 800162a:	b2c9      	uxtb	r1, r1
 800162c:	6818      	ldr	r0, [r3, #0]
 800162e:	f002 ba61 	b.w	8003af4 <osMessagePut>
 8001632:	4770      	bx	lr
 8001634:	40004400 	.word	0x40004400
 8001638:	200000c0 	.word	0x200000c0

0800163c <MeSN_I2C_Init>:
/**
	* @brief  Init I2C peripheral dedicated to communication with control sensors
	* @param  None
  * @retval None
  */
MeSN_StatusTypedef MeSN_I2C_Init(void){
 800163c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}

	MeSN_StatusTypedef retVal = USER_ERROR;
	
	/* Init I2C bus if needed */
	if (i2cCtrlStatus == I2C_NEVER_USED){	/* I2C soft object must be created */
 8001640:	4c2c      	ldr	r4, [pc, #176]	; (80016f4 <MeSN_I2C_Init+0xb8>)
MeSN_StatusTypedef MeSN_I2C_Init(void){
 8001642:	b085      	sub	sp, #20
	if (i2cCtrlStatus == I2C_NEVER_USED){	/* I2C soft object must be created */
 8001644:	7823      	ldrb	r3, [r4, #0]
 8001646:	2b02      	cmp	r3, #2
 8001648:	d135      	bne.n	80016b6 <MeSN_I2C_Init+0x7a>
		
		/* Init OS control object */
		/* definition and creation of i2cTxSem */
		osMutexDef(i2cMutex);
 800164a:	2500      	movs	r5, #0
 800164c:	a804      	add	r0, sp, #16
 800164e:	f840 5d10 	str.w	r5, [r0, #-16]!
		i2cMutex_ID = osMutexCreate(osMutex(i2cMutex));
 8001652:	f002 f9be 	bl	80039d2 <osMutexCreate>
 8001656:	f8df 90b4 	ldr.w	r9, [pc, #180]	; 800170c <MeSN_I2C_Init+0xd0>
		/* definition and creation of i2c Cplt Sem */
		osSemaphoreDef(i2cRxCpltSem);
		i2cRxCpltSem_ID = osSemaphoreCreate(osSemaphore(i2cRxCpltSem), 1);
 800165a:	2101      	movs	r1, #1
		i2cMutex_ID = osMutexCreate(osMutex(i2cMutex));
 800165c:	f8c9 0000 	str.w	r0, [r9]
		osSemaphoreDef(i2cRxCpltSem);
 8001660:	a804      	add	r0, sp, #16
 8001662:	f840 5d0c 	str.w	r5, [r0, #-12]!
		i2cRxCpltSem_ID = osSemaphoreCreate(osSemaphore(i2cRxCpltSem), 1);
 8001666:	f002 f9df 	bl	8003a28 <osSemaphoreCreate>
 800166a:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 8001710 <MeSN_I2C_Init+0xd4>
		osSemaphoreDef(i2cTxCpltSem);
		i2cTxCpltSem_ID = osSemaphoreCreate(osSemaphore(i2cTxCpltSem), 1);
 800166e:	2101      	movs	r1, #1
		i2cRxCpltSem_ID = osSemaphoreCreate(osSemaphore(i2cRxCpltSem), 1);
 8001670:	f8c8 0000 	str.w	r0, [r8]
		osSemaphoreDef(i2cTxCpltSem);
 8001674:	a804      	add	r0, sp, #16
 8001676:	f840 5d08 	str.w	r5, [r0, #-8]!
		i2cTxCpltSem_ID = osSemaphoreCreate(osSemaphore(i2cTxCpltSem), 1);
 800167a:	f002 f9d5 	bl	8003a28 <osSemaphoreCreate>
 800167e:	4f1e      	ldr	r7, [pc, #120]	; (80016f8 <MeSN_I2C_Init+0xbc>)
		osSemaphoreDef(i2cMemReadCpltSem);
		i2cMemReadCpltSem_ID = osSemaphoreCreate(osSemaphore(i2cMemReadCpltSem), 1);		
 8001680:	2101      	movs	r1, #1
		i2cTxCpltSem_ID = osSemaphoreCreate(osSemaphore(i2cTxCpltSem), 1);
 8001682:	6038      	str	r0, [r7, #0]
		osSemaphoreDef(i2cMemReadCpltSem);
 8001684:	a804      	add	r0, sp, #16
 8001686:	f840 5d04 	str.w	r5, [r0, #-4]!
		i2cMemReadCpltSem_ID = osSemaphoreCreate(osSemaphore(i2cMemReadCpltSem), 1);		
 800168a:	f002 f9cd 	bl	8003a28 <osSemaphoreCreate>
 800168e:	4e1b      	ldr	r6, [pc, #108]	; (80016fc <MeSN_I2C_Init+0xc0>)
 8001690:	6030      	str	r0, [r6, #0]
		
		/* I2C bus is free at startup */
		osMutexRelease(i2cMutex_ID);
 8001692:	f8d9 0000 	ldr.w	r0, [r9]
 8001696:	f002 fa27 	bl	8003ae8 <osMutexRelease>
		/* reset sync flag between task and ISR */
		osSemaphoreWait(i2cRxCpltSem_ID, 0);
 800169a:	4629      	mov	r1, r5
 800169c:	f8d8 0000 	ldr.w	r0, [r8]
 80016a0:	f002 f9d6 	bl	8003a50 <osSemaphoreWait>
		osSemaphoreWait(i2cTxCpltSem_ID, 0);
 80016a4:	4629      	mov	r1, r5
 80016a6:	6838      	ldr	r0, [r7, #0]
 80016a8:	f002 f9d2 	bl	8003a50 <osSemaphoreWait>
		osSemaphoreWait(i2cMemReadCpltSem_ID, 0);
 80016ac:	4629      	mov	r1, r5
 80016ae:	6830      	ldr	r0, [r6, #0]
 80016b0:	f002 f9ce 	bl	8003a50 <osSemaphoreWait>
		
		i2cCtrlStatus = I2C_NOT_READY;
 80016b4:	7025      	strb	r5, [r4, #0]
	}
	
	if (i2cCtrlStatus == I2C_NOT_READY){	/*I2C bus must be configured*/
 80016b6:	7823      	ldrb	r3, [r4, #0]
 80016b8:	b993      	cbnz	r3, 80016e0 <MeSN_I2C_Init+0xa4>
  */
static MeSN_StatusTypedef MX_I2C_Init(void)
{
	MeSN_StatusTypedef retVal = USER_ERROR;

	i2cCtrl_handle.Instance = I2C_CTRL_PP;
 80016ba:	4811      	ldr	r0, [pc, #68]	; (8001700 <MeSN_I2C_Init+0xc4>)
  i2cCtrl_handle.Init.ClockSpeed = I2C_CTRL_CLOCK;
 80016bc:	4a11      	ldr	r2, [pc, #68]	; (8001704 <MeSN_I2C_Init+0xc8>)
 80016be:	4912      	ldr	r1, [pc, #72]	; (8001708 <MeSN_I2C_Init+0xcc>)
  i2cCtrl_handle.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80016c0:	6083      	str	r3, [r0, #8]
  i2cCtrl_handle.Init.ClockSpeed = I2C_CTRL_CLOCK;
 80016c2:	e880 0006 	stmia.w	r0, {r1, r2}
  i2cCtrl_handle.Init.OwnAddress1 = 0;
  i2cCtrl_handle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016c6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  i2cCtrl_handle.Init.OwnAddress1 = 0;
 80016ca:	60c3      	str	r3, [r0, #12]
  i2cCtrl_handle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016cc:	6102      	str	r2, [r0, #16]
  i2cCtrl_handle.Init.DualAddressMode = I2C_DUALADDRESS_DISABLED;
 80016ce:	6143      	str	r3, [r0, #20]
  i2cCtrl_handle.Init.OwnAddress2 = 0;
 80016d0:	6183      	str	r3, [r0, #24]
  i2cCtrl_handle.Init.GeneralCallMode = I2C_GENERALCALL_DISABLED;
 80016d2:	61c3      	str	r3, [r0, #28]
  i2cCtrl_handle.Init.NoStretchMode = I2C_NOSTRETCH_DISABLED;
 80016d4:	6203      	str	r3, [r0, #32]
  if( HAL_I2C_Init(&i2cCtrl_handle) != HAL_OK){
 80016d6:	f000 fb9f 	bl	8001e18 <HAL_I2C_Init>
 80016da:	b148      	cbz	r0, 80016f0 <MeSN_I2C_Init+0xb4>
			i2cCtrlStatus = I2C_ERROR;
 80016dc:	2303      	movs	r3, #3
			i2cCtrlStatus = I2C_READY;
 80016de:	7023      	strb	r3, [r4, #0]
	if (i2cCtrlStatus == I2C_READY){	/*I2C bus already configured*/
 80016e0:	7820      	ldrb	r0, [r4, #0]
	return retVal;
 80016e2:	f110 30ff 	adds.w	r0, r0, #4294967295
 80016e6:	bf18      	it	ne
 80016e8:	2001      	movne	r0, #1
}
 80016ea:	b005      	add	sp, #20
 80016ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			i2cCtrlStatus = I2C_READY;
 80016f0:	2301      	movs	r3, #1
 80016f2:	e7f4      	b.n	80016de <MeSN_I2C_Init+0xa2>
 80016f4:	20000020 	.word	0x20000020
 80016f8:	20000128 	.word	0x20000128
 80016fc:	2000011c 	.word	0x2000011c
 8001700:	200000c8 	.word	0x200000c8
 8001704:	00061a80 	.word	0x00061a80
 8001708:	40005400 	.word	0x40005400
 800170c:	20000120 	.word	0x20000120
 8001710:	20000124 	.word	0x20000124

08001714 <MeSN_I2C_Write>:
MeSN_StatusTypedef MeSN_I2C_Write(uint16_t DevAddress, uint8_t *pData, uint16_t Size){
 8001714:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	if (osMutexWait(i2cMutex_ID, I2C_TIMEOUT) == osErrorOS){
 8001718:	4d14      	ldr	r5, [pc, #80]	; (800176c <MeSN_I2C_Write+0x58>)
	uint8_t slaveAddr = DevAddress<<1;	//The device 7 bits address value in datasheet must be shift at right before call HAL interface
 800171a:	0040      	lsls	r0, r0, #1
MeSN_StatusTypedef MeSN_I2C_Write(uint16_t DevAddress, uint8_t *pData, uint16_t Size){
 800171c:	4688      	mov	r8, r1
	uint8_t slaveAddr = DevAddress<<1;	//The device 7 bits address value in datasheet must be shift at right before call HAL interface
 800171e:	b2c6      	uxtb	r6, r0
	if (osMutexWait(i2cMutex_ID, I2C_TIMEOUT) == osErrorOS){
 8001720:	21c8      	movs	r1, #200	; 0xc8
 8001722:	6828      	ldr	r0, [r5, #0]
MeSN_StatusTypedef MeSN_I2C_Write(uint16_t DevAddress, uint8_t *pData, uint16_t Size){
 8001724:	4691      	mov	r9, r2
	if (osMutexWait(i2cMutex_ID, I2C_TIMEOUT) == osErrorOS){
 8001726:	f002 f957 	bl	80039d8 <osMutexWait>
	osSemaphoreWait(i2cTxCpltSem_ID, 0);
 800172a:	4f11      	ldr	r7, [pc, #68]	; (8001770 <MeSN_I2C_Write+0x5c>)
		status = USER_TIMEOUT;
 800172c:	28ff      	cmp	r0, #255	; 0xff
	osSemaphoreWait(i2cTxCpltSem_ID, 0);
 800172e:	f04f 0100 	mov.w	r1, #0
 8001732:	6838      	ldr	r0, [r7, #0]
		status = USER_TIMEOUT;
 8001734:	bf14      	ite	ne
 8001736:	2400      	movne	r4, #0
 8001738:	2402      	moveq	r4, #2
	osSemaphoreWait(i2cTxCpltSem_ID, 0);
 800173a:	f002 f989 	bl	8003a50 <osSemaphoreWait>
	if(HAL_I2C_Master_Transmit_IT(&i2cCtrl_handle, slaveAddr, pData, Size) != HAL_OK)
 800173e:	464b      	mov	r3, r9
 8001740:	4642      	mov	r2, r8
 8001742:	4631      	mov	r1, r6
 8001744:	480b      	ldr	r0, [pc, #44]	; (8001774 <MeSN_I2C_Write+0x60>)
 8001746:	f000 fbf5 	bl	8001f34 <HAL_I2C_Master_Transmit_IT>
 800174a:	b960      	cbnz	r0, 8001766 <MeSN_I2C_Write+0x52>
		if (osSemaphoreWait(i2cTxCpltSem_ID, I2C_TIMEOUT) == osErrorOS){
 800174c:	21c8      	movs	r1, #200	; 0xc8
 800174e:	6838      	ldr	r0, [r7, #0]
 8001750:	f002 f97e 	bl	8003a50 <osSemaphoreWait>
			status = USER_TIMEOUT;
 8001754:	28ff      	cmp	r0, #255	; 0xff
 8001756:	bf08      	it	eq
 8001758:	2402      	moveq	r4, #2
	osMutexRelease(i2cMutex_ID);
 800175a:	6828      	ldr	r0, [r5, #0]
 800175c:	f002 f9c4 	bl	8003ae8 <osMutexRelease>
}
 8001760:	4620      	mov	r0, r4
 8001762:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		status = USER_ERROR;
 8001766:	2401      	movs	r4, #1
 8001768:	e7f7      	b.n	800175a <MeSN_I2C_Write+0x46>
 800176a:	bf00      	nop
 800176c:	20000120 	.word	0x20000120
 8001770:	20000128 	.word	0x20000128
 8001774:	200000c8 	.word	0x200000c8

08001778 <MeSN_I2C_RegisterRead>:
MeSN_StatusTypedef MeSN_I2C_RegisterRead(uint16_t DevAddress, uint16_t RegAddress, uint16_t RegAddSize, uint8_t *pData, uint16_t Size){
 8001778:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
	if (osMutexWait(i2cMutex_ID, I2C_TIMEOUT) == osErrorOS){
 800177c:	4d17      	ldr	r5, [pc, #92]	; (80017dc <MeSN_I2C_RegisterRead+0x64>)
	uint8_t slaveAddr = DevAddress<<1;	//The device 7 bits address value in datasheet must be shift at right before call HAL interface
 800177e:	0040      	lsls	r0, r0, #1
MeSN_StatusTypedef MeSN_I2C_RegisterRead(uint16_t DevAddress, uint16_t RegAddress, uint16_t RegAddSize, uint8_t *pData, uint16_t Size){
 8001780:	4688      	mov	r8, r1
	uint8_t slaveAddr = DevAddress<<1;	//The device 7 bits address value in datasheet must be shift at right before call HAL interface
 8001782:	b2c6      	uxtb	r6, r0
	if (osMutexWait(i2cMutex_ID, I2C_TIMEOUT) == osErrorOS){
 8001784:	21c8      	movs	r1, #200	; 0xc8
 8001786:	6828      	ldr	r0, [r5, #0]
MeSN_StatusTypedef MeSN_I2C_RegisterRead(uint16_t DevAddress, uint16_t RegAddress, uint16_t RegAddSize, uint8_t *pData, uint16_t Size){
 8001788:	4691      	mov	r9, r2
 800178a:	469a      	mov	sl, r3
	if (osMutexWait(i2cMutex_ID, I2C_TIMEOUT) == osErrorOS){
 800178c:	f002 f924 	bl	80039d8 <osMutexWait>
	osSemaphoreWait(i2cMemReadCpltSem_ID, 0);
 8001790:	4f13      	ldr	r7, [pc, #76]	; (80017e0 <MeSN_I2C_RegisterRead+0x68>)
		status = USER_TIMEOUT;
 8001792:	28ff      	cmp	r0, #255	; 0xff
	osSemaphoreWait(i2cMemReadCpltSem_ID, 0);
 8001794:	f04f 0100 	mov.w	r1, #0
 8001798:	6838      	ldr	r0, [r7, #0]
		status = USER_TIMEOUT;
 800179a:	bf14      	ite	ne
 800179c:	2400      	movne	r4, #0
 800179e:	2402      	moveq	r4, #2
	osSemaphoreWait(i2cMemReadCpltSem_ID, 0);
 80017a0:	f002 f956 	bl	8003a50 <osSemaphoreWait>
	if(HAL_I2C_Mem_Read_IT(&i2cCtrl_handle, slaveAddr, RegAddress, RegAddSize, pData, Size) != HAL_OK)
 80017a4:	f8bd 3028 	ldrh.w	r3, [sp, #40]	; 0x28
 80017a8:	f8cd a000 	str.w	sl, [sp]
 80017ac:	9301      	str	r3, [sp, #4]
 80017ae:	4642      	mov	r2, r8
 80017b0:	464b      	mov	r3, r9
 80017b2:	4631      	mov	r1, r6
 80017b4:	480b      	ldr	r0, [pc, #44]	; (80017e4 <MeSN_I2C_RegisterRead+0x6c>)
 80017b6:	f000 fc11 	bl	8001fdc <HAL_I2C_Mem_Read_IT>
 80017ba:	b968      	cbnz	r0, 80017d8 <MeSN_I2C_RegisterRead+0x60>
		if (osSemaphoreWait(i2cMemReadCpltSem_ID, I2C_TIMEOUT) == osErrorOS){
 80017bc:	21c8      	movs	r1, #200	; 0xc8
 80017be:	6838      	ldr	r0, [r7, #0]
 80017c0:	f002 f946 	bl	8003a50 <osSemaphoreWait>
			status = USER_TIMEOUT;
 80017c4:	28ff      	cmp	r0, #255	; 0xff
 80017c6:	bf08      	it	eq
 80017c8:	2402      	moveq	r4, #2
	osMutexRelease(i2cMutex_ID);
 80017ca:	6828      	ldr	r0, [r5, #0]
 80017cc:	f002 f98c 	bl	8003ae8 <osMutexRelease>
}
 80017d0:	4620      	mov	r0, r4
 80017d2:	b002      	add	sp, #8
 80017d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		status = USER_ERROR;
 80017d8:	2401      	movs	r4, #1
 80017da:	e7f6      	b.n	80017ca <MeSN_I2C_RegisterRead+0x52>
 80017dc:	20000120 	.word	0x20000120
 80017e0:	2000011c 	.word	0x2000011c
 80017e4:	200000c8 	.word	0x200000c8

080017e8 <HAL_I2C_MspInit>:
  * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module.
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80017e8:	b500      	push	{lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hi2c->Instance==I2C_CTRL_PP)
 80017ea:	6802      	ldr	r2, [r0, #0]
 80017ec:	4b1c      	ldr	r3, [pc, #112]	; (8001860 <HAL_I2C_MspInit+0x78>)
{
 80017ee:	b089      	sub	sp, #36	; 0x24
  if(hi2c->Instance==I2C_CTRL_PP)
 80017f0:	429a      	cmp	r2, r3
 80017f2:	d131      	bne.n	8001858 <HAL_I2C_MspInit+0x70>
  {
    /* Peripheral clock enable */
    I2C_CTRL_CLK_ENABLE();
 80017f4:	f503 33f2 	add.w	r3, r3, #123904	; 0x1e400
 80017f8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    GPIO_InitStruct.Pin = I2C_CTRL_SCL_PIN|I2C_CTRL_SDA_PIN;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C_CTRL;
    HAL_GPIO_Init(I2C_CTRL_PORT, &GPIO_InitStruct);
 80017fa:	a903      	add	r1, sp, #12
    I2C_CTRL_CLK_ENABLE();
 80017fc:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8001800:	625a      	str	r2, [r3, #36]	; 0x24
 8001802:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    HAL_GPIO_Init(I2C_CTRL_PORT, &GPIO_InitStruct);
 8001804:	4817      	ldr	r0, [pc, #92]	; (8001864 <HAL_I2C_MspInit+0x7c>)
    I2C_CTRL_CLK_ENABLE();
 8001806:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 800180a:	9201      	str	r2, [sp, #4]
 800180c:	9a01      	ldr	r2, [sp, #4]
    I2C_CTRL_GPIO_CLK_ENABLE();
 800180e:	69da      	ldr	r2, [r3, #28]
 8001810:	f042 0202 	orr.w	r2, r2, #2
 8001814:	61da      	str	r2, [r3, #28]
 8001816:	69db      	ldr	r3, [r3, #28]
 8001818:	f003 0302 	and.w	r3, r3, #2
 800181c:	9302      	str	r3, [sp, #8]
 800181e:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = I2C_CTRL_SCL_PIN|I2C_CTRL_SDA_PIN;
 8001820:	23c0      	movs	r3, #192	; 0xc0
 8001822:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001824:	2312      	movs	r3, #18
 8001826:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001828:	2301      	movs	r3, #1
 800182a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800182c:	2303      	movs	r3, #3
 800182e:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C_CTRL;
 8001830:	2304      	movs	r3, #4
 8001832:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(I2C_CTRL_PORT, &GPIO_InitStruct);
 8001834:	f000 f8f6 	bl	8001a24 <HAL_GPIO_Init>

    /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(I2C_CTRL_EV_IRQn, 5, 0);
 8001838:	2200      	movs	r2, #0
 800183a:	2105      	movs	r1, #5
 800183c:	201f      	movs	r0, #31
 800183e:	f000 f88d 	bl	800195c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C_CTRL_EV_IRQn);
 8001842:	201f      	movs	r0, #31
 8001844:	f000 f8be 	bl	80019c4 <HAL_NVIC_EnableIRQ>
		HAL_NVIC_SetPriority(I2C_CTRL_ER_IRQn, 5, 0);
 8001848:	2020      	movs	r0, #32
 800184a:	2200      	movs	r2, #0
 800184c:	2105      	movs	r1, #5
 800184e:	f000 f885 	bl	800195c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C_CTRL_ER_IRQn);
 8001852:	2020      	movs	r0, #32
 8001854:	f000 f8b6 	bl	80019c4 <HAL_NVIC_EnableIRQ>
  }
}
 8001858:	b009      	add	sp, #36	; 0x24
 800185a:	f85d fb04 	ldr.w	pc, [sp], #4
 800185e:	bf00      	nop
 8001860:	40005400 	.word	0x40005400
 8001864:	40020400 	.word	0x40020400

08001868 <I2C1_EV_IRQHandler>:
	/**
	* @brief This function handles I2C1 event interrupt.
	*/
	void I2C1_EV_IRQHandler(void)
	{
		HAL_I2C_EV_IRQHandler(&i2cCtrl_handle);
 8001868:	4801      	ldr	r0, [pc, #4]	; (8001870 <I2C1_EV_IRQHandler+0x8>)
 800186a:	f000 bce7 	b.w	800223c <HAL_I2C_EV_IRQHandler>
 800186e:	bf00      	nop
 8001870:	200000c8 	.word	0x200000c8

08001874 <I2C1_ER_IRQHandler>:
	/**
	* @brief This function handles I2C1 event interrupt.
	*/
	void I2C1_ER_IRQHandler(void)
	{
		HAL_I2C_ER_IRQHandler(&i2cCtrl_handle);
 8001874:	4801      	ldr	r0, [pc, #4]	; (800187c <I2C1_ER_IRQHandler+0x8>)
 8001876:	f001 b83b 	b.w	80028f0 <HAL_I2C_ER_IRQHandler>
 800187a:	bf00      	nop
 800187c:	200000c8 	.word	0x200000c8

08001880 <HAL_I2C_MasterTxCpltCallback>:
  * @retval None
  */
void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
  /* Set Tx completed flag */
	osSemaphoreRelease(i2cTxCpltSem_ID);
 8001880:	4b01      	ldr	r3, [pc, #4]	; (8001888 <HAL_I2C_MasterTxCpltCallback+0x8>)
 8001882:	6818      	ldr	r0, [r3, #0]
 8001884:	f002 b90c 	b.w	8003aa0 <osSemaphoreRelease>
 8001888:	20000128 	.word	0x20000128

0800188c <HAL_I2C_MasterRxCpltCallback>:
  * @retval None
  */
void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
	/* Set Rx completed flag */
	osSemaphoreRelease(i2cRxCpltSem_ID);
 800188c:	4b01      	ldr	r3, [pc, #4]	; (8001894 <HAL_I2C_MasterRxCpltCallback+0x8>)
 800188e:	6818      	ldr	r0, [r3, #0]
 8001890:	f002 b906 	b.w	8003aa0 <osSemaphoreRelease>
 8001894:	20000124 	.word	0x20000124

08001898 <HAL_I2C_MemRxCpltCallback>:
  * @retval None
  */
void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
	/* Set MemRead completed flag */
	osSemaphoreRelease(i2cMemReadCpltSem_ID);
 8001898:	4b01      	ldr	r3, [pc, #4]	; (80018a0 <HAL_I2C_MemRxCpltCallback+0x8>)
 800189a:	6818      	ldr	r0, [r3, #0]
 800189c:	f002 b900 	b.w	8003aa0 <osSemaphoreRelease>
 80018a0:	2000011c 	.word	0x2000011c

080018a4 <HAL_I2C_ErrorCallback>:
  * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80018a4:	b508      	push	{r3, lr}
  /* Error Occured : Should reinit the bus ?? */
	// try to reset the bus...
	i2cCtrl_handle.Instance->CR1 |= I2C_CR1_SWRST;		//Force reset state
 80018a6:	4b0c      	ldr	r3, [pc, #48]	; (80018d8 <HAL_I2C_ErrorCallback+0x34>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	681a      	ldr	r2, [r3, #0]
 80018ac:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80018b0:	601a      	str	r2, [r3, #0]
	i2cCtrl_handle.Instance->CR1 &= ~I2C_CR1_SWRST;		//Release reset state
 80018b2:	681a      	ldr	r2, [r3, #0]
 80018b4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80018b8:	601a      	str	r2, [r3, #0]
	
	// release semaphores to unlock task (be carreful with erroneous data)
	osSemaphoreRelease(i2cMemReadCpltSem_ID);
 80018ba:	4b08      	ldr	r3, [pc, #32]	; (80018dc <HAL_I2C_ErrorCallback+0x38>)
 80018bc:	6818      	ldr	r0, [r3, #0]
 80018be:	f002 f8ef 	bl	8003aa0 <osSemaphoreRelease>
	osSemaphoreRelease(i2cRxCpltSem_ID);
 80018c2:	4b07      	ldr	r3, [pc, #28]	; (80018e0 <HAL_I2C_ErrorCallback+0x3c>)
 80018c4:	6818      	ldr	r0, [r3, #0]
 80018c6:	f002 f8eb 	bl	8003aa0 <osSemaphoreRelease>
	osSemaphoreRelease(i2cTxCpltSem_ID);
 80018ca:	4b06      	ldr	r3, [pc, #24]	; (80018e4 <HAL_I2C_ErrorCallback+0x40>)
 80018cc:	6818      	ldr	r0, [r3, #0]
}
 80018ce:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	osSemaphoreRelease(i2cTxCpltSem_ID);
 80018d2:	f002 b8e5 	b.w	8003aa0 <osSemaphoreRelease>
 80018d6:	bf00      	nop
 80018d8:	200000c8 	.word	0x200000c8
 80018dc:	2000011c 	.word	0x2000011c
 80018e0:	20000124 	.word	0x20000124
 80018e4:	20000128 	.word	0x20000128

080018e8 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018e8:	b508      	push	{r3, lr}
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018ea:	2003      	movs	r0, #3
 80018ec:	f000 f824 	bl	8001938 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80018f0:	2000      	movs	r0, #0
 80018f2:	f004 fec5 	bl	8006680 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80018f6:	f004 fe9b 	bl	8006630 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 80018fa:	2000      	movs	r0, #0
 80018fc:	bd08      	pop	{r3, pc}
	...

08001900 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8001900:	4a02      	ldr	r2, [pc, #8]	; (800190c <HAL_IncTick+0xc>)
 8001902:	6813      	ldr	r3, [r2, #0]
 8001904:	3301      	adds	r3, #1
 8001906:	6013      	str	r3, [r2, #0]
 8001908:	4770      	bx	lr
 800190a:	bf00      	nop
 800190c:	20002320 	.word	0x20002320

08001910 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001910:	4b01      	ldr	r3, [pc, #4]	; (8001918 <HAL_GetTick+0x8>)
 8001912:	6818      	ldr	r0, [r3, #0]
}
 8001914:	4770      	bx	lr
 8001916:	bf00      	nop
 8001918:	20002320 	.word	0x20002320

0800191c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 800191c:	b513      	push	{r0, r1, r4, lr}
 800191e:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = 0;
  tickstart = HAL_GetTick();
 8001920:	f7ff fff6 	bl	8001910 <HAL_GetTick>
 8001924:	4604      	mov	r4, r0
  while((HAL_GetTick() - tickstart) < Delay)
 8001926:	f7ff fff3 	bl	8001910 <HAL_GetTick>
 800192a:	9b01      	ldr	r3, [sp, #4]
 800192c:	1b00      	subs	r0, r0, r4
 800192e:	4298      	cmp	r0, r3
 8001930:	d3f9      	bcc.n	8001926 <HAL_Delay+0xa>
  {
  }
}
 8001932:	b002      	add	sp, #8
 8001934:	bd10      	pop	{r4, pc}
	...

08001938 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001938:	4a07      	ldr	r2, [pc, #28]	; (8001958 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800193a:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800193c:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800193e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001942:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001946:	041b      	lsls	r3, r3, #16
 8001948:	0c1b      	lsrs	r3, r3, #16
 800194a:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800194e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8001952:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8001954:	60d3      	str	r3, [r2, #12]
 8001956:	4770      	bx	lr
 8001958:	e000ed00 	.word	0xe000ed00

0800195c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800195c:	4b17      	ldr	r3, [pc, #92]	; (80019bc <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800195e:	b530      	push	{r4, r5, lr}
 8001960:	68dc      	ldr	r4, [r3, #12]
 8001962:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001966:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800196a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800196c:	2b04      	cmp	r3, #4
 800196e:	bf28      	it	cs
 8001970:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001972:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001974:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001978:	bf98      	it	ls
 800197a:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800197c:	fa05 f303 	lsl.w	r3, r5, r3
 8001980:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001984:	bf88      	it	hi
 8001986:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001988:	4019      	ands	r1, r3
 800198a:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800198c:	fa05 f404 	lsl.w	r4, r5, r4
 8001990:	3c01      	subs	r4, #1
 8001992:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8001994:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001996:	ea42 0201 	orr.w	r2, r2, r1
 800199a:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800199e:	bfaf      	iteee	ge
 80019a0:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019a4:	4b06      	ldrlt	r3, [pc, #24]	; (80019c0 <HAL_NVIC_SetPriority+0x64>)
 80019a6:	f000 000f 	andlt.w	r0, r0, #15
 80019aa:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019ac:	bfa5      	ittet	ge
 80019ae:	b2d2      	uxtbge	r2, r2
 80019b0:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019b4:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019b6:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80019ba:	bd30      	pop	{r4, r5, pc}
 80019bc:	e000ed00 	.word	0xe000ed00
 80019c0:	e000ed14 	.word	0xe000ed14

080019c4 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80019c4:	2301      	movs	r3, #1
 80019c6:	0942      	lsrs	r2, r0, #5
 80019c8:	f000 001f 	and.w	r0, r0, #31
 80019cc:	fa03 f000 	lsl.w	r0, r3, r0
 80019d0:	4b01      	ldr	r3, [pc, #4]	; (80019d8 <HAL_NVIC_EnableIRQ+0x14>)
 80019d2:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80019d6:	4770      	bx	lr
 80019d8:	e000e100 	.word	0xe000e100

080019dc <HAL_DMA_Abort_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
  HAL_StatusTypeDef status = HAL_OK;
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80019dc:	f890 2021 	ldrb.w	r2, [r0, #33]	; 0x21
{  
 80019e0:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80019e2:	2a02      	cmp	r2, #2
 80019e4:	d003      	beq.n	80019ee <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80019e6:	2204      	movs	r2, #4
 80019e8:	6382      	str	r2, [r0, #56]	; 0x38

    status = HAL_ERROR;
 80019ea:	2001      	movs	r0, #1
 80019ec:	bd10      	pop	{r4, pc}
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80019ee:	6802      	ldr	r2, [r0, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((DMA_ISR_GIF1) << (hdma->ChannelIndex));
 80019f0:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80019f2:	6811      	ldr	r1, [r2, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80019f4:	6b43      	ldr	r3, [r0, #52]	; 0x34
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80019f6:	f021 010e 	bic.w	r1, r1, #14
 80019fa:	6011      	str	r1, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 80019fc:	6811      	ldr	r1, [r2, #0]
 80019fe:	f021 0101 	bic.w	r1, r1, #1
 8001a02:	6011      	str	r1, [r2, #0]
    hdma->DmaBaseAddress->IFCR = ((DMA_ISR_GIF1) << (hdma->ChannelIndex));
 8001a04:	2101      	movs	r1, #1
 8001a06:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8001a08:	fa01 f202 	lsl.w	r2, r1, r2
 8001a0c:	6062      	str	r2, [r4, #4]
    __HAL_UNLOCK(hdma);
 8001a0e:	2400      	movs	r4, #0
    hdma->State = HAL_DMA_STATE_READY;
 8001a10:	f880 1021 	strb.w	r1, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8001a14:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8001a18:	b113      	cbz	r3, 8001a20 <HAL_DMA_Abort_IT+0x44>
    {
      hdma->XferAbortCallback(hdma);
 8001a1a:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8001a1c:	4620      	mov	r0, r4
 8001a1e:	bd10      	pop	{r4, pc}
 8001a20:	4618      	mov	r0, r3
    } 
  }
  return status;
}
 8001a22:	bd10      	pop	{r4, pc}

08001a24 <HAL_GPIO_Init>:
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 

  uint32_t position = 0x00;
 8001a24:	2300      	movs	r3, #0
{ 
 8001a26:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001a2a:	f8d1 8000 	ldr.w	r8, [r1]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a2e:	f8df 9194 	ldr.w	r9, [pc, #404]	; 8001bc4 <HAL_GPIO_Init+0x1a0>
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a32:	4a62      	ldr	r2, [pc, #392]	; (8001bbc <HAL_GPIO_Init+0x198>)
  while (((GPIO_Init->Pin) >> position) != 0)
 8001a34:	fa38 f403 	lsrs.w	r4, r8, r3
 8001a38:	d102      	bne.n	8001a40 <HAL_GPIO_Init+0x1c>
      }
    }
    
    position++;
  } 
}
 8001a3a:	b003      	add	sp, #12
 8001a3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001a40:	f04f 0e01 	mov.w	lr, #1
 8001a44:	fa0e fe03 	lsl.w	lr, lr, r3
    if(iocurrent)
 8001a48:	ea18 060e 	ands.w	r6, r8, lr
 8001a4c:	f000 80a8 	beq.w	8001ba0 <HAL_GPIO_Init+0x17c>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8001a50:	684c      	ldr	r4, [r1, #4]
 8001a52:	f024 0710 	bic.w	r7, r4, #16
 8001a56:	2f02      	cmp	r7, #2
 8001a58:	d116      	bne.n	8001a88 <HAL_GPIO_Init+0x64>
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4)) ;      
 8001a5a:	f04f 0c0f 	mov.w	ip, #15
        temp = GPIOx->AFR[position >> 3];
 8001a5e:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8001a62:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4)) ;      
 8001a66:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3];
 8001a6a:	f8da 5020 	ldr.w	r5, [sl, #32]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4)) ;      
 8001a6e:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8001a72:	fa0c fc0b 	lsl.w	ip, ip, fp
 8001a76:	ea25 0c0c 	bic.w	ip, r5, ip
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));       
 8001a7a:	690d      	ldr	r5, [r1, #16]
 8001a7c:	fa05 f50b 	lsl.w	r5, r5, fp
 8001a80:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3] = temp;
 8001a84:	f8ca 5020 	str.w	r5, [sl, #32]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));   
 8001a88:	2503      	movs	r5, #3
 8001a8a:	ea4f 0a43 	mov.w	sl, r3, lsl #1
 8001a8e:	fa05 f50a 	lsl.w	r5, r5, sl
 8001a92:	43ed      	mvns	r5, r5
      temp = GPIOx->MODER;
 8001a94:	f8d0 b000 	ldr.w	fp, [r0]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001a98:	f004 0c03 	and.w	ip, r4, #3
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));   
 8001a9c:	ea0b 0b05 	and.w	fp, fp, r5
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001aa0:	fa0c fc0a 	lsl.w	ip, ip, sl
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001aa4:	3f01      	subs	r7, #1
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001aa6:	ea4c 0c0b 	orr.w	ip, ip, fp
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001aaa:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 8001aac:	f8c0 c000 	str.w	ip, [r0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001ab0:	d811      	bhi.n	8001ad6 <HAL_GPIO_Init+0xb2>
        temp = GPIOx->OSPEEDR; 
 8001ab2:	6887      	ldr	r7, [r0, #8]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001ab4:	ea07 0b05 	and.w	fp, r7, r5
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8001ab8:	68cf      	ldr	r7, [r1, #12]
 8001aba:	fa07 fc0a 	lsl.w	ip, r7, sl
 8001abe:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 8001ac2:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8001ac4:	6847      	ldr	r7, [r0, #4]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8001ac6:	ea27 0e0e 	bic.w	lr, r7, lr
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8001aca:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8001ace:	409f      	lsls	r7, r3
 8001ad0:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8001ad4:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8001ad6:	68c7      	ldr	r7, [r0, #12]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8001ad8:	403d      	ands	r5, r7
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 8001ada:	688f      	ldr	r7, [r1, #8]
 8001adc:	fa07 f70a 	lsl.w	r7, r7, sl
 8001ae0:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8001ae2:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8001ae4:	00e5      	lsls	r5, r4, #3
 8001ae6:	d55b      	bpl.n	8001ba0 <HAL_GPIO_Init+0x17c>
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8001ae8:	f04f 0c0f 	mov.w	ip, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001aec:	f8d9 5020 	ldr.w	r5, [r9, #32]
 8001af0:	f023 0703 	bic.w	r7, r3, #3
 8001af4:	f045 0501 	orr.w	r5, r5, #1
 8001af8:	f8c9 5020 	str.w	r5, [r9, #32]
 8001afc:	f8d9 5020 	ldr.w	r5, [r9, #32]
 8001b00:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8001b04:	f005 0501 	and.w	r5, r5, #1
 8001b08:	9501      	str	r5, [sp, #4]
 8001b0a:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8001b0e:	f003 0e03 	and.w	lr, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b12:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8001b14:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
        temp = SYSCFG->EXTICR[position >> 2];
 8001b18:	f8d7 a008 	ldr.w	sl, [r7, #8]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8001b1c:	fa0c f50e 	lsl.w	r5, ip, lr
 8001b20:	ea2a 0c05 	bic.w	ip, sl, r5
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001b24:	4d26      	ldr	r5, [pc, #152]	; (8001bc0 <HAL_GPIO_Init+0x19c>)
 8001b26:	42a8      	cmp	r0, r5
 8001b28:	d03c      	beq.n	8001ba4 <HAL_GPIO_Init+0x180>
 8001b2a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001b2e:	42a8      	cmp	r0, r5
 8001b30:	d03a      	beq.n	8001ba8 <HAL_GPIO_Init+0x184>
 8001b32:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001b36:	42a8      	cmp	r0, r5
 8001b38:	d038      	beq.n	8001bac <HAL_GPIO_Init+0x188>
 8001b3a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001b3e:	42a8      	cmp	r0, r5
 8001b40:	d036      	beq.n	8001bb0 <HAL_GPIO_Init+0x18c>
 8001b42:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001b46:	42a8      	cmp	r0, r5
 8001b48:	d034      	beq.n	8001bb4 <HAL_GPIO_Init+0x190>
 8001b4a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001b4e:	42a8      	cmp	r0, r5
 8001b50:	d032      	beq.n	8001bb8 <HAL_GPIO_Init+0x194>
 8001b52:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001b56:	42a8      	cmp	r0, r5
 8001b58:	bf14      	ite	ne
 8001b5a:	2507      	movne	r5, #7
 8001b5c:	2506      	moveq	r5, #6
 8001b5e:	fa05 f50e 	lsl.w	r5, r5, lr
 8001b62:	ea45 050c 	orr.w	r5, r5, ip
        SYSCFG->EXTICR[position >> 2] = temp;
 8001b66:	60bd      	str	r5, [r7, #8]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8001b68:	43f7      	mvns	r7, r6
        temp = EXTI->IMR;
 8001b6a:	6815      	ldr	r5, [r2, #0]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001b6c:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8001b70:	bf0c      	ite	eq
 8001b72:	403d      	andeq	r5, r7
          SET_BIT(temp, iocurrent); 
 8001b74:	4335      	orrne	r5, r6
        EXTI->IMR = temp;
 8001b76:	6015      	str	r5, [r2, #0]
        temp = EXTI->EMR;
 8001b78:	6855      	ldr	r5, [r2, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001b7a:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 8001b7e:	bf0c      	ite	eq
 8001b80:	403d      	andeq	r5, r7
          SET_BIT(temp, iocurrent); 
 8001b82:	4335      	orrne	r5, r6
        EXTI->EMR = temp;
 8001b84:	6055      	str	r5, [r2, #4]
        temp = EXTI->RTSR;
 8001b86:	6895      	ldr	r5, [r2, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001b88:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8001b8c:	bf0c      	ite	eq
 8001b8e:	403d      	andeq	r5, r7
          SET_BIT(temp, iocurrent); 
 8001b90:	4335      	orrne	r5, r6
        EXTI->RTSR = temp;
 8001b92:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 8001b94:	68d5      	ldr	r5, [r2, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001b96:	02a4      	lsls	r4, r4, #10
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8001b98:	bf54      	ite	pl
 8001b9a:	403d      	andpl	r5, r7
          SET_BIT(temp, iocurrent); 
 8001b9c:	4335      	orrmi	r5, r6
        EXTI->FTSR = temp;
 8001b9e:	60d5      	str	r5, [r2, #12]
    position++;
 8001ba0:	3301      	adds	r3, #1
 8001ba2:	e747      	b.n	8001a34 <HAL_GPIO_Init+0x10>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001ba4:	2500      	movs	r5, #0
 8001ba6:	e7da      	b.n	8001b5e <HAL_GPIO_Init+0x13a>
 8001ba8:	2501      	movs	r5, #1
 8001baa:	e7d8      	b.n	8001b5e <HAL_GPIO_Init+0x13a>
 8001bac:	2502      	movs	r5, #2
 8001bae:	e7d6      	b.n	8001b5e <HAL_GPIO_Init+0x13a>
 8001bb0:	2503      	movs	r5, #3
 8001bb2:	e7d4      	b.n	8001b5e <HAL_GPIO_Init+0x13a>
 8001bb4:	2504      	movs	r5, #4
 8001bb6:	e7d2      	b.n	8001b5e <HAL_GPIO_Init+0x13a>
 8001bb8:	2505      	movs	r5, #5
 8001bba:	e7d0      	b.n	8001b5e <HAL_GPIO_Init+0x13a>
 8001bbc:	40010400 	.word	0x40010400
 8001bc0:	40020000 	.word	0x40020000
 8001bc4:	40023800 	.word	0x40023800

08001bc8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001bc8:	b10a      	cbz	r2, 8001bce <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 8001bca:	6181      	str	r1, [r0, #24]
 8001bcc:	4770      	bx	lr
 8001bce:	0409      	lsls	r1, r1, #16
 8001bd0:	e7fb      	b.n	8001bca <HAL_GPIO_WritePin+0x2>

08001bd2 <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001bd2:	6802      	ldr	r2, [r0, #0]
 8001bd4:	6953      	ldr	r3, [r2, #20]
 8001bd6:	f413 6380 	ands.w	r3, r3, #1024	; 0x400
 8001bda:	d00d      	beq.n	8001bf8 <I2C_IsAcknowledgeFailed+0x26>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001bdc:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 8001be0:	6153      	str	r3, [r2, #20]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001be2:	2304      	movs	r3, #4
    hi2c->PreviousState = I2C_STATE_NONE;
    hi2c->State= HAL_I2C_STATE_READY;
 8001be4:	2220      	movs	r2, #32
    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001be6:	6403      	str	r3, [r0, #64]	; 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
 8001be8:	2300      	movs	r3, #0
 8001bea:	6303      	str	r3, [r0, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001bec:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    hi2c->State= HAL_I2C_STATE_READY;
 8001bf0:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d

    return HAL_ERROR;
 8001bf4:	2001      	movs	r0, #1
 8001bf6:	4770      	bx	lr
  }
  return HAL_OK;
 8001bf8:	4618      	mov	r0, r3
}
 8001bfa:	4770      	bx	lr

08001bfc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 8001bfc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001c00:	4604      	mov	r4, r0
 8001c02:	4617      	mov	r7, r2
 8001c04:	4699      	mov	r9, r3
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001c06:	f3c1 4807 	ubfx	r8, r1, #16, #8
 8001c0a:	b28e      	uxth	r6, r1
 8001c0c:	6825      	ldr	r5, [r4, #0]
 8001c0e:	f1b8 0f01 	cmp.w	r8, #1
 8001c12:	bf0c      	ite	eq
 8001c14:	696b      	ldreq	r3, [r5, #20]
 8001c16:	69ab      	ldrne	r3, [r5, #24]
 8001c18:	ea36 0303 	bics.w	r3, r6, r3
 8001c1c:	bf14      	ite	ne
 8001c1e:	2001      	movne	r0, #1
 8001c20:	2000      	moveq	r0, #0
 8001c22:	b908      	cbnz	r0, 8001c28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x2c>
}
 8001c24:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001c28:	696b      	ldr	r3, [r5, #20]
 8001c2a:	055a      	lsls	r2, r3, #21
 8001c2c:	d512      	bpl.n	8001c54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x58>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001c2e:	682b      	ldr	r3, [r5, #0]
      hi2c->State= HAL_I2C_STATE_READY;
 8001c30:	2220      	movs	r2, #32
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001c32:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c36:	602b      	str	r3, [r5, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001c38:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 8001c3c:	616b      	str	r3, [r5, #20]
      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001c3e:	2304      	movs	r3, #4
 8001c40:	6423      	str	r3, [r4, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
 8001c42:	2300      	movs	r3, #0
      return HAL_ERROR;
 8001c44:	2001      	movs	r0, #1
      hi2c->PreviousState = I2C_STATE_NONE;
 8001c46:	6323      	str	r3, [r4, #48]	; 0x30
      __HAL_UNLOCK(hi2c);
 8001c48:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      hi2c->State= HAL_I2C_STATE_READY;
 8001c4c:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      return HAL_ERROR;
 8001c50:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if(Timeout != HAL_MAX_DELAY)
 8001c54:	1c7b      	adds	r3, r7, #1
 8001c56:	d0d9      	beq.n	8001c0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001c58:	b94f      	cbnz	r7, 8001c6e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x72>
        hi2c->PreviousState = I2C_STATE_NONE;
 8001c5a:	2300      	movs	r3, #0
        hi2c->State= HAL_I2C_STATE_READY;
 8001c5c:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8001c5e:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 8001c60:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 8001c64:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        return HAL_TIMEOUT;
 8001c68:	2003      	movs	r0, #3
 8001c6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001c6e:	f7ff fe4f 	bl	8001910 <HAL_GetTick>
 8001c72:	eba0 0009 	sub.w	r0, r0, r9
 8001c76:	4287      	cmp	r7, r0
 8001c78:	d2c8      	bcs.n	8001c0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
 8001c7a:	e7ee      	b.n	8001c5a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5e>

08001c7c <I2C_WaitOnFlagUntilTimeout>:
{
 8001c7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001c80:	4604      	mov	r4, r0
 8001c82:	4690      	mov	r8, r2
 8001c84:	461f      	mov	r7, r3
 8001c86:	9e08      	ldr	r6, [sp, #32]
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001c88:	f3c1 4907 	ubfx	r9, r1, #16, #8
 8001c8c:	b28d      	uxth	r5, r1
 8001c8e:	6823      	ldr	r3, [r4, #0]
 8001c90:	f1b9 0f01 	cmp.w	r9, #1
 8001c94:	bf0c      	ite	eq
 8001c96:	695b      	ldreq	r3, [r3, #20]
 8001c98:	699b      	ldrne	r3, [r3, #24]
 8001c9a:	ea35 0303 	bics.w	r3, r5, r3
 8001c9e:	bf0c      	ite	eq
 8001ca0:	2301      	moveq	r3, #1
 8001ca2:	2300      	movne	r3, #0
 8001ca4:	4543      	cmp	r3, r8
 8001ca6:	d002      	beq.n	8001cae <I2C_WaitOnFlagUntilTimeout+0x32>
  return HAL_OK;
 8001ca8:	2000      	movs	r0, #0
}
 8001caa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if(Timeout != HAL_MAX_DELAY)
 8001cae:	1c7b      	adds	r3, r7, #1
 8001cb0:	d0ed      	beq.n	8001c8e <I2C_WaitOnFlagUntilTimeout+0x12>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001cb2:	b95f      	cbnz	r7, 8001ccc <I2C_WaitOnFlagUntilTimeout+0x50>
        hi2c->PreviousState = I2C_STATE_NONE;
 8001cb4:	2300      	movs	r3, #0
        hi2c->State= HAL_I2C_STATE_READY;
 8001cb6:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8001cb8:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 8001cba:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 8001cbe:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        __HAL_UNLOCK(hi2c);
 8001cc2:	2003      	movs	r0, #3
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001cc4:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8001cc8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001ccc:	f7ff fe20 	bl	8001910 <HAL_GetTick>
 8001cd0:	1b80      	subs	r0, r0, r6
 8001cd2:	4287      	cmp	r7, r0
 8001cd4:	d2db      	bcs.n	8001c8e <I2C_WaitOnFlagUntilTimeout+0x12>
 8001cd6:	e7ed      	b.n	8001cb4 <I2C_WaitOnFlagUntilTimeout+0x38>

08001cd8 <I2C_WaitOnTXEFlagUntilTimeout>:
{  
 8001cd8:	b570      	push	{r4, r5, r6, lr}
 8001cda:	4604      	mov	r4, r0
 8001cdc:	460d      	mov	r5, r1
 8001cde:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001ce0:	6823      	ldr	r3, [r4, #0]
 8001ce2:	695b      	ldr	r3, [r3, #20]
 8001ce4:	061b      	lsls	r3, r3, #24
 8001ce6:	d501      	bpl.n	8001cec <I2C_WaitOnTXEFlagUntilTimeout+0x14>
  return HAL_OK;      
 8001ce8:	2000      	movs	r0, #0
 8001cea:	bd70      	pop	{r4, r5, r6, pc}
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001cec:	4620      	mov	r0, r4
 8001cee:	f7ff ff70 	bl	8001bd2 <I2C_IsAcknowledgeFailed>
 8001cf2:	b9a8      	cbnz	r0, 8001d20 <I2C_WaitOnTXEFlagUntilTimeout+0x48>
    if(Timeout != HAL_MAX_DELAY)
 8001cf4:	1c6a      	adds	r2, r5, #1
 8001cf6:	d0f3      	beq.n	8001ce0 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001cf8:	b965      	cbnz	r5, 8001d14 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001cfa:	6c23      	ldr	r3, [r4, #64]	; 0x40
        hi2c->State= HAL_I2C_STATE_READY;
 8001cfc:	2220      	movs	r2, #32
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001cfe:	f043 0320 	orr.w	r3, r3, #32
 8001d02:	6423      	str	r3, [r4, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 8001d04:	2300      	movs	r3, #0
        __HAL_UNLOCK(hi2c);
 8001d06:	2003      	movs	r0, #3
        hi2c->PreviousState = I2C_STATE_NONE;
 8001d08:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 8001d0a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 8001d0e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
 8001d12:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001d14:	f7ff fdfc 	bl	8001910 <HAL_GetTick>
 8001d18:	1b80      	subs	r0, r0, r6
 8001d1a:	4285      	cmp	r5, r0
 8001d1c:	d2e0      	bcs.n	8001ce0 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
 8001d1e:	e7ec      	b.n	8001cfa <I2C_WaitOnTXEFlagUntilTimeout+0x22>
      return HAL_ERROR;
 8001d20:	2001      	movs	r0, #1
}
 8001d22:	bd70      	pop	{r4, r5, r6, pc}

08001d24 <I2C_RequestMemoryRead>:
{
 8001d24:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8001d28:	4698      	mov	r8, r3
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001d2a:	6803      	ldr	r3, [r0, #0]
{
 8001d2c:	4616      	mov	r6, r2
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001d2e:	681a      	ldr	r2, [r3, #0]
{
 8001d30:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001d32:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001d36:	601a      	str	r2, [r3, #0]
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001d38:	681a      	ldr	r2, [r3, #0]
{
 8001d3a:	460f      	mov	r7, r1
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001d3c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001d40:	601a      	str	r2, [r3, #0]
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001d42:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001d46:	9500      	str	r5, [sp, #0]
 8001d48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001d4a:	2200      	movs	r2, #0
{
 8001d4c:	4604      	mov	r4, r0
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001d4e:	f7ff ff95 	bl	8001c7c <I2C_WaitOnFlagUntilTimeout>
 8001d52:	b980      	cbnz	r0, 8001d76 <I2C_RequestMemoryRead+0x52>
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001d54:	6823      	ldr	r3, [r4, #0]
 8001d56:	b2ff      	uxtb	r7, r7
 8001d58:	f007 02fe 	and.w	r2, r7, #254	; 0xfe
 8001d5c:	611a      	str	r2, [r3, #16]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001d5e:	492d      	ldr	r1, [pc, #180]	; (8001e14 <I2C_RequestMemoryRead+0xf0>)
 8001d60:	462b      	mov	r3, r5
 8001d62:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8001d64:	4620      	mov	r0, r4
 8001d66:	f7ff ff49 	bl	8001bfc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001d6a:	b140      	cbz	r0, 8001d7e <I2C_RequestMemoryRead+0x5a>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001d6c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001d6e:	2b04      	cmp	r3, #4
 8001d70:	d101      	bne.n	8001d76 <I2C_RequestMemoryRead+0x52>
      return HAL_ERROR;
 8001d72:	2001      	movs	r0, #1
 8001d74:	e000      	b.n	8001d78 <I2C_RequestMemoryRead+0x54>
      return HAL_TIMEOUT;
 8001d76:	2003      	movs	r0, #3
}
 8001d78:	b004      	add	sp, #16
 8001d7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001d7e:	6823      	ldr	r3, [r4, #0]
 8001d80:	9003      	str	r0, [sp, #12]
 8001d82:	695a      	ldr	r2, [r3, #20]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001d84:	990a      	ldr	r1, [sp, #40]	; 0x28
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001d86:	9203      	str	r2, [sp, #12]
 8001d88:	699b      	ldr	r3, [r3, #24]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001d8a:	462a      	mov	r2, r5
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001d8c:	9303      	str	r3, [sp, #12]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001d8e:	4620      	mov	r0, r4
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001d90:	9b03      	ldr	r3, [sp, #12]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001d92:	f7ff ffa1 	bl	8001cd8 <I2C_WaitOnTXEFlagUntilTimeout>
 8001d96:	b140      	cbz	r0, 8001daa <I2C_RequestMemoryRead+0x86>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001d98:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001d9a:	2b04      	cmp	r3, #4
 8001d9c:	d1eb      	bne.n	8001d76 <I2C_RequestMemoryRead+0x52>
      SET_BIT(hi2c->Instance->CR1,I2C_CR1_STOP);
 8001d9e:	6822      	ldr	r2, [r4, #0]
 8001da0:	6813      	ldr	r3, [r2, #0]
 8001da2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001da6:	6013      	str	r3, [r2, #0]
 8001da8:	e7e3      	b.n	8001d72 <I2C_RequestMemoryRead+0x4e>
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001daa:	f1b8 0f01 	cmp.w	r8, #1
 8001dae:	6823      	ldr	r3, [r4, #0]
 8001db0:	d124      	bne.n	8001dfc <I2C_RequestMemoryRead+0xd8>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001db2:	b2f6      	uxtb	r6, r6
 8001db4:	611e      	str	r6, [r3, #16]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001db6:	462a      	mov	r2, r5
 8001db8:	990a      	ldr	r1, [sp, #40]	; 0x28
 8001dba:	4620      	mov	r0, r4
 8001dbc:	f7ff ff8c 	bl	8001cd8 <I2C_WaitOnTXEFlagUntilTimeout>
 8001dc0:	4602      	mov	r2, r0
 8001dc2:	2800      	cmp	r0, #0
 8001dc4:	d1e8      	bne.n	8001d98 <I2C_RequestMemoryRead+0x74>
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001dc6:	6821      	ldr	r1, [r4, #0]
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001dc8:	4620      	mov	r0, r4
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001dca:	680b      	ldr	r3, [r1, #0]
 8001dcc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001dd0:	600b      	str	r3, [r1, #0]
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001dd2:	9500      	str	r5, [sp, #0]
 8001dd4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001dd6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001dda:	f7ff ff4f 	bl	8001c7c <I2C_WaitOnFlagUntilTimeout>
 8001dde:	2800      	cmp	r0, #0
 8001de0:	d1c9      	bne.n	8001d76 <I2C_RequestMemoryRead+0x52>
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8001de2:	6823      	ldr	r3, [r4, #0]
 8001de4:	f047 0701 	orr.w	r7, r7, #1
 8001de8:	611f      	str	r7, [r3, #16]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001dea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8001dec:	462b      	mov	r3, r5
 8001dee:	4909      	ldr	r1, [pc, #36]	; (8001e14 <I2C_RequestMemoryRead+0xf0>)
 8001df0:	4620      	mov	r0, r4
 8001df2:	f7ff ff03 	bl	8001bfc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001df6:	2800      	cmp	r0, #0
 8001df8:	d1b8      	bne.n	8001d6c <I2C_RequestMemoryRead+0x48>
 8001dfa:	e7bd      	b.n	8001d78 <I2C_RequestMemoryRead+0x54>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8001dfc:	0a32      	lsrs	r2, r6, #8
 8001dfe:	611a      	str	r2, [r3, #16]
    if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001e00:	990a      	ldr	r1, [sp, #40]	; 0x28
 8001e02:	462a      	mov	r2, r5
 8001e04:	4620      	mov	r0, r4
 8001e06:	f7ff ff67 	bl	8001cd8 <I2C_WaitOnTXEFlagUntilTimeout>
 8001e0a:	2800      	cmp	r0, #0
 8001e0c:	d1c4      	bne.n	8001d98 <I2C_RequestMemoryRead+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001e0e:	6823      	ldr	r3, [r4, #0]
 8001e10:	e7cf      	b.n	8001db2 <I2C_RequestMemoryRead+0x8e>
 8001e12:	bf00      	nop
 8001e14:	00010002 	.word	0x00010002

08001e18 <HAL_I2C_Init>:
{
 8001e18:	b570      	push	{r4, r5, r6, lr}
  if(hi2c == NULL)
 8001e1a:	4604      	mov	r4, r0
 8001e1c:	b908      	cbnz	r0, 8001e22 <HAL_I2C_Init+0xa>
    return HAL_ERROR;
 8001e1e:	2001      	movs	r0, #1
 8001e20:	bd70      	pop	{r4, r5, r6, pc}
  if(hi2c->State == HAL_I2C_STATE_RESET)
 8001e22:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001e26:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001e2a:	b91b      	cbnz	r3, 8001e34 <HAL_I2C_Init+0x1c>
    hi2c->Lock = HAL_UNLOCKED;
 8001e2c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 8001e30:	f7ff fcda 	bl	80017e8 <HAL_I2C_MspInit>
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001e34:	f001 fadc 	bl	80033f0 <HAL_RCC_GetPCLK1Freq>
  if(pclk1 < I2C_MIN_PCLK_FREQ)
 8001e38:	4b3b      	ldr	r3, [pc, #236]	; (8001f28 <HAL_I2C_Init+0x110>)
 8001e3a:	4298      	cmp	r0, r3
 8001e3c:	d9ef      	bls.n	8001e1e <HAL_I2C_Init+0x6>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001e3e:	2324      	movs	r3, #36	; 0x24
  freqrange = I2C_FREQ_RANGE(pclk1);
 8001e40:	4d3a      	ldr	r5, [pc, #232]	; (8001f2c <HAL_I2C_Init+0x114>)
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001e42:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  freqrange = I2C_FREQ_RANGE(pclk1);
 8001e46:	fbb0 f5f5 	udiv	r5, r0, r5
  __HAL_I2C_DISABLE(hi2c);
 8001e4a:	6823      	ldr	r3, [r4, #0]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001e4c:	4938      	ldr	r1, [pc, #224]	; (8001f30 <HAL_I2C_Init+0x118>)
  __HAL_I2C_DISABLE(hi2c);
 8001e4e:	681a      	ldr	r2, [r3, #0]
 8001e50:	f022 0201 	bic.w	r2, r2, #1
 8001e54:	601a      	str	r2, [r3, #0]
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001e56:	685a      	ldr	r2, [r3, #4]
 8001e58:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8001e5c:	432a      	orrs	r2, r5
 8001e5e:	605a      	str	r2, [r3, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001e60:	6862      	ldr	r2, [r4, #4]
 8001e62:	6a1e      	ldr	r6, [r3, #32]
 8001e64:	428a      	cmp	r2, r1
 8001e66:	bf81      	itttt	hi
 8001e68:	f44f 7196 	movhi.w	r1, #300	; 0x12c
 8001e6c:	4369      	mulhi	r1, r5
 8001e6e:	f44f 757a 	movhi.w	r5, #1000	; 0x3e8
 8001e72:	fbb1 f1f5 	udivhi	r1, r1, r5
 8001e76:	bf94      	ite	ls
 8001e78:	1c69      	addls	r1, r5, #1
 8001e7a:	3101      	addhi	r1, #1
 8001e7c:	f026 063f 	bic.w	r6, r6, #63	; 0x3f
 8001e80:	4331      	orrs	r1, r6
 8001e82:	6219      	str	r1, [r3, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001e84:	69dd      	ldr	r5, [r3, #28]
 8001e86:	492a      	ldr	r1, [pc, #168]	; (8001f30 <HAL_I2C_Init+0x118>)
 8001e88:	f425 454f 	bic.w	r5, r5, #52992	; 0xcf00
 8001e8c:	428a      	cmp	r2, r1
 8001e8e:	f025 05ff 	bic.w	r5, r5, #255	; 0xff
 8001e92:	d830      	bhi.n	8001ef6 <HAL_I2C_Init+0xde>
 8001e94:	0052      	lsls	r2, r2, #1
 8001e96:	fbb0 f0f2 	udiv	r0, r0, r2
 8001e9a:	f3c0 020b 	ubfx	r2, r0, #0, #12
 8001e9e:	2a03      	cmp	r2, #3
 8001ea0:	bf98      	it	ls
 8001ea2:	2004      	movls	r0, #4
 8001ea4:	4328      	orrs	r0, r5
 8001ea6:	61d8      	str	r0, [r3, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001ea8:	6819      	ldr	r1, [r3, #0]
 8001eaa:	6a20      	ldr	r0, [r4, #32]
 8001eac:	69e2      	ldr	r2, [r4, #28]
 8001eae:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
 8001eb2:	4302      	orrs	r2, r0
 8001eb4:	430a      	orrs	r2, r1
 8001eb6:	601a      	str	r2, [r3, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001eb8:	6899      	ldr	r1, [r3, #8]
 8001eba:	68e0      	ldr	r0, [r4, #12]
 8001ebc:	6922      	ldr	r2, [r4, #16]
 8001ebe:	f421 4103 	bic.w	r1, r1, #33536	; 0x8300
 8001ec2:	4302      	orrs	r2, r0
 8001ec4:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8001ec8:	430a      	orrs	r2, r1
 8001eca:	609a      	str	r2, [r3, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001ecc:	68d9      	ldr	r1, [r3, #12]
 8001ece:	69a0      	ldr	r0, [r4, #24]
 8001ed0:	6962      	ldr	r2, [r4, #20]
 8001ed2:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8001ed6:	4302      	orrs	r2, r0
 8001ed8:	430a      	orrs	r2, r1
 8001eda:	60da      	str	r2, [r3, #12]
  __HAL_I2C_ENABLE(hi2c);
 8001edc:	681a      	ldr	r2, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ede:	2000      	movs	r0, #0
  __HAL_I2C_ENABLE(hi2c);
 8001ee0:	f042 0201 	orr.w	r2, r2, #1
 8001ee4:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 8001ee6:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ee8:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001eea:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001eee:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ef0:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
}
 8001ef4:	bd70      	pop	{r4, r5, r6, pc}
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001ef6:	68a1      	ldr	r1, [r4, #8]
 8001ef8:	b949      	cbnz	r1, 8001f0e <HAL_I2C_Init+0xf6>
 8001efa:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001efe:	fbb0 f0f2 	udiv	r0, r0, r2
 8001f02:	f3c0 020b 	ubfx	r2, r0, #0, #12
 8001f06:	b162      	cbz	r2, 8001f22 <HAL_I2C_Init+0x10a>
 8001f08:	f440 4000 	orr.w	r0, r0, #32768	; 0x8000
 8001f0c:	e7ca      	b.n	8001ea4 <HAL_I2C_Init+0x8c>
 8001f0e:	2119      	movs	r1, #25
 8001f10:	434a      	muls	r2, r1
 8001f12:	fbb0 f0f2 	udiv	r0, r0, r2
 8001f16:	f3c0 020b 	ubfx	r2, r0, #0, #12
 8001f1a:	b112      	cbz	r2, 8001f22 <HAL_I2C_Init+0x10a>
 8001f1c:	f440 4040 	orr.w	r0, r0, #49152	; 0xc000
 8001f20:	e7c0      	b.n	8001ea4 <HAL_I2C_Init+0x8c>
 8001f22:	2001      	movs	r0, #1
 8001f24:	e7be      	b.n	8001ea4 <HAL_I2C_Init+0x8c>
 8001f26:	bf00      	nop
 8001f28:	001e847f 	.word	0x001e847f
 8001f2c:	000f4240 	.word	0x000f4240
 8001f30:	000186a0 	.word	0x000186a0

08001f34 <HAL_I2C_Master_Transmit_IT>:
{
 8001f34:	b537      	push	{r0, r1, r2, r4, r5, lr}
  __IO uint32_t count = 0U;
 8001f36:	2400      	movs	r4, #0
 8001f38:	9401      	str	r4, [sp, #4]
  if(hi2c->State == HAL_I2C_STATE_READY)
 8001f3a:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 8001f3e:	2c20      	cmp	r4, #32
 8001f40:	d002      	beq.n	8001f48 <HAL_I2C_Master_Transmit_IT+0x14>
    return HAL_BUSY;
 8001f42:	2002      	movs	r0, #2
}
 8001f44:	b003      	add	sp, #12
 8001f46:	bd30      	pop	{r4, r5, pc}
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock /25U /1000U);
 8001f48:	f246 15a8 	movw	r5, #25000	; 0x61a8
 8001f4c:	4c21      	ldr	r4, [pc, #132]	; (8001fd4 <HAL_I2C_Master_Transmit_IT+0xa0>)
 8001f4e:	6824      	ldr	r4, [r4, #0]
 8001f50:	fbb4 f5f5 	udiv	r5, r4, r5
 8001f54:	2419      	movs	r4, #25
 8001f56:	436c      	muls	r4, r5
 8001f58:	9401      	str	r4, [sp, #4]
      if(count-- == 0U)
 8001f5a:	9c01      	ldr	r4, [sp, #4]
 8001f5c:	1e65      	subs	r5, r4, #1
 8001f5e:	9501      	str	r5, [sp, #4]
 8001f60:	b93c      	cbnz	r4, 8001f72 <HAL_I2C_Master_Transmit_IT+0x3e>
        hi2c->State= HAL_I2C_STATE_READY;
 8001f62:	2320      	movs	r3, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8001f64:	6304      	str	r4, [r0, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 8001f66:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 8001f6a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
        return HAL_TIMEOUT;
 8001f6e:	2003      	movs	r0, #3
 8001f70:	e7e8      	b.n	8001f44 <HAL_I2C_Master_Transmit_IT+0x10>
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8001f72:	6804      	ldr	r4, [r0, #0]
 8001f74:	69a5      	ldr	r5, [r4, #24]
 8001f76:	07ad      	lsls	r5, r5, #30
 8001f78:	d4ef      	bmi.n	8001f5a <HAL_I2C_Master_Transmit_IT+0x26>
    __HAL_LOCK(hi2c);
 8001f7a:	f890 503c 	ldrb.w	r5, [r0, #60]	; 0x3c
 8001f7e:	2d01      	cmp	r5, #1
 8001f80:	d0df      	beq.n	8001f42 <HAL_I2C_Master_Transmit_IT+0xe>
 8001f82:	2501      	movs	r5, #1
 8001f84:	f880 503c 	strb.w	r5, [r0, #60]	; 0x3c
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001f88:	6825      	ldr	r5, [r4, #0]
 8001f8a:	07ed      	lsls	r5, r5, #31
      __HAL_I2C_ENABLE(hi2c);
 8001f8c:	bf5e      	ittt	pl
 8001f8e:	6825      	ldrpl	r5, [r4, #0]
 8001f90:	f045 0501 	orrpl.w	r5, r5, #1
 8001f94:	6025      	strpl	r5, [r4, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001f96:	6825      	ldr	r5, [r4, #0]
 8001f98:	f425 6500 	bic.w	r5, r5, #2048	; 0x800
 8001f9c:	6025      	str	r5, [r4, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001f9e:	2521      	movs	r5, #33	; 0x21
 8001fa0:	f880 503d 	strb.w	r5, [r0, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001fa4:	2510      	movs	r5, #16
 8001fa6:	f880 503e 	strb.w	r5, [r0, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001faa:	2500      	movs	r5, #0
 8001fac:	6405      	str	r5, [r0, #64]	; 0x40
    hi2c->XferCount   = Size;
 8001fae:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001fb0:	4b09      	ldr	r3, [pc, #36]	; (8001fd8 <HAL_I2C_Master_Transmit_IT+0xa4>)
    hi2c->pBuffPtr    = pData;
 8001fb2:	6242      	str	r2, [r0, #36]	; 0x24
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001fb4:	62c3      	str	r3, [r0, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8001fb6:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
    hi2c->Devaddress  = DevAddress;
 8001fb8:	6441      	str	r1, [r0, #68]	; 0x44
    hi2c->XferSize    = hi2c->XferCount;
 8001fba:	8503      	strh	r3, [r0, #40]	; 0x28
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001fbc:	6823      	ldr	r3, [r4, #0]
 8001fbe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fc2:	6023      	str	r3, [r4, #0]
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8001fc4:	6863      	ldr	r3, [r4, #4]
    __HAL_UNLOCK(hi2c);
 8001fc6:	f880 503c 	strb.w	r5, [r0, #60]	; 0x3c
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8001fca:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001fce:	6063      	str	r3, [r4, #4]
    return HAL_OK;
 8001fd0:	4628      	mov	r0, r5
 8001fd2:	e7b7      	b.n	8001f44 <HAL_I2C_Master_Transmit_IT+0x10>
 8001fd4:	20000038 	.word	0x20000038
 8001fd8:	ffff0000 	.word	0xffff0000

08001fdc <HAL_I2C_Mem_Read_IT>:
{
 8001fdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001fe0:	4604      	mov	r4, r0
 8001fe2:	b087      	sub	sp, #28
 8001fe4:	469b      	mov	fp, r3
 8001fe6:	4689      	mov	r9, r1
 8001fe8:	4692      	mov	sl, r2
 8001fea:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
 8001fee:	f8bd 7044 	ldrh.w	r7, [sp, #68]	; 0x44
  tickstart = HAL_GetTick();
 8001ff2:	f7ff fc8d 	bl	8001910 <HAL_GetTick>
  if(hi2c->State == HAL_I2C_STATE_READY)
 8001ff6:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
  tickstart = HAL_GetTick();
 8001ffa:	4606      	mov	r6, r0
  if(hi2c->State == HAL_I2C_STATE_READY)
 8001ffc:	2b20      	cmp	r3, #32
 8001ffe:	d003      	beq.n	8002008 <HAL_I2C_Mem_Read_IT+0x2c>
    return HAL_BUSY;
 8002000:	2002      	movs	r0, #2
}
 8002002:	b007      	add	sp, #28
 8002004:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if((pData == NULL) || (Size == 0U))
 8002008:	f1b8 0f00 	cmp.w	r8, #0
 800200c:	d03d      	beq.n	800208a <HAL_I2C_Mem_Read_IT+0xae>
 800200e:	2f00      	cmp	r7, #0
 8002010:	d03b      	beq.n	800208a <HAL_I2C_Mem_Read_IT+0xae>
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002012:	9000      	str	r0, [sp, #0]
 8002014:	2319      	movs	r3, #25
 8002016:	2201      	movs	r2, #1
 8002018:	f04f 1102 	mov.w	r1, #131074	; 0x20002
 800201c:	4620      	mov	r0, r4
 800201e:	f7ff fe2d 	bl	8001c7c <I2C_WaitOnFlagUntilTimeout>
 8002022:	2800      	cmp	r0, #0
 8002024:	d1ec      	bne.n	8002000 <HAL_I2C_Mem_Read_IT+0x24>
    __HAL_LOCK(hi2c);
 8002026:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800202a:	2b01      	cmp	r3, #1
 800202c:	d0e8      	beq.n	8002000 <HAL_I2C_Mem_Read_IT+0x24>
 800202e:	2301      	movs	r3, #1
 8002030:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002034:	6823      	ldr	r3, [r4, #0]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002036:	2500      	movs	r5, #0
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002038:	681a      	ldr	r2, [r3, #0]
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 800203a:	4649      	mov	r1, r9
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800203c:	07d2      	lsls	r2, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 800203e:	bf58      	it	pl
 8002040:	681a      	ldrpl	r2, [r3, #0]
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8002042:	4620      	mov	r0, r4
      __HAL_I2C_ENABLE(hi2c);
 8002044:	bf5c      	itt	pl
 8002046:	f042 0201 	orrpl.w	r2, r2, #1
 800204a:	601a      	strpl	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800204c:	681a      	ldr	r2, [r3, #0]
 800204e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002052:	601a      	str	r2, [r3, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002054:	2322      	movs	r3, #34	; 0x22
 8002056:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800205a:	2340      	movs	r3, #64	; 0x40
 800205c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002060:	4b28      	ldr	r3, [pc, #160]	; (8002104 <HAL_I2C_Mem_Read_IT+0x128>)
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002062:	6425      	str	r5, [r4, #64]	; 0x40
    hi2c->XferCount   = Size;
 8002064:	8567      	strh	r7, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002066:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8002068:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr    = pData;
 800206a:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
    hi2c->XferSize    = hi2c->XferCount;
 800206e:	8523      	strh	r3, [r4, #40]	; 0x28
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8002070:	2323      	movs	r3, #35	; 0x23
 8002072:	9601      	str	r6, [sp, #4]
 8002074:	9300      	str	r3, [sp, #0]
 8002076:	4652      	mov	r2, sl
 8002078:	465b      	mov	r3, fp
 800207a:	f7ff fe53 	bl	8001d24 <I2C_RequestMemoryRead>
 800207e:	b140      	cbz	r0, 8002092 <HAL_I2C_Mem_Read_IT+0xb6>
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002080:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8002082:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002086:	2b04      	cmp	r3, #4
 8002088:	d101      	bne.n	800208e <HAL_I2C_Mem_Read_IT+0xb2>
      return  HAL_ERROR;
 800208a:	2001      	movs	r0, #1
 800208c:	e7b9      	b.n	8002002 <HAL_I2C_Mem_Read_IT+0x26>
        return HAL_TIMEOUT;
 800208e:	2003      	movs	r0, #3
 8002090:	e7b7      	b.n	8002002 <HAL_I2C_Mem_Read_IT+0x26>
    if(hi2c->XferCount == 1U)
 8002092:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002094:	b29b      	uxth	r3, r3
 8002096:	2b01      	cmp	r3, #1
 8002098:	6823      	ldr	r3, [r4, #0]
 800209a:	d115      	bne.n	80020c8 <HAL_I2C_Mem_Read_IT+0xec>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800209c:	681a      	ldr	r2, [r3, #0]
 800209e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80020a2:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80020a4:	9003      	str	r0, [sp, #12]
 80020a6:	695a      	ldr	r2, [r3, #20]
 80020a8:	9203      	str	r2, [sp, #12]
 80020aa:	699a      	ldr	r2, [r3, #24]
 80020ac:	9203      	str	r2, [sp, #12]
 80020ae:	9a03      	ldr	r2, [sp, #12]
      SET_BIT(hi2c->Instance->CR1,I2C_CR1_STOP);
 80020b0:	681a      	ldr	r2, [r3, #0]
 80020b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80020b6:	601a      	str	r2, [r3, #0]
    __HAL_UNLOCK(hi2c);
 80020b8:	2200      	movs	r2, #0
 80020ba:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80020be:	685a      	ldr	r2, [r3, #4]
 80020c0:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 80020c4:	605a      	str	r2, [r3, #4]
    return HAL_OK;
 80020c6:	e79c      	b.n	8002002 <HAL_I2C_Mem_Read_IT+0x26>
    else if(hi2c->XferCount == 2U)
 80020c8:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80020ca:	b292      	uxth	r2, r2
 80020cc:	2a02      	cmp	r2, #2
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80020ce:	681a      	ldr	r2, [r3, #0]
    else if(hi2c->XferCount == 2U)
 80020d0:	d10d      	bne.n	80020ee <HAL_I2C_Mem_Read_IT+0x112>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80020d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80020d6:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80020d8:	681a      	ldr	r2, [r3, #0]
 80020da:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80020de:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80020e0:	9004      	str	r0, [sp, #16]
 80020e2:	695a      	ldr	r2, [r3, #20]
 80020e4:	9204      	str	r2, [sp, #16]
 80020e6:	699a      	ldr	r2, [r3, #24]
 80020e8:	9204      	str	r2, [sp, #16]
 80020ea:	9a04      	ldr	r2, [sp, #16]
 80020ec:	e7e4      	b.n	80020b8 <HAL_I2C_Mem_Read_IT+0xdc>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80020ee:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80020f2:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80020f4:	9005      	str	r0, [sp, #20]
 80020f6:	695a      	ldr	r2, [r3, #20]
 80020f8:	9205      	str	r2, [sp, #20]
 80020fa:	699a      	ldr	r2, [r3, #24]
 80020fc:	9205      	str	r2, [sp, #20]
 80020fe:	9a05      	ldr	r2, [sp, #20]
 8002100:	e7da      	b.n	80020b8 <HAL_I2C_Mem_Read_IT+0xdc>
 8002102:	bf00      	nop
 8002104:	ffff0000 	.word	0xffff0000

08002108 <HAL_I2C_SlaveTxCpltCallback>:
 8002108:	4770      	bx	lr

0800210a <HAL_I2C_SlaveRxCpltCallback>:
 800210a:	4770      	bx	lr

0800210c <HAL_I2C_AddrCallback>:
{
 800210c:	4770      	bx	lr

0800210e <HAL_I2C_ListenCpltCallback>:
 800210e:	4770      	bx	lr

08002110 <HAL_I2C_MemTxCpltCallback>:
 8002110:	4770      	bx	lr

08002112 <HAL_I2C_AbortCpltCallback>:
{
 8002112:	4770      	bx	lr

08002114 <I2C_ITError>:
  uint32_t CurrentState = hi2c->State;
 8002114:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
{
 8002118:	b510      	push	{r4, lr}
  if((CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800211a:	3b29      	subs	r3, #41	; 0x29
 800211c:	2b01      	cmp	r3, #1
{
 800211e:	4604      	mov	r4, r0
 8002120:	6803      	ldr	r3, [r0, #0]
  if((CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002122:	d839      	bhi.n	8002198 <I2C_ITError+0x84>
    hi2c->PreviousState = I2C_STATE_NONE;
 8002124:	2200      	movs	r2, #0
 8002126:	6302      	str	r2, [r0, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8002128:	2228      	movs	r2, #40	; 0x28
 800212a:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800212e:	681a      	ldr	r2, [r3, #0]
 8002130:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002134:	601a      	str	r2, [r3, #0]
  if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8002136:	685a      	ldr	r2, [r3, #4]
 8002138:	f412 6200 	ands.w	r2, r2, #2048	; 0x800
 800213c:	d054      	beq.n	80021e8 <I2C_ITError+0xd4>
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 800213e:	685a      	ldr	r2, [r3, #4]
    if(hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8002140:	6b60      	ldr	r0, [r4, #52]	; 0x34
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8002142:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002146:	605a      	str	r2, [r3, #4]
    if(hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8002148:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 800214c:	2b01      	cmp	r3, #1
 800214e:	4b39      	ldr	r3, [pc, #228]	; (8002234 <I2C_ITError+0x120>)
 8002150:	d031      	beq.n	80021b6 <I2C_ITError+0xa2>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8002152:	6343      	str	r3, [r0, #52]	; 0x34
      if(HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8002154:	f7ff fc42 	bl	80019dc <HAL_DMA_Abort_IT>
 8002158:	b150      	cbz	r0, 8002170 <I2C_ITError+0x5c>
        __HAL_I2C_DISABLE(hi2c);
 800215a:	6822      	ldr	r2, [r4, #0]
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800215c:	6b60      	ldr	r0, [r4, #52]	; 0x34
        __HAL_I2C_DISABLE(hi2c);
 800215e:	6813      	ldr	r3, [r2, #0]
 8002160:	f023 0301 	bic.w	r3, r3, #1
 8002164:	6013      	str	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 8002166:	2320      	movs	r3, #32
 8002168:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800216c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800216e:	4798      	blx	r3
  if((hi2c->State == HAL_I2C_STATE_LISTEN) && ((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF))
 8002170:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8002174:	2b28      	cmp	r3, #40	; 0x28
 8002176:	d10e      	bne.n	8002196 <I2C_ITError+0x82>
 8002178:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800217a:	075b      	lsls	r3, r3, #29
 800217c:	d50b      	bpl.n	8002196 <I2C_ITError+0x82>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800217e:	4b2e      	ldr	r3, [pc, #184]	; (8002238 <I2C_ITError+0x124>)
    hi2c->State = HAL_I2C_STATE_READY;
 8002180:	2220      	movs	r2, #32
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002182:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8002184:	2300      	movs	r3, #0
    HAL_I2C_ListenCpltCallback(hi2c);
 8002186:	4620      	mov	r0, r4
    hi2c->PreviousState = I2C_STATE_NONE;
 8002188:	6323      	str	r3, [r4, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_READY;
 800218a:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800218e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 8002192:	f7ff ffbc 	bl	800210e <HAL_I2C_ListenCpltCallback>
 8002196:	bd10      	pop	{r4, pc}
    if((hi2c->State != HAL_I2C_STATE_ABORT) && ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) != I2C_CR2_DMAEN))
 8002198:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 800219c:	2a60      	cmp	r2, #96	; 0x60
 800219e:	d005      	beq.n	80021ac <I2C_ITError+0x98>
 80021a0:	685a      	ldr	r2, [r3, #4]
 80021a2:	0512      	lsls	r2, r2, #20
      hi2c->State = HAL_I2C_STATE_READY;
 80021a4:	bf5c      	itt	pl
 80021a6:	2220      	movpl	r2, #32
 80021a8:	f880 203d 	strbpl.w	r2, [r0, #61]	; 0x3d
    hi2c->PreviousState = I2C_STATE_NONE;
 80021ac:	2200      	movs	r2, #0
 80021ae:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80021b0:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
 80021b4:	e7bb      	b.n	800212e <I2C_ITError+0x1a>
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80021b6:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80021b8:	6343      	str	r3, [r0, #52]	; 0x34
      if(HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80021ba:	f7ff fc0f 	bl	80019dc <HAL_DMA_Abort_IT>
 80021be:	2800      	cmp	r0, #0
 80021c0:	d0d6      	beq.n	8002170 <I2C_ITError+0x5c>
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80021c2:	6822      	ldr	r2, [r4, #0]
 80021c4:	6953      	ldr	r3, [r2, #20]
 80021c6:	0658      	lsls	r0, r3, #25
 80021c8:	d504      	bpl.n	80021d4 <I2C_ITError+0xc0>
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80021ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80021cc:	6912      	ldr	r2, [r2, #16]
 80021ce:	1c59      	adds	r1, r3, #1
 80021d0:	6261      	str	r1, [r4, #36]	; 0x24
 80021d2:	701a      	strb	r2, [r3, #0]
        __HAL_I2C_DISABLE(hi2c);
 80021d4:	6822      	ldr	r2, [r4, #0]
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80021d6:	6ba0      	ldr	r0, [r4, #56]	; 0x38
        __HAL_I2C_DISABLE(hi2c);
 80021d8:	6813      	ldr	r3, [r2, #0]
 80021da:	f023 0301 	bic.w	r3, r3, #1
 80021de:	6013      	str	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 80021e0:	2320      	movs	r3, #32
 80021e2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
 80021e6:	e7c1      	b.n	800216c <I2C_ITError+0x58>
  else if(hi2c->State == HAL_I2C_STATE_ABORT)
 80021e8:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
 80021ec:	2960      	cmp	r1, #96	; 0x60
 80021ee:	d114      	bne.n	800221a <I2C_ITError+0x106>
    hi2c->State = HAL_I2C_STATE_READY;
 80021f0:	2120      	movs	r1, #32
 80021f2:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80021f6:	6422      	str	r2, [r4, #64]	; 0x40
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80021f8:	695a      	ldr	r2, [r3, #20]
 80021fa:	0651      	lsls	r1, r2, #25
 80021fc:	d504      	bpl.n	8002208 <I2C_ITError+0xf4>
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80021fe:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002200:	691b      	ldr	r3, [r3, #16]
 8002202:	1c51      	adds	r1, r2, #1
 8002204:	6261      	str	r1, [r4, #36]	; 0x24
 8002206:	7013      	strb	r3, [r2, #0]
    __HAL_I2C_DISABLE(hi2c);
 8002208:	6822      	ldr	r2, [r4, #0]
    HAL_I2C_AbortCpltCallback(hi2c);
 800220a:	4620      	mov	r0, r4
    __HAL_I2C_DISABLE(hi2c);
 800220c:	6813      	ldr	r3, [r2, #0]
 800220e:	f023 0301 	bic.w	r3, r3, #1
 8002212:	6013      	str	r3, [r2, #0]
    HAL_I2C_AbortCpltCallback(hi2c);
 8002214:	f7ff ff7d 	bl	8002112 <HAL_I2C_AbortCpltCallback>
 8002218:	e7aa      	b.n	8002170 <I2C_ITError+0x5c>
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800221a:	695a      	ldr	r2, [r3, #20]
 800221c:	0652      	lsls	r2, r2, #25
 800221e:	d504      	bpl.n	800222a <I2C_ITError+0x116>
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002220:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002222:	691b      	ldr	r3, [r3, #16]
 8002224:	1c51      	adds	r1, r2, #1
 8002226:	6261      	str	r1, [r4, #36]	; 0x24
 8002228:	7013      	strb	r3, [r2, #0]
    HAL_I2C_ErrorCallback(hi2c);
 800222a:	4620      	mov	r0, r4
 800222c:	f7ff fb3a 	bl	80018a4 <HAL_I2C_ErrorCallback>
 8002230:	e79e      	b.n	8002170 <I2C_ITError+0x5c>
 8002232:	bf00      	nop
 8002234:	08002a35 	.word	0x08002a35
 8002238:	ffff0000 	.word	0xffff0000

0800223c <HAL_I2C_EV_IRQHandler>:
{
 800223c:	b570      	push	{r4, r5, r6, lr}
  uint32_t sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800223e:	6803      	ldr	r3, [r0, #0]
{
 8002240:	b08c      	sub	sp, #48	; 0x30
  uint32_t sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002242:	699d      	ldr	r5, [r3, #24]
  uint32_t sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002244:	6959      	ldr	r1, [r3, #20]
  uint32_t itsources    = READ_REG(hi2c->Instance->CR2);
 8002246:	685a      	ldr	r2, [r3, #4]
  if((hi2c->Mode == HAL_I2C_MODE_MASTER) || \
 8002248:	f890 403e 	ldrb.w	r4, [r0, #62]	; 0x3e
 800224c:	2c10      	cmp	r4, #16
 800224e:	d004      	beq.n	800225a <HAL_I2C_EV_IRQHandler+0x1e>
     (hi2c->Mode == HAL_I2C_MODE_MEM))
 8002250:	f890 403e 	ldrb.w	r4, [r0, #62]	; 0x3e
  if((hi2c->Mode == HAL_I2C_MODE_MASTER) || \
 8002254:	2c40      	cmp	r4, #64	; 0x40
 8002256:	f040 823e 	bne.w	80026d6 <HAL_I2C_EV_IRQHandler+0x49a>
    if(((sr1itflags & I2C_FLAG_SB) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 800225a:	f011 1f01 	tst.w	r1, #65537	; 0x10001
 800225e:	d06a      	beq.n	8002336 <HAL_I2C_EV_IRQHandler+0xfa>
 8002260:	0596      	lsls	r6, r2, #22
 8002262:	d568      	bpl.n	8002336 <HAL_I2C_EV_IRQHandler+0xfa>
  if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8002264:	f890 403e 	ldrb.w	r4, [r0, #62]	; 0x3e
 8002268:	2c40      	cmp	r4, #64	; 0x40
 800226a:	d147      	bne.n	80022fc <HAL_I2C_EV_IRQHandler+0xc0>
    if(hi2c->EventCount == 0U)
 800226c:	6d04      	ldr	r4, [r0, #80]	; 0x50
 800226e:	2c00      	cmp	r4, #0
 8002270:	d13f      	bne.n	80022f2 <HAL_I2C_EV_IRQHandler+0xb6>
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8002272:	6c44      	ldr	r4, [r0, #68]	; 0x44
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8002274:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8002278:	611c      	str	r4, [r3, #16]
 800227a:	4c92      	ldr	r4, [pc, #584]	; (80024c4 <HAL_I2C_EV_IRQHandler+0x288>)
    if((hi2c->EventCount == 0U) && ((sr2itflags & I2C_FLAG_TRA) != RESET))
 800227c:	6d06      	ldr	r6, [r0, #80]	; 0x50
 800227e:	400c      	ands	r4, r1
 8002280:	2e00      	cmp	r6, #0
 8002282:	f040 8181 	bne.w	8002588 <HAL_I2C_EV_IRQHandler+0x34c>
 8002286:	4e90      	ldr	r6, [pc, #576]	; (80024c8 <HAL_I2C_EV_IRQHandler+0x28c>)
 8002288:	402e      	ands	r6, r5
 800228a:	2e00      	cmp	r6, #0
 800228c:	f000 817c 	beq.w	8002588 <HAL_I2C_EV_IRQHandler+0x34c>
      if(((sr1itflags & I2C_FLAG_TXE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8002290:	4d8e      	ldr	r5, [pc, #568]	; (80024cc <HAL_I2C_EV_IRQHandler+0x290>)
 8002292:	400d      	ands	r5, r1
 8002294:	2d00      	cmp	r5, #0
 8002296:	f000 8135 	beq.w	8002504 <HAL_I2C_EV_IRQHandler+0x2c8>
 800229a:	0555      	lsls	r5, r2, #21
 800229c:	f140 8132 	bpl.w	8002504 <HAL_I2C_EV_IRQHandler+0x2c8>
 80022a0:	2c00      	cmp	r4, #0
 80022a2:	f040 812f 	bne.w	8002504 <HAL_I2C_EV_IRQHandler+0x2c8>
  if((hi2c->XferSize == 0U) && (hi2c->State == HAL_I2C_STATE_BUSY_TX))
 80022a6:	8d02      	ldrh	r2, [r0, #40]	; 0x28
 80022a8:	2a00      	cmp	r2, #0
 80022aa:	f040 8115 	bne.w	80024d8 <HAL_I2C_EV_IRQHandler+0x29c>
 80022ae:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 80022b2:	2a21      	cmp	r2, #33	; 0x21
 80022b4:	f040 8110 	bne.w	80024d8 <HAL_I2C_EV_IRQHandler+0x29c>
    if((hi2c->XferOptions != I2C_FIRST_AND_LAST_FRAME) && (hi2c->XferOptions != I2C_LAST_FRAME) && (hi2c->XferOptions != I2C_NO_OPTION_FRAME))
 80022b8:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 80022ba:	2a04      	cmp	r2, #4
 80022bc:	f000 814d 	beq.w	800255a <HAL_I2C_EV_IRQHandler+0x31e>
 80022c0:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 80022c2:	2a08      	cmp	r2, #8
 80022c4:	f000 8149 	beq.w	800255a <HAL_I2C_EV_IRQHandler+0x31e>
 80022c8:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 80022ca:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 80022ce:	f000 8144 	beq.w	800255a <HAL_I2C_EV_IRQHandler+0x31e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80022d2:	685a      	ldr	r2, [r3, #4]
 80022d4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80022d8:	605a      	str	r2, [r3, #4]
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80022da:	2311      	movs	r3, #17
 80022dc:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80022de:	2300      	movs	r3, #0
 80022e0:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80022e4:	2320      	movs	r3, #32
 80022e6:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80022ea:	f7ff fac9 	bl	8001880 <HAL_I2C_MasterTxCpltCallback>
}
 80022ee:	b00c      	add	sp, #48	; 0x30
 80022f0:	bd70      	pop	{r4, r5, r6, pc}
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80022f2:	6c44      	ldr	r4, [r0, #68]	; 0x44
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80022f4:	f044 0401 	orr.w	r4, r4, #1
 80022f8:	b2e4      	uxtb	r4, r4
 80022fa:	e7bd      	b.n	8002278 <HAL_I2C_EV_IRQHandler+0x3c>
    if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80022fc:	6904      	ldr	r4, [r0, #16]
 80022fe:	f5b4 4f80 	cmp.w	r4, #16384	; 0x4000
 8002302:	d105      	bne.n	8002310 <HAL_I2C_EV_IRQHandler+0xd4>
      if(hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002304:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 8002308:	2c21      	cmp	r4, #33	; 0x21
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800230a:	6c44      	ldr	r4, [r0, #68]	; 0x44
      if(hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800230c:	d1f2      	bne.n	80022f4 <HAL_I2C_EV_IRQHandler+0xb8>
 800230e:	e7b1      	b.n	8002274 <HAL_I2C_EV_IRQHandler+0x38>
      if(hi2c->EventCount == 0U)
 8002310:	6d04      	ldr	r4, [r0, #80]	; 0x50
 8002312:	b934      	cbnz	r4, 8002322 <HAL_I2C_EV_IRQHandler+0xe6>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8002314:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8002316:	11e4      	asrs	r4, r4, #7
 8002318:	f004 0406 	and.w	r4, r4, #6
 800231c:	f044 04f0 	orr.w	r4, r4, #240	; 0xf0
 8002320:	e7aa      	b.n	8002278 <HAL_I2C_EV_IRQHandler+0x3c>
      else if(hi2c->EventCount == 1U)
 8002322:	6d04      	ldr	r4, [r0, #80]	; 0x50
 8002324:	2c01      	cmp	r4, #1
 8002326:	d1a8      	bne.n	800227a <HAL_I2C_EV_IRQHandler+0x3e>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8002328:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800232a:	11e4      	asrs	r4, r4, #7
 800232c:	f004 0406 	and.w	r4, r4, #6
 8002330:	f044 04f1 	orr.w	r4, r4, #241	; 0xf1
 8002334:	e7a0      	b.n	8002278 <HAL_I2C_EV_IRQHandler+0x3c>
    else if(((sr1itflags & I2C_FLAG_ADD10) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8002336:	4c66      	ldr	r4, [pc, #408]	; (80024d0 <HAL_I2C_EV_IRQHandler+0x294>)
 8002338:	400c      	ands	r4, r1
 800233a:	b11c      	cbz	r4, 8002344 <HAL_I2C_EV_IRQHandler+0x108>
 800233c:	0594      	lsls	r4, r2, #22
 800233e:	d501      	bpl.n	8002344 <HAL_I2C_EV_IRQHandler+0x108>
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8002340:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8002342:	e7d9      	b.n	80022f8 <HAL_I2C_EV_IRQHandler+0xbc>
    else if(((sr1itflags & I2C_FLAG_ADDR) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8002344:	4c63      	ldr	r4, [pc, #396]	; (80024d4 <HAL_I2C_EV_IRQHandler+0x298>)
 8002346:	400c      	ands	r4, r1
 8002348:	2c00      	cmp	r4, #0
 800234a:	d096      	beq.n	800227a <HAL_I2C_EV_IRQHandler+0x3e>
 800234c:	0596      	lsls	r6, r2, #22
 800234e:	d594      	bpl.n	800227a <HAL_I2C_EV_IRQHandler+0x3e>
  if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002350:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 8002354:	2c22      	cmp	r4, #34	; 0x22
 8002356:	f040 80ad 	bne.w	80024b4 <HAL_I2C_EV_IRQHandler+0x278>
    if((hi2c->EventCount == 0U) && (hi2c->Mode == HAL_I2C_MODE_MEM))
 800235a:	6d04      	ldr	r4, [r0, #80]	; 0x50
 800235c:	b954      	cbnz	r4, 8002374 <HAL_I2C_EV_IRQHandler+0x138>
 800235e:	f890 603e 	ldrb.w	r6, [r0, #62]	; 0x3e
 8002362:	2e40      	cmp	r6, #64	; 0x40
 8002364:	d106      	bne.n	8002374 <HAL_I2C_EV_IRQHandler+0x138>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002366:	9401      	str	r4, [sp, #4]
 8002368:	695c      	ldr	r4, [r3, #20]
 800236a:	9401      	str	r4, [sp, #4]
 800236c:	699c      	ldr	r4, [r3, #24]
 800236e:	9401      	str	r4, [sp, #4]
 8002370:	9c01      	ldr	r4, [sp, #4]
 8002372:	e782      	b.n	800227a <HAL_I2C_EV_IRQHandler+0x3e>
    else if((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8002374:	6d04      	ldr	r4, [r0, #80]	; 0x50
 8002376:	b98c      	cbnz	r4, 800239c <HAL_I2C_EV_IRQHandler+0x160>
 8002378:	6906      	ldr	r6, [r0, #16]
 800237a:	f5b6 4f40 	cmp.w	r6, #49152	; 0xc000
 800237e:	d10d      	bne.n	800239c <HAL_I2C_EV_IRQHandler+0x160>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002380:	9402      	str	r4, [sp, #8]
 8002382:	695c      	ldr	r4, [r3, #20]
 8002384:	9402      	str	r4, [sp, #8]
 8002386:	699c      	ldr	r4, [r3, #24]
 8002388:	9402      	str	r4, [sp, #8]
 800238a:	9c02      	ldr	r4, [sp, #8]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800238c:	681c      	ldr	r4, [r3, #0]
 800238e:	f444 7480 	orr.w	r4, r4, #256	; 0x100
 8002392:	601c      	str	r4, [r3, #0]
      hi2c->EventCount++;
 8002394:	6d04      	ldr	r4, [r0, #80]	; 0x50
 8002396:	3401      	adds	r4, #1
      hi2c->EventCount = 0U;
 8002398:	6504      	str	r4, [r0, #80]	; 0x50
 800239a:	e76e      	b.n	800227a <HAL_I2C_EV_IRQHandler+0x3e>
      if(hi2c->XferCount == 0U)
 800239c:	8d44      	ldrh	r4, [r0, #42]	; 0x2a
 800239e:	b2a4      	uxth	r4, r4
 80023a0:	b954      	cbnz	r4, 80023b8 <HAL_I2C_EV_IRQHandler+0x17c>
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80023a2:	9403      	str	r4, [sp, #12]
 80023a4:	695c      	ldr	r4, [r3, #20]
 80023a6:	9403      	str	r4, [sp, #12]
 80023a8:	699c      	ldr	r4, [r3, #24]
 80023aa:	9403      	str	r4, [sp, #12]
 80023ac:	9c03      	ldr	r4, [sp, #12]
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80023ae:	681c      	ldr	r4, [r3, #0]
 80023b0:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 80023b4:	601c      	str	r4, [r3, #0]
 80023b6:	e01a      	b.n	80023ee <HAL_I2C_EV_IRQHandler+0x1b2>
      else if(hi2c->XferCount == 1U)
 80023b8:	8d44      	ldrh	r4, [r0, #42]	; 0x2a
 80023ba:	b2a4      	uxth	r4, r4
 80023bc:	2c01      	cmp	r4, #1
 80023be:	d145      	bne.n	800244c <HAL_I2C_EV_IRQHandler+0x210>
        if(hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 80023c0:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 80023c2:	f514 3f80 	cmn.w	r4, #65536	; 0x10000
 80023c6:	d11b      	bne.n	8002400 <HAL_I2C_EV_IRQHandler+0x1c4>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80023c8:	681c      	ldr	r4, [r3, #0]
 80023ca:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
 80023ce:	601c      	str	r4, [r3, #0]
          if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80023d0:	685c      	ldr	r4, [r3, #4]
 80023d2:	f414 6400 	ands.w	r4, r4, #2048	; 0x800
 80023d6:	d00c      	beq.n	80023f2 <HAL_I2C_EV_IRQHandler+0x1b6>
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80023d8:	681c      	ldr	r4, [r3, #0]
 80023da:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
 80023de:	601c      	str	r4, [r3, #0]
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80023e0:	2400      	movs	r4, #0
 80023e2:	9404      	str	r4, [sp, #16]
 80023e4:	695c      	ldr	r4, [r3, #20]
 80023e6:	9404      	str	r4, [sp, #16]
 80023e8:	699c      	ldr	r4, [r3, #24]
 80023ea:	9404      	str	r4, [sp, #16]
 80023ec:	9c04      	ldr	r4, [sp, #16]
      hi2c->EventCount = 0U;
 80023ee:	2400      	movs	r4, #0
 80023f0:	e7d2      	b.n	8002398 <HAL_I2C_EV_IRQHandler+0x15c>
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80023f2:	9405      	str	r4, [sp, #20]
 80023f4:	695c      	ldr	r4, [r3, #20]
 80023f6:	9405      	str	r4, [sp, #20]
 80023f8:	699c      	ldr	r4, [r3, #24]
 80023fa:	9405      	str	r4, [sp, #20]
 80023fc:	9c05      	ldr	r4, [sp, #20]
 80023fe:	e7d6      	b.n	80023ae <HAL_I2C_EV_IRQHandler+0x172>
        else if((hi2c->XferOptions != I2C_FIRST_AND_LAST_FRAME) && (hi2c->XferOptions != I2C_LAST_FRAME) \
 8002400:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8002402:	2c04      	cmp	r4, #4
 8002404:	d016      	beq.n	8002434 <HAL_I2C_EV_IRQHandler+0x1f8>
 8002406:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8002408:	2c08      	cmp	r4, #8
 800240a:	d013      	beq.n	8002434 <HAL_I2C_EV_IRQHandler+0x1f8>
          && (hi2c->PreviousState != I2C_STATE_MASTER_BUSY_RX))
 800240c:	6b04      	ldr	r4, [r0, #48]	; 0x30
 800240e:	2c12      	cmp	r4, #18
 8002410:	d010      	beq.n	8002434 <HAL_I2C_EV_IRQHandler+0x1f8>
          if(hi2c->XferOptions != I2C_NEXT_FRAME)
 8002412:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8002414:	2c02      	cmp	r4, #2
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002416:	681c      	ldr	r4, [r3, #0]
 8002418:	bf14      	ite	ne
 800241a:	f424 6480 	bicne.w	r4, r4, #1024	; 0x400
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800241e:	f444 6480 	orreq.w	r4, r4, #1024	; 0x400
 8002422:	601c      	str	r4, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002424:	2400      	movs	r4, #0
 8002426:	9406      	str	r4, [sp, #24]
 8002428:	695c      	ldr	r4, [r3, #20]
 800242a:	9406      	str	r4, [sp, #24]
 800242c:	699c      	ldr	r4, [r3, #24]
 800242e:	9406      	str	r4, [sp, #24]
 8002430:	9c06      	ldr	r4, [sp, #24]
 8002432:	e7dc      	b.n	80023ee <HAL_I2C_EV_IRQHandler+0x1b2>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002434:	681c      	ldr	r4, [r3, #0]
 8002436:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
 800243a:	601c      	str	r4, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800243c:	2400      	movs	r4, #0
 800243e:	9407      	str	r4, [sp, #28]
 8002440:	695c      	ldr	r4, [r3, #20]
 8002442:	9407      	str	r4, [sp, #28]
 8002444:	699c      	ldr	r4, [r3, #24]
 8002446:	9407      	str	r4, [sp, #28]
 8002448:	9c07      	ldr	r4, [sp, #28]
 800244a:	e7b0      	b.n	80023ae <HAL_I2C_EV_IRQHandler+0x172>
      else if(hi2c->XferCount == 2U)
 800244c:	8d44      	ldrh	r4, [r0, #42]	; 0x2a
 800244e:	b2a4      	uxth	r4, r4
 8002450:	2c02      	cmp	r4, #2
 8002452:	d11c      	bne.n	800248e <HAL_I2C_EV_IRQHandler+0x252>
        if(hi2c->XferOptions != I2C_NEXT_FRAME)
 8002454:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8002456:	2c02      	cmp	r4, #2
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002458:	681c      	ldr	r4, [r3, #0]
 800245a:	bf1d      	ittte	ne
 800245c:	f424 6480 	bicne.w	r4, r4, #1024	; 0x400
 8002460:	601c      	strne	r4, [r3, #0]
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002462:	681c      	ldrne	r4, [r3, #0]
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002464:	f444 6480 	orreq.w	r4, r4, #1024	; 0x400
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002468:	bf18      	it	ne
 800246a:	f444 6400 	orrne.w	r4, r4, #2048	; 0x800
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800246e:	601c      	str	r4, [r3, #0]
        if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8002470:	685c      	ldr	r4, [r3, #4]
 8002472:	0524      	lsls	r4, r4, #20
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8002474:	bf42      	ittt	mi
 8002476:	685c      	ldrmi	r4, [r3, #4]
 8002478:	f444 5480 	orrmi.w	r4, r4, #4096	; 0x1000
 800247c:	605c      	strmi	r4, [r3, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800247e:	2400      	movs	r4, #0
 8002480:	9408      	str	r4, [sp, #32]
 8002482:	695c      	ldr	r4, [r3, #20]
 8002484:	9408      	str	r4, [sp, #32]
 8002486:	699c      	ldr	r4, [r3, #24]
 8002488:	9408      	str	r4, [sp, #32]
 800248a:	9c08      	ldr	r4, [sp, #32]
 800248c:	e7af      	b.n	80023ee <HAL_I2C_EV_IRQHandler+0x1b2>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800248e:	681c      	ldr	r4, [r3, #0]
 8002490:	f444 6480 	orr.w	r4, r4, #1024	; 0x400
 8002494:	601c      	str	r4, [r3, #0]
        if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8002496:	685c      	ldr	r4, [r3, #4]
 8002498:	0526      	lsls	r6, r4, #20
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800249a:	bf42      	ittt	mi
 800249c:	685c      	ldrmi	r4, [r3, #4]
 800249e:	f444 5480 	orrmi.w	r4, r4, #4096	; 0x1000
 80024a2:	605c      	strmi	r4, [r3, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80024a4:	2400      	movs	r4, #0
 80024a6:	9409      	str	r4, [sp, #36]	; 0x24
 80024a8:	695c      	ldr	r4, [r3, #20]
 80024aa:	9409      	str	r4, [sp, #36]	; 0x24
 80024ac:	699c      	ldr	r4, [r3, #24]
 80024ae:	9409      	str	r4, [sp, #36]	; 0x24
 80024b0:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80024b2:	e79c      	b.n	80023ee <HAL_I2C_EV_IRQHandler+0x1b2>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80024b4:	2400      	movs	r4, #0
 80024b6:	940a      	str	r4, [sp, #40]	; 0x28
 80024b8:	695c      	ldr	r4, [r3, #20]
 80024ba:	940a      	str	r4, [sp, #40]	; 0x28
 80024bc:	699c      	ldr	r4, [r3, #24]
 80024be:	940a      	str	r4, [sp, #40]	; 0x28
 80024c0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80024c2:	e6da      	b.n	800227a <HAL_I2C_EV_IRQHandler+0x3e>
 80024c4:	00010004 	.word	0x00010004
 80024c8:	00020004 	.word	0x00020004
 80024cc:	00010080 	.word	0x00010080
 80024d0:	00010008 	.word	0x00010008
 80024d4:	00010002 	.word	0x00010002
  else if((hi2c->State == HAL_I2C_STATE_BUSY_TX) || \
 80024d8:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 80024dc:	2a21      	cmp	r2, #33	; 0x21
 80024de:	d009      	beq.n	80024f4 <HAL_I2C_EV_IRQHandler+0x2b8>
    ((hi2c->Mode == HAL_I2C_MODE_MEM) && (hi2c->State == HAL_I2C_STATE_BUSY_RX)))
 80024e0:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
  else if((hi2c->State == HAL_I2C_STATE_BUSY_TX) || \
 80024e4:	2a40      	cmp	r2, #64	; 0x40
 80024e6:	f47f af02 	bne.w	80022ee <HAL_I2C_EV_IRQHandler+0xb2>
    ((hi2c->Mode == HAL_I2C_MODE_MEM) && (hi2c->State == HAL_I2C_STATE_BUSY_RX)))
 80024ea:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 80024ee:	2a22      	cmp	r2, #34	; 0x22
 80024f0:	f47f aefd 	bne.w	80022ee <HAL_I2C_EV_IRQHandler+0xb2>
    if(hi2c->XferCount == 0U)
 80024f4:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 80024f6:	b292      	uxth	r2, r2
 80024f8:	b992      	cbnz	r2, 8002520 <HAL_I2C_EV_IRQHandler+0x2e4>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80024fa:	685a      	ldr	r2, [r3, #4]
 80024fc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002500:	605a      	str	r2, [r3, #4]
 8002502:	e6f4      	b.n	80022ee <HAL_I2C_EV_IRQHandler+0xb2>
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8002504:	2c00      	cmp	r4, #0
 8002506:	f43f aef2 	beq.w	80022ee <HAL_I2C_EV_IRQHandler+0xb2>
 800250a:	0594      	lsls	r4, r2, #22
 800250c:	f57f aeef 	bpl.w	80022ee <HAL_I2C_EV_IRQHandler+0xb2>
  if(hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002510:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 8002514:	2a21      	cmp	r2, #33	; 0x21
 8002516:	f47f aeea 	bne.w	80022ee <HAL_I2C_EV_IRQHandler+0xb2>
    if(hi2c->XferCount != 0U)
 800251a:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 800251c:	b292      	uxth	r2, r2
 800251e:	b14a      	cbz	r2, 8002534 <HAL_I2C_EV_IRQHandler+0x2f8>
    hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8002520:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8002522:	1c51      	adds	r1, r2, #1
 8002524:	6241      	str	r1, [r0, #36]	; 0x24
 8002526:	7812      	ldrb	r2, [r2, #0]
 8002528:	611a      	str	r2, [r3, #16]
    hi2c->XferCount--;
 800252a:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 800252c:	3b01      	subs	r3, #1
 800252e:	b29b      	uxth	r3, r3
 8002530:	8543      	strh	r3, [r0, #42]	; 0x2a
}
 8002532:	e6dc      	b.n	80022ee <HAL_I2C_EV_IRQHandler+0xb2>
      if((hi2c->XferOptions != I2C_FIRST_AND_LAST_FRAME) && (hi2c->XferOptions != I2C_LAST_FRAME) && (hi2c->XferOptions != I2C_NO_OPTION_FRAME))
 8002534:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8002536:	2904      	cmp	r1, #4
 8002538:	d00f      	beq.n	800255a <HAL_I2C_EV_IRQHandler+0x31e>
 800253a:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800253c:	2908      	cmp	r1, #8
 800253e:	d00c      	beq.n	800255a <HAL_I2C_EV_IRQHandler+0x31e>
 8002540:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8002542:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
 8002546:	d008      	beq.n	800255a <HAL_I2C_EV_IRQHandler+0x31e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002548:	6859      	ldr	r1, [r3, #4]
 800254a:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 800254e:	6059      	str	r1, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002550:	2311      	movs	r3, #17
 8002552:	6303      	str	r3, [r0, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002554:	f880 203e 	strb.w	r2, [r0, #62]	; 0x3e
 8002558:	e6c4      	b.n	80022e4 <HAL_I2C_EV_IRQHandler+0xa8>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800255a:	685a      	ldr	r2, [r3, #4]
 800255c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002560:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002562:	681a      	ldr	r2, [r3, #0]
 8002564:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002568:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 800256a:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 800256c:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 800256e:	6303      	str	r3, [r0, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8002570:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
        if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8002574:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002578:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
        if(hi2c->Mode == HAL_I2C_MODE_MEM)
 800257c:	2a40      	cmp	r2, #64	; 0x40
 800257e:	f47f aeb4 	bne.w	80022ea <HAL_I2C_EV_IRQHandler+0xae>
          HAL_I2C_MemTxCpltCallback(hi2c);
 8002582:	f7ff fdc5 	bl	8002110 <HAL_I2C_MemTxCpltCallback>
 8002586:	e6b2      	b.n	80022ee <HAL_I2C_EV_IRQHandler+0xb2>
      if(((sr1itflags & I2C_FLAG_RXNE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8002588:	4d98      	ldr	r5, [pc, #608]	; (80027ec <HAL_I2C_EV_IRQHandler+0x5b0>)
 800258a:	400d      	ands	r5, r1
 800258c:	2d00      	cmp	r5, #0
 800258e:	d04a      	beq.n	8002626 <HAL_I2C_EV_IRQHandler+0x3ea>
 8002590:	0551      	lsls	r1, r2, #21
 8002592:	d548      	bpl.n	8002626 <HAL_I2C_EV_IRQHandler+0x3ea>
 8002594:	2c00      	cmp	r4, #0
 8002596:	d146      	bne.n	8002626 <HAL_I2C_EV_IRQHandler+0x3ea>
  if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002598:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 800259c:	2a22      	cmp	r2, #34	; 0x22
 800259e:	f47f aea6 	bne.w	80022ee <HAL_I2C_EV_IRQHandler+0xb2>
    if(hi2c->XferCount > 3U)
 80025a2:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 80025a4:	b292      	uxth	r2, r2
 80025a6:	2a03      	cmp	r2, #3
 80025a8:	d901      	bls.n	80025ae <HAL_I2C_EV_IRQHandler+0x372>
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80025aa:	6a42      	ldr	r2, [r0, #36]	; 0x24
 80025ac:	e054      	b.n	8002658 <HAL_I2C_EV_IRQHandler+0x41c>
    else if((hi2c->XferCount == 2U) || (hi2c->XferCount == 3U))
 80025ae:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 80025b0:	b292      	uxth	r2, r2
 80025b2:	2a02      	cmp	r2, #2
 80025b4:	d003      	beq.n	80025be <HAL_I2C_EV_IRQHandler+0x382>
 80025b6:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 80025b8:	b292      	uxth	r2, r2
 80025ba:	2a03      	cmp	r2, #3
 80025bc:	d10e      	bne.n	80025dc <HAL_I2C_EV_IRQHandler+0x3a0>
      if(hi2c->XferOptions != I2C_NEXT_FRAME)
 80025be:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 80025c0:	2a02      	cmp	r2, #2
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80025c2:	681a      	ldr	r2, [r3, #0]
 80025c4:	bf1d      	ittte	ne
 80025c6:	f422 6280 	bicne.w	r2, r2, #1024	; 0x400
 80025ca:	601a      	strne	r2, [r3, #0]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80025cc:	681a      	ldrne	r2, [r3, #0]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80025ce:	f442 6280 	orreq.w	r2, r2, #1024	; 0x400
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80025d2:	bf18      	it	ne
 80025d4:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80025d8:	601a      	str	r2, [r3, #0]
 80025da:	e78e      	b.n	80024fa <HAL_I2C_EV_IRQHandler+0x2be>
      if(hi2c->XferOptions != I2C_NEXT_FRAME)
 80025dc:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 80025de:	2a02      	cmp	r2, #2
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80025e0:	681a      	ldr	r2, [r3, #0]
 80025e2:	bf14      	ite	ne
 80025e4:	f422 6280 	bicne.w	r2, r2, #1024	; 0x400
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80025e8:	f442 6280 	orreq.w	r2, r2, #1024	; 0x400
 80025ec:	601a      	str	r2, [r3, #0]
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80025ee:	685a      	ldr	r2, [r3, #4]
 80025f0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80025f4:	605a      	str	r2, [r3, #4]
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80025f6:	6a42      	ldr	r2, [r0, #36]	; 0x24
 80025f8:	691b      	ldr	r3, [r3, #16]
 80025fa:	1c51      	adds	r1, r2, #1
 80025fc:	6241      	str	r1, [r0, #36]	; 0x24
 80025fe:	7013      	strb	r3, [r2, #0]
      hi2c->XferCount--;
 8002600:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002602:	3b01      	subs	r3, #1
 8002604:	b29b      	uxth	r3, r3
 8002606:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2c->State = HAL_I2C_STATE_READY;
 8002608:	2320      	movs	r3, #32
 800260a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    if(hi2c->Mode == HAL_I2C_MODE_MEM)
 800260e:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8002612:	2b40      	cmp	r3, #64	; 0x40
 8002614:	f04f 0300 	mov.w	r3, #0
 8002618:	d156      	bne.n	80026c8 <HAL_I2C_EV_IRQHandler+0x48c>
      hi2c->PreviousState = I2C_STATE_NONE;
 800261a:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800261c:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      HAL_I2C_MemRxCpltCallback(hi2c);
 8002620:	f7ff f93a 	bl	8001898 <HAL_I2C_MemRxCpltCallback>
 8002624:	e663      	b.n	80022ee <HAL_I2C_EV_IRQHandler+0xb2>
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8002626:	2c00      	cmp	r4, #0
 8002628:	f43f ae61 	beq.w	80022ee <HAL_I2C_EV_IRQHandler+0xb2>
 800262c:	0592      	lsls	r2, r2, #22
 800262e:	f57f ae5e 	bpl.w	80022ee <HAL_I2C_EV_IRQHandler+0xb2>
  if(hi2c->XferCount == 3U)
 8002632:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8002634:	b292      	uxth	r2, r2
 8002636:	2a03      	cmp	r2, #3
 8002638:	6a42      	ldr	r2, [r0, #36]	; 0x24
 800263a:	d112      	bne.n	8002662 <HAL_I2C_EV_IRQHandler+0x426>
    if((hi2c->XferOptions == I2C_FIRST_AND_LAST_FRAME) || (hi2c->XferOptions == I2C_LAST_FRAME) || (hi2c->XferOptions == I2C_NO_OPTION_FRAME))
 800263c:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800263e:	2904      	cmp	r1, #4
 8002640:	d006      	beq.n	8002650 <HAL_I2C_EV_IRQHandler+0x414>
 8002642:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8002644:	2908      	cmp	r1, #8
 8002646:	d003      	beq.n	8002650 <HAL_I2C_EV_IRQHandler+0x414>
 8002648:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800264a:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
 800264e:	d103      	bne.n	8002658 <HAL_I2C_EV_IRQHandler+0x41c>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002650:	6819      	ldr	r1, [r3, #0]
 8002652:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8002656:	6019      	str	r1, [r3, #0]
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002658:	691b      	ldr	r3, [r3, #16]
 800265a:	1c51      	adds	r1, r2, #1
 800265c:	6241      	str	r1, [r0, #36]	; 0x24
 800265e:	7013      	strb	r3, [r2, #0]
 8002660:	e763      	b.n	800252a <HAL_I2C_EV_IRQHandler+0x2ee>
  else if(hi2c->XferCount == 2U)
 8002662:	8d41      	ldrh	r1, [r0, #42]	; 0x2a
 8002664:	b289      	uxth	r1, r1
 8002666:	2902      	cmp	r1, #2
 8002668:	d1f6      	bne.n	8002658 <HAL_I2C_EV_IRQHandler+0x41c>
    if((hi2c->XferOptions != I2C_FIRST_AND_LAST_FRAME) && (hi2c->XferOptions != I2C_LAST_FRAME) && (hi2c->XferOptions != I2C_NO_OPTION_FRAME))
 800266a:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800266c:	2904      	cmp	r1, #4
 800266e:	d027      	beq.n	80026c0 <HAL_I2C_EV_IRQHandler+0x484>
 8002670:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8002672:	2908      	cmp	r1, #8
 8002674:	d024      	beq.n	80026c0 <HAL_I2C_EV_IRQHandler+0x484>
 8002676:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8002678:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
 800267c:	d020      	beq.n	80026c0 <HAL_I2C_EV_IRQHandler+0x484>
      if(hi2c->XferOptions != I2C_NEXT_FRAME)
 800267e:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8002680:	2902      	cmp	r1, #2
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002682:	6819      	ldr	r1, [r3, #0]
 8002684:	bf14      	ite	ne
 8002686:	f421 6180 	bicne.w	r1, r1, #1024	; 0x400
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800268a:	f441 6180 	orreq.w	r1, r1, #1024	; 0x400
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800268e:	6019      	str	r1, [r3, #0]
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002690:	691b      	ldr	r3, [r3, #16]
 8002692:	1c51      	adds	r1, r2, #1
 8002694:	6241      	str	r1, [r0, #36]	; 0x24
 8002696:	7013      	strb	r3, [r2, #0]
    hi2c->XferCount--;
 8002698:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 800269a:	3b01      	subs	r3, #1
 800269c:	b29b      	uxth	r3, r3
 800269e:	8543      	strh	r3, [r0, #42]	; 0x2a
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80026a0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80026a2:	1c5a      	adds	r2, r3, #1
 80026a4:	6242      	str	r2, [r0, #36]	; 0x24
 80026a6:	6802      	ldr	r2, [r0, #0]
 80026a8:	6912      	ldr	r2, [r2, #16]
 80026aa:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 80026ac:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80026ae:	6802      	ldr	r2, [r0, #0]
    hi2c->XferCount--;
 80026b0:	3b01      	subs	r3, #1
 80026b2:	b29b      	uxth	r3, r3
 80026b4:	8543      	strh	r3, [r0, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80026b6:	6853      	ldr	r3, [r2, #4]
 80026b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80026bc:	6053      	str	r3, [r2, #4]
 80026be:	e7a3      	b.n	8002608 <HAL_I2C_EV_IRQHandler+0x3cc>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026c0:	6819      	ldr	r1, [r3, #0]
 80026c2:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 80026c6:	e7e2      	b.n	800268e <HAL_I2C_EV_IRQHandler+0x452>
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80026c8:	2212      	movs	r2, #18
 80026ca:	6302      	str	r2, [r0, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80026cc:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80026d0:	f7ff f8dc 	bl	800188c <HAL_I2C_MasterRxCpltCallback>
 80026d4:	e60b      	b.n	80022ee <HAL_I2C_EV_IRQHandler+0xb2>
    if(((sr1itflags & I2C_FLAG_ADDR) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 80026d6:	4c46      	ldr	r4, [pc, #280]	; (80027f0 <HAL_I2C_EV_IRQHandler+0x5b4>)
 80026d8:	400c      	ands	r4, r1
 80026da:	b174      	cbz	r4, 80026fa <HAL_I2C_EV_IRQHandler+0x4be>
 80026dc:	0596      	lsls	r6, r2, #22
 80026de:	d50c      	bpl.n	80026fa <HAL_I2C_EV_IRQHandler+0x4be>
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TRA) == RESET)
 80026e0:	6999      	ldr	r1, [r3, #24]
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_DUALF) == RESET)
 80026e2:	699b      	ldr	r3, [r3, #24]
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TRA) == RESET)
 80026e4:	f081 0104 	eor.w	r1, r1, #4
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_DUALF) == RESET)
 80026e8:	061d      	lsls	r5, r3, #24
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80026ea:	f3c1 0180 	ubfx	r1, r1, #2, #1
    SlaveAddrCode = hi2c->Init.OwnAddress1;
 80026ee:	bf54      	ite	pl
 80026f0:	8982      	ldrhpl	r2, [r0, #12]
    SlaveAddrCode = hi2c->Init.OwnAddress2;
 80026f2:	8b02      	ldrhmi	r2, [r0, #24]
  HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80026f4:	f7ff fd0a 	bl	800210c <HAL_I2C_AddrCallback>
 80026f8:	e5f9      	b.n	80022ee <HAL_I2C_EV_IRQHandler+0xb2>
    else if(((sr1itflags & I2C_FLAG_STOPF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 80026fa:	4c3e      	ldr	r4, [pc, #248]	; (80027f4 <HAL_I2C_EV_IRQHandler+0x5b8>)
 80026fc:	400c      	ands	r4, r1
 80026fe:	2c00      	cmp	r4, #0
 8002700:	d07c      	beq.n	80027fc <HAL_I2C_EV_IRQHandler+0x5c0>
 8002702:	0594      	lsls	r4, r2, #22
 8002704:	d57a      	bpl.n	80027fc <HAL_I2C_EV_IRQHandler+0x5c0>
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002706:	685a      	ldr	r2, [r3, #4]
 8002708:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800270c:	605a      	str	r2, [r3, #4]
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 800270e:	2200      	movs	r2, #0
 8002710:	920b      	str	r2, [sp, #44]	; 0x2c
 8002712:	695a      	ldr	r2, [r3, #20]
 8002714:	920b      	str	r2, [sp, #44]	; 0x2c
 8002716:	681a      	ldr	r2, [r3, #0]
 8002718:	f042 0201 	orr.w	r2, r2, #1
 800271c:	601a      	str	r2, [r3, #0]
 800271e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002720:	681a      	ldr	r2, [r3, #0]
 8002722:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002726:	601a      	str	r2, [r3, #0]
  if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8002728:	685a      	ldr	r2, [r3, #4]
 800272a:	0511      	lsls	r1, r2, #20
 800272c:	d50c      	bpl.n	8002748 <HAL_I2C_EV_IRQHandler+0x50c>
    if((hi2c->State == HAL_I2C_STATE_BUSY_RX) || (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800272e:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 8002732:	2a22      	cmp	r2, #34	; 0x22
 8002734:	d003      	beq.n	800273e <HAL_I2C_EV_IRQHandler+0x502>
 8002736:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 800273a:	2a2a      	cmp	r2, #42	; 0x2a
 800273c:	d129      	bne.n	8002792 <HAL_I2C_EV_IRQHandler+0x556>
      hi2c->XferCount = __HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 800273e:	6b82      	ldr	r2, [r0, #56]	; 0x38
      hi2c->XferCount = __HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 8002740:	6812      	ldr	r2, [r2, #0]
 8002742:	6852      	ldr	r2, [r2, #4]
 8002744:	b292      	uxth	r2, r2
 8002746:	8542      	strh	r2, [r0, #42]	; 0x2a
  if(hi2c->XferCount != 0U)
 8002748:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 800274a:	b292      	uxth	r2, r2
 800274c:	b1e2      	cbz	r2, 8002788 <HAL_I2C_EV_IRQHandler+0x54c>
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800274e:	695a      	ldr	r2, [r3, #20]
 8002750:	0752      	lsls	r2, r2, #29
 8002752:	d508      	bpl.n	8002766 <HAL_I2C_EV_IRQHandler+0x52a>
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002754:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8002756:	691b      	ldr	r3, [r3, #16]
 8002758:	1c51      	adds	r1, r2, #1
 800275a:	6241      	str	r1, [r0, #36]	; 0x24
 800275c:	7013      	strb	r3, [r2, #0]
      hi2c->XferCount--;
 800275e:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002760:	3b01      	subs	r3, #1
 8002762:	b29b      	uxth	r3, r3
 8002764:	8543      	strh	r3, [r0, #42]	; 0x2a
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8002766:	6802      	ldr	r2, [r0, #0]
 8002768:	6953      	ldr	r3, [r2, #20]
 800276a:	065e      	lsls	r6, r3, #25
 800276c:	d508      	bpl.n	8002780 <HAL_I2C_EV_IRQHandler+0x544>
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800276e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002770:	6912      	ldr	r2, [r2, #16]
 8002772:	1c59      	adds	r1, r3, #1
 8002774:	6241      	str	r1, [r0, #36]	; 0x24
 8002776:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 8002778:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 800277a:	3b01      	subs	r3, #1
 800277c:	b29b      	uxth	r3, r3
 800277e:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002780:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8002782:	f043 0304 	orr.w	r3, r3, #4
 8002786:	6403      	str	r3, [r0, #64]	; 0x40
  if(hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002788:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800278a:	b123      	cbz	r3, 8002796 <HAL_I2C_EV_IRQHandler+0x55a>
    I2C_ITError(hi2c);
 800278c:	f7ff fcc2 	bl	8002114 <I2C_ITError>
 8002790:	e5ad      	b.n	80022ee <HAL_I2C_EV_IRQHandler+0xb2>
      hi2c->XferCount = __HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 8002792:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8002794:	e7d4      	b.n	8002740 <HAL_I2C_EV_IRQHandler+0x504>
   if((hi2c->State == HAL_I2C_STATE_LISTEN ) || (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN) || \
 8002796:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800279a:	2b28      	cmp	r3, #40	; 0x28
 800279c:	d007      	beq.n	80027ae <HAL_I2C_EV_IRQHandler+0x572>
 800279e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80027a2:	2b2a      	cmp	r3, #42	; 0x2a
 80027a4:	d003      	beq.n	80027ae <HAL_I2C_EV_IRQHandler+0x572>
      (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80027a6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
   if((hi2c->State == HAL_I2C_STATE_LISTEN ) || (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN) || \
 80027aa:	2b29      	cmp	r3, #41	; 0x29
 80027ac:	d10b      	bne.n	80027c6 <HAL_I2C_EV_IRQHandler+0x58a>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80027ae:	4b12      	ldr	r3, [pc, #72]	; (80027f8 <HAL_I2C_EV_IRQHandler+0x5bc>)
      hi2c->State = HAL_I2C_STATE_READY;
 80027b0:	2220      	movs	r2, #32
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80027b2:	62c3      	str	r3, [r0, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80027b4:	2300      	movs	r3, #0
 80027b6:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80027b8:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80027bc:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80027c0:	f7ff fca5 	bl	800210e <HAL_I2C_ListenCpltCallback>
 80027c4:	e593      	b.n	80022ee <HAL_I2C_EV_IRQHandler+0xb2>
      if((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (hi2c->State == HAL_I2C_STATE_BUSY_RX))
 80027c6:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80027c8:	2b22      	cmp	r3, #34	; 0x22
 80027ca:	d004      	beq.n	80027d6 <HAL_I2C_EV_IRQHandler+0x59a>
 80027cc:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80027d0:	2b22      	cmp	r3, #34	; 0x22
 80027d2:	f47f ad8c 	bne.w	80022ee <HAL_I2C_EV_IRQHandler+0xb2>
        hi2c->PreviousState = I2C_STATE_NONE;
 80027d6:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 80027d8:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 80027da:	6303      	str	r3, [r0, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80027dc:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80027e0:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80027e4:	f7ff fc91 	bl	800210a <HAL_I2C_SlaveRxCpltCallback>
 80027e8:	e581      	b.n	80022ee <HAL_I2C_EV_IRQHandler+0xb2>
 80027ea:	bf00      	nop
 80027ec:	00010040 	.word	0x00010040
 80027f0:	00010002 	.word	0x00010002
 80027f4:	00010010 	.word	0x00010010
 80027f8:	ffff0000 	.word	0xffff0000
    else if((sr2itflags & I2C_FLAG_TRA) != RESET)
 80027fc:	4e38      	ldr	r6, [pc, #224]	; (80028e0 <HAL_I2C_EV_IRQHandler+0x6a4>)
 80027fe:	4c39      	ldr	r4, [pc, #228]	; (80028e4 <HAL_I2C_EV_IRQHandler+0x6a8>)
 8002800:	402e      	ands	r6, r5
 8002802:	400c      	ands	r4, r1
 8002804:	2e00      	cmp	r6, #0
 8002806:	d035      	beq.n	8002874 <HAL_I2C_EV_IRQHandler+0x638>
      if(((sr1itflags & I2C_FLAG_TXE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8002808:	4d37      	ldr	r5, [pc, #220]	; (80028e8 <HAL_I2C_EV_IRQHandler+0x6ac>)
 800280a:	400d      	ands	r5, r1
 800280c:	b335      	cbz	r5, 800285c <HAL_I2C_EV_IRQHandler+0x620>
 800280e:	0555      	lsls	r5, r2, #21
 8002810:	d524      	bpl.n	800285c <HAL_I2C_EV_IRQHandler+0x620>
 8002812:	bb1c      	cbnz	r4, 800285c <HAL_I2C_EV_IRQHandler+0x620>
  if(hi2c->XferCount != 0U)
 8002814:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8002816:	b292      	uxth	r2, r2
 8002818:	2a00      	cmp	r2, #0
 800281a:	f43f ad68 	beq.w	80022ee <HAL_I2C_EV_IRQHandler+0xb2>
    hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 800281e:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8002820:	1c51      	adds	r1, r2, #1
 8002822:	6241      	str	r1, [r0, #36]	; 0x24
 8002824:	7812      	ldrb	r2, [r2, #0]
 8002826:	611a      	str	r2, [r3, #16]
    hi2c->XferCount--;
 8002828:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 800282a:	3a01      	subs	r2, #1
 800282c:	b292      	uxth	r2, r2
 800282e:	8542      	strh	r2, [r0, #42]	; 0x2a
    if((hi2c->XferCount == 0U) && (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002830:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8002832:	b292      	uxth	r2, r2
 8002834:	2a00      	cmp	r2, #0
 8002836:	f47f ad5a 	bne.w	80022ee <HAL_I2C_EV_IRQHandler+0xb2>
 800283a:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 800283e:	2a29      	cmp	r2, #41	; 0x29
 8002840:	f47f ad55 	bne.w	80022ee <HAL_I2C_EV_IRQHandler+0xb2>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002844:	685a      	ldr	r2, [r3, #4]
 8002846:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800284a:	605a      	str	r2, [r3, #4]
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800284c:	2321      	movs	r3, #33	; 0x21
 800284e:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8002850:	2328      	movs	r3, #40	; 0x28
 8002852:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002856:	f7ff fc57 	bl	8002108 <HAL_I2C_SlaveTxCpltCallback>
 800285a:	e548      	b.n	80022ee <HAL_I2C_EV_IRQHandler+0xb2>
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 800285c:	2c00      	cmp	r4, #0
 800285e:	f43f ad46 	beq.w	80022ee <HAL_I2C_EV_IRQHandler+0xb2>
 8002862:	0594      	lsls	r4, r2, #22
 8002864:	f57f ad43 	bpl.w	80022ee <HAL_I2C_EV_IRQHandler+0xb2>
  if(hi2c->XferCount != 0U)
 8002868:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 800286a:	b292      	uxth	r2, r2
 800286c:	2a00      	cmp	r2, #0
 800286e:	f47f ae57 	bne.w	8002520 <HAL_I2C_EV_IRQHandler+0x2e4>
 8002872:	e53c      	b.n	80022ee <HAL_I2C_EV_IRQHandler+0xb2>
      if(((sr1itflags & I2C_FLAG_RXNE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8002874:	4d1d      	ldr	r5, [pc, #116]	; (80028ec <HAL_I2C_EV_IRQHandler+0x6b0>)
 8002876:	400d      	ands	r5, r1
 8002878:	b32d      	cbz	r5, 80028c6 <HAL_I2C_EV_IRQHandler+0x68a>
 800287a:	0551      	lsls	r1, r2, #21
 800287c:	d523      	bpl.n	80028c6 <HAL_I2C_EV_IRQHandler+0x68a>
 800287e:	bb14      	cbnz	r4, 80028c6 <HAL_I2C_EV_IRQHandler+0x68a>
  if(hi2c->XferCount != 0U)
 8002880:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8002882:	b292      	uxth	r2, r2
 8002884:	2a00      	cmp	r2, #0
 8002886:	f43f ad32 	beq.w	80022ee <HAL_I2C_EV_IRQHandler+0xb2>
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800288a:	6a42      	ldr	r2, [r0, #36]	; 0x24
 800288c:	691b      	ldr	r3, [r3, #16]
 800288e:	1c51      	adds	r1, r2, #1
 8002890:	6241      	str	r1, [r0, #36]	; 0x24
 8002892:	7013      	strb	r3, [r2, #0]
    hi2c->XferCount--;
 8002894:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002896:	3b01      	subs	r3, #1
 8002898:	b29b      	uxth	r3, r3
 800289a:	8543      	strh	r3, [r0, #42]	; 0x2a
    if((hi2c->XferCount == 0U) && (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800289c:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 800289e:	b29b      	uxth	r3, r3
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	f47f ad24 	bne.w	80022ee <HAL_I2C_EV_IRQHandler+0xb2>
 80028a6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80028aa:	2b2a      	cmp	r3, #42	; 0x2a
 80028ac:	f47f ad1f 	bne.w	80022ee <HAL_I2C_EV_IRQHandler+0xb2>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80028b0:	6802      	ldr	r2, [r0, #0]
 80028b2:	6853      	ldr	r3, [r2, #4]
 80028b4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80028b8:	6053      	str	r3, [r2, #4]
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80028ba:	2322      	movs	r3, #34	; 0x22
 80028bc:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80028be:	2328      	movs	r3, #40	; 0x28
 80028c0:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
 80028c4:	e78e      	b.n	80027e4 <HAL_I2C_EV_IRQHandler+0x5a8>
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 80028c6:	2c00      	cmp	r4, #0
 80028c8:	f43f ad11 	beq.w	80022ee <HAL_I2C_EV_IRQHandler+0xb2>
 80028cc:	0592      	lsls	r2, r2, #22
 80028ce:	f57f ad0e 	bpl.w	80022ee <HAL_I2C_EV_IRQHandler+0xb2>
  if(hi2c->XferCount != 0U)
 80028d2:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 80028d4:	b292      	uxth	r2, r2
 80028d6:	2a00      	cmp	r2, #0
 80028d8:	f47f ae67 	bne.w	80025aa <HAL_I2C_EV_IRQHandler+0x36e>
 80028dc:	e507      	b.n	80022ee <HAL_I2C_EV_IRQHandler+0xb2>
 80028de:	bf00      	nop
 80028e0:	00020004 	.word	0x00020004
 80028e4:	00010004 	.word	0x00010004
 80028e8:	00010080 	.word	0x00010080
 80028ec:	00010040 	.word	0x00010040

080028f0 <HAL_I2C_ER_IRQHandler>:
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80028f0:	6803      	ldr	r3, [r0, #0]
{
 80028f2:	b570      	push	{r4, r5, r6, lr}
  if(((sr1itflags & I2C_FLAG_BERR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 80028f4:	4a4d      	ldr	r2, [pc, #308]	; (8002a2c <HAL_I2C_ER_IRQHandler+0x13c>)
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80028f6:	695e      	ldr	r6, [r3, #20]
{
 80028f8:	4604      	mov	r4, r0
  if(((sr1itflags & I2C_FLAG_BERR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 80028fa:	4216      	tst	r6, r2
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80028fc:	685d      	ldr	r5, [r3, #4]
  if(((sr1itflags & I2C_FLAG_BERR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 80028fe:	d008      	beq.n	8002912 <HAL_I2C_ER_IRQHandler+0x22>
 8002900:	05e8      	lsls	r0, r5, #23
 8002902:	d506      	bpl.n	8002912 <HAL_I2C_ER_IRQHandler+0x22>
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8002904:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002906:	f042 0201 	orr.w	r2, r2, #1
 800290a:	6422      	str	r2, [r4, #64]	; 0x40
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800290c:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002910:	615a      	str	r2, [r3, #20]
  if(((sr1itflags & I2C_FLAG_ARLO) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8002912:	f416 3f81 	tst.w	r6, #66048	; 0x10200
 8002916:	d008      	beq.n	800292a <HAL_I2C_ER_IRQHandler+0x3a>
 8002918:	05e9      	lsls	r1, r5, #23
 800291a:	d506      	bpl.n	800292a <HAL_I2C_ER_IRQHandler+0x3a>
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 800291c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800291e:	f042 0202 	orr.w	r2, r2, #2
 8002922:	6422      	str	r2, [r4, #64]	; 0x40
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002924:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8002928:	615a      	str	r2, [r3, #20]
  if(((sr1itflags & I2C_FLAG_AF) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 800292a:	f416 3f82 	tst.w	r6, #66560	; 0x10400
 800292e:	d039      	beq.n	80029a4 <HAL_I2C_ER_IRQHandler+0xb4>
 8002930:	05ea      	lsls	r2, r5, #23
 8002932:	d537      	bpl.n	80029a4 <HAL_I2C_ER_IRQHandler+0xb4>
    if((hi2c->Mode == HAL_I2C_MODE_SLAVE) && \
 8002934:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 8002938:	2a20      	cmp	r2, #32
 800293a:	d165      	bne.n	8002a08 <HAL_I2C_ER_IRQHandler+0x118>
       (hi2c->XferCount == 0U) && \
 800293c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800293e:	b292      	uxth	r2, r2
    if((hi2c->Mode == HAL_I2C_MODE_SLAVE) && \
 8002940:	2a00      	cmp	r2, #0
 8002942:	d161      	bne.n	8002a08 <HAL_I2C_ER_IRQHandler+0x118>
       ((hi2c->State == HAL_I2C_STATE_BUSY_TX) || (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8002944:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
       (hi2c->XferCount == 0U) && \
 8002948:	2a21      	cmp	r2, #33	; 0x21
 800294a:	d00a      	beq.n	8002962 <HAL_I2C_ER_IRQHandler+0x72>
       ((hi2c->State == HAL_I2C_STATE_BUSY_TX) || (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 800294c:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8002950:	2a29      	cmp	r2, #41	; 0x29
 8002952:	d006      	beq.n	8002962 <HAL_I2C_ER_IRQHandler+0x72>
        ((hi2c->State == HAL_I2C_STATE_LISTEN) && (hi2c->PreviousState == HAL_I2C_STATE_BUSY_TX))))
 8002954:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
       ((hi2c->State == HAL_I2C_STATE_BUSY_TX) || (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8002958:	2a28      	cmp	r2, #40	; 0x28
 800295a:	d155      	bne.n	8002a08 <HAL_I2C_ER_IRQHandler+0x118>
        ((hi2c->State == HAL_I2C_STATE_LISTEN) && (hi2c->PreviousState == HAL_I2C_STATE_BUSY_TX))))
 800295c:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800295e:	2a21      	cmp	r2, #33	; 0x21
 8002960:	d152      	bne.n	8002a08 <HAL_I2C_ER_IRQHandler+0x118>
  if(((hi2c->XferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (hi2c->XferOptions == I2C_LAST_FRAME)) && \
 8002962:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002964:	2a04      	cmp	r2, #4
 8002966:	d002      	beq.n	800296e <HAL_I2C_ER_IRQHandler+0x7e>
 8002968:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800296a:	2a08      	cmp	r2, #8
 800296c:	d12f      	bne.n	80029ce <HAL_I2C_ER_IRQHandler+0xde>
      (hi2c->State == HAL_I2C_STATE_LISTEN))
 800296e:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
  if(((hi2c->XferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (hi2c->XferOptions == I2C_LAST_FRAME)) && \
 8002972:	2a28      	cmp	r2, #40	; 0x28
 8002974:	d12b      	bne.n	80029ce <HAL_I2C_ER_IRQHandler+0xde>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002976:	4a2e      	ldr	r2, [pc, #184]	; (8002a30 <HAL_I2C_ER_IRQHandler+0x140>)
    HAL_I2C_ListenCpltCallback(hi2c);
 8002978:	4620      	mov	r0, r4
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800297a:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800297c:	685a      	ldr	r2, [r3, #4]
 800297e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002982:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002984:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002988:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800298a:	681a      	ldr	r2, [r3, #0]
 800298c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002990:	601a      	str	r2, [r3, #0]
    hi2c->PreviousState = I2C_STATE_NONE;
 8002992:	2300      	movs	r3, #0
    hi2c->State         = HAL_I2C_STATE_READY;
 8002994:	2220      	movs	r2, #32
    hi2c->PreviousState = I2C_STATE_NONE;
 8002996:	6323      	str	r3, [r4, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8002998:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800299c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 80029a0:	f7ff fbb5 	bl	800210e <HAL_I2C_ListenCpltCallback>
  if(((sr1itflags & I2C_FLAG_OVR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 80029a4:	f416 3f84 	tst.w	r6, #67584	; 0x10800
 80029a8:	d009      	beq.n	80029be <HAL_I2C_ER_IRQHandler+0xce>
 80029aa:	05eb      	lsls	r3, r5, #23
 80029ac:	d507      	bpl.n	80029be <HAL_I2C_ER_IRQHandler+0xce>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80029ae:	f46f 6200 	mvn.w	r2, #2048	; 0x800
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 80029b2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80029b4:	f043 0308 	orr.w	r3, r3, #8
 80029b8:	6423      	str	r3, [r4, #64]	; 0x40
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80029ba:	6823      	ldr	r3, [r4, #0]
 80029bc:	615a      	str	r2, [r3, #20]
  if(hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80029be:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d031      	beq.n	8002a28 <HAL_I2C_ER_IRQHandler+0x138>
    I2C_ITError(hi2c);
 80029c4:	4620      	mov	r0, r4
}
 80029c6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    I2C_ITError(hi2c);
 80029ca:	f7ff bba3 	b.w	8002114 <I2C_ITError>
  else if(hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80029ce:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 80029d2:	b2d2      	uxtb	r2, r2
 80029d4:	2a21      	cmp	r2, #33	; 0x21
 80029d6:	d123      	bne.n	8002a20 <HAL_I2C_ER_IRQHandler+0x130>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80029d8:	4915      	ldr	r1, [pc, #84]	; (8002a30 <HAL_I2C_ER_IRQHandler+0x140>)
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80029da:	4620      	mov	r0, r4
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80029dc:	62e1      	str	r1, [r4, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80029de:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80029e0:	2220      	movs	r2, #32
 80029e2:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80029e6:	2200      	movs	r2, #0
 80029e8:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80029ec:	685a      	ldr	r2, [r3, #4]
 80029ee:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80029f2:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80029f4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80029f8:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80029fa:	681a      	ldr	r2, [r3, #0]
 80029fc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002a00:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002a02:	f7ff fb81 	bl	8002108 <HAL_I2C_SlaveTxCpltCallback>
 8002a06:	e7cd      	b.n	80029a4 <HAL_I2C_ER_IRQHandler+0xb4>
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002a08:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002a0a:	f042 0204 	orr.w	r2, r2, #4
 8002a0e:	6422      	str	r2, [r4, #64]	; 0x40
      if(hi2c->Mode == HAL_I2C_MODE_MASTER)
 8002a10:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 8002a14:	2a10      	cmp	r2, #16
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a16:	bf02      	ittt	eq
 8002a18:	681a      	ldreq	r2, [r3, #0]
 8002a1a:	f442 7200 	orreq.w	r2, r2, #512	; 0x200
 8002a1e:	601a      	streq	r2, [r3, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002a20:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002a24:	615a      	str	r2, [r3, #20]
 8002a26:	e7bd      	b.n	80029a4 <HAL_I2C_ER_IRQHandler+0xb4>
 8002a28:	bd70      	pop	{r4, r5, r6, pc}
 8002a2a:	bf00      	nop
 8002a2c:	00010100 	.word	0x00010100
 8002a30:	ffff0000 	.word	0xffff0000

08002a34 <I2C_DMAAbort>:
  I2C_HandleTypeDef* hi2c = ( I2C_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002a34:	6a40      	ldr	r0, [r0, #36]	; 0x24
{
 8002a36:	b508      	push	{r3, lr}
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002a38:	6803      	ldr	r3, [r0, #0]
  hi2c->hdmatx->XferAbortCallback = NULL;
 8002a3a:	6b41      	ldr	r1, [r0, #52]	; 0x34
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002a3c:	681a      	ldr	r2, [r3, #0]
 8002a3e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002a42:	601a      	str	r2, [r3, #0]
  hi2c->XferCount = 0U;
 8002a44:	2200      	movs	r2, #0
 8002a46:	8542      	strh	r2, [r0, #42]	; 0x2a
  hi2c->hdmatx->XferAbortCallback = NULL;
 8002a48:	634a      	str	r2, [r1, #52]	; 0x34
  hi2c->hdmarx->XferAbortCallback = NULL;
 8002a4a:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8002a4c:	634a      	str	r2, [r1, #52]	; 0x34
  if(hi2c->State == HAL_I2C_STATE_ABORT)
 8002a4e:	f890 103d 	ldrb.w	r1, [r0, #61]	; 0x3d
 8002a52:	2960      	cmp	r1, #96	; 0x60
 8002a54:	f04f 0120 	mov.w	r1, #32
    hi2c->State = HAL_I2C_STATE_READY;
 8002a58:	f880 103d 	strb.w	r1, [r0, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a5c:	f880 203e 	strb.w	r2, [r0, #62]	; 0x3e
  if(hi2c->State == HAL_I2C_STATE_ABORT)
 8002a60:	d107      	bne.n	8002a72 <I2C_DMAAbort+0x3e>
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a62:	6402      	str	r2, [r0, #64]	; 0x40
    __HAL_I2C_DISABLE(hi2c);
 8002a64:	681a      	ldr	r2, [r3, #0]
 8002a66:	f022 0201 	bic.w	r2, r2, #1
 8002a6a:	601a      	str	r2, [r3, #0]
    HAL_I2C_AbortCpltCallback(hi2c);
 8002a6c:	f7ff fb51 	bl	8002112 <HAL_I2C_AbortCpltCallback>
 8002a70:	bd08      	pop	{r3, pc}
    __HAL_I2C_DISABLE(hi2c);
 8002a72:	681a      	ldr	r2, [r3, #0]
 8002a74:	f022 0201 	bic.w	r2, r2, #1
 8002a78:	601a      	str	r2, [r3, #0]
    HAL_I2C_ErrorCallback(hi2c);
 8002a7a:	f7fe ff13 	bl	80018a4 <HAL_I2C_ErrorCallback>
 8002a7e:	bd08      	pop	{r3, pc}

08002a80 <RCC_SetFlashLatencyFromMSIRange>:
{
  uint32_t vos = 0U;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002a80:	4b1c      	ldr	r3, [pc, #112]	; (8002af4 <RCC_SetFlashLatencyFromMSIRange+0x74>)
{
 8002a82:	b082      	sub	sp, #8
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002a84:	689a      	ldr	r2, [r3, #8]
 8002a86:	f012 0ff0 	tst.w	r2, #240	; 0xf0
 8002a8a:	d00c      	beq.n	8002aa6 <RCC_SetFlashLatencyFromMSIRange+0x26>
{
 8002a8c:	2200      	movs	r2, #0
    {
      latency = FLASH_LATENCY_1; /* 1WS */
    }
  }
  
  __HAL_FLASH_SET_LATENCY(latency);
 8002a8e:	491a      	ldr	r1, [pc, #104]	; (8002af8 <RCC_SetFlashLatencyFromMSIRange+0x78>)
 8002a90:	680b      	ldr	r3, [r1, #0]
 8002a92:	f023 0301 	bic.w	r3, r3, #1
 8002a96:	4313      	orrs	r3, r2
 8002a98:	600b      	str	r3, [r1, #0]
  
  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8002a9a:	6808      	ldr	r0, [r1, #0]
 8002a9c:	f000 0001 	and.w	r0, r0, #1
 8002aa0:	4050      	eors	r0, r2
  {
    return HAL_ERROR;
  }
  
  return HAL_OK;
}
 8002aa2:	b002      	add	sp, #8
 8002aa4:	4770      	bx	lr
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002aa6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002aa8:	4914      	ldr	r1, [pc, #80]	; (8002afc <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 8002aaa:	f012 5f80 	tst.w	r2, #268435456	; 0x10000000
 8002aae:	d00f      	beq.n	8002ad0 <RCC_SetFlashLatencyFromMSIRange+0x50>
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8002ab0:	680a      	ldr	r2, [r1, #0]
 8002ab2:	f402 52c0 	and.w	r2, r2, #6144	; 0x1800
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 8002ab6:	f5b2 5fc0 	cmp.w	r2, #6144	; 0x1800
 8002aba:	d1e7      	bne.n	8002a8c <RCC_SetFlashLatencyFromMSIRange+0xc>
 8002abc:	f5b0 4f40 	cmp.w	r0, #49152	; 0xc000
 8002ac0:	d1e4      	bne.n	8002a8c <RCC_SetFlashLatencyFromMSIRange+0xc>
  __HAL_FLASH_SET_LATENCY(latency);
 8002ac2:	4a0d      	ldr	r2, [pc, #52]	; (8002af8 <RCC_SetFlashLatencyFromMSIRange+0x78>)
 8002ac4:	6813      	ldr	r3, [r2, #0]
 8002ac6:	f043 0304 	orr.w	r3, r3, #4
 8002aca:	6013      	str	r3, [r2, #0]
      latency = FLASH_LATENCY_1; /* 1WS */
 8002acc:	2201      	movs	r2, #1
 8002ace:	e7de      	b.n	8002a8e <RCC_SetFlashLatencyFromMSIRange+0xe>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ad0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002ad2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002ad6:	625a      	str	r2, [r3, #36]	; 0x24
 8002ad8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002ada:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8002ade:	9201      	str	r2, [sp, #4]
 8002ae0:	9a01      	ldr	r2, [sp, #4]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8002ae2:	680a      	ldr	r2, [r1, #0]
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ae4:	6a59      	ldr	r1, [r3, #36]	; 0x24
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8002ae6:	f402 52c0 	and.w	r2, r2, #6144	; 0x1800
      __HAL_RCC_PWR_CLK_DISABLE();
 8002aea:	f021 5180 	bic.w	r1, r1, #268435456	; 0x10000000
 8002aee:	6259      	str	r1, [r3, #36]	; 0x24
 8002af0:	e7e1      	b.n	8002ab6 <RCC_SetFlashLatencyFromMSIRange+0x36>
 8002af2:	bf00      	nop
 8002af4:	40023800 	.word	0x40023800
 8002af8:	40023c00 	.word	0x40023c00
 8002afc:	40007000 	.word	0x40007000

08002b00 <HAL_RCC_OscConfig>:
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b00:	6803      	ldr	r3, [r0, #0]
{
 8002b02:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b06:	07d9      	lsls	r1, r3, #31
{
 8002b08:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b0a:	d46a      	bmi.n	8002be2 <HAL_RCC_OscConfig+0xe2>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b0c:	6823      	ldr	r3, [r4, #0]
 8002b0e:	079a      	lsls	r2, r3, #30
 8002b10:	f100 80e6 	bmi.w	8002ce0 <HAL_RCC_OscConfig+0x1e0>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002b14:	6823      	ldr	r3, [r4, #0]
 8002b16:	06de      	lsls	r6, r3, #27
 8002b18:	d555      	bpl.n	8002bc6 <HAL_RCC_OscConfig+0xc6>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) )
 8002b1a:	4dc1      	ldr	r5, [pc, #772]	; (8002e20 <HAL_RCC_OscConfig+0x320>)
 8002b1c:	68ab      	ldr	r3, [r5, #8]
 8002b1e:	f013 0f0c 	tst.w	r3, #12
 8002b22:	f040 8183 	bne.w	8002e2c <HAL_RCC_OscConfig+0x32c>
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b26:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002b2a:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != RESET) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002b2e:	6829      	ldr	r1, [r5, #0]
 8002b30:	fa93 f3a3 	rbit	r3, r3
 8002b34:	fab3 f383 	clz	r3, r3
 8002b38:	2201      	movs	r2, #1
 8002b3a:	f003 031f 	and.w	r3, r3, #31
 8002b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b42:	420b      	tst	r3, r1
 8002b44:	d002      	beq.n	8002b4c <HAL_RCC_OscConfig+0x4c>
 8002b46:	69a3      	ldr	r3, [r4, #24]
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d06e      	beq.n	8002c2a <HAL_RCC_OscConfig+0x12a>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002b4c:	4db4      	ldr	r5, [pc, #720]	; (8002e20 <HAL_RCC_OscConfig+0x320>)
 8002b4e:	6a20      	ldr	r0, [r4, #32]
 8002b50:	686b      	ldr	r3, [r5, #4]
 8002b52:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8002b56:	4298      	cmp	r0, r3
 8002b58:	f240 814a 	bls.w	8002df0 <HAL_RCC_OscConfig+0x2f0>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002b5c:	f7ff ff90 	bl	8002a80 <RCC_SetFlashLatencyFromMSIRange>
 8002b60:	2800      	cmp	r0, #0
 8002b62:	d162      	bne.n	8002c2a <HAL_RCC_OscConfig+0x12a>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002b64:	686b      	ldr	r3, [r5, #4]
 8002b66:	6a22      	ldr	r2, [r4, #32]
 8002b68:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8002b6c:	4313      	orrs	r3, r2
 8002b6e:	606b      	str	r3, [r5, #4]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002b70:	6869      	ldr	r1, [r5, #4]
 8002b72:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8002b76:	fa93 f3a3 	rbit	r3, r3
 8002b7a:	fab3 f283 	clz	r2, r3
 8002b7e:	69e3      	ldr	r3, [r4, #28]
 8002b80:	4093      	lsls	r3, r2
 8002b82:	f021 427f 	bic.w	r2, r1, #4278190080	; 0xff000000
 8002b86:	4313      	orrs	r3, r2
 8002b88:	606b      	str	r3, [r5, #4]
 8002b8a:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8002b8e:	fa93 f3a3 	rbit	r3, r3
        SystemCoreClock =  (32768U * (1U << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_BITNUMBER) + 1U))) 
 8002b92:	fab3 f083 	clz	r0, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_BITNUMBER)];
 8002b96:	4ba2      	ldr	r3, [pc, #648]	; (8002e20 <HAL_RCC_OscConfig+0x320>)
 8002b98:	21f0      	movs	r1, #240	; 0xf0
 8002b9a:	689a      	ldr	r2, [r3, #8]
 8002b9c:	fa91 f1a1 	rbit	r1, r1
 8002ba0:	fab1 f181 	clz	r1, r1
        SystemCoreClock =  (32768U * (1U << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_BITNUMBER) + 1U))) 
 8002ba4:	6a23      	ldr	r3, [r4, #32]
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_BITNUMBER)];
 8002ba6:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
        SystemCoreClock =  (32768U * (1U << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_BITNUMBER) + 1U))) 
 8002baa:	40c3      	lsrs	r3, r0
 8002bac:	1c58      	adds	r0, r3, #1
 8002bae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_BITNUMBER)];
 8002bb2:	40ca      	lsrs	r2, r1
 8002bb4:	499b      	ldr	r1, [pc, #620]	; (8002e24 <HAL_RCC_OscConfig+0x324>)
        SystemCoreClock =  (32768U * (1U << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_BITNUMBER) + 1U))) 
 8002bb6:	4083      	lsls	r3, r0
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_BITNUMBER)];
 8002bb8:	5c8a      	ldrb	r2, [r1, r2]
        HAL_InitTick (TICK_INT_PRIORITY);
 8002bba:	2000      	movs	r0, #0
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_BITNUMBER)];
 8002bbc:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1U << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_BITNUMBER) + 1U))) 
 8002bbe:	4a9a      	ldr	r2, [pc, #616]	; (8002e28 <HAL_RCC_OscConfig+0x328>)
 8002bc0:	6013      	str	r3, [r2, #0]
        HAL_InitTick (TICK_INT_PRIORITY);
 8002bc2:	f003 fd5d 	bl	8006680 <HAL_InitTick>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002bc6:	6823      	ldr	r3, [r4, #0]
 8002bc8:	071d      	lsls	r5, r3, #28
 8002bca:	f100 8191 	bmi.w	8002ef0 <HAL_RCC_OscConfig+0x3f0>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002bce:	6823      	ldr	r3, [r4, #0]
 8002bd0:	0758      	lsls	r0, r3, #29
 8002bd2:	f100 81d3 	bmi.w	8002f7c <HAL_RCC_OscConfig+0x47c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002bd6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002bd8:	2a00      	cmp	r2, #0
 8002bda:	f040 8257 	bne.w	800308c <HAL_RCC_OscConfig+0x58c>
  return HAL_OK;
 8002bde:	2000      	movs	r0, #0
 8002be0:	e024      	b.n	8002c2c <HAL_RCC_OscConfig+0x12c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002be2:	4b8f      	ldr	r3, [pc, #572]	; (8002e20 <HAL_RCC_OscConfig+0x320>)
 8002be4:	689a      	ldr	r2, [r3, #8]
 8002be6:	f002 020c 	and.w	r2, r2, #12
 8002bea:	2a08      	cmp	r2, #8
 8002bec:	d007      	beq.n	8002bfe <HAL_RCC_OscConfig+0xfe>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002bee:	689a      	ldr	r2, [r3, #8]
 8002bf0:	f002 020c 	and.w	r2, r2, #12
 8002bf4:	2a0c      	cmp	r2, #12
 8002bf6:	d11c      	bne.n	8002c32 <HAL_RCC_OscConfig+0x132>
 8002bf8:	689b      	ldr	r3, [r3, #8]
 8002bfa:	03db      	lsls	r3, r3, #15
 8002bfc:	d519      	bpl.n	8002c32 <HAL_RCC_OscConfig+0x132>
 8002bfe:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002c02:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c06:	4a86      	ldr	r2, [pc, #536]	; (8002e20 <HAL_RCC_OscConfig+0x320>)
 8002c08:	6811      	ldr	r1, [r2, #0]
 8002c0a:	fa93 f3a3 	rbit	r3, r3
 8002c0e:	fab3 f383 	clz	r3, r3
 8002c12:	2201      	movs	r2, #1
 8002c14:	f003 031f 	and.w	r3, r3, #31
 8002c18:	fa02 f303 	lsl.w	r3, r2, r3
 8002c1c:	420b      	tst	r3, r1
 8002c1e:	f43f af75 	beq.w	8002b0c <HAL_RCC_OscConfig+0xc>
 8002c22:	6863      	ldr	r3, [r4, #4]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	f47f af71 	bne.w	8002b0c <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8002c2a:	2001      	movs	r0, #1
}
 8002c2c:	b003      	add	sp, #12
 8002c2e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c32:	6863      	ldr	r3, [r4, #4]
 8002c34:	4d7a      	ldr	r5, [pc, #488]	; (8002e20 <HAL_RCC_OscConfig+0x320>)
 8002c36:	2b01      	cmp	r3, #1
 8002c38:	d120      	bne.n	8002c7c <HAL_RCC_OscConfig+0x17c>
 8002c3a:	682b      	ldr	r3, [r5, #0]
 8002c3c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c40:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002c42:	f7fe fe65 	bl	8001910 <HAL_GetTick>
 8002c46:	f44f 3500 	mov.w	r5, #131072	; 0x20000
 8002c4a:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c4c:	2601      	movs	r6, #1
 8002c4e:	4f74      	ldr	r7, [pc, #464]	; (8002e20 <HAL_RCC_OscConfig+0x320>)
 8002c50:	fa95 f3a5 	rbit	r3, r5
 8002c54:	683a      	ldr	r2, [r7, #0]
 8002c56:	fa95 f3a5 	rbit	r3, r5
 8002c5a:	fab3 f383 	clz	r3, r3
 8002c5e:	f003 031f 	and.w	r3, r3, #31
 8002c62:	fa06 f303 	lsl.w	r3, r6, r3
 8002c66:	4213      	tst	r3, r2
 8002c68:	f47f af50 	bne.w	8002b0c <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002c6c:	f7fe fe50 	bl	8001910 <HAL_GetTick>
 8002c70:	eba0 0008 	sub.w	r0, r0, r8
 8002c74:	2864      	cmp	r0, #100	; 0x64
 8002c76:	d9eb      	bls.n	8002c50 <HAL_RCC_OscConfig+0x150>
            return HAL_TIMEOUT;
 8002c78:	2003      	movs	r0, #3
 8002c7a:	e7d7      	b.n	8002c2c <HAL_RCC_OscConfig+0x12c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c7c:	bb13      	cbnz	r3, 8002cc4 <HAL_RCC_OscConfig+0x1c4>
 8002c7e:	682b      	ldr	r3, [r5, #0]
 8002c80:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 8002c84:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c88:	602b      	str	r3, [r5, #0]
 8002c8a:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c8c:	2701      	movs	r7, #1
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c8e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002c92:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002c94:	f7fe fe3c 	bl	8001910 <HAL_GetTick>
 8002c98:	4680      	mov	r8, r0
 8002c9a:	fa96 f3a6 	rbit	r3, r6
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c9e:	682a      	ldr	r2, [r5, #0]
 8002ca0:	fa96 f3a6 	rbit	r3, r6
 8002ca4:	fab3 f383 	clz	r3, r3
 8002ca8:	f003 031f 	and.w	r3, r3, #31
 8002cac:	fa07 f303 	lsl.w	r3, r7, r3
 8002cb0:	4213      	tst	r3, r2
 8002cb2:	f43f af2b 	beq.w	8002b0c <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002cb6:	f7fe fe2b 	bl	8001910 <HAL_GetTick>
 8002cba:	eba0 0008 	sub.w	r0, r0, r8
 8002cbe:	2864      	cmp	r0, #100	; 0x64
 8002cc0:	d9eb      	bls.n	8002c9a <HAL_RCC_OscConfig+0x19a>
 8002cc2:	e7d9      	b.n	8002c78 <HAL_RCC_OscConfig+0x178>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002cc4:	2b05      	cmp	r3, #5
 8002cc6:	682b      	ldr	r3, [r5, #0]
 8002cc8:	d103      	bne.n	8002cd2 <HAL_RCC_OscConfig+0x1d2>
 8002cca:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002cce:	602b      	str	r3, [r5, #0]
 8002cd0:	e7b3      	b.n	8002c3a <HAL_RCC_OscConfig+0x13a>
 8002cd2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002cd6:	602b      	str	r3, [r5, #0]
 8002cd8:	682b      	ldr	r3, [r5, #0]
 8002cda:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002cde:	e7af      	b.n	8002c40 <HAL_RCC_OscConfig+0x140>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002ce0:	4b4f      	ldr	r3, [pc, #316]	; (8002e20 <HAL_RCC_OscConfig+0x320>)
 8002ce2:	689a      	ldr	r2, [r3, #8]
 8002ce4:	f002 020c 	and.w	r2, r2, #12
 8002ce8:	2a04      	cmp	r2, #4
 8002cea:	d007      	beq.n	8002cfc <HAL_RCC_OscConfig+0x1fc>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002cec:	689a      	ldr	r2, [r3, #8]
 8002cee:	f002 020c 	and.w	r2, r2, #12
 8002cf2:	2a0c      	cmp	r2, #12
 8002cf4:	d124      	bne.n	8002d40 <HAL_RCC_OscConfig+0x240>
 8002cf6:	689b      	ldr	r3, [r3, #8]
 8002cf8:	03df      	lsls	r7, r3, #15
 8002cfa:	d421      	bmi.n	8002d40 <HAL_RCC_OscConfig+0x240>
 8002cfc:	2302      	movs	r3, #2
 8002cfe:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d02:	4a47      	ldr	r2, [pc, #284]	; (8002e20 <HAL_RCC_OscConfig+0x320>)
 8002d04:	6810      	ldr	r0, [r2, #0]
 8002d06:	fa93 f3a3 	rbit	r3, r3
 8002d0a:	fab3 f383 	clz	r3, r3
 8002d0e:	2101      	movs	r1, #1
 8002d10:	f003 031f 	and.w	r3, r3, #31
 8002d14:	fa01 f303 	lsl.w	r3, r1, r3
 8002d18:	4203      	tst	r3, r0
 8002d1a:	4613      	mov	r3, r2
 8002d1c:	d002      	beq.n	8002d24 <HAL_RCC_OscConfig+0x224>
 8002d1e:	68e2      	ldr	r2, [r4, #12]
 8002d20:	428a      	cmp	r2, r1
 8002d22:	d182      	bne.n	8002c2a <HAL_RCC_OscConfig+0x12a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d24:	6858      	ldr	r0, [r3, #4]
 8002d26:	f44f 52f8 	mov.w	r2, #7936	; 0x1f00
 8002d2a:	fa92 f2a2 	rbit	r2, r2
 8002d2e:	fab2 f182 	clz	r1, r2
 8002d32:	6922      	ldr	r2, [r4, #16]
 8002d34:	408a      	lsls	r2, r1
 8002d36:	f420 51f8 	bic.w	r1, r0, #7936	; 0x1f00
 8002d3a:	430a      	orrs	r2, r1
 8002d3c:	605a      	str	r2, [r3, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d3e:	e6e9      	b.n	8002b14 <HAL_RCC_OscConfig+0x14>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002d40:	68e2      	ldr	r2, [r4, #12]
 8002d42:	2501      	movs	r5, #1
 8002d44:	b382      	cbz	r2, 8002da8 <HAL_RCC_OscConfig+0x2a8>
 8002d46:	fa95 f3a5 	rbit	r3, r5
        __HAL_RCC_HSI_ENABLE();
 8002d4a:	fab3 f383 	clz	r3, r3
 8002d4e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002d52:	f503 138e 	add.w	r3, r3, #1163264	; 0x11c000
 8002d56:	009b      	lsls	r3, r3, #2
 8002d58:	601d      	str	r5, [r3, #0]
        tickstart = HAL_GetTick();
 8002d5a:	f7fe fdd9 	bl	8001910 <HAL_GetTick>
 8002d5e:	2702      	movs	r7, #2
 8002d60:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d62:	4e2f      	ldr	r6, [pc, #188]	; (8002e20 <HAL_RCC_OscConfig+0x320>)
 8002d64:	fa97 f3a7 	rbit	r3, r7
 8002d68:	6832      	ldr	r2, [r6, #0]
 8002d6a:	fa97 f3a7 	rbit	r3, r7
 8002d6e:	fab3 f383 	clz	r3, r3
 8002d72:	f003 031f 	and.w	r3, r3, #31
 8002d76:	fa05 f303 	lsl.w	r3, r5, r3
 8002d7a:	4213      	tst	r3, r2
 8002d7c:	d00d      	beq.n	8002d9a <HAL_RCC_OscConfig+0x29a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d7e:	6871      	ldr	r1, [r6, #4]
 8002d80:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8002d84:	fa93 f3a3 	rbit	r3, r3
 8002d88:	fab3 f283 	clz	r2, r3
 8002d8c:	6923      	ldr	r3, [r4, #16]
 8002d8e:	4093      	lsls	r3, r2
 8002d90:	f421 52f8 	bic.w	r2, r1, #7936	; 0x1f00
 8002d94:	4313      	orrs	r3, r2
 8002d96:	6073      	str	r3, [r6, #4]
 8002d98:	e6bc      	b.n	8002b14 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002d9a:	f7fe fdb9 	bl	8001910 <HAL_GetTick>
 8002d9e:	eba0 0008 	sub.w	r0, r0, r8
 8002da2:	2802      	cmp	r0, #2
 8002da4:	d9de      	bls.n	8002d64 <HAL_RCC_OscConfig+0x264>
 8002da6:	e767      	b.n	8002c78 <HAL_RCC_OscConfig+0x178>
 8002da8:	fa95 f3a5 	rbit	r3, r5
        __HAL_RCC_HSI_DISABLE();
 8002dac:	fab3 f383 	clz	r3, r3
 8002db0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002db4:	f503 138e 	add.w	r3, r3, #1163264	; 0x11c000
 8002db8:	009b      	lsls	r3, r3, #2
 8002dba:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002dbc:	f7fe fda8 	bl	8001910 <HAL_GetTick>
 8002dc0:	2602      	movs	r6, #2
 8002dc2:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002dc4:	4f16      	ldr	r7, [pc, #88]	; (8002e20 <HAL_RCC_OscConfig+0x320>)
 8002dc6:	fa96 f3a6 	rbit	r3, r6
 8002dca:	683a      	ldr	r2, [r7, #0]
 8002dcc:	fa96 f3a6 	rbit	r3, r6
 8002dd0:	fab3 f383 	clz	r3, r3
 8002dd4:	f003 031f 	and.w	r3, r3, #31
 8002dd8:	fa05 f303 	lsl.w	r3, r5, r3
 8002ddc:	4213      	tst	r3, r2
 8002dde:	f43f ae99 	beq.w	8002b14 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002de2:	f7fe fd95 	bl	8001910 <HAL_GetTick>
 8002de6:	eba0 0008 	sub.w	r0, r0, r8
 8002dea:	2802      	cmp	r0, #2
 8002dec:	d9eb      	bls.n	8002dc6 <HAL_RCC_OscConfig+0x2c6>
 8002dee:	e743      	b.n	8002c78 <HAL_RCC_OscConfig+0x178>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002df0:	686b      	ldr	r3, [r5, #4]
 8002df2:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8002df6:	4303      	orrs	r3, r0
 8002df8:	606b      	str	r3, [r5, #4]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002dfa:	6869      	ldr	r1, [r5, #4]
 8002dfc:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8002e00:	fa93 f3a3 	rbit	r3, r3
 8002e04:	fab3 f283 	clz	r2, r3
 8002e08:	69e3      	ldr	r3, [r4, #28]
 8002e0a:	4093      	lsls	r3, r2
 8002e0c:	f021 427f 	bic.w	r2, r1, #4278190080	; 0xff000000
 8002e10:	4313      	orrs	r3, r2
 8002e12:	606b      	str	r3, [r5, #4]
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002e14:	f7ff fe34 	bl	8002a80 <RCC_SetFlashLatencyFromMSIRange>
 8002e18:	2800      	cmp	r0, #0
 8002e1a:	f43f aeb6 	beq.w	8002b8a <HAL_RCC_OscConfig+0x8a>
 8002e1e:	e704      	b.n	8002c2a <HAL_RCC_OscConfig+0x12a>
 8002e20:	40023800 	.word	0x40023800
 8002e24:	08008533 	.word	0x08008533
 8002e28:	20000038 	.word	0x20000038
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002e2c:	69a2      	ldr	r2, [r4, #24]
 8002e2e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002e32:	2a00      	cmp	r2, #0
 8002e34:	d037      	beq.n	8002ea6 <HAL_RCC_OscConfig+0x3a6>
 8002e36:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_MSI_ENABLE();
 8002e3a:	fab3 f383 	clz	r3, r3
 8002e3e:	2601      	movs	r6, #1
 8002e40:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002e44:	f503 138e 	add.w	r3, r3, #1163264	; 0x11c000
 8002e48:	009b      	lsls	r3, r3, #2
 8002e4a:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 8002e4c:	f7fe fd60 	bl	8001910 <HAL_GetTick>
 8002e50:	f44f 7700 	mov.w	r7, #512	; 0x200
 8002e54:	4680      	mov	r8, r0
 8002e56:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == RESET)
 8002e5a:	682a      	ldr	r2, [r5, #0]
 8002e5c:	fa97 f3a7 	rbit	r3, r7
 8002e60:	fab3 f383 	clz	r3, r3
 8002e64:	f003 031f 	and.w	r3, r3, #31
 8002e68:	fa06 f303 	lsl.w	r3, r6, r3
 8002e6c:	4213      	tst	r3, r2
 8002e6e:	d013      	beq.n	8002e98 <HAL_RCC_OscConfig+0x398>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002e70:	686b      	ldr	r3, [r5, #4]
 8002e72:	6a22      	ldr	r2, [r4, #32]
 8002e74:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8002e78:	4313      	orrs	r3, r2
 8002e7a:	606b      	str	r3, [r5, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002e7c:	6869      	ldr	r1, [r5, #4]
 8002e7e:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8002e82:	fa93 f3a3 	rbit	r3, r3
 8002e86:	fab3 f283 	clz	r2, r3
 8002e8a:	69e3      	ldr	r3, [r4, #28]
 8002e8c:	4093      	lsls	r3, r2
 8002e8e:	f021 427f 	bic.w	r2, r1, #4278190080	; 0xff000000
 8002e92:	4313      	orrs	r3, r2
 8002e94:	606b      	str	r3, [r5, #4]
 8002e96:	e696      	b.n	8002bc6 <HAL_RCC_OscConfig+0xc6>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002e98:	f7fe fd3a 	bl	8001910 <HAL_GetTick>
 8002e9c:	eba0 0008 	sub.w	r0, r0, r8
 8002ea0:	2802      	cmp	r0, #2
 8002ea2:	d9d8      	bls.n	8002e56 <HAL_RCC_OscConfig+0x356>
 8002ea4:	e6e8      	b.n	8002c78 <HAL_RCC_OscConfig+0x178>
 8002ea6:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_MSI_DISABLE();
 8002eaa:	fab3 f383 	clz	r3, r3
 8002eae:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002eb2:	f503 138e 	add.w	r3, r3, #1163264	; 0x11c000
 8002eb6:	009b      	lsls	r3, r3, #2
 8002eb8:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002eba:	f7fe fd29 	bl	8001910 <HAL_GetTick>
 8002ebe:	f44f 7600 	mov.w	r6, #512	; 0x200
 8002ec2:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != RESET)
 8002ec4:	2701      	movs	r7, #1
 8002ec6:	fa96 f3a6 	rbit	r3, r6
 8002eca:	682a      	ldr	r2, [r5, #0]
 8002ecc:	fa96 f3a6 	rbit	r3, r6
 8002ed0:	fab3 f383 	clz	r3, r3
 8002ed4:	f003 031f 	and.w	r3, r3, #31
 8002ed8:	fa07 f303 	lsl.w	r3, r7, r3
 8002edc:	4213      	tst	r3, r2
 8002ede:	f43f ae72 	beq.w	8002bc6 <HAL_RCC_OscConfig+0xc6>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002ee2:	f7fe fd15 	bl	8001910 <HAL_GetTick>
 8002ee6:	eba0 0008 	sub.w	r0, r0, r8
 8002eea:	2802      	cmp	r0, #2
 8002eec:	d9eb      	bls.n	8002ec6 <HAL_RCC_OscConfig+0x3c6>
 8002eee:	e6c3      	b.n	8002c78 <HAL_RCC_OscConfig+0x178>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002ef0:	6962      	ldr	r2, [r4, #20]
 8002ef2:	2501      	movs	r5, #1
 8002ef4:	49a9      	ldr	r1, [pc, #676]	; (800319c <HAL_RCC_OscConfig+0x69c>)
 8002ef6:	b302      	cbz	r2, 8002f3a <HAL_RCC_OscConfig+0x43a>
 8002ef8:	fa95 f3a5 	rbit	r3, r5
      __HAL_RCC_LSI_ENABLE();
 8002efc:	fab3 f383 	clz	r3, r3
 8002f00:	440b      	add	r3, r1
 8002f02:	009b      	lsls	r3, r3, #2
 8002f04:	601d      	str	r5, [r3, #0]
      tickstart = HAL_GetTick();
 8002f06:	f7fe fd03 	bl	8001910 <HAL_GetTick>
 8002f0a:	2602      	movs	r6, #2
 8002f0c:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f0e:	4fa4      	ldr	r7, [pc, #656]	; (80031a0 <HAL_RCC_OscConfig+0x6a0>)
 8002f10:	fa96 f3a6 	rbit	r3, r6
 8002f14:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002f16:	fa96 f3a6 	rbit	r3, r6
 8002f1a:	fab3 f383 	clz	r3, r3
 8002f1e:	f003 031f 	and.w	r3, r3, #31
 8002f22:	fa05 f303 	lsl.w	r3, r5, r3
 8002f26:	4213      	tst	r3, r2
 8002f28:	f47f ae51 	bne.w	8002bce <HAL_RCC_OscConfig+0xce>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002f2c:	f7fe fcf0 	bl	8001910 <HAL_GetTick>
 8002f30:	eba0 0008 	sub.w	r0, r0, r8
 8002f34:	2802      	cmp	r0, #2
 8002f36:	d9eb      	bls.n	8002f10 <HAL_RCC_OscConfig+0x410>
 8002f38:	e69e      	b.n	8002c78 <HAL_RCC_OscConfig+0x178>
 8002f3a:	fa95 f3a5 	rbit	r3, r5
      __HAL_RCC_LSI_DISABLE();
 8002f3e:	fab3 f383 	clz	r3, r3
 8002f42:	440b      	add	r3, r1
 8002f44:	009b      	lsls	r3, r3, #2
 8002f46:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8002f48:	f7fe fce2 	bl	8001910 <HAL_GetTick>
 8002f4c:	2602      	movs	r6, #2
 8002f4e:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f50:	4f93      	ldr	r7, [pc, #588]	; (80031a0 <HAL_RCC_OscConfig+0x6a0>)
 8002f52:	fa96 f3a6 	rbit	r3, r6
 8002f56:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002f58:	fa96 f3a6 	rbit	r3, r6
 8002f5c:	fab3 f383 	clz	r3, r3
 8002f60:	f003 031f 	and.w	r3, r3, #31
 8002f64:	fa05 f303 	lsl.w	r3, r5, r3
 8002f68:	4213      	tst	r3, r2
 8002f6a:	f43f ae30 	beq.w	8002bce <HAL_RCC_OscConfig+0xce>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002f6e:	f7fe fccf 	bl	8001910 <HAL_GetTick>
 8002f72:	eba0 0008 	sub.w	r0, r0, r8
 8002f76:	2802      	cmp	r0, #2
 8002f78:	d9eb      	bls.n	8002f52 <HAL_RCC_OscConfig+0x452>
 8002f7a:	e67d      	b.n	8002c78 <HAL_RCC_OscConfig+0x178>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f7c:	4b88      	ldr	r3, [pc, #544]	; (80031a0 <HAL_RCC_OscConfig+0x6a0>)
 8002f7e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002f80:	00d1      	lsls	r1, r2, #3
 8002f82:	d434      	bmi.n	8002fee <HAL_RCC_OscConfig+0x4ee>
      pwrclkchanged = SET;
 8002f84:	2601      	movs	r6, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f86:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002f88:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002f8c:	625a      	str	r2, [r3, #36]	; 0x24
 8002f8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f94:	9301      	str	r3, [sp, #4]
 8002f96:	9b01      	ldr	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f98:	4d82      	ldr	r5, [pc, #520]	; (80031a4 <HAL_RCC_OscConfig+0x6a4>)
 8002f9a:	682b      	ldr	r3, [r5, #0]
 8002f9c:	05da      	lsls	r2, r3, #23
 8002f9e:	d528      	bpl.n	8002ff2 <HAL_RCC_OscConfig+0x4f2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002fa0:	68a3      	ldr	r3, [r4, #8]
 8002fa2:	4d7f      	ldr	r5, [pc, #508]	; (80031a0 <HAL_RCC_OscConfig+0x6a0>)
 8002fa4:	2b01      	cmp	r3, #1
 8002fa6:	d134      	bne.n	8003012 <HAL_RCC_OscConfig+0x512>
 8002fa8:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8002faa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002fae:	636b      	str	r3, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 8002fb0:	f7fe fcae 	bl	8001910 <HAL_GetTick>
 8002fb4:	f44f 7500 	mov.w	r5, #512	; 0x200
 8002fb8:	4681      	mov	r9, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fba:	2701      	movs	r7, #1
 8002fbc:	f8df 81e0 	ldr.w	r8, [pc, #480]	; 80031a0 <HAL_RCC_OscConfig+0x6a0>
 8002fc0:	fa95 f3a5 	rbit	r3, r5
 8002fc4:	f8d8 2034 	ldr.w	r2, [r8, #52]	; 0x34
 8002fc8:	fa95 f3a5 	rbit	r3, r5
 8002fcc:	fab3 f383 	clz	r3, r3
 8002fd0:	f003 031f 	and.w	r3, r3, #31
 8002fd4:	fa07 f303 	lsl.w	r3, r7, r3
 8002fd8:	4213      	tst	r3, r2
 8002fda:	d04e      	beq.n	800307a <HAL_RCC_OscConfig+0x57a>
    if(pwrclkchanged == SET)
 8002fdc:	2e00      	cmp	r6, #0
 8002fde:	f43f adfa 	beq.w	8002bd6 <HAL_RCC_OscConfig+0xd6>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002fe2:	4a6f      	ldr	r2, [pc, #444]	; (80031a0 <HAL_RCC_OscConfig+0x6a0>)
 8002fe4:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8002fe6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002fea:	6253      	str	r3, [r2, #36]	; 0x24
 8002fec:	e5f3      	b.n	8002bd6 <HAL_RCC_OscConfig+0xd6>
    FlagStatus       pwrclkchanged = RESET;
 8002fee:	2600      	movs	r6, #0
 8002ff0:	e7d2      	b.n	8002f98 <HAL_RCC_OscConfig+0x498>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ff2:	682b      	ldr	r3, [r5, #0]
 8002ff4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ff8:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8002ffa:	f7fe fc89 	bl	8001910 <HAL_GetTick>
 8002ffe:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003000:	682b      	ldr	r3, [r5, #0]
 8003002:	05db      	lsls	r3, r3, #23
 8003004:	d4cc      	bmi.n	8002fa0 <HAL_RCC_OscConfig+0x4a0>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003006:	f7fe fc83 	bl	8001910 <HAL_GetTick>
 800300a:	1bc0      	subs	r0, r0, r7
 800300c:	2864      	cmp	r0, #100	; 0x64
 800300e:	d9f7      	bls.n	8003000 <HAL_RCC_OscConfig+0x500>
 8003010:	e632      	b.n	8002c78 <HAL_RCC_OscConfig+0x178>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003012:	bb23      	cbnz	r3, 800305e <HAL_RCC_OscConfig+0x55e>
 8003014:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8003016:	f44f 7700 	mov.w	r7, #512	; 0x200
 800301a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800301e:	636b      	str	r3, [r5, #52]	; 0x34
 8003020:	6b6b      	ldr	r3, [r5, #52]	; 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003022:	f04f 0801 	mov.w	r8, #1
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003026:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800302a:	636b      	str	r3, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 800302c:	f7fe fc70 	bl	8001910 <HAL_GetTick>
 8003030:	4681      	mov	r9, r0
 8003032:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003036:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8003038:	fa97 f3a7 	rbit	r3, r7
 800303c:	fab3 f383 	clz	r3, r3
 8003040:	f003 031f 	and.w	r3, r3, #31
 8003044:	fa08 f303 	lsl.w	r3, r8, r3
 8003048:	4213      	tst	r3, r2
 800304a:	d0c7      	beq.n	8002fdc <HAL_RCC_OscConfig+0x4dc>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800304c:	f7fe fc60 	bl	8001910 <HAL_GetTick>
 8003050:	f241 3388 	movw	r3, #5000	; 0x1388
 8003054:	eba0 0009 	sub.w	r0, r0, r9
 8003058:	4298      	cmp	r0, r3
 800305a:	d9ea      	bls.n	8003032 <HAL_RCC_OscConfig+0x532>
 800305c:	e60c      	b.n	8002c78 <HAL_RCC_OscConfig+0x178>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800305e:	2b05      	cmp	r3, #5
 8003060:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8003062:	d103      	bne.n	800306c <HAL_RCC_OscConfig+0x56c>
 8003064:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003068:	636b      	str	r3, [r5, #52]	; 0x34
 800306a:	e79d      	b.n	8002fa8 <HAL_RCC_OscConfig+0x4a8>
 800306c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003070:	636b      	str	r3, [r5, #52]	; 0x34
 8003072:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8003074:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003078:	e799      	b.n	8002fae <HAL_RCC_OscConfig+0x4ae>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800307a:	f7fe fc49 	bl	8001910 <HAL_GetTick>
 800307e:	f241 3388 	movw	r3, #5000	; 0x1388
 8003082:	eba0 0009 	sub.w	r0, r0, r9
 8003086:	4298      	cmp	r0, r3
 8003088:	d99a      	bls.n	8002fc0 <HAL_RCC_OscConfig+0x4c0>
 800308a:	e5f5      	b.n	8002c78 <HAL_RCC_OscConfig+0x178>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800308c:	4d44      	ldr	r5, [pc, #272]	; (80031a0 <HAL_RCC_OscConfig+0x6a0>)
 800308e:	68ab      	ldr	r3, [r5, #8]
 8003090:	f003 030c 	and.w	r3, r3, #12
 8003094:	2b0c      	cmp	r3, #12
 8003096:	f43f adc8 	beq.w	8002c2a <HAL_RCC_OscConfig+0x12a>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800309a:	2a02      	cmp	r2, #2
 800309c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80030a0:	d156      	bne.n	8003150 <HAL_RCC_OscConfig+0x650>
 80030a2:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 80030a6:	fab3 f383 	clz	r3, r3
 80030aa:	2200      	movs	r2, #0
 80030ac:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80030b0:	f503 138e 	add.w	r3, r3, #1163264	; 0x11c000
 80030b4:	009b      	lsls	r3, r3, #2
 80030b6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80030b8:	f7fe fc2a 	bl	8001910 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80030bc:	462e      	mov	r6, r5
        tickstart = HAL_GetTick();
 80030be:	4680      	mov	r8, r0
 80030c0:	f04f 7700 	mov.w	r7, #33554432	; 0x2000000
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80030c4:	2501      	movs	r5, #1
 80030c6:	fa97 f3a7 	rbit	r3, r7
 80030ca:	6832      	ldr	r2, [r6, #0]
 80030cc:	fa97 f3a7 	rbit	r3, r7
 80030d0:	fab3 f383 	clz	r3, r3
 80030d4:	f003 031f 	and.w	r3, r3, #31
 80030d8:	fa05 f303 	lsl.w	r3, r5, r3
 80030dc:	4213      	tst	r3, r2
 80030de:	d130      	bne.n	8003142 <HAL_RCC_OscConfig+0x642>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80030e0:	68b2      	ldr	r2, [r6, #8]
 80030e2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80030e4:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80030e6:	f422 027d 	bic.w	r2, r2, #16580608	; 0xfd0000
 80030ea:	430b      	orrs	r3, r1
 80030ec:	4313      	orrs	r3, r2
 80030ee:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80030f0:	4313      	orrs	r3, r2
 80030f2:	60b3      	str	r3, [r6, #8]
 80030f4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80030f8:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 80030fc:	fab3 f383 	clz	r3, r3
 8003100:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003104:	f503 138e 	add.w	r3, r3, #1163264	; 0x11c000
 8003108:	009b      	lsls	r3, r3, #2
 800310a:	601d      	str	r5, [r3, #0]
        tickstart = HAL_GetTick();
 800310c:	f7fe fc00 	bl	8001910 <HAL_GetTick>
 8003110:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
 8003114:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003116:	2501      	movs	r5, #1
 8003118:	4e21      	ldr	r6, [pc, #132]	; (80031a0 <HAL_RCC_OscConfig+0x6a0>)
 800311a:	fa94 f3a4 	rbit	r3, r4
 800311e:	6832      	ldr	r2, [r6, #0]
 8003120:	fa94 f3a4 	rbit	r3, r4
 8003124:	fab3 f383 	clz	r3, r3
 8003128:	f003 031f 	and.w	r3, r3, #31
 800312c:	fa05 f303 	lsl.w	r3, r5, r3
 8003130:	4213      	tst	r3, r2
 8003132:	f47f ad54 	bne.w	8002bde <HAL_RCC_OscConfig+0xde>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003136:	f7fe fbeb 	bl	8001910 <HAL_GetTick>
 800313a:	1bc0      	subs	r0, r0, r7
 800313c:	2802      	cmp	r0, #2
 800313e:	d9ec      	bls.n	800311a <HAL_RCC_OscConfig+0x61a>
 8003140:	e59a      	b.n	8002c78 <HAL_RCC_OscConfig+0x178>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003142:	f7fe fbe5 	bl	8001910 <HAL_GetTick>
 8003146:	eba0 0008 	sub.w	r0, r0, r8
 800314a:	2802      	cmp	r0, #2
 800314c:	d9bb      	bls.n	80030c6 <HAL_RCC_OscConfig+0x5c6>
 800314e:	e593      	b.n	8002c78 <HAL_RCC_OscConfig+0x178>
 8003150:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8003154:	fab3 f383 	clz	r3, r3
 8003158:	2200      	movs	r2, #0
 800315a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800315e:	f503 138e 	add.w	r3, r3, #1163264	; 0x11c000
 8003162:	009b      	lsls	r3, r3, #2
 8003164:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8003166:	f7fe fbd3 	bl	8001910 <HAL_GetTick>
 800316a:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
 800316e:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003170:	2601      	movs	r6, #1
 8003172:	fa94 f3a4 	rbit	r3, r4
 8003176:	682a      	ldr	r2, [r5, #0]
 8003178:	fa94 f3a4 	rbit	r3, r4
 800317c:	fab3 f383 	clz	r3, r3
 8003180:	f003 031f 	and.w	r3, r3, #31
 8003184:	fa06 f303 	lsl.w	r3, r6, r3
 8003188:	4213      	tst	r3, r2
 800318a:	f43f ad28 	beq.w	8002bde <HAL_RCC_OscConfig+0xde>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800318e:	f7fe fbbf 	bl	8001910 <HAL_GetTick>
 8003192:	1bc0      	subs	r0, r0, r7
 8003194:	2802      	cmp	r0, #2
 8003196:	d9ec      	bls.n	8003172 <HAL_RCC_OscConfig+0x672>
 8003198:	e56e      	b.n	8002c78 <HAL_RCC_OscConfig+0x178>
 800319a:	bf00      	nop
 800319c:	1091c1a0 	.word	0x1091c1a0
 80031a0:	40023800 	.word	0x40023800
 80031a4:	40007000 	.word	0x40007000

080031a8 <HAL_RCC_GetSysClockFreq>:
  tmpreg = RCC->CFGR;
 80031a8:	491e      	ldr	r1, [pc, #120]	; (8003224 <HAL_RCC_GetSysClockFreq+0x7c>)
{
 80031aa:	b510      	push	{r4, lr}
  tmpreg = RCC->CFGR;
 80031ac:	688b      	ldr	r3, [r1, #8]
  switch (tmpreg & RCC_CFGR_SWS)
 80031ae:	f003 020c 	and.w	r2, r3, #12
 80031b2:	2a08      	cmp	r2, #8
 80031b4:	d005      	beq.n	80031c2 <HAL_RCC_GetSysClockFreq+0x1a>
 80031b6:	2a0c      	cmp	r2, #12
 80031b8:	d005      	beq.n	80031c6 <HAL_RCC_GetSysClockFreq+0x1e>
 80031ba:	2a04      	cmp	r2, #4
 80031bc:	d122      	bne.n	8003204 <HAL_RCC_GetSysClockFreq+0x5c>
      sysclockfreq = HSI_VALUE;
 80031be:	481a      	ldr	r0, [pc, #104]	; (8003228 <HAL_RCC_GetSysClockFreq+0x80>)
}
 80031c0:	bd10      	pop	{r4, pc}
      sysclockfreq = HSE_VALUE;
 80031c2:	481a      	ldr	r0, [pc, #104]	; (800322c <HAL_RCC_GetSysClockFreq+0x84>)
 80031c4:	bd10      	pop	{r4, pc}
 80031c6:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80031ca:	fa92 f2a2 	rbit	r2, r2
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80031ce:	fab2 f282 	clz	r2, r2
 80031d2:	f403 1070 	and.w	r0, r3, #3932160	; 0x3c0000
 80031d6:	fa20 f202 	lsr.w	r2, r0, r2
 80031da:	4815      	ldr	r0, [pc, #84]	; (8003230 <HAL_RCC_GetSysClockFreq+0x88>)
 80031dc:	5c84      	ldrb	r4, [r0, r2]
 80031de:	f44f 0040 	mov.w	r0, #12582912	; 0xc00000
 80031e2:	fa90 f0a0 	rbit	r0, r0
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_BITNUMBER) + 1U;
 80031e6:	fab0 f280 	clz	r2, r0
 80031ea:	f403 0040 	and.w	r0, r3, #12582912	; 0xc00000
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80031ee:	688b      	ldr	r3, [r1, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_BITNUMBER) + 1U;
 80031f0:	40d0      	lsrs	r0, r2
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80031f2:	03db      	lsls	r3, r3, #15
        pllvco = (HSE_VALUE * pllm) / plld;
 80031f4:	bf4c      	ite	mi
 80031f6:	4b0d      	ldrmi	r3, [pc, #52]	; (800322c <HAL_RCC_GetSysClockFreq+0x84>)
        pllvco = (HSI_VALUE * pllm) / plld;
 80031f8:	4b0b      	ldrpl	r3, [pc, #44]	; (8003228 <HAL_RCC_GetSysClockFreq+0x80>)
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_BITNUMBER) + 1U;
 80031fa:	3001      	adds	r0, #1
        pllvco = (HSI_VALUE * pllm) / plld;
 80031fc:	4363      	muls	r3, r4
 80031fe:	fbb3 f0f0 	udiv	r0, r3, r0
 8003202:	bd10      	pop	{r4, pc}
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_BITNUMBER;
 8003204:	6848      	ldr	r0, [r1, #4]
 8003206:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800320a:	fa93 f3a3 	rbit	r3, r3
 800320e:	fab3 f383 	clz	r3, r3
 8003212:	f400 4060 	and.w	r0, r0, #57344	; 0xe000
 8003216:	40d8      	lsrs	r0, r3
      sysclockfreq = (32768U * (1U << (msiclkrange + 1U)));
 8003218:	1c43      	adds	r3, r0, #1
 800321a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800321e:	4098      	lsls	r0, r3
 8003220:	bd10      	pop	{r4, pc}
 8003222:	bf00      	nop
 8003224:	40023800 	.word	0x40023800
 8003228:	00f42400 	.word	0x00f42400
 800322c:	016e3600 	.word	0x016e3600
 8003230:	0800854b 	.word	0x0800854b

08003234 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8003234:	4b6a      	ldr	r3, [pc, #424]	; (80033e0 <HAL_RCC_ClockConfig+0x1ac>)
{
 8003236:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800323a:	681a      	ldr	r2, [r3, #0]
{
 800323c:	4606      	mov	r6, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800323e:	f002 0201 	and.w	r2, r2, #1
 8003242:	428a      	cmp	r2, r1
{
 8003244:	460d      	mov	r5, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8003246:	d330      	bcc.n	80032aa <HAL_RCC_ClockConfig+0x76>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003248:	6832      	ldr	r2, [r6, #0]
 800324a:	0794      	lsls	r4, r2, #30
 800324c:	d440      	bmi.n	80032d0 <HAL_RCC_ClockConfig+0x9c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800324e:	07d0      	lsls	r0, r2, #31
 8003250:	d446      	bmi.n	80032e0 <HAL_RCC_ClockConfig+0xac>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8003252:	4b63      	ldr	r3, [pc, #396]	; (80033e0 <HAL_RCC_ClockConfig+0x1ac>)
 8003254:	681a      	ldr	r2, [r3, #0]
 8003256:	f002 0201 	and.w	r2, r2, #1
 800325a:	4295      	cmp	r5, r2
 800325c:	f0c0 80ae 	bcc.w	80033bc <HAL_RCC_ClockConfig+0x188>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003260:	6832      	ldr	r2, [r6, #0]
 8003262:	0751      	lsls	r1, r2, #29
 8003264:	f100 80b3 	bmi.w	80033ce <HAL_RCC_ClockConfig+0x19a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003268:	0713      	lsls	r3, r2, #28
 800326a:	d507      	bpl.n	800327c <HAL_RCC_ClockConfig+0x48>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800326c:	4a5d      	ldr	r2, [pc, #372]	; (80033e4 <HAL_RCC_ClockConfig+0x1b0>)
 800326e:	6931      	ldr	r1, [r6, #16]
 8003270:	6893      	ldr	r3, [r2, #8]
 8003272:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8003276:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800327a:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800327c:	f7ff ff94 	bl	80031a8 <HAL_RCC_GetSysClockFreq>
 8003280:	4b58      	ldr	r3, [pc, #352]	; (80033e4 <HAL_RCC_ClockConfig+0x1b0>)
 8003282:	22f0      	movs	r2, #240	; 0xf0
 8003284:	689b      	ldr	r3, [r3, #8]
 8003286:	fa92 f2a2 	rbit	r2, r2
 800328a:	fab2 f282 	clz	r2, r2
 800328e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003292:	40d3      	lsrs	r3, r2
 8003294:	4a54      	ldr	r2, [pc, #336]	; (80033e8 <HAL_RCC_ClockConfig+0x1b4>)
 8003296:	5cd3      	ldrb	r3, [r2, r3]
 8003298:	40d8      	lsrs	r0, r3
 800329a:	4b54      	ldr	r3, [pc, #336]	; (80033ec <HAL_RCC_ClockConfig+0x1b8>)
 800329c:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 800329e:	2000      	movs	r0, #0
 80032a0:	f003 f9ee 	bl	8006680 <HAL_InitTick>
  return HAL_OK;
 80032a4:	2000      	movs	r0, #0
}
 80032a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032aa:	2901      	cmp	r1, #1
 80032ac:	bf02      	ittt	eq
 80032ae:	681a      	ldreq	r2, [r3, #0]
 80032b0:	f042 0204 	orreq.w	r2, r2, #4
 80032b4:	601a      	streq	r2, [r3, #0]
 80032b6:	681a      	ldr	r2, [r3, #0]
 80032b8:	f022 0201 	bic.w	r2, r2, #1
 80032bc:	430a      	orrs	r2, r1
 80032be:	601a      	str	r2, [r3, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f003 0301 	and.w	r3, r3, #1
 80032c6:	4299      	cmp	r1, r3
 80032c8:	d0be      	beq.n	8003248 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 80032ca:	2001      	movs	r0, #1
 80032cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80032d0:	4944      	ldr	r1, [pc, #272]	; (80033e4 <HAL_RCC_ClockConfig+0x1b0>)
 80032d2:	68b0      	ldr	r0, [r6, #8]
 80032d4:	688b      	ldr	r3, [r1, #8]
 80032d6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80032da:	4303      	orrs	r3, r0
 80032dc:	608b      	str	r3, [r1, #8]
 80032de:	e7b6      	b.n	800324e <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80032e0:	6872      	ldr	r2, [r6, #4]
 80032e2:	4940      	ldr	r1, [pc, #256]	; (80033e4 <HAL_RCC_ClockConfig+0x1b0>)
 80032e4:	2a02      	cmp	r2, #2
 80032e6:	d10f      	bne.n	8003308 <HAL_RCC_ClockConfig+0xd4>
 80032e8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80032ec:	fa93 f0a3 	rbit	r0, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == RESET)
 80032f0:	6808      	ldr	r0, [r1, #0]
 80032f2:	fa93 f3a3 	rbit	r3, r3
 80032f6:	fab3 f383 	clz	r3, r3
 80032fa:	2101      	movs	r1, #1
 80032fc:	f003 031f 	and.w	r3, r3, #31
 8003300:	fa01 f303 	lsl.w	r3, r1, r3
 8003304:	4203      	tst	r3, r0
 8003306:	e013      	b.n	8003330 <HAL_RCC_ClockConfig+0xfc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003308:	2a03      	cmp	r2, #3
 800330a:	d102      	bne.n	8003312 <HAL_RCC_ClockConfig+0xde>
 800330c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003310:	e7ec      	b.n	80032ec <HAL_RCC_ClockConfig+0xb8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003312:	2a01      	cmp	r2, #1
 8003314:	d129      	bne.n	800336a <HAL_RCC_ClockConfig+0x136>
 8003316:	2302      	movs	r3, #2
 8003318:	fa93 f0a3 	rbit	r0, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800331c:	6809      	ldr	r1, [r1, #0]
 800331e:	fa93 f3a3 	rbit	r3, r3
 8003322:	fab3 f383 	clz	r3, r3
 8003326:	f003 031f 	and.w	r3, r3, #31
 800332a:	fa02 f303 	lsl.w	r3, r2, r3
 800332e:	420b      	tst	r3, r1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == RESET)
 8003330:	d0cb      	beq.n	80032ca <HAL_RCC_ClockConfig+0x96>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003332:	4c2c      	ldr	r4, [pc, #176]	; (80033e4 <HAL_RCC_ClockConfig+0x1b0>)
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003334:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003338:	68a3      	ldr	r3, [r4, #8]
 800333a:	f023 0303 	bic.w	r3, r3, #3
 800333e:	431a      	orrs	r2, r3
 8003340:	60a2      	str	r2, [r4, #8]
    tickstart = HAL_GetTick();
 8003342:	f7fe fae5 	bl	8001910 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003346:	6873      	ldr	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8003348:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800334a:	2b02      	cmp	r3, #2
 800334c:	d110      	bne.n	8003370 <HAL_RCC_ClockConfig+0x13c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800334e:	68a3      	ldr	r3, [r4, #8]
 8003350:	f003 030c 	and.w	r3, r3, #12
 8003354:	2b08      	cmp	r3, #8
 8003356:	f43f af7c 	beq.w	8003252 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800335a:	f7fe fad9 	bl	8001910 <HAL_GetTick>
 800335e:	1bc0      	subs	r0, r0, r7
 8003360:	4540      	cmp	r0, r8
 8003362:	d9f4      	bls.n	800334e <HAL_RCC_ClockConfig+0x11a>
          return HAL_TIMEOUT;
 8003364:	2003      	movs	r0, #3
 8003366:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800336a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800336e:	e7bd      	b.n	80032ec <HAL_RCC_ClockConfig+0xb8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003370:	2b03      	cmp	r3, #3
 8003372:	d10b      	bne.n	800338c <HAL_RCC_ClockConfig+0x158>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003374:	68a3      	ldr	r3, [r4, #8]
 8003376:	f003 030c 	and.w	r3, r3, #12
 800337a:	2b0c      	cmp	r3, #12
 800337c:	f43f af69 	beq.w	8003252 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003380:	f7fe fac6 	bl	8001910 <HAL_GetTick>
 8003384:	1bc0      	subs	r0, r0, r7
 8003386:	4540      	cmp	r0, r8
 8003388:	d9f4      	bls.n	8003374 <HAL_RCC_ClockConfig+0x140>
 800338a:	e7eb      	b.n	8003364 <HAL_RCC_ClockConfig+0x130>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800338c:	2b01      	cmp	r3, #1
 800338e:	d110      	bne.n	80033b2 <HAL_RCC_ClockConfig+0x17e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003390:	68a3      	ldr	r3, [r4, #8]
 8003392:	f003 030c 	and.w	r3, r3, #12
 8003396:	2b04      	cmp	r3, #4
 8003398:	f43f af5b 	beq.w	8003252 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800339c:	f7fe fab8 	bl	8001910 <HAL_GetTick>
 80033a0:	1bc0      	subs	r0, r0, r7
 80033a2:	4540      	cmp	r0, r8
 80033a4:	d9f4      	bls.n	8003390 <HAL_RCC_ClockConfig+0x15c>
 80033a6:	e7dd      	b.n	8003364 <HAL_RCC_ClockConfig+0x130>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80033a8:	f7fe fab2 	bl	8001910 <HAL_GetTick>
 80033ac:	1bc0      	subs	r0, r0, r7
 80033ae:	4540      	cmp	r0, r8
 80033b0:	d8d8      	bhi.n	8003364 <HAL_RCC_ClockConfig+0x130>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80033b2:	68a3      	ldr	r3, [r4, #8]
 80033b4:	f013 0f0c 	tst.w	r3, #12
 80033b8:	d1f6      	bne.n	80033a8 <HAL_RCC_ClockConfig+0x174>
 80033ba:	e74a      	b.n	8003252 <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033bc:	681a      	ldr	r2, [r3, #0]
 80033be:	f022 0201 	bic.w	r2, r2, #1
 80033c2:	601a      	str	r2, [r3, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	07da      	lsls	r2, r3, #31
 80033c8:	f53f af7f 	bmi.w	80032ca <HAL_RCC_ClockConfig+0x96>
 80033cc:	e748      	b.n	8003260 <HAL_RCC_ClockConfig+0x2c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80033ce:	4905      	ldr	r1, [pc, #20]	; (80033e4 <HAL_RCC_ClockConfig+0x1b0>)
 80033d0:	68f0      	ldr	r0, [r6, #12]
 80033d2:	688b      	ldr	r3, [r1, #8]
 80033d4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80033d8:	4303      	orrs	r3, r0
 80033da:	608b      	str	r3, [r1, #8]
 80033dc:	e744      	b.n	8003268 <HAL_RCC_ClockConfig+0x34>
 80033de:	bf00      	nop
 80033e0:	40023c00 	.word	0x40023c00
 80033e4:	40023800 	.word	0x40023800
 80033e8:	08008533 	.word	0x08008533
 80033ec:	20000038 	.word	0x20000038

080033f0 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80033f0:	4b08      	ldr	r3, [pc, #32]	; (8003414 <HAL_RCC_GetPCLK1Freq+0x24>)
 80033f2:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80033f6:	689b      	ldr	r3, [r3, #8]
 80033f8:	fa92 f2a2 	rbit	r2, r2
 80033fc:	fab2 f282 	clz	r2, r2
 8003400:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003404:	40d3      	lsrs	r3, r2
 8003406:	4a04      	ldr	r2, [pc, #16]	; (8003418 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003408:	5cd3      	ldrb	r3, [r2, r3]
 800340a:	4a04      	ldr	r2, [pc, #16]	; (800341c <HAL_RCC_GetPCLK1Freq+0x2c>)
 800340c:	6810      	ldr	r0, [r2, #0]
}    
 800340e:	40d8      	lsrs	r0, r3
 8003410:	4770      	bx	lr
 8003412:	bf00      	nop
 8003414:	40023800 	.word	0x40023800
 8003418:	08008543 	.word	0x08008543
 800341c:	20000038 	.word	0x20000038

08003420 <HAL_RCC_GetClockConfig>:
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003420:	230f      	movs	r3, #15
 8003422:	6003      	str	r3, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003424:	4b0b      	ldr	r3, [pc, #44]	; (8003454 <HAL_RCC_GetClockConfig+0x34>)
 8003426:	689a      	ldr	r2, [r3, #8]
 8003428:	f002 0203 	and.w	r2, r2, #3
 800342c:	6042      	str	r2, [r0, #4]
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 800342e:	689a      	ldr	r2, [r3, #8]
 8003430:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8003434:	6082      	str	r2, [r0, #8]
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 8003436:	689a      	ldr	r2, [r3, #8]
 8003438:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 800343c:	60c2      	str	r2, [r0, #12]
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800343e:	689b      	ldr	r3, [r3, #8]
 8003440:	08db      	lsrs	r3, r3, #3
 8003442:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003446:	6103      	str	r3, [r0, #16]
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 8003448:	4b03      	ldr	r3, [pc, #12]	; (8003458 <HAL_RCC_GetClockConfig+0x38>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f003 0301 	and.w	r3, r3, #1
 8003450:	600b      	str	r3, [r1, #0]
 8003452:	4770      	bx	lr
 8003454:	40023800 	.word	0x40023800
 8003458:	40023c00 	.word	0x40023c00

0800345c <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800345c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  tmpcr1 = TIMx->CR1;
 8003460:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003462:	d00e      	beq.n	8003482 <TIM_Base_SetConfig+0x26>
 8003464:	4a1c      	ldr	r2, [pc, #112]	; (80034d8 <TIM_Base_SetConfig+0x7c>)
 8003466:	4290      	cmp	r0, r2
 8003468:	d00b      	beq.n	8003482 <TIM_Base_SetConfig+0x26>
 800346a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800346e:	4290      	cmp	r0, r2
 8003470:	d007      	beq.n	8003482 <TIM_Base_SetConfig+0x26>
 8003472:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003476:	4290      	cmp	r0, r2
 8003478:	d003      	beq.n	8003482 <TIM_Base_SetConfig+0x26>
 800347a:	f502 427c 	add.w	r2, r2, #64512	; 0xfc00
 800347e:	4290      	cmp	r0, r2
 8003480:	d116      	bne.n	80034b0 <TIM_Base_SetConfig+0x54>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8003482:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003484:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003488:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
    tmpcr1 |= Structure->CounterMode;
 800348c:	ea43 0302 	orr.w	r3, r3, r2
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003490:	d015      	beq.n	80034be <TIM_Base_SetConfig+0x62>
 8003492:	4a11      	ldr	r2, [pc, #68]	; (80034d8 <TIM_Base_SetConfig+0x7c>)
 8003494:	4290      	cmp	r0, r2
 8003496:	d012      	beq.n	80034be <TIM_Base_SetConfig+0x62>
 8003498:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800349c:	4290      	cmp	r0, r2
 800349e:	d00e      	beq.n	80034be <TIM_Base_SetConfig+0x62>
 80034a0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80034a4:	4290      	cmp	r0, r2
 80034a6:	d00a      	beq.n	80034be <TIM_Base_SetConfig+0x62>
 80034a8:	f502 427c 	add.w	r2, r2, #64512	; 0xfc00
 80034ac:	4290      	cmp	r0, r2
 80034ae:	d006      	beq.n	80034be <TIM_Base_SetConfig+0x62>
 80034b0:	4a0a      	ldr	r2, [pc, #40]	; (80034dc <TIM_Base_SetConfig+0x80>)
 80034b2:	4290      	cmp	r0, r2
 80034b4:	d003      	beq.n	80034be <TIM_Base_SetConfig+0x62>
 80034b6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80034ba:	4290      	cmp	r0, r2
 80034bc:	d103      	bne.n	80034c6 <TIM_Base_SetConfig+0x6a>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80034be:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 80034c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80034c4:	4313      	orrs	r3, r2
  }

  TIMx->CR1 = tmpcr1;
 80034c6:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80034c8:	688b      	ldr	r3, [r1, #8]
 80034ca:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80034cc:	680b      	ldr	r3, [r1, #0]
 80034ce:	6283      	str	r3, [r0, #40]	; 0x28

  /* Generate an update event to reload the Prescaler */
  TIMx->EGR = TIM_EGR_UG;
 80034d0:	2301      	movs	r3, #1
 80034d2:	6143      	str	r3, [r0, #20]
 80034d4:	4770      	bx	lr
 80034d6:	bf00      	nop
 80034d8:	40000400 	.word	0x40000400
 80034dc:	40010c00 	.word	0x40010c00

080034e0 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0;

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80034e0:	6a03      	ldr	r3, [r0, #32]
{
 80034e2:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80034e4:	f023 0301 	bic.w	r3, r3, #1
 80034e8:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80034ea:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80034ec:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80034ee:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80034f0:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80034f2:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80034f6:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80034f8:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 80034fa:	f023 0302 	bic.w	r3, r3, #2

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80034fe:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003500:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003502:	684a      	ldr	r2, [r1, #4]
  tmpccer |= OC_Config->OCPolarity;
 8003504:	432b      	orrs	r3, r5
  TIMx->CCR1 = OC_Config->Pulse;
 8003506:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003508:	6203      	str	r3, [r0, #32]
 800350a:	bd30      	pop	{r4, r5, pc}

0800350c <TIM_OC2_SetConfig>:
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800350c:	6a03      	ldr	r3, [r0, #32]
{
 800350e:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003510:	f023 0310 	bic.w	r3, r3, #16
 8003514:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003516:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003518:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800351a:	6982      	ldr	r2, [r0, #24]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
  tmpccmrx &= ~TIM_CCMR1_CC2S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 800351c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800351e:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8);
 8003522:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4);
 8003526:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8003528:	f023 0320 	bic.w	r3, r3, #32

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800352c:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800352e:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003530:	684a      	ldr	r2, [r1, #4]
  tmpccer |= (OC_Config->OCPolarity << 4);
 8003532:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  TIMx->CCR2 = OC_Config->Pulse;
 8003536:	6382      	str	r2, [r0, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003538:	6203      	str	r3, [r0, #32]
 800353a:	bd30      	pop	{r4, r5, pc}

0800353c <TIM_CCxChannelCmd>:
  * @param  ChannelState: specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800353c:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 800353e:	2401      	movs	r4, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003540:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << Channel;
 8003542:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8003544:	ea23 0304 	bic.w	r3, r3, r4
 8003548:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 800354a:	6a03      	ldr	r3, [r0, #32]
 800354c:	408a      	lsls	r2, r1
 800354e:	431a      	orrs	r2, r3
 8003550:	6202      	str	r2, [r0, #32]
 8003552:	bd10      	pop	{r4, pc}

08003554 <HAL_TIM_Base_Init>:
{
 8003554:	b510      	push	{r4, lr}
  if(htim == NULL)
 8003556:	4604      	mov	r4, r0
 8003558:	b1a0      	cbz	r0, 8003584 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 800355a:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 800355e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003562:	b91b      	cbnz	r3, 800356c <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8003564:	f880 2034 	strb.w	r2, [r0, #52]	; 0x34
    HAL_TIM_Base_MspInit(htim);
 8003568:	f003 f8f6 	bl	8006758 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 800356c:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800356e:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8003570:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003574:	1d21      	adds	r1, r4, #4
 8003576:	f7ff ff71 	bl	800345c <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 800357a:	2301      	movs	r3, #1
  return HAL_OK;
 800357c:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 800357e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 8003582:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003584:	2001      	movs	r0, #1
}
 8003586:	bd10      	pop	{r4, pc}

08003588 <HAL_TIM_Base_Start_IT>:
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003588:	6803      	ldr	r3, [r0, #0]
}
 800358a:	2000      	movs	r0, #0
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800358c:	68da      	ldr	r2, [r3, #12]
 800358e:	f042 0201 	orr.w	r2, r2, #1
 8003592:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 8003594:	681a      	ldr	r2, [r3, #0]
 8003596:	f042 0201 	orr.w	r2, r2, #1
 800359a:	601a      	str	r2, [r3, #0]
}
 800359c:	4770      	bx	lr

0800359e <HAL_TIM_PWM_MspInit>:
 800359e:	4770      	bx	lr

080035a0 <HAL_TIM_PWM_Init>:
{
 80035a0:	b510      	push	{r4, lr}
  if(htim == NULL)
 80035a2:	4604      	mov	r4, r0
 80035a4:	b1a0      	cbz	r0, 80035d0 <HAL_TIM_PWM_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 80035a6:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 80035aa:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80035ae:	b91b      	cbnz	r3, 80035b8 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80035b0:	f880 2034 	strb.w	r2, [r0, #52]	; 0x34
    HAL_TIM_PWM_MspInit(htim);
 80035b4:	f7ff fff3 	bl	800359e <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 80035b8:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80035ba:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 80035bc:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80035c0:	1d21      	adds	r1, r4, #4
 80035c2:	f7ff ff4b 	bl	800345c <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80035c6:	2301      	movs	r3, #1
  return HAL_OK;
 80035c8:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 80035ca:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 80035ce:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80035d0:	2001      	movs	r0, #1
}
 80035d2:	bd10      	pop	{r4, pc}

080035d4 <HAL_TIM_IC_Start>:
{
 80035d4:	b510      	push	{r4, lr}
 80035d6:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80035d8:	2201      	movs	r2, #1
 80035da:	6800      	ldr	r0, [r0, #0]
 80035dc:	f7ff ffae 	bl	800353c <TIM_CCxChannelCmd>
  __HAL_TIM_ENABLE(htim);
 80035e0:	6822      	ldr	r2, [r4, #0]
}
 80035e2:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE(htim);
 80035e4:	6813      	ldr	r3, [r2, #0]
 80035e6:	f043 0301 	orr.w	r3, r3, #1
 80035ea:	6013      	str	r3, [r2, #0]
}
 80035ec:	bd10      	pop	{r4, pc}

080035ee <HAL_TIM_PWM_Start>:
 80035ee:	f7ff bff1 	b.w	80035d4 <HAL_TIM_IC_Start>

080035f2 <HAL_TIM_PWM_ConfigChannel>:
  __HAL_LOCK(htim);
 80035f2:	f890 3034 	ldrb.w	r3, [r0, #52]	; 0x34
{
 80035f6:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 80035f8:	2b01      	cmp	r3, #1
{
 80035fa:	4605      	mov	r5, r0
 80035fc:	460c      	mov	r4, r1
 80035fe:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8003602:	d025      	beq.n	8003650 <HAL_TIM_PWM_ConfigChannel+0x5e>
 8003604:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8003606:	f885 0035 	strb.w	r0, [r5, #53]	; 0x35
  __HAL_LOCK(htim);
 800360a:	f885 3034 	strb.w	r3, [r5, #52]	; 0x34
  switch (Channel)
 800360e:	2a0c      	cmp	r2, #12
 8003610:	d818      	bhi.n	8003644 <HAL_TIM_PWM_ConfigChannel+0x52>
 8003612:	e8df f002 	tbb	[pc, r2]
 8003616:	1707      	.short	0x1707
 8003618:	171e1717 	.word	0x171e1717
 800361c:	172f1717 	.word	0x172f1717
 8003620:	1717      	.short	0x1717
 8003622:	52          	.byte	0x52
 8003623:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003624:	6828      	ldr	r0, [r5, #0]
 8003626:	f7ff ff5b 	bl	80034e0 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800362a:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800362c:	68c9      	ldr	r1, [r1, #12]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800362e:	699a      	ldr	r2, [r3, #24]
 8003630:	f042 0208 	orr.w	r2, r2, #8
 8003634:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003636:	699a      	ldr	r2, [r3, #24]
 8003638:	f022 0204 	bic.w	r2, r2, #4
 800363c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800363e:	699a      	ldr	r2, [r3, #24]
 8003640:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8003642:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 8003644:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8003646:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8003648:	f885 3035 	strb.w	r3, [r5, #53]	; 0x35
  __HAL_UNLOCK(htim);
 800364c:	f885 0034 	strb.w	r0, [r5, #52]	; 0x34
}
 8003650:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003652:	6828      	ldr	r0, [r5, #0]
 8003654:	f7ff ff5a 	bl	800350c <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003658:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 800365a:	68c9      	ldr	r1, [r1, #12]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800365c:	699a      	ldr	r2, [r3, #24]
 800365e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003662:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003664:	699a      	ldr	r2, [r3, #24]
 8003666:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800366a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 800366c:	699a      	ldr	r2, [r3, #24]
 800366e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8003672:	e7e6      	b.n	8003642 <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003674:	682b      	ldr	r3, [r5, #0]
  tmpccmrx |= OC_Config->OCMode;
 8003676:	6826      	ldr	r6, [r4, #0]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003678:	6a1a      	ldr	r2, [r3, #32]
 800367a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800367e:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8003680:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8003682:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8003684:	69d9      	ldr	r1, [r3, #28]
  tmpccer &= ~TIM_CCER_CC3P;
 8003686:	f422 7200 	bic.w	r2, r2, #512	; 0x200
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800368a:	f021 0173 	bic.w	r1, r1, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 800368e:	4331      	orrs	r1, r6
  tmpccer |= (OC_Config->OCPolarity << 8);
 8003690:	68a6      	ldr	r6, [r4, #8]
  TIMx->CR2 = tmpcr2;
 8003692:	6058      	str	r0, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 8003694:	61d9      	str	r1, [r3, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8003696:	6861      	ldr	r1, [r4, #4]
  tmpccer |= (OC_Config->OCPolarity << 8);
 8003698:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
  TIMx->CCR3 = OC_Config->Pulse;
 800369c:	63d9      	str	r1, [r3, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 800369e:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80036a0:	69da      	ldr	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80036a2:	68e1      	ldr	r1, [r4, #12]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80036a4:	f042 0208 	orr.w	r2, r2, #8
 80036a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80036aa:	69da      	ldr	r2, [r3, #28]
 80036ac:	f022 0204 	bic.w	r2, r2, #4
 80036b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80036b2:	69da      	ldr	r2, [r3, #28]
 80036b4:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 80036b6:	61da      	str	r2, [r3, #28]
    break;
 80036b8:	e7c4      	b.n	8003644 <HAL_TIM_PWM_ConfigChannel+0x52>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80036ba:	682b      	ldr	r3, [r5, #0]
  tmpccmrx |= (OC_Config->OCMode << 8);
 80036bc:	6826      	ldr	r6, [r4, #0]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80036be:	6a1a      	ldr	r2, [r3, #32]
 80036c0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80036c4:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 80036c6:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80036c8:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 80036ca:	69d9      	ldr	r1, [r3, #28]
  tmpccer &= ~TIM_CCER_CC4P;
 80036cc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80036d0:	f421 41e6 	bic.w	r1, r1, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8);
 80036d4:	ea41 2106 	orr.w	r1, r1, r6, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 12);
 80036d8:	68a6      	ldr	r6, [r4, #8]
  TIMx->CR2 = tmpcr2;
 80036da:	6058      	str	r0, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 80036dc:	61d9      	str	r1, [r3, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 80036de:	6861      	ldr	r1, [r4, #4]
  tmpccer |= (OC_Config->OCPolarity << 12);
 80036e0:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  TIMx->CCR4 = OC_Config->Pulse;
 80036e4:	6419      	str	r1, [r3, #64]	; 0x40
  TIMx->CCER = tmpccer;
 80036e6:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80036e8:	69da      	ldr	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 80036ea:	68e1      	ldr	r1, [r4, #12]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80036ec:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80036f0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80036f2:	69da      	ldr	r2, [r3, #28]
 80036f4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80036f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 80036fa:	69da      	ldr	r2, [r3, #28]
 80036fc:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8003700:	e7d9      	b.n	80036b6 <HAL_TIM_PWM_ConfigChannel+0xc4>

08003702 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8003702:	f890 3034 	ldrb.w	r3, [r0, #52]	; 0x34
{
 8003706:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8003708:	2b01      	cmp	r3, #1
 800370a:	f04f 0302 	mov.w	r3, #2
 800370e:	d01c      	beq.n	800374a <HAL_TIM_ConfigClockSource+0x48>
 8003710:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8003712:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
  tmpsmcr = htim->Instance->SMCR;
 8003716:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(htim);
 8003718:	f880 2034 	strb.w	r2, [r0, #52]	; 0x34
  tmpsmcr = htim->Instance->SMCR;
 800371c:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800371e:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8003722:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8003726:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 8003728:	680a      	ldr	r2, [r1, #0]
 800372a:	2a40      	cmp	r2, #64	; 0x40
 800372c:	d079      	beq.n	8003822 <HAL_TIM_ConfigClockSource+0x120>
 800372e:	d819      	bhi.n	8003764 <HAL_TIM_ConfigClockSource+0x62>
 8003730:	2a10      	cmp	r2, #16
 8003732:	f000 8093 	beq.w	800385c <HAL_TIM_ConfigClockSource+0x15a>
 8003736:	d80a      	bhi.n	800374e <HAL_TIM_ConfigClockSource+0x4c>
 8003738:	2a00      	cmp	r2, #0
 800373a:	f000 8089 	beq.w	8003850 <HAL_TIM_ConfigClockSource+0x14e>
  htim->State = HAL_TIM_STATE_READY;
 800373e:	2301      	movs	r3, #1
 8003740:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
  __HAL_UNLOCK(htim);
 8003744:	2300      	movs	r3, #0
 8003746:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
  __HAL_LOCK(htim);
 800374a:	4618      	mov	r0, r3
}
 800374c:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 800374e:	2a20      	cmp	r2, #32
 8003750:	f000 808a 	beq.w	8003868 <HAL_TIM_ConfigClockSource+0x166>
 8003754:	2a30      	cmp	r2, #48	; 0x30
 8003756:	d1f2      	bne.n	800373e <HAL_TIM_ConfigClockSource+0x3c>
   tmpsmcr = TIMx->SMCR;
 8003758:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800375a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800375e:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 8003762:	e036      	b.n	80037d2 <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 8003764:	2a70      	cmp	r2, #112	; 0x70
 8003766:	d036      	beq.n	80037d6 <HAL_TIM_ConfigClockSource+0xd4>
 8003768:	d81b      	bhi.n	80037a2 <HAL_TIM_ConfigClockSource+0xa0>
 800376a:	2a50      	cmp	r2, #80	; 0x50
 800376c:	d042      	beq.n	80037f4 <HAL_TIM_ConfigClockSource+0xf2>
 800376e:	2a60      	cmp	r2, #96	; 0x60
 8003770:	d1e5      	bne.n	800373e <HAL_TIM_ConfigClockSource+0x3c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003772:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003774:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003776:	f024 0410 	bic.w	r4, r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 800377a:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800377c:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800377e:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 8003780:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003782:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003786:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4);
 800378a:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12);
 800378e:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8003792:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8003794:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8003796:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8003798:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800379c:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 80037a0:	e017      	b.n	80037d2 <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 80037a2:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 80037a6:	d011      	beq.n	80037cc <HAL_TIM_ConfigClockSource+0xca>
 80037a8:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80037ac:	d1c7      	bne.n	800373e <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 80037ae:	688a      	ldr	r2, [r1, #8]
 80037b0:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 80037b2:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 80037b4:	68c9      	ldr	r1, [r1, #12]
 80037b6:	432a      	orrs	r2, r5
  tmpsmcr &= (uint32_t)(~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP));
 80037b8:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 80037bc:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80037c0:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 80037c2:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80037c4:	689a      	ldr	r2, [r3, #8]
 80037c6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80037ca:	e002      	b.n	80037d2 <HAL_TIM_ConfigClockSource+0xd0>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80037cc:	689a      	ldr	r2, [r3, #8]
 80037ce:	f022 0207 	bic.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 80037d2:	609a      	str	r2, [r3, #8]
 80037d4:	e7b3      	b.n	800373e <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 80037d6:	688a      	ldr	r2, [r1, #8]
 80037d8:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 80037da:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 80037dc:	68c9      	ldr	r1, [r1, #12]
 80037de:	432a      	orrs	r2, r5
  tmpsmcr &= (uint32_t)(~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP));
 80037e0:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 80037e4:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80037e8:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 80037ea:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 80037ec:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80037ee:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 80037f2:	e7ee      	b.n	80037d2 <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80037f4:	684c      	ldr	r4, [r1, #4]
 80037f6:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 80037f8:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80037fa:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80037fc:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003800:	f025 0501 	bic.w	r5, r5, #1
 8003804:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003806:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8003808:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800380a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4);
 800380e:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8003812:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003814:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8003816:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8003818:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800381c:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 8003820:	e7d7      	b.n	80037d2 <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003822:	684c      	ldr	r4, [r1, #4]
 8003824:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8003826:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003828:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800382a:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800382e:	f025 0501 	bic.w	r5, r5, #1
 8003832:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003834:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8003836:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003838:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4);
 800383c:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8003840:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003842:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8003844:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8003846:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800384a:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 800384e:	e7c0      	b.n	80037d2 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8003850:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8003852:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8003856:	f042 0207 	orr.w	r2, r2, #7
 800385a:	e7ba      	b.n	80037d2 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 800385c:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800385e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8003862:	f042 0217 	orr.w	r2, r2, #23
 8003866:	e7b4      	b.n	80037d2 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8003868:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800386a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800386e:	f042 0227 	orr.w	r2, r2, #39	; 0x27
 8003872:	e7ae      	b.n	80037d2 <HAL_TIM_ConfigClockSource+0xd0>

08003874 <HAL_TIM_OC_DelayElapsedCallback>:
 8003874:	4770      	bx	lr

08003876 <HAL_TIM_IC_CaptureCallback>:
 8003876:	4770      	bx	lr

08003878 <HAL_TIM_PWM_PulseFinishedCallback>:
 8003878:	4770      	bx	lr

0800387a <HAL_TIM_TriggerCallback>:
 800387a:	4770      	bx	lr

0800387c <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800387c:	6803      	ldr	r3, [r0, #0]
{
 800387e:	b510      	push	{r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003880:	691a      	ldr	r2, [r3, #16]
{
 8003882:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003884:	0791      	lsls	r1, r2, #30
 8003886:	d50e      	bpl.n	80038a6 <HAL_TIM_IRQHandler+0x2a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8003888:	68da      	ldr	r2, [r3, #12]
 800388a:	0792      	lsls	r2, r2, #30
 800388c:	d50b      	bpl.n	80038a6 <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800388e:	f06f 0202 	mvn.w	r2, #2
 8003892:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003894:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 8003896:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003898:	7502      	strb	r2, [r0, #20]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 800389a:	0799      	lsls	r1, r3, #30
 800389c:	d05c      	beq.n	8003958 <HAL_TIM_IRQHandler+0xdc>
          HAL_TIM_IC_CaptureCallback(htim);
 800389e:	f7ff ffea 	bl	8003876 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038a2:	2300      	movs	r3, #0
 80038a4:	7523      	strb	r3, [r4, #20]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80038a6:	6823      	ldr	r3, [r4, #0]
 80038a8:	691a      	ldr	r2, [r3, #16]
 80038aa:	0752      	lsls	r2, r2, #29
 80038ac:	d510      	bpl.n	80038d0 <HAL_TIM_IRQHandler+0x54>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 80038ae:	68da      	ldr	r2, [r3, #12]
 80038b0:	0750      	lsls	r0, r2, #29
 80038b2:	d50d      	bpl.n	80038d0 <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80038b4:	f06f 0204 	mvn.w	r2, #4
 80038b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80038ba:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 80038bc:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80038be:	7522      	strb	r2, [r4, #20]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 80038c0:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80038c4:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 80038c6:	d04d      	beq.n	8003964 <HAL_TIM_IRQHandler+0xe8>
        HAL_TIM_IC_CaptureCallback(htim);
 80038c8:	f7ff ffd5 	bl	8003876 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038cc:	2300      	movs	r3, #0
 80038ce:	7523      	strb	r3, [r4, #20]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80038d0:	6823      	ldr	r3, [r4, #0]
 80038d2:	691a      	ldr	r2, [r3, #16]
 80038d4:	0711      	lsls	r1, r2, #28
 80038d6:	d50f      	bpl.n	80038f8 <HAL_TIM_IRQHandler+0x7c>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 80038d8:	68da      	ldr	r2, [r3, #12]
 80038da:	0712      	lsls	r2, r2, #28
 80038dc:	d50c      	bpl.n	80038f8 <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80038de:	f06f 0208 	mvn.w	r2, #8
 80038e2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80038e4:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 80038e6:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80038e8:	7522      	strb	r2, [r4, #20]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 80038ea:	079b      	lsls	r3, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 80038ec:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 80038ee:	d03f      	beq.n	8003970 <HAL_TIM_IRQHandler+0xf4>
        HAL_TIM_IC_CaptureCallback(htim);
 80038f0:	f7ff ffc1 	bl	8003876 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038f4:	2300      	movs	r3, #0
 80038f6:	7523      	strb	r3, [r4, #20]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80038f8:	6823      	ldr	r3, [r4, #0]
 80038fa:	691a      	ldr	r2, [r3, #16]
 80038fc:	06d0      	lsls	r0, r2, #27
 80038fe:	d510      	bpl.n	8003922 <HAL_TIM_IRQHandler+0xa6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8003900:	68da      	ldr	r2, [r3, #12]
 8003902:	06d1      	lsls	r1, r2, #27
 8003904:	d50d      	bpl.n	8003922 <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003906:	f06f 0210 	mvn.w	r2, #16
 800390a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800390c:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 800390e:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003910:	7522      	strb	r2, [r4, #20]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 8003912:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8003916:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 8003918:	d030      	beq.n	800397c <HAL_TIM_IRQHandler+0x100>
        HAL_TIM_IC_CaptureCallback(htim);
 800391a:	f7ff ffac 	bl	8003876 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800391e:	2300      	movs	r3, #0
 8003920:	7523      	strb	r3, [r4, #20]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003922:	6823      	ldr	r3, [r4, #0]
 8003924:	691a      	ldr	r2, [r3, #16]
 8003926:	07d2      	lsls	r2, r2, #31
 8003928:	d508      	bpl.n	800393c <HAL_TIM_IRQHandler+0xc0>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 800392a:	68da      	ldr	r2, [r3, #12]
 800392c:	07d0      	lsls	r0, r2, #31
 800392e:	d505      	bpl.n	800393c <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003930:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 8003934:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003936:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8003938:	f002 fe6e 	bl	8006618 <HAL_TIM_PeriodElapsedCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800393c:	6823      	ldr	r3, [r4, #0]
 800393e:	691a      	ldr	r2, [r3, #16]
 8003940:	0651      	lsls	r1, r2, #25
 8003942:	d508      	bpl.n	8003956 <HAL_TIM_IRQHandler+0xda>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8003944:	68da      	ldr	r2, [r3, #12]
 8003946:	0652      	lsls	r2, r2, #25
 8003948:	d505      	bpl.n	8003956 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800394a:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 800394e:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003950:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8003952:	f7ff ff92 	bl	800387a <HAL_TIM_TriggerCallback>
 8003956:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003958:	f7ff ff8c 	bl	8003874 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800395c:	4620      	mov	r0, r4
 800395e:	f7ff ff8b 	bl	8003878 <HAL_TIM_PWM_PulseFinishedCallback>
 8003962:	e79e      	b.n	80038a2 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003964:	f7ff ff86 	bl	8003874 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003968:	4620      	mov	r0, r4
 800396a:	f7ff ff85 	bl	8003878 <HAL_TIM_PWM_PulseFinishedCallback>
 800396e:	e7ad      	b.n	80038cc <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003970:	f7ff ff80 	bl	8003874 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003974:	4620      	mov	r0, r4
 8003976:	f7ff ff7f 	bl	8003878 <HAL_TIM_PWM_PulseFinishedCallback>
 800397a:	e7bb      	b.n	80038f4 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800397c:	f7ff ff7a 	bl	8003874 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003980:	4620      	mov	r0, r4
 8003982:	f7ff ff79 	bl	8003878 <HAL_TIM_PWM_PulseFinishedCallback>
 8003986:	e7ca      	b.n	800391e <HAL_TIM_IRQHandler+0xa2>

08003988 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003988:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 800398a:	f001 fb11 	bl	8004fb0 <vTaskStartScheduler>
  
  return osOK;
}
 800398e:	2000      	movs	r0, #0
 8003990:	bd08      	pop	{r3, pc}

08003992 <osKernelSysTick>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003992:	f3ef 8305 	mrs	r3, IPSR
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
  if (inHandlerMode()) {
 8003996:	b10b      	cbz	r3, 800399c <osKernelSysTick+0xa>
    return xTaskGetTickCountFromISR();
 8003998:	f001 bb54 	b.w	8005044 <xTaskGetTickCountFromISR>
  }
  else {
    return xTaskGetTickCount();
 800399c:	f001 bb4c 	b.w	8005038 <xTaskGetTickCount>

080039a0 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80039a0:	b530      	push	{r4, r5, lr}

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80039a2:	f9b0 4008 	ldrsh.w	r4, [r0, #8]
{
 80039a6:	b085      	sub	sp, #20
  if (priority != osPriorityError) {
 80039a8:	2c84      	cmp	r4, #132	; 0x84
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80039aa:	bf08      	it	eq
 80039ac:	2400      	moveq	r4, #0
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80039ae:	8a02      	ldrh	r2, [r0, #16]
    fpriority += (priority - osPriorityIdle);
 80039b0:	bf18      	it	ne
 80039b2:	3403      	addne	r4, #3
{
 80039b4:	460b      	mov	r3, r1
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80039b6:	e890 0022 	ldmia.w	r0, {r1, r5}
 80039ba:	a803      	add	r0, sp, #12
 80039bc:	9001      	str	r0, [sp, #4]
 80039be:	9400      	str	r4, [sp, #0]
 80039c0:	4628      	mov	r0, r5
 80039c2:	f001 f9e1 	bl	8004d88 <xTaskCreate>
 80039c6:	2801      	cmp	r0, #1
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
                   &handle) != pdPASS)  {
    return NULL;
 80039c8:	bf14      	ite	ne
 80039ca:	2000      	movne	r0, #0
  }     
#endif
  
  return handle;
 80039cc:	9803      	ldreq	r0, [sp, #12]
}
 80039ce:	b005      	add	sp, #20
 80039d0:	bd30      	pop	{r4, r5, pc}

080039d2 <osMutexCreate>:
    return xSemaphoreCreateMutex(); 
  }
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
#else  
    return xSemaphoreCreateMutex(); 
 80039d2:	2001      	movs	r0, #1
 80039d4:	f000 bd38 	b.w	8004448 <xQueueCreateMutex>

080039d8 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 80039d8:	b513      	push	{r0, r1, r4, lr}
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 80039da:	2400      	movs	r4, #0
{
 80039dc:	460a      	mov	r2, r1
  portBASE_TYPE taskWoken = pdFALSE;  
 80039de:	9401      	str	r4, [sp, #4]
  
  
  if (mutex_id == NULL) {
 80039e0:	b1e8      	cbz	r0, 8003a1e <osMutexWait+0x46>
 80039e2:	f3ef 8305 	mrs	r3, IPSR
    if (ticks == 0) {
      ticks = 1;
    }
  }
  
  if (inHandlerMode()) {
 80039e6:	b1a3      	cbz	r3, 8003a12 <osMutexWait+0x3a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 80039e8:	aa01      	add	r2, sp, #4
 80039ea:	4621      	mov	r1, r4
 80039ec:	f001 f8aa 	bl	8004b44 <xQueueReceiveFromISR>
 80039f0:	2801      	cmp	r0, #1
 80039f2:	d002      	beq.n	80039fa <osMutexWait+0x22>
      return osErrorOS;
 80039f4:	20ff      	movs	r0, #255	; 0xff
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
    return osErrorOS;
  }
  
  return osOK;
}
 80039f6:	b002      	add	sp, #8
 80039f8:	bd10      	pop	{r4, pc}
	portEND_SWITCHING_ISR(taskWoken);
 80039fa:	9b01      	ldr	r3, [sp, #4]
 80039fc:	b13b      	cbz	r3, 8003a0e <osMutexWait+0x36>
 80039fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003a02:	4b08      	ldr	r3, [pc, #32]	; (8003a24 <osMutexWait+0x4c>)
 8003a04:	601a      	str	r2, [r3, #0]
 8003a06:	f3bf 8f4f 	dsb	sy
 8003a0a:	f3bf 8f6f 	isb	sy
  return osOK;
 8003a0e:	2000      	movs	r0, #0
 8003a10:	e7f1      	b.n	80039f6 <osMutexWait+0x1e>
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 8003a12:	4619      	mov	r1, r3
 8003a14:	f000 fea0 	bl	8004758 <xQueueGenericReceive>
 8003a18:	2801      	cmp	r0, #1
 8003a1a:	d1eb      	bne.n	80039f4 <osMutexWait+0x1c>
 8003a1c:	e7f7      	b.n	8003a0e <osMutexWait+0x36>
    return osErrorParameter;
 8003a1e:	2080      	movs	r0, #128	; 0x80
 8003a20:	e7e9      	b.n	80039f6 <osMutexWait+0x1e>
 8003a22:	bf00      	nop
 8003a24:	e000ed04 	.word	0xe000ed04

08003a28 <osSemaphoreCreate>:
#endif    
  }
#else  // configSUPPORT_STATIC_ALLOCATION == 0  && configSUPPORT_DYNAMIC_ALLOCATION == 1
  osSemaphoreId sema;
 
  if (count == 1) {
 8003a28:	2901      	cmp	r1, #1
{ 
 8003a2a:	b510      	push	{r4, lr}
 8003a2c:	4608      	mov	r0, r1
  if (count == 1) {
 8003a2e:	d10c      	bne.n	8003a4a <osSemaphoreCreate+0x22>
    vSemaphoreCreateBinary(sema);
 8003a30:	2203      	movs	r2, #3
 8003a32:	2100      	movs	r1, #0
 8003a34:	f000 fb46 	bl	80040c4 <xQueueGenericCreate>
 8003a38:	4604      	mov	r4, r0
 8003a3a:	b120      	cbz	r0, 8003a46 <osSemaphoreCreate+0x1e>
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	461a      	mov	r2, r3
 8003a40:	4619      	mov	r1, r3
 8003a42:	f000 fbb3 	bl	80041ac <xQueueGenericSend>
#else
    return NULL;
#endif
  }
#endif
}
 8003a46:	4620      	mov	r0, r4
 8003a48:	bd10      	pop	{r4, pc}
    return NULL;
 8003a4a:	2400      	movs	r4, #0
 8003a4c:	e7fb      	b.n	8003a46 <osSemaphoreCreate+0x1e>
	...

08003a50 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8003a50:	b513      	push	{r0, r1, r4, lr}
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8003a52:	2400      	movs	r4, #0
{
 8003a54:	460a      	mov	r2, r1
  portBASE_TYPE taskWoken = pdFALSE;  
 8003a56:	9401      	str	r4, [sp, #4]
  
  
  if (semaphore_id == NULL) {
 8003a58:	b1e8      	cbz	r0, 8003a96 <osSemaphoreWait+0x46>
 8003a5a:	f3ef 8305 	mrs	r3, IPSR
    if (ticks == 0) {
      ticks = 1;
    }
  }
  
  if (inHandlerMode()) {
 8003a5e:	b1a3      	cbz	r3, 8003a8a <osSemaphoreWait+0x3a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8003a60:	aa01      	add	r2, sp, #4
 8003a62:	4621      	mov	r1, r4
 8003a64:	f001 f86e 	bl	8004b44 <xQueueReceiveFromISR>
 8003a68:	2801      	cmp	r0, #1
 8003a6a:	d002      	beq.n	8003a72 <osSemaphoreWait+0x22>
      return osErrorOS;
 8003a6c:	20ff      	movs	r0, #255	; 0xff
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
    return osErrorOS;
  }
  
  return osOK;
}
 8003a6e:	b002      	add	sp, #8
 8003a70:	bd10      	pop	{r4, pc}
	portEND_SWITCHING_ISR(taskWoken);
 8003a72:	9b01      	ldr	r3, [sp, #4]
 8003a74:	b13b      	cbz	r3, 8003a86 <osSemaphoreWait+0x36>
 8003a76:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003a7a:	4b08      	ldr	r3, [pc, #32]	; (8003a9c <osSemaphoreWait+0x4c>)
 8003a7c:	601a      	str	r2, [r3, #0]
 8003a7e:	f3bf 8f4f 	dsb	sy
 8003a82:	f3bf 8f6f 	isb	sy
  return osOK;
 8003a86:	2000      	movs	r0, #0
 8003a88:	e7f1      	b.n	8003a6e <osSemaphoreWait+0x1e>
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8003a8a:	4619      	mov	r1, r3
 8003a8c:	f000 fe64 	bl	8004758 <xQueueGenericReceive>
 8003a90:	2801      	cmp	r0, #1
 8003a92:	d1eb      	bne.n	8003a6c <osSemaphoreWait+0x1c>
 8003a94:	e7f7      	b.n	8003a86 <osSemaphoreWait+0x36>
    return osErrorParameter;
 8003a96:	2080      	movs	r0, #128	; 0x80
 8003a98:	e7e9      	b.n	8003a6e <osSemaphoreWait+0x1e>
 8003a9a:	bf00      	nop
 8003a9c:	e000ed04 	.word	0xe000ed04

08003aa0 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8003aa0:	b513      	push	{r0, r1, r4, lr}
  osStatus result = osOK;
  portBASE_TYPE taskWoken = pdFALSE;
 8003aa2:	2400      	movs	r4, #0
 8003aa4:	9401      	str	r4, [sp, #4]
 8003aa6:	f3ef 8305 	mrs	r3, IPSR
  
  
  if (inHandlerMode()) {
 8003aaa:	b193      	cbz	r3, 8003ad2 <osSemaphoreRelease+0x32>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8003aac:	a901      	add	r1, sp, #4
 8003aae:	f000 fe4f 	bl	8004750 <xQueueGiveFromISR>
 8003ab2:	2801      	cmp	r0, #1
 8003ab4:	d113      	bne.n	8003ade <osSemaphoreRelease+0x3e>
      return osErrorOS;
    }
    portEND_SWITCHING_ISR(taskWoken);
 8003ab6:	9b01      	ldr	r3, [sp, #4]
 8003ab8:	b913      	cbnz	r3, 8003ac0 <osSemaphoreRelease+0x20>
  osStatus result = osOK;
 8003aba:	2000      	movs	r0, #0
      result = osErrorOS;
    }
  }
  
  return result;
}
 8003abc:	b002      	add	sp, #8
 8003abe:	bd10      	pop	{r4, pc}
    portEND_SWITCHING_ISR(taskWoken);
 8003ac0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003ac4:	4b07      	ldr	r3, [pc, #28]	; (8003ae4 <osSemaphoreRelease+0x44>)
 8003ac6:	601a      	str	r2, [r3, #0]
 8003ac8:	f3bf 8f4f 	dsb	sy
 8003acc:	f3bf 8f6f 	isb	sy
 8003ad0:	e7f3      	b.n	8003aba <osSemaphoreRelease+0x1a>
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8003ad2:	461a      	mov	r2, r3
 8003ad4:	4619      	mov	r1, r3
 8003ad6:	f000 fb69 	bl	80041ac <xQueueGenericSend>
 8003ada:	2801      	cmp	r0, #1
 8003adc:	d0ed      	beq.n	8003aba <osSemaphoreRelease+0x1a>
      result = osErrorOS;
 8003ade:	20ff      	movs	r0, #255	; 0xff
 8003ae0:	e7ec      	b.n	8003abc <osSemaphoreRelease+0x1c>
 8003ae2:	bf00      	nop
 8003ae4:	e000ed04 	.word	0xe000ed04

08003ae8 <osMutexRelease>:
 8003ae8:	f7ff bfda 	b.w	8003aa0 <osSemaphoreRelease>

08003aec <osMessageCreate>:
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
  }
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8003aec:	2200      	movs	r2, #0
 8003aee:	c803      	ldmia	r0, {r0, r1}
 8003af0:	f000 bae8 	b.w	80040c4 <xQueueGenericCreate>

08003af4 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8003af4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  portBASE_TYPE taskWoken = pdFALSE;
 8003af6:	2400      	movs	r4, #0
{
 8003af8:	9101      	str	r1, [sp, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8003afa:	9403      	str	r4, [sp, #12]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
  if (ticks == 0) {
    ticks = 1;
 8003afc:	42a2      	cmp	r2, r4
 8003afe:	bf08      	it	eq
 8003b00:	2201      	moveq	r2, #1
 8003b02:	f3ef 8305 	mrs	r3, IPSR
  }
  
  if (inHandlerMode()) {
 8003b06:	b1ab      	cbz	r3, 8003b34 <osMessagePut+0x40>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8003b08:	4623      	mov	r3, r4
 8003b0a:	aa03      	add	r2, sp, #12
 8003b0c:	a901      	add	r1, sp, #4
 8003b0e:	f000 fcad 	bl	800446c <xQueueGenericSendFromISR>
 8003b12:	2801      	cmp	r0, #1
 8003b14:	d002      	beq.n	8003b1c <osMessagePut+0x28>
      return osErrorOS;
 8003b16:	20ff      	movs	r0, #255	; 0xff
      return osErrorOS;
    }
  }
  
  return osOK;
}
 8003b18:	b004      	add	sp, #16
 8003b1a:	bd10      	pop	{r4, pc}
    portEND_SWITCHING_ISR(taskWoken);
 8003b1c:	9b03      	ldr	r3, [sp, #12]
 8003b1e:	b13b      	cbz	r3, 8003b30 <osMessagePut+0x3c>
 8003b20:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003b24:	4b06      	ldr	r3, [pc, #24]	; (8003b40 <osMessagePut+0x4c>)
 8003b26:	601a      	str	r2, [r3, #0]
 8003b28:	f3bf 8f4f 	dsb	sy
 8003b2c:	f3bf 8f6f 	isb	sy
  return osOK;
 8003b30:	2000      	movs	r0, #0
 8003b32:	e7f1      	b.n	8003b18 <osMessagePut+0x24>
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8003b34:	a901      	add	r1, sp, #4
 8003b36:	f000 fb39 	bl	80041ac <xQueueGenericSend>
 8003b3a:	2801      	cmp	r0, #1
 8003b3c:	d1eb      	bne.n	8003b16 <osMessagePut+0x22>
 8003b3e:	e7f7      	b.n	8003b30 <osMessagePut+0x3c>
 8003b40:	e000ed04 	.word	0xe000ed04

08003b44 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8003b44:	b5f0      	push	{r4, r5, r6, r7, lr}
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
  event.value.v = 0;
 8003b46:	2600      	movs	r6, #0
{
 8003b48:	b085      	sub	sp, #20
 8003b4a:	4604      	mov	r4, r0
 8003b4c:	4617      	mov	r7, r2
 8003b4e:	4608      	mov	r0, r1
  event.def.message_id = queue_id;
 8003b50:	9103      	str	r1, [sp, #12]
  event.value.v = 0;
 8003b52:	9602      	str	r6, [sp, #8]
 8003b54:	ad01      	add	r5, sp, #4
  
  if (queue_id == NULL) {
 8003b56:	b911      	cbnz	r1, 8003b5e <osMessageGet+0x1a>
    event.status = osErrorParameter;
 8003b58:	2380      	movs	r3, #128	; 0x80
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
      /* We have mail */
      event.status = osEventMessage;
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8003b5a:	9301      	str	r3, [sp, #4]
 8003b5c:	e017      	b.n	8003b8e <osMessageGet+0x4a>
  taskWoken = pdFALSE;
 8003b5e:	9600      	str	r6, [sp, #0]
 8003b60:	f3ef 8305 	mrs	r3, IPSR
  if (inHandlerMode()) {
 8003b64:	b1d3      	cbz	r3, 8003b9c <osMessageGet+0x58>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8003b66:	466a      	mov	r2, sp
 8003b68:	a902      	add	r1, sp, #8
 8003b6a:	f000 ffeb 	bl	8004b44 <xQueueReceiveFromISR>
 8003b6e:	2801      	cmp	r0, #1
      event.status = osEventMessage;
 8003b70:	bf04      	itt	eq
 8003b72:	2310      	moveq	r3, #16
 8003b74:	9301      	streq	r3, [sp, #4]
    portEND_SWITCHING_ISR(taskWoken);
 8003b76:	9b00      	ldr	r3, [sp, #0]
      event.status = osOK;
 8003b78:	bf18      	it	ne
 8003b7a:	9601      	strne	r6, [sp, #4]
    portEND_SWITCHING_ISR(taskWoken);
 8003b7c:	b13b      	cbz	r3, 8003b8e <osMessageGet+0x4a>
 8003b7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003b82:	4b0c      	ldr	r3, [pc, #48]	; (8003bb4 <osMessageGet+0x70>)
 8003b84:	601a      	str	r2, [r3, #0]
 8003b86:	f3bf 8f4f 	dsb	sy
 8003b8a:	f3bf 8f6f 	isb	sy
    }
  }
  
  return event;
 8003b8e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003b92:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8003b96:	4620      	mov	r0, r4
 8003b98:	b005      	add	sp, #20
 8003b9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8003b9c:	a902      	add	r1, sp, #8
 8003b9e:	f000 fddb 	bl	8004758 <xQueueGenericReceive>
 8003ba2:	2801      	cmp	r0, #1
 8003ba4:	d101      	bne.n	8003baa <osMessageGet+0x66>
      event.status = osEventMessage;
 8003ba6:	2310      	movs	r3, #16
 8003ba8:	e7d7      	b.n	8003b5a <osMessageGet+0x16>
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8003baa:	2f00      	cmp	r7, #0
 8003bac:	bf0c      	ite	eq
 8003bae:	2300      	moveq	r3, #0
 8003bb0:	2340      	movne	r3, #64	; 0x40
 8003bb2:	e7d2      	b.n	8003b5a <osMessageGet+0x16>
 8003bb4:	e000ed04 	.word	0xe000ed04

08003bb8 <osDelayUntil>:
*          prior to its first use (PreviousWakeTime = osKernelSysTick() )
* @param   millisec    time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelayUntil (uint32_t *PreviousWakeTime, uint32_t millisec)
{
 8003bb8:	b508      	push	{r3, lr}
#if INCLUDE_vTaskDelayUntil
  TickType_t ticks = (millisec / portTICK_PERIOD_MS);
  vTaskDelayUntil((TickType_t *) PreviousWakeTime, ticks ? ticks : 1);
 8003bba:	2900      	cmp	r1, #0
 8003bbc:	bf08      	it	eq
 8003bbe:	2101      	moveq	r1, #1
 8003bc0:	f001 fb80 	bl	80052c4 <vTaskDelayUntil>
  (void) millisec;
  (void) PreviousWakeTime;
  
  return osErrorResource;
#endif
}
 8003bc4:	2000      	movs	r0, #0
 8003bc6:	bd08      	pop	{r3, pc}

08003bc8 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003bc8:	f100 0308 	add.w	r3, r0, #8
 8003bcc:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003bce:	f04f 32ff 	mov.w	r2, #4294967295

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003bd2:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003bd4:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003bd6:	2300      	movs	r3, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003bd8:	6082      	str	r2, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003bda:	6003      	str	r3, [r0, #0]
 8003bdc:	4770      	bx	lr

08003bde <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8003bde:	2300      	movs	r3, #0
 8003be0:	6103      	str	r3, [r0, #16]
 8003be2:	4770      	bx	lr

08003be4 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8003be4:	6843      	ldr	r3, [r0, #4]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003be6:	689a      	ldr	r2, [r3, #8]
	pxNewListItem->pxNext = pxIndex;
 8003be8:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003bea:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003bec:	689a      	ldr	r2, [r3, #8]
 8003bee:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003bf0:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8003bf2:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003bf4:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8003bf6:	3301      	adds	r3, #1
 8003bf8:	6003      	str	r3, [r0, #0]
 8003bfa:	4770      	bx	lr

08003bfc <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003bfc:	680a      	ldr	r2, [r1, #0]
{
 8003bfe:	b530      	push	{r4, r5, lr}
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003c00:	1c53      	adds	r3, r2, #1
 8003c02:	d10a      	bne.n	8003c1a <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003c04:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003c06:	685a      	ldr	r2, [r3, #4]
 8003c08:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003c0a:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003c0c:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8003c0e:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8003c10:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003c12:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8003c14:	3301      	adds	r3, #1
 8003c16:	6003      	str	r3, [r0, #0]
 8003c18:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003c1a:	f100 0308 	add.w	r3, r0, #8
 8003c1e:	685c      	ldr	r4, [r3, #4]
 8003c20:	6825      	ldr	r5, [r4, #0]
 8003c22:	42aa      	cmp	r2, r5
 8003c24:	d3ef      	bcc.n	8003c06 <vListInsert+0xa>
 8003c26:	4623      	mov	r3, r4
 8003c28:	e7f9      	b.n	8003c1e <vListInsert+0x22>

08003c2a <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003c2a:	6841      	ldr	r1, [r0, #4]
 8003c2c:	6882      	ldr	r2, [r0, #8]
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8003c2e:	6903      	ldr	r3, [r0, #16]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003c30:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003c32:	6882      	ldr	r2, [r0, #8]
 8003c34:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003c36:	6859      	ldr	r1, [r3, #4]
 8003c38:	4288      	cmp	r0, r1
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003c3a:	bf08      	it	eq
 8003c3c:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8003c3e:	2200      	movs	r2, #0
 8003c40:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8003c42:	6818      	ldr	r0, [r3, #0]
 8003c44:	3801      	subs	r0, #1
 8003c46:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
 8003c48:	4770      	bx	lr
	...

08003c4c <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8003c4c:	4b0a      	ldr	r3, [pc, #40]	; (8003c78 <prvTaskExitError+0x2c>)
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	3301      	adds	r3, #1
 8003c52:	d008      	beq.n	8003c66 <prvTaskExitError+0x1a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003c54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c58:	f383 8811 	msr	BASEPRI, r3
 8003c5c:	f3bf 8f6f 	isb	sy
 8003c60:	f3bf 8f4f 	dsb	sy
 8003c64:	e7fe      	b.n	8003c64 <prvTaskExitError+0x18>
 8003c66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c6a:	f383 8811 	msr	BASEPRI, r3
 8003c6e:	f3bf 8f6f 	isb	sy
 8003c72:	f3bf 8f4f 	dsb	sy
 8003c76:	e7fe      	b.n	8003c76 <prvTaskExitError+0x2a>
 8003c78:	20000024 	.word	0x20000024

08003c7c <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8003c7c:	4806      	ldr	r0, [pc, #24]	; (8003c98 <prvPortStartFirstTask+0x1c>)
 8003c7e:	6800      	ldr	r0, [r0, #0]
 8003c80:	6800      	ldr	r0, [r0, #0]
 8003c82:	f380 8808 	msr	MSP, r0
 8003c86:	b662      	cpsie	i
 8003c88:	b661      	cpsie	f
 8003c8a:	f3bf 8f4f 	dsb	sy
 8003c8e:	f3bf 8f6f 	isb	sy
 8003c92:	df00      	svc	0
 8003c94:	bf00      	nop
 8003c96:	0000      	.short	0x0000
 8003c98:	e000ed08 	.word	0xe000ed08

08003c9c <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003c9c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003ca0:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003ca4:	4b05      	ldr	r3, [pc, #20]	; (8003cbc <pxPortInitialiseStack+0x20>)
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003ca6:	f021 0101 	bic.w	r1, r1, #1
 8003caa:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003cae:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8003cb2:	f840 2c20 	str.w	r2, [r0, #-32]
}
 8003cb6:	3840      	subs	r0, #64	; 0x40
 8003cb8:	4770      	bx	lr
 8003cba:	bf00      	nop
 8003cbc:	08003c4d 	.word	0x08003c4d

08003cc0 <SVC_Handler>:
	__asm volatile (
 8003cc0:	4b07      	ldr	r3, [pc, #28]	; (8003ce0 <pxCurrentTCBConst2>)
 8003cc2:	6819      	ldr	r1, [r3, #0]
 8003cc4:	6808      	ldr	r0, [r1, #0]
 8003cc6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003cca:	f380 8809 	msr	PSP, r0
 8003cce:	f3bf 8f6f 	isb	sy
 8003cd2:	f04f 0000 	mov.w	r0, #0
 8003cd6:	f380 8811 	msr	BASEPRI, r0
 8003cda:	f04e 0e0d 	orr.w	lr, lr, #13
 8003cde:	4770      	bx	lr

08003ce0 <pxCurrentTCBConst2>:
 8003ce0:	2000213c 	.word	0x2000213c

08003ce4 <vPortEnterCritical>:
 8003ce4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ce8:	f383 8811 	msr	BASEPRI, r3
 8003cec:	f3bf 8f6f 	isb	sy
 8003cf0:	f3bf 8f4f 	dsb	sy
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8003cf4:	4a0a      	ldr	r2, [pc, #40]	; (8003d20 <vPortEnterCritical+0x3c>)
 8003cf6:	6813      	ldr	r3, [r2, #0]
 8003cf8:	3301      	adds	r3, #1
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8003cfa:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 8003cfc:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 8003cfe:	d10d      	bne.n	8003d1c <vPortEnterCritical+0x38>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003d00:	4b08      	ldr	r3, [pc, #32]	; (8003d24 <vPortEnterCritical+0x40>)
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f013 0fff 	tst.w	r3, #255	; 0xff
 8003d08:	d008      	beq.n	8003d1c <vPortEnterCritical+0x38>
 8003d0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d0e:	f383 8811 	msr	BASEPRI, r3
 8003d12:	f3bf 8f6f 	isb	sy
 8003d16:	f3bf 8f4f 	dsb	sy
 8003d1a:	e7fe      	b.n	8003d1a <vPortEnterCritical+0x36>
 8003d1c:	4770      	bx	lr
 8003d1e:	bf00      	nop
 8003d20:	20000024 	.word	0x20000024
 8003d24:	e000ed04 	.word	0xe000ed04

08003d28 <vPortExitCritical>:
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
	configASSERT( uxCriticalNesting );
 8003d28:	4a08      	ldr	r2, [pc, #32]	; (8003d4c <vPortExitCritical+0x24>)
 8003d2a:	6813      	ldr	r3, [r2, #0]
 8003d2c:	b943      	cbnz	r3, 8003d40 <vPortExitCritical+0x18>
 8003d2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d32:	f383 8811 	msr	BASEPRI, r3
 8003d36:	f3bf 8f6f 	isb	sy
 8003d3a:	f3bf 8f4f 	dsb	sy
 8003d3e:	e7fe      	b.n	8003d3e <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8003d40:	3b01      	subs	r3, #1
 8003d42:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8003d44:	b90b      	cbnz	r3, 8003d4a <vPortExitCritical+0x22>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003d46:	f383 8811 	msr	BASEPRI, r3
 8003d4a:	4770      	bx	lr
 8003d4c:	20000024 	.word	0x20000024

08003d50 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8003d50:	f3ef 8009 	mrs	r0, PSP
 8003d54:	f3bf 8f6f 	isb	sy
 8003d58:	4b0d      	ldr	r3, [pc, #52]	; (8003d90 <pxCurrentTCBConst>)
 8003d5a:	681a      	ldr	r2, [r3, #0]
 8003d5c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003d60:	6010      	str	r0, [r2, #0]
 8003d62:	e92d 4008 	stmdb	sp!, {r3, lr}
 8003d66:	f04f 0050 	mov.w	r0, #80	; 0x50
 8003d6a:	f380 8811 	msr	BASEPRI, r0
 8003d6e:	f001 fb19 	bl	80053a4 <vTaskSwitchContext>
 8003d72:	f04f 0000 	mov.w	r0, #0
 8003d76:	f380 8811 	msr	BASEPRI, r0
 8003d7a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8003d7e:	6819      	ldr	r1, [r3, #0]
 8003d80:	6808      	ldr	r0, [r1, #0]
 8003d82:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003d86:	f380 8809 	msr	PSP, r0
 8003d8a:	f3bf 8f6f 	isb	sy
 8003d8e:	4770      	bx	lr

08003d90 <pxCurrentTCBConst>:
 8003d90:	2000213c 	.word	0x2000213c

08003d94 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003d94:	b508      	push	{r3, lr}
	__asm volatile
 8003d96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d9a:	f383 8811 	msr	BASEPRI, r3
 8003d9e:	f3bf 8f6f 	isb	sy
 8003da2:	f3bf 8f4f 	dsb	sy
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003da6:	f001 f955 	bl	8005054 <xTaskIncrementTick>
 8003daa:	b118      	cbz	r0, 8003db4 <SysTick_Handler+0x20>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003dac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003db0:	4b02      	ldr	r3, [pc, #8]	; (8003dbc <SysTick_Handler+0x28>)
 8003db2:	601a      	str	r2, [r3, #0]
	__asm volatile
 8003db4:	2300      	movs	r3, #0
 8003db6:	f383 8811 	msr	BASEPRI, r3
 8003dba:	bd08      	pop	{r3, pc}
 8003dbc:	e000ed04 	.word	0xe000ed04

08003dc0 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8003dc0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003dc4:	4b05      	ldr	r3, [pc, #20]	; (8003ddc <vPortSetupTimerInterrupt+0x1c>)
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	fbb3 f3f2 	udiv	r3, r3, r2
 8003dcc:	4a04      	ldr	r2, [pc, #16]	; (8003de0 <vPortSetupTimerInterrupt+0x20>)
 8003dce:	3b01      	subs	r3, #1
 8003dd0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8003dd2:	2207      	movs	r2, #7
 8003dd4:	4b03      	ldr	r3, [pc, #12]	; (8003de4 <vPortSetupTimerInterrupt+0x24>)
 8003dd6:	601a      	str	r2, [r3, #0]
 8003dd8:	4770      	bx	lr
 8003dda:	bf00      	nop
 8003ddc:	20000038 	.word	0x20000038
 8003de0:	e000e014 	.word	0xe000e014
 8003de4:	e000e010 	.word	0xe000e010

08003de8 <xPortStartScheduler>:
{
 8003de8:	b513      	push	{r0, r1, r4, lr}
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003dea:	4b1f      	ldr	r3, [pc, #124]	; (8003e68 <xPortStartScheduler+0x80>)
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003dec:	2100      	movs	r1, #0
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003dee:	781a      	ldrb	r2, [r3, #0]
 8003df0:	b2d2      	uxtb	r2, r2
 8003df2:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003df4:	22ff      	movs	r2, #255	; 0xff
 8003df6:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003df8:	781b      	ldrb	r3, [r3, #0]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003dfa:	4a1c      	ldr	r2, [pc, #112]	; (8003e6c <xPortStartScheduler+0x84>)
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003dfc:	b2db      	uxtb	r3, r3
 8003dfe:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003e02:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8003e06:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003e0a:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003e0c:	2207      	movs	r2, #7
 8003e0e:	4b18      	ldr	r3, [pc, #96]	; (8003e70 <xPortStartScheduler+0x88>)
 8003e10:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003e12:	f89d 0003 	ldrb.w	r0, [sp, #3]
 8003e16:	1e54      	subs	r4, r2, #1
 8003e18:	0600      	lsls	r0, r0, #24
 8003e1a:	d41c      	bmi.n	8003e56 <xPortStartScheduler+0x6e>
 8003e1c:	b101      	cbz	r1, 8003e20 <xPortStartScheduler+0x38>
 8003e1e:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003e20:	681a      	ldr	r2, [r3, #0]
 8003e22:	0212      	lsls	r2, r2, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003e24:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8003e28:	601a      	str	r2, [r3, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8003e2a:	9b01      	ldr	r3, [sp, #4]
 8003e2c:	4a0e      	ldr	r2, [pc, #56]	; (8003e68 <xPortStartScheduler+0x80>)
 8003e2e:	b2db      	uxtb	r3, r3
 8003e30:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8003e32:	4b10      	ldr	r3, [pc, #64]	; (8003e74 <xPortStartScheduler+0x8c>)
 8003e34:	681a      	ldr	r2, [r3, #0]
 8003e36:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8003e3a:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8003e3c:	681a      	ldr	r2, [r3, #0]
 8003e3e:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 8003e42:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 8003e44:	f7ff ffbc 	bl	8003dc0 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8003e48:	2200      	movs	r2, #0
 8003e4a:	4b0b      	ldr	r3, [pc, #44]	; (8003e78 <xPortStartScheduler+0x90>)
 8003e4c:	601a      	str	r2, [r3, #0]
	prvPortStartFirstTask();
 8003e4e:	f7ff ff15 	bl	8003c7c <prvPortStartFirstTask>
	prvTaskExitError();
 8003e52:	f7ff fefb 	bl	8003c4c <prvTaskExitError>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003e56:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8003e5a:	2101      	movs	r1, #1
 8003e5c:	0052      	lsls	r2, r2, #1
 8003e5e:	b2d2      	uxtb	r2, r2
 8003e60:	f88d 2003 	strb.w	r2, [sp, #3]
 8003e64:	4622      	mov	r2, r4
 8003e66:	e7d4      	b.n	8003e12 <xPortStartScheduler+0x2a>
 8003e68:	e000e400 	.word	0xe000e400
 8003e6c:	2000012c 	.word	0x2000012c
 8003e70:	20000130 	.word	0x20000130
 8003e74:	e000ed20 	.word	0xe000ed20
 8003e78:	20000024 	.word	0x20000024

08003e7c <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
 8003e7c:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8003e80:	2b0f      	cmp	r3, #15
 8003e82:	d90e      	bls.n	8003ea2 <vPortValidateInterruptPriority+0x26>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8003e84:	4a10      	ldr	r2, [pc, #64]	; (8003ec8 <vPortValidateInterruptPriority+0x4c>)
 8003e86:	5c9b      	ldrb	r3, [r3, r2]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8003e88:	4a10      	ldr	r2, [pc, #64]	; (8003ecc <vPortValidateInterruptPriority+0x50>)
 8003e8a:	7812      	ldrb	r2, [r2, #0]
 8003e8c:	429a      	cmp	r2, r3
 8003e8e:	d908      	bls.n	8003ea2 <vPortValidateInterruptPriority+0x26>
	__asm volatile
 8003e90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e94:	f383 8811 	msr	BASEPRI, r3
 8003e98:	f3bf 8f6f 	isb	sy
 8003e9c:	f3bf 8f4f 	dsb	sy
 8003ea0:	e7fe      	b.n	8003ea0 <vPortValidateInterruptPriority+0x24>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8003ea2:	4b0b      	ldr	r3, [pc, #44]	; (8003ed0 <vPortValidateInterruptPriority+0x54>)
 8003ea4:	4a0b      	ldr	r2, [pc, #44]	; (8003ed4 <vPortValidateInterruptPriority+0x58>)
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	6812      	ldr	r2, [r2, #0]
 8003eaa:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003eae:	4293      	cmp	r3, r2
 8003eb0:	d908      	bls.n	8003ec4 <vPortValidateInterruptPriority+0x48>
 8003eb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003eb6:	f383 8811 	msr	BASEPRI, r3
 8003eba:	f3bf 8f6f 	isb	sy
 8003ebe:	f3bf 8f4f 	dsb	sy
 8003ec2:	e7fe      	b.n	8003ec2 <vPortValidateInterruptPriority+0x46>
 8003ec4:	4770      	bx	lr
 8003ec6:	bf00      	nop
 8003ec8:	e000e3f0 	.word	0xe000e3f0
 8003ecc:	2000012c 	.word	0x2000012c
 8003ed0:	e000ed0c 	.word	0xe000ed0c
 8003ed4:	20000130 	.word	0x20000130

08003ed8 <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8003ed8:	b538      	push	{r3, r4, r5, lr}
 8003eda:	4604      	mov	r4, r0
static uint8_t *pucAlignedHeap = NULL;

	/* Ensure that blocks are always aligned to the required number of bytes. */
	#if( portBYTE_ALIGNMENT != 1 )
	{
		if( xWantedSize & portBYTE_ALIGNMENT_MASK )
 8003edc:	0743      	lsls	r3, r0, #29
		{
			/* Byte alignment required. */
			xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8003ede:	bf1c      	itt	ne
 8003ee0:	f020 0407 	bicne.w	r4, r0, #7
 8003ee4:	3408      	addne	r4, #8
		}
	}
	#endif

	vTaskSuspendAll();
 8003ee6:	f001 f89f 	bl	8005028 <vTaskSuspendAll>
	{
		if( pucAlignedHeap == NULL )
 8003eea:	4b0e      	ldr	r3, [pc, #56]	; (8003f24 <pvPortMalloc+0x4c>)
 8003eec:	681a      	ldr	r2, [r3, #0]
 8003eee:	b91a      	cbnz	r2, 8003ef8 <pvPortMalloc+0x20>
		{
			/* Ensure the heap starts on a correctly aligned boundary. */
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 8003ef0:	4a0d      	ldr	r2, [pc, #52]	; (8003f28 <pvPortMalloc+0x50>)
 8003ef2:	f022 0207 	bic.w	r2, r2, #7
 8003ef6:	601a      	str	r2, [r3, #0]
		}

		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
 8003ef8:	f641 70f7 	movw	r0, #8183	; 0x1ff7
 8003efc:	490b      	ldr	r1, [pc, #44]	; (8003f2c <pvPortMalloc+0x54>)
 8003efe:	680a      	ldr	r2, [r1, #0]
 8003f00:	4414      	add	r4, r2
 8003f02:	4284      	cmp	r4, r0
 8003f04:	d80b      	bhi.n	8003f1e <pvPortMalloc+0x46>
 8003f06:	42a2      	cmp	r2, r4
 8003f08:	d209      	bcs.n	8003f1e <pvPortMalloc+0x46>
			( ( xNextFreeByte + xWantedSize ) > xNextFreeByte )	)/* Check for overflow. */
		{
			/* Return the next free byte then increment the index past this
			block. */
			pvReturn = pucAlignedHeap + xNextFreeByte;
 8003f0a:	681d      	ldr	r5, [r3, #0]
			xNextFreeByte += xWantedSize;
 8003f0c:	600c      	str	r4, [r1, #0]
			pvReturn = pucAlignedHeap + xNextFreeByte;
 8003f0e:	4415      	add	r5, r2
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8003f10:	f001 f952 	bl	80051b8 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 8003f14:	b90d      	cbnz	r5, 8003f1a <pvPortMalloc+0x42>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 8003f16:	f002 fa91 	bl	800643c <vApplicationMallocFailedHook>
		}
	}
	#endif

	return pvReturn;
}
 8003f1a:	4628      	mov	r0, r5
 8003f1c:	bd38      	pop	{r3, r4, r5, pc}
void *pvReturn = NULL;
 8003f1e:	2500      	movs	r5, #0
 8003f20:	e7f6      	b.n	8003f10 <pvPortMalloc+0x38>
 8003f22:	bf00      	nop
 8003f24:	20000134 	.word	0x20000134
 8003f28:	20000140 	.word	0x20000140
 8003f2c:	20002138 	.word	0x20002138

08003f30 <vPortFree>:
	heap_4.c for alternative implementations, and the memory management pages of
	http://www.FreeRTOS.org for more information. */
	( void ) pv;

	/* Force an assert as it is invalid to call this function. */
	configASSERT( pv == NULL );
 8003f30:	b140      	cbz	r0, 8003f44 <vPortFree+0x14>
 8003f32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f36:	f383 8811 	msr	BASEPRI, r3
 8003f3a:	f3bf 8f6f 	isb	sy
 8003f3e:	f3bf 8f4f 	dsb	sy
 8003f42:	e7fe      	b.n	8003f42 <vPortFree+0x12>
 8003f44:	4770      	bx	lr

08003f46 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003f46:	b570      	push	{r4, r5, r6, lr}
 8003f48:	4615      	mov	r5, r2

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003f4a:	6c02      	ldr	r2, [r0, #64]	; 0x40
{
 8003f4c:	4604      	mov	r4, r0
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003f4e:	6b86      	ldr	r6, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003f50:	b942      	cbnz	r2, 8003f64 <prvCopyDataToQueue+0x1e>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003f52:	6805      	ldr	r5, [r0, #0]
 8003f54:	b99d      	cbnz	r5, 8003f7e <prvCopyDataToQueue+0x38>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8003f56:	6840      	ldr	r0, [r0, #4]
 8003f58:	f001 fbd8 	bl	800570c <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 8003f5c:	6065      	str	r5, [r4, #4]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 8003f5e:	3601      	adds	r6, #1
 8003f60:	63a6      	str	r6, [r4, #56]	; 0x38

	return xReturn;
}
 8003f62:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 8003f64:	b96d      	cbnz	r5, 8003f82 <prvCopyDataToQueue+0x3c>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8003f66:	6880      	ldr	r0, [r0, #8]
 8003f68:	f002 fd4a 	bl	8006a00 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8003f6c:	68a3      	ldr	r3, [r4, #8]
 8003f6e:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8003f70:	4413      	add	r3, r2
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003f72:	6862      	ldr	r2, [r4, #4]
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8003f74:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d301      	bcc.n	8003f7e <prvCopyDataToQueue+0x38>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003f7a:	6823      	ldr	r3, [r4, #0]
 8003f7c:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
 8003f7e:	2000      	movs	r0, #0
 8003f80:	e7ed      	b.n	8003f5e <prvCopyDataToQueue+0x18>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003f82:	68c0      	ldr	r0, [r0, #12]
 8003f84:	f002 fd3c 	bl	8006a00 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8003f88:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003f8a:	68e2      	ldr	r2, [r4, #12]
 8003f8c:	425b      	negs	r3, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003f8e:	6821      	ldr	r1, [r4, #0]
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8003f90:	441a      	add	r2, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003f92:	428a      	cmp	r2, r1
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8003f94:	60e2      	str	r2, [r4, #12]
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8003f96:	bf3e      	ittt	cc
 8003f98:	6862      	ldrcc	r2, [r4, #4]
 8003f9a:	189b      	addcc	r3, r3, r2
 8003f9c:	60e3      	strcc	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 8003f9e:	2d02      	cmp	r5, #2
 8003fa0:	d1ed      	bne.n	8003f7e <prvCopyDataToQueue+0x38>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003fa2:	b10e      	cbz	r6, 8003fa8 <prvCopyDataToQueue+0x62>
				--uxMessagesWaiting;
 8003fa4:	3e01      	subs	r6, #1
 8003fa6:	e7ea      	b.n	8003f7e <prvCopyDataToQueue+0x38>
BaseType_t xReturn = pdFALSE;
 8003fa8:	4630      	mov	r0, r6
 8003faa:	e7d8      	b.n	8003f5e <prvCopyDataToQueue+0x18>

08003fac <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003fac:	4603      	mov	r3, r0
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003fae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
{
 8003fb0:	b410      	push	{r4}
 8003fb2:	4608      	mov	r0, r1
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003fb4:	b162      	cbz	r2, 8003fd0 <prvCopyDataFromQueue+0x24>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8003fb6:	68d9      	ldr	r1, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003fb8:	685c      	ldr	r4, [r3, #4]
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8003fba:	4411      	add	r1, r2
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003fbc:	42a1      	cmp	r1, r4
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8003fbe:	60d9      	str	r1, [r3, #12]
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8003fc0:	bf28      	it	cs
 8003fc2:	6819      	ldrcs	r1, [r3, #0]
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
	}
}
 8003fc4:	bc10      	pop	{r4}
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8003fc6:	bf28      	it	cs
 8003fc8:	60d9      	strcs	r1, [r3, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8003fca:	68d9      	ldr	r1, [r3, #12]
 8003fcc:	f002 bd18 	b.w	8006a00 <memcpy>
}
 8003fd0:	bc10      	pop	{r4}
 8003fd2:	4770      	bx	lr

08003fd4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003fd4:	b570      	push	{r4, r5, r6, lr}
 8003fd6:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003fd8:	f7ff fe84 	bl	8003ce4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003fdc:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003fe0:	f104 0624 	add.w	r6, r4, #36	; 0x24
		int8_t cTxLock = pxQueue->cTxLock;
 8003fe4:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003fe6:	2d00      	cmp	r5, #0
 8003fe8:	dc14      	bgt.n	8004014 <prvUnlockQueue+0x40>
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003fea:	23ff      	movs	r3, #255	; 0xff
 8003fec:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8003ff0:	f7ff fe9a 	bl	8003d28 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003ff4:	f7ff fe76 	bl	8003ce4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003ff8:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44

		while( cRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003ffc:	f104 0610 	add.w	r6, r4, #16
		int8_t cRxLock = pxQueue->cRxLock;
 8004000:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004002:	2d00      	cmp	r5, #0
 8004004:	dc12      	bgt.n	800402c <prvUnlockQueue+0x58>
			{
				break;
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004006:	23ff      	movs	r3, #255	; 0xff
 8004008:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
}
 800400c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 8004010:	f7ff be8a 	b.w	8003d28 <vPortExitCritical>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004014:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004016:	2b00      	cmp	r3, #0
 8004018:	d0e7      	beq.n	8003fea <prvUnlockQueue+0x16>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800401a:	4630      	mov	r0, r6
 800401c:	f001 fa36 	bl	800548c <xTaskRemoveFromEventList>
 8004020:	b108      	cbz	r0, 8004026 <prvUnlockQueue+0x52>
						vTaskMissedYield();
 8004022:	f001 facd 	bl	80055c0 <vTaskMissedYield>
 8004026:	3d01      	subs	r5, #1
 8004028:	b26d      	sxtb	r5, r5
 800402a:	e7dc      	b.n	8003fe6 <prvUnlockQueue+0x12>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800402c:	6923      	ldr	r3, [r4, #16]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d0e9      	beq.n	8004006 <prvUnlockQueue+0x32>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004032:	4630      	mov	r0, r6
 8004034:	f001 fa2a 	bl	800548c <xTaskRemoveFromEventList>
 8004038:	b108      	cbz	r0, 800403e <prvUnlockQueue+0x6a>
					vTaskMissedYield();
 800403a:	f001 fac1 	bl	80055c0 <vTaskMissedYield>
 800403e:	3d01      	subs	r5, #1
 8004040:	b26d      	sxtb	r5, r5
 8004042:	e7de      	b.n	8004002 <prvUnlockQueue+0x2e>

08004044 <xQueueGenericReset>:
{
 8004044:	b538      	push	{r3, r4, r5, lr}
 8004046:	460d      	mov	r5, r1
	configASSERT( pxQueue );
 8004048:	4604      	mov	r4, r0
 800404a:	b940      	cbnz	r0, 800405e <xQueueGenericReset+0x1a>
 800404c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004050:	f383 8811 	msr	BASEPRI, r3
 8004054:	f3bf 8f6f 	isb	sy
 8004058:	f3bf 8f4f 	dsb	sy
 800405c:	e7fe      	b.n	800405c <xQueueGenericReset+0x18>
	taskENTER_CRITICAL();
 800405e:	f7ff fe41 	bl	8003ce4 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8004062:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8004064:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004066:	6822      	ldr	r2, [r4, #0]
 8004068:	4343      	muls	r3, r0
 800406a:	18d1      	adds	r1, r2, r3
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800406c:	1a1b      	subs	r3, r3, r0
 800406e:	4413      	add	r3, r2
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8004070:	6061      	str	r1, [r4, #4]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8004072:	60e3      	str	r3, [r4, #12]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004074:	2100      	movs	r1, #0
		pxQueue->cRxLock = queueUNLOCKED;
 8004076:	23ff      	movs	r3, #255	; 0xff
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004078:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800407a:	60a2      	str	r2, [r4, #8]
		pxQueue->cRxLock = queueUNLOCKED;
 800407c:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004080:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
 8004084:	b995      	cbnz	r5, 80040ac <xQueueGenericReset+0x68>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004086:	6923      	ldr	r3, [r4, #16]
 8004088:	b163      	cbz	r3, 80040a4 <xQueueGenericReset+0x60>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800408a:	f104 0010 	add.w	r0, r4, #16
 800408e:	f001 f9fd 	bl	800548c <xTaskRemoveFromEventList>
 8004092:	b138      	cbz	r0, 80040a4 <xQueueGenericReset+0x60>
					queueYIELD_IF_USING_PREEMPTION();
 8004094:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004098:	4b09      	ldr	r3, [pc, #36]	; (80040c0 <xQueueGenericReset+0x7c>)
 800409a:	601a      	str	r2, [r3, #0]
 800409c:	f3bf 8f4f 	dsb	sy
 80040a0:	f3bf 8f6f 	isb	sy
	taskEXIT_CRITICAL();
 80040a4:	f7ff fe40 	bl	8003d28 <vPortExitCritical>
}
 80040a8:	2001      	movs	r0, #1
 80040aa:	bd38      	pop	{r3, r4, r5, pc}
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80040ac:	f104 0010 	add.w	r0, r4, #16
 80040b0:	f7ff fd8a 	bl	8003bc8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80040b4:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80040b8:	f7ff fd86 	bl	8003bc8 <vListInitialise>
 80040bc:	e7f2      	b.n	80040a4 <xQueueGenericReset+0x60>
 80040be:	bf00      	nop
 80040c0:	e000ed04 	.word	0xe000ed04

080040c4 <xQueueGenericCreate>:
	{
 80040c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040c6:	460d      	mov	r5, r1
 80040c8:	4617      	mov	r7, r2
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80040ca:	4606      	mov	r6, r0
 80040cc:	b940      	cbnz	r0, 80040e0 <xQueueGenericCreate+0x1c>
 80040ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040d2:	f383 8811 	msr	BASEPRI, r3
 80040d6:	f3bf 8f6f 	isb	sy
 80040da:	f3bf 8f4f 	dsb	sy
 80040de:	e7fe      	b.n	80040de <xQueueGenericCreate+0x1a>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80040e0:	4348      	muls	r0, r1
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 80040e2:	3050      	adds	r0, #80	; 0x50
 80040e4:	f7ff fef8 	bl	8003ed8 <pvPortMalloc>
		if( pxNewQueue != NULL )
 80040e8:	4604      	mov	r4, r0
 80040ea:	2800      	cmp	r0, #0
 80040ec:	d051      	beq.n	8004192 <xQueueGenericCreate+0xce>
	if( uxItemSize == ( UBaseType_t ) 0 )
 80040ee:	2d00      	cmp	r5, #0
 80040f0:	d151      	bne.n	8004196 <xQueueGenericCreate+0xd2>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80040f2:	6020      	str	r0, [r4, #0]
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80040f4:	2101      	movs	r1, #1
	pxNewQueue->uxLength = uxQueueLength;
 80040f6:	63e6      	str	r6, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80040f8:	6425      	str	r5, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80040fa:	4620      	mov	r0, r4
 80040fc:	f7ff ffa2 	bl	8004044 <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
 8004100:	f884 704c 	strb.w	r7, [r4, #76]	; 0x4c
	traceQUEUE_CREATE( pxNewQueue );
 8004104:	4620      	mov	r0, r4
 8004106:	f001 fb93 	bl	8005830 <prvTraceGetQueueType>
 800410a:	4d25      	ldr	r5, [pc, #148]	; (80041a0 <xQueueGenericCreate+0xdc>)
 800410c:	5c28      	ldrb	r0, [r5, r0]
 800410e:	f001 fd3d 	bl	8005b8c <prvTraceGetObjectHandle>
 8004112:	b281      	uxth	r1, r0
 8004114:	4620      	mov	r0, r4
 8004116:	f001 fbbc 	bl	8005892 <prvTraceSetQueueNumberLow16>
 800411a:	4b22      	ldr	r3, [pc, #136]	; (80041a4 <xQueueGenericCreate+0xe0>)
 800411c:	4620      	mov	r0, r4
 800411e:	8819      	ldrh	r1, [r3, #0]
 8004120:	f001 fbc5 	bl	80058ae <prvTraceSetQueueNumberHigh16>
 8004124:	4620      	mov	r0, r4
 8004126:	f001 fb83 	bl	8005830 <prvTraceGetQueueType>
 800412a:	5c2e      	ldrb	r6, [r5, r0]
 800412c:	4620      	mov	r0, r4
 800412e:	f001 fba6 	bl	800587e <prvTraceGetQueueNumberLow16>
 8004132:	b2c1      	uxtb	r1, r0
 8004134:	4630      	mov	r0, r6
 8004136:	f001 fc8b 	bl	8005a50 <prvMarkObjectAsUsed>
 800413a:	f001 fbc5 	bl	80058c8 <prvTraceGetCurrentTaskHandle>
 800413e:	f001 fb7e 	bl	800583e <prvTraceGetTaskNumberHigh16>
 8004142:	4e19      	ldr	r6, [pc, #100]	; (80041a8 <xQueueGenericCreate+0xe4>)
 8004144:	8833      	ldrh	r3, [r6, #0]
 8004146:	4218      	tst	r0, r3
 8004148:	d017      	beq.n	800417a <xQueueGenericCreate+0xb6>
 800414a:	4620      	mov	r0, r4
 800414c:	f001 fb9c 	bl	8005888 <prvTraceGetQueueNumberHigh16>
 8004150:	8833      	ldrh	r3, [r6, #0]
 8004152:	4218      	tst	r0, r3
 8004154:	d011      	beq.n	800417a <xQueueGenericCreate+0xb6>
 8004156:	4620      	mov	r0, r4
 8004158:	f001 fb6a 	bl	8005830 <prvTraceGetQueueType>
 800415c:	5c2e      	ldrb	r6, [r5, r0]
 800415e:	4620      	mov	r0, r4
 8004160:	f001 fb66 	bl	8005830 <prvTraceGetQueueType>
 8004164:	5c2f      	ldrb	r7, [r5, r0]
 8004166:	4620      	mov	r0, r4
 8004168:	f001 fb89 	bl	800587e <prvTraceGetQueueNumberLow16>
 800416c:	3618      	adds	r6, #24
 800416e:	b2f6      	uxtb	r6, r6
 8004170:	b2c2      	uxtb	r2, r0
 8004172:	4639      	mov	r1, r7
 8004174:	4630      	mov	r0, r6
 8004176:	f001 fe73 	bl	8005e60 <prvTraceStoreKernelCall>
 800417a:	4620      	mov	r0, r4
 800417c:	f001 fb58 	bl	8005830 <prvTraceGetQueueType>
 8004180:	5c2d      	ldrb	r5, [r5, r0]
 8004182:	4620      	mov	r0, r4
 8004184:	f001 fb7b 	bl	800587e <prvTraceGetQueueNumberLow16>
 8004188:	2200      	movs	r2, #0
 800418a:	b2c1      	uxtb	r1, r0
 800418c:	4628      	mov	r0, r5
 800418e:	f001 fcbb 	bl	8005b08 <prvTraceSetObjectState>
	}
 8004192:	4620      	mov	r0, r4
 8004194:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8004196:	f100 0350 	add.w	r3, r0, #80	; 0x50
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800419a:	6003      	str	r3, [r0, #0]
 800419c:	e7aa      	b.n	80040f4 <xQueueGenericCreate+0x30>
 800419e:	bf00      	nop
 80041a0:	20000028 	.word	0x20000028
 80041a4:	2000002e 	.word	0x2000002e
 80041a8:	20000030 	.word	0x20000030

080041ac <xQueueGenericSend>:
{
 80041ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041b0:	b085      	sub	sp, #20
 80041b2:	4689      	mov	r9, r1
 80041b4:	9201      	str	r2, [sp, #4]
 80041b6:	461d      	mov	r5, r3
	configASSERT( pxQueue );
 80041b8:	4604      	mov	r4, r0
 80041ba:	b940      	cbnz	r0, 80041ce <xQueueGenericSend+0x22>
 80041bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041c0:	f383 8811 	msr	BASEPRI, r3
 80041c4:	f3bf 8f6f 	isb	sy
 80041c8:	f3bf 8f4f 	dsb	sy
 80041cc:	e7fe      	b.n	80041cc <xQueueGenericSend+0x20>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80041ce:	2900      	cmp	r1, #0
 80041d0:	f040 8119 	bne.w	8004406 <xQueueGenericSend+0x25a>
 80041d4:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	f000 8115 	beq.w	8004406 <xQueueGenericSend+0x25a>
 80041dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041e0:	f383 8811 	msr	BASEPRI, r3
 80041e4:	f3bf 8f6f 	isb	sy
 80041e8:	f3bf 8f4f 	dsb	sy
 80041ec:	e7fe      	b.n	80041ec <xQueueGenericSend+0x40>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80041ee:	9e01      	ldr	r6, [sp, #4]
 80041f0:	2e00      	cmp	r6, #0
 80041f2:	f000 8113 	beq.w	800441c <xQueueGenericSend+0x270>
 80041f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041fa:	f383 8811 	msr	BASEPRI, r3
 80041fe:	f3bf 8f6f 	isb	sy
 8004202:	f3bf 8f4f 	dsb	sy
 8004206:	e7fe      	b.n	8004206 <xQueueGenericSend+0x5a>
				traceQUEUE_SEND( pxQueue );
 8004208:	2625      	movs	r6, #37	; 0x25
 800420a:	e0ae      	b.n	800436a <xQueueGenericSend+0x1be>
				if( xTicksToWait == ( TickType_t ) 0 )
 800420c:	9b01      	ldr	r3, [sp, #4]
 800420e:	bb3b      	cbnz	r3, 8004260 <xQueueGenericSend+0xb4>
					taskEXIT_CRITICAL();
 8004210:	f7ff fd8a 	bl	8003d28 <vPortExitCritical>
			traceQUEUE_SEND_FAILED( pxQueue );
 8004214:	f001 fb58 	bl	80058c8 <prvTraceGetCurrentTaskHandle>
 8004218:	f001 fb11 	bl	800583e <prvTraceGetTaskNumberHigh16>
 800421c:	4e87      	ldr	r6, [pc, #540]	; (800443c <xQueueGenericSend+0x290>)
 800421e:	8833      	ldrh	r3, [r6, #0]
 8004220:	4218      	tst	r0, r3
 8004222:	d01b      	beq.n	800425c <xQueueGenericSend+0xb0>
 8004224:	4620      	mov	r0, r4
 8004226:	f001 fb2f 	bl	8005888 <prvTraceGetQueueNumberHigh16>
 800422a:	8833      	ldrh	r3, [r6, #0]
 800422c:	4218      	tst	r0, r3
 800422e:	d015      	beq.n	800425c <xQueueGenericSend+0xb0>
 8004230:	4e83      	ldr	r6, [pc, #524]	; (8004440 <xQueueGenericSend+0x294>)
 8004232:	2d00      	cmp	r5, #0
 8004234:	f040 80e5 	bne.w	8004402 <xQueueGenericSend+0x256>
 8004238:	4620      	mov	r0, r4
 800423a:	f001 faf9 	bl	8005830 <prvTraceGetQueueType>
 800423e:	5c35      	ldrb	r5, [r6, r0]
 8004240:	3548      	adds	r5, #72	; 0x48
 8004242:	b2ed      	uxtb	r5, r5
 8004244:	4620      	mov	r0, r4
 8004246:	f001 faf3 	bl	8005830 <prvTraceGetQueueType>
 800424a:	5c36      	ldrb	r6, [r6, r0]
 800424c:	4620      	mov	r0, r4
 800424e:	f001 fb16 	bl	800587e <prvTraceGetQueueNumberLow16>
 8004252:	4631      	mov	r1, r6
 8004254:	b2c2      	uxtb	r2, r0
 8004256:	4628      	mov	r0, r5
 8004258:	f001 fe02 	bl	8005e60 <prvTraceStoreKernelCall>
			return errQUEUE_FULL;
 800425c:	2000      	movs	r0, #0
 800425e:	e0bf      	b.n	80043e0 <xQueueGenericSend+0x234>
				else if( xEntryTimeSet == pdFALSE )
 8004260:	b916      	cbnz	r6, 8004268 <xQueueGenericSend+0xbc>
					vTaskSetTimeOutState( &xTimeOut );
 8004262:	a802      	add	r0, sp, #8
 8004264:	f001 f962 	bl	800552c <vTaskSetTimeOutState>
		taskEXIT_CRITICAL();
 8004268:	f7ff fd5e 	bl	8003d28 <vPortExitCritical>
		vTaskSuspendAll();
 800426c:	f000 fedc 	bl	8005028 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004270:	f7ff fd38 	bl	8003ce4 <vPortEnterCritical>
 8004274:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8004278:	2bff      	cmp	r3, #255	; 0xff
 800427a:	bf04      	itt	eq
 800427c:	2300      	moveq	r3, #0
 800427e:	f884 3044 	strbeq.w	r3, [r4, #68]	; 0x44
 8004282:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8004286:	2bff      	cmp	r3, #255	; 0xff
 8004288:	bf04      	itt	eq
 800428a:	2300      	moveq	r3, #0
 800428c:	f884 3045 	strbeq.w	r3, [r4, #69]	; 0x45
 8004290:	f7ff fd4a 	bl	8003d28 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004294:	a901      	add	r1, sp, #4
 8004296:	a802      	add	r0, sp, #8
 8004298:	f001 f958 	bl	800554c <xTaskCheckForTimeOut>
 800429c:	2800      	cmp	r0, #0
 800429e:	f040 80aa 	bne.w	80043f6 <xQueueGenericSend+0x24a>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80042a2:	f7ff fd1f 	bl	8003ce4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80042a6:	f8d4 b038 	ldr.w	fp, [r4, #56]	; 0x38
 80042aa:	6be6      	ldr	r6, [r4, #60]	; 0x3c
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 80042ac:	f7ff fd3c 	bl	8003d28 <vPortExitCritical>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80042b0:	45b3      	cmp	fp, r6
 80042b2:	f040 809a 	bne.w	80043ea <xQueueGenericSend+0x23e>
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
 80042b6:	f001 fb07 	bl	80058c8 <prvTraceGetCurrentTaskHandle>
 80042ba:	f001 fac0 	bl	800583e <prvTraceGetTaskNumberHigh16>
 80042be:	f8b8 3000 	ldrh.w	r3, [r8]
 80042c2:	4218      	tst	r0, r3
 80042c4:	d01c      	beq.n	8004300 <xQueueGenericSend+0x154>
 80042c6:	4620      	mov	r0, r4
 80042c8:	f001 fade 	bl	8005888 <prvTraceGetQueueNumberHigh16>
 80042cc:	f8b8 3000 	ldrh.w	r3, [r8]
 80042d0:	4218      	tst	r0, r3
 80042d2:	d015      	beq.n	8004300 <xQueueGenericSend+0x154>
 80042d4:	2d00      	cmp	r5, #0
 80042d6:	f040 8086 	bne.w	80043e6 <xQueueGenericSend+0x23a>
 80042da:	4620      	mov	r0, r4
 80042dc:	f001 faa8 	bl	8005830 <prvTraceGetQueueType>
 80042e0:	5c3e      	ldrb	r6, [r7, r0]
 80042e2:	3670      	adds	r6, #112	; 0x70
 80042e4:	b2f6      	uxtb	r6, r6
 80042e6:	4620      	mov	r0, r4
 80042e8:	f001 faa2 	bl	8005830 <prvTraceGetQueueType>
 80042ec:	f817 b000 	ldrb.w	fp, [r7, r0]
 80042f0:	4620      	mov	r0, r4
 80042f2:	f001 fac4 	bl	800587e <prvTraceGetQueueNumberLow16>
 80042f6:	4659      	mov	r1, fp
 80042f8:	b2c2      	uxtb	r2, r0
 80042fa:	4630      	mov	r0, r6
 80042fc:	f001 fdb0 	bl	8005e60 <prvTraceStoreKernelCall>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004300:	9901      	ldr	r1, [sp, #4]
 8004302:	f104 0010 	add.w	r0, r4, #16
 8004306:	f001 f8a7 	bl	8005458 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800430a:	4620      	mov	r0, r4
 800430c:	f7ff fe62 	bl	8003fd4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004310:	f000 ff52 	bl	80051b8 <xTaskResumeAll>
 8004314:	b938      	cbnz	r0, 8004326 <xQueueGenericSend+0x17a>
					portYIELD_WITHIN_API();
 8004316:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800431a:	f8ca 3000 	str.w	r3, [sl]
 800431e:	f3bf 8f4f 	dsb	sy
 8004322:	f3bf 8f6f 	isb	sy
 8004326:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 8004328:	f7ff fcdc 	bl	8003ce4 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800432c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800432e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004330:	429a      	cmp	r2, r3
 8004332:	d302      	bcc.n	800433a <xQueueGenericSend+0x18e>
 8004334:	2d02      	cmp	r5, #2
 8004336:	f47f af69 	bne.w	800420c <xQueueGenericSend+0x60>
				traceQUEUE_SEND( pxQueue );
 800433a:	f001 fac5 	bl	80058c8 <prvTraceGetCurrentTaskHandle>
 800433e:	f001 fa7e 	bl	800583e <prvTraceGetTaskNumberHigh16>
 8004342:	4e3e      	ldr	r6, [pc, #248]	; (800443c <xQueueGenericSend+0x290>)
 8004344:	4f3e      	ldr	r7, [pc, #248]	; (8004440 <xQueueGenericSend+0x294>)
 8004346:	8833      	ldrh	r3, [r6, #0]
 8004348:	4218      	tst	r0, r3
 800434a:	d01b      	beq.n	8004384 <xQueueGenericSend+0x1d8>
 800434c:	4620      	mov	r0, r4
 800434e:	f001 fa9b 	bl	8005888 <prvTraceGetQueueNumberHigh16>
 8004352:	8833      	ldrh	r3, [r6, #0]
 8004354:	4218      	tst	r0, r3
 8004356:	d015      	beq.n	8004384 <xQueueGenericSend+0x1d8>
 8004358:	2d00      	cmp	r5, #0
 800435a:	f47f af55 	bne.w	8004208 <xQueueGenericSend+0x5c>
 800435e:	4620      	mov	r0, r4
 8004360:	f001 fa66 	bl	8005830 <prvTraceGetQueueType>
 8004364:	5c3e      	ldrb	r6, [r7, r0]
 8004366:	3620      	adds	r6, #32
 8004368:	b2f6      	uxtb	r6, r6
 800436a:	4620      	mov	r0, r4
 800436c:	f001 fa60 	bl	8005830 <prvTraceGetQueueType>
 8004370:	f817 8000 	ldrb.w	r8, [r7, r0]
 8004374:	4620      	mov	r0, r4
 8004376:	f001 fa82 	bl	800587e <prvTraceGetQueueNumberLow16>
 800437a:	4641      	mov	r1, r8
 800437c:	b2c2      	uxtb	r2, r0
 800437e:	4630      	mov	r0, r6
 8004380:	f001 fd6e 	bl	8005e60 <prvTraceStoreKernelCall>
 8004384:	4620      	mov	r0, r4
 8004386:	f001 fa53 	bl	8005830 <prvTraceGetQueueType>
 800438a:	5c3e      	ldrb	r6, [r7, r0]
 800438c:	4620      	mov	r0, r4
 800438e:	f001 fa76 	bl	800587e <prvTraceGetQueueNumberLow16>
 8004392:	fa5f f880 	uxtb.w	r8, r0
 8004396:	4620      	mov	r0, r4
 8004398:	f001 fa4a 	bl	8005830 <prvTraceGetQueueType>
 800439c:	5c3b      	ldrb	r3, [r7, r0]
 800439e:	4641      	mov	r1, r8
 80043a0:	2b02      	cmp	r3, #2
 80043a2:	bf17      	itett	ne
 80043a4:	6ba2      	ldrne	r2, [r4, #56]	; 0x38
 80043a6:	2200      	moveq	r2, #0
 80043a8:	3201      	addne	r2, #1
 80043aa:	b2d2      	uxtbne	r2, r2
 80043ac:	4630      	mov	r0, r6
 80043ae:	f001 fbab 	bl	8005b08 <prvTraceSetObjectState>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80043b2:	462a      	mov	r2, r5
 80043b4:	4649      	mov	r1, r9
 80043b6:	4620      	mov	r0, r4
 80043b8:	f7ff fdc5 	bl	8003f46 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80043bc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80043be:	b11b      	cbz	r3, 80043c8 <xQueueGenericSend+0x21c>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80043c0:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80043c4:	f001 f862 	bl	800548c <xTaskRemoveFromEventList>
					else if( xYieldRequired != pdFALSE )
 80043c8:	b138      	cbz	r0, 80043da <xQueueGenericSend+0x22e>
						queueYIELD_IF_USING_PREEMPTION();
 80043ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80043ce:	4b1d      	ldr	r3, [pc, #116]	; (8004444 <xQueueGenericSend+0x298>)
 80043d0:	601a      	str	r2, [r3, #0]
 80043d2:	f3bf 8f4f 	dsb	sy
 80043d6:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 80043da:	f7ff fca5 	bl	8003d28 <vPortExitCritical>
				return pdPASS;
 80043de:	2001      	movs	r0, #1
}
 80043e0:	b005      	add	sp, #20
 80043e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
 80043e6:	2675      	movs	r6, #117	; 0x75
 80043e8:	e77d      	b.n	80042e6 <xQueueGenericSend+0x13a>
				prvUnlockQueue( pxQueue );
 80043ea:	4620      	mov	r0, r4
 80043ec:	f7ff fdf2 	bl	8003fd4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80043f0:	f000 fee2 	bl	80051b8 <xTaskResumeAll>
 80043f4:	e797      	b.n	8004326 <xQueueGenericSend+0x17a>
			prvUnlockQueue( pxQueue );
 80043f6:	4620      	mov	r0, r4
 80043f8:	f7ff fdec 	bl	8003fd4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80043fc:	f000 fedc 	bl	80051b8 <xTaskResumeAll>
 8004400:	e708      	b.n	8004214 <xQueueGenericSend+0x68>
			traceQUEUE_SEND_FAILED( pxQueue );
 8004402:	254d      	movs	r5, #77	; 0x4d
 8004404:	e71e      	b.n	8004244 <xQueueGenericSend+0x98>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004406:	2d02      	cmp	r5, #2
 8004408:	d102      	bne.n	8004410 <xQueueGenericSend+0x264>
 800440a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800440c:	2b01      	cmp	r3, #1
 800440e:	d10b      	bne.n	8004428 <xQueueGenericSend+0x27c>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004410:	f001 f8e8 	bl	80055e4 <xTaskGetSchedulerState>
 8004414:	2800      	cmp	r0, #0
 8004416:	f43f aeea 	beq.w	80041ee <xQueueGenericSend+0x42>
 800441a:	2600      	movs	r6, #0
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
 800441c:	f8df 801c 	ldr.w	r8, [pc, #28]	; 800443c <xQueueGenericSend+0x290>
					portYIELD_WITHIN_API();
 8004420:	f8df a020 	ldr.w	sl, [pc, #32]	; 8004444 <xQueueGenericSend+0x298>
 8004424:	4f06      	ldr	r7, [pc, #24]	; (8004440 <xQueueGenericSend+0x294>)
 8004426:	e77f      	b.n	8004328 <xQueueGenericSend+0x17c>
 8004428:	f04f 0350 	mov.w	r3, #80	; 0x50
 800442c:	f383 8811 	msr	BASEPRI, r3
 8004430:	f3bf 8f6f 	isb	sy
 8004434:	f3bf 8f4f 	dsb	sy
 8004438:	e7fe      	b.n	8004438 <xQueueGenericSend+0x28c>
 800443a:	bf00      	nop
 800443c:	20000030 	.word	0x20000030
 8004440:	20000028 	.word	0x20000028
 8004444:	e000ed04 	.word	0xe000ed04

08004448 <xQueueCreateMutex>:
	{
 8004448:	b510      	push	{r4, lr}
		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800444a:	4602      	mov	r2, r0
 800444c:	2100      	movs	r1, #0
 800444e:	2001      	movs	r0, #1
 8004450:	f7ff fe38 	bl	80040c4 <xQueueGenericCreate>
		if( pxNewQueue != NULL )
 8004454:	4604      	mov	r4, r0
 8004456:	b138      	cbz	r0, 8004468 <xQueueCreateMutex+0x20>
			pxNewQueue->pxMutexHolder = NULL;
 8004458:	2300      	movs	r3, #0
 800445a:	6043      	str	r3, [r0, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800445c:	6003      	str	r3, [r0, #0]
			pxNewQueue->u.uxRecursiveCallCount = 0;
 800445e:	60c3      	str	r3, [r0, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8004460:	461a      	mov	r2, r3
 8004462:	4619      	mov	r1, r3
 8004464:	f7ff fea2 	bl	80041ac <xQueueGenericSend>
	}
 8004468:	4620      	mov	r0, r4
 800446a:	bd10      	pop	{r4, pc}

0800446c <xQueueGenericSendFromISR>:
{
 800446c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004470:	468b      	mov	fp, r1
 8004472:	4692      	mov	sl, r2
 8004474:	4698      	mov	r8, r3
	configASSERT( pxQueue );
 8004476:	4604      	mov	r4, r0
 8004478:	b940      	cbnz	r0, 800448c <xQueueGenericSendFromISR+0x20>
 800447a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800447e:	f383 8811 	msr	BASEPRI, r3
 8004482:	f3bf 8f6f 	isb	sy
 8004486:	f3bf 8f4f 	dsb	sy
 800448a:	e7fe      	b.n	800448a <xQueueGenericSendFromISR+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800448c:	2900      	cmp	r1, #0
 800448e:	d145      	bne.n	800451c <xQueueGenericSendFromISR+0xb0>
 8004490:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8004492:	2b00      	cmp	r3, #0
 8004494:	d042      	beq.n	800451c <xQueueGenericSendFromISR+0xb0>
 8004496:	f04f 0350 	mov.w	r3, #80	; 0x50
 800449a:	f383 8811 	msr	BASEPRI, r3
 800449e:	f3bf 8f6f 	isb	sy
 80044a2:	f3bf 8f4f 	dsb	sy
 80044a6:	e7fe      	b.n	80044a6 <xQueueGenericSendFromISR+0x3a>
			traceQUEUE_SEND_FROM_ISR( pxQueue );
 80044a8:	2735      	movs	r7, #53	; 0x35
 80044aa:	e066      	b.n	800457a <xQueueGenericSendFromISR+0x10e>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80044ac:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80044b0:	f000 ffec 	bl	800548c <xTaskRemoveFromEventList>
 80044b4:	2800      	cmp	r0, #0
 80044b6:	f000 8088 	beq.w	80045ca <xQueueGenericSendFromISR+0x15e>
							if( pxHigherPriorityTaskWoken != NULL )
 80044ba:	f1ba 0f00 	cmp.w	sl, #0
 80044be:	f000 8084 	beq.w	80045ca <xQueueGenericSendFromISR+0x15e>
								*pxHigherPriorityTaskWoken = pdTRUE;
 80044c2:	2001      	movs	r0, #1
 80044c4:	f8ca 0000 	str.w	r0, [sl]
	__asm volatile
 80044c8:	f386 8811 	msr	BASEPRI, r6
}
 80044cc:	b003      	add	sp, #12
 80044ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80044d2:	3501      	adds	r5, #1
 80044d4:	b26d      	sxtb	r5, r5
 80044d6:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
 80044da:	e076      	b.n	80045ca <xQueueGenericSendFromISR+0x15e>
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 80044dc:	4620      	mov	r0, r4
 80044de:	f001 f9d3 	bl	8005888 <prvTraceGetQueueNumberHigh16>
 80044e2:	883b      	ldrh	r3, [r7, #0]
 80044e4:	4018      	ands	r0, r3
 80044e6:	d0ef      	beq.n	80044c8 <xQueueGenericSendFromISR+0x5c>
 80044e8:	4f3d      	ldr	r7, [pc, #244]	; (80045e0 <xQueueGenericSendFromISR+0x174>)
 80044ea:	f1b8 0f00 	cmp.w	r8, #0
 80044ee:	d113      	bne.n	8004518 <xQueueGenericSendFromISR+0xac>
 80044f0:	4620      	mov	r0, r4
 80044f2:	f001 f99d 	bl	8005830 <prvTraceGetQueueType>
 80044f6:	5c3d      	ldrb	r5, [r7, r0]
 80044f8:	3558      	adds	r5, #88	; 0x58
 80044fa:	b2ed      	uxtb	r5, r5
 80044fc:	4620      	mov	r0, r4
 80044fe:	f001 f997 	bl	8005830 <prvTraceGetQueueType>
 8004502:	5c3f      	ldrb	r7, [r7, r0]
 8004504:	4620      	mov	r0, r4
 8004506:	f001 f9ba 	bl	800587e <prvTraceGetQueueNumberLow16>
 800450a:	4639      	mov	r1, r7
 800450c:	b2c2      	uxtb	r2, r0
 800450e:	4628      	mov	r0, r5
 8004510:	f001 fca6 	bl	8005e60 <prvTraceStoreKernelCall>
			xReturn = errQUEUE_FULL;
 8004514:	2000      	movs	r0, #0
 8004516:	e7d7      	b.n	80044c8 <xQueueGenericSendFromISR+0x5c>
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 8004518:	255d      	movs	r5, #93	; 0x5d
 800451a:	e7ef      	b.n	80044fc <xQueueGenericSendFromISR+0x90>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800451c:	f1b8 0f02 	cmp.w	r8, #2
 8004520:	d102      	bne.n	8004528 <xQueueGenericSendFromISR+0xbc>
 8004522:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004524:	2b01      	cmp	r3, #1
 8004526:	d152      	bne.n	80045ce <xQueueGenericSendFromISR+0x162>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004528:	f7ff fca8 	bl	8003e7c <vPortValidateInterruptPriority>
	__asm volatile
 800452c:	f3ef 8611 	mrs	r6, BASEPRI
 8004530:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004534:	f383 8811 	msr	BASEPRI, r3
 8004538:	f3bf 8f6f 	isb	sy
 800453c:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004540:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004542:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004544:	4f27      	ldr	r7, [pc, #156]	; (80045e4 <xQueueGenericSendFromISR+0x178>)
 8004546:	429a      	cmp	r2, r3
 8004548:	d302      	bcc.n	8004550 <xQueueGenericSendFromISR+0xe4>
 800454a:	f1b8 0f02 	cmp.w	r8, #2
 800454e:	d1c5      	bne.n	80044dc <xQueueGenericSendFromISR+0x70>
			traceQUEUE_SEND_FROM_ISR( pxQueue );
 8004550:	4620      	mov	r0, r4
			const int8_t cTxLock = pxQueue->cTxLock;
 8004552:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
			traceQUEUE_SEND_FROM_ISR( pxQueue );
 8004556:	f001 f997 	bl	8005888 <prvTraceGetQueueNumberHigh16>
 800455a:	883b      	ldrh	r3, [r7, #0]
			const int8_t cTxLock = pxQueue->cTxLock;
 800455c:	b26d      	sxtb	r5, r5
			traceQUEUE_SEND_FROM_ISR( pxQueue );
 800455e:	4218      	tst	r0, r3
 8004560:	f8df 907c 	ldr.w	r9, [pc, #124]	; 80045e0 <xQueueGenericSendFromISR+0x174>
 8004564:	d017      	beq.n	8004596 <xQueueGenericSendFromISR+0x12a>
 8004566:	f1b8 0f00 	cmp.w	r8, #0
 800456a:	d19d      	bne.n	80044a8 <xQueueGenericSendFromISR+0x3c>
 800456c:	4620      	mov	r0, r4
 800456e:	f001 f95f 	bl	8005830 <prvTraceGetQueueType>
 8004572:	f819 7000 	ldrb.w	r7, [r9, r0]
 8004576:	3730      	adds	r7, #48	; 0x30
 8004578:	b2ff      	uxtb	r7, r7
 800457a:	4620      	mov	r0, r4
 800457c:	f001 f958 	bl	8005830 <prvTraceGetQueueType>
 8004580:	f819 1000 	ldrb.w	r1, [r9, r0]
 8004584:	4620      	mov	r0, r4
 8004586:	9101      	str	r1, [sp, #4]
 8004588:	f001 f979 	bl	800587e <prvTraceGetQueueNumberLow16>
 800458c:	9901      	ldr	r1, [sp, #4]
 800458e:	b2c2      	uxtb	r2, r0
 8004590:	4638      	mov	r0, r7
 8004592:	f001 fc65 	bl	8005e60 <prvTraceStoreKernelCall>
 8004596:	4620      	mov	r0, r4
 8004598:	f001 f94a 	bl	8005830 <prvTraceGetQueueType>
 800459c:	f819 7000 	ldrb.w	r7, [r9, r0]
 80045a0:	4620      	mov	r0, r4
 80045a2:	f001 f96c 	bl	800587e <prvTraceGetQueueNumberLow16>
 80045a6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80045a8:	b2c1      	uxtb	r1, r0
 80045aa:	3201      	adds	r2, #1
 80045ac:	b2d2      	uxtb	r2, r2
 80045ae:	4638      	mov	r0, r7
 80045b0:	f001 faaa 	bl	8005b08 <prvTraceSetObjectState>
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80045b4:	4642      	mov	r2, r8
 80045b6:	4659      	mov	r1, fp
 80045b8:	4620      	mov	r0, r4
 80045ba:	f7ff fcc4 	bl	8003f46 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 80045be:	1c6b      	adds	r3, r5, #1
 80045c0:	d187      	bne.n	80044d2 <xQueueGenericSendFromISR+0x66>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80045c2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	f47f af71 	bne.w	80044ac <xQueueGenericSendFromISR+0x40>
			xReturn = pdPASS;
 80045ca:	2001      	movs	r0, #1
 80045cc:	e77c      	b.n	80044c8 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80045ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045d2:	f383 8811 	msr	BASEPRI, r3
 80045d6:	f3bf 8f6f 	isb	sy
 80045da:	f3bf 8f4f 	dsb	sy
 80045de:	e7fe      	b.n	80045de <xQueueGenericSendFromISR+0x172>
 80045e0:	20000028 	.word	0x20000028
 80045e4:	20000030 	.word	0x20000030

080045e8 <MyWrapper>:
{
 80045e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045ec:	4689      	mov	r9, r1
 80045ee:	4617      	mov	r7, r2
	configASSERT( pxQueue );
 80045f0:	4604      	mov	r4, r0
 80045f2:	b940      	cbnz	r0, 8004606 <MyWrapper+0x1e>
 80045f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045f8:	f383 8811 	msr	BASEPRI, r3
 80045fc:	f3bf 8f6f 	isb	sy
 8004600:	f3bf 8f4f 	dsb	sy
 8004604:	e7fe      	b.n	8004604 <MyWrapper+0x1c>
	configASSERT( pxQueue->uxItemSize == 0 );
 8004606:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8004608:	b143      	cbz	r3, 800461c <MyWrapper+0x34>
 800460a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800460e:	f383 8811 	msr	BASEPRI, r3
 8004612:	f3bf 8f6f 	isb	sy
 8004616:	f3bf 8f4f 	dsb	sy
 800461a:	e7fe      	b.n	800461a <MyWrapper+0x32>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 800461c:	6803      	ldr	r3, [r0, #0]
 800461e:	b91b      	cbnz	r3, 8004628 <MyWrapper+0x40>
 8004620:	6843      	ldr	r3, [r0, #4]
 8004622:	2b00      	cmp	r3, #0
 8004624:	f040 8086 	bne.w	8004734 <MyWrapper+0x14c>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004628:	f7ff fc28 	bl	8003e7c <vPortValidateInterruptPriority>
	__asm volatile
 800462c:	f3ef 8611 	mrs	r6, BASEPRI
 8004630:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004634:	f383 8811 	msr	BASEPRI, r3
 8004638:	f3bf 8f6f 	isb	sy
 800463c:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004640:	f8d4 8038 	ldr.w	r8, [r4, #56]	; 0x38
		if( uxMessagesWaiting < pxQueue->uxLength )
 8004644:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004646:	f8df a100 	ldr.w	sl, [pc, #256]	; 8004748 <MyWrapper+0x160>
 800464a:	4598      	cmp	r8, r3
 800464c:	d320      	bcc.n	8004690 <MyWrapper+0xa8>
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 800464e:	4620      	mov	r0, r4
 8004650:	f001 f91a 	bl	8005888 <prvTraceGetQueueNumberHigh16>
 8004654:	f8ba 3000 	ldrh.w	r3, [sl]
 8004658:	4018      	ands	r0, r3
 800465a:	d060      	beq.n	800471e <MyWrapper+0x136>
 800465c:	f8df 80ec 	ldr.w	r8, [pc, #236]	; 800474c <MyWrapper+0x164>
 8004660:	2f00      	cmp	r7, #0
 8004662:	d165      	bne.n	8004730 <MyWrapper+0x148>
 8004664:	4620      	mov	r0, r4
 8004666:	f001 f8e3 	bl	8005830 <prvTraceGetQueueType>
 800466a:	f818 5000 	ldrb.w	r5, [r8, r0]
 800466e:	3558      	adds	r5, #88	; 0x58
 8004670:	b2ed      	uxtb	r5, r5
 8004672:	4620      	mov	r0, r4
 8004674:	f001 f8dc 	bl	8005830 <prvTraceGetQueueType>
 8004678:	f818 7000 	ldrb.w	r7, [r8, r0]
 800467c:	4620      	mov	r0, r4
 800467e:	f001 f8fe 	bl	800587e <prvTraceGetQueueNumberLow16>
 8004682:	4639      	mov	r1, r7
 8004684:	b2c2      	uxtb	r2, r0
 8004686:	4628      	mov	r0, r5
 8004688:	f001 fbea 	bl	8005e60 <prvTraceStoreKernelCall>
			xReturn = errQUEUE_FULL;
 800468c:	2000      	movs	r0, #0
 800468e:	e046      	b.n	800471e <MyWrapper+0x136>
			traceQUEUE_SEND_FROM_ISR( pxQueue );
 8004690:	4620      	mov	r0, r4
			const int8_t cTxLock = pxQueue->cTxLock;
 8004692:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
			traceQUEUE_SEND_FROM_ISR( pxQueue );
 8004696:	f001 f8f7 	bl	8005888 <prvTraceGetQueueNumberHigh16>
 800469a:	f8ba 3000 	ldrh.w	r3, [sl]
			const int8_t cTxLock = pxQueue->cTxLock;
 800469e:	b26d      	sxtb	r5, r5
			traceQUEUE_SEND_FROM_ISR( pxQueue );
 80046a0:	4218      	tst	r0, r3
 80046a2:	f8df a0a8 	ldr.w	sl, [pc, #168]	; 800474c <MyWrapper+0x164>
 80046a6:	d014      	beq.n	80046d2 <MyWrapper+0xea>
 80046a8:	bb5f      	cbnz	r7, 8004702 <MyWrapper+0x11a>
 80046aa:	4620      	mov	r0, r4
 80046ac:	f001 f8c0 	bl	8005830 <prvTraceGetQueueType>
 80046b0:	f81a 7000 	ldrb.w	r7, [sl, r0]
 80046b4:	3730      	adds	r7, #48	; 0x30
 80046b6:	b2ff      	uxtb	r7, r7
 80046b8:	4620      	mov	r0, r4
 80046ba:	f001 f8b9 	bl	8005830 <prvTraceGetQueueType>
 80046be:	f81a b000 	ldrb.w	fp, [sl, r0]
 80046c2:	4620      	mov	r0, r4
 80046c4:	f001 f8db 	bl	800587e <prvTraceGetQueueNumberLow16>
 80046c8:	4659      	mov	r1, fp
 80046ca:	b2c2      	uxtb	r2, r0
 80046cc:	4638      	mov	r0, r7
 80046ce:	f001 fbc7 	bl	8005e60 <prvTraceStoreKernelCall>
 80046d2:	4620      	mov	r0, r4
 80046d4:	f001 f8ac 	bl	8005830 <prvTraceGetQueueType>
 80046d8:	f81a 7000 	ldrb.w	r7, [sl, r0]
 80046dc:	4620      	mov	r0, r4
 80046de:	f001 f8ce 	bl	800587e <prvTraceGetQueueNumberLow16>
 80046e2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80046e4:	b2c1      	uxtb	r1, r0
 80046e6:	3201      	adds	r2, #1
 80046e8:	b2d2      	uxtb	r2, r2
 80046ea:	4638      	mov	r0, r7
 80046ec:	f001 fa0c 	bl	8005b08 <prvTraceSetObjectState>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 80046f0:	f108 0301 	add.w	r3, r8, #1
 80046f4:	63a3      	str	r3, [r4, #56]	; 0x38
			if( cTxLock == queueUNLOCKED )
 80046f6:	1c6b      	adds	r3, r5, #1
 80046f8:	d115      	bne.n	8004726 <MyWrapper+0x13e>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80046fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80046fc:	b91b      	cbnz	r3, 8004706 <MyWrapper+0x11e>
			xReturn = pdPASS;
 80046fe:	2001      	movs	r0, #1
 8004700:	e00d      	b.n	800471e <MyWrapper+0x136>
			traceQUEUE_SEND_FROM_ISR( pxQueue );
 8004702:	2735      	movs	r7, #53	; 0x35
 8004704:	e7d8      	b.n	80046b8 <MyWrapper+0xd0>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004706:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800470a:	f000 febf 	bl	800548c <xTaskRemoveFromEventList>
 800470e:	2800      	cmp	r0, #0
 8004710:	d0f5      	beq.n	80046fe <MyWrapper+0x116>
							if( pxHigherPriorityTaskWoken != NULL )
 8004712:	f1b9 0f00 	cmp.w	r9, #0
 8004716:	d0f2      	beq.n	80046fe <MyWrapper+0x116>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004718:	2001      	movs	r0, #1
 800471a:	f8c9 0000 	str.w	r0, [r9]
	__asm volatile
 800471e:	f386 8811 	msr	BASEPRI, r6
}
 8004722:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004726:	3501      	adds	r5, #1
 8004728:	b26d      	sxtb	r5, r5
 800472a:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
 800472e:	e7e6      	b.n	80046fe <MyWrapper+0x116>
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 8004730:	255d      	movs	r5, #93	; 0x5d
 8004732:	e79e      	b.n	8004672 <MyWrapper+0x8a>
	__asm volatile
 8004734:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004738:	f383 8811 	msr	BASEPRI, r3
 800473c:	f3bf 8f6f 	isb	sy
 8004740:	f3bf 8f4f 	dsb	sy
 8004744:	e7fe      	b.n	8004744 <MyWrapper+0x15c>
 8004746:	bf00      	nop
 8004748:	20000030 	.word	0x20000030
 800474c:	20000028 	.word	0x20000028

08004750 <xQueueGiveFromISR>:
BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
 8004750:	2200      	movs	r2, #0
 8004752:	f7ff bf49 	b.w	80045e8 <MyWrapper>
	...

08004758 <xQueueGenericReceive>:
{
 8004758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800475c:	b085      	sub	sp, #20
 800475e:	468a      	mov	sl, r1
 8004760:	9201      	str	r2, [sp, #4]
 8004762:	461d      	mov	r5, r3
	configASSERT( pxQueue );
 8004764:	4604      	mov	r4, r0
 8004766:	b940      	cbnz	r0, 800477a <xQueueGenericReceive+0x22>
 8004768:	f04f 0350 	mov.w	r3, #80	; 0x50
 800476c:	f383 8811 	msr	BASEPRI, r3
 8004770:	f3bf 8f6f 	isb	sy
 8004774:	f3bf 8f4f 	dsb	sy
 8004778:	e7fe      	b.n	8004778 <xQueueGenericReceive+0x20>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800477a:	2900      	cmp	r1, #0
 800477c:	f040 81d0 	bne.w	8004b20 <xQueueGenericReceive+0x3c8>
 8004780:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8004782:	2b00      	cmp	r3, #0
 8004784:	f000 81cc 	beq.w	8004b20 <xQueueGenericReceive+0x3c8>
 8004788:	f04f 0350 	mov.w	r3, #80	; 0x50
 800478c:	f383 8811 	msr	BASEPRI, r3
 8004790:	f3bf 8f6f 	isb	sy
 8004794:	f3bf 8f4f 	dsb	sy
 8004798:	e7fe      	b.n	8004798 <xQueueGenericReceive+0x40>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800479a:	9e01      	ldr	r6, [sp, #4]
 800479c:	2e00      	cmp	r6, #0
 800479e:	f000 81c5 	beq.w	8004b2c <xQueueGenericReceive+0x3d4>
 80047a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047a6:	f383 8811 	msr	BASEPRI, r3
 80047aa:	f3bf 8f6f 	isb	sy
 80047ae:	f3bf 8f4f 	dsb	sy
 80047b2:	e7fe      	b.n	80047b2 <xQueueGenericReceive+0x5a>
					traceQUEUE_RECEIVE( pxQueue );
 80047b4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80047b6:	3a01      	subs	r2, #1
 80047b8:	b2d2      	uxtb	r2, r2
 80047ba:	e11a      	b.n	80049f2 <xQueueGenericReceive+0x29a>
					traceQUEUE_PEEK( pxQueue );
 80047bc:	f001 f884 	bl	80058c8 <prvTraceGetCurrentTaskHandle>
 80047c0:	f001 f83d 	bl	800583e <prvTraceGetTaskNumberHigh16>
 80047c4:	883b      	ldrh	r3, [r7, #0]
 80047c6:	4218      	tst	r0, r3
 80047c8:	d018      	beq.n	80047fc <xQueueGenericReceive+0xa4>
 80047ca:	4620      	mov	r0, r4
 80047cc:	f001 f85c 	bl	8005888 <prvTraceGetQueueNumberHigh16>
 80047d0:	883b      	ldrh	r3, [r7, #0]
 80047d2:	4218      	tst	r0, r3
 80047d4:	d012      	beq.n	80047fc <xQueueGenericReceive+0xa4>
 80047d6:	4620      	mov	r0, r4
 80047d8:	f001 f82a 	bl	8005830 <prvTraceGetQueueType>
 80047dc:	4fbd      	ldr	r7, [pc, #756]	; (8004ad4 <xQueueGenericReceive+0x37c>)
 80047de:	5c3d      	ldrb	r5, [r7, r0]
 80047e0:	4620      	mov	r0, r4
 80047e2:	f001 f825 	bl	8005830 <prvTraceGetQueueType>
 80047e6:	5c3f      	ldrb	r7, [r7, r0]
 80047e8:	4620      	mov	r0, r4
 80047ea:	f001 f848 	bl	800587e <prvTraceGetQueueNumberLow16>
 80047ee:	3578      	adds	r5, #120	; 0x78
 80047f0:	b2ed      	uxtb	r5, r5
 80047f2:	b2c2      	uxtb	r2, r0
 80047f4:	4639      	mov	r1, r7
 80047f6:	4628      	mov	r0, r5
 80047f8:	f001 fb32 	bl	8005e60 <prvTraceStoreKernelCall>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80047fc:	6a63      	ldr	r3, [r4, #36]	; 0x24
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 80047fe:	60e6      	str	r6, [r4, #12]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004800:	2b00      	cmp	r3, #0
 8004802:	f000 8111 	beq.w	8004a28 <xQueueGenericReceive+0x2d0>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004806:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800480a:	e102      	b.n	8004a12 <xQueueGenericReceive+0x2ba>
				if( xTicksToWait == ( TickType_t ) 0 )
 800480c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8004810:	f1b8 0f00 	cmp.w	r8, #0
 8004814:	d128      	bne.n	8004868 <xQueueGenericReceive+0x110>
					taskEXIT_CRITICAL();
 8004816:	f7ff fa87 	bl	8003d28 <vPortExitCritical>
 800481a:	4eaf      	ldr	r6, [pc, #700]	; (8004ad8 <xQueueGenericReceive+0x380>)
					traceQUEUE_RECEIVE_FAILED( pxQueue );
 800481c:	2d00      	cmp	r5, #0
 800481e:	f000 815f 	beq.w	8004ae0 <xQueueGenericReceive+0x388>
 8004822:	f001 f851 	bl	80058c8 <prvTraceGetCurrentTaskHandle>
 8004826:	f001 f80a 	bl	800583e <prvTraceGetTaskNumberHigh16>
 800482a:	8833      	ldrh	r3, [r6, #0]
 800482c:	4218      	tst	r0, r3
 800482e:	d101      	bne.n	8004834 <xQueueGenericReceive+0xdc>
					return errQUEUE_EMPTY;
 8004830:	2000      	movs	r0, #0
 8004832:	e0fc      	b.n	8004a2e <xQueueGenericReceive+0x2d6>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
 8004834:	4620      	mov	r0, r4
 8004836:	f001 f827 	bl	8005888 <prvTraceGetQueueNumberHigh16>
 800483a:	8833      	ldrh	r3, [r6, #0]
 800483c:	4218      	tst	r0, r3
 800483e:	d0f7      	beq.n	8004830 <xQueueGenericReceive+0xd8>
 8004840:	4620      	mov	r0, r4
 8004842:	f000 fff5 	bl	8005830 <prvTraceGetQueueType>
 8004846:	4ea3      	ldr	r6, [pc, #652]	; (8004ad4 <xQueueGenericReceive+0x37c>)
 8004848:	5c35      	ldrb	r5, [r6, r0]
 800484a:	4620      	mov	r0, r4
 800484c:	f000 fff0 	bl	8005830 <prvTraceGetQueueType>
 8004850:	5c36      	ldrb	r6, [r6, r0]
 8004852:	4620      	mov	r0, r4
 8004854:	f001 f813 	bl	800587e <prvTraceGetQueueNumberLow16>
 8004858:	3d21      	subs	r5, #33	; 0x21
 800485a:	b2ed      	uxtb	r5, r5
 800485c:	b2c2      	uxtb	r2, r0
 800485e:	4631      	mov	r1, r6
 8004860:	4628      	mov	r0, r5
				traceQUEUE_RECEIVE_FAILED( pxQueue );
 8004862:	f001 fafd 	bl	8005e60 <prvTraceStoreKernelCall>
 8004866:	e7e3      	b.n	8004830 <xQueueGenericReceive+0xd8>
				else if( xEntryTimeSet == pdFALSE )
 8004868:	b916      	cbnz	r6, 8004870 <xQueueGenericReceive+0x118>
					vTaskSetTimeOutState( &xTimeOut );
 800486a:	a802      	add	r0, sp, #8
 800486c:	f000 fe5e 	bl	800552c <vTaskSetTimeOutState>
		taskEXIT_CRITICAL();
 8004870:	f7ff fa5a 	bl	8003d28 <vPortExitCritical>
		vTaskSuspendAll();
 8004874:	f000 fbd8 	bl	8005028 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004878:	f7ff fa34 	bl	8003ce4 <vPortEnterCritical>
 800487c:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8004880:	2bff      	cmp	r3, #255	; 0xff
 8004882:	bf04      	itt	eq
 8004884:	2300      	moveq	r3, #0
 8004886:	f884 3044 	strbeq.w	r3, [r4, #68]	; 0x44
 800488a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800488e:	2bff      	cmp	r3, #255	; 0xff
 8004890:	bf04      	itt	eq
 8004892:	2300      	moveq	r3, #0
 8004894:	f884 3045 	strbeq.w	r3, [r4, #69]	; 0x45
 8004898:	f7ff fa46 	bl	8003d28 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800489c:	a901      	add	r1, sp, #4
 800489e:	a802      	add	r0, sp, #8
 80048a0:	f000 fe54 	bl	800554c <xTaskCheckForTimeOut>
 80048a4:	2800      	cmp	r0, #0
 80048a6:	f040 80e2 	bne.w	8004a6e <xQueueGenericReceive+0x316>
	taskENTER_CRITICAL();
 80048aa:	f7ff fa1b 	bl	8003ce4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80048ae:	6ba6      	ldr	r6, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
 80048b0:	f7ff fa3a 	bl	8003d28 <vPortExitCritical>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80048b4:	2e00      	cmp	r6, #0
 80048b6:	f040 80d4 	bne.w	8004a62 <xQueueGenericReceive+0x30a>
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
 80048ba:	2d00      	cmp	r5, #0
 80048bc:	f000 80ba 	beq.w	8004a34 <xQueueGenericReceive+0x2dc>
 80048c0:	f001 f802 	bl	80058c8 <prvTraceGetCurrentTaskHandle>
 80048c4:	f000 ffbb 	bl	800583e <prvTraceGetTaskNumberHigh16>
 80048c8:	f8b9 3000 	ldrh.w	r3, [r9]
 80048cc:	4218      	tst	r0, r3
 80048ce:	d019      	beq.n	8004904 <xQueueGenericReceive+0x1ac>
 80048d0:	4620      	mov	r0, r4
 80048d2:	f000 ffd9 	bl	8005888 <prvTraceGetQueueNumberHigh16>
 80048d6:	f8b9 3000 	ldrh.w	r3, [r9]
 80048da:	4218      	tst	r0, r3
 80048dc:	d012      	beq.n	8004904 <xQueueGenericReceive+0x1ac>
 80048de:	4620      	mov	r0, r4
 80048e0:	f000 ffa6 	bl	8005830 <prvTraceGetQueueType>
 80048e4:	5c3e      	ldrb	r6, [r7, r0]
 80048e6:	3e24      	subs	r6, #36	; 0x24
 80048e8:	4620      	mov	r0, r4
 80048ea:	f000 ffa1 	bl	8005830 <prvTraceGetQueueType>
 80048ee:	f817 8000 	ldrb.w	r8, [r7, r0]
 80048f2:	4620      	mov	r0, r4
 80048f4:	f000 ffc3 	bl	800587e <prvTraceGetQueueNumberLow16>
 80048f8:	b2f6      	uxtb	r6, r6
 80048fa:	b2c2      	uxtb	r2, r0
 80048fc:	4641      	mov	r1, r8
 80048fe:	4630      	mov	r0, r6
 8004900:	f001 faae 	bl	8005e60 <prvTraceStoreKernelCall>
 8004904:	4620      	mov	r0, r4
 8004906:	f000 ff93 	bl	8005830 <prvTraceGetQueueType>
 800490a:	5c3b      	ldrb	r3, [r7, r0]
 800490c:	2b02      	cmp	r3, #2
 800490e:	d00e      	beq.n	800492e <xQueueGenericReceive+0x1d6>
 8004910:	f000 ffda 	bl	80058c8 <prvTraceGetCurrentTaskHandle>
 8004914:	f000 ff93 	bl	800583e <prvTraceGetTaskNumberHigh16>
 8004918:	f8b9 3000 	ldrh.w	r3, [r9]
 800491c:	4218      	tst	r0, r3
 800491e:	d006      	beq.n	800492e <xQueueGenericReceive+0x1d6>
 8004920:	f000 ffd2 	bl	80058c8 <prvTraceGetCurrentTaskHandle>
 8004924:	f000 ff86 	bl	8005834 <prvTraceGetTaskNumberLow16>
 8004928:	b2c0      	uxtb	r0, r0
 800492a:	f001 f913 	bl	8005b54 <prvTraceSetTaskInstanceFinished>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800492e:	6823      	ldr	r3, [r4, #0]
 8004930:	b933      	cbnz	r3, 8004940 <xQueueGenericReceive+0x1e8>
						taskENTER_CRITICAL();
 8004932:	f7ff f9d7 	bl	8003ce4 <vPortEnterCritical>
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8004936:	6860      	ldr	r0, [r4, #4]
 8004938:	f000 fe64 	bl	8005604 <vTaskPriorityInherit>
						taskEXIT_CRITICAL();
 800493c:	f7ff f9f4 	bl	8003d28 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004940:	9901      	ldr	r1, [sp, #4]
 8004942:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8004946:	f000 fd87 	bl	8005458 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800494a:	4620      	mov	r0, r4
 800494c:	f7ff fb42 	bl	8003fd4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004950:	f000 fc32 	bl	80051b8 <xTaskResumeAll>
 8004954:	b938      	cbnz	r0, 8004966 <xQueueGenericReceive+0x20e>
					portYIELD_WITHIN_API();
 8004956:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800495a:	f8cb 3000 	str.w	r3, [fp]
 800495e:	f3bf 8f4f 	dsb	sy
 8004962:	f3bf 8f6f 	isb	sy
 8004966:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 8004968:	f7ff f9bc 	bl	8003ce4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800496c:	f8d4 8038 	ldr.w	r8, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004970:	f1b8 0f00 	cmp.w	r8, #0
 8004974:	f43f af4a 	beq.w	800480c <xQueueGenericReceive+0xb4>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004978:	4651      	mov	r1, sl
 800497a:	4620      	mov	r0, r4
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 800497c:	68e6      	ldr	r6, [r4, #12]
 800497e:	4f56      	ldr	r7, [pc, #344]	; (8004ad8 <xQueueGenericReceive+0x380>)
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004980:	f7ff fb14 	bl	8003fac <prvCopyDataFromQueue>
				if( xJustPeeking == pdFALSE )
 8004984:	2d00      	cmp	r5, #0
 8004986:	f47f af19 	bne.w	80047bc <xQueueGenericReceive+0x64>
					traceQUEUE_RECEIVE( pxQueue );
 800498a:	f000 ff9d 	bl	80058c8 <prvTraceGetCurrentTaskHandle>
 800498e:	f000 ff56 	bl	800583e <prvTraceGetTaskNumberHigh16>
 8004992:	883b      	ldrh	r3, [r7, #0]
 8004994:	4e4f      	ldr	r6, [pc, #316]	; (8004ad4 <xQueueGenericReceive+0x37c>)
 8004996:	4218      	tst	r0, r3
 8004998:	d017      	beq.n	80049ca <xQueueGenericReceive+0x272>
 800499a:	4620      	mov	r0, r4
 800499c:	f000 ff74 	bl	8005888 <prvTraceGetQueueNumberHigh16>
 80049a0:	883b      	ldrh	r3, [r7, #0]
 80049a2:	4218      	tst	r0, r3
 80049a4:	d011      	beq.n	80049ca <xQueueGenericReceive+0x272>
 80049a6:	4620      	mov	r0, r4
 80049a8:	f000 ff42 	bl	8005830 <prvTraceGetQueueType>
 80049ac:	5c35      	ldrb	r5, [r6, r0]
 80049ae:	4620      	mov	r0, r4
 80049b0:	f000 ff3e 	bl	8005830 <prvTraceGetQueueType>
 80049b4:	5c37      	ldrb	r7, [r6, r0]
 80049b6:	4620      	mov	r0, r4
 80049b8:	f000 ff61 	bl	800587e <prvTraceGetQueueNumberLow16>
 80049bc:	3528      	adds	r5, #40	; 0x28
 80049be:	b2ed      	uxtb	r5, r5
 80049c0:	b2c2      	uxtb	r2, r0
 80049c2:	4639      	mov	r1, r7
 80049c4:	4628      	mov	r0, r5
 80049c6:	f001 fa4b 	bl	8005e60 <prvTraceStoreKernelCall>
 80049ca:	4620      	mov	r0, r4
 80049cc:	f000 ff30 	bl	8005830 <prvTraceGetQueueType>
 80049d0:	5c35      	ldrb	r5, [r6, r0]
 80049d2:	4620      	mov	r0, r4
 80049d4:	f000 ff53 	bl	800587e <prvTraceGetQueueNumberLow16>
 80049d8:	b2c7      	uxtb	r7, r0
 80049da:	4620      	mov	r0, r4
 80049dc:	f000 ff28 	bl	8005830 <prvTraceGetQueueType>
 80049e0:	5c33      	ldrb	r3, [r6, r0]
 80049e2:	2b02      	cmp	r3, #2
 80049e4:	f47f aee6 	bne.w	80047b4 <xQueueGenericReceive+0x5c>
 80049e8:	f000 ff6e 	bl	80058c8 <prvTraceGetCurrentTaskHandle>
 80049ec:	f000 ff22 	bl	8005834 <prvTraceGetTaskNumberLow16>
 80049f0:	b2c2      	uxtb	r2, r0
 80049f2:	4639      	mov	r1, r7
 80049f4:	4628      	mov	r0, r5
 80049f6:	f001 f887 	bl	8005b08 <prvTraceSetObjectState>
					pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 80049fa:	f108 33ff 	add.w	r3, r8, #4294967295
 80049fe:	63a3      	str	r3, [r4, #56]	; 0x38
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004a00:	6823      	ldr	r3, [r4, #0]
 8004a02:	b913      	cbnz	r3, 8004a0a <xQueueGenericReceive+0x2b2>
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8004a04:	f000 ff08 	bl	8005818 <pvTaskIncrementMutexHeldCount>
 8004a08:	6060      	str	r0, [r4, #4]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004a0a:	6923      	ldr	r3, [r4, #16]
 8004a0c:	b163      	cbz	r3, 8004a28 <xQueueGenericReceive+0x2d0>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004a0e:	f104 0010 	add.w	r0, r4, #16
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004a12:	f000 fd3b 	bl	800548c <xTaskRemoveFromEventList>
 8004a16:	b138      	cbz	r0, 8004a28 <xQueueGenericReceive+0x2d0>
							queueYIELD_IF_USING_PREEMPTION();
 8004a18:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a1c:	4b2f      	ldr	r3, [pc, #188]	; (8004adc <xQueueGenericReceive+0x384>)
 8004a1e:	601a      	str	r2, [r3, #0]
 8004a20:	f3bf 8f4f 	dsb	sy
 8004a24:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8004a28:	f7ff f97e 	bl	8003d28 <vPortExitCritical>
				return pdPASS;
 8004a2c:	2001      	movs	r0, #1
}
 8004a2e:	b005      	add	sp, #20
 8004a30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
 8004a34:	f000 ff48 	bl	80058c8 <prvTraceGetCurrentTaskHandle>
 8004a38:	f000 ff01 	bl	800583e <prvTraceGetTaskNumberHigh16>
 8004a3c:	f8b9 3000 	ldrh.w	r3, [r9]
 8004a40:	4218      	tst	r0, r3
 8004a42:	f43f af5f 	beq.w	8004904 <xQueueGenericReceive+0x1ac>
 8004a46:	4620      	mov	r0, r4
 8004a48:	f000 ff1e 	bl	8005888 <prvTraceGetQueueNumberHigh16>
 8004a4c:	f8b9 3000 	ldrh.w	r3, [r9]
 8004a50:	4218      	tst	r0, r3
 8004a52:	f43f af57 	beq.w	8004904 <xQueueGenericReceive+0x1ac>
 8004a56:	4620      	mov	r0, r4
 8004a58:	f000 feea 	bl	8005830 <prvTraceGetQueueType>
 8004a5c:	5c3e      	ldrb	r6, [r7, r0]
 8004a5e:	3668      	adds	r6, #104	; 0x68
 8004a60:	e742      	b.n	80048e8 <xQueueGenericReceive+0x190>
				prvUnlockQueue( pxQueue );
 8004a62:	4620      	mov	r0, r4
 8004a64:	f7ff fab6 	bl	8003fd4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004a68:	f000 fba6 	bl	80051b8 <xTaskResumeAll>
 8004a6c:	e77b      	b.n	8004966 <xQueueGenericReceive+0x20e>
			prvUnlockQueue( pxQueue );
 8004a6e:	4620      	mov	r0, r4
 8004a70:	f7ff fab0 	bl	8003fd4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004a74:	f000 fba0 	bl	80051b8 <xTaskResumeAll>
	taskENTER_CRITICAL();
 8004a78:	f7ff f934 	bl	8003ce4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004a7c:	f8d4 8038 	ldr.w	r8, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
 8004a80:	f7ff f952 	bl	8003d28 <vPortExitCritical>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004a84:	f1b8 0f00 	cmp.w	r8, #0
 8004a88:	f47f af6d 	bne.w	8004966 <xQueueGenericReceive+0x20e>
 8004a8c:	4e12      	ldr	r6, [pc, #72]	; (8004ad8 <xQueueGenericReceive+0x380>)
				traceQUEUE_RECEIVE_FAILED( pxQueue );
 8004a8e:	b33d      	cbz	r5, 8004ae0 <xQueueGenericReceive+0x388>
 8004a90:	f000 ff1a 	bl	80058c8 <prvTraceGetCurrentTaskHandle>
 8004a94:	f000 fed3 	bl	800583e <prvTraceGetTaskNumberHigh16>
 8004a98:	8833      	ldrh	r3, [r6, #0]
 8004a9a:	4218      	tst	r0, r3
 8004a9c:	f43f aec8 	beq.w	8004830 <xQueueGenericReceive+0xd8>
 8004aa0:	4620      	mov	r0, r4
 8004aa2:	f000 fef1 	bl	8005888 <prvTraceGetQueueNumberHigh16>
 8004aa6:	8833      	ldrh	r3, [r6, #0]
 8004aa8:	4218      	tst	r0, r3
 8004aaa:	f43f aec1 	beq.w	8004830 <xQueueGenericReceive+0xd8>
 8004aae:	4620      	mov	r0, r4
 8004ab0:	f000 febe 	bl	8005830 <prvTraceGetQueueType>
 8004ab4:	4d07      	ldr	r5, [pc, #28]	; (8004ad4 <xQueueGenericReceive+0x37c>)
 8004ab6:	5c2e      	ldrb	r6, [r5, r0]
 8004ab8:	4620      	mov	r0, r4
 8004aba:	f000 feb9 	bl	8005830 <prvTraceGetQueueType>
 8004abe:	5c2d      	ldrb	r5, [r5, r0]
 8004ac0:	4620      	mov	r0, r4
 8004ac2:	f000 fedc 	bl	800587e <prvTraceGetQueueNumberLow16>
 8004ac6:	4629      	mov	r1, r5
 8004ac8:	3e21      	subs	r6, #33	; 0x21
 8004aca:	b2f6      	uxtb	r6, r6
 8004acc:	b2c2      	uxtb	r2, r0
 8004ace:	4630      	mov	r0, r6
 8004ad0:	e6c7      	b.n	8004862 <xQueueGenericReceive+0x10a>
 8004ad2:	bf00      	nop
 8004ad4:	20000028 	.word	0x20000028
 8004ad8:	20000030 	.word	0x20000030
 8004adc:	e000ed04 	.word	0xe000ed04
 8004ae0:	f000 fef2 	bl	80058c8 <prvTraceGetCurrentTaskHandle>
 8004ae4:	f000 feab 	bl	800583e <prvTraceGetTaskNumberHigh16>
 8004ae8:	8833      	ldrh	r3, [r6, #0]
 8004aea:	4218      	tst	r0, r3
 8004aec:	f43f aea0 	beq.w	8004830 <xQueueGenericReceive+0xd8>
 8004af0:	4620      	mov	r0, r4
 8004af2:	f000 fec9 	bl	8005888 <prvTraceGetQueueNumberHigh16>
 8004af6:	8833      	ldrh	r3, [r6, #0]
 8004af8:	4218      	tst	r0, r3
 8004afa:	f43f ae99 	beq.w	8004830 <xQueueGenericReceive+0xd8>
 8004afe:	4620      	mov	r0, r4
 8004b00:	f000 fe96 	bl	8005830 <prvTraceGetQueueType>
 8004b04:	4f0c      	ldr	r7, [pc, #48]	; (8004b38 <xQueueGenericReceive+0x3e0>)
 8004b06:	5c3e      	ldrb	r6, [r7, r0]
 8004b08:	4620      	mov	r0, r4
 8004b0a:	f000 fe91 	bl	8005830 <prvTraceGetQueueType>
 8004b0e:	5c3f      	ldrb	r7, [r7, r0]
 8004b10:	4620      	mov	r0, r4
 8004b12:	f000 feb4 	bl	800587e <prvTraceGetQueueNumberLow16>
 8004b16:	3650      	adds	r6, #80	; 0x50
 8004b18:	b2f6      	uxtb	r6, r6
 8004b1a:	b2c2      	uxtb	r2, r0
 8004b1c:	4639      	mov	r1, r7
 8004b1e:	e7d6      	b.n	8004ace <xQueueGenericReceive+0x376>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004b20:	f000 fd60 	bl	80055e4 <xTaskGetSchedulerState>
 8004b24:	2800      	cmp	r0, #0
 8004b26:	f43f ae38 	beq.w	800479a <xQueueGenericReceive+0x42>
 8004b2a:	2600      	movs	r6, #0
 8004b2c:	f8df 900c 	ldr.w	r9, [pc, #12]	; 8004b3c <xQueueGenericReceive+0x3e4>
 8004b30:	4f01      	ldr	r7, [pc, #4]	; (8004b38 <xQueueGenericReceive+0x3e0>)
					portYIELD_WITHIN_API();
 8004b32:	f8df b00c 	ldr.w	fp, [pc, #12]	; 8004b40 <xQueueGenericReceive+0x3e8>
 8004b36:	e717      	b.n	8004968 <xQueueGenericReceive+0x210>
 8004b38:	20000028 	.word	0x20000028
 8004b3c:	20000030 	.word	0x20000030
 8004b40:	e000ed04 	.word	0xe000ed04

08004b44 <xQueueReceiveFromISR>:
{
 8004b44:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b48:	468b      	mov	fp, r1
 8004b4a:	4692      	mov	sl, r2
	configASSERT( pxQueue );
 8004b4c:	4604      	mov	r4, r0
 8004b4e:	b940      	cbnz	r0, 8004b62 <xQueueReceiveFromISR+0x1e>
 8004b50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b54:	f383 8811 	msr	BASEPRI, r3
 8004b58:	f3bf 8f6f 	isb	sy
 8004b5c:	f3bf 8f4f 	dsb	sy
 8004b60:	e7fe      	b.n	8004b60 <xQueueReceiveFromISR+0x1c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004b62:	2900      	cmp	r1, #0
 8004b64:	d15f      	bne.n	8004c26 <xQueueReceiveFromISR+0xe2>
 8004b66:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d05c      	beq.n	8004c26 <xQueueReceiveFromISR+0xe2>
 8004b6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b70:	f383 8811 	msr	BASEPRI, r3
 8004b74:	f3bf 8f6f 	isb	sy
 8004b78:	f3bf 8f4f 	dsb	sy
 8004b7c:	e7fe      	b.n	8004b7c <xQueueReceiveFromISR+0x38>
			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );
 8004b7e:	4620      	mov	r0, r4
			const int8_t cRxLock = pxQueue->cRxLock;
 8004b80:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );
 8004b84:	f000 fe80 	bl	8005888 <prvTraceGetQueueNumberHigh16>
 8004b88:	f8b8 3000 	ldrh.w	r3, [r8]
			const int8_t cRxLock = pxQueue->cRxLock;
 8004b8c:	b26d      	sxtb	r5, r5
			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );
 8004b8e:	4218      	tst	r0, r3
 8004b90:	f8df 90f4 	ldr.w	r9, [pc, #244]	; 8004c88 <xQueueReceiveFromISR+0x144>
 8004b94:	d016      	beq.n	8004bc4 <xQueueReceiveFromISR+0x80>
 8004b96:	4620      	mov	r0, r4
 8004b98:	f000 fe4a 	bl	8005830 <prvTraceGetQueueType>
 8004b9c:	f819 8000 	ldrb.w	r8, [r9, r0]
 8004ba0:	4620      	mov	r0, r4
 8004ba2:	f000 fe45 	bl	8005830 <prvTraceGetQueueType>
 8004ba6:	f819 1000 	ldrb.w	r1, [r9, r0]
 8004baa:	4620      	mov	r0, r4
 8004bac:	9101      	str	r1, [sp, #4]
 8004bae:	f000 fe66 	bl	800587e <prvTraceGetQueueNumberLow16>
 8004bb2:	f108 0838 	add.w	r8, r8, #56	; 0x38
 8004bb6:	fa5f f888 	uxtb.w	r8, r8
 8004bba:	b2c2      	uxtb	r2, r0
 8004bbc:	9901      	ldr	r1, [sp, #4]
 8004bbe:	4640      	mov	r0, r8
 8004bc0:	f001 f94e 	bl	8005e60 <prvTraceStoreKernelCall>
 8004bc4:	4620      	mov	r0, r4
 8004bc6:	f000 fe33 	bl	8005830 <prvTraceGetQueueType>
 8004bca:	f819 8000 	ldrb.w	r8, [r9, r0]
 8004bce:	4620      	mov	r0, r4
 8004bd0:	f000 fe55 	bl	800587e <prvTraceGetQueueNumberLow16>
 8004bd4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004bd6:	b2c1      	uxtb	r1, r0
 8004bd8:	3a01      	subs	r2, #1
 8004bda:	b2d2      	uxtb	r2, r2
 8004bdc:	4640      	mov	r0, r8
 8004bde:	f000 ff93 	bl	8005b08 <prvTraceSetObjectState>
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004be2:	4659      	mov	r1, fp
 8004be4:	4620      	mov	r0, r4
 8004be6:	f7ff f9e1 	bl	8003fac <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 8004bea:	3f01      	subs	r7, #1
			if( cRxLock == queueUNLOCKED )
 8004bec:	1c6b      	adds	r3, r5, #1
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 8004bee:	63a7      	str	r7, [r4, #56]	; 0x38
			if( cRxLock == queueUNLOCKED )
 8004bf0:	d114      	bne.n	8004c1c <xQueueReceiveFromISR+0xd8>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004bf2:	6923      	ldr	r3, [r4, #16]
 8004bf4:	b90b      	cbnz	r3, 8004bfa <xQueueReceiveFromISR+0xb6>
			xReturn = pdPASS;
 8004bf6:	2001      	movs	r0, #1
 8004bf8:	e00b      	b.n	8004c12 <xQueueReceiveFromISR+0xce>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004bfa:	f104 0010 	add.w	r0, r4, #16
 8004bfe:	f000 fc45 	bl	800548c <xTaskRemoveFromEventList>
 8004c02:	2800      	cmp	r0, #0
 8004c04:	d0f7      	beq.n	8004bf6 <xQueueReceiveFromISR+0xb2>
						if( pxHigherPriorityTaskWoken != NULL )
 8004c06:	f1ba 0f00 	cmp.w	sl, #0
 8004c0a:	d0f4      	beq.n	8004bf6 <xQueueReceiveFromISR+0xb2>
							*pxHigherPriorityTaskWoken = pdTRUE;
 8004c0c:	2001      	movs	r0, #1
 8004c0e:	f8ca 0000 	str.w	r0, [sl]
	__asm volatile
 8004c12:	f386 8811 	msr	BASEPRI, r6
}
 8004c16:	b003      	add	sp, #12
 8004c18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8004c1c:	3501      	adds	r5, #1
 8004c1e:	b26d      	sxtb	r5, r5
 8004c20:	f884 5044 	strb.w	r5, [r4, #68]	; 0x44
 8004c24:	e7e7      	b.n	8004bf6 <xQueueReceiveFromISR+0xb2>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004c26:	f7ff f929 	bl	8003e7c <vPortValidateInterruptPriority>
	__asm volatile
 8004c2a:	f3ef 8611 	mrs	r6, BASEPRI
 8004c2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c32:	f383 8811 	msr	BASEPRI, r3
 8004c36:	f3bf 8f6f 	isb	sy
 8004c3a:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004c3e:	6ba7      	ldr	r7, [r4, #56]	; 0x38
 8004c40:	f8df 8048 	ldr.w	r8, [pc, #72]	; 8004c8c <xQueueReceiveFromISR+0x148>
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004c44:	2f00      	cmp	r7, #0
 8004c46:	d19a      	bne.n	8004b7e <xQueueReceiveFromISR+0x3a>
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
 8004c48:	4620      	mov	r0, r4
 8004c4a:	f000 fe1d 	bl	8005888 <prvTraceGetQueueNumberHigh16>
 8004c4e:	f8b8 3000 	ldrh.w	r3, [r8]
 8004c52:	4018      	ands	r0, r3
 8004c54:	d0dd      	beq.n	8004c12 <xQueueReceiveFromISR+0xce>
 8004c56:	4620      	mov	r0, r4
 8004c58:	f000 fdea 	bl	8005830 <prvTraceGetQueueType>
 8004c5c:	f8df 8028 	ldr.w	r8, [pc, #40]	; 8004c88 <xQueueReceiveFromISR+0x144>
 8004c60:	f818 5000 	ldrb.w	r5, [r8, r0]
 8004c64:	4620      	mov	r0, r4
 8004c66:	f000 fde3 	bl	8005830 <prvTraceGetQueueType>
 8004c6a:	f818 8000 	ldrb.w	r8, [r8, r0]
 8004c6e:	4620      	mov	r0, r4
 8004c70:	f000 fe05 	bl	800587e <prvTraceGetQueueNumberLow16>
 8004c74:	3560      	adds	r5, #96	; 0x60
 8004c76:	b2ed      	uxtb	r5, r5
 8004c78:	b2c2      	uxtb	r2, r0
 8004c7a:	4641      	mov	r1, r8
 8004c7c:	4628      	mov	r0, r5
 8004c7e:	f001 f8ef 	bl	8005e60 <prvTraceStoreKernelCall>
			xReturn = pdFAIL;
 8004c82:	4638      	mov	r0, r7
 8004c84:	e7c5      	b.n	8004c12 <xQueueReceiveFromISR+0xce>
 8004c86:	bf00      	nop
 8004c88:	20000028 	.word	0x20000028
 8004c8c:	20000030 	.word	0x20000030

08004c90 <uxQueueGetQueueNumber>:
	}
 8004c90:	6c80      	ldr	r0, [r0, #72]	; 0x48
 8004c92:	4770      	bx	lr

08004c94 <vQueueSetQueueNumber>:
		( ( Queue_t * ) xQueue )->uxQueueNumber = uxQueueNumber;
 8004c94:	6481      	str	r1, [r0, #72]	; 0x48
 8004c96:	4770      	bx	lr

08004c98 <ucQueueGetQueueType>:
	}
 8004c98:	f890 004c 	ldrb.w	r0, [r0, #76]	; 0x4c
 8004c9c:	4770      	bx	lr
	...

08004ca0 <prvIdleTask>:
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
			{
				taskYIELD();
 8004ca0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004ca4:	4905      	ldr	r1, [pc, #20]	; (8004cbc <prvIdleTask+0x1c>)
				taskYIELD();
 8004ca6:	4b06      	ldr	r3, [pc, #24]	; (8004cc0 <prvIdleTask+0x20>)
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004ca8:	6808      	ldr	r0, [r1, #0]
 8004caa:	2801      	cmp	r0, #1
 8004cac:	d9fd      	bls.n	8004caa <prvIdleTask+0xa>
				taskYIELD();
 8004cae:	601a      	str	r2, [r3, #0]
 8004cb0:	f3bf 8f4f 	dsb	sy
 8004cb4:	f3bf 8f6f 	isb	sy
 8004cb8:	e7f6      	b.n	8004ca8 <prvIdleTask+0x8>
 8004cba:	bf00      	nop
 8004cbc:	20002148 	.word	0x20002148
 8004cc0:	e000ed04 	.word	0xe000ed04

08004cc4 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004cc4:	4a06      	ldr	r2, [pc, #24]	; (8004ce0 <prvResetNextTaskUnblockTime+0x1c>)
 8004cc6:	6813      	ldr	r3, [r2, #0]
 8004cc8:	6819      	ldr	r1, [r3, #0]
 8004cca:	4b06      	ldr	r3, [pc, #24]	; (8004ce4 <prvResetNextTaskUnblockTime+0x20>)
 8004ccc:	b919      	cbnz	r1, 8004cd6 <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004cce:	f04f 32ff 	mov.w	r2, #4294967295
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004cd2:	601a      	str	r2, [r3, #0]
 8004cd4:	4770      	bx	lr
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004cd6:	6812      	ldr	r2, [r2, #0]
 8004cd8:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004cda:	68d2      	ldr	r2, [r2, #12]
 8004cdc:	6852      	ldr	r2, [r2, #4]
 8004cde:	e7f8      	b.n	8004cd2 <prvResetNextTaskUnblockTime+0xe>
 8004ce0:	20002140 	.word	0x20002140
 8004ce4:	20002214 	.word	0x20002214

08004ce8 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004ce8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004cea:	4b1b      	ldr	r3, [pc, #108]	; (8004d58 <prvAddCurrentTaskToDelayedList+0x70>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004cec:	4e1b      	ldr	r6, [pc, #108]	; (8004d5c <prvAddCurrentTaskToDelayedList+0x74>)
const TickType_t xConstTickCount = xTickCount;
 8004cee:	681d      	ldr	r5, [r3, #0]
{
 8004cf0:	4604      	mov	r4, r0
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004cf2:	6830      	ldr	r0, [r6, #0]
{
 8004cf4:	460f      	mov	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004cf6:	3004      	adds	r0, #4
 8004cf8:	f7fe ff97 	bl	8003c2a <uxListRemove>
 8004cfc:	4633      	mov	r3, r6
 8004cfe:	b940      	cbnz	r0, 8004d12 <prvAddCurrentTaskToDelayedList+0x2a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8004d00:	2001      	movs	r0, #1
 8004d02:	6831      	ldr	r1, [r6, #0]
 8004d04:	4e16      	ldr	r6, [pc, #88]	; (8004d60 <prvAddCurrentTaskToDelayedList+0x78>)
 8004d06:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 8004d08:	6832      	ldr	r2, [r6, #0]
 8004d0a:	4088      	lsls	r0, r1
 8004d0c:	ea22 0200 	bic.w	r2, r2, r0
 8004d10:	6032      	str	r2, [r6, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004d12:	1c62      	adds	r2, r4, #1
 8004d14:	d107      	bne.n	8004d26 <prvAddCurrentTaskToDelayedList+0x3e>
 8004d16:	b137      	cbz	r7, 8004d26 <prvAddCurrentTaskToDelayedList+0x3e>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004d18:	6819      	ldr	r1, [r3, #0]
 8004d1a:	4812      	ldr	r0, [pc, #72]	; (8004d64 <prvAddCurrentTaskToDelayedList+0x7c>)
 8004d1c:	3104      	adds	r1, #4

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004d1e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004d22:	f7fe bf5f 	b.w	8003be4 <vListInsertEnd>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004d26:	442c      	add	r4, r5
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004d28:	681a      	ldr	r2, [r3, #0]
			if( xTimeToWake < xConstTickCount )
 8004d2a:	42a5      	cmp	r5, r4
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004d2c:	6054      	str	r4, [r2, #4]
			if( xTimeToWake < xConstTickCount )
 8004d2e:	d907      	bls.n	8004d40 <prvAddCurrentTaskToDelayedList+0x58>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004d30:	4a0d      	ldr	r2, [pc, #52]	; (8004d68 <prvAddCurrentTaskToDelayedList+0x80>)
 8004d32:	6810      	ldr	r0, [r2, #0]
 8004d34:	6819      	ldr	r1, [r3, #0]
}
 8004d36:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004d3a:	3104      	adds	r1, #4
 8004d3c:	f7fe bf5e 	b.w	8003bfc <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004d40:	4a0a      	ldr	r2, [pc, #40]	; (8004d6c <prvAddCurrentTaskToDelayedList+0x84>)
 8004d42:	6810      	ldr	r0, [r2, #0]
 8004d44:	6819      	ldr	r1, [r3, #0]
 8004d46:	3104      	adds	r1, #4
 8004d48:	f7fe ff58 	bl	8003bfc <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004d4c:	4b08      	ldr	r3, [pc, #32]	; (8004d70 <prvAddCurrentTaskToDelayedList+0x88>)
 8004d4e:	681a      	ldr	r2, [r3, #0]
 8004d50:	4294      	cmp	r4, r2
					xNextTaskUnblockTime = xTimeToWake;
 8004d52:	bf38      	it	cc
 8004d54:	601c      	strcc	r4, [r3, #0]
 8004d56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004d58:	20002248 	.word	0x20002248
 8004d5c:	2000213c 	.word	0x2000213c
 8004d60:	200021e4 	.word	0x200021e4
 8004d64:	20002234 	.word	0x20002234
 8004d68:	20002144 	.word	0x20002144
 8004d6c:	20002140 	.word	0x20002140
 8004d70:	20002214 	.word	0x20002214

08004d74 <eTaskGetState.part.4>:
	__asm volatile
 8004d74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d78:	f383 8811 	msr	BASEPRI, r3
 8004d7c:	f3bf 8f6f 	isb	sy
 8004d80:	f3bf 8f4f 	dsb	sy
 8004d84:	e7fe      	b.n	8004d84 <eTaskGetState.part.4+0x10>
	...

08004d88 <xTaskCreate>:
	{
 8004d88:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004d8c:	ea4f 0b82 	mov.w	fp, r2, lsl #2
	{
 8004d90:	4681      	mov	r9, r0
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004d92:	4658      	mov	r0, fp
	{
 8004d94:	460d      	mov	r5, r1
 8004d96:	469a      	mov	sl, r3
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004d98:	f7ff f89e 	bl	8003ed8 <pvPortMalloc>
			if( pxStack != NULL )
 8004d9c:	4607      	mov	r7, r0
 8004d9e:	2800      	cmp	r0, #0
 8004da0:	f000 80d9 	beq.w	8004f56 <xTaskCreate+0x1ce>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8004da4:	205c      	movs	r0, #92	; 0x5c
 8004da6:	f7ff f897 	bl	8003ed8 <pvPortMalloc>
				if( pxNewTCB != NULL )
 8004daa:	4604      	mov	r4, r0
 8004dac:	2800      	cmp	r0, #0
 8004dae:	f000 80cf 	beq.w	8004f50 <xTaskCreate+0x1c8>
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004db2:	465a      	mov	r2, fp
					pxNewTCB->pxStack = pxStack;
 8004db4:	6307      	str	r7, [r0, #48]	; 0x30
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004db6:	21a5      	movs	r1, #165	; 0xa5
 8004db8:	4638      	mov	r0, r7
 8004dba:	f001 fe2c 	bl	8006a16 <memset>
 8004dbe:	f104 0234 	add.w	r2, r4, #52	; 0x34
 8004dc2:	4690      	mov	r8, r2
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8004dc4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004dc6:	f1ab 0b04 	sub.w	fp, fp, #4
 8004dca:	449b      	add	fp, r3
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8004dcc:	f02b 0b07 	bic.w	fp, fp, #7
 8004dd0:	1e6b      	subs	r3, r5, #1
 8004dd2:	350f      	adds	r5, #15
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004dd4:	7859      	ldrb	r1, [r3, #1]
 8004dd6:	f802 1b01 	strb.w	r1, [r2], #1
		if( pcName[ x ] == 0x00 )
 8004dda:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 8004dde:	b109      	cbz	r1, 8004de4 <xTaskCreate+0x5c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004de0:	42ab      	cmp	r3, r5
 8004de2:	d1f7      	bne.n	8004dd4 <xTaskCreate+0x4c>
 8004de4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004de6:	2600      	movs	r6, #0
 8004de8:	2d06      	cmp	r5, #6
 8004dea:	bf28      	it	cs
 8004dec:	2506      	movcs	r5, #6
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004dee:	1d27      	adds	r7, r4, #4
	pxNewTCB->uxPriority = uxPriority;
 8004df0:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8004df2:	64e5      	str	r5, [r4, #76]	; 0x4c
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004df4:	4638      	mov	r0, r7
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004df6:	f884 6043 	strb.w	r6, [r4, #67]	; 0x43
		pxNewTCB->uxMutexesHeld = 0;
 8004dfa:	6526      	str	r6, [r4, #80]	; 0x50
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004dfc:	f7fe feef 	bl	8003bde <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004e00:	f1c5 0507 	rsb	r5, r5, #7
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004e04:	f104 0018 	add.w	r0, r4, #24
 8004e08:	f7fe fee9 	bl	8003bde <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 8004e0c:	6566      	str	r6, [r4, #84]	; 0x54
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004e0e:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004e10:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004e12:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004e14:	f884 6058 	strb.w	r6, [r4, #88]	; 0x58
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004e18:	4652      	mov	r2, sl
 8004e1a:	4649      	mov	r1, r9
 8004e1c:	4658      	mov	r0, fp
 8004e1e:	f7fe ff3d 	bl	8003c9c <pxPortInitialiseStack>
	if( ( void * ) pxCreatedTask != NULL )
 8004e22:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004e24:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 8004e26:	b103      	cbz	r3, 8004e2a <xTaskCreate+0xa2>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004e28:	601c      	str	r4, [r3, #0]
	taskENTER_CRITICAL();
 8004e2a:	f7fe ff5b 	bl	8003ce4 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 8004e2e:	4b51      	ldr	r3, [pc, #324]	; (8004f74 <xTaskCreate+0x1ec>)
		if( pxCurrentTCB == NULL )
 8004e30:	4e51      	ldr	r6, [pc, #324]	; (8004f78 <xTaskCreate+0x1f0>)
		uxCurrentNumberOfTasks++;
 8004e32:	681a      	ldr	r2, [r3, #0]
 8004e34:	f8df 9170 	ldr.w	r9, [pc, #368]	; 8004fa8 <xTaskCreate+0x220>
 8004e38:	3201      	adds	r2, #1
 8004e3a:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8004e3c:	6835      	ldr	r5, [r6, #0]
 8004e3e:	2d00      	cmp	r5, #0
 8004e40:	f040 808c 	bne.w	8004f5c <xTaskCreate+0x1d4>
			pxCurrentTCB = pxNewTCB;
 8004e44:	6034      	str	r4, [r6, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	2b01      	cmp	r3, #1
 8004e4a:	d11a      	bne.n	8004e82 <xTaskCreate+0xfa>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004e4c:	eb09 0005 	add.w	r0, r9, r5
 8004e50:	3514      	adds	r5, #20
 8004e52:	f7fe feb9 	bl	8003bc8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004e56:	2d8c      	cmp	r5, #140	; 0x8c
 8004e58:	d1f8      	bne.n	8004e4c <xTaskCreate+0xc4>
	vListInitialise( &xDelayedTaskList1 );
 8004e5a:	f8df a150 	ldr.w	sl, [pc, #336]	; 8004fac <xTaskCreate+0x224>
	vListInitialise( &xDelayedTaskList2 );
 8004e5e:	4d47      	ldr	r5, [pc, #284]	; (8004f7c <xTaskCreate+0x1f4>)
	vListInitialise( &xDelayedTaskList1 );
 8004e60:	4650      	mov	r0, sl
 8004e62:	f7fe feb1 	bl	8003bc8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004e66:	4628      	mov	r0, r5
 8004e68:	f7fe feae 	bl	8003bc8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004e6c:	4844      	ldr	r0, [pc, #272]	; (8004f80 <xTaskCreate+0x1f8>)
 8004e6e:	f7fe feab 	bl	8003bc8 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 8004e72:	4844      	ldr	r0, [pc, #272]	; (8004f84 <xTaskCreate+0x1fc>)
 8004e74:	f7fe fea8 	bl	8003bc8 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 8004e78:	4b43      	ldr	r3, [pc, #268]	; (8004f88 <xTaskCreate+0x200>)
 8004e7a:	f8c3 a000 	str.w	sl, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004e7e:	4b43      	ldr	r3, [pc, #268]	; (8004f8c <xTaskCreate+0x204>)
 8004e80:	601d      	str	r5, [r3, #0]
		uxTaskNumber++;
 8004e82:	4a43      	ldr	r2, [pc, #268]	; (8004f90 <xTaskCreate+0x208>)
		traceTASK_CREATE( pxNewTCB );
 8004e84:	2003      	movs	r0, #3
		uxTaskNumber++;
 8004e86:	6813      	ldr	r3, [r2, #0]
		traceTASK_CREATE( pxNewTCB );
 8004e88:	4d42      	ldr	r5, [pc, #264]	; (8004f94 <xTaskCreate+0x20c>)
		uxTaskNumber++;
 8004e8a:	3301      	adds	r3, #1
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004e8c:	6463      	str	r3, [r4, #68]	; 0x44
		uxTaskNumber++;
 8004e8e:	6013      	str	r3, [r2, #0]
		traceTASK_CREATE( pxNewTCB );
 8004e90:	f000 fe7c 	bl	8005b8c <prvTraceGetObjectHandle>
 8004e94:	b281      	uxth	r1, r0
 8004e96:	4620      	mov	r0, r4
 8004e98:	f000 fcd6 	bl	8005848 <prvTraceSetTaskNumberLow16>
 8004e9c:	4b3e      	ldr	r3, [pc, #248]	; (8004f98 <xTaskCreate+0x210>)
 8004e9e:	4620      	mov	r0, r4
 8004ea0:	8819      	ldrh	r1, [r3, #0]
 8004ea2:	f000 fcdf 	bl	8005864 <prvTraceSetTaskNumberHigh16>
 8004ea6:	4620      	mov	r0, r4
 8004ea8:	f000 fcc4 	bl	8005834 <prvTraceGetTaskNumberLow16>
 8004eac:	4642      	mov	r2, r8
 8004eae:	b2c1      	uxtb	r1, r0
 8004eb0:	2003      	movs	r0, #3
 8004eb2:	f000 fec1 	bl	8005c38 <prvTraceSetObjectName>
 8004eb6:	4620      	mov	r0, r4
 8004eb8:	f000 fcbc 	bl	8005834 <prvTraceGetTaskNumberLow16>
 8004ebc:	f894 202c 	ldrb.w	r2, [r4, #44]	; 0x2c
 8004ec0:	b2c1      	uxtb	r1, r0
 8004ec2:	2003      	movs	r0, #3
 8004ec4:	f000 fdd4 	bl	8005a70 <prvTraceSetPriorityProperty>
 8004ec8:	f000 fcfe 	bl	80058c8 <prvTraceGetCurrentTaskHandle>
 8004ecc:	f000 fcb7 	bl	800583e <prvTraceGetTaskNumberHigh16>
 8004ed0:	882b      	ldrh	r3, [r5, #0]
 8004ed2:	4218      	tst	r0, r3
 8004ed4:	d00d      	beq.n	8004ef2 <xTaskCreate+0x16a>
 8004ed6:	4620      	mov	r0, r4
 8004ed8:	f000 fcb1 	bl	800583e <prvTraceGetTaskNumberHigh16>
 8004edc:	882b      	ldrh	r3, [r5, #0]
 8004ede:	4218      	tst	r0, r3
 8004ee0:	d007      	beq.n	8004ef2 <xTaskCreate+0x16a>
 8004ee2:	4620      	mov	r0, r4
 8004ee4:	f000 fca6 	bl	8005834 <prvTraceGetTaskNumberLow16>
 8004ee8:	2103      	movs	r1, #3
 8004eea:	b2c2      	uxtb	r2, r0
 8004eec:	201b      	movs	r0, #27
 8004eee:	f000 ffb7 	bl	8005e60 <prvTraceStoreKernelCall>
		prvAddTaskToReadyList( pxNewTCB );
 8004ef2:	4620      	mov	r0, r4
 8004ef4:	f000 fca3 	bl	800583e <prvTraceGetTaskNumberHigh16>
 8004ef8:	882b      	ldrh	r3, [r5, #0]
 8004efa:	4218      	tst	r0, r3
 8004efc:	d005      	beq.n	8004f0a <xTaskCreate+0x182>
 8004efe:	4620      	mov	r0, r4
 8004f00:	f000 fc98 	bl	8005834 <prvTraceGetTaskNumberLow16>
 8004f04:	b2c0      	uxtb	r0, r0
 8004f06:	f000 ff6f 	bl	8005de8 <prvTraceStoreTaskReady>
 8004f0a:	2501      	movs	r5, #1
 8004f0c:	4923      	ldr	r1, [pc, #140]	; (8004f9c <xTaskCreate+0x214>)
 8004f0e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8004f10:	6808      	ldr	r0, [r1, #0]
 8004f12:	fa05 f302 	lsl.w	r3, r5, r2
 8004f16:	4303      	orrs	r3, r0
 8004f18:	2014      	movs	r0, #20
 8004f1a:	600b      	str	r3, [r1, #0]
 8004f1c:	fb00 9002 	mla	r0, r0, r2, r9
 8004f20:	4639      	mov	r1, r7
 8004f22:	f7fe fe5f 	bl	8003be4 <vListInsertEnd>
	taskEXIT_CRITICAL();
 8004f26:	f7fe feff 	bl	8003d28 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8004f2a:	4b1d      	ldr	r3, [pc, #116]	; (8004fa0 <xTaskCreate+0x218>)
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	b163      	cbz	r3, 8004f4a <xTaskCreate+0x1c2>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004f30:	6833      	ldr	r3, [r6, #0]
 8004f32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f34:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004f36:	429a      	cmp	r2, r3
 8004f38:	d207      	bcs.n	8004f4a <xTaskCreate+0x1c2>
			taskYIELD_IF_USING_PREEMPTION();
 8004f3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004f3e:	4b19      	ldr	r3, [pc, #100]	; (8004fa4 <xTaskCreate+0x21c>)
 8004f40:	601a      	str	r2, [r3, #0]
 8004f42:	f3bf 8f4f 	dsb	sy
 8004f46:	f3bf 8f6f 	isb	sy
	}
 8004f4a:	4628      	mov	r0, r5
 8004f4c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					vPortFree( pxStack );
 8004f50:	4638      	mov	r0, r7
 8004f52:	f7fe ffed 	bl	8003f30 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004f56:	f04f 35ff 	mov.w	r5, #4294967295
 8004f5a:	e7f6      	b.n	8004f4a <xTaskCreate+0x1c2>
			if( xSchedulerRunning == pdFALSE )
 8004f5c:	4b10      	ldr	r3, [pc, #64]	; (8004fa0 <xTaskCreate+0x218>)
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d18e      	bne.n	8004e82 <xTaskCreate+0xfa>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004f64:	6833      	ldr	r3, [r6, #0]
 8004f66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f68:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004f6a:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
 8004f6c:	bf98      	it	ls
 8004f6e:	6034      	strls	r4, [r6, #0]
 8004f70:	e787      	b.n	8004e82 <xTaskCreate+0xfa>
 8004f72:	bf00      	nop
 8004f74:	200021d4 	.word	0x200021d4
 8004f78:	2000213c 	.word	0x2000213c
 8004f7c:	200021fc 	.word	0x200021fc
 8004f80:	2000221c 	.word	0x2000221c
 8004f84:	20002234 	.word	0x20002234
 8004f88:	20002140 	.word	0x20002140
 8004f8c:	20002144 	.word	0x20002144
 8004f90:	200021e0 	.word	0x200021e0
 8004f94:	20000030 	.word	0x20000030
 8004f98:	2000002e 	.word	0x2000002e
 8004f9c:	200021e4 	.word	0x200021e4
 8004fa0:	20002230 	.word	0x20002230
 8004fa4:	e000ed04 	.word	0xe000ed04
 8004fa8:	20002148 	.word	0x20002148
 8004fac:	200021e8 	.word	0x200021e8

08004fb0 <vTaskStartScheduler>:
{
 8004fb0:	b513      	push	{r0, r1, r4, lr}
		xReturn = xTaskCreate(	prvIdleTask,
 8004fb2:	2400      	movs	r4, #0
 8004fb4:	4b16      	ldr	r3, [pc, #88]	; (8005010 <vTaskStartScheduler+0x60>)
 8004fb6:	9400      	str	r4, [sp, #0]
 8004fb8:	9301      	str	r3, [sp, #4]
 8004fba:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004fbe:	4623      	mov	r3, r4
 8004fc0:	4914      	ldr	r1, [pc, #80]	; (8005014 <vTaskStartScheduler+0x64>)
 8004fc2:	4815      	ldr	r0, [pc, #84]	; (8005018 <vTaskStartScheduler+0x68>)
 8004fc4:	f7ff fee0 	bl	8004d88 <xTaskCreate>
	if( xReturn == pdPASS )
 8004fc8:	2801      	cmp	r0, #1
 8004fca:	d114      	bne.n	8004ff6 <vTaskStartScheduler+0x46>
 8004fcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fd0:	f383 8811 	msr	BASEPRI, r3
 8004fd4:	f3bf 8f6f 	isb	sy
 8004fd8:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 8004fdc:	f04f 32ff 	mov.w	r2, #4294967295
 8004fe0:	4b0e      	ldr	r3, [pc, #56]	; (800501c <vTaskStartScheduler+0x6c>)
 8004fe2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004fe4:	4b0e      	ldr	r3, [pc, #56]	; (8005020 <vTaskStartScheduler+0x70>)
 8004fe6:	6018      	str	r0, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8004fe8:	4b0e      	ldr	r3, [pc, #56]	; (8005024 <vTaskStartScheduler+0x74>)
 8004fea:	601c      	str	r4, [r3, #0]
}
 8004fec:	b002      	add	sp, #8
 8004fee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		if( xPortStartScheduler() != pdFALSE )
 8004ff2:	f7fe bef9 	b.w	8003de8 <xPortStartScheduler>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004ff6:	3001      	adds	r0, #1
 8004ff8:	d108      	bne.n	800500c <vTaskStartScheduler+0x5c>
 8004ffa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ffe:	f383 8811 	msr	BASEPRI, r3
 8005002:	f3bf 8f6f 	isb	sy
 8005006:	f3bf 8f4f 	dsb	sy
 800500a:	e7fe      	b.n	800500a <vTaskStartScheduler+0x5a>
}
 800500c:	b002      	add	sp, #8
 800500e:	bd10      	pop	{r4, pc}
 8005010:	20002210 	.word	0x20002210
 8005014:	08007908 	.word	0x08007908
 8005018:	08004ca1 	.word	0x08004ca1
 800501c:	20002214 	.word	0x20002214
 8005020:	20002230 	.word	0x20002230
 8005024:	20002248 	.word	0x20002248

08005028 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8005028:	4a02      	ldr	r2, [pc, #8]	; (8005034 <vTaskSuspendAll+0xc>)
 800502a:	6813      	ldr	r3, [r2, #0]
 800502c:	3301      	adds	r3, #1
 800502e:	6013      	str	r3, [r2, #0]
 8005030:	4770      	bx	lr
 8005032:	bf00      	nop
 8005034:	200021dc 	.word	0x200021dc

08005038 <xTaskGetTickCount>:
		xTicks = xTickCount;
 8005038:	4b01      	ldr	r3, [pc, #4]	; (8005040 <xTaskGetTickCount+0x8>)
 800503a:	6818      	ldr	r0, [r3, #0]
}
 800503c:	4770      	bx	lr
 800503e:	bf00      	nop
 8005040:	20002248 	.word	0x20002248

08005044 <xTaskGetTickCountFromISR>:
{
 8005044:	b508      	push	{r3, lr}
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005046:	f7fe ff19 	bl	8003e7c <vPortValidateInterruptPriority>
		xReturn = xTickCount;
 800504a:	4b01      	ldr	r3, [pc, #4]	; (8005050 <xTaskGetTickCountFromISR+0xc>)
 800504c:	6818      	ldr	r0, [r3, #0]
}
 800504e:	bd08      	pop	{r3, pc}
 8005050:	20002248 	.word	0x20002248

08005054 <xTaskIncrementTick>:
{
 8005054:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	traceTASK_INCREMENT_TICK( xTickCount );
 8005058:	4c4a      	ldr	r4, [pc, #296]	; (8005184 <xTaskIncrementTick+0x130>)
 800505a:	6823      	ldr	r3, [r4, #0]
 800505c:	2b01      	cmp	r3, #1
 800505e:	d002      	beq.n	8005066 <xTaskIncrementTick+0x12>
 8005060:	4b49      	ldr	r3, [pc, #292]	; (8005188 <xTaskIncrementTick+0x134>)
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	b933      	cbnz	r3, 8005074 <xTaskIncrementTick+0x20>
 8005066:	4a49      	ldr	r2, [pc, #292]	; (800518c <xTaskIncrementTick+0x138>)
 8005068:	2000      	movs	r0, #0
 800506a:	6813      	ldr	r3, [r2, #0]
 800506c:	3301      	adds	r3, #1
 800506e:	6013      	str	r3, [r2, #0]
 8005070:	f000 fe1a 	bl	8005ca8 <prvTracePortGetTimeStamp>
 8005074:	6823      	ldr	r3, [r4, #0]
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005076:	6823      	ldr	r3, [r4, #0]
 8005078:	2b00      	cmp	r3, #0
 800507a:	d160      	bne.n	800513e <xTaskIncrementTick+0xea>
		const TickType_t xConstTickCount = xTickCount + 1;
 800507c:	4b44      	ldr	r3, [pc, #272]	; (8005190 <xTaskIncrementTick+0x13c>)
 800507e:	681c      	ldr	r4, [r3, #0]
 8005080:	3401      	adds	r4, #1
		xTickCount = xConstTickCount;
 8005082:	601c      	str	r4, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U )
 8005084:	b9bc      	cbnz	r4, 80050b6 <xTaskIncrementTick+0x62>
			taskSWITCH_DELAYED_LISTS();
 8005086:	4b43      	ldr	r3, [pc, #268]	; (8005194 <xTaskIncrementTick+0x140>)
 8005088:	681a      	ldr	r2, [r3, #0]
 800508a:	6812      	ldr	r2, [r2, #0]
 800508c:	b142      	cbz	r2, 80050a0 <xTaskIncrementTick+0x4c>
 800508e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005092:	f383 8811 	msr	BASEPRI, r3
 8005096:	f3bf 8f6f 	isb	sy
 800509a:	f3bf 8f4f 	dsb	sy
 800509e:	e7fe      	b.n	800509e <xTaskIncrementTick+0x4a>
 80050a0:	4a3d      	ldr	r2, [pc, #244]	; (8005198 <xTaskIncrementTick+0x144>)
 80050a2:	6819      	ldr	r1, [r3, #0]
 80050a4:	6810      	ldr	r0, [r2, #0]
 80050a6:	6018      	str	r0, [r3, #0]
 80050a8:	6011      	str	r1, [r2, #0]
 80050aa:	4a3c      	ldr	r2, [pc, #240]	; (800519c <xTaskIncrementTick+0x148>)
 80050ac:	6813      	ldr	r3, [r2, #0]
 80050ae:	3301      	adds	r3, #1
 80050b0:	6013      	str	r3, [r2, #0]
 80050b2:	f7ff fe07 	bl	8004cc4 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 80050b6:	4d3a      	ldr	r5, [pc, #232]	; (80051a0 <xTaskIncrementTick+0x14c>)
 80050b8:	f04f 0b00 	mov.w	fp, #0
 80050bc:	682b      	ldr	r3, [r5, #0]
 80050be:	4f39      	ldr	r7, [pc, #228]	; (80051a4 <xTaskIncrementTick+0x150>)
 80050c0:	429c      	cmp	r4, r3
 80050c2:	d34b      	bcc.n	800515c <xTaskIncrementTick+0x108>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80050c4:	f8df 80cc 	ldr.w	r8, [pc, #204]	; 8005194 <xTaskIncrementTick+0x140>
					prvAddTaskToReadyList( pxTCB );
 80050c8:	f8df 90e8 	ldr.w	r9, [pc, #232]	; 80051b4 <xTaskIncrementTick+0x160>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80050cc:	f8d8 2000 	ldr.w	r2, [r8]
 80050d0:	6812      	ldr	r2, [r2, #0]
 80050d2:	2a00      	cmp	r2, #0
 80050d4:	d13a      	bne.n	800514c <xTaskIncrementTick+0xf8>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80050d6:	f04f 32ff 	mov.w	r2, #4294967295
 80050da:	602a      	str	r2, [r5, #0]
					break;
 80050dc:	e03e      	b.n	800515c <xTaskIncrementTick+0x108>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80050de:	f106 0a04 	add.w	sl, r6, #4
 80050e2:	4650      	mov	r0, sl
 80050e4:	f7fe fda1 	bl	8003c2a <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80050e8:	6ab1      	ldr	r1, [r6, #40]	; 0x28
 80050ea:	b119      	cbz	r1, 80050f4 <xTaskIncrementTick+0xa0>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80050ec:	f106 0018 	add.w	r0, r6, #24
 80050f0:	f7fe fd9b 	bl	8003c2a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80050f4:	4630      	mov	r0, r6
 80050f6:	f000 fba2 	bl	800583e <prvTraceGetTaskNumberHigh16>
 80050fa:	4b2b      	ldr	r3, [pc, #172]	; (80051a8 <xTaskIncrementTick+0x154>)
 80050fc:	8819      	ldrh	r1, [r3, #0]
 80050fe:	4208      	tst	r0, r1
 8005100:	d005      	beq.n	800510e <xTaskIncrementTick+0xba>
 8005102:	4630      	mov	r0, r6
 8005104:	f000 fb96 	bl	8005834 <prvTraceGetTaskNumberLow16>
 8005108:	b2c0      	uxtb	r0, r0
 800510a:	f000 fe6d 	bl	8005de8 <prvTraceStoreTaskReady>
 800510e:	2101      	movs	r1, #1
 8005110:	f04f 0e14 	mov.w	lr, #20
 8005114:	6af0      	ldr	r0, [r6, #44]	; 0x2c
 8005116:	f8d9 3000 	ldr.w	r3, [r9]
 800511a:	4081      	lsls	r1, r0
 800511c:	4319      	orrs	r1, r3
 800511e:	4b23      	ldr	r3, [pc, #140]	; (80051ac <xTaskIncrementTick+0x158>)
 8005120:	f8c9 1000 	str.w	r1, [r9]
 8005124:	fb0e 3000 	mla	r0, lr, r0, r3
 8005128:	4651      	mov	r1, sl
 800512a:	f7fe fd5b 	bl	8003be4 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800512e:	6838      	ldr	r0, [r7, #0]
 8005130:	6af1      	ldr	r1, [r6, #44]	; 0x2c
 8005132:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 8005134:	4291      	cmp	r1, r2
 8005136:	bf28      	it	cs
 8005138:	f04f 0b01 	movcs.w	fp, #1
 800513c:	e7c6      	b.n	80050cc <xTaskIncrementTick+0x78>
		++uxPendedTicks;
 800513e:	4a12      	ldr	r2, [pc, #72]	; (8005188 <xTaskIncrementTick+0x134>)
BaseType_t xSwitchRequired = pdFALSE;
 8005140:	f04f 0b00 	mov.w	fp, #0
		++uxPendedTicks;
 8005144:	6813      	ldr	r3, [r2, #0]
 8005146:	3301      	adds	r3, #1
 8005148:	6013      	str	r3, [r2, #0]
 800514a:	e011      	b.n	8005170 <xTaskIncrementTick+0x11c>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800514c:	f8d8 2000 	ldr.w	r2, [r8]
 8005150:	68d2      	ldr	r2, [r2, #12]
 8005152:	68d6      	ldr	r6, [r2, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005154:	6871      	ldr	r1, [r6, #4]
					if( xConstTickCount < xItemValue )
 8005156:	428c      	cmp	r4, r1
 8005158:	d2c1      	bcs.n	80050de <xTaskIncrementTick+0x8a>
						xNextTaskUnblockTime = xItemValue;
 800515a:	6029      	str	r1, [r5, #0]
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800515c:	683a      	ldr	r2, [r7, #0]
 800515e:	4b13      	ldr	r3, [pc, #76]	; (80051ac <xTaskIncrementTick+0x158>)
 8005160:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8005162:	2214      	movs	r2, #20
 8005164:	434a      	muls	r2, r1
 8005166:	589a      	ldr	r2, [r3, r2]
				xSwitchRequired = pdTRUE;
 8005168:	2a02      	cmp	r2, #2
 800516a:	bf28      	it	cs
 800516c:	f04f 0b01 	movcs.w	fp, #1
		if( xYieldPending != pdFALSE )
 8005170:	4a0f      	ldr	r2, [pc, #60]	; (80051b0 <xTaskIncrementTick+0x15c>)
 8005172:	6812      	ldr	r2, [r2, #0]
			xSwitchRequired = pdTRUE;
 8005174:	2a00      	cmp	r2, #0
 8005176:	bf18      	it	ne
 8005178:	f04f 0b01 	movne.w	fp, #1
}
 800517c:	4658      	mov	r0, fp
 800517e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005182:	bf00      	nop
 8005184:	200021dc 	.word	0x200021dc
 8005188:	200021d8 	.word	0x200021d8
 800518c:	2000230c 	.word	0x2000230c
 8005190:	20002248 	.word	0x20002248
 8005194:	20002140 	.word	0x20002140
 8005198:	20002144 	.word	0x20002144
 800519c:	20002218 	.word	0x20002218
 80051a0:	20002214 	.word	0x20002214
 80051a4:	2000213c 	.word	0x2000213c
 80051a8:	20000030 	.word	0x20000030
 80051ac:	20002148 	.word	0x20002148
 80051b0:	2000224c 	.word	0x2000224c
 80051b4:	200021e4 	.word	0x200021e4

080051b8 <xTaskResumeAll>:
{
 80051b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
 80051bc:	4c37      	ldr	r4, [pc, #220]	; (800529c <xTaskResumeAll+0xe4>)
 80051be:	6823      	ldr	r3, [r4, #0]
 80051c0:	b943      	cbnz	r3, 80051d4 <xTaskResumeAll+0x1c>
 80051c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051c6:	f383 8811 	msr	BASEPRI, r3
 80051ca:	f3bf 8f6f 	isb	sy
 80051ce:	f3bf 8f4f 	dsb	sy
 80051d2:	e7fe      	b.n	80051d2 <xTaskResumeAll+0x1a>
	taskENTER_CRITICAL();
 80051d4:	f7fe fd86 	bl	8003ce4 <vPortEnterCritical>
		--uxSchedulerSuspended;
 80051d8:	6823      	ldr	r3, [r4, #0]
 80051da:	3b01      	subs	r3, #1
 80051dc:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80051de:	6824      	ldr	r4, [r4, #0]
 80051e0:	b12c      	cbz	r4, 80051ee <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
 80051e2:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 80051e4:	f7fe fda0 	bl	8003d28 <vPortExitCritical>
}
 80051e8:	4620      	mov	r0, r4
 80051ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80051ee:	4b2c      	ldr	r3, [pc, #176]	; (80052a0 <xTaskResumeAll+0xe8>)
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d0f5      	beq.n	80051e2 <xTaskResumeAll+0x2a>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80051f6:	4d2b      	ldr	r5, [pc, #172]	; (80052a4 <xTaskResumeAll+0xec>)
					prvAddTaskToReadyList( pxTCB );
 80051f8:	f8df 90c4 	ldr.w	r9, [pc, #196]	; 80052c0 <xTaskResumeAll+0x108>
 80051fc:	4e2a      	ldr	r6, [pc, #168]	; (80052a8 <xTaskResumeAll+0xf0>)
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80051fe:	682b      	ldr	r3, [r5, #0]
 8005200:	b9e3      	cbnz	r3, 800523c <xTaskResumeAll+0x84>
				if( pxTCB != NULL )
 8005202:	b10c      	cbz	r4, 8005208 <xTaskResumeAll+0x50>
					prvResetNextTaskUnblockTime();
 8005204:	f7ff fd5e 	bl	8004cc4 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8005208:	4d28      	ldr	r5, [pc, #160]	; (80052ac <xTaskResumeAll+0xf4>)
 800520a:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800520c:	b144      	cbz	r4, 8005220 <xTaskResumeAll+0x68>
								xYieldPending = pdTRUE;
 800520e:	2701      	movs	r7, #1
 8005210:	4e27      	ldr	r6, [pc, #156]	; (80052b0 <xTaskResumeAll+0xf8>)
							if( xTaskIncrementTick() != pdFALSE )
 8005212:	f7ff ff1f 	bl	8005054 <xTaskIncrementTick>
 8005216:	b100      	cbz	r0, 800521a <xTaskResumeAll+0x62>
								xYieldPending = pdTRUE;
 8005218:	6037      	str	r7, [r6, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800521a:	3c01      	subs	r4, #1
 800521c:	d1f9      	bne.n	8005212 <xTaskResumeAll+0x5a>
						uxPendedTicks = 0;
 800521e:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 8005220:	4b23      	ldr	r3, [pc, #140]	; (80052b0 <xTaskResumeAll+0xf8>)
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	2b00      	cmp	r3, #0
 8005226:	d0dc      	beq.n	80051e2 <xTaskResumeAll+0x2a>
					taskYIELD_IF_USING_PREEMPTION();
 8005228:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800522c:	4b21      	ldr	r3, [pc, #132]	; (80052b4 <xTaskResumeAll+0xfc>)
 800522e:	601a      	str	r2, [r3, #0]
 8005230:	f3bf 8f4f 	dsb	sy
 8005234:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8005238:	2401      	movs	r4, #1
 800523a:	e7d3      	b.n	80051e4 <xTaskResumeAll+0x2c>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800523c:	68eb      	ldr	r3, [r5, #12]
 800523e:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005240:	f104 0018 	add.w	r0, r4, #24
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005244:	f104 0804 	add.w	r8, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005248:	f7fe fcef 	bl	8003c2a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800524c:	4640      	mov	r0, r8
 800524e:	f7fe fcec 	bl	8003c2a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005252:	4620      	mov	r0, r4
 8005254:	f000 faf3 	bl	800583e <prvTraceGetTaskNumberHigh16>
 8005258:	f8b9 3000 	ldrh.w	r3, [r9]
 800525c:	4218      	tst	r0, r3
 800525e:	d005      	beq.n	800526c <xTaskResumeAll+0xb4>
 8005260:	4620      	mov	r0, r4
 8005262:	f000 fae7 	bl	8005834 <prvTraceGetTaskNumberLow16>
 8005266:	b2c0      	uxtb	r0, r0
 8005268:	f000 fdbe 	bl	8005de8 <prvTraceStoreTaskReady>
 800526c:	2701      	movs	r7, #1
 800526e:	2014      	movs	r0, #20
 8005270:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8005272:	6831      	ldr	r1, [r6, #0]
 8005274:	fa07 f302 	lsl.w	r3, r7, r2
 8005278:	430b      	orrs	r3, r1
 800527a:	6033      	str	r3, [r6, #0]
 800527c:	4b0e      	ldr	r3, [pc, #56]	; (80052b8 <xTaskResumeAll+0x100>)
 800527e:	4641      	mov	r1, r8
 8005280:	fb00 3002 	mla	r0, r0, r2, r3
 8005284:	f7fe fcae 	bl	8003be4 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005288:	4b0c      	ldr	r3, [pc, #48]	; (80052bc <xTaskResumeAll+0x104>)
 800528a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005290:	429a      	cmp	r2, r3
						xYieldPending = pdTRUE;
 8005292:	bf24      	itt	cs
 8005294:	4b06      	ldrcs	r3, [pc, #24]	; (80052b0 <xTaskResumeAll+0xf8>)
 8005296:	601f      	strcs	r7, [r3, #0]
 8005298:	e7b1      	b.n	80051fe <xTaskResumeAll+0x46>
 800529a:	bf00      	nop
 800529c:	200021dc 	.word	0x200021dc
 80052a0:	200021d4 	.word	0x200021d4
 80052a4:	2000221c 	.word	0x2000221c
 80052a8:	200021e4 	.word	0x200021e4
 80052ac:	200021d8 	.word	0x200021d8
 80052b0:	2000224c 	.word	0x2000224c
 80052b4:	e000ed04 	.word	0xe000ed04
 80052b8:	20002148 	.word	0x20002148
 80052bc:	2000213c 	.word	0x2000213c
 80052c0:	20000030 	.word	0x20000030

080052c4 <vTaskDelayUntil>:
	{
 80052c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		configASSERT( pxPreviousWakeTime );
 80052c6:	b940      	cbnz	r0, 80052da <vTaskDelayUntil+0x16>
 80052c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052cc:	f383 8811 	msr	BASEPRI, r3
 80052d0:	f3bf 8f6f 	isb	sy
 80052d4:	f3bf 8f4f 	dsb	sy
 80052d8:	e7fe      	b.n	80052d8 <vTaskDelayUntil+0x14>
		configASSERT( ( xTimeIncrement > 0U ) );
 80052da:	b941      	cbnz	r1, 80052ee <vTaskDelayUntil+0x2a>
 80052dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052e0:	f383 8811 	msr	BASEPRI, r3
 80052e4:	f3bf 8f6f 	isb	sy
 80052e8:	f3bf 8f4f 	dsb	sy
 80052ec:	e7fe      	b.n	80052ec <vTaskDelayUntil+0x28>
		configASSERT( uxSchedulerSuspended == 0 );
 80052ee:	4b28      	ldr	r3, [pc, #160]	; (8005390 <vTaskDelayUntil+0xcc>)
 80052f0:	681d      	ldr	r5, [r3, #0]
 80052f2:	b145      	cbz	r5, 8005306 <vTaskDelayUntil+0x42>
 80052f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052f8:	f383 8811 	msr	BASEPRI, r3
 80052fc:	f3bf 8f6f 	isb	sy
 8005300:	f3bf 8f4f 	dsb	sy
 8005304:	e7fe      	b.n	8005304 <vTaskDelayUntil+0x40>
		vTaskSuspendAll();
 8005306:	f7ff fe8f 	bl	8005028 <vTaskSuspendAll>
			const TickType_t xConstTickCount = xTickCount;
 800530a:	4b22      	ldr	r3, [pc, #136]	; (8005394 <vTaskDelayUntil+0xd0>)
 800530c:	681e      	ldr	r6, [r3, #0]
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800530e:	6803      	ldr	r3, [r0, #0]
			if( xConstTickCount < *pxPreviousWakeTime )
 8005310:	429e      	cmp	r6, r3
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8005312:	eb01 0403 	add.w	r4, r1, r3
			if( xConstTickCount < *pxPreviousWakeTime )
 8005316:	d237      	bcs.n	8005388 <vTaskDelayUntil+0xc4>
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8005318:	42a3      	cmp	r3, r4
 800531a:	d903      	bls.n	8005324 <vTaskDelayUntil+0x60>
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800531c:	42a6      	cmp	r6, r4
 800531e:	bf2c      	ite	cs
 8005320:	2500      	movcs	r5, #0
 8005322:	2501      	movcc	r5, #1
			*pxPreviousWakeTime = xTimeToWake;
 8005324:	6004      	str	r4, [r0, #0]
			if( xShouldDelay != pdFALSE )
 8005326:	b31d      	cbz	r5, 8005370 <vTaskDelayUntil+0xac>
				traceTASK_DELAY_UNTIL( xTimeToWake );
 8005328:	4f1b      	ldr	r7, [pc, #108]	; (8005398 <vTaskDelayUntil+0xd4>)
 800532a:	4d1c      	ldr	r5, [pc, #112]	; (800539c <vTaskDelayUntil+0xd8>)
 800532c:	6838      	ldr	r0, [r7, #0]
 800532e:	f000 fa86 	bl	800583e <prvTraceGetTaskNumberHigh16>
 8005332:	882a      	ldrh	r2, [r5, #0]
 8005334:	4210      	tst	r0, r2
 8005336:	d009      	beq.n	800534c <vTaskDelayUntil+0x88>
 8005338:	4621      	mov	r1, r4
 800533a:	2088      	movs	r0, #136	; 0x88
 800533c:	f000 fe3e 	bl	8005fbc <prvTraceStoreKernelCallWithNumericParamOnly>
 8005340:	6838      	ldr	r0, [r7, #0]
 8005342:	f000 fa77 	bl	8005834 <prvTraceGetTaskNumberLow16>
 8005346:	b2c0      	uxtb	r0, r0
 8005348:	f000 fc04 	bl	8005b54 <prvTraceSetTaskInstanceFinished>
 800534c:	f000 fabc 	bl	80058c8 <prvTraceGetCurrentTaskHandle>
 8005350:	f000 fa75 	bl	800583e <prvTraceGetTaskNumberHigh16>
 8005354:	882b      	ldrh	r3, [r5, #0]
 8005356:	4218      	tst	r0, r3
 8005358:	d006      	beq.n	8005368 <vTaskDelayUntil+0xa4>
 800535a:	f000 fab5 	bl	80058c8 <prvTraceGetCurrentTaskHandle>
 800535e:	f000 fa69 	bl	8005834 <prvTraceGetTaskNumberLow16>
 8005362:	b2c0      	uxtb	r0, r0
 8005364:	f000 fbf6 	bl	8005b54 <prvTraceSetTaskInstanceFinished>
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8005368:	2100      	movs	r1, #0
 800536a:	1ba0      	subs	r0, r4, r6
 800536c:	f7ff fcbc 	bl	8004ce8 <prvAddCurrentTaskToDelayedList>
		xAlreadyYielded = xTaskResumeAll();
 8005370:	f7ff ff22 	bl	80051b8 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8005374:	b938      	cbnz	r0, 8005386 <vTaskDelayUntil+0xc2>
			portYIELD_WITHIN_API();
 8005376:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800537a:	4b09      	ldr	r3, [pc, #36]	; (80053a0 <vTaskDelayUntil+0xdc>)
 800537c:	601a      	str	r2, [r3, #0]
 800537e:	f3bf 8f4f 	dsb	sy
 8005382:	f3bf 8f6f 	isb	sy
 8005386:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8005388:	42a3      	cmp	r3, r4
 800538a:	d9c7      	bls.n	800531c <vTaskDelayUntil+0x58>
					xShouldDelay = pdTRUE;
 800538c:	2501      	movs	r5, #1
 800538e:	e7c9      	b.n	8005324 <vTaskDelayUntil+0x60>
 8005390:	200021dc 	.word	0x200021dc
 8005394:	20002248 	.word	0x20002248
 8005398:	2000213c 	.word	0x2000213c
 800539c:	20000030 	.word	0x20000030
 80053a0:	e000ed04 	.word	0xe000ed04

080053a4 <vTaskSwitchContext>:
{
 80053a4:	b538      	push	{r3, r4, r5, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80053a6:	4b26      	ldr	r3, [pc, #152]	; (8005440 <vTaskSwitchContext+0x9c>)
 80053a8:	681a      	ldr	r2, [r3, #0]
 80053aa:	4b26      	ldr	r3, [pc, #152]	; (8005444 <vTaskSwitchContext+0xa0>)
 80053ac:	b112      	cbz	r2, 80053b4 <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 80053ae:	2201      	movs	r2, #1
 80053b0:	601a      	str	r2, [r3, #0]
 80053b2:	bd38      	pop	{r3, r4, r5, pc}
		taskCHECK_FOR_STACK_OVERFLOW();
 80053b4:	4c24      	ldr	r4, [pc, #144]	; (8005448 <vTaskSwitchContext+0xa4>)
		xYieldPending = pdFALSE;
 80053b6:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 80053b8:	6822      	ldr	r2, [r4, #0]
 80053ba:	6823      	ldr	r3, [r4, #0]
 80053bc:	6812      	ldr	r2, [r2, #0]
 80053be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053c0:	429a      	cmp	r2, r3
 80053c2:	d804      	bhi.n	80053ce <vTaskSwitchContext+0x2a>
 80053c4:	6820      	ldr	r0, [r4, #0]
 80053c6:	6821      	ldr	r1, [r4, #0]
 80053c8:	3134      	adds	r1, #52	; 0x34
 80053ca:	f001 f82b 	bl	8006424 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80053ce:	4b1f      	ldr	r3, [pc, #124]	; (800544c <vTaskSwitchContext+0xa8>)
 80053d0:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 80053d2:	fab3 f383 	clz	r3, r3
 80053d6:	2214      	movs	r2, #20
 80053d8:	b2db      	uxtb	r3, r3
 80053da:	f1c3 031f 	rsb	r3, r3, #31
 80053de:	435a      	muls	r2, r3
 80053e0:	491b      	ldr	r1, [pc, #108]	; (8005450 <vTaskSwitchContext+0xac>)
 80053e2:	588d      	ldr	r5, [r1, r2]
 80053e4:	1888      	adds	r0, r1, r2
 80053e6:	b945      	cbnz	r5, 80053fa <vTaskSwitchContext+0x56>
	__asm volatile
 80053e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053ec:	f383 8811 	msr	BASEPRI, r3
 80053f0:	f3bf 8f6f 	isb	sy
 80053f4:	f3bf 8f4f 	dsb	sy
 80053f8:	e7fe      	b.n	80053f8 <vTaskSwitchContext+0x54>
 80053fa:	6845      	ldr	r5, [r0, #4]
 80053fc:	3208      	adds	r2, #8
 80053fe:	686d      	ldr	r5, [r5, #4]
 8005400:	440a      	add	r2, r1
 8005402:	4295      	cmp	r5, r2
 8005404:	bf08      	it	eq
 8005406:	686a      	ldreq	r2, [r5, #4]
 8005408:	6045      	str	r5, [r0, #4]
 800540a:	bf08      	it	eq
 800540c:	6042      	streq	r2, [r0, #4]
 800540e:	2214      	movs	r2, #20
 8005410:	fb02 1303 	mla	r3, r2, r3, r1
 8005414:	685b      	ldr	r3, [r3, #4]
 8005416:	68db      	ldr	r3, [r3, #12]
 8005418:	6023      	str	r3, [r4, #0]
		traceTASK_SWITCHED_IN();
 800541a:	f000 fa55 	bl	80058c8 <prvTraceGetCurrentTaskHandle>
 800541e:	f000 fa0e 	bl	800583e <prvTraceGetTaskNumberHigh16>
 8005422:	4b0c      	ldr	r3, [pc, #48]	; (8005454 <vTaskSwitchContext+0xb0>)
 8005424:	881b      	ldrh	r3, [r3, #0]
 8005426:	4218      	tst	r0, r3
 8005428:	d008      	beq.n	800543c <vTaskSwitchContext+0x98>
 800542a:	f000 fa4d 	bl	80058c8 <prvTraceGetCurrentTaskHandle>
 800542e:	f000 fa01 	bl	8005834 <prvTraceGetTaskNumberLow16>
}
 8005432:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		traceTASK_SWITCHED_IN();
 8005436:	b2c0      	uxtb	r0, r0
 8005438:	f000 be10 	b.w	800605c <prvTraceStoreTaskswitch>
 800543c:	bd38      	pop	{r3, r4, r5, pc}
 800543e:	bf00      	nop
 8005440:	200021dc 	.word	0x200021dc
 8005444:	2000224c 	.word	0x2000224c
 8005448:	2000213c 	.word	0x2000213c
 800544c:	200021e4 	.word	0x200021e4
 8005450:	20002148 	.word	0x20002148
 8005454:	20000030 	.word	0x20000030

08005458 <vTaskPlaceOnEventList>:
{
 8005458:	b510      	push	{r4, lr}
 800545a:	460c      	mov	r4, r1
	configASSERT( pxEventList );
 800545c:	b940      	cbnz	r0, 8005470 <vTaskPlaceOnEventList+0x18>
 800545e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005462:	f383 8811 	msr	BASEPRI, r3
 8005466:	f3bf 8f6f 	isb	sy
 800546a:	f3bf 8f4f 	dsb	sy
 800546e:	e7fe      	b.n	800546e <vTaskPlaceOnEventList+0x16>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005470:	4b05      	ldr	r3, [pc, #20]	; (8005488 <vTaskPlaceOnEventList+0x30>)
 8005472:	6819      	ldr	r1, [r3, #0]
 8005474:	3118      	adds	r1, #24
 8005476:	f7fe fbc1 	bl	8003bfc <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800547a:	4620      	mov	r0, r4
}
 800547c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005480:	2101      	movs	r1, #1
 8005482:	f7ff bc31 	b.w	8004ce8 <prvAddCurrentTaskToDelayedList>
 8005486:	bf00      	nop
 8005488:	2000213c 	.word	0x2000213c

0800548c <xTaskRemoveFromEventList>:
{
 800548c:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800548e:	68c3      	ldr	r3, [r0, #12]
 8005490:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 8005492:	b944      	cbnz	r4, 80054a6 <xTaskRemoveFromEventList+0x1a>
 8005494:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005498:	f383 8811 	msr	BASEPRI, r3
 800549c:	f3bf 8f6f 	isb	sy
 80054a0:	f3bf 8f4f 	dsb	sy
 80054a4:	e7fe      	b.n	80054a4 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80054a6:	f104 0518 	add.w	r5, r4, #24
 80054aa:	4628      	mov	r0, r5
 80054ac:	f7fe fbbd 	bl	8003c2a <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80054b0:	4b17      	ldr	r3, [pc, #92]	; (8005510 <xTaskRemoveFromEventList+0x84>)
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	bb4b      	cbnz	r3, 800550a <xTaskRemoveFromEventList+0x7e>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80054b6:	1d25      	adds	r5, r4, #4
 80054b8:	4628      	mov	r0, r5
 80054ba:	f7fe fbb6 	bl	8003c2a <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80054be:	4620      	mov	r0, r4
 80054c0:	f000 f9bd 	bl	800583e <prvTraceGetTaskNumberHigh16>
 80054c4:	4b13      	ldr	r3, [pc, #76]	; (8005514 <xTaskRemoveFromEventList+0x88>)
 80054c6:	881b      	ldrh	r3, [r3, #0]
 80054c8:	4218      	tst	r0, r3
 80054ca:	d005      	beq.n	80054d8 <xTaskRemoveFromEventList+0x4c>
 80054cc:	4620      	mov	r0, r4
 80054ce:	f000 f9b1 	bl	8005834 <prvTraceGetTaskNumberLow16>
 80054d2:	b2c0      	uxtb	r0, r0
 80054d4:	f000 fc88 	bl	8005de8 <prvTraceStoreTaskReady>
 80054d8:	2301      	movs	r3, #1
 80054da:	490f      	ldr	r1, [pc, #60]	; (8005518 <xTaskRemoveFromEventList+0x8c>)
 80054dc:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80054de:	6808      	ldr	r0, [r1, #0]
 80054e0:	4093      	lsls	r3, r2
 80054e2:	4303      	orrs	r3, r0
 80054e4:	2014      	movs	r0, #20
 80054e6:	600b      	str	r3, [r1, #0]
 80054e8:	4629      	mov	r1, r5
 80054ea:	4b0c      	ldr	r3, [pc, #48]	; (800551c <xTaskRemoveFromEventList+0x90>)
 80054ec:	fb00 3002 	mla	r0, r0, r2, r3
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80054f0:	f7fe fb78 	bl	8003be4 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80054f4:	4b0a      	ldr	r3, [pc, #40]	; (8005520 <xTaskRemoveFromEventList+0x94>)
 80054f6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054fc:	429a      	cmp	r2, r3
		xYieldPending = pdTRUE;
 80054fe:	bf85      	ittet	hi
 8005500:	2001      	movhi	r0, #1
 8005502:	4b08      	ldrhi	r3, [pc, #32]	; (8005524 <xTaskRemoveFromEventList+0x98>)
		xReturn = pdFALSE;
 8005504:	2000      	movls	r0, #0
		xYieldPending = pdTRUE;
 8005506:	6018      	strhi	r0, [r3, #0]
}
 8005508:	bd38      	pop	{r3, r4, r5, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800550a:	4629      	mov	r1, r5
 800550c:	4806      	ldr	r0, [pc, #24]	; (8005528 <xTaskRemoveFromEventList+0x9c>)
 800550e:	e7ef      	b.n	80054f0 <xTaskRemoveFromEventList+0x64>
 8005510:	200021dc 	.word	0x200021dc
 8005514:	20000030 	.word	0x20000030
 8005518:	200021e4 	.word	0x200021e4
 800551c:	20002148 	.word	0x20002148
 8005520:	2000213c 	.word	0x2000213c
 8005524:	2000224c 	.word	0x2000224c
 8005528:	2000221c 	.word	0x2000221c

0800552c <vTaskSetTimeOutState>:
{
 800552c:	b508      	push	{r3, lr}
	configASSERT( pxTimeOut );
 800552e:	b908      	cbnz	r0, 8005534 <vTaskSetTimeOutState+0x8>
 8005530:	f7ff fc20 	bl	8004d74 <eTaskGetState.part.4>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005534:	4b03      	ldr	r3, [pc, #12]	; (8005544 <vTaskSetTimeOutState+0x18>)
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800553a:	4b03      	ldr	r3, [pc, #12]	; (8005548 <vTaskSetTimeOutState+0x1c>)
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	6043      	str	r3, [r0, #4]
 8005540:	bd08      	pop	{r3, pc}
 8005542:	bf00      	nop
 8005544:	20002218 	.word	0x20002218
 8005548:	20002248 	.word	0x20002248

0800554c <xTaskCheckForTimeOut>:
{
 800554c:	b538      	push	{r3, r4, r5, lr}
 800554e:	460d      	mov	r5, r1
	configASSERT( pxTimeOut );
 8005550:	4604      	mov	r4, r0
 8005552:	b940      	cbnz	r0, 8005566 <xTaskCheckForTimeOut+0x1a>
 8005554:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005558:	f383 8811 	msr	BASEPRI, r3
 800555c:	f3bf 8f6f 	isb	sy
 8005560:	f3bf 8f4f 	dsb	sy
 8005564:	e7fe      	b.n	8005564 <xTaskCheckForTimeOut+0x18>
	configASSERT( pxTicksToWait );
 8005566:	b941      	cbnz	r1, 800557a <xTaskCheckForTimeOut+0x2e>
 8005568:	f04f 0350 	mov.w	r3, #80	; 0x50
 800556c:	f383 8811 	msr	BASEPRI, r3
 8005570:	f3bf 8f6f 	isb	sy
 8005574:	f3bf 8f4f 	dsb	sy
 8005578:	e7fe      	b.n	8005578 <xTaskCheckForTimeOut+0x2c>
	taskENTER_CRITICAL();
 800557a:	f7fe fbb3 	bl	8003ce4 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 800557e:	4b0e      	ldr	r3, [pc, #56]	; (80055b8 <xTaskCheckForTimeOut+0x6c>)
 8005580:	6819      	ldr	r1, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 8005582:	682b      	ldr	r3, [r5, #0]
 8005584:	1c5a      	adds	r2, r3, #1
 8005586:	d010      	beq.n	80055aa <xTaskCheckForTimeOut+0x5e>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005588:	4a0c      	ldr	r2, [pc, #48]	; (80055bc <xTaskCheckForTimeOut+0x70>)
 800558a:	6820      	ldr	r0, [r4, #0]
 800558c:	6812      	ldr	r2, [r2, #0]
 800558e:	4290      	cmp	r0, r2
 8005590:	6862      	ldr	r2, [r4, #4]
 8005592:	d001      	beq.n	8005598 <xTaskCheckForTimeOut+0x4c>
 8005594:	4291      	cmp	r1, r2
 8005596:	d20d      	bcs.n	80055b4 <xTaskCheckForTimeOut+0x68>
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005598:	1a88      	subs	r0, r1, r2
 800559a:	4283      	cmp	r3, r0
 800559c:	d90a      	bls.n	80055b4 <xTaskCheckForTimeOut+0x68>
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 800559e:	1a5b      	subs	r3, r3, r1
 80055a0:	4413      	add	r3, r2
 80055a2:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
 80055a4:	4620      	mov	r0, r4
 80055a6:	f7ff ffc1 	bl	800552c <vTaskSetTimeOutState>
				xReturn = pdFALSE;
 80055aa:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 80055ac:	f7fe fbbc 	bl	8003d28 <vPortExitCritical>
}
 80055b0:	4620      	mov	r0, r4
 80055b2:	bd38      	pop	{r3, r4, r5, pc}
			xReturn = pdTRUE;
 80055b4:	2401      	movs	r4, #1
 80055b6:	e7f9      	b.n	80055ac <xTaskCheckForTimeOut+0x60>
 80055b8:	20002248 	.word	0x20002248
 80055bc:	20002218 	.word	0x20002218

080055c0 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 80055c0:	2201      	movs	r2, #1
 80055c2:	4b01      	ldr	r3, [pc, #4]	; (80055c8 <vTaskMissedYield+0x8>)
 80055c4:	601a      	str	r2, [r3, #0]
 80055c6:	4770      	bx	lr
 80055c8:	2000224c 	.word	0x2000224c

080055cc <uxTaskGetTaskNumber>:
		if( xTask != NULL )
 80055cc:	b100      	cbz	r0, 80055d0 <uxTaskGetTaskNumber+0x4>
			uxReturn = pxTCB->uxTaskNumber;
 80055ce:	6c80      	ldr	r0, [r0, #72]	; 0x48
	}
 80055d0:	4770      	bx	lr

080055d2 <vTaskSetTaskNumber>:
		if( xTask != NULL )
 80055d2:	b100      	cbz	r0, 80055d6 <vTaskSetTaskNumber+0x4>
			pxTCB->uxTaskNumber = uxHandle;
 80055d4:	6481      	str	r1, [r0, #72]	; 0x48
 80055d6:	4770      	bx	lr

080055d8 <xTaskGetCurrentTaskHandle>:
		xReturn = pxCurrentTCB;
 80055d8:	4b01      	ldr	r3, [pc, #4]	; (80055e0 <xTaskGetCurrentTaskHandle+0x8>)
 80055da:	6818      	ldr	r0, [r3, #0]
	}
 80055dc:	4770      	bx	lr
 80055de:	bf00      	nop
 80055e0:	2000213c 	.word	0x2000213c

080055e4 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 80055e4:	4b05      	ldr	r3, [pc, #20]	; (80055fc <xTaskGetSchedulerState+0x18>)
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	b133      	cbz	r3, 80055f8 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80055ea:	4b05      	ldr	r3, [pc, #20]	; (8005600 <xTaskGetSchedulerState+0x1c>)
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	2b00      	cmp	r3, #0
				xReturn = taskSCHEDULER_SUSPENDED;
 80055f0:	bf0c      	ite	eq
 80055f2:	2002      	moveq	r0, #2
 80055f4:	2000      	movne	r0, #0
 80055f6:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 80055f8:	2001      	movs	r0, #1
	}
 80055fa:	4770      	bx	lr
 80055fc:	20002230 	.word	0x20002230
 8005600:	200021dc 	.word	0x200021dc

08005604 <vTaskPriorityInherit>:
	{
 8005604:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		if( pxMutexHolder != NULL )
 8005608:	4604      	mov	r4, r0
 800560a:	2800      	cmp	r0, #0
 800560c:	d074      	beq.n	80056f8 <vTaskPriorityInherit+0xf4>
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 800560e:	4d3b      	ldr	r5, [pc, #236]	; (80056fc <vTaskPriorityInherit+0xf8>)
 8005610:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8005612:	682a      	ldr	r2, [r5, #0]
 8005614:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005616:	4293      	cmp	r3, r2
 8005618:	d26e      	bcs.n	80056f8 <vTaskPriorityInherit+0xf4>
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800561a:	f04f 0a14 	mov.w	sl, #20
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800561e:	6982      	ldr	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8005620:	4e37      	ldr	r6, [pc, #220]	; (8005700 <vTaskPriorityInherit+0xfc>)
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005622:	2a00      	cmp	r2, #0
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005624:	bfa8      	it	ge
 8005626:	682a      	ldrge	r2, [r5, #0]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8005628:	fb0a 6303 	mla	r3, sl, r3, r6
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800562c:	bfa8      	it	ge
 800562e:	6ad2      	ldrge	r2, [r2, #44]	; 0x2c
 8005630:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8005704 <vTaskPriorityInherit+0x100>
 8005634:	bfa4      	itt	ge
 8005636:	f1c2 0207 	rsbge	r2, r2, #7
 800563a:	6182      	strge	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800563c:	6942      	ldr	r2, [r0, #20]
 800563e:	429a      	cmp	r2, r3
 8005640:	d156      	bne.n	80056f0 <vTaskPriorityInherit+0xec>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005642:	1d07      	adds	r7, r0, #4
 8005644:	4638      	mov	r0, r7
 8005646:	f7fe faf0 	bl	8003c2a <uxListRemove>
 800564a:	f8df 90bc 	ldr.w	r9, [pc, #188]	; 8005708 <vTaskPriorityInherit+0x104>
 800564e:	b968      	cbnz	r0, 800566c <vTaskPriorityInherit+0x68>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8005650:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8005652:	fb0a fa01 	mul.w	sl, sl, r1
 8005656:	f856 300a 	ldr.w	r3, [r6, sl]
 800565a:	b93b      	cbnz	r3, 800566c <vTaskPriorityInherit+0x68>
 800565c:	2201      	movs	r2, #1
 800565e:	f8d9 3000 	ldr.w	r3, [r9]
 8005662:	408a      	lsls	r2, r1
 8005664:	ea23 0302 	bic.w	r3, r3, r2
 8005668:	f8c9 3000 	str.w	r3, [r9]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 800566c:	682b      	ldr	r3, [r5, #0]
					prvAddTaskToReadyList( pxTCB );
 800566e:	4620      	mov	r0, r4
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005670:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005672:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 8005674:	f000 f8e3 	bl	800583e <prvTraceGetTaskNumberHigh16>
 8005678:	f8b8 3000 	ldrh.w	r3, [r8]
 800567c:	4218      	tst	r0, r3
 800567e:	d005      	beq.n	800568c <vTaskPriorityInherit+0x88>
 8005680:	4620      	mov	r0, r4
 8005682:	f000 f8d7 	bl	8005834 <prvTraceGetTaskNumberLow16>
 8005686:	b2c0      	uxtb	r0, r0
 8005688:	f000 fbae 	bl	8005de8 <prvTraceStoreTaskReady>
 800568c:	2301      	movs	r3, #1
 800568e:	2014      	movs	r0, #20
 8005690:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8005692:	f8d9 1000 	ldr.w	r1, [r9]
 8005696:	4093      	lsls	r3, r2
 8005698:	430b      	orrs	r3, r1
 800569a:	fb00 6002 	mla	r0, r0, r2, r6
 800569e:	4639      	mov	r1, r7
 80056a0:	f8c9 3000 	str.w	r3, [r9]
 80056a4:	f7fe fa9e 	bl	8003be4 <vListInsertEnd>
				traceTASK_PRIORITY_INHERIT( pxTCB, pxCurrentTCB->uxPriority );
 80056a8:	4620      	mov	r0, r4
 80056aa:	f000 f8c8 	bl	800583e <prvTraceGetTaskNumberHigh16>
 80056ae:	f8b8 3000 	ldrh.w	r3, [r8]
 80056b2:	4218      	tst	r0, r3
 80056b4:	d020      	beq.n	80056f8 <vTaskPriorityInherit+0xf4>
 80056b6:	4620      	mov	r0, r4
 80056b8:	f000 f8bc 	bl	8005834 <prvTraceGetTaskNumberLow16>
 80056bc:	4606      	mov	r6, r0
 80056be:	4620      	mov	r0, r4
 80056c0:	f000 f8b8 	bl	8005834 <prvTraceGetTaskNumberLow16>
 80056c4:	b2c1      	uxtb	r1, r0
 80056c6:	2003      	movs	r0, #3
 80056c8:	f000 f9f8 	bl	8005abc <prvTraceGetPriorityProperty>
 80056cc:	b2f2      	uxtb	r2, r6
 80056ce:	4603      	mov	r3, r0
 80056d0:	2103      	movs	r1, #3
 80056d2:	208e      	movs	r0, #142	; 0x8e
 80056d4:	f000 fc12 	bl	8005efc <prvTraceStoreKernelCallWithParam>
 80056d8:	4620      	mov	r0, r4
 80056da:	f000 f8ab 	bl	8005834 <prvTraceGetTaskNumberLow16>
 80056de:	682b      	ldr	r3, [r5, #0]
 80056e0:	b2c1      	uxtb	r1, r0
 80056e2:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 80056e6:	2003      	movs	r0, #3
	}
 80056e8:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
				traceTASK_PRIORITY_INHERIT( pxTCB, pxCurrentTCB->uxPriority );
 80056ec:	f000 b9c0 	b.w	8005a70 <prvTraceSetPriorityProperty>
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 80056f0:	682b      	ldr	r3, [r5, #0]
 80056f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056f4:	62c3      	str	r3, [r0, #44]	; 0x2c
 80056f6:	e7d7      	b.n	80056a8 <vTaskPriorityInherit+0xa4>
 80056f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80056fc:	2000213c 	.word	0x2000213c
 8005700:	20002148 	.word	0x20002148
 8005704:	20000030 	.word	0x20000030
 8005708:	200021e4 	.word	0x200021e4

0800570c <xTaskPriorityDisinherit>:
	{
 800570c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		if( pxMutexHolder != NULL )
 8005710:	4604      	mov	r4, r0
 8005712:	b910      	cbnz	r0, 800571a <xTaskPriorityDisinherit+0xe>
	BaseType_t xReturn = pdFALSE;
 8005714:	2000      	movs	r0, #0
 8005716:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			configASSERT( pxTCB == pxCurrentTCB );
 800571a:	4b3b      	ldr	r3, [pc, #236]	; (8005808 <xTaskPriorityDisinherit+0xfc>)
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	4298      	cmp	r0, r3
 8005720:	d008      	beq.n	8005734 <xTaskPriorityDisinherit+0x28>
 8005722:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005726:	f383 8811 	msr	BASEPRI, r3
 800572a:	f3bf 8f6f 	isb	sy
 800572e:	f3bf 8f4f 	dsb	sy
 8005732:	e7fe      	b.n	8005732 <xTaskPriorityDisinherit+0x26>
			configASSERT( pxTCB->uxMutexesHeld );
 8005734:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8005736:	b943      	cbnz	r3, 800574a <xTaskPriorityDisinherit+0x3e>
 8005738:	f04f 0350 	mov.w	r3, #80	; 0x50
 800573c:	f383 8811 	msr	BASEPRI, r3
 8005740:	f3bf 8f6f 	isb	sy
 8005744:	f3bf 8f4f 	dsb	sy
 8005748:	e7fe      	b.n	8005748 <xTaskPriorityDisinherit+0x3c>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800574a:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800574c:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
			( pxTCB->uxMutexesHeld )--;
 800574e:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005750:	4291      	cmp	r1, r2
			( pxTCB->uxMutexesHeld )--;
 8005752:	6503      	str	r3, [r0, #80]	; 0x50
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005754:	d0de      	beq.n	8005714 <xTaskPriorityDisinherit+0x8>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005756:	2b00      	cmp	r3, #0
 8005758:	d1dc      	bne.n	8005714 <xTaskPriorityDisinherit+0x8>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800575a:	f100 0804 	add.w	r8, r0, #4
 800575e:	4640      	mov	r0, r8
 8005760:	f7fe fa63 	bl	8003c2a <uxListRemove>
 8005764:	4f29      	ldr	r7, [pc, #164]	; (800580c <xTaskPriorityDisinherit+0x100>)
 8005766:	4d2a      	ldr	r5, [pc, #168]	; (8005810 <xTaskPriorityDisinherit+0x104>)
 8005768:	b950      	cbnz	r0, 8005780 <xTaskPriorityDisinherit+0x74>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800576a:	2114      	movs	r1, #20
 800576c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800576e:	4341      	muls	r1, r0
 8005770:	587b      	ldr	r3, [r7, r1]
 8005772:	b92b      	cbnz	r3, 8005780 <xTaskPriorityDisinherit+0x74>
 8005774:	2201      	movs	r2, #1
 8005776:	682b      	ldr	r3, [r5, #0]
 8005778:	4082      	lsls	r2, r0
 800577a:	ea23 0302 	bic.w	r3, r3, r2
 800577e:	602b      	str	r3, [r5, #0]
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 8005780:	4620      	mov	r0, r4
 8005782:	f000 f85c 	bl	800583e <prvTraceGetTaskNumberHigh16>
 8005786:	4e23      	ldr	r6, [pc, #140]	; (8005814 <xTaskPriorityDisinherit+0x108>)
 8005788:	8832      	ldrh	r2, [r6, #0]
 800578a:	4210      	tst	r0, r2
 800578c:	d01a      	beq.n	80057c4 <xTaskPriorityDisinherit+0xb8>
 800578e:	4620      	mov	r0, r4
 8005790:	f000 f850 	bl	8005834 <prvTraceGetTaskNumberLow16>
 8005794:	4681      	mov	r9, r0
 8005796:	4620      	mov	r0, r4
 8005798:	f000 f84c 	bl	8005834 <prvTraceGetTaskNumberLow16>
 800579c:	b2c1      	uxtb	r1, r0
 800579e:	2003      	movs	r0, #3
 80057a0:	f000 f98c 	bl	8005abc <prvTraceGetPriorityProperty>
 80057a4:	fa5f f289 	uxtb.w	r2, r9
 80057a8:	4603      	mov	r3, r0
 80057aa:	2103      	movs	r1, #3
 80057ac:	208f      	movs	r0, #143	; 0x8f
 80057ae:	f000 fba5 	bl	8005efc <prvTraceStoreKernelCallWithParam>
 80057b2:	4620      	mov	r0, r4
 80057b4:	f000 f83e 	bl	8005834 <prvTraceGetTaskNumberLow16>
 80057b8:	f894 204c 	ldrb.w	r2, [r4, #76]	; 0x4c
 80057bc:	b2c1      	uxtb	r1, r0
 80057be:	2003      	movs	r0, #3
 80057c0:	f000 f956 	bl	8005a70 <prvTraceSetPriorityProperty>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80057c4:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
					prvAddTaskToReadyList( pxTCB );
 80057c6:	4620      	mov	r0, r4
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80057c8:	62e3      	str	r3, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80057ca:	f1c3 0307 	rsb	r3, r3, #7
 80057ce:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 80057d0:	f000 f835 	bl	800583e <prvTraceGetTaskNumberHigh16>
 80057d4:	8833      	ldrh	r3, [r6, #0]
 80057d6:	4218      	tst	r0, r3
 80057d8:	d005      	beq.n	80057e6 <xTaskPriorityDisinherit+0xda>
 80057da:	4620      	mov	r0, r4
 80057dc:	f000 f82a 	bl	8005834 <prvTraceGetTaskNumberLow16>
 80057e0:	b2c0      	uxtb	r0, r0
 80057e2:	f000 fb01 	bl	8005de8 <prvTraceStoreTaskReady>
 80057e6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80057e8:	2401      	movs	r4, #1
 80057ea:	2014      	movs	r0, #20
 80057ec:	6829      	ldr	r1, [r5, #0]
 80057ee:	fa04 f302 	lsl.w	r3, r4, r2
 80057f2:	430b      	orrs	r3, r1
 80057f4:	fb00 7002 	mla	r0, r0, r2, r7
 80057f8:	4641      	mov	r1, r8
 80057fa:	602b      	str	r3, [r5, #0]
 80057fc:	f7fe f9f2 	bl	8003be4 <vListInsertEnd>
					xReturn = pdTRUE;
 8005800:	4620      	mov	r0, r4
	}
 8005802:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005806:	bf00      	nop
 8005808:	2000213c 	.word	0x2000213c
 800580c:	20002148 	.word	0x20002148
 8005810:	200021e4 	.word	0x200021e4
 8005814:	20000030 	.word	0x20000030

08005818 <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
 8005818:	4b04      	ldr	r3, [pc, #16]	; (800582c <pvTaskIncrementMutexHeldCount+0x14>)
 800581a:	681a      	ldr	r2, [r3, #0]
 800581c:	b11a      	cbz	r2, 8005826 <pvTaskIncrementMutexHeldCount+0xe>
			( pxCurrentTCB->uxMutexesHeld )++;
 800581e:	6819      	ldr	r1, [r3, #0]
 8005820:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8005822:	3201      	adds	r2, #1
 8005824:	650a      	str	r2, [r1, #80]	; 0x50
		return pxCurrentTCB;
 8005826:	6818      	ldr	r0, [r3, #0]
	}
 8005828:	4770      	bx	lr
 800582a:	bf00      	nop
 800582c:	2000213c 	.word	0x2000213c

08005830 <prvTraceGetQueueType>:
#endif /* (TRC_CFG_FREERTOS_VERSION < TRC_FREERTOS_VERSION_8_X) */

uint8_t prvTraceGetQueueType(void* handle)
{
	// This is either declared in header file in FreeRTOS 8 and later, or as extern above
	return ucQueueGetQueueType(handle);
 8005830:	f7ff ba32 	b.w	8004c98 <ucQueueGetQueueType>

08005834 <prvTraceGetTaskNumberLow16>:
}

/* Tasks */
uint16_t prvTraceGetTaskNumberLow16(void* handle)
{
 8005834:	b508      	push	{r3, lr}
	return TRACE_GET_LOW16(uxTaskGetTaskNumber(handle));
 8005836:	f7ff fec9 	bl	80055cc <uxTaskGetTaskNumber>
}
 800583a:	b280      	uxth	r0, r0
 800583c:	bd08      	pop	{r3, pc}

0800583e <prvTraceGetTaskNumberHigh16>:

uint16_t prvTraceGetTaskNumberHigh16(void* handle)
{
 800583e:	b508      	push	{r3, lr}
	return TRACE_GET_HIGH16(uxTaskGetTaskNumber(handle));
 8005840:	f7ff fec4 	bl	80055cc <uxTaskGetTaskNumber>
}
 8005844:	0c00      	lsrs	r0, r0, #16
 8005846:	bd08      	pop	{r3, pc}

08005848 <prvTraceSetTaskNumberLow16>:

void prvTraceSetTaskNumberLow16(void* handle, uint16_t value)
{
 8005848:	b538      	push	{r3, r4, r5, lr}
 800584a:	4604      	mov	r4, r0
 800584c:	460d      	mov	r5, r1
	vTaskSetTaskNumber(handle, TRACE_SET_LOW16(uxTaskGetTaskNumber(handle), value));
 800584e:	f7ff febd 	bl	80055cc <uxTaskGetTaskNumber>
 8005852:	0c00      	lsrs	r0, r0, #16
 8005854:	0400      	lsls	r0, r0, #16
 8005856:	ea40 0105 	orr.w	r1, r0, r5
 800585a:	4620      	mov	r0, r4
}
 800585c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	vTaskSetTaskNumber(handle, TRACE_SET_LOW16(uxTaskGetTaskNumber(handle), value));
 8005860:	f7ff beb7 	b.w	80055d2 <vTaskSetTaskNumber>

08005864 <prvTraceSetTaskNumberHigh16>:

void prvTraceSetTaskNumberHigh16(void* handle, uint16_t value)
{
 8005864:	b538      	push	{r3, r4, r5, lr}
 8005866:	4604      	mov	r4, r0
 8005868:	460d      	mov	r5, r1
	vTaskSetTaskNumber(handle, TRACE_SET_HIGH16(uxTaskGetTaskNumber(handle), value));
 800586a:	f7ff feaf 	bl	80055cc <uxTaskGetTaskNumber>
 800586e:	b280      	uxth	r0, r0
 8005870:	ea40 4105 	orr.w	r1, r0, r5, lsl #16
 8005874:	4620      	mov	r0, r4
}
 8005876:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	vTaskSetTaskNumber(handle, TRACE_SET_HIGH16(uxTaskGetTaskNumber(handle), value));
 800587a:	f7ff beaa 	b.w	80055d2 <vTaskSetTaskNumber>

0800587e <prvTraceGetQueueNumberLow16>:

uint16_t prvTraceGetQueueNumberLow16(void* handle)
{
 800587e:	b508      	push	{r3, lr}
	return (uint32_t)uxQueueGetQueueNumber(handle);
 8005880:	f7ff fa06 	bl	8004c90 <uxQueueGetQueueNumber>
	return TRACE_GET_LOW16(prvTraceGetQueueNumber(handle));
}
 8005884:	b280      	uxth	r0, r0
 8005886:	bd08      	pop	{r3, pc}

08005888 <prvTraceGetQueueNumberHigh16>:

uint16_t prvTraceGetQueueNumberHigh16(void* handle)
{
 8005888:	b508      	push	{r3, lr}
	return (uint32_t)uxQueueGetQueueNumber(handle);
 800588a:	f7ff fa01 	bl	8004c90 <uxQueueGetQueueNumber>
	return TRACE_GET_HIGH16(prvTraceGetQueueNumber(handle));
}
 800588e:	0c00      	lsrs	r0, r0, #16
 8005890:	bd08      	pop	{r3, pc}

08005892 <prvTraceSetQueueNumberLow16>:

void prvTraceSetQueueNumberLow16(void* handle, uint16_t value)
{
 8005892:	b538      	push	{r3, r4, r5, lr}
 8005894:	4604      	mov	r4, r0
 8005896:	460d      	mov	r5, r1
	return (uint32_t)uxQueueGetQueueNumber(handle);
 8005898:	f7ff f9fa 	bl	8004c90 <uxQueueGetQueueNumber>
	vQueueSetQueueNumber(handle, TRACE_SET_LOW16(prvTraceGetQueueNumber(handle), value));
 800589c:	0c00      	lsrs	r0, r0, #16
 800589e:	0400      	lsls	r0, r0, #16
 80058a0:	ea40 0105 	orr.w	r1, r0, r5
 80058a4:	4620      	mov	r0, r4
}
 80058a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	vQueueSetQueueNumber(handle, TRACE_SET_LOW16(prvTraceGetQueueNumber(handle), value));
 80058aa:	f7ff b9f3 	b.w	8004c94 <vQueueSetQueueNumber>

080058ae <prvTraceSetQueueNumberHigh16>:

void prvTraceSetQueueNumberHigh16(void* handle, uint16_t value)
{
 80058ae:	b538      	push	{r3, r4, r5, lr}
 80058b0:	4604      	mov	r4, r0
 80058b2:	460d      	mov	r5, r1
	return (uint32_t)uxQueueGetQueueNumber(handle);
 80058b4:	f7ff f9ec 	bl	8004c90 <uxQueueGetQueueNumber>
	vQueueSetQueueNumber(handle, TRACE_SET_HIGH16(prvTraceGetQueueNumber(handle), value));
 80058b8:	b280      	uxth	r0, r0
 80058ba:	ea40 4105 	orr.w	r1, r0, r5, lsl #16
 80058be:	4620      	mov	r0, r4
}
 80058c0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	vQueueSetQueueNumber(handle, TRACE_SET_HIGH16(prvTraceGetQueueNumber(handle), value));
 80058c4:	f7ff b9e6 	b.w	8004c94 <vQueueSetQueueNumber>

080058c8 <prvTraceGetCurrentTaskHandle>:

#endif /* (TRC_CFG_SCHEDULING_ONLY == 0) */

void* prvTraceGetCurrentTaskHandle()
{
	return xTaskGetCurrentTaskHandle();
 80058c8:	f7ff be86 	b.w	80055d8 <xTaskGetCurrentTaskHandle>

080058cc <pszTraceGetErrorNotEnoughHandles>:
	objectHandleStacks.highestIndexOfClass[8] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE) + (TRC_CFG_NMUTEX) + (TRC_CFG_NTASK) + (TRC_CFG_NISR) + (TRC_CFG_NTIMER) + (TRC_CFG_NEVENTGROUP) + (TRC_CFG_NSTREAMBUFFER) + (TRC_CFG_NMESSAGEBUFFER) - 1;
}

/* Returns the "Not enough handles" error message for this object class */
const char* pszTraceGetErrorNotEnoughHandles(traceObjectClass objectclass)
{
 80058cc:	2808      	cmp	r0, #8
 80058ce:	bf9a      	itte	ls
 80058d0:	4b02      	ldrls	r3, [pc, #8]	; (80058dc <pszTraceGetErrorNotEnoughHandles+0x10>)
 80058d2:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 80058d6:	4802      	ldrhi	r0, [pc, #8]	; (80058e0 <pszTraceGetErrorNotEnoughHandles+0x14>)
	case TRACE_CLASS_MESSAGEBUFFER:
		return "Not enough MESSAGEBUFFER handles - increase TRC_CFG_NMESSAGEBUFFER in trcSnapshotConfig.h";
	default:
		return "pszTraceGetErrorHandles: Invalid objectclass!";
	}
}
 80058d8:	4770      	bx	lr
 80058da:	bf00      	nop
 80058dc:	08007910 	.word	0x08007910
 80058e0:	08007934 	.word	0x08007934

080058e4 <prvStrncpy>:
 * prvStrncpy
 *
 * Private string copy function, to improve portability between compilers.
 ******************************************************************************/
static void prvStrncpy(char* dst, const char* src, uint32_t maxLength)
{
 80058e4:	b510      	push	{r4, lr}
 80058e6:	3801      	subs	r0, #1
 80058e8:	440a      	add	r2, r1
	uint32_t i;
	for (i = 0; i < maxLength; i++)
 80058ea:	4291      	cmp	r1, r2
 80058ec:	d007      	beq.n	80058fe <prvStrncpy+0x1a>
 80058ee:	460b      	mov	r3, r1
	{
		dst[i] = src[i];
 80058f0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80058f4:	f800 4f01 	strb.w	r4, [r0, #1]!
		if (src[i] == 0)
 80058f8:	781b      	ldrb	r3, [r3, #0]
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d1f5      	bne.n	80058ea <prvStrncpy+0x6>
 80058fe:	bd10      	pop	{r4, pc}

08005900 <prvTraceUpdateCounters>:
 *
 * Updates the index of the event buffer.
 ******************************************************************************/
void prvTraceUpdateCounters(void)
{	
	if (RecorderDataPtr->recorderActive == 0)
 8005900:	4b1f      	ldr	r3, [pc, #124]	; (8005980 <prvTraceUpdateCounters+0x80>)
{	
 8005902:	b410      	push	{r4}
	if (RecorderDataPtr->recorderActive == 0)
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005908:	2a00      	cmp	r2, #0
 800590a:	d036      	beq.n	800597a <prvTraceUpdateCounters+0x7a>
	{
		return;
	}
	
	RecorderDataPtr->numEvents++;
 800590c:	695a      	ldr	r2, [r3, #20]
 800590e:	3201      	adds	r2, #1
 8005910:	615a      	str	r2, [r3, #20]

	RecorderDataPtr->nextFreeIndex++;
 8005912:	69da      	ldr	r2, [r3, #28]
 8005914:	3201      	adds	r2, #1

	if (RecorderDataPtr->nextFreeIndex >= (TRC_CFG_EVENT_BUFFER_SIZE))
 8005916:	f5b2 7f7a 	cmp.w	r2, #1000	; 0x3e8
	RecorderDataPtr->nextFreeIndex++;
 800591a:	61da      	str	r2, [r3, #28]
	{
#if (TRC_CFG_SNAPSHOT_MODE == TRC_SNAPSHOT_MODE_RING_BUFFER)
		RecorderDataPtr->bufferIsFull = 1;
 800591c:	bf21      	itttt	cs
 800591e:	2201      	movcs	r2, #1
 8005920:	621a      	strcs	r2, [r3, #32]
		RecorderDataPtr->nextFreeIndex = 0;
 8005922:	2200      	movcs	r2, #0
 8005924:	61da      	strcs	r2, [r3, #28]
		e = RecorderDataPtr->nextFreeIndex + i;
 8005926:	69d9      	ldr	r1, [r3, #28]
		if ((RecorderDataPtr->eventData[e*4] > USER_EVENT) &&
 8005928:	0088      	lsls	r0, r1, #2
 800592a:	181a      	adds	r2, r3, r0
 800592c:	f892 2968 	ldrb.w	r2, [r2, #2408]	; 0x968
 8005930:	f102 0467 	add.w	r4, r2, #103	; 0x67
 8005934:	b2e4      	uxtb	r4, r4
 8005936:	2c0e      	cmp	r4, #14
 8005938:	d80e      	bhi.n	8005958 <prvTraceUpdateCounters+0x58>
			uint8_t nDataEvents = (uint8_t)(RecorderDataPtr->eventData[e*4] - USER_EVENT);
 800593a:	3268      	adds	r2, #104	; 0x68
 800593c:	b2d2      	uxtb	r2, r2
			if ((e + nDataEvents) < RecorderDataPtr->maxEvents)
 800593e:	699c      	ldr	r4, [r3, #24]
 8005940:	4411      	add	r1, r2
 8005942:	42a1      	cmp	r1, r4
 8005944:	d219      	bcs.n	800597a <prvTraceUpdateCounters+0x7a>
				(void)memset(& RecorderDataPtr->eventData[e*4], 0, (size_t) (4 + 4 * nDataEvents));
 8005946:	3201      	adds	r2, #1
 8005948:	f600 1068 	addw	r0, r0, #2408	; 0x968
 800594c:	0092      	lsls	r2, r2, #2
 800594e:	2100      	movs	r1, #0
 8005950:	4418      	add	r0, r3
	}

#if (TRC_CFG_SNAPSHOT_MODE == TRC_SNAPSHOT_MODE_RING_BUFFER)
	prvCheckDataToBeOverwrittenForMultiEntryEvents(1);
#endif
}
 8005952:	bc10      	pop	{r4}
				(void)memset(& RecorderDataPtr->eventData[e*4], 0, (size_t) (4 + 4 * nDataEvents));
 8005954:	f001 b85f 	b.w	8006a16 <memset>
		else if (RecorderDataPtr->eventData[e*4] == DIV_XPS)
 8005958:	2a01      	cmp	r2, #1
 800595a:	d10e      	bne.n	800597a <prvTraceUpdateCounters+0x7a>
			if ((e + 1) < RecorderDataPtr->maxEvents)
 800595c:	699a      	ldr	r2, [r3, #24]
 800595e:	3101      	adds	r1, #1
 8005960:	4291      	cmp	r1, r2
 8005962:	f04f 0200 	mov.w	r2, #0
 8005966:	f600 1068 	addw	r0, r0, #2408	; 0x968
				(void)memset(& RecorderDataPtr->eventData[e*4], 0, 4 + 4);
 800596a:	bf3b      	ittet	cc
 800596c:	1819      	addcc	r1, r3, r0
 800596e:	501a      	strcc	r2, [r3, r0]
				(void)memset(& RecorderDataPtr->eventData[0], 0, 4);
 8005970:	f8c3 2968 	strcs.w	r2, [r3, #2408]	; 0x968
				(void)memset(& RecorderDataPtr->eventData[e*4], 0, 4 + 4);
 8005974:	604a      	strcc	r2, [r1, #4]
				(void)memset(& RecorderDataPtr->eventData[e*4], 0, 4);
 8005976:	bf28      	it	cs
 8005978:	501a      	strcs	r2, [r3, r0]
}
 800597a:	bc10      	pop	{r4}
 800597c:	4770      	bx	lr
 800597e:	bf00      	nop
 8005980:	20002250 	.word	0x20002250

08005984 <vTraceStop>:
	if (RecorderDataPtr != NULL)
 8005984:	4b04      	ldr	r3, [pc, #16]	; (8005998 <vTraceStop+0x14>)
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	b10b      	cbz	r3, 800598e <vTraceStop+0xa>
		RecorderDataPtr->recorderActive = 0;
 800598a:	2200      	movs	r2, #0
 800598c:	631a      	str	r2, [r3, #48]	; 0x30
	if (vTraceStopHookPtr != (TRACE_STOP_HOOK)0)
 800598e:	4b03      	ldr	r3, [pc, #12]	; (800599c <vTraceStop+0x18>)
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	b103      	cbz	r3, 8005996 <vTraceStop+0x12>
		(*vTraceStopHookPtr)();			/* An application call-back function. */
 8005994:	4718      	bx	r3
 8005996:	4770      	bx	lr
 8005998:	20002250 	.word	0x20002250
 800599c:	20002310 	.word	0x20002310

080059a0 <prvTraceError>:
{
 80059a0:	b538      	push	{r3, r4, r5, lr}
	if (RecorderDataPtr != NULL)
 80059a2:	4c0b      	ldr	r4, [pc, #44]	; (80059d0 <prvTraceError+0x30>)
{
 80059a4:	4605      	mov	r5, r0
	if (RecorderDataPtr != NULL)
 80059a6:	6823      	ldr	r3, [r4, #0]
 80059a8:	b10b      	cbz	r3, 80059ae <prvTraceError+0xe>
		vTraceStop();
 80059aa:	f7ff ffeb 	bl	8005984 <vTraceStop>
	if (traceErrorMessage == NULL)
 80059ae:	4b09      	ldr	r3, [pc, #36]	; (80059d4 <prvTraceError+0x34>)
 80059b0:	681a      	ldr	r2, [r3, #0]
 80059b2:	b962      	cbnz	r2, 80059ce <prvTraceError+0x2e>
		if (RecorderDataPtr != NULL)
 80059b4:	6820      	ldr	r0, [r4, #0]
		traceErrorMessage = (char*)(intptr_t) msg;
 80059b6:	601d      	str	r5, [r3, #0]
		if (RecorderDataPtr != NULL)
 80059b8:	b148      	cbz	r0, 80059ce <prvTraceError+0x2e>
			prvStrncpy(RecorderDataPtr->systemInfo, traceErrorMessage, 80);
 80059ba:	2250      	movs	r2, #80	; 0x50
 80059bc:	4629      	mov	r1, r5
 80059be:	f600 1014 	addw	r0, r0, #2324	; 0x914
 80059c2:	f7ff ff8f 	bl	80058e4 <prvStrncpy>
			RecorderDataPtr->internalErrorOccured = 1;
 80059c6:	2201      	movs	r2, #1
 80059c8:	6823      	ldr	r3, [r4, #0]
 80059ca:	f8c3 290c 	str.w	r2, [r3, #2316]	; 0x90c
 80059ce:	bd38      	pop	{r3, r4, r5, pc}
 80059d0:	20002250 	.word	0x20002250
 80059d4:	20002304 	.word	0x20002304

080059d8 <prvTraceNextFreeEventBufferSlot>:
{
 80059d8:	b508      	push	{r3, lr}
	if (! RecorderDataPtr->recorderActive)
 80059da:	4b09      	ldr	r3, [pc, #36]	; (8005a00 <prvTraceNextFreeEventBufferSlot+0x28>)
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80059e0:	b160      	cbz	r0, 80059fc <prvTraceNextFreeEventBufferSlot+0x24>
	if (RecorderDataPtr->nextFreeIndex >= (TRC_CFG_EVENT_BUFFER_SIZE))
 80059e2:	69d8      	ldr	r0, [r3, #28]
 80059e4:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80059e8:	d304      	bcc.n	80059f4 <prvTraceNextFreeEventBufferSlot+0x1c>
		prvTraceError("Attempt to index outside event buffer!");
 80059ea:	4806      	ldr	r0, [pc, #24]	; (8005a04 <prvTraceNextFreeEventBufferSlot+0x2c>)
 80059ec:	f7ff ffd8 	bl	80059a0 <prvTraceError>
		return NULL;
 80059f0:	2000      	movs	r0, #0
 80059f2:	bd08      	pop	{r3, pc}
	return (void*)(&RecorderDataPtr->eventData[RecorderDataPtr->nextFreeIndex*4]);
 80059f4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80059f8:	f600 1068 	addw	r0, r0, #2408	; 0x968
}
 80059fc:	bd08      	pop	{r3, pc}
 80059fe:	bf00      	nop
 8005a00:	20002250 	.word	0x20002250
 8005a04:	08007d97 	.word	0x08007d97

08005a08 <uiIndexOfObject>:
	TRACE_ASSERT(objectclass < TRACE_NCLASSES, 
 8005a08:	2908      	cmp	r1, #8
{
 8005a0a:	b510      	push	{r4, lr}
	TRACE_ASSERT(objectclass < TRACE_NCLASSES, 
 8005a0c:	d904      	bls.n	8005a18 <uiIndexOfObject+0x10>
 8005a0e:	480d      	ldr	r0, [pc, #52]	; (8005a44 <uiIndexOfObject+0x3c>)
	TRACE_ASSERT(objecthandle > 0 && objecthandle <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass], 
 8005a10:	f7ff ffc6 	bl	80059a0 <prvTraceError>
 8005a14:	2000      	movs	r0, #0
 8005a16:	bd10      	pop	{r4, pc}
 8005a18:	b130      	cbz	r0, 8005a28 <uiIndexOfObject+0x20>
 8005a1a:	4b0b      	ldr	r3, [pc, #44]	; (8005a48 <uiIndexOfObject+0x40>)
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	185a      	adds	r2, r3, r1
 8005a20:	f892 4064 	ldrb.w	r4, [r2, #100]	; 0x64
 8005a24:	4284      	cmp	r4, r0
 8005a26:	d201      	bcs.n	8005a2c <uiIndexOfObject+0x24>
 8005a28:	4808      	ldr	r0, [pc, #32]	; (8005a4c <uiIndexOfObject+0x44>)
 8005a2a:	e7f1      	b.n	8005a10 <uiIndexOfObject+0x8>
		return (uint16_t)(RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[objectclass] + 
 8005a2c:	eb03 0341 	add.w	r3, r3, r1, lsl #1
 8005a30:	f892 207c 	ldrb.w	r2, [r2, #124]	; 0x7c
 8005a34:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
			(RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[objectclass] * (objecthandle-1)));
 8005a38:	3801      	subs	r0, #1
		return (uint16_t)(RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[objectclass] + 
 8005a3a:	fb02 3000 	mla	r0, r2, r0, r3
 8005a3e:	b280      	uxth	r0, r0
}
 8005a40:	bd10      	pop	{r4, pc}
 8005a42:	bf00      	nop
 8005a44:	08008320 	.word	0x08008320
 8005a48:	20002250 	.word	0x20002250
 8005a4c:	0800835d 	.word	0x0800835d

08005a50 <prvMarkObjectAsUsed>:
{
 8005a50:	b508      	push	{r3, lr}
 8005a52:	460b      	mov	r3, r1
	uint16_t idx = uiIndexOfObject(handle, objectclass);
 8005a54:	4601      	mov	r1, r0
 8005a56:	4618      	mov	r0, r3
 8005a58:	f7ff ffd6 	bl	8005a08 <uiIndexOfObject>
	RecorderDataPtr->ObjectPropertyTable.objbytes[idx] = 1;
 8005a5c:	4b03      	ldr	r3, [pc, #12]	; (8005a6c <prvMarkObjectAsUsed+0x1c>)
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	4418      	add	r0, r3
 8005a62:	2301      	movs	r3, #1
 8005a64:	f880 309c 	strb.w	r3, [r0, #156]	; 0x9c
 8005a68:	bd08      	pop	{r3, pc}
 8005a6a:	bf00      	nop
 8005a6c:	20002250 	.word	0x20002250

08005a70 <prvTraceSetPriorityProperty>:
{
 8005a70:	b570      	push	{r4, r5, r6, lr}
 8005a72:	4604      	mov	r4, r0
	TRACE_ASSERT(objectclass < TRACE_NCLASSES,
 8005a74:	2c08      	cmp	r4, #8
{
 8005a76:	4608      	mov	r0, r1
 8005a78:	4616      	mov	r6, r2
	TRACE_ASSERT(objectclass < TRACE_NCLASSES,
 8005a7a:	d904      	bls.n	8005a86 <prvTraceSetPriorityProperty+0x16>
 8005a7c:	480c      	ldr	r0, [pc, #48]	; (8005ab0 <prvTraceSetPriorityProperty+0x40>)
}
 8005a7e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	TRACE_ASSERT(id <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass],
 8005a82:	f7ff bf8d 	b.w	80059a0 <prvTraceError>
 8005a86:	4d0b      	ldr	r5, [pc, #44]	; (8005ab4 <prvTraceSetPriorityProperty+0x44>)
 8005a88:	682b      	ldr	r3, [r5, #0]
 8005a8a:	4423      	add	r3, r4
 8005a8c:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8005a90:	428b      	cmp	r3, r1
 8005a92:	d201      	bcs.n	8005a98 <prvTraceSetPriorityProperty+0x28>
 8005a94:	4808      	ldr	r0, [pc, #32]	; (8005ab8 <prvTraceSetPriorityProperty+0x48>)
 8005a96:	e7f2      	b.n	8005a7e <prvTraceSetPriorityProperty+0xe>
	TRACE_PROPERTY_ACTOR_PRIORITY(objectclass, id) = value;
 8005a98:	4621      	mov	r1, r4
 8005a9a:	f7ff ffb5 	bl	8005a08 <uiIndexOfObject>
 8005a9e:	682b      	ldr	r3, [r5, #0]
 8005aa0:	441c      	add	r4, r3
 8005aa2:	f894 2070 	ldrb.w	r2, [r4, #112]	; 0x70
 8005aa6:	4418      	add	r0, r3
 8005aa8:	4410      	add	r0, r2
 8005aaa:	f880 609d 	strb.w	r6, [r0, #157]	; 0x9d
 8005aae:	bd70      	pop	{r4, r5, r6, pc}
 8005ab0:	08007eca 	.word	0x08007eca
 8005ab4:	20002250 	.word	0x20002250
 8005ab8:	08007f13 	.word	0x08007f13

08005abc <prvTraceGetPriorityProperty>:
{
 8005abc:	b538      	push	{r3, r4, r5, lr}
 8005abe:	4604      	mov	r4, r0
	TRACE_ASSERT(objectclass < TRACE_NCLASSES,
 8005ac0:	2c08      	cmp	r4, #8
{
 8005ac2:	4608      	mov	r0, r1
	TRACE_ASSERT(objectclass < TRACE_NCLASSES,
 8005ac4:	d904      	bls.n	8005ad0 <prvTraceGetPriorityProperty+0x14>
 8005ac6:	480d      	ldr	r0, [pc, #52]	; (8005afc <prvTraceGetPriorityProperty+0x40>)
	TRACE_ASSERT(id <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass],
 8005ac8:	f7ff ff6a 	bl	80059a0 <prvTraceError>
 8005acc:	2000      	movs	r0, #0
 8005ace:	bd38      	pop	{r3, r4, r5, pc}
 8005ad0:	4d0b      	ldr	r5, [pc, #44]	; (8005b00 <prvTraceGetPriorityProperty+0x44>)
 8005ad2:	682b      	ldr	r3, [r5, #0]
 8005ad4:	4423      	add	r3, r4
 8005ad6:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8005ada:	428b      	cmp	r3, r1
 8005adc:	d201      	bcs.n	8005ae2 <prvTraceGetPriorityProperty+0x26>
 8005ade:	4809      	ldr	r0, [pc, #36]	; (8005b04 <prvTraceGetPriorityProperty+0x48>)
 8005ae0:	e7f2      	b.n	8005ac8 <prvTraceGetPriorityProperty+0xc>
	return TRACE_PROPERTY_ACTOR_PRIORITY(objectclass, id);
 8005ae2:	4621      	mov	r1, r4
 8005ae4:	f7ff ff90 	bl	8005a08 <uiIndexOfObject>
 8005ae8:	682b      	ldr	r3, [r5, #0]
 8005aea:	441c      	add	r4, r3
 8005aec:	f894 2070 	ldrb.w	r2, [r4, #112]	; 0x70
 8005af0:	4418      	add	r0, r3
 8005af2:	4410      	add	r0, r2
 8005af4:	f890 009d 	ldrb.w	r0, [r0, #157]	; 0x9d
}
 8005af8:	bd38      	pop	{r3, r4, r5, pc}
 8005afa:	bf00      	nop
 8005afc:	08007d0e 	.word	0x08007d0e
 8005b00:	20002250 	.word	0x20002250
 8005b04:	08007d57 	.word	0x08007d57

08005b08 <prvTraceSetObjectState>:
{
 8005b08:	b570      	push	{r4, r5, r6, lr}
 8005b0a:	4604      	mov	r4, r0
	TRACE_ASSERT(objectclass < TRACE_NCLASSES,
 8005b0c:	2c08      	cmp	r4, #8
{
 8005b0e:	4608      	mov	r0, r1
 8005b10:	4616      	mov	r6, r2
	TRACE_ASSERT(objectclass < TRACE_NCLASSES,
 8005b12:	d904      	bls.n	8005b1e <prvTraceSetObjectState+0x16>
 8005b14:	480c      	ldr	r0, [pc, #48]	; (8005b48 <prvTraceSetObjectState+0x40>)
}
 8005b16:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	TRACE_ASSERT(id <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass],
 8005b1a:	f7ff bf41 	b.w	80059a0 <prvTraceError>
 8005b1e:	4d0b      	ldr	r5, [pc, #44]	; (8005b4c <prvTraceSetObjectState+0x44>)
 8005b20:	682b      	ldr	r3, [r5, #0]
 8005b22:	4423      	add	r3, r4
 8005b24:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8005b28:	428b      	cmp	r3, r1
 8005b2a:	d201      	bcs.n	8005b30 <prvTraceSetObjectState+0x28>
 8005b2c:	4808      	ldr	r0, [pc, #32]	; (8005b50 <prvTraceSetObjectState+0x48>)
 8005b2e:	e7f2      	b.n	8005b16 <prvTraceSetObjectState+0xe>
	TRACE_PROPERTY_OBJECT_STATE(objectclass, id) = value;
 8005b30:	4621      	mov	r1, r4
 8005b32:	f7ff ff69 	bl	8005a08 <uiIndexOfObject>
 8005b36:	682b      	ldr	r3, [r5, #0]
 8005b38:	441c      	add	r4, r3
 8005b3a:	f894 2070 	ldrb.w	r2, [r4, #112]	; 0x70
 8005b3e:	4418      	add	r0, r3
 8005b40:	4410      	add	r0, r2
 8005b42:	f880 609c 	strb.w	r6, [r0, #156]	; 0x9c
 8005b46:	bd70      	pop	{r4, r5, r6, pc}
 8005b48:	08007e4b 	.word	0x08007e4b
 8005b4c:	20002250 	.word	0x20002250
 8005b50:	08007e8f 	.word	0x08007e8f

08005b54 <prvTraceSetTaskInstanceFinished>:
{
 8005b54:	b510      	push	{r4, lr}
	TRACE_ASSERT(handle <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[TRACE_CLASS_TASK],
 8005b56:	4c0b      	ldr	r4, [pc, #44]	; (8005b84 <prvTraceSetTaskInstanceFinished+0x30>)
 8005b58:	6823      	ldr	r3, [r4, #0]
 8005b5a:	f893 3067 	ldrb.w	r3, [r3, #103]	; 0x67
 8005b5e:	4283      	cmp	r3, r0
 8005b60:	d204      	bcs.n	8005b6c <prvTraceSetTaskInstanceFinished+0x18>
}
 8005b62:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	TRACE_ASSERT(handle <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[TRACE_CLASS_TASK],
 8005b66:	4808      	ldr	r0, [pc, #32]	; (8005b88 <prvTraceSetTaskInstanceFinished+0x34>)
 8005b68:	f7ff bf1a 	b.w	80059a0 <prvTraceError>
	TRACE_PROPERTY_OBJECT_STATE(TRACE_CLASS_TASK, handle) = 0;
 8005b6c:	2103      	movs	r1, #3
 8005b6e:	f7ff ff4b 	bl	8005a08 <uiIndexOfObject>
 8005b72:	6823      	ldr	r3, [r4, #0]
 8005b74:	f893 2073 	ldrb.w	r2, [r3, #115]	; 0x73
 8005b78:	4418      	add	r0, r3
 8005b7a:	2300      	movs	r3, #0
 8005b7c:	4410      	add	r0, r2
 8005b7e:	f880 309c 	strb.w	r3, [r0, #156]	; 0x9c
 8005b82:	bd10      	pop	{r4, pc}
 8005b84:	20002250 	.word	0x20002250
 8005b88:	08007f53 	.word	0x08007f53

08005b8c <prvTraceGetObjectHandle>:
{
 8005b8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	TRACE_ASSERT(RecorderDataPtr != NULL, "Recorder not initialized, call vTraceEnable() first!", (traceHandle)0);
 8005b8e:	4b25      	ldr	r3, [pc, #148]	; (8005c24 <prvTraceGetObjectHandle+0x98>)
 8005b90:	681d      	ldr	r5, [r3, #0]
 8005b92:	b925      	cbnz	r5, 8005b9e <prvTraceGetObjectHandle+0x12>
 8005b94:	4824      	ldr	r0, [pc, #144]	; (8005c28 <prvTraceGetObjectHandle+0x9c>)
 8005b96:	f7ff ff03 	bl	80059a0 <prvTraceError>
}
 8005b9a:	4628      	mov	r0, r5
 8005b9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	TRACE_ASSERT(objectclass < TRACE_NCLASSES, 
 8005b9e:	2808      	cmp	r0, #8
 8005ba0:	d904      	bls.n	8005bac <prvTraceGetObjectHandle+0x20>
 8005ba2:	4822      	ldr	r0, [pc, #136]	; (8005c2c <prvTraceGetObjectHandle+0xa0>)
 8005ba4:	f7ff fefc 	bl	80059a0 <prvTraceError>
 8005ba8:	2500      	movs	r5, #0
 8005baa:	e7f6      	b.n	8005b9a <prvTraceGetObjectHandle+0xe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8005bac:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005bb0:	2301      	movs	r3, #1
 8005bb2:	f383 8810 	msr	PRIMASK, r3
	trcCRITICAL_SECTION_BEGIN();
 8005bb6:	4c1e      	ldr	r4, [pc, #120]	; (8005c30 <prvTraceGetObjectHandle+0xa4>)
	indexOfHandle = objectHandleStacks.indexOfNextAvailableHandle[objectclass];
 8005bb8:	4a1e      	ldr	r2, [pc, #120]	; (8005c34 <prvTraceGetObjectHandle+0xa8>)
	trcCRITICAL_SECTION_BEGIN();
 8005bba:	6823      	ldr	r3, [r4, #0]
 8005bbc:	3301      	adds	r3, #1
 8005bbe:	6023      	str	r3, [r4, #0]
	indexOfHandle = objectHandleStacks.indexOfNextAvailableHandle[objectclass];
 8005bc0:	f832 3010 	ldrh.w	r3, [r2, r0, lsl #1]
	if (objectHandleStacks.objectHandles[indexOfHandle] == 0)
 8005bc4:	18d1      	adds	r1, r2, r3
 8005bc6:	f891 5048 	ldrb.w	r5, [r1, #72]	; 0x48
 8005bca:	b935      	cbnz	r5, 8005bda <prvTraceGetObjectHandle+0x4e>
			objectHandleStacks.lowestIndexOfClass[objectclass]);
 8005bcc:	eb02 0740 	add.w	r7, r2, r0, lsl #1
			(traceHandle)(1 + indexOfHandle -
 8005bd0:	7cbf      	ldrb	r7, [r7, #18]
 8005bd2:	1c5d      	adds	r5, r3, #1
 8005bd4:	1bed      	subs	r5, r5, r7
		objectHandleStacks.objectHandles[indexOfHandle] =
 8005bd6:	f881 5048 	strb.w	r5, [r1, #72]	; 0x48
		> objectHandleStacks.highestIndexOfClass[objectclass])
 8005bda:	eb02 0140 	add.w	r1, r2, r0, lsl #1
	if (objectHandleStacks.indexOfNextAvailableHandle[objectclass]
 8005bde:	8c89      	ldrh	r1, [r1, #36]	; 0x24
 8005be0:	4299      	cmp	r1, r3
 8005be2:	d20a      	bcs.n	8005bfa <prvTraceGetObjectHandle+0x6e>
		prvTraceError(pszTraceGetErrorNotEnoughHandles(objectclass));
 8005be4:	f7ff fe72 	bl	80058cc <pszTraceGetErrorNotEnoughHandles>
 8005be8:	f7ff feda 	bl	80059a0 <prvTraceError>
		handle = 0;
 8005bec:	2500      	movs	r5, #0
	trcCRITICAL_SECTION_END();
 8005bee:	6823      	ldr	r3, [r4, #0]
 8005bf0:	3b01      	subs	r3, #1
 8005bf2:	6023      	str	r3, [r4, #0]
 8005bf4:	f386 8810 	msr	PRIMASK, r6
	return handle;
 8005bf8:	e7cf      	b.n	8005b9a <prvTraceGetObjectHandle+0xe>
	handle = objectHandleStacks.objectHandles[indexOfHandle];
 8005bfa:	18d1      	adds	r1, r2, r3
 8005bfc:	f891 5048 	ldrb.w	r5, [r1, #72]	; 0x48
			objectHandleStacks.lowestIndexOfClass[objectclass];
 8005c00:	eb02 0140 	add.w	r1, r2, r0, lsl #1
 8005c04:	8a49      	ldrh	r1, [r1, #18]
		objectHandleStacks.indexOfNextAvailableHandle[objectclass]++;
 8005c06:	3301      	adds	r3, #1
 8005c08:	b29b      	uxth	r3, r3
 8005c0a:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
		hndCount = objectHandleStacks.indexOfNextAvailableHandle[objectclass] -
 8005c0e:	1a5b      	subs	r3, r3, r1
			objectHandleStacks.handleCountWaterMarksOfClass[objectclass])
 8005c10:	f100 0118 	add.w	r1, r0, #24
 8005c14:	eb02 0241 	add.w	r2, r2, r1, lsl #1
 8005c18:	88d1      	ldrh	r1, [r2, #6]
		if (hndCount >
 8005c1a:	428b      	cmp	r3, r1
				(traceHandle)hndCount;
 8005c1c:	bfc4      	itt	gt
 8005c1e:	b2db      	uxtbgt	r3, r3
 8005c20:	80d3      	strhgt	r3, [r2, #6]
 8005c22:	e7e4      	b.n	8005bee <prvTraceGetObjectHandle+0x62>
 8005c24:	20002250 	.word	0x20002250
 8005c28:	08007c86 	.word	0x08007c86
 8005c2c:	08007cc9 	.word	0x08007cc9
 8005c30:	200022fc 	.word	0x200022fc
 8005c34:	20002268 	.word	0x20002268

08005c38 <prvTraceSetObjectName>:
{
 8005c38:	b570      	push	{r4, r5, r6, lr}
 8005c3a:	460b      	mov	r3, r1
 8005c3c:	4604      	mov	r4, r0
	TRACE_ASSERT(name != NULL, "prvTraceSetObjectName: name == NULL", TRC_UNUSED);
 8005c3e:	4615      	mov	r5, r2
 8005c40:	b922      	cbnz	r2, 8005c4c <prvTraceSetObjectName+0x14>
 8005c42:	4814      	ldr	r0, [pc, #80]	; (8005c94 <prvTraceSetObjectName+0x5c>)
}
 8005c44:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		prvTraceError("Illegal object class in prvTraceSetObjectName");
 8005c48:	f7ff beaa 	b.w	80059a0 <prvTraceError>
	if (objectclass >= TRACE_NCLASSES)
 8005c4c:	2808      	cmp	r0, #8
 8005c4e:	d901      	bls.n	8005c54 <prvTraceSetObjectName+0x1c>
		prvTraceError("Illegal object class in prvTraceSetObjectName");
 8005c50:	4811      	ldr	r0, [pc, #68]	; (8005c98 <prvTraceSetObjectName+0x60>)
 8005c52:	e7f7      	b.n	8005c44 <prvTraceSetObjectName+0xc>
	if (handle == 0)
 8005c54:	b909      	cbnz	r1, 8005c5a <prvTraceSetObjectName+0x22>
		prvTraceError("Illegal handle (0) in prvTraceSetObjectName.");
 8005c56:	4811      	ldr	r0, [pc, #68]	; (8005c9c <prvTraceSetObjectName+0x64>)
 8005c58:	e7f4      	b.n	8005c44 <prvTraceSetObjectName+0xc>
	if (handle > RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass])
 8005c5a:	4e11      	ldr	r6, [pc, #68]	; (8005ca0 <prvTraceSetObjectName+0x68>)
 8005c5c:	6832      	ldr	r2, [r6, #0]
 8005c5e:	4402      	add	r2, r0
 8005c60:	f892 2064 	ldrb.w	r2, [r2, #100]	; 0x64
 8005c64:	428a      	cmp	r2, r1
 8005c66:	d202      	bcs.n	8005c6e <prvTraceSetObjectName+0x36>
		prvTraceError(pszTraceGetErrorNotEnoughHandles(objectclass));
 8005c68:	f7ff fe30 	bl	80058cc <pszTraceGetErrorNotEnoughHandles>
 8005c6c:	e7ea      	b.n	8005c44 <prvTraceSetObjectName+0xc>
		idx = uiIndexOfObject(handle, objectclass);
 8005c6e:	4601      	mov	r1, r0
 8005c70:	4618      	mov	r0, r3
 8005c72:	f7ff fec9 	bl	8005a08 <uiIndexOfObject>
		if (traceErrorMessage == NULL)
 8005c76:	4b0b      	ldr	r3, [pc, #44]	; (8005ca4 <prvTraceSetObjectName+0x6c>)
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	b953      	cbnz	r3, 8005c92 <prvTraceSetObjectName+0x5a>
			prvStrncpy((char*)&(RecorderDataPtr->ObjectPropertyTable.objbytes[idx]),
 8005c7c:	6833      	ldr	r3, [r6, #0]
 8005c7e:	309c      	adds	r0, #156	; 0x9c
				RecorderDataPtr->ObjectPropertyTable.NameLengthPerClass[ objectclass ]);
 8005c80:	441c      	add	r4, r3
			prvStrncpy((char*)&(RecorderDataPtr->ObjectPropertyTable.objbytes[idx]),
 8005c82:	f894 2070 	ldrb.w	r2, [r4, #112]	; 0x70
 8005c86:	4629      	mov	r1, r5
}
 8005c88:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			prvStrncpy((char*)&(RecorderDataPtr->ObjectPropertyTable.objbytes[idx]),
 8005c8c:	4418      	add	r0, r3
 8005c8e:	f7ff be29 	b.w	80058e4 <prvStrncpy>
 8005c92:	bd70      	pop	{r4, r5, r6, pc}
 8005c94:	08007dbe 	.word	0x08007dbe
 8005c98:	08007df0 	.word	0x08007df0
 8005c9c:	08007e1e 	.word	0x08007e1e
 8005ca0:	20002250 	.word	0x20002250
 8005ca4:	20002304 	.word	0x20002304

08005ca8 <prvTracePortGetTimeStamp>:
	static uint32_t last_hwtc_rest = 0;
	uint32_t diff = 0;
	uint32_t diff_scaled = 0;
#endif /*TRC_HWTC_TYPE == TRC_OS_TIMER_INCR || TRC_HWTC_TYPE == TRC_OS_TIMER_DECR*/

	if (trace_disable_timestamp == 1)
 8005ca8:	4b0e      	ldr	r3, [pc, #56]	; (8005ce4 <prvTracePortGetTimeStamp+0x3c>)
{
 8005caa:	b530      	push	{r4, r5, lr}
	if (trace_disable_timestamp == 1)
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	2b01      	cmp	r3, #1
 8005cb0:	d104      	bne.n	8005cbc <prvTracePortGetTimeStamp+0x14>
	{
		if (pTimestamp)
 8005cb2:	b1b0      	cbz	r0, 8005ce2 <prvTracePortGetTimeStamp+0x3a>
			*pTimestamp = last_timestamp;
 8005cb4:	4b0c      	ldr	r3, [pc, #48]	; (8005ce8 <prvTracePortGetTimeStamp+0x40>)
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	6003      	str	r3, [r0, #0]
 8005cba:	bd30      	pop	{r4, r5, pc}
	/* This part handles free running clocks that can be scaled down to avoid too large DTS values.
	Without this, the scaled timestamp will incorrectly wrap at (2^32 / TRC_HWTC_DIVISOR) ticks.
	The scaled timestamp returned from this function is supposed to go from 0 -> 2^32, which in real time would represent (0 -> 2^32 * TRC_HWTC_DIVISOR) ticks. */
	
	/* First we see how long time has passed since the last timestamp call, and we also add the ticks that was lost when we scaled down the last time. */
	diff = (hwtc_count - last_hwtc_count) + last_hwtc_rest;
 8005cbc:	490b      	ldr	r1, [pc, #44]	; (8005cec <prvTracePortGetTimeStamp+0x44>)
	hwtc_count = (TRC_HWTC_COUNT);
 8005cbe:	4b0c      	ldr	r3, [pc, #48]	; (8005cf0 <prvTracePortGetTimeStamp+0x48>)
	diff = (hwtc_count - last_hwtc_count) + last_hwtc_rest;
 8005cc0:	4a0c      	ldr	r2, [pc, #48]	; (8005cf4 <prvTracePortGetTimeStamp+0x4c>)
	hwtc_count = (TRC_HWTC_COUNT);
 8005cc2:	681c      	ldr	r4, [r3, #0]
	diff = (hwtc_count - last_hwtc_count) + last_hwtc_rest;
 8005cc4:	680b      	ldr	r3, [r1, #0]
 8005cc6:	6815      	ldr	r5, [r2, #0]
 8005cc8:	4423      	add	r3, r4
 8005cca:	1b5b      	subs	r3, r3, r5
	
	/* Scale down the diff */
	diff_scaled = diff / (TRC_HWTC_DIVISOR);
	
	/* Find out how many ticks were lost when scaling down, so we can add them the next time */
	last_hwtc_rest = diff % (TRC_HWTC_DIVISOR);
 8005ccc:	f003 0503 	and.w	r5, r3, #3
 8005cd0:	600d      	str	r5, [r1, #0]

	/* We increase the scaled timestamp by the scaled amount */
	last_timestamp += diff_scaled;
 8005cd2:	4d05      	ldr	r5, [pc, #20]	; (8005ce8 <prvTracePortGetTimeStamp+0x40>)
 8005cd4:	6829      	ldr	r1, [r5, #0]
 8005cd6:	eb01 0393 	add.w	r3, r1, r3, lsr #2
 8005cda:	602b      	str	r3, [r5, #0]
#endif /*(TRC_HWTC_TYPE == TRC_OS_TIMER_INCR || TRC_HWTC_TYPE == TRC_OS_TIMER_DECR)*/

	/* Is anyone interested in the results? */
	if (pTimestamp)
 8005cdc:	b100      	cbz	r0, 8005ce0 <prvTracePortGetTimeStamp+0x38>
		*pTimestamp = last_timestamp;
 8005cde:	6003      	str	r3, [r0, #0]

	/* Store the previous value */
	last_hwtc_count = hwtc_count;
 8005ce0:	6014      	str	r4, [r2, #0]
 8005ce2:	bd30      	pop	{r4, r5, pc}
 8005ce4:	20002308 	.word	0x20002308
 8005ce8:	20002264 	.word	0x20002264
 8005cec:	20002260 	.word	0x20002260
 8005cf0:	e0001004 	.word	0xe0001004
 8005cf4:	2000225c 	.word	0x2000225c

08005cf8 <prvTraceGetDTS>:
{
 8005cf8:	b573      	push	{r0, r1, r4, r5, r6, lr}
	uint32_t timestamp = 0;
 8005cfa:	2400      	movs	r4, #0
	TRACE_ASSERT(param_maxDTS == 0xFF || param_maxDTS == 0xFFFF, "prvTraceGetDTS: Invalid value for param_maxDTS", 0);
 8005cfc:	28ff      	cmp	r0, #255	; 0xff
{
 8005cfe:	4605      	mov	r5, r0
	uint32_t timestamp = 0;
 8005d00:	9401      	str	r4, [sp, #4]
	TRACE_ASSERT(param_maxDTS == 0xFF || param_maxDTS == 0xFFFF, "prvTraceGetDTS: Invalid value for param_maxDTS", 0);
 8005d02:	d009      	beq.n	8005d18 <prvTraceGetDTS+0x20>
 8005d04:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005d08:	4298      	cmp	r0, r3
 8005d0a:	d005      	beq.n	8005d18 <prvTraceGetDTS+0x20>
 8005d0c:	482e      	ldr	r0, [pc, #184]	; (8005dc8 <prvTraceGetDTS+0xd0>)
 8005d0e:	f7ff fe47 	bl	80059a0 <prvTraceError>
 8005d12:	4620      	mov	r0, r4
}
 8005d14:	b002      	add	sp, #8
 8005d16:	bd70      	pop	{r4, r5, r6, pc}
	if (RecorderDataPtr->frequency == 0)
 8005d18:	4e2c      	ldr	r6, [pc, #176]	; (8005dcc <prvTraceGetDTS+0xd4>)
 8005d1a:	6832      	ldr	r2, [r6, #0]
 8005d1c:	6a51      	ldr	r1, [r2, #36]	; 0x24
 8005d1e:	b929      	cbnz	r1, 8005d2c <prvTraceGetDTS+0x34>
		if (timestampFrequency != 0)
 8005d20:	4b2b      	ldr	r3, [pc, #172]	; (8005dd0 <prvTraceGetDTS+0xd8>)
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d038      	beq.n	8005d9a <prvTraceGetDTS+0xa2>
			RecorderDataPtr->frequency = (TRC_HWTC_FREQ_HZ) / (TRC_HWTC_DIVISOR);		
 8005d28:	089b      	lsrs	r3, r3, #2
 8005d2a:	6253      	str	r3, [r2, #36]	; 0x24
	prvTracePortGetTimeStamp(&timestamp);	
 8005d2c:	a801      	add	r0, sp, #4
 8005d2e:	f7ff ffbb 	bl	8005ca8 <prvTracePortGetTimeStamp>
	dts = timestamp - old_timestamp;
 8005d32:	4b28      	ldr	r3, [pc, #160]	; (8005dd4 <prvTraceGetDTS+0xdc>)
 8005d34:	9901      	ldr	r1, [sp, #4]
 8005d36:	681c      	ldr	r4, [r3, #0]
	old_timestamp = timestamp;
 8005d38:	6019      	str	r1, [r3, #0]
	if (RecorderDataPtr->frequency > 0)
 8005d3a:	6833      	ldr	r3, [r6, #0]
	dts = timestamp - old_timestamp;
 8005d3c:	1b0c      	subs	r4, r1, r4
	if (RecorderDataPtr->frequency > 0)
 8005d3e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005d40:	2a00      	cmp	r2, #0
 8005d42:	d033      	beq.n	8005dac <prvTraceGetDTS+0xb4>
		if (dts > RecorderDataPtr->frequency)
 8005d44:	4294      	cmp	r4, r2
			RecorderDataPtr->absTimeLastEventSecond += dts / RecorderDataPtr->frequency;
 8005d46:	bf84      	itt	hi
 8005d48:	fbb4 f0f2 	udivhi	r0, r4, r2
 8005d4c:	6ade      	ldrhi	r6, [r3, #44]	; 0x2c
 8005d4e:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8005d50:	bf85      	ittet	hi
 8005d52:	1836      	addhi	r6, r6, r0
			RecorderDataPtr->absTimeLastEvent += dts % RecorderDataPtr->frequency;
 8005d54:	fb02 4010 	mlshi	r0, r2, r0, r4
			RecorderDataPtr->absTimeLastEvent += dts;
 8005d58:	1909      	addls	r1, r1, r4
			RecorderDataPtr->absTimeLastEvent += dts % RecorderDataPtr->frequency;
 8005d5a:	1809      	addhi	r1, r1, r0
			RecorderDataPtr->absTimeLastEvent += dts;
 8005d5c:	6299      	str	r1, [r3, #40]	; 0x28
		if (RecorderDataPtr->absTimeLastEvent >= RecorderDataPtr->frequency)
 8005d5e:	6a99      	ldr	r1, [r3, #40]	; 0x28
			RecorderDataPtr->absTimeLastEventSecond += dts / RecorderDataPtr->frequency;
 8005d60:	bf88      	it	hi
 8005d62:	62de      	strhi	r6, [r3, #44]	; 0x2c
		if (RecorderDataPtr->absTimeLastEvent >= RecorderDataPtr->frequency)
 8005d64:	428a      	cmp	r2, r1
 8005d66:	d804      	bhi.n	8005d72 <prvTraceGetDTS+0x7a>
			RecorderDataPtr->absTimeLastEventSecond++;
 8005d68:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
			RecorderDataPtr->absTimeLastEvent -= RecorderDataPtr->frequency;
 8005d6a:	1a8a      	subs	r2, r1, r2
			RecorderDataPtr->absTimeLastEventSecond++;
 8005d6c:	3001      	adds	r0, #1
 8005d6e:	62d8      	str	r0, [r3, #44]	; 0x2c
			RecorderDataPtr->absTimeLastEvent -= RecorderDataPtr->frequency;
 8005d70:	629a      	str	r2, [r3, #40]	; 0x28
	if (dts > param_maxDTS)
 8005d72:	42ac      	cmp	r4, r5
 8005d74:	d90e      	bls.n	8005d94 <prvTraceGetDTS+0x9c>
		xts = (XTSEvent*) prvTraceNextFreeEventBufferSlot();
 8005d76:	f7ff fe2f 	bl	80059d8 <prvTraceNextFreeEventBufferSlot>
		if (xts != NULL)
 8005d7a:	b158      	cbz	r0, 8005d94 <prvTraceGetDTS+0x9c>
			if (param_maxDTS == 0xFFFF)
 8005d7c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005d80:	429d      	cmp	r5, r3
 8005d82:	d115      	bne.n	8005db0 <prvTraceGetDTS+0xb8>
				xts->type = XTS16;
 8005d84:	23a9      	movs	r3, #169	; 0xa9
 8005d86:	7003      	strb	r3, [r0, #0]
				xts->xts_16 = (uint16_t)((dts / 0x10000) & 0xFFFF);
 8005d88:	0c23      	lsrs	r3, r4, #16
 8005d8a:	8043      	strh	r3, [r0, #2]
				xts->xts_8 = 0;
 8005d8c:	2300      	movs	r3, #0
				xts->xts_8 = (uint8_t)((dts / 0x1000000) & 0xFF);
 8005d8e:	7043      	strb	r3, [r0, #1]
			prvTraceUpdateCounters();
 8005d90:	f7ff fdb6 	bl	8005900 <prvTraceUpdateCounters>
	return (uint16_t)dts & param_maxDTS;
 8005d94:	ea05 0004 	and.w	r0, r5, r4
 8005d98:	e7bc      	b.n	8005d14 <prvTraceGetDTS+0x1c>
		else if (init_hwtc_count != (TRC_HWTC_COUNT))
 8005d9a:	4b0f      	ldr	r3, [pc, #60]	; (8005dd8 <prvTraceGetDTS+0xe0>)
 8005d9c:	6819      	ldr	r1, [r3, #0]
 8005d9e:	4b0f      	ldr	r3, [pc, #60]	; (8005ddc <prvTraceGetDTS+0xe4>)
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	4299      	cmp	r1, r3
 8005da4:	d0c2      	beq.n	8005d2c <prvTraceGetDTS+0x34>
			RecorderDataPtr->frequency = (TRC_HWTC_FREQ_HZ) / (TRC_HWTC_DIVISOR);		
 8005da6:	4b0e      	ldr	r3, [pc, #56]	; (8005de0 <prvTraceGetDTS+0xe8>)
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	e7bd      	b.n	8005d28 <prvTraceGetDTS+0x30>
		RecorderDataPtr->absTimeLastEvent = timestamp;
 8005dac:	6299      	str	r1, [r3, #40]	; 0x28
 8005dae:	e7e0      	b.n	8005d72 <prvTraceGetDTS+0x7a>
			else if (param_maxDTS == 0xFF)
 8005db0:	2dff      	cmp	r5, #255	; 0xff
 8005db2:	d105      	bne.n	8005dc0 <prvTraceGetDTS+0xc8>
				xts->type = XTS8;
 8005db4:	23a8      	movs	r3, #168	; 0xa8
 8005db6:	7003      	strb	r3, [r0, #0]
				xts->xts_16 = (uint16_t)((dts / 0x100) & 0xFFFF);
 8005db8:	0a23      	lsrs	r3, r4, #8
 8005dba:	8043      	strh	r3, [r0, #2]
				xts->xts_8 = (uint8_t)((dts / 0x1000000) & 0xFF);
 8005dbc:	0e23      	lsrs	r3, r4, #24
 8005dbe:	e7e6      	b.n	8005d8e <prvTraceGetDTS+0x96>
				prvTraceError("Bad param_maxDTS in prvTraceGetDTS");
 8005dc0:	4808      	ldr	r0, [pc, #32]	; (8005de4 <prvTraceGetDTS+0xec>)
 8005dc2:	f7ff fded 	bl	80059a0 <prvTraceError>
 8005dc6:	e7e3      	b.n	8005d90 <prvTraceGetDTS+0x98>
 8005dc8:	08007c26 	.word	0x08007c26
 8005dcc:	20002250 	.word	0x20002250
 8005dd0:	20002300 	.word	0x20002300
 8005dd4:	200022f8 	.word	0x200022f8
 8005dd8:	e0001004 	.word	0xe0001004
 8005ddc:	20003c3c 	.word	0x20003c3c
 8005de0:	20000038 	.word	0x20000038
 8005de4:	08007c63 	.word	0x08007c63

08005de8 <prvTraceStoreTaskReady>:
{
 8005de8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (handle == 0)
 8005dea:	4605      	mov	r5, r0
 8005dec:	b368      	cbz	r0, 8005e4a <prvTraceStoreTaskReady+0x62>
	if (! readyEventsEnabled)
 8005dee:	4b17      	ldr	r3, [pc, #92]	; (8005e4c <prvTraceStoreTaskReady+0x64>)
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	b353      	cbz	r3, 8005e4a <prvTraceStoreTaskReady+0x62>
	TRACE_ASSERT(handle <= (TRC_CFG_NTASK), "prvTraceStoreTaskReady: Invalid value for handle", TRC_UNUSED);
 8005df4:	280f      	cmp	r0, #15
 8005df6:	d904      	bls.n	8005e02 <prvTraceStoreTaskReady+0x1a>
 8005df8:	4815      	ldr	r0, [pc, #84]	; (8005e50 <prvTraceStoreTaskReady+0x68>)
}
 8005dfa:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		prvTraceError("Recorder busy - high priority ISR using syscall? (1)");
 8005dfe:	f7ff bdcf 	b.w	80059a0 <prvTraceError>
	if (recorder_busy)
 8005e02:	4c14      	ldr	r4, [pc, #80]	; (8005e54 <prvTraceStoreTaskReady+0x6c>)
 8005e04:	6823      	ldr	r3, [r4, #0]
 8005e06:	b10b      	cbz	r3, 8005e0c <prvTraceStoreTaskReady+0x24>
		prvTraceError("Recorder busy - high priority ISR using syscall? (1)");
 8005e08:	4813      	ldr	r0, [pc, #76]	; (8005e58 <prvTraceStoreTaskReady+0x70>)
 8005e0a:	e7f6      	b.n	8005dfa <prvTraceStoreTaskReady+0x12>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8005e0c:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e10:	2301      	movs	r3, #1
 8005e12:	f383 8810 	msr	PRIMASK, r3
	trcCRITICAL_SECTION_BEGIN();
 8005e16:	6823      	ldr	r3, [r4, #0]
 8005e18:	3301      	adds	r3, #1
 8005e1a:	6023      	str	r3, [r4, #0]
	if (RecorderDataPtr->recorderActive) /* Need to repeat this check! */
 8005e1c:	4b0f      	ldr	r3, [pc, #60]	; (8005e5c <prvTraceStoreTaskReady+0x74>)
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e22:	b16b      	cbz	r3, 8005e40 <prvTraceStoreTaskReady+0x58>
		dts3 = (uint16_t)prvTraceGetDTS(0xFFFF);
 8005e24:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8005e28:	f7ff ff66 	bl	8005cf8 <prvTraceGetDTS>
 8005e2c:	4607      	mov	r7, r0
		tr = (TREvent*)prvTraceNextFreeEventBufferSlot();
 8005e2e:	f7ff fdd3 	bl	80059d8 <prvTraceNextFreeEventBufferSlot>
		if (tr != NULL)
 8005e32:	b128      	cbz	r0, 8005e40 <prvTraceStoreTaskReady+0x58>
			tr->type = DIV_TASK_READY;
 8005e34:	2302      	movs	r3, #2
			tr->dts = dts3;
 8005e36:	8047      	strh	r7, [r0, #2]
			tr->type = DIV_TASK_READY;
 8005e38:	7003      	strb	r3, [r0, #0]
			tr->objHandle = hnd8;
 8005e3a:	7045      	strb	r5, [r0, #1]
			prvTraceUpdateCounters();
 8005e3c:	f7ff fd60 	bl	8005900 <prvTraceUpdateCounters>
	trcCRITICAL_SECTION_END();
 8005e40:	6823      	ldr	r3, [r4, #0]
 8005e42:	3b01      	subs	r3, #1
 8005e44:	6023      	str	r3, [r4, #0]
 8005e46:	f386 8810 	msr	PRIMASK, r6
 8005e4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005e4c:	20000034 	.word	0x20000034
 8005e50:	0800822c 	.word	0x0800822c
 8005e54:	200022fc 	.word	0x200022fc
 8005e58:	0800826b 	.word	0x0800826b
 8005e5c:	20002250 	.word	0x20002250

08005e60 <prvTraceStoreKernelCall>:
	TRACE_ASSERT(ecode < 0xFF, "prvTraceStoreKernelCall: ecode >= 0xFF", TRC_UNUSED);
 8005e60:	28fe      	cmp	r0, #254	; 0xfe
{
 8005e62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e66:	4605      	mov	r5, r0
 8005e68:	4617      	mov	r7, r2
	TRACE_ASSERT(ecode < 0xFF, "prvTraceStoreKernelCall: ecode >= 0xFF", TRC_UNUSED);
 8005e6a:	d904      	bls.n	8005e76 <prvTraceStoreKernelCall+0x16>
 8005e6c:	481c      	ldr	r0, [pc, #112]	; (8005ee0 <prvTraceStoreKernelCall+0x80>)
}
 8005e6e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		prvTraceError("Recorder busy - high priority ISR using syscall? (2)");
 8005e72:	f7ff bd95 	b.w	80059a0 <prvTraceError>
	TRACE_ASSERT(objectClass < TRACE_NCLASSES, "prvTraceStoreKernelCall: objectClass >= TRACE_NCLASSES", TRC_UNUSED);
 8005e76:	2908      	cmp	r1, #8
 8005e78:	d901      	bls.n	8005e7e <prvTraceStoreKernelCall+0x1e>
 8005e7a:	481a      	ldr	r0, [pc, #104]	; (8005ee4 <prvTraceStoreKernelCall+0x84>)
 8005e7c:	e7f7      	b.n	8005e6e <prvTraceStoreKernelCall+0xe>
	TRACE_ASSERT(objectNumber <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectClass], "prvTraceStoreKernelCall: Invalid value for objectNumber", TRC_UNUSED);
 8005e7e:	481a      	ldr	r0, [pc, #104]	; (8005ee8 <prvTraceStoreKernelCall+0x88>)
 8005e80:	6803      	ldr	r3, [r0, #0]
 8005e82:	440b      	add	r3, r1
 8005e84:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8005e88:	4293      	cmp	r3, r2
 8005e8a:	d201      	bcs.n	8005e90 <prvTraceStoreKernelCall+0x30>
 8005e8c:	4817      	ldr	r0, [pc, #92]	; (8005eec <prvTraceStoreKernelCall+0x8c>)
 8005e8e:	e7ee      	b.n	8005e6e <prvTraceStoreKernelCall+0xe>
	if (recorder_busy)
 8005e90:	4c17      	ldr	r4, [pc, #92]	; (8005ef0 <prvTraceStoreKernelCall+0x90>)
 8005e92:	6823      	ldr	r3, [r4, #0]
 8005e94:	b10b      	cbz	r3, 8005e9a <prvTraceStoreKernelCall+0x3a>
		prvTraceError("Recorder busy - high priority ISR using syscall? (2)");
 8005e96:	4817      	ldr	r0, [pc, #92]	; (8005ef4 <prvTraceStoreKernelCall+0x94>)
 8005e98:	e7e9      	b.n	8005e6e <prvTraceStoreKernelCall+0xe>
	if (handle_of_last_logged_task == 0)
 8005e9a:	4b17      	ldr	r3, [pc, #92]	; (8005ef8 <prvTraceStoreKernelCall+0x98>)
 8005e9c:	781b      	ldrb	r3, [r3, #0]
 8005e9e:	b1eb      	cbz	r3, 8005edc <prvTraceStoreKernelCall+0x7c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8005ea0:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ea4:	2301      	movs	r3, #1
 8005ea6:	f383 8810 	msr	PRIMASK, r3
	trcCRITICAL_SECTION_BEGIN();
 8005eaa:	6823      	ldr	r3, [r4, #0]
 8005eac:	3301      	adds	r3, #1
 8005eae:	6023      	str	r3, [r4, #0]
	if (RecorderDataPtr->recorderActive)
 8005eb0:	6803      	ldr	r3, [r0, #0]
 8005eb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005eb4:	b16b      	cbz	r3, 8005ed2 <prvTraceStoreKernelCall+0x72>
		dts1 = (uint16_t)prvTraceGetDTS(0xFFFF);
 8005eb6:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8005eba:	f7ff ff1d 	bl	8005cf8 <prvTraceGetDTS>
 8005ebe:	4680      	mov	r8, r0
		kse = (KernelCall*) prvTraceNextFreeEventBufferSlot();
 8005ec0:	f7ff fd8a 	bl	80059d8 <prvTraceNextFreeEventBufferSlot>
		if (kse != NULL)
 8005ec4:	b128      	cbz	r0, 8005ed2 <prvTraceStoreKernelCall+0x72>
			kse->dts = dts1;
 8005ec6:	f8a0 8002 	strh.w	r8, [r0, #2]
			kse->type = (uint8_t)ecode;
 8005eca:	7005      	strb	r5, [r0, #0]
		hnd8 = prvTraceGet8BitHandle((traceHandle)objectNumber);
 8005ecc:	7047      	strb	r7, [r0, #1]
			prvTraceUpdateCounters();
 8005ece:	f7ff fd17 	bl	8005900 <prvTraceUpdateCounters>
	trcCRITICAL_SECTION_END();
 8005ed2:	6823      	ldr	r3, [r4, #0]
 8005ed4:	3b01      	subs	r3, #1
 8005ed6:	6023      	str	r3, [r4, #0]
 8005ed8:	f386 8810 	msr	PRIMASK, r6
 8005edc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005ee0:	08007f9b 	.word	0x08007f9b
 8005ee4:	08007fd0 	.word	0x08007fd0
 8005ee8:	20002250 	.word	0x20002250
 8005eec:	08008015 	.word	0x08008015
 8005ef0:	200022fc 	.word	0x200022fc
 8005ef4:	0800805b 	.word	0x0800805b
 8005ef8:	20002254 	.word	0x20002254

08005efc <prvTraceStoreKernelCallWithParam>:
	TRACE_ASSERT(evtcode < 0xFF, "prvTraceStoreKernelCallWithParam: evtcode >= 0xFF", TRC_UNUSED);
 8005efc:	28fe      	cmp	r0, #254	; 0xfe
{
 8005efe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f02:	4607      	mov	r7, r0
 8005f04:	4616      	mov	r6, r2
 8005f06:	461d      	mov	r5, r3
	TRACE_ASSERT(evtcode < 0xFF, "prvTraceStoreKernelCallWithParam: evtcode >= 0xFF", TRC_UNUSED);
 8005f08:	d904      	bls.n	8005f14 <prvTraceStoreKernelCallWithParam+0x18>
 8005f0a:	4825      	ldr	r0, [pc, #148]	; (8005fa0 <prvTraceStoreKernelCallWithParam+0xa4>)
}
 8005f0c:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		prvTraceError("Recorder busy - high priority ISR using syscall? (3)");
 8005f10:	f7ff bd46 	b.w	80059a0 <prvTraceError>
	TRACE_ASSERT(objectClass < TRACE_NCLASSES, "prvTraceStoreKernelCallWithParam: objectClass >= TRACE_NCLASSES", TRC_UNUSED);
 8005f14:	2908      	cmp	r1, #8
 8005f16:	d901      	bls.n	8005f1c <prvTraceStoreKernelCallWithParam+0x20>
 8005f18:	4822      	ldr	r0, [pc, #136]	; (8005fa4 <prvTraceStoreKernelCallWithParam+0xa8>)
 8005f1a:	e7f7      	b.n	8005f0c <prvTraceStoreKernelCallWithParam+0x10>
	TRACE_ASSERT(objectNumber <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectClass], "prvTraceStoreKernelCallWithParam: Invalid value for objectNumber", TRC_UNUSED);
 8005f1c:	4a22      	ldr	r2, [pc, #136]	; (8005fa8 <prvTraceStoreKernelCallWithParam+0xac>)
 8005f1e:	6813      	ldr	r3, [r2, #0]
 8005f20:	440b      	add	r3, r1
 8005f22:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8005f26:	42b3      	cmp	r3, r6
 8005f28:	d201      	bcs.n	8005f2e <prvTraceStoreKernelCallWithParam+0x32>
 8005f2a:	4820      	ldr	r0, [pc, #128]	; (8005fac <prvTraceStoreKernelCallWithParam+0xb0>)
 8005f2c:	e7ee      	b.n	8005f0c <prvTraceStoreKernelCallWithParam+0x10>
	if (recorder_busy)
 8005f2e:	4c20      	ldr	r4, [pc, #128]	; (8005fb0 <prvTraceStoreKernelCallWithParam+0xb4>)
 8005f30:	6823      	ldr	r3, [r4, #0]
 8005f32:	b10b      	cbz	r3, 8005f38 <prvTraceStoreKernelCallWithParam+0x3c>
		prvTraceError("Recorder busy - high priority ISR using syscall? (3)");
 8005f34:	481f      	ldr	r0, [pc, #124]	; (8005fb4 <prvTraceStoreKernelCallWithParam+0xb8>)
 8005f36:	e7e9      	b.n	8005f0c <prvTraceStoreKernelCallWithParam+0x10>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8005f38:	f3ef 8810 	mrs	r8, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f3c:	f04f 0a01 	mov.w	sl, #1
 8005f40:	f38a 8810 	msr	PRIMASK, sl
	trcCRITICAL_SECTION_BEGIN();
 8005f44:	6823      	ldr	r3, [r4, #0]
 8005f46:	4453      	add	r3, sl
 8005f48:	6023      	str	r3, [r4, #0]
	if (RecorderDataPtr->recorderActive && handle_of_last_logged_task)
 8005f4a:	6813      	ldr	r3, [r2, #0]
 8005f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f4e:	b303      	cbz	r3, 8005f92 <prvTraceStoreKernelCallWithParam+0x96>
 8005f50:	4b19      	ldr	r3, [pc, #100]	; (8005fb8 <prvTraceStoreKernelCallWithParam+0xbc>)
 8005f52:	781b      	ldrb	r3, [r3, #0]
 8005f54:	b1eb      	cbz	r3, 8005f92 <prvTraceStoreKernelCallWithParam+0x96>
		dts2 = (uint8_t)prvTraceGetDTS(0xFF);
 8005f56:	20ff      	movs	r0, #255	; 0xff
 8005f58:	f7ff fece 	bl	8005cf8 <prvTraceGetDTS>
	if (param <= param_max)
 8005f5c:	2dff      	cmp	r5, #255	; 0xff
		dts2 = (uint8_t)prvTraceGetDTS(0xFF);
 8005f5e:	4681      	mov	r9, r0
	if (param <= param_max)
 8005f60:	d90d      	bls.n	8005f7e <prvTraceStoreKernelCallWithParam+0x82>
		xps = (XPSEvent*) prvTraceNextFreeEventBufferSlot();
 8005f62:	f7ff fd39 	bl	80059d8 <prvTraceNextFreeEventBufferSlot>
		if (xps != NULL)
 8005f66:	b148      	cbz	r0, 8005f7c <prvTraceStoreKernelCallWithParam+0x80>
			xps->xps_8 = (uint8_t)((param & (0xFF00 & ~param_max)) >> 8);
 8005f68:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 8005f6c:	0a1a      	lsrs	r2, r3, #8
			xps->xps_16 = (uint16_t)((param & (0xFFFF0000 & ~param_max)) >> 16);
 8005f6e:	0c1b      	lsrs	r3, r3, #16
			xps->type = DIV_XPS;
 8005f70:	f880 a000 	strb.w	sl, [r0]
			xps->xps_8 = (uint8_t)((param & (0xFF00 & ~param_max)) >> 8);
 8005f74:	7042      	strb	r2, [r0, #1]
			xps->xps_16 = (uint16_t)((param & (0xFFFF0000 & ~param_max)) >> 16);
 8005f76:	8043      	strh	r3, [r0, #2]
			prvTraceUpdateCounters();
 8005f78:	f7ff fcc2 	bl	8005900 <prvTraceUpdateCounters>
		return param & param_max;
 8005f7c:	b2ed      	uxtb	r5, r5
		kse = (KernelCallWithParamAndHandle*) prvTraceNextFreeEventBufferSlot();
 8005f7e:	f7ff fd2b 	bl	80059d8 <prvTraceNextFreeEventBufferSlot>
		if (kse != NULL)
 8005f82:	b130      	cbz	r0, 8005f92 <prvTraceStoreKernelCallWithParam+0x96>
		dts2 = (uint8_t)prvTraceGetDTS(0xFF);
 8005f84:	f880 9003 	strb.w	r9, [r0, #3]
			kse->type = (uint8_t)evtcode;
 8005f88:	7007      	strb	r7, [r0, #0]
		hnd8 = prvTraceGet8BitHandle((traceHandle)objectNumber);
 8005f8a:	7046      	strb	r6, [r0, #1]
		p8 = (uint8_t) prvTraceGetParam(0xFF, param);
 8005f8c:	7085      	strb	r5, [r0, #2]
			prvTraceUpdateCounters();
 8005f8e:	f7ff fcb7 	bl	8005900 <prvTraceUpdateCounters>
	trcCRITICAL_SECTION_END();
 8005f92:	6823      	ldr	r3, [r4, #0]
 8005f94:	3b01      	subs	r3, #1
 8005f96:	6023      	str	r3, [r4, #0]
 8005f98:	f388 8810 	msr	PRIMASK, r8
 8005f9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fa0:	0800811a 	.word	0x0800811a
 8005fa4:	0800815a 	.word	0x0800815a
 8005fa8:	20002250 	.word	0x20002250
 8005fac:	080081a8 	.word	0x080081a8
 8005fb0:	200022fc 	.word	0x200022fc
 8005fb4:	080081f7 	.word	0x080081f7
 8005fb8:	20002254 	.word	0x20002254

08005fbc <prvTraceStoreKernelCallWithNumericParamOnly>:
	TRACE_ASSERT(evtcode < 0xFF, "prvTraceStoreKernelCallWithNumericParamOnly: Invalid value for evtcode", TRC_UNUSED);
 8005fbc:	28fe      	cmp	r0, #254	; 0xfe
{
 8005fbe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005fc2:	4606      	mov	r6, r0
 8005fc4:	460d      	mov	r5, r1
	TRACE_ASSERT(evtcode < 0xFF, "prvTraceStoreKernelCallWithNumericParamOnly: Invalid value for evtcode", TRC_UNUSED);
 8005fc6:	d904      	bls.n	8005fd2 <prvTraceStoreKernelCallWithNumericParamOnly+0x16>
 8005fc8:	481f      	ldr	r0, [pc, #124]	; (8006048 <prvTraceStoreKernelCallWithNumericParamOnly+0x8c>)
}
 8005fca:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		prvTraceError("Recorder busy - high priority ISR using syscall? (4)");
 8005fce:	f7ff bce7 	b.w	80059a0 <prvTraceError>
	if (recorder_busy)
 8005fd2:	4c1e      	ldr	r4, [pc, #120]	; (800604c <prvTraceStoreKernelCallWithNumericParamOnly+0x90>)
 8005fd4:	f8d4 8000 	ldr.w	r8, [r4]
 8005fd8:	f1b8 0f00 	cmp.w	r8, #0
 8005fdc:	d001      	beq.n	8005fe2 <prvTraceStoreKernelCallWithNumericParamOnly+0x26>
		prvTraceError("Recorder busy - high priority ISR using syscall? (4)");
 8005fde:	481c      	ldr	r0, [pc, #112]	; (8006050 <prvTraceStoreKernelCallWithNumericParamOnly+0x94>)
 8005fe0:	e7f3      	b.n	8005fca <prvTraceStoreKernelCallWithNumericParamOnly+0xe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8005fe2:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005fe6:	f04f 0a01 	mov.w	sl, #1
 8005fea:	f38a 8810 	msr	PRIMASK, sl
	trcCRITICAL_SECTION_BEGIN();
 8005fee:	6823      	ldr	r3, [r4, #0]
 8005ff0:	4453      	add	r3, sl
 8005ff2:	6023      	str	r3, [r4, #0]
	if (RecorderDataPtr->recorderActive && handle_of_last_logged_task)
 8005ff4:	4b17      	ldr	r3, [pc, #92]	; (8006054 <prvTraceStoreKernelCallWithNumericParamOnly+0x98>)
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ffa:	b1f3      	cbz	r3, 800603a <prvTraceStoreKernelCallWithNumericParamOnly+0x7e>
 8005ffc:	4b16      	ldr	r3, [pc, #88]	; (8006058 <prvTraceStoreKernelCallWithNumericParamOnly+0x9c>)
 8005ffe:	781b      	ldrb	r3, [r3, #0]
 8006000:	b1db      	cbz	r3, 800603a <prvTraceStoreKernelCallWithNumericParamOnly+0x7e>
		dts6 = (uint8_t)prvTraceGetDTS(0xFF);
 8006002:	20ff      	movs	r0, #255	; 0xff
 8006004:	f7ff fe78 	bl	8005cf8 <prvTraceGetDTS>
	if (param <= param_max)
 8006008:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
		dts6 = (uint8_t)prvTraceGetDTS(0xFF);
 800600c:	4681      	mov	r9, r0
	if (param <= param_max)
 800600e:	d30b      	bcc.n	8006028 <prvTraceStoreKernelCallWithNumericParamOnly+0x6c>
		xps = (XPSEvent*) prvTraceNextFreeEventBufferSlot();
 8006010:	f7ff fce2 	bl	80059d8 <prvTraceNextFreeEventBufferSlot>
		if (xps != NULL)
 8006014:	b138      	cbz	r0, 8006026 <prvTraceStoreKernelCallWithNumericParamOnly+0x6a>
			xps->xps_16 = (uint16_t)((param & (0xFFFF0000 & ~param_max)) >> 16);
 8006016:	0c2b      	lsrs	r3, r5, #16
			xps->type = DIV_XPS;
 8006018:	f880 a000 	strb.w	sl, [r0]
			xps->xps_8 = (uint8_t)((param & (0xFF00 & ~param_max)) >> 8);
 800601c:	f880 8001 	strb.w	r8, [r0, #1]
			xps->xps_16 = (uint16_t)((param & (0xFFFF0000 & ~param_max)) >> 16);
 8006020:	8043      	strh	r3, [r0, #2]
			prvTraceUpdateCounters();
 8006022:	f7ff fc6d 	bl	8005900 <prvTraceUpdateCounters>
		return param & param_max;
 8006026:	b2ad      	uxth	r5, r5
		kse = (KernelCallWithParam16*) prvTraceNextFreeEventBufferSlot();
 8006028:	f7ff fcd6 	bl	80059d8 <prvTraceNextFreeEventBufferSlot>
		if (kse != NULL)
 800602c:	b128      	cbz	r0, 800603a <prvTraceStoreKernelCallWithNumericParamOnly+0x7e>
		dts6 = (uint8_t)prvTraceGetDTS(0xFF);
 800602e:	f880 9001 	strb.w	r9, [r0, #1]
			kse->type = (uint8_t)evtcode;
 8006032:	7006      	strb	r6, [r0, #0]
		restParam = (uint16_t)prvTraceGetParam(0xFFFF, param);
 8006034:	8045      	strh	r5, [r0, #2]
			prvTraceUpdateCounters();
 8006036:	f7ff fc63 	bl	8005900 <prvTraceUpdateCounters>
	trcCRITICAL_SECTION_END();
 800603a:	6823      	ldr	r3, [r4, #0]
 800603c:	3b01      	subs	r3, #1
 800603e:	6023      	str	r3, [r4, #0]
 8006040:	f387 8810 	msr	PRIMASK, r7
 8006044:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006048:	08008090 	.word	0x08008090
 800604c:	200022fc 	.word	0x200022fc
 8006050:	080080e5 	.word	0x080080e5
 8006054:	20002250 	.word	0x20002250
 8006058:	20002254 	.word	0x20002254

0800605c <prvTraceStoreTaskswitch>:
	TRACE_ASSERT(task_handle <= (TRC_CFG_NTASK),
 800605c:	280f      	cmp	r0, #15
{
 800605e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006062:	4606      	mov	r6, r0
	TRACE_ASSERT(task_handle <= (TRC_CFG_NTASK),
 8006064:	d904      	bls.n	8006070 <prvTraceStoreTaskswitch+0x14>
}
 8006066:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	TRACE_ASSERT(task_handle <= (TRC_CFG_NTASK),
 800606a:	4828      	ldr	r0, [pc, #160]	; (800610c <prvTraceStoreTaskswitch+0xb0>)
 800606c:	f7ff bc98 	b.w	80059a0 <prvTraceError>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8006070:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006074:	2301      	movs	r3, #1
 8006076:	f383 8810 	msr	PRIMASK, r3
	trcCRITICAL_SECTION_BEGIN_ON_CORTEX_M_ONLY();
 800607a:	4c25      	ldr	r4, [pc, #148]	; (8006110 <prvTraceStoreTaskswitch+0xb4>)
	if ((task_handle != handle_of_last_logged_task) && (RecorderDataPtr->recorderActive))
 800607c:	4d25      	ldr	r5, [pc, #148]	; (8006114 <prvTraceStoreTaskswitch+0xb8>)
	trcCRITICAL_SECTION_BEGIN_ON_CORTEX_M_ONLY();
 800607e:	6823      	ldr	r3, [r4, #0]
 8006080:	3301      	adds	r3, #1
 8006082:	6023      	str	r3, [r4, #0]
	if ((task_handle != handle_of_last_logged_task) && (RecorderDataPtr->recorderActive))
 8006084:	782b      	ldrb	r3, [r5, #0]
 8006086:	4283      	cmp	r3, r0
 8006088:	d039      	beq.n	80060fe <prvTraceStoreTaskswitch+0xa2>
 800608a:	f8df a094 	ldr.w	sl, [pc, #148]	; 8006120 <prvTraceStoreTaskswitch+0xc4>
 800608e:	f8da 3000 	ldr.w	r3, [sl]
 8006092:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006094:	b39b      	cbz	r3, 80060fe <prvTraceStoreTaskswitch+0xa2>
		isPendingContextSwitch = 0;
 8006096:	2200      	movs	r2, #0
 8006098:	4b1f      	ldr	r3, [pc, #124]	; (8006118 <prvTraceStoreTaskswitch+0xbc>)
		dts3 = (uint16_t)prvTraceGetDTS(0xFFFF);
 800609a:	f64f 70ff 	movw	r0, #65535	; 0xffff
		isPendingContextSwitch = 0;
 800609e:	601a      	str	r2, [r3, #0]
		dts3 = (uint16_t)prvTraceGetDTS(0xFFFF);
 80060a0:	f7ff fe2a 	bl	8005cf8 <prvTraceGetDTS>
		handle_of_last_logged_task = task_handle;
 80060a4:	702e      	strb	r6, [r5, #0]
		dts3 = (uint16_t)prvTraceGetDTS(0xFFFF);
 80060a6:	4680      	mov	r8, r0
		ts = (TSEvent*)prvTraceNextFreeEventBufferSlot();
 80060a8:	f7ff fc96 	bl	80059d8 <prvTraceNextFreeEventBufferSlot>
		if (ts != NULL)
 80060ac:	4681      	mov	r9, r0
 80060ae:	b330      	cbz	r0, 80060fe <prvTraceStoreTaskswitch+0xa2>
	TRACE_ASSERT(id <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass],
 80060b0:	f8da 3000 	ldr.w	r3, [sl]
			if (prvTraceGetObjectState(TRACE_CLASS_TASK,
 80060b4:	7828      	ldrb	r0, [r5, #0]
	TRACE_ASSERT(id <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass],
 80060b6:	f893 3067 	ldrb.w	r3, [r3, #103]	; 0x67
 80060ba:	4283      	cmp	r3, r0
 80060bc:	d204      	bcs.n	80060c8 <prvTraceStoreTaskswitch+0x6c>
 80060be:	4817      	ldr	r0, [pc, #92]	; (800611c <prvTraceStoreTaskswitch+0xc0>)
 80060c0:	f7ff fc6e 	bl	80059a0 <prvTraceError>
				ts->type = TS_TASK_BEGIN;
 80060c4:	2306      	movs	r3, #6
 80060c6:	e00d      	b.n	80060e4 <prvTraceStoreTaskswitch+0x88>
	return TRACE_PROPERTY_OBJECT_STATE(objectclass, id);
 80060c8:	2103      	movs	r1, #3
 80060ca:	f7ff fc9d 	bl	8005a08 <uiIndexOfObject>
 80060ce:	f8da 3000 	ldr.w	r3, [sl]
 80060d2:	f893 2073 	ldrb.w	r2, [r3, #115]	; 0x73
 80060d6:	4418      	add	r0, r3
 80060d8:	4410      	add	r0, r2
			if (prvTraceGetObjectState(TRACE_CLASS_TASK,
 80060da:	f890 309c 	ldrb.w	r3, [r0, #156]	; 0x9c
 80060de:	2b01      	cmp	r3, #1
 80060e0:	d1f0      	bne.n	80060c4 <prvTraceStoreTaskswitch+0x68>
				ts->type = TS_TASK_RESUME;
 80060e2:	2307      	movs	r3, #7
				ts->type = TS_TASK_BEGIN;
 80060e4:	f889 3000 	strb.w	r3, [r9]
			prvTraceSetObjectState(TRACE_CLASS_TASK,
 80060e8:	2201      	movs	r2, #1
 80060ea:	7829      	ldrb	r1, [r5, #0]
 80060ec:	2003      	movs	r0, #3
			ts->dts = dts3;
 80060ee:	f8a9 8002 	strh.w	r8, [r9, #2]
			ts->objHandle = hnd8;
 80060f2:	f889 6001 	strb.w	r6, [r9, #1]
			prvTraceSetObjectState(TRACE_CLASS_TASK,
 80060f6:	f7ff fd07 	bl	8005b08 <prvTraceSetObjectState>
			prvTraceUpdateCounters();
 80060fa:	f7ff fc01 	bl	8005900 <prvTraceUpdateCounters>
	trcCRITICAL_SECTION_END_ON_CORTEX_M_ONLY();
 80060fe:	6823      	ldr	r3, [r4, #0]
 8006100:	3b01      	subs	r3, #1
 8006102:	6023      	str	r3, [r4, #0]
 8006104:	f387 8810 	msr	PRIMASK, r7
 8006108:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800610c:	080082a0 	.word	0x080082a0
 8006110:	200022fc 	.word	0x200022fc
 8006114:	20002254 	.word	0x20002254
 8006118:	20002258 	.word	0x20002258
 800611c:	080082e5 	.word	0x080082e5
 8006120:	20002250 	.word	0x20002250

08006124 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8006124:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  /* USER CODE BEGIN StartDefaultTask */
	uint8_t LSM6DS3_Res = 0;
 8006126:	2300      	movs	r3, #0
 8006128:	f88d 3003 	strb.w	r3, [sp, #3]
	int32_t acc_mg,angle;
	 int32_t rotAng_mDegSec,rotAng_mDegSecY;
	 uint32_t PreviousWakeTime;

	 /*	Init de PreviousWakeTime Pour que cette tache soit periodique de periode 10ms	*/
	 PreviousWakeTime=osKernelSysTick();
 800612c:	f7fd fc31 	bl	8003992 <osKernelSysTick>
 8006130:	9005      	str	r0, [sp, #20]
	/* Init des periphs externes */
	MotorDriver_Init(); 	// GPIOs et TIM6 sont initialis par cette fonction
 8006132:	f7fb f90f 	bl	8001354 <MotorDriver_Init>
	MESN_UART_Init();
 8006136:	f7fb f9a1 	bl	800147c <MESN_UART_Init>
	if(LSM6DS3_begin(&LSM6DS3_Res) != IMU_SUCCESS){
 800613a:	f10d 0003 	add.w	r0, sp, #3
 800613e:	f7fb f89b 	bl	8001278 <LSM6DS3_begin>
 8006142:	bb78      	cbnz	r0, 80061a4 <StartDefaultTask+0x80>
	  // On utilise un observateur pour estimer la valeur de l'angle
	  angle=autoAlgo_angleObs(acc_mg,rotAng_mDegSec);
	  // la valeur de l'angle est stock dans la variable angle

	  //Envoie l'angle  la queue de message queue12
	  xQueueSend( queue12,&angle,portMAX_DELAY);
 8006144:	4d19      	ldr	r5, [pc, #100]	; (80061ac <StartDefaultTask+0x88>)
	  LSM6DS3_readMgAccelX(&acc_mg);
 8006146:	a801      	add	r0, sp, #4
 8006148:	f7fa ff72 	bl	8001030 <LSM6DS3_readMgAccelX>
	  LSM6DS3_readMdpsGyroX(&rotAng_mDegSec);
 800614c:	a803      	add	r0, sp, #12
 800614e:	f7fa ff9b 	bl	8001088 <LSM6DS3_readMdpsGyroX>
	  LSM6DS3_readMdpsGyroY(&rotAng_mDegSecY);
 8006152:	a804      	add	r0, sp, #16
 8006154:	f7fa ffa8 	bl	80010a8 <LSM6DS3_readMdpsGyroY>
	  angle=autoAlgo_angleObs(acc_mg,rotAng_mDegSec);
 8006158:	9903      	ldr	r1, [sp, #12]
 800615a:	9801      	ldr	r0, [sp, #4]
 800615c:	f000 fb8c 	bl	8006878 <autoAlgo_angleObs>
 8006160:	a906      	add	r1, sp, #24
 8006162:	f841 0d10 	str.w	r0, [r1, #-16]!
	  xQueueSend( queue12,&angle,portMAX_DELAY);
 8006166:	2300      	movs	r3, #0
 8006168:	f04f 32ff 	mov.w	r2, #4294967295
 800616c:	6828      	ldr	r0, [r5, #0]
 800616e:	f7fe f81d 	bl	80041ac <xQueueGenericSend>

	  //prendre le mutex pour proteger le GPIO
	  xSemaphoreTake(MutexGPIO,portMAX_DELAY);
 8006172:	2300      	movs	r3, #0
 8006174:	4c0e      	ldr	r4, [pc, #56]	; (80061b0 <StartDefaultTask+0x8c>)
 8006176:	4619      	mov	r1, r3
 8006178:	f04f 32ff 	mov.w	r2, #4294967295
 800617c:	6820      	ldr	r0, [r4, #0]
 800617e:	f7fe faeb 	bl	8004758 <xQueueGenericReceive>

	  //appliquer la commande aux moteurs
	  MotorDriver_Move(autoAlgo_commandLaw(angle,rotAng_mDegSecY));
 8006182:	9904      	ldr	r1, [sp, #16]
 8006184:	9802      	ldr	r0, [sp, #8]
 8006186:	f000 fbc7 	bl	8006918 <autoAlgo_commandLaw>
 800618a:	f7fb f8eb 	bl	8001364 <MotorDriver_Move>

	  //rendre le mutex
	  xSemaphoreGive(MutexGPIO);
 800618e:	2300      	movs	r3, #0
 8006190:	6820      	ldr	r0, [r4, #0]
 8006192:	4619      	mov	r1, r3
 8006194:	461a      	mov	r2, r3
 8006196:	f7fe f809 	bl	80041ac <xQueueGenericSend>
	  // Un delay pour la periodosation de cette tache
	  osDelayUntil(&PreviousWakeTime,10);
 800619a:	210a      	movs	r1, #10
 800619c:	a805      	add	r0, sp, #20
 800619e:	f7fd fd0b 	bl	8003bb8 <osDelayUntil>
 80061a2:	e7d0      	b.n	8006146 <StartDefaultTask+0x22>
		MESN_UART_PutString_Poll((uint8_t*)"\r\nIMU Error !");
 80061a4:	4803      	ldr	r0, [pc, #12]	; (80061b4 <StartDefaultTask+0x90>)
 80061a6:	f7fb fa0b 	bl	80015c0 <MESN_UART_PutString_Poll>
 80061aa:	e7fe      	b.n	80061aa <StartDefaultTask+0x86>
 80061ac:	20003c44 	.word	0x20003c44
 80061b0:	20003c4c 	.word	0x20003c4c
 80061b4:	0800839b 	.word	0x0800839b

080061b8 <SaveTask>:

  }
  /* USER CODE END StartDefaultTask */
}
void SaveTask(void const* argument){
 80061b8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}

	int32_t Angle;
	uint32_t i=0;// Un compteur qui sert  la gestion du LED
 80061bc:	2400      	movs	r4, #0
	  {
		  /*Attente de l'angle*/
		  xQueueReceive( queue12,&Angle,portMAX_DELAY);

		  //prendre le mutex pour proteger le Tableau
		  xSemaphoreTake(MutexTab,portMAX_DELAY);
 80061be:	4e2c      	ldr	r6, [pc, #176]	; (8006270 <SaveTask+0xb8>)
		  xQueueReceive( queue12,&Angle,portMAX_DELAY);
 80061c0:	46a0      	mov	r8, r4
 80061c2:	4637      	mov	r7, r6
 80061c4:	482b      	ldr	r0, [pc, #172]	; (8006274 <SaveTask+0xbc>)
 80061c6:	2300      	movs	r3, #0
 80061c8:	f04f 32ff 	mov.w	r2, #4294967295
 80061cc:	a901      	add	r1, sp, #4
 80061ce:	6800      	ldr	r0, [r0, #0]
 80061d0:	f7fe fac2 	bl	8004758 <xQueueGenericReceive>
		  xSemaphoreTake(MutexTab,portMAX_DELAY);
 80061d4:	2300      	movs	r3, #0
 80061d6:	f04f 32ff 	mov.w	r2, #4294967295
 80061da:	4619      	mov	r1, r3
 80061dc:	6830      	ldr	r0, [r6, #0]
 80061de:	f7fe fabb 	bl	8004758 <xQueueGenericReceive>

		  // Ecriture de l'angle dans le buffer
		  Tab.buffer[Tab.indexW]=Angle;
 80061e2:	4a25      	ldr	r2, [pc, #148]	; (8006278 <SaveTask+0xc0>)
 80061e4:	9901      	ldr	r1, [sp, #4]
 80061e6:	f8d2 3190 	ldr.w	r3, [r2, #400]	; 0x190
		  if(Tab.indexW >= BufferSize){
			  Tab.indexW = 0;
		  }

		  //rendre le mutex
		  xSemaphoreGive(MutexTab);
 80061ea:	6838      	ldr	r0, [r7, #0]
		  Tab.buffer[Tab.indexW]=Angle;
 80061ec:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		  Tab.indexW++;
 80061f0:	3301      	adds	r3, #1
		  if(Tab.indexW >= BufferSize){
 80061f2:	2b63      	cmp	r3, #99	; 0x63
		  Tab.indexW++;
 80061f4:	bf88      	it	hi
 80061f6:	4643      	movhi	r3, r8
 80061f8:	f8c2 3190 	str.w	r3, [r2, #400]	; 0x190
		  xSemaphoreGive(MutexTab);
 80061fc:	2300      	movs	r3, #0
 80061fe:	461a      	mov	r2, r3
 8006200:	4619      	mov	r1, r3
 8006202:	f7fd ffd3 	bl	80041ac <xQueueGenericSend>

		  // Envoie l'angle  la queue de message queue23 pour le mode stream
		  xQueueSend(queue23,&Angle,0);
 8006206:	2300      	movs	r3, #0
 8006208:	481c      	ldr	r0, [pc, #112]	; (800627c <SaveTask+0xc4>)
 800620a:	461a      	mov	r2, r3
 800620c:	a901      	add	r1, sp, #4
 800620e:	6800      	ldr	r0, [r0, #0]
 8006210:	f7fd ffcc 	bl	80041ac <xQueueGenericSend>
		  // puisque cette tache est synchronis avec la tache 1 par un queue de message


		  // Clignotement de la led si l'angle est infrieur  25

		  if(Angle<25000){
 8006214:	f246 13a7 	movw	r3, #24999	; 0x61a7
 8006218:	9a01      	ldr	r2, [sp, #4]
 800621a:	4d19      	ldr	r5, [pc, #100]	; (8006280 <SaveTask+0xc8>)
 800621c:	429a      	cmp	r2, r3


			  if(i<10){

				  //prendre le mutex proteger le GPIO
				  xSemaphoreTake(MutexGPIO,portMAX_DELAY);
 800621e:	f04f 0300 	mov.w	r3, #0
 8006222:	f04f 32ff 	mov.w	r2, #4294967295
 8006226:	4619      	mov	r1, r3
 8006228:	6828      	ldr	r0, [r5, #0]
		  if(Angle<25000){
 800622a:	dc01      	bgt.n	8006230 <SaveTask+0x78>
			  if(i<10){
 800622c:	2c09      	cmp	r4, #9
 800622e:	d80d      	bhi.n	800624c <SaveTask+0x94>

		  }
		  //Allumage permanent si non
		  else{
			  //prendre le mutex proteger le GPIO
			  xSemaphoreTake(MutexGPIO,portMAX_DELAY);
 8006230:	f7fe fa92 	bl	8004758 <xQueueGenericReceive>

			  //allumage permanent
			  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5, GPIO_PIN_SET);
 8006234:	2201      	movs	r2, #1
 8006236:	2120      	movs	r1, #32
 8006238:	4812      	ldr	r0, [pc, #72]	; (8006284 <SaveTask+0xcc>)
 800623a:	f7fb fcc5 	bl	8001bc8 <HAL_GPIO_WritePin>

			  //rendre le mutex
			  xSemaphoreGive(MutexGPIO);
 800623e:	2300      	movs	r3, #0
 8006240:	6828      	ldr	r0, [r5, #0]
 8006242:	461a      	mov	r2, r3
 8006244:	4619      	mov	r1, r3
 8006246:	f7fd ffb1 	bl	80041ac <xQueueGenericSend>
 800624a:	e00f      	b.n	800626c <SaveTask+0xb4>
				  xSemaphoreTake(MutexGPIO,portMAX_DELAY);
 800624c:	f7fe fa84 	bl	8004758 <xQueueGenericReceive>
				  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5, GPIO_PIN_RESET);
 8006250:	2200      	movs	r2, #0
 8006252:	2120      	movs	r1, #32
 8006254:	480b      	ldr	r0, [pc, #44]	; (8006284 <SaveTask+0xcc>)
 8006256:	f7fb fcb7 	bl	8001bc8 <HAL_GPIO_WritePin>
				  xSemaphoreGive(MutexGPIO);
 800625a:	2300      	movs	r3, #0
 800625c:	6828      	ldr	r0, [r5, #0]
 800625e:	461a      	mov	r2, r3
 8006260:	4619      	mov	r1, r3
 8006262:	f7fd ffa3 	bl	80041ac <xQueueGenericSend>
				  if(i>99)i=0;//Si on depasse une seconde on met le compteur  0
 8006266:	2c64      	cmp	r4, #100	; 0x64
 8006268:	bf28      	it	cs
 800626a:	2400      	movcs	r4, #0

		  }
		  // On incrmente le compteur
		  i++;
 800626c:	3401      	adds	r4, #1
		  xQueueReceive( queue12,&Angle,portMAX_DELAY);
 800626e:	e7a9      	b.n	80061c4 <SaveTask+0xc>
 8006270:	20003df4 	.word	0x20003df4
 8006274:	20003c44 	.word	0x20003c44
 8006278:	20003c58 	.word	0x20003c58
 800627c:	20003c50 	.word	0x20003c50
 8006280:	20003c4c 	.word	0x20003c4c
 8006284:	40020000 	.word	0x40020000

08006288 <Synchro_Avec_UART>:
	  }

}
void Synchro_Avec_UART(void const* argument){
 8006288:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	char commande[10],text[10],ref[4];
	int32_t angle,AngleCourant;
	int32_t tableau[BufferSize];


	MESN_UART_PutString_Poll((uint8_t *)"Envoie help pour afficher un menu d'aide sur les 4 commandes");
 800628c:	4856      	ldr	r0, [pc, #344]	; (80063e8 <Synchro_Avec_UART+0x160>)
void Synchro_Avec_UART(void const* argument){
 800628e:	b0ed      	sub	sp, #436	; 0x1b4
	MESN_UART_PutString_Poll((uint8_t *)"Envoie help pour afficher un menu d'aide sur les 4 commandes");
 8006290:	f7fb f996 	bl	80015c0 <MESN_UART_PutString_Poll>
	MESN_UART_PutString_Poll((uint8_t *)"\r\n");
 8006294:	4855      	ldr	r0, [pc, #340]	; (80063ec <Synchro_Avec_UART+0x164>)
 8006296:	f7fb f993 	bl	80015c0 <MESN_UART_PutString_Poll>
		//Synchronisation de cette tache avec  l'UART
		MESN_UART_GetString((uint8_t *)commande,osWaitForever);

		// Test sur la commande

		if(strcmp(commande,"help")==0){
 800629a:	4e55      	ldr	r6, [pc, #340]	; (80063f0 <Synchro_Avec_UART+0x168>)

			//On copie les 100 derniers valeurs de l'angle dans le tableau local
			// Pour ne pas monopoliser le microprocesseur pendant beaucoup du temps

			// prendre le mutex pour proteger le tableau
			xSemaphoreTake(MutexTab,portMAX_DELAY);
 800629c:	4d55      	ldr	r5, [pc, #340]	; (80063f4 <Synchro_Avec_UART+0x16c>)
		MESN_UART_GetString((uint8_t *)commande,osWaitForever);
 800629e:	f04f 31ff 	mov.w	r1, #4294967295
 80062a2:	a802      	add	r0, sp, #8
 80062a4:	f7fb f9a8 	bl	80015f8 <MESN_UART_GetString>
		if(strcmp(commande,"help")==0){
 80062a8:	4631      	mov	r1, r6
 80062aa:	a802      	add	r0, sp, #8
 80062ac:	f7f9 ff68 	bl	8000180 <strcmp>
 80062b0:	b9a8      	cbnz	r0, 80062de <Synchro_Avec_UART+0x56>
			MESN_UART_PutString_Poll((uint8_t *)"\r\n");
 80062b2:	484e      	ldr	r0, [pc, #312]	; (80063ec <Synchro_Avec_UART+0x164>)
 80062b4:	f7fb f984 	bl	80015c0 <MESN_UART_PutString_Poll>
			MESN_UART_PutString_Poll((uint8_t *)"read : retourne la dernire valeur de l'angle");
 80062b8:	484f      	ldr	r0, [pc, #316]	; (80063f8 <Synchro_Avec_UART+0x170>)
 80062ba:	f7fb f981 	bl	80015c0 <MESN_UART_PutString_Poll>
			MESN_UART_PutString_Poll((uint8_t *)"\r\n");
 80062be:	484b      	ldr	r0, [pc, #300]	; (80063ec <Synchro_Avec_UART+0x164>)
 80062c0:	f7fb f97e 	bl	80015c0 <MESN_UART_PutString_Poll>
			MESN_UART_PutString_Poll((uint8_t *)"dump : retourne les 100 dernires valeurs de l'angle");
 80062c4:	484d      	ldr	r0, [pc, #308]	; (80063fc <Synchro_Avec_UART+0x174>)
 80062c6:	f7fb f97b 	bl	80015c0 <MESN_UART_PutString_Poll>
			MESN_UART_PutString_Poll((uint8_t *)"\r\n");
 80062ca:	4848      	ldr	r0, [pc, #288]	; (80063ec <Synchro_Avec_UART+0x164>)
 80062cc:	f7fb f978 	bl	80015c0 <MESN_UART_PutString_Poll>
			MESN_UART_PutString_Poll((uint8_t *)"stream : retourne en continu la valeur de l'angle");
 80062d0:	484b      	ldr	r0, [pc, #300]	; (8006400 <Synchro_Avec_UART+0x178>)
			MESN_UART_PutString_Poll((uint8_t *)text);
 80062d2:	f7fb f975 	bl	80015c0 <MESN_UART_PutString_Poll>
			MESN_UART_PutString_Poll((uint8_t *)"\r\n");
 80062d6:	4845      	ldr	r0, [pc, #276]	; (80063ec <Synchro_Avec_UART+0x164>)
 80062d8:	f7fb f972 	bl	80015c0 <MESN_UART_PutString_Poll>
 80062dc:	e7df      	b.n	800629e <Synchro_Avec_UART+0x16>
		else if(strcmp(commande,"read")==0){
 80062de:	4949      	ldr	r1, [pc, #292]	; (8006404 <Synchro_Avec_UART+0x17c>)
 80062e0:	a802      	add	r0, sp, #8
 80062e2:	f7f9 ff4d 	bl	8000180 <strcmp>
 80062e6:	4604      	mov	r4, r0
 80062e8:	b9c8      	cbnz	r0, 800631e <Synchro_Avec_UART+0x96>
			xSemaphoreTake(MutexTab,portMAX_DELAY);
 80062ea:	4603      	mov	r3, r0
 80062ec:	4601      	mov	r1, r0
 80062ee:	f04f 32ff 	mov.w	r2, #4294967295
 80062f2:	6828      	ldr	r0, [r5, #0]
 80062f4:	f7fe fa30 	bl	8004758 <xQueueGenericReceive>
			angle=Tab.buffer[Tab.indexW-1];
 80062f8:	4a43      	ldr	r2, [pc, #268]	; (8006408 <Synchro_Avec_UART+0x180>)
			xSemaphoreGive(MutexTab);
 80062fa:	4621      	mov	r1, r4
			angle=Tab.buffer[Tab.indexW-1];
 80062fc:	f8d2 3190 	ldr.w	r3, [r2, #400]	; 0x190
			xSemaphoreGive(MutexTab);
 8006300:	6828      	ldr	r0, [r5, #0]
			angle=Tab.buffer[Tab.indexW-1];
 8006302:	3b01      	subs	r3, #1
 8006304:	f852 7023 	ldr.w	r7, [r2, r3, lsl #2]
			xSemaphoreGive(MutexTab);
 8006308:	4623      	mov	r3, r4
 800630a:	4622      	mov	r2, r4
 800630c:	f7fd ff4e 	bl	80041ac <xQueueGenericSend>
			sprintf(text,"%ld",angle);
 8006310:	463a      	mov	r2, r7
 8006312:	493e      	ldr	r1, [pc, #248]	; (800640c <Synchro_Avec_UART+0x184>)
 8006314:	a805      	add	r0, sp, #20
 8006316:	f000 fb87 	bl	8006a28 <siprintf>
			MESN_UART_PutString_Poll((uint8_t *)text);
 800631a:	a805      	add	r0, sp, #20
 800631c:	e7d9      	b.n	80062d2 <Synchro_Avec_UART+0x4a>
		else if(strcmp(commande,"dump")==0){
 800631e:	493c      	ldr	r1, [pc, #240]	; (8006410 <Synchro_Avec_UART+0x188>)
 8006320:	a802      	add	r0, sp, #8
 8006322:	f7f9 ff2d 	bl	8000180 <strcmp>
 8006326:	4604      	mov	r4, r0
 8006328:	bba0      	cbnz	r0, 8006394 <Synchro_Avec_UART+0x10c>
			xSemaphoreTake(MutexTab,portMAX_DELAY);
 800632a:	4603      	mov	r3, r0
 800632c:	4601      	mov	r1, r0
 800632e:	f04f 32ff 	mov.w	r2, #4294967295
 8006332:	6828      	ldr	r0, [r5, #0]
 8006334:	f7fe fa10 	bl	8004758 <xQueueGenericReceive>

			// On fait une copie du plus ancien au plus recent

			Tab.indexR=Tab.indexW;
 8006338:	4933      	ldr	r1, [pc, #204]	; (8006408 <Synchro_Avec_UART+0x180>)
			for(int i=0;i<BufferSize;i++){
 800633a:	4622      	mov	r2, r4
 800633c:	468e      	mov	lr, r1
			Tab.indexR=Tab.indexW;
 800633e:	f8d1 3190 	ldr.w	r3, [r1, #400]	; 0x190
				tableau[i]=Tab.buffer[Tab.indexR];
 8006342:	af08      	add	r7, sp, #32
 8006344:	f85e 0023 	ldr.w	r0, [lr, r3, lsl #2]
				Tab.indexR++;
 8006348:	3301      	adds	r3, #1
				if(Tab.indexR == BufferSize){
					Tab.indexR = 0;
 800634a:	2b64      	cmp	r3, #100	; 0x64
				tableau[i]=Tab.buffer[Tab.indexR];
 800634c:	f847 0022 	str.w	r0, [r7, r2, lsl #2]
			for(int i=0;i<BufferSize;i++){
 8006350:	f102 0201 	add.w	r2, r2, #1
					Tab.indexR = 0;
 8006354:	bf08      	it	eq
 8006356:	2300      	moveq	r3, #0
			for(int i=0;i<BufferSize;i++){
 8006358:	2a64      	cmp	r2, #100	; 0x64
 800635a:	d1f3      	bne.n	8006344 <Synchro_Avec_UART+0xbc>
 800635c:	f8c1 3194 	str.w	r3, [r1, #404]	; 0x194
				}
			}

			//rendre le mutex
			xSemaphoreGive(MutexTab);
 8006360:	2300      	movs	r3, #0
 8006362:	6828      	ldr	r0, [r5, #0]
 8006364:	461a      	mov	r2, r3
 8006366:	4619      	mov	r1, r3
 8006368:	f7fd ff20 	bl	80041ac <xQueueGenericSend>

			// On fait l'affichage du tableau sans le mutex comme a on laisse les autres taches s'actualise
			for(int i=0;i<BufferSize;i++){
				sprintf(text,"%ld",tableau[i]);
 800636c:	f8df 909c 	ldr.w	r9, [pc, #156]	; 800640c <Synchro_Avec_UART+0x184>
				MESN_UART_PutString_Poll((uint8_t *)text);
				MESN_UART_PutString_Poll((uint8_t *)"\r\n");
 8006370:	f8df 8078 	ldr.w	r8, [pc, #120]	; 80063ec <Synchro_Avec_UART+0x164>
				sprintf(text,"%ld",tableau[i]);
 8006374:	f857 2024 	ldr.w	r2, [r7, r4, lsl #2]
 8006378:	4649      	mov	r1, r9
 800637a:	a805      	add	r0, sp, #20
 800637c:	f000 fb54 	bl	8006a28 <siprintf>
				MESN_UART_PutString_Poll((uint8_t *)text);
 8006380:	a805      	add	r0, sp, #20
 8006382:	f7fb f91d 	bl	80015c0 <MESN_UART_PutString_Poll>
			for(int i=0;i<BufferSize;i++){
 8006386:	3401      	adds	r4, #1
				MESN_UART_PutString_Poll((uint8_t *)"\r\n");
 8006388:	4640      	mov	r0, r8
 800638a:	f7fb f919 	bl	80015c0 <MESN_UART_PutString_Poll>
			for(int i=0;i<BufferSize;i++){
 800638e:	2c64      	cmp	r4, #100	; 0x64
 8006390:	d1f0      	bne.n	8006374 <Synchro_Avec_UART+0xec>
 8006392:	e784      	b.n	800629e <Synchro_Avec_UART+0x16>
			}
		}
		else if(strcmp(commande,"stream")==0){
 8006394:	491f      	ldr	r1, [pc, #124]	; (8006414 <Synchro_Avec_UART+0x18c>)
 8006396:	a802      	add	r0, sp, #8
 8006398:	f7f9 fef2 	bl	8000180 <strcmp>
 800639c:	bb08      	cbnz	r0, 80063e2 <Synchro_Avec_UART+0x15a>

			// Si la commande est stream alors on affiche en continu la valeur de l'angle

			do{
				// attente l'angle
			xQueueReceive( queue23,&AngleCourant,portMAX_DELAY);
 800639e:	f8df 8080 	ldr.w	r8, [pc, #128]	; 8006420 <Synchro_Avec_UART+0x198>

			// changer le type de l'angle
			sprintf(text,"%ld",AngleCourant);
 80063a2:	4f1a      	ldr	r7, [pc, #104]	; (800640c <Synchro_Avec_UART+0x184>)
			//Envoie cette angle sur l'UART
			MESN_UART_PutString_Poll((uint8_t *)text);
			MESN_UART_PutString_Poll((uint8_t *)"\r\n");
 80063a4:	4c11      	ldr	r4, [pc, #68]	; (80063ec <Synchro_Avec_UART+0x164>)
			xQueueReceive( queue23,&AngleCourant,portMAX_DELAY);
 80063a6:	2300      	movs	r3, #0
 80063a8:	f04f 32ff 	mov.w	r2, #4294967295
 80063ac:	a901      	add	r1, sp, #4
 80063ae:	f8d8 0000 	ldr.w	r0, [r8]
 80063b2:	f7fe f9d1 	bl	8004758 <xQueueGenericReceive>
			sprintf(text,"%ld",AngleCourant);
 80063b6:	9a01      	ldr	r2, [sp, #4]
 80063b8:	4639      	mov	r1, r7
 80063ba:	a805      	add	r0, sp, #20
 80063bc:	f000 fb34 	bl	8006a28 <siprintf>
			MESN_UART_PutString_Poll((uint8_t *)text);
 80063c0:	a805      	add	r0, sp, #20
 80063c2:	f7fb f8fd 	bl	80015c0 <MESN_UART_PutString_Poll>
			MESN_UART_PutString_Poll((uint8_t *)"\r\n");
 80063c6:	4620      	mov	r0, r4
 80063c8:	f7fb f8fa 	bl	80015c0 <MESN_UART_PutString_Poll>

			//attente 10ms pour la nouvelle valeur de l'angle car chaque 10ms on a une nouvelle valeur de l'angle
			MESN_UART_GetString((uint8_t *)ref,10);
 80063cc:	210a      	movs	r1, #10
 80063ce:	4668      	mov	r0, sp
 80063d0:	f7fb f912 	bl	80015f8 <MESN_UART_GetString>

			// On sort de ce mode si on appuie sur 'q'
			// cette boucle teste si on a recue un q on sort si non on reste dans ce mode
			}
			while(strcmp(ref,"q")!=0);
 80063d4:	4910      	ldr	r1, [pc, #64]	; (8006418 <Synchro_Avec_UART+0x190>)
 80063d6:	4668      	mov	r0, sp
 80063d8:	f7f9 fed2 	bl	8000180 <strcmp>
 80063dc:	2800      	cmp	r0, #0
 80063de:	d1e2      	bne.n	80063a6 <Synchro_Avec_UART+0x11e>
 80063e0:	e75d      	b.n	800629e <Synchro_Avec_UART+0x16>
		}
		else{
			// Si la commande n'existe pas dans le menu on affiche commande n'existe pas
			MESN_UART_PutString_Poll((uint8_t *)"Commande n'exite pas essayer help pour plus d'information");
 80063e2:	480e      	ldr	r0, [pc, #56]	; (800641c <Synchro_Avec_UART+0x194>)
 80063e4:	e775      	b.n	80062d2 <Synchro_Avec_UART+0x4a>
 80063e6:	bf00      	nop
 80063e8:	080083a9 	.word	0x080083a9
 80063ec:	080083e6 	.word	0x080083e6
 80063f0:	080083e9 	.word	0x080083e9
 80063f4:	20003df4 	.word	0x20003df4
 80063f8:	080083ee 	.word	0x080083ee
 80063fc:	0800841c 	.word	0x0800841c
 8006400:	08008451 	.word	0x08008451
 8006404:	08008483 	.word	0x08008483
 8006408:	20003c58 	.word	0x20003c58
 800640c:	08008488 	.word	0x08008488
 8006410:	0800848c 	.word	0x0800848c
 8006414:	08008491 	.word	0x08008491
 8006418:	08008498 	.word	0x08008498
 800641c:	0800849a 	.word	0x0800849a
 8006420:	20003c50 	.word	0x20003c50

08006424 <vApplicationStackOverflowHook>:
{
 8006424:	b510      	push	{r4, lr}
 8006426:	460c      	mov	r4, r1
	MESN_UART_PutString_Poll((uint8_t*)"\r\nERROR : stack overflow from task");
 8006428:	4803      	ldr	r0, [pc, #12]	; (8006438 <vApplicationStackOverflowHook+0x14>)
 800642a:	f7fb f8c9 	bl	80015c0 <MESN_UART_PutString_Poll>
	MESN_UART_PutString_Poll((uint8_t*)pcTaskName);
 800642e:	4620      	mov	r0, r4
 8006430:	f7fb f8c6 	bl	80015c0 <MESN_UART_PutString_Poll>
 8006434:	e7fe      	b.n	8006434 <vApplicationStackOverflowHook+0x10>
 8006436:	bf00      	nop
 8006438:	08008510 	.word	0x08008510

0800643c <vApplicationMallocFailedHook>:
{
 800643c:	b508      	push	{r3, lr}
	MESN_UART_PutString_Poll((uint8_t*)"\r\nERROR : Heap full!");
 800643e:	4802      	ldr	r0, [pc, #8]	; (8006448 <vApplicationMallocFailedHook+0xc>)
 8006440:	f7fb f8be 	bl	80015c0 <MESN_UART_PutString_Poll>
 8006444:	e7fe      	b.n	8006444 <vApplicationMallocFailedHook+0x8>
 8006446:	bf00      	nop
 8006448:	080084fb 	.word	0x080084fb

0800644c <MX_FREERTOS_Init>:
       Tab.eltNb=0;// nombre d'elements qui sert pas  grande chause dans cette application
 800644c:	2300      	movs	r3, #0
       for(int i=0;i<BufferSize;i++)Tab.buffer[i]=0;//initialisation du Tableau pour la commande dump pour eviter le probleme de l'appel de cette commande avant 1s
 800644e:	4619      	mov	r1, r3
void MX_FREERTOS_Init(void) {
 8006450:	b570      	push	{r4, r5, r6, lr}
       Tab.eltNb=0;// nombre d'elements qui sert pas  grande chause dans cette application
 8006452:	4a26      	ldr	r2, [pc, #152]	; (80064ec <MX_FREERTOS_Init+0xa0>)
void MX_FREERTOS_Init(void) {
 8006454:	b090      	sub	sp, #64	; 0x40
       Tab.eltNb=0;// nombre d'elements qui sert pas  grande chause dans cette application
 8006456:	f8c2 3198 	str.w	r3, [r2, #408]	; 0x198
       Tab.indexR=0;// index de lecture
 800645a:	f8c2 3194 	str.w	r3, [r2, #404]	; 0x194
       Tab.indexW=0;// index d'ecriture
 800645e:	f8c2 3190 	str.w	r3, [r2, #400]	; 0x190
       for(int i=0;i<BufferSize;i++)Tab.buffer[i]=0;//initialisation du Tableau pour la commande dump pour eviter le probleme de l'appel de cette commande avant 1s
 8006462:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8006466:	3301      	adds	r3, #1
 8006468:	2b64      	cmp	r3, #100	; 0x64
 800646a:	d1fa      	bne.n	8006462 <MX_FREERTOS_Init+0x16>
  MutexGPIO=xSemaphoreCreateMutex();// creation d'un mutex qui protege le GPIO
 800646c:	2001      	movs	r0, #1
 800646e:	f7fd ffeb 	bl	8004448 <xQueueCreateMutex>
 8006472:	4b1f      	ldr	r3, [pc, #124]	; (80064f0 <MX_FREERTOS_Init+0xa4>)
  osThreadDef(defaultTask, StartDefaultTask, osPriorityHigh , 0, 256);
 8006474:	4c1f      	ldr	r4, [pc, #124]	; (80064f4 <MX_FREERTOS_Init+0xa8>)
  MutexGPIO=xSemaphoreCreateMutex();// creation d'un mutex qui protege le GPIO
 8006476:	6018      	str	r0, [r3, #0]
  MutexTab=xSemaphoreCreateMutex();// creation d'un mutex qui protege le tableau
 8006478:	2001      	movs	r0, #1
 800647a:	f7fd ffe5 	bl	8004448 <xQueueCreateMutex>
 800647e:	4b1e      	ldr	r3, [pc, #120]	; (80064f8 <MX_FREERTOS_Init+0xac>)
  osThreadDef(defaultTask, StartDefaultTask, osPriorityHigh , 0, 256);
 8006480:	ae01      	add	r6, sp, #4
  MutexTab=xSemaphoreCreateMutex();// creation d'un mutex qui protege le tableau
 8006482:	6018      	str	r0, [r3, #0]
  osThreadDef(defaultTask, StartDefaultTask, osPriorityHigh , 0, 256);
 8006484:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006486:	4625      	mov	r5, r4
 8006488:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800648a:	f855 3b04 	ldr.w	r3, [r5], #4
  defaultTaskHandle1 = osThreadCreate(osThread(defaultTask), NULL);
 800648e:	2100      	movs	r1, #0
 8006490:	a801      	add	r0, sp, #4
  osThreadDef(defaultTask, StartDefaultTask, osPriorityHigh , 0, 256);
 8006492:	6033      	str	r3, [r6, #0]
  defaultTaskHandle1 = osThreadCreate(osThread(defaultTask), NULL);
 8006494:	f7fd fa84 	bl	80039a0 <osThreadCreate>
 8006498:	4b18      	ldr	r3, [pc, #96]	; (80064fc <MX_FREERTOS_Init+0xb0>)
  osThreadDef(SaveTask, SaveTask, osPriorityNormal , 0, 256);
 800649a:	ae06      	add	r6, sp, #24
  defaultTaskHandle1 = osThreadCreate(osThread(defaultTask), NULL);
 800649c:	6018      	str	r0, [r3, #0]
  osThreadDef(SaveTask, SaveTask, osPriorityNormal , 0, 256);
 800649e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80064a0:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80064a2:	682b      	ldr	r3, [r5, #0]
   defaultTaskHandle2 = osThreadCreate(osThread(SaveTask), NULL);
 80064a4:	2100      	movs	r1, #0
 80064a6:	a806      	add	r0, sp, #24
  osThreadDef(SaveTask, SaveTask, osPriorityNormal , 0, 256);
 80064a8:	6033      	str	r3, [r6, #0]
   defaultTaskHandle2 = osThreadCreate(osThread(SaveTask), NULL);
 80064aa:	f7fd fa79 	bl	80039a0 <osThreadCreate>
 80064ae:	4b14      	ldr	r3, [pc, #80]	; (8006500 <MX_FREERTOS_Init+0xb4>)
   osThreadDef(Synchro_Avec_UART, Synchro_Avec_UART, osPriorityLow , 0, 512);// 512 octets pour pouvoir declarer un tableau local de taille 100 de type int32_t
 80064b0:	ad0b      	add	r5, sp, #44	; 0x2c
 80064b2:	3418      	adds	r4, #24
   defaultTaskHandle2 = osThreadCreate(osThread(SaveTask), NULL);
 80064b4:	6018      	str	r0, [r3, #0]
   osThreadDef(Synchro_Avec_UART, Synchro_Avec_UART, osPriorityLow , 0, 512);// 512 octets pour pouvoir declarer un tableau local de taille 100 de type int32_t
 80064b6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80064b8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80064ba:	6823      	ldr	r3, [r4, #0]
      defaultTaskHandle3 = osThreadCreate(osThread(Synchro_Avec_UART), NULL);
 80064bc:	2100      	movs	r1, #0
 80064be:	a80b      	add	r0, sp, #44	; 0x2c
   osThreadDef(Synchro_Avec_UART, Synchro_Avec_UART, osPriorityLow , 0, 512);// 512 octets pour pouvoir declarer un tableau local de taille 100 de type int32_t
 80064c0:	602b      	str	r3, [r5, #0]
      defaultTaskHandle3 = osThreadCreate(osThread(Synchro_Avec_UART), NULL);
 80064c2:	f7fd fa6d 	bl	80039a0 <osThreadCreate>
 80064c6:	4b0f      	ldr	r3, [pc, #60]	; (8006504 <MX_FREERTOS_Init+0xb8>)
  queue12 = xQueueCreate(60,sizeof(int32_t));//queue entre task1 et task2
 80064c8:	2200      	movs	r2, #0
      defaultTaskHandle3 = osThreadCreate(osThread(Synchro_Avec_UART), NULL);
 80064ca:	6018      	str	r0, [r3, #0]
  queue12 = xQueueCreate(60,sizeof(int32_t));//queue entre task1 et task2
 80064cc:	2104      	movs	r1, #4
 80064ce:	203c      	movs	r0, #60	; 0x3c
 80064d0:	f7fd fdf8 	bl	80040c4 <xQueueGenericCreate>
 80064d4:	4b0c      	ldr	r3, [pc, #48]	; (8006508 <MX_FREERTOS_Init+0xbc>)
  queue23 = xQueueCreate(1,sizeof(int32_t));//queue entre task2 et task3
 80064d6:	2200      	movs	r2, #0
  queue12 = xQueueCreate(60,sizeof(int32_t));//queue entre task1 et task2
 80064d8:	6018      	str	r0, [r3, #0]
  queue23 = xQueueCreate(1,sizeof(int32_t));//queue entre task2 et task3
 80064da:	2104      	movs	r1, #4
 80064dc:	2001      	movs	r0, #1
 80064de:	f7fd fdf1 	bl	80040c4 <xQueueGenericCreate>
 80064e2:	4b0a      	ldr	r3, [pc, #40]	; (800650c <MX_FREERTOS_Init+0xc0>)
 80064e4:	6018      	str	r0, [r3, #0]
}
 80064e6:	b010      	add	sp, #64	; 0x40
 80064e8:	bd70      	pop	{r4, r5, r6, pc}
 80064ea:	bf00      	nop
 80064ec:	20003c58 	.word	0x20003c58
 80064f0:	20003c4c 	.word	0x20003c4c
 80064f4:	080078c0 	.word	0x080078c0
 80064f8:	20003df4 	.word	0x20003df4
 80064fc:	20003c54 	.word	0x20003c54
 8006500:	20003c40 	.word	0x20003c40
 8006504:	20003c48 	.word	0x20003c48
 8006508:	20003c44 	.word	0x20003c44
 800650c:	20003c50 	.word	0x20003c50

08006510 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8006510:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006512:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006514:	2214      	movs	r2, #20
 8006516:	2100      	movs	r1, #0
 8006518:	a803      	add	r0, sp, #12
 800651a:	f000 fa7c 	bl	8006a16 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800651e:	4b1b      	ldr	r3, [pc, #108]	; (800658c <MX_GPIO_Init+0x7c>)
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8006520:	4f1b      	ldr	r7, [pc, #108]	; (8006590 <MX_GPIO_Init+0x80>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006522:	69da      	ldr	r2, [r3, #28]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);
 8006524:	4d1b      	ldr	r5, [pc, #108]	; (8006594 <MX_GPIO_Init+0x84>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006526:	f042 0201 	orr.w	r2, r2, #1
 800652a:	61da      	str	r2, [r3, #28]
 800652c:	69da      	ldr	r2, [r3, #28]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 800652e:	4638      	mov	r0, r7
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006530:	f002 0201 	and.w	r2, r2, #1
 8006534:	9201      	str	r2, [sp, #4]
 8006536:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006538:	69da      	ldr	r2, [r3, #28]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 800653a:	2120      	movs	r1, #32
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800653c:	f042 0202 	orr.w	r2, r2, #2
 8006540:	61da      	str	r2, [r3, #28]
 8006542:	69db      	ldr	r3, [r3, #28]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8006544:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006546:	f003 0302 	and.w	r3, r3, #2
 800654a:	9302      	str	r3, [sp, #8]
 800654c:	9b02      	ldr	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 800654e:	f7fb fb3b 	bl	8001bc8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);
 8006552:	2200      	movs	r2, #0
 8006554:	4628      	mov	r0, r5
 8006556:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 800655a:	f7fb fb35 	bl	8001bc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800655e:	2400      	movs	r4, #0
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8006560:	2320      	movs	r3, #32
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006562:	2601      	movs	r6, #1
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006564:	a903      	add	r1, sp, #12
 8006566:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8006568:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800656a:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800656c:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800656e:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006570:	f7fb fa58 	bl	8001a24 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB11 */
	GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8006574:	f44f 6340 	mov.w	r3, #3072	; 0xc00
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006578:	a903      	add	r1, sp, #12
 800657a:	4628      	mov	r0, r5
	GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800657c:	9303      	str	r3, [sp, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800657e:	9604      	str	r6, [sp, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006580:	9405      	str	r4, [sp, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006582:	9406      	str	r4, [sp, #24]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006584:	f7fb fa4e 	bl	8001a24 <HAL_GPIO_Init>

}
 8006588:	b009      	add	sp, #36	; 0x24
 800658a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800658c:	40023800 	.word	0x40023800
 8006590:	40020000 	.word	0x40020000
 8006594:	40020400 	.word	0x40020400

08006598 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8006598:	b510      	push	{r4, lr}
 800659a:	b092      	sub	sp, #72	; 0x48
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800659c:	2234      	movs	r2, #52	; 0x34
 800659e:	2100      	movs	r1, #0
 80065a0:	a805      	add	r0, sp, #20
 80065a2:	f000 fa38 	bl	8006a16 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80065a6:	2100      	movs	r1, #0
 80065a8:	2214      	movs	r2, #20
 80065aa:	4668      	mov	r0, sp
 80065ac:	f000 fa33 	bl	8006a16 <memset>

  /**Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80065b0:	4a11      	ldr	r2, [pc, #68]	; (80065f8 <SystemClock_Config+0x60>)
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80065b2:	2400      	movs	r4, #0
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80065b4:	6813      	ldr	r3, [r2, #0]
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL3;
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80065b6:	a805      	add	r0, sp, #20
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80065b8:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 80065bc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80065c0:	6013      	str	r3, [r2, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80065c2:	2302      	movs	r3, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80065c4:	2201      	movs	r2, #1
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80065c6:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80065c8:	9208      	str	r2, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80065ca:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80065cc:	2210      	movs	r2, #16
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 80065ce:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80065d2:	9209      	str	r2, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 80065d4:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80065d6:	940f      	str	r4, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL3;
 80065d8:	9410      	str	r4, [sp, #64]	; 0x40
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80065da:	f7fc fa91 	bl	8002b00 <HAL_RCC_OscConfig>
  }
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80065de:	220f      	movs	r2, #15
 80065e0:	2303      	movs	r3, #3
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80065e2:	4621      	mov	r1, r4
 80065e4:	4668      	mov	r0, sp
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80065e6:	e88d 000c 	stmia.w	sp, {r2, r3}
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80065ea:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80065ec:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80065ee:	9404      	str	r4, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80065f0:	f7fc fe20 	bl	8003234 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 80065f4:	b012      	add	sp, #72	; 0x48
 80065f6:	bd10      	pop	{r4, pc}
 80065f8:	40007000 	.word	0x40007000

080065fc <main>:
{
 80065fc:	b508      	push	{r3, lr}
  HAL_Init();
 80065fe:	f7fb f973 	bl	80018e8 <HAL_Init>
  SystemClock_Config();
 8006602:	f7ff ffc9 	bl	8006598 <SystemClock_Config>
  MX_GPIO_Init();
 8006606:	f7ff ff83 	bl	8006510 <MX_GPIO_Init>
  MX_TIM10_Init();
 800660a:	f000 f8d3 	bl	80067b4 <MX_TIM10_Init>
  MX_FREERTOS_Init();
 800660e:	f7ff ff1d 	bl	800644c <MX_FREERTOS_Init>
  osKernelStart();
 8006612:	f7fd f9b9 	bl	8003988 <osKernelStart>
 8006616:	e7fe      	b.n	8006616 <main+0x1a>

08006618 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8006618:	6802      	ldr	r2, [r0, #0]
 800661a:	4b03      	ldr	r3, [pc, #12]	; (8006628 <HAL_TIM_PeriodElapsedCallback+0x10>)
 800661c:	429a      	cmp	r2, r3
 800661e:	d101      	bne.n	8006624 <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
 8006620:	f7fb b96e 	b.w	8001900 <HAL_IncTick>
 8006624:	4770      	bx	lr
 8006626:	bf00      	nop
 8006628:	40001000 	.word	0x40001000

0800662c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800662c:	4770      	bx	lr
	...

08006630 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006630:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 8006632:	4b12      	ldr	r3, [pc, #72]	; (800667c <HAL_MspInit+0x4c>)
  __HAL_RCC_SYSCFG_CLK_ENABLE();
  __HAL_RCC_PWR_CLK_ENABLE();

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8006634:	210f      	movs	r1, #15
  __HAL_RCC_COMP_CLK_ENABLE();
 8006636:	6a5a      	ldr	r2, [r3, #36]	; 0x24
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8006638:	f06f 0001 	mvn.w	r0, #1
  __HAL_RCC_COMP_CLK_ENABLE();
 800663c:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8006640:	625a      	str	r2, [r3, #36]	; 0x24
 8006642:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006644:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8006648:	9201      	str	r2, [sp, #4]
 800664a:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800664c:	6a1a      	ldr	r2, [r3, #32]
 800664e:	f042 0201 	orr.w	r2, r2, #1
 8006652:	621a      	str	r2, [r3, #32]
 8006654:	6a1a      	ldr	r2, [r3, #32]
 8006656:	f002 0201 	and.w	r2, r2, #1
 800665a:	9202      	str	r2, [sp, #8]
 800665c:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800665e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006660:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8006664:	625a      	str	r2, [r3, #36]	; 0x24
 8006666:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8006668:	2200      	movs	r2, #0
  __HAL_RCC_PWR_CLK_ENABLE();
 800666a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800666e:	9303      	str	r3, [sp, #12]
 8006670:	9b03      	ldr	r3, [sp, #12]
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8006672:	f7fb f973 	bl	800195c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006676:	b005      	add	sp, #20
 8006678:	f85d fb04 	ldr.w	pc, [sp], #4
 800667c:	40023800 	.word	0x40023800

08006680 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006680:	b510      	push	{r4, lr}
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_IRQn, TickPriority ,0); 
 8006682:	4601      	mov	r1, r0
{
 8006684:	b088      	sub	sp, #32
  HAL_NVIC_SetPriority(TIM6_IRQn, TickPriority ,0); 
 8006686:	2200      	movs	r2, #0
 8006688:	202b      	movs	r0, #43	; 0x2b
 800668a:	f7fb f967 	bl	800195c <HAL_NVIC_SetPriority>
  
  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_IRQn); 
 800668e:	202b      	movs	r0, #43	; 0x2b
 8006690:	f7fb f998 	bl	80019c4 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8006694:	4b14      	ldr	r3, [pc, #80]	; (80066e8 <HAL_InitTick+0x68>)
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8006696:	a901      	add	r1, sp, #4
  __HAL_RCC_TIM6_CLK_ENABLE();
 8006698:	6a5a      	ldr	r2, [r3, #36]	; 0x24
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800669a:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM6_CLK_ENABLE();
 800669c:	f042 0210 	orr.w	r2, r2, #16
 80066a0:	625a      	str	r2, [r3, #36]	; 0x24
 80066a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
  
  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80066a4:	4c11      	ldr	r4, [pc, #68]	; (80066ec <HAL_InitTick+0x6c>)
  __HAL_RCC_TIM6_CLK_ENABLE();
 80066a6:	f003 0310 	and.w	r3, r3, #16
 80066aa:	9302      	str	r3, [sp, #8]
 80066ac:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80066ae:	f7fc feb7 	bl	8003420 <HAL_RCC_GetClockConfig>
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80066b2:	f7fc fe9d 	bl	80033f0 <HAL_RCC_GetPCLK1Freq>
  htim6.Instance = TIM6;
 80066b6:	4b0e      	ldr	r3, [pc, #56]	; (80066f0 <HAL_InitTick+0x70>)
 80066b8:	6023      	str	r3, [r4, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000 / 1000) - 1;
 80066ba:	f240 33e7 	movw	r3, #999	; 0x3e7
 80066be:	60e3      	str	r3, [r4, #12]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 80066c0:	4b0c      	ldr	r3, [pc, #48]	; (80066f4 <HAL_InitTick+0x74>)
 80066c2:	fbb0 f0f3 	udiv	r0, r0, r3
  htim6.Init.Prescaler = uwPrescalerValue;
  htim6.Init.ClockDivision = 0;
 80066c6:	2300      	movs	r3, #0
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 80066c8:	3801      	subs	r0, #1
  htim6.Init.Prescaler = uwPrescalerValue;
 80066ca:	6060      	str	r0, [r4, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80066cc:	4620      	mov	r0, r4
  htim6.Init.ClockDivision = 0;
 80066ce:	6123      	str	r3, [r4, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80066d0:	60a3      	str	r3, [r4, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80066d2:	f7fc ff3f 	bl	8003554 <HAL_TIM_Base_Init>
 80066d6:	b920      	cbnz	r0, 80066e2 <HAL_InitTick+0x62>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 80066d8:	4620      	mov	r0, r4
 80066da:	f7fc ff55 	bl	8003588 <HAL_TIM_Base_Start_IT>
  }
  
  /* Return function status */
  return HAL_ERROR;
}
 80066de:	b008      	add	sp, #32
 80066e0:	bd10      	pop	{r4, pc}
  return HAL_ERROR;
 80066e2:	2001      	movs	r0, #1
 80066e4:	e7fb      	b.n	80066de <HAL_InitTick+0x5e>
 80066e6:	bf00      	nop
 80066e8:	40023800 	.word	0x40023800
 80066ec:	20003df8 	.word	0x20003df8
 80066f0:	40001000 	.word	0x40001000
 80066f4:	000f4240 	.word	0x000f4240

080066f8 <NMI_Handler>:
 80066f8:	4770      	bx	lr

080066fa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80066fa:	e7fe      	b.n	80066fa <HardFault_Handler>

080066fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80066fc:	e7fe      	b.n	80066fc <MemManage_Handler>

080066fe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80066fe:	e7fe      	b.n	80066fe <BusFault_Handler>

08006700 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006700:	e7fe      	b.n	8006700 <UsageFault_Handler>

08006702 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006702:	4770      	bx	lr

08006704 <TIM6_IRQHandler>:
void TIM6_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8006704:	4801      	ldr	r0, [pc, #4]	; (800670c <TIM6_IRQHandler+0x8>)
 8006706:	f7fd b8b9 	b.w	800387c <HAL_TIM_IRQHandler>
 800670a:	bf00      	nop
 800670c:	20003df8 	.word	0x20003df8

08006710 <SystemInit>:
  * @retval None
  */
void SystemInit (void)
{
  /*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100;
 8006710:	4b0e      	ldr	r3, [pc, #56]	; (800674c <SystemInit+0x3c>)
 8006712:	681a      	ldr	r2, [r3, #0]
 8006714:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006718:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t)0x88FFC00C;
 800671a:	6899      	ldr	r1, [r3, #8]
 800671c:	4a0c      	ldr	r2, [pc, #48]	; (8006750 <SystemInit+0x40>)
 800671e:	400a      	ands	r2, r1
 8006720:	609a      	str	r2, [r3, #8]
  
  /*!< Reset HSION, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xEEFEFFFE;
 8006722:	681a      	ldr	r2, [r3, #0]
 8006724:	f022 5288 	bic.w	r2, r2, #285212672	; 0x11000000
 8006728:	f022 1201 	bic.w	r2, r2, #65537	; 0x10001
 800672c:	601a      	str	r2, [r3, #0]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800672e:	681a      	ldr	r2, [r3, #0]
 8006730:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006734:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFF;
 8006736:	689a      	ldr	r2, [r3, #8]
 8006738:	f422 027d 	bic.w	r2, r2, #16580608	; 0xfd0000
 800673c:	609a      	str	r2, [r3, #8]

  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 800673e:	2200      	movs	r2, #0
 8006740:	60da      	str	r2, [r3, #12]
#endif /* DATA_IN_ExtSRAM */
    
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8006742:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006746:	4b03      	ldr	r3, [pc, #12]	; (8006754 <SystemInit+0x44>)
 8006748:	609a      	str	r2, [r3, #8]
 800674a:	4770      	bx	lr
 800674c:	40023800 	.word	0x40023800
 8006750:	88ffc00c 	.word	0x88ffc00c
 8006754:	e000ed00 	.word	0xe000ed00

08006758 <HAL_TIM_Base_MspInit>:
}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM10)
 8006758:	6802      	ldr	r2, [r0, #0]
 800675a:	4b08      	ldr	r3, [pc, #32]	; (800677c <HAL_TIM_Base_MspInit+0x24>)
{
 800675c:	b082      	sub	sp, #8
  if(tim_baseHandle->Instance==TIM10)
 800675e:	429a      	cmp	r2, r3
 8006760:	d10a      	bne.n	8006778 <HAL_TIM_Base_MspInit+0x20>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* TIM10 clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 8006762:	f503 3396 	add.w	r3, r3, #76800	; 0x12c00
 8006766:	6a1a      	ldr	r2, [r3, #32]
 8006768:	f042 0208 	orr.w	r2, r2, #8
 800676c:	621a      	str	r2, [r3, #32]
 800676e:	6a1b      	ldr	r3, [r3, #32]
 8006770:	f003 0308 	and.w	r3, r3, #8
 8006774:	9301      	str	r3, [sp, #4]
 8006776:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }
}
 8006778:	b002      	add	sp, #8
 800677a:	4770      	bx	lr
 800677c:	40010c00 	.word	0x40010c00

08006780 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8006780:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(timHandle->Instance==TIM10)
 8006782:	6802      	ldr	r2, [r0, #0]
 8006784:	4b09      	ldr	r3, [pc, #36]	; (80067ac <HAL_TIM_MspPostInit+0x2c>)
 8006786:	429a      	cmp	r2, r3
 8006788:	d10d      	bne.n	80067a6 <HAL_TIM_MspPostInit+0x26>
  /* USER CODE END TIM10_MspPostInit 0 */
  
    /**TIM10 GPIO Configuration    
    PB12     ------> TIM10_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800678a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800678e:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006790:	2302      	movs	r3, #2
 8006792:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006794:	2300      	movs	r3, #0
 8006796:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006798:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 800679a:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800679c:	a901      	add	r1, sp, #4
 800679e:	4804      	ldr	r0, [pc, #16]	; (80067b0 <HAL_TIM_MspPostInit+0x30>)
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 80067a0:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80067a2:	f7fb f93f 	bl	8001a24 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM10_MspPostInit 1 */

  /* USER CODE END TIM10_MspPostInit 1 */
  }

}
 80067a6:	b007      	add	sp, #28
 80067a8:	f85d fb04 	ldr.w	pc, [sp], #4
 80067ac:	40010c00 	.word	0x40010c00
 80067b0:	40020400 	.word	0x40020400

080067b4 <MX_TIM10_Init>:
  htim10.Instance = TIM10;
 80067b4:	481b      	ldr	r0, [pc, #108]	; (8006824 <MX_TIM10_Init+0x70>)
 80067b6:	4b1c      	ldr	r3, [pc, #112]	; (8006828 <MX_TIM10_Init+0x74>)
{
 80067b8:	b500      	push	{lr}
  htim10.Init.Period = 800;
 80067ba:	f44f 7248 	mov.w	r2, #800	; 0x320
  htim10.Instance = TIM10;
 80067be:	6003      	str	r3, [r0, #0]
  htim10.Init.Prescaler = 0;
 80067c0:	2300      	movs	r3, #0
{
 80067c2:	b08b      	sub	sp, #44	; 0x2c
  htim10.Init.Prescaler = 0;
 80067c4:	6043      	str	r3, [r0, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80067c6:	6083      	str	r3, [r0, #8]
  htim10.Init.Period = 800;
 80067c8:	60c2      	str	r2, [r0, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80067ca:	6103      	str	r3, [r0, #16]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80067cc:	f7fc fec2 	bl	8003554 <HAL_TIM_Base_Init>
 80067d0:	b108      	cbz	r0, 80067d6 <MX_TIM10_Init+0x22>
  	Error_Handler();
 80067d2:	f7ff ff2b 	bl	800662c <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80067d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80067da:	a90a      	add	r1, sp, #40	; 0x28
 80067dc:	f841 3d24 	str.w	r3, [r1, #-36]!
  if (HAL_TIM_ConfigClockSource(&htim10, &sClockSourceConfig) != HAL_OK)
 80067e0:	4810      	ldr	r0, [pc, #64]	; (8006824 <MX_TIM10_Init+0x70>)
 80067e2:	f7fc ff8e 	bl	8003702 <HAL_TIM_ConfigClockSource>
 80067e6:	b108      	cbz	r0, 80067ec <MX_TIM10_Init+0x38>
  	Error_Handler();
 80067e8:	f7ff ff20 	bl	800662c <Error_Handler>
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 80067ec:	480d      	ldr	r0, [pc, #52]	; (8006824 <MX_TIM10_Init+0x70>)
 80067ee:	f7fc fed7 	bl	80035a0 <HAL_TIM_PWM_Init>
 80067f2:	b108      	cbz	r0, 80067f8 <MX_TIM10_Init+0x44>
  	Error_Handler();
 80067f4:	f7ff ff1a 	bl	800662c <Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80067f8:	2360      	movs	r3, #96	; 0x60
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80067fa:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80067fc:	9305      	str	r3, [sp, #20]
  sConfigOC.Pulse = 600;
 80067fe:	f44f 7316 	mov.w	r3, #600	; 0x258
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006802:	a905      	add	r1, sp, #20
 8006804:	4807      	ldr	r0, [pc, #28]	; (8006824 <MX_TIM10_Init+0x70>)
  sConfigOC.Pulse = 600;
 8006806:	9306      	str	r3, [sp, #24]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006808:	9207      	str	r2, [sp, #28]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800680a:	9208      	str	r2, [sp, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800680c:	f7fc fef1 	bl	80035f2 <HAL_TIM_PWM_ConfigChannel>
 8006810:	b108      	cbz	r0, 8006816 <MX_TIM10_Init+0x62>
  	Error_Handler();
 8006812:	f7ff ff0b 	bl	800662c <Error_Handler>
  HAL_TIM_MspPostInit(&htim10);
 8006816:	4803      	ldr	r0, [pc, #12]	; (8006824 <MX_TIM10_Init+0x70>)
 8006818:	f7ff ffb2 	bl	8006780 <HAL_TIM_MspPostInit>
}
 800681c:	b00b      	add	sp, #44	; 0x2c
 800681e:	f85d fb04 	ldr.w	pc, [sp], #4
 8006822:	bf00      	nop
 8006824:	20003e30 	.word	0x20003e30
 8006828:	40010c00 	.word	0x40010c00

0800682c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800682c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800682e:	e003      	b.n	8006838 <LoopCopyDataInit>

08006830 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8006830:	4b0b      	ldr	r3, [pc, #44]	; (8006860 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8006832:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8006834:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8006836:	3104      	adds	r1, #4

08006838 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8006838:	480a      	ldr	r0, [pc, #40]	; (8006864 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800683a:	4b0b      	ldr	r3, [pc, #44]	; (8006868 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800683c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800683e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8006840:	d3f6      	bcc.n	8006830 <CopyDataInit>
  ldr r2, =_sbss
 8006842:	4a0a      	ldr	r2, [pc, #40]	; (800686c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8006844:	e002      	b.n	800684c <LoopFillZerobss>

08006846 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8006846:	2300      	movs	r3, #0
  str r3, [r2], #4
 8006848:	f842 3b04 	str.w	r3, [r2], #4

0800684c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800684c:	4b08      	ldr	r3, [pc, #32]	; (8006870 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800684e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8006850:	d3f9      	bcc.n	8006846 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8006852:	f7ff ff5d 	bl	8006710 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006856:	f000 f8af 	bl	80069b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800685a:	f7ff fecf 	bl	80065fc <main>
  bx lr
 800685e:	4770      	bx	lr
  ldr r3, =_sidata
 8006860:	08008594 	.word	0x08008594
  ldr r0, =_sdata
 8006864:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8006868:	200000a4 	.word	0x200000a4
  ldr r2, =_sbss
 800686c:	200000a4 	.word	0x200000a4
  ldr r3, = _ebss
 8006870:	20003e6c 	.word	0x20003e6c

08006874 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8006874:	e7fe      	b.n	8006874 <ADC1_IRQHandler>
	...

08006878 <autoAlgo_angleObs>:
 8006878:	b590      	push	{r4, r7, lr}
 800687a:	b087      	sub	sp, #28
 800687c:	af00      	add	r7, sp, #0
 800687e:	6078      	str	r0, [r7, #4]
 8006880:	6039      	str	r1, [r7, #0]
 8006882:	f04f 0300 	mov.w	r3, #0
 8006886:	617b      	str	r3, [r7, #20]
 8006888:	6878      	ldr	r0, [r7, #4]
 800688a:	f7fa f9f5 	bl	8000c78 <__aeabi_i2f>
 800688e:	4603      	mov	r3, r0
 8006890:	491f      	ldr	r1, [pc, #124]	; (8006910 <autoAlgo_angleObs+0x98>)
 8006892:	4618      	mov	r0, r3
 8006894:	f7fa faf8 	bl	8000e88 <__aeabi_fdiv>
 8006898:	4603      	mov	r3, r0
 800689a:	613b      	str	r3, [r7, #16]
 800689c:	6838      	ldr	r0, [r7, #0]
 800689e:	f7fa f9eb 	bl	8000c78 <__aeabi_i2f>
 80068a2:	4603      	mov	r3, r0
 80068a4:	491a      	ldr	r1, [pc, #104]	; (8006910 <autoAlgo_angleObs+0x98>)
 80068a6:	4618      	mov	r0, r3
 80068a8:	f7fa faee 	bl	8000e88 <__aeabi_fdiv>
 80068ac:	4603      	mov	r3, r0
 80068ae:	60fb      	str	r3, [r7, #12]
 80068b0:	6938      	ldr	r0, [r7, #16]
 80068b2:	f7f9 fdd3 	bl	800045c <__aeabi_f2d>
 80068b6:	4603      	mov	r3, r0
 80068b8:	460c      	mov	r4, r1
 80068ba:	4618      	mov	r0, r3
 80068bc:	4621      	mov	r1, r4
 80068be:	f000 fcd3 	bl	8007268 <asin>
 80068c2:	f04f 0200 	mov.w	r2, #0
 80068c6:	4b13      	ldr	r3, [pc, #76]	; (8006914 <autoAlgo_angleObs+0x9c>)
 80068c8:	f7f9 fe1c 	bl	8000504 <__aeabi_dmul>
 80068cc:	4603      	mov	r3, r0
 80068ce:	460c      	mov	r4, r1
 80068d0:	4618      	mov	r0, r3
 80068d2:	4621      	mov	r1, r4
 80068d4:	a30c      	add	r3, pc, #48	; (adr r3, 8006908 <autoAlgo_angleObs+0x90>)
 80068d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068da:	f7f9 ff3d 	bl	8000758 <__aeabi_ddiv>
 80068de:	4603      	mov	r3, r0
 80068e0:	460c      	mov	r4, r1
 80068e2:	4618      	mov	r0, r3
 80068e4:	4621      	mov	r1, r4
 80068e6:	f7fa f8bd 	bl	8000a64 <__aeabi_d2f>
 80068ea:	4603      	mov	r3, r0
 80068ec:	613b      	str	r3, [r7, #16]
 80068ee:	4908      	ldr	r1, [pc, #32]	; (8006910 <autoAlgo_angleObs+0x98>)
 80068f0:	6938      	ldr	r0, [r7, #16]
 80068f2:	f7fa fa15 	bl	8000d20 <__aeabi_fmul>
 80068f6:	4603      	mov	r3, r0
 80068f8:	4618      	mov	r0, r3
 80068fa:	f7fa fb61 	bl	8000fc0 <__aeabi_f2iz>
 80068fe:	4603      	mov	r3, r0
 8006900:	4618      	mov	r0, r3
 8006902:	371c      	adds	r7, #28
 8006904:	46bd      	mov	sp, r7
 8006906:	bd90      	pop	{r4, r7, pc}
 8006908:	60000000 	.word	0x60000000
 800690c:	400921fb 	.word	0x400921fb
 8006910:	447a0000 	.word	0x447a0000
 8006914:	40668000 	.word	0x40668000

08006918 <autoAlgo_commandLaw>:
 8006918:	b590      	push	{r4, r7, lr}
 800691a:	b087      	sub	sp, #28
 800691c:	af00      	add	r7, sp, #0
 800691e:	6078      	str	r0, [r7, #4]
 8006920:	6039      	str	r1, [r7, #0]
 8006922:	f04f 0300 	mov.w	r3, #0
 8006926:	617b      	str	r3, [r7, #20]
 8006928:	f04f 0300 	mov.w	r3, #0
 800692c:	613b      	str	r3, [r7, #16]
 800692e:	6878      	ldr	r0, [r7, #4]
 8006930:	f7fa f9a2 	bl	8000c78 <__aeabi_i2f>
 8006934:	4603      	mov	r3, r0
 8006936:	491c      	ldr	r1, [pc, #112]	; (80069a8 <autoAlgo_commandLaw+0x90>)
 8006938:	4618      	mov	r0, r3
 800693a:	f7fa faa5 	bl	8000e88 <__aeabi_fdiv>
 800693e:	4603      	mov	r3, r0
 8006940:	60fb      	str	r3, [r7, #12]
 8006942:	6838      	ldr	r0, [r7, #0]
 8006944:	f7fa f998 	bl	8000c78 <__aeabi_i2f>
 8006948:	4603      	mov	r3, r0
 800694a:	4917      	ldr	r1, [pc, #92]	; (80069a8 <autoAlgo_commandLaw+0x90>)
 800694c:	4618      	mov	r0, r3
 800694e:	f7fa fa9b 	bl	8000e88 <__aeabi_fdiv>
 8006952:	4603      	mov	r3, r0
 8006954:	60bb      	str	r3, [r7, #8]
 8006956:	4915      	ldr	r1, [pc, #84]	; (80069ac <autoAlgo_commandLaw+0x94>)
 8006958:	6938      	ldr	r0, [r7, #16]
 800695a:	f7fa f9e1 	bl	8000d20 <__aeabi_fmul>
 800695e:	4603      	mov	r3, r0
 8006960:	461c      	mov	r4, r3
 8006962:	4913      	ldr	r1, [pc, #76]	; (80069b0 <autoAlgo_commandLaw+0x98>)
 8006964:	68f8      	ldr	r0, [r7, #12]
 8006966:	f7fa f9db 	bl	8000d20 <__aeabi_fmul>
 800696a:	4603      	mov	r3, r0
 800696c:	4619      	mov	r1, r3
 800696e:	4620      	mov	r0, r4
 8006970:	f7fa f8ce 	bl	8000b10 <__addsf3>
 8006974:	4603      	mov	r3, r0
 8006976:	461c      	mov	r4, r3
 8006978:	490e      	ldr	r1, [pc, #56]	; (80069b4 <autoAlgo_commandLaw+0x9c>)
 800697a:	68b8      	ldr	r0, [r7, #8]
 800697c:	f7fa f9d0 	bl	8000d20 <__aeabi_fmul>
 8006980:	4603      	mov	r3, r0
 8006982:	4619      	mov	r1, r3
 8006984:	4620      	mov	r0, r4
 8006986:	f7fa f8c3 	bl	8000b10 <__addsf3>
 800698a:	4603      	mov	r3, r0
 800698c:	617b      	str	r3, [r7, #20]
 800698e:	4906      	ldr	r1, [pc, #24]	; (80069a8 <autoAlgo_commandLaw+0x90>)
 8006990:	6978      	ldr	r0, [r7, #20]
 8006992:	f7fa f9c5 	bl	8000d20 <__aeabi_fmul>
 8006996:	4603      	mov	r3, r0
 8006998:	4618      	mov	r0, r3
 800699a:	f7fa fb11 	bl	8000fc0 <__aeabi_f2iz>
 800699e:	4603      	mov	r3, r0
 80069a0:	4618      	mov	r0, r3
 80069a2:	371c      	adds	r7, #28
 80069a4:	46bd      	mov	sp, r7
 80069a6:	bd90      	pop	{r4, r7, pc}
 80069a8:	447a0000 	.word	0x447a0000
 80069ac:	be5ab9f5 	.word	0xbe5ab9f5
 80069b0:	3e9f8a09 	.word	0x3e9f8a09
 80069b4:	3df0d845 	.word	0x3df0d845

080069b8 <__libc_init_array>:
 80069b8:	b570      	push	{r4, r5, r6, lr}
 80069ba:	2500      	movs	r5, #0
 80069bc:	4e0c      	ldr	r6, [pc, #48]	; (80069f0 <__libc_init_array+0x38>)
 80069be:	4c0d      	ldr	r4, [pc, #52]	; (80069f4 <__libc_init_array+0x3c>)
 80069c0:	1ba4      	subs	r4, r4, r6
 80069c2:	10a4      	asrs	r4, r4, #2
 80069c4:	42a5      	cmp	r5, r4
 80069c6:	d109      	bne.n	80069dc <__libc_init_array+0x24>
 80069c8:	f000 ff6e 	bl	80078a8 <_init>
 80069cc:	2500      	movs	r5, #0
 80069ce:	4e0a      	ldr	r6, [pc, #40]	; (80069f8 <__libc_init_array+0x40>)
 80069d0:	4c0a      	ldr	r4, [pc, #40]	; (80069fc <__libc_init_array+0x44>)
 80069d2:	1ba4      	subs	r4, r4, r6
 80069d4:	10a4      	asrs	r4, r4, #2
 80069d6:	42a5      	cmp	r5, r4
 80069d8:	d105      	bne.n	80069e6 <__libc_init_array+0x2e>
 80069da:	bd70      	pop	{r4, r5, r6, pc}
 80069dc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80069e0:	4798      	blx	r3
 80069e2:	3501      	adds	r5, #1
 80069e4:	e7ee      	b.n	80069c4 <__libc_init_array+0xc>
 80069e6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80069ea:	4798      	blx	r3
 80069ec:	3501      	adds	r5, #1
 80069ee:	e7f2      	b.n	80069d6 <__libc_init_array+0x1e>
 80069f0:	0800858c 	.word	0x0800858c
 80069f4:	0800858c 	.word	0x0800858c
 80069f8:	0800858c 	.word	0x0800858c
 80069fc:	08008590 	.word	0x08008590

08006a00 <memcpy>:
 8006a00:	b510      	push	{r4, lr}
 8006a02:	1e43      	subs	r3, r0, #1
 8006a04:	440a      	add	r2, r1
 8006a06:	4291      	cmp	r1, r2
 8006a08:	d100      	bne.n	8006a0c <memcpy+0xc>
 8006a0a:	bd10      	pop	{r4, pc}
 8006a0c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006a10:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006a14:	e7f7      	b.n	8006a06 <memcpy+0x6>

08006a16 <memset>:
 8006a16:	4603      	mov	r3, r0
 8006a18:	4402      	add	r2, r0
 8006a1a:	4293      	cmp	r3, r2
 8006a1c:	d100      	bne.n	8006a20 <memset+0xa>
 8006a1e:	4770      	bx	lr
 8006a20:	f803 1b01 	strb.w	r1, [r3], #1
 8006a24:	e7f9      	b.n	8006a1a <memset+0x4>
	...

08006a28 <siprintf>:
 8006a28:	b40e      	push	{r1, r2, r3}
 8006a2a:	f44f 7102 	mov.w	r1, #520	; 0x208
 8006a2e:	b500      	push	{lr}
 8006a30:	b09c      	sub	sp, #112	; 0x70
 8006a32:	f8ad 1014 	strh.w	r1, [sp, #20]
 8006a36:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006a3a:	9104      	str	r1, [sp, #16]
 8006a3c:	9107      	str	r1, [sp, #28]
 8006a3e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8006a42:	ab1d      	add	r3, sp, #116	; 0x74
 8006a44:	9002      	str	r0, [sp, #8]
 8006a46:	9006      	str	r0, [sp, #24]
 8006a48:	4808      	ldr	r0, [pc, #32]	; (8006a6c <siprintf+0x44>)
 8006a4a:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a4e:	f8ad 1016 	strh.w	r1, [sp, #22]
 8006a52:	6800      	ldr	r0, [r0, #0]
 8006a54:	a902      	add	r1, sp, #8
 8006a56:	9301      	str	r3, [sp, #4]
 8006a58:	f000 f866 	bl	8006b28 <_svfiprintf_r>
 8006a5c:	2200      	movs	r2, #0
 8006a5e:	9b02      	ldr	r3, [sp, #8]
 8006a60:	701a      	strb	r2, [r3, #0]
 8006a62:	b01c      	add	sp, #112	; 0x70
 8006a64:	f85d eb04 	ldr.w	lr, [sp], #4
 8006a68:	b003      	add	sp, #12
 8006a6a:	4770      	bx	lr
 8006a6c:	2000003c 	.word	0x2000003c

08006a70 <__ssputs_r>:
 8006a70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a74:	688e      	ldr	r6, [r1, #8]
 8006a76:	4682      	mov	sl, r0
 8006a78:	429e      	cmp	r6, r3
 8006a7a:	460c      	mov	r4, r1
 8006a7c:	4691      	mov	r9, r2
 8006a7e:	4698      	mov	r8, r3
 8006a80:	d835      	bhi.n	8006aee <__ssputs_r+0x7e>
 8006a82:	898a      	ldrh	r2, [r1, #12]
 8006a84:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006a88:	d031      	beq.n	8006aee <__ssputs_r+0x7e>
 8006a8a:	2302      	movs	r3, #2
 8006a8c:	6825      	ldr	r5, [r4, #0]
 8006a8e:	6909      	ldr	r1, [r1, #16]
 8006a90:	1a6f      	subs	r7, r5, r1
 8006a92:	6965      	ldr	r5, [r4, #20]
 8006a94:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006a98:	fb95 f5f3 	sdiv	r5, r5, r3
 8006a9c:	f108 0301 	add.w	r3, r8, #1
 8006aa0:	443b      	add	r3, r7
 8006aa2:	429d      	cmp	r5, r3
 8006aa4:	bf38      	it	cc
 8006aa6:	461d      	movcc	r5, r3
 8006aa8:	0553      	lsls	r3, r2, #21
 8006aaa:	d531      	bpl.n	8006b10 <__ssputs_r+0xa0>
 8006aac:	4629      	mov	r1, r5
 8006aae:	f000 fb3b 	bl	8007128 <_malloc_r>
 8006ab2:	4606      	mov	r6, r0
 8006ab4:	b950      	cbnz	r0, 8006acc <__ssputs_r+0x5c>
 8006ab6:	230c      	movs	r3, #12
 8006ab8:	f8ca 3000 	str.w	r3, [sl]
 8006abc:	89a3      	ldrh	r3, [r4, #12]
 8006abe:	f04f 30ff 	mov.w	r0, #4294967295
 8006ac2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006ac6:	81a3      	strh	r3, [r4, #12]
 8006ac8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006acc:	463a      	mov	r2, r7
 8006ace:	6921      	ldr	r1, [r4, #16]
 8006ad0:	f7ff ff96 	bl	8006a00 <memcpy>
 8006ad4:	89a3      	ldrh	r3, [r4, #12]
 8006ad6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006ada:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006ade:	81a3      	strh	r3, [r4, #12]
 8006ae0:	6126      	str	r6, [r4, #16]
 8006ae2:	443e      	add	r6, r7
 8006ae4:	6026      	str	r6, [r4, #0]
 8006ae6:	4646      	mov	r6, r8
 8006ae8:	6165      	str	r5, [r4, #20]
 8006aea:	1bed      	subs	r5, r5, r7
 8006aec:	60a5      	str	r5, [r4, #8]
 8006aee:	4546      	cmp	r6, r8
 8006af0:	bf28      	it	cs
 8006af2:	4646      	movcs	r6, r8
 8006af4:	4649      	mov	r1, r9
 8006af6:	4632      	mov	r2, r6
 8006af8:	6820      	ldr	r0, [r4, #0]
 8006afa:	f000 faaf 	bl	800705c <memmove>
 8006afe:	68a3      	ldr	r3, [r4, #8]
 8006b00:	2000      	movs	r0, #0
 8006b02:	1b9b      	subs	r3, r3, r6
 8006b04:	60a3      	str	r3, [r4, #8]
 8006b06:	6823      	ldr	r3, [r4, #0]
 8006b08:	441e      	add	r6, r3
 8006b0a:	6026      	str	r6, [r4, #0]
 8006b0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b10:	462a      	mov	r2, r5
 8006b12:	f000 fb67 	bl	80071e4 <_realloc_r>
 8006b16:	4606      	mov	r6, r0
 8006b18:	2800      	cmp	r0, #0
 8006b1a:	d1e1      	bne.n	8006ae0 <__ssputs_r+0x70>
 8006b1c:	6921      	ldr	r1, [r4, #16]
 8006b1e:	4650      	mov	r0, sl
 8006b20:	f000 fab6 	bl	8007090 <_free_r>
 8006b24:	e7c7      	b.n	8006ab6 <__ssputs_r+0x46>
	...

08006b28 <_svfiprintf_r>:
 8006b28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b2c:	b09d      	sub	sp, #116	; 0x74
 8006b2e:	9303      	str	r3, [sp, #12]
 8006b30:	898b      	ldrh	r3, [r1, #12]
 8006b32:	4680      	mov	r8, r0
 8006b34:	061c      	lsls	r4, r3, #24
 8006b36:	460d      	mov	r5, r1
 8006b38:	4616      	mov	r6, r2
 8006b3a:	d50f      	bpl.n	8006b5c <_svfiprintf_r+0x34>
 8006b3c:	690b      	ldr	r3, [r1, #16]
 8006b3e:	b96b      	cbnz	r3, 8006b5c <_svfiprintf_r+0x34>
 8006b40:	2140      	movs	r1, #64	; 0x40
 8006b42:	f000 faf1 	bl	8007128 <_malloc_r>
 8006b46:	6028      	str	r0, [r5, #0]
 8006b48:	6128      	str	r0, [r5, #16]
 8006b4a:	b928      	cbnz	r0, 8006b58 <_svfiprintf_r+0x30>
 8006b4c:	230c      	movs	r3, #12
 8006b4e:	f8c8 3000 	str.w	r3, [r8]
 8006b52:	f04f 30ff 	mov.w	r0, #4294967295
 8006b56:	e0c4      	b.n	8006ce2 <_svfiprintf_r+0x1ba>
 8006b58:	2340      	movs	r3, #64	; 0x40
 8006b5a:	616b      	str	r3, [r5, #20]
 8006b5c:	2300      	movs	r3, #0
 8006b5e:	9309      	str	r3, [sp, #36]	; 0x24
 8006b60:	2320      	movs	r3, #32
 8006b62:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006b66:	2330      	movs	r3, #48	; 0x30
 8006b68:	f04f 0b01 	mov.w	fp, #1
 8006b6c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006b70:	4637      	mov	r7, r6
 8006b72:	463c      	mov	r4, r7
 8006b74:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d13c      	bne.n	8006bf6 <_svfiprintf_r+0xce>
 8006b7c:	ebb7 0a06 	subs.w	sl, r7, r6
 8006b80:	d00b      	beq.n	8006b9a <_svfiprintf_r+0x72>
 8006b82:	4653      	mov	r3, sl
 8006b84:	4632      	mov	r2, r6
 8006b86:	4629      	mov	r1, r5
 8006b88:	4640      	mov	r0, r8
 8006b8a:	f7ff ff71 	bl	8006a70 <__ssputs_r>
 8006b8e:	3001      	adds	r0, #1
 8006b90:	f000 80a2 	beq.w	8006cd8 <_svfiprintf_r+0x1b0>
 8006b94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b96:	4453      	add	r3, sl
 8006b98:	9309      	str	r3, [sp, #36]	; 0x24
 8006b9a:	783b      	ldrb	r3, [r7, #0]
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	f000 809b 	beq.w	8006cd8 <_svfiprintf_r+0x1b0>
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	f04f 32ff 	mov.w	r2, #4294967295
 8006ba8:	9304      	str	r3, [sp, #16]
 8006baa:	9307      	str	r3, [sp, #28]
 8006bac:	9205      	str	r2, [sp, #20]
 8006bae:	9306      	str	r3, [sp, #24]
 8006bb0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006bb4:	931a      	str	r3, [sp, #104]	; 0x68
 8006bb6:	2205      	movs	r2, #5
 8006bb8:	7821      	ldrb	r1, [r4, #0]
 8006bba:	4850      	ldr	r0, [pc, #320]	; (8006cfc <_svfiprintf_r+0x1d4>)
 8006bbc:	f000 fa40 	bl	8007040 <memchr>
 8006bc0:	1c67      	adds	r7, r4, #1
 8006bc2:	9b04      	ldr	r3, [sp, #16]
 8006bc4:	b9d8      	cbnz	r0, 8006bfe <_svfiprintf_r+0xd6>
 8006bc6:	06d9      	lsls	r1, r3, #27
 8006bc8:	bf44      	itt	mi
 8006bca:	2220      	movmi	r2, #32
 8006bcc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006bd0:	071a      	lsls	r2, r3, #28
 8006bd2:	bf44      	itt	mi
 8006bd4:	222b      	movmi	r2, #43	; 0x2b
 8006bd6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006bda:	7822      	ldrb	r2, [r4, #0]
 8006bdc:	2a2a      	cmp	r2, #42	; 0x2a
 8006bde:	d016      	beq.n	8006c0e <_svfiprintf_r+0xe6>
 8006be0:	2100      	movs	r1, #0
 8006be2:	200a      	movs	r0, #10
 8006be4:	9a07      	ldr	r2, [sp, #28]
 8006be6:	4627      	mov	r7, r4
 8006be8:	783b      	ldrb	r3, [r7, #0]
 8006bea:	3401      	adds	r4, #1
 8006bec:	3b30      	subs	r3, #48	; 0x30
 8006bee:	2b09      	cmp	r3, #9
 8006bf0:	d950      	bls.n	8006c94 <_svfiprintf_r+0x16c>
 8006bf2:	b1c9      	cbz	r1, 8006c28 <_svfiprintf_r+0x100>
 8006bf4:	e011      	b.n	8006c1a <_svfiprintf_r+0xf2>
 8006bf6:	2b25      	cmp	r3, #37	; 0x25
 8006bf8:	d0c0      	beq.n	8006b7c <_svfiprintf_r+0x54>
 8006bfa:	4627      	mov	r7, r4
 8006bfc:	e7b9      	b.n	8006b72 <_svfiprintf_r+0x4a>
 8006bfe:	4a3f      	ldr	r2, [pc, #252]	; (8006cfc <_svfiprintf_r+0x1d4>)
 8006c00:	463c      	mov	r4, r7
 8006c02:	1a80      	subs	r0, r0, r2
 8006c04:	fa0b f000 	lsl.w	r0, fp, r0
 8006c08:	4318      	orrs	r0, r3
 8006c0a:	9004      	str	r0, [sp, #16]
 8006c0c:	e7d3      	b.n	8006bb6 <_svfiprintf_r+0x8e>
 8006c0e:	9a03      	ldr	r2, [sp, #12]
 8006c10:	1d11      	adds	r1, r2, #4
 8006c12:	6812      	ldr	r2, [r2, #0]
 8006c14:	9103      	str	r1, [sp, #12]
 8006c16:	2a00      	cmp	r2, #0
 8006c18:	db01      	blt.n	8006c1e <_svfiprintf_r+0xf6>
 8006c1a:	9207      	str	r2, [sp, #28]
 8006c1c:	e004      	b.n	8006c28 <_svfiprintf_r+0x100>
 8006c1e:	4252      	negs	r2, r2
 8006c20:	f043 0302 	orr.w	r3, r3, #2
 8006c24:	9207      	str	r2, [sp, #28]
 8006c26:	9304      	str	r3, [sp, #16]
 8006c28:	783b      	ldrb	r3, [r7, #0]
 8006c2a:	2b2e      	cmp	r3, #46	; 0x2e
 8006c2c:	d10d      	bne.n	8006c4a <_svfiprintf_r+0x122>
 8006c2e:	787b      	ldrb	r3, [r7, #1]
 8006c30:	1c79      	adds	r1, r7, #1
 8006c32:	2b2a      	cmp	r3, #42	; 0x2a
 8006c34:	d132      	bne.n	8006c9c <_svfiprintf_r+0x174>
 8006c36:	9b03      	ldr	r3, [sp, #12]
 8006c38:	3702      	adds	r7, #2
 8006c3a:	1d1a      	adds	r2, r3, #4
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	9203      	str	r2, [sp, #12]
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	bfb8      	it	lt
 8006c44:	f04f 33ff 	movlt.w	r3, #4294967295
 8006c48:	9305      	str	r3, [sp, #20]
 8006c4a:	4c2d      	ldr	r4, [pc, #180]	; (8006d00 <_svfiprintf_r+0x1d8>)
 8006c4c:	2203      	movs	r2, #3
 8006c4e:	7839      	ldrb	r1, [r7, #0]
 8006c50:	4620      	mov	r0, r4
 8006c52:	f000 f9f5 	bl	8007040 <memchr>
 8006c56:	b138      	cbz	r0, 8006c68 <_svfiprintf_r+0x140>
 8006c58:	2340      	movs	r3, #64	; 0x40
 8006c5a:	1b00      	subs	r0, r0, r4
 8006c5c:	fa03 f000 	lsl.w	r0, r3, r0
 8006c60:	9b04      	ldr	r3, [sp, #16]
 8006c62:	3701      	adds	r7, #1
 8006c64:	4303      	orrs	r3, r0
 8006c66:	9304      	str	r3, [sp, #16]
 8006c68:	7839      	ldrb	r1, [r7, #0]
 8006c6a:	2206      	movs	r2, #6
 8006c6c:	4825      	ldr	r0, [pc, #148]	; (8006d04 <_svfiprintf_r+0x1dc>)
 8006c6e:	1c7e      	adds	r6, r7, #1
 8006c70:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006c74:	f000 f9e4 	bl	8007040 <memchr>
 8006c78:	2800      	cmp	r0, #0
 8006c7a:	d035      	beq.n	8006ce8 <_svfiprintf_r+0x1c0>
 8006c7c:	4b22      	ldr	r3, [pc, #136]	; (8006d08 <_svfiprintf_r+0x1e0>)
 8006c7e:	b9fb      	cbnz	r3, 8006cc0 <_svfiprintf_r+0x198>
 8006c80:	9b03      	ldr	r3, [sp, #12]
 8006c82:	3307      	adds	r3, #7
 8006c84:	f023 0307 	bic.w	r3, r3, #7
 8006c88:	3308      	adds	r3, #8
 8006c8a:	9303      	str	r3, [sp, #12]
 8006c8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c8e:	444b      	add	r3, r9
 8006c90:	9309      	str	r3, [sp, #36]	; 0x24
 8006c92:	e76d      	b.n	8006b70 <_svfiprintf_r+0x48>
 8006c94:	fb00 3202 	mla	r2, r0, r2, r3
 8006c98:	2101      	movs	r1, #1
 8006c9a:	e7a4      	b.n	8006be6 <_svfiprintf_r+0xbe>
 8006c9c:	2300      	movs	r3, #0
 8006c9e:	240a      	movs	r4, #10
 8006ca0:	4618      	mov	r0, r3
 8006ca2:	9305      	str	r3, [sp, #20]
 8006ca4:	460f      	mov	r7, r1
 8006ca6:	783a      	ldrb	r2, [r7, #0]
 8006ca8:	3101      	adds	r1, #1
 8006caa:	3a30      	subs	r2, #48	; 0x30
 8006cac:	2a09      	cmp	r2, #9
 8006cae:	d903      	bls.n	8006cb8 <_svfiprintf_r+0x190>
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d0ca      	beq.n	8006c4a <_svfiprintf_r+0x122>
 8006cb4:	9005      	str	r0, [sp, #20]
 8006cb6:	e7c8      	b.n	8006c4a <_svfiprintf_r+0x122>
 8006cb8:	fb04 2000 	mla	r0, r4, r0, r2
 8006cbc:	2301      	movs	r3, #1
 8006cbe:	e7f1      	b.n	8006ca4 <_svfiprintf_r+0x17c>
 8006cc0:	ab03      	add	r3, sp, #12
 8006cc2:	9300      	str	r3, [sp, #0]
 8006cc4:	462a      	mov	r2, r5
 8006cc6:	4b11      	ldr	r3, [pc, #68]	; (8006d0c <_svfiprintf_r+0x1e4>)
 8006cc8:	a904      	add	r1, sp, #16
 8006cca:	4640      	mov	r0, r8
 8006ccc:	f3af 8000 	nop.w
 8006cd0:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006cd4:	4681      	mov	r9, r0
 8006cd6:	d1d9      	bne.n	8006c8c <_svfiprintf_r+0x164>
 8006cd8:	89ab      	ldrh	r3, [r5, #12]
 8006cda:	065b      	lsls	r3, r3, #25
 8006cdc:	f53f af39 	bmi.w	8006b52 <_svfiprintf_r+0x2a>
 8006ce0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006ce2:	b01d      	add	sp, #116	; 0x74
 8006ce4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ce8:	ab03      	add	r3, sp, #12
 8006cea:	9300      	str	r3, [sp, #0]
 8006cec:	462a      	mov	r2, r5
 8006cee:	4b07      	ldr	r3, [pc, #28]	; (8006d0c <_svfiprintf_r+0x1e4>)
 8006cf0:	a904      	add	r1, sp, #16
 8006cf2:	4640      	mov	r0, r8
 8006cf4:	f000 f884 	bl	8006e00 <_printf_i>
 8006cf8:	e7ea      	b.n	8006cd0 <_svfiprintf_r+0x1a8>
 8006cfa:	bf00      	nop
 8006cfc:	08008554 	.word	0x08008554
 8006d00:	0800855a 	.word	0x0800855a
 8006d04:	0800855e 	.word	0x0800855e
 8006d08:	00000000 	.word	0x00000000
 8006d0c:	08006a71 	.word	0x08006a71

08006d10 <_printf_common>:
 8006d10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d14:	4691      	mov	r9, r2
 8006d16:	461f      	mov	r7, r3
 8006d18:	688a      	ldr	r2, [r1, #8]
 8006d1a:	690b      	ldr	r3, [r1, #16]
 8006d1c:	4606      	mov	r6, r0
 8006d1e:	4293      	cmp	r3, r2
 8006d20:	bfb8      	it	lt
 8006d22:	4613      	movlt	r3, r2
 8006d24:	f8c9 3000 	str.w	r3, [r9]
 8006d28:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006d2c:	460c      	mov	r4, r1
 8006d2e:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006d32:	b112      	cbz	r2, 8006d3a <_printf_common+0x2a>
 8006d34:	3301      	adds	r3, #1
 8006d36:	f8c9 3000 	str.w	r3, [r9]
 8006d3a:	6823      	ldr	r3, [r4, #0]
 8006d3c:	0699      	lsls	r1, r3, #26
 8006d3e:	bf42      	ittt	mi
 8006d40:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006d44:	3302      	addmi	r3, #2
 8006d46:	f8c9 3000 	strmi.w	r3, [r9]
 8006d4a:	6825      	ldr	r5, [r4, #0]
 8006d4c:	f015 0506 	ands.w	r5, r5, #6
 8006d50:	d107      	bne.n	8006d62 <_printf_common+0x52>
 8006d52:	f104 0a19 	add.w	sl, r4, #25
 8006d56:	68e3      	ldr	r3, [r4, #12]
 8006d58:	f8d9 2000 	ldr.w	r2, [r9]
 8006d5c:	1a9b      	subs	r3, r3, r2
 8006d5e:	429d      	cmp	r5, r3
 8006d60:	db2a      	blt.n	8006db8 <_printf_common+0xa8>
 8006d62:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8006d66:	6822      	ldr	r2, [r4, #0]
 8006d68:	3300      	adds	r3, #0
 8006d6a:	bf18      	it	ne
 8006d6c:	2301      	movne	r3, #1
 8006d6e:	0692      	lsls	r2, r2, #26
 8006d70:	d42f      	bmi.n	8006dd2 <_printf_common+0xc2>
 8006d72:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006d76:	4639      	mov	r1, r7
 8006d78:	4630      	mov	r0, r6
 8006d7a:	47c0      	blx	r8
 8006d7c:	3001      	adds	r0, #1
 8006d7e:	d022      	beq.n	8006dc6 <_printf_common+0xb6>
 8006d80:	6823      	ldr	r3, [r4, #0]
 8006d82:	68e5      	ldr	r5, [r4, #12]
 8006d84:	f003 0306 	and.w	r3, r3, #6
 8006d88:	2b04      	cmp	r3, #4
 8006d8a:	bf18      	it	ne
 8006d8c:	2500      	movne	r5, #0
 8006d8e:	f8d9 2000 	ldr.w	r2, [r9]
 8006d92:	f04f 0900 	mov.w	r9, #0
 8006d96:	bf08      	it	eq
 8006d98:	1aad      	subeq	r5, r5, r2
 8006d9a:	68a3      	ldr	r3, [r4, #8]
 8006d9c:	6922      	ldr	r2, [r4, #16]
 8006d9e:	bf08      	it	eq
 8006da0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006da4:	4293      	cmp	r3, r2
 8006da6:	bfc4      	itt	gt
 8006da8:	1a9b      	subgt	r3, r3, r2
 8006daa:	18ed      	addgt	r5, r5, r3
 8006dac:	341a      	adds	r4, #26
 8006dae:	454d      	cmp	r5, r9
 8006db0:	d11b      	bne.n	8006dea <_printf_common+0xda>
 8006db2:	2000      	movs	r0, #0
 8006db4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006db8:	2301      	movs	r3, #1
 8006dba:	4652      	mov	r2, sl
 8006dbc:	4639      	mov	r1, r7
 8006dbe:	4630      	mov	r0, r6
 8006dc0:	47c0      	blx	r8
 8006dc2:	3001      	adds	r0, #1
 8006dc4:	d103      	bne.n	8006dce <_printf_common+0xbe>
 8006dc6:	f04f 30ff 	mov.w	r0, #4294967295
 8006dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006dce:	3501      	adds	r5, #1
 8006dd0:	e7c1      	b.n	8006d56 <_printf_common+0x46>
 8006dd2:	2030      	movs	r0, #48	; 0x30
 8006dd4:	18e1      	adds	r1, r4, r3
 8006dd6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006dda:	1c5a      	adds	r2, r3, #1
 8006ddc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006de0:	4422      	add	r2, r4
 8006de2:	3302      	adds	r3, #2
 8006de4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006de8:	e7c3      	b.n	8006d72 <_printf_common+0x62>
 8006dea:	2301      	movs	r3, #1
 8006dec:	4622      	mov	r2, r4
 8006dee:	4639      	mov	r1, r7
 8006df0:	4630      	mov	r0, r6
 8006df2:	47c0      	blx	r8
 8006df4:	3001      	adds	r0, #1
 8006df6:	d0e6      	beq.n	8006dc6 <_printf_common+0xb6>
 8006df8:	f109 0901 	add.w	r9, r9, #1
 8006dfc:	e7d7      	b.n	8006dae <_printf_common+0x9e>
	...

08006e00 <_printf_i>:
 8006e00:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006e04:	4617      	mov	r7, r2
 8006e06:	7e0a      	ldrb	r2, [r1, #24]
 8006e08:	b085      	sub	sp, #20
 8006e0a:	2a6e      	cmp	r2, #110	; 0x6e
 8006e0c:	4698      	mov	r8, r3
 8006e0e:	4606      	mov	r6, r0
 8006e10:	460c      	mov	r4, r1
 8006e12:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006e14:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8006e18:	f000 80bc 	beq.w	8006f94 <_printf_i+0x194>
 8006e1c:	d81a      	bhi.n	8006e54 <_printf_i+0x54>
 8006e1e:	2a63      	cmp	r2, #99	; 0x63
 8006e20:	d02e      	beq.n	8006e80 <_printf_i+0x80>
 8006e22:	d80a      	bhi.n	8006e3a <_printf_i+0x3a>
 8006e24:	2a00      	cmp	r2, #0
 8006e26:	f000 80c8 	beq.w	8006fba <_printf_i+0x1ba>
 8006e2a:	2a58      	cmp	r2, #88	; 0x58
 8006e2c:	f000 808a 	beq.w	8006f44 <_printf_i+0x144>
 8006e30:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006e34:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8006e38:	e02a      	b.n	8006e90 <_printf_i+0x90>
 8006e3a:	2a64      	cmp	r2, #100	; 0x64
 8006e3c:	d001      	beq.n	8006e42 <_printf_i+0x42>
 8006e3e:	2a69      	cmp	r2, #105	; 0x69
 8006e40:	d1f6      	bne.n	8006e30 <_printf_i+0x30>
 8006e42:	6821      	ldr	r1, [r4, #0]
 8006e44:	681a      	ldr	r2, [r3, #0]
 8006e46:	f011 0f80 	tst.w	r1, #128	; 0x80
 8006e4a:	d023      	beq.n	8006e94 <_printf_i+0x94>
 8006e4c:	1d11      	adds	r1, r2, #4
 8006e4e:	6019      	str	r1, [r3, #0]
 8006e50:	6813      	ldr	r3, [r2, #0]
 8006e52:	e027      	b.n	8006ea4 <_printf_i+0xa4>
 8006e54:	2a73      	cmp	r2, #115	; 0x73
 8006e56:	f000 80b4 	beq.w	8006fc2 <_printf_i+0x1c2>
 8006e5a:	d808      	bhi.n	8006e6e <_printf_i+0x6e>
 8006e5c:	2a6f      	cmp	r2, #111	; 0x6f
 8006e5e:	d02a      	beq.n	8006eb6 <_printf_i+0xb6>
 8006e60:	2a70      	cmp	r2, #112	; 0x70
 8006e62:	d1e5      	bne.n	8006e30 <_printf_i+0x30>
 8006e64:	680a      	ldr	r2, [r1, #0]
 8006e66:	f042 0220 	orr.w	r2, r2, #32
 8006e6a:	600a      	str	r2, [r1, #0]
 8006e6c:	e003      	b.n	8006e76 <_printf_i+0x76>
 8006e6e:	2a75      	cmp	r2, #117	; 0x75
 8006e70:	d021      	beq.n	8006eb6 <_printf_i+0xb6>
 8006e72:	2a78      	cmp	r2, #120	; 0x78
 8006e74:	d1dc      	bne.n	8006e30 <_printf_i+0x30>
 8006e76:	2278      	movs	r2, #120	; 0x78
 8006e78:	496f      	ldr	r1, [pc, #444]	; (8007038 <_printf_i+0x238>)
 8006e7a:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8006e7e:	e064      	b.n	8006f4a <_printf_i+0x14a>
 8006e80:	681a      	ldr	r2, [r3, #0]
 8006e82:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8006e86:	1d11      	adds	r1, r2, #4
 8006e88:	6019      	str	r1, [r3, #0]
 8006e8a:	6813      	ldr	r3, [r2, #0]
 8006e8c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006e90:	2301      	movs	r3, #1
 8006e92:	e0a3      	b.n	8006fdc <_printf_i+0x1dc>
 8006e94:	f011 0f40 	tst.w	r1, #64	; 0x40
 8006e98:	f102 0104 	add.w	r1, r2, #4
 8006e9c:	6019      	str	r1, [r3, #0]
 8006e9e:	d0d7      	beq.n	8006e50 <_printf_i+0x50>
 8006ea0:	f9b2 3000 	ldrsh.w	r3, [r2]
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	da03      	bge.n	8006eb0 <_printf_i+0xb0>
 8006ea8:	222d      	movs	r2, #45	; 0x2d
 8006eaa:	425b      	negs	r3, r3
 8006eac:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8006eb0:	4962      	ldr	r1, [pc, #392]	; (800703c <_printf_i+0x23c>)
 8006eb2:	220a      	movs	r2, #10
 8006eb4:	e017      	b.n	8006ee6 <_printf_i+0xe6>
 8006eb6:	6820      	ldr	r0, [r4, #0]
 8006eb8:	6819      	ldr	r1, [r3, #0]
 8006eba:	f010 0f80 	tst.w	r0, #128	; 0x80
 8006ebe:	d003      	beq.n	8006ec8 <_printf_i+0xc8>
 8006ec0:	1d08      	adds	r0, r1, #4
 8006ec2:	6018      	str	r0, [r3, #0]
 8006ec4:	680b      	ldr	r3, [r1, #0]
 8006ec6:	e006      	b.n	8006ed6 <_printf_i+0xd6>
 8006ec8:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006ecc:	f101 0004 	add.w	r0, r1, #4
 8006ed0:	6018      	str	r0, [r3, #0]
 8006ed2:	d0f7      	beq.n	8006ec4 <_printf_i+0xc4>
 8006ed4:	880b      	ldrh	r3, [r1, #0]
 8006ed6:	2a6f      	cmp	r2, #111	; 0x6f
 8006ed8:	bf14      	ite	ne
 8006eda:	220a      	movne	r2, #10
 8006edc:	2208      	moveq	r2, #8
 8006ede:	4957      	ldr	r1, [pc, #348]	; (800703c <_printf_i+0x23c>)
 8006ee0:	2000      	movs	r0, #0
 8006ee2:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8006ee6:	6865      	ldr	r5, [r4, #4]
 8006ee8:	2d00      	cmp	r5, #0
 8006eea:	60a5      	str	r5, [r4, #8]
 8006eec:	f2c0 809c 	blt.w	8007028 <_printf_i+0x228>
 8006ef0:	6820      	ldr	r0, [r4, #0]
 8006ef2:	f020 0004 	bic.w	r0, r0, #4
 8006ef6:	6020      	str	r0, [r4, #0]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d13f      	bne.n	8006f7c <_printf_i+0x17c>
 8006efc:	2d00      	cmp	r5, #0
 8006efe:	f040 8095 	bne.w	800702c <_printf_i+0x22c>
 8006f02:	4675      	mov	r5, lr
 8006f04:	2a08      	cmp	r2, #8
 8006f06:	d10b      	bne.n	8006f20 <_printf_i+0x120>
 8006f08:	6823      	ldr	r3, [r4, #0]
 8006f0a:	07da      	lsls	r2, r3, #31
 8006f0c:	d508      	bpl.n	8006f20 <_printf_i+0x120>
 8006f0e:	6923      	ldr	r3, [r4, #16]
 8006f10:	6862      	ldr	r2, [r4, #4]
 8006f12:	429a      	cmp	r2, r3
 8006f14:	bfde      	ittt	le
 8006f16:	2330      	movle	r3, #48	; 0x30
 8006f18:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006f1c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006f20:	ebae 0305 	sub.w	r3, lr, r5
 8006f24:	6123      	str	r3, [r4, #16]
 8006f26:	f8cd 8000 	str.w	r8, [sp]
 8006f2a:	463b      	mov	r3, r7
 8006f2c:	aa03      	add	r2, sp, #12
 8006f2e:	4621      	mov	r1, r4
 8006f30:	4630      	mov	r0, r6
 8006f32:	f7ff feed 	bl	8006d10 <_printf_common>
 8006f36:	3001      	adds	r0, #1
 8006f38:	d155      	bne.n	8006fe6 <_printf_i+0x1e6>
 8006f3a:	f04f 30ff 	mov.w	r0, #4294967295
 8006f3e:	b005      	add	sp, #20
 8006f40:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006f44:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8006f48:	493c      	ldr	r1, [pc, #240]	; (800703c <_printf_i+0x23c>)
 8006f4a:	6822      	ldr	r2, [r4, #0]
 8006f4c:	6818      	ldr	r0, [r3, #0]
 8006f4e:	f012 0f80 	tst.w	r2, #128	; 0x80
 8006f52:	f100 0504 	add.w	r5, r0, #4
 8006f56:	601d      	str	r5, [r3, #0]
 8006f58:	d001      	beq.n	8006f5e <_printf_i+0x15e>
 8006f5a:	6803      	ldr	r3, [r0, #0]
 8006f5c:	e002      	b.n	8006f64 <_printf_i+0x164>
 8006f5e:	0655      	lsls	r5, r2, #25
 8006f60:	d5fb      	bpl.n	8006f5a <_printf_i+0x15a>
 8006f62:	8803      	ldrh	r3, [r0, #0]
 8006f64:	07d0      	lsls	r0, r2, #31
 8006f66:	bf44      	itt	mi
 8006f68:	f042 0220 	orrmi.w	r2, r2, #32
 8006f6c:	6022      	strmi	r2, [r4, #0]
 8006f6e:	b91b      	cbnz	r3, 8006f78 <_printf_i+0x178>
 8006f70:	6822      	ldr	r2, [r4, #0]
 8006f72:	f022 0220 	bic.w	r2, r2, #32
 8006f76:	6022      	str	r2, [r4, #0]
 8006f78:	2210      	movs	r2, #16
 8006f7a:	e7b1      	b.n	8006ee0 <_printf_i+0xe0>
 8006f7c:	4675      	mov	r5, lr
 8006f7e:	fbb3 f0f2 	udiv	r0, r3, r2
 8006f82:	fb02 3310 	mls	r3, r2, r0, r3
 8006f86:	5ccb      	ldrb	r3, [r1, r3]
 8006f88:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8006f8c:	4603      	mov	r3, r0
 8006f8e:	2800      	cmp	r0, #0
 8006f90:	d1f5      	bne.n	8006f7e <_printf_i+0x17e>
 8006f92:	e7b7      	b.n	8006f04 <_printf_i+0x104>
 8006f94:	6808      	ldr	r0, [r1, #0]
 8006f96:	681a      	ldr	r2, [r3, #0]
 8006f98:	f010 0f80 	tst.w	r0, #128	; 0x80
 8006f9c:	6949      	ldr	r1, [r1, #20]
 8006f9e:	d004      	beq.n	8006faa <_printf_i+0x1aa>
 8006fa0:	1d10      	adds	r0, r2, #4
 8006fa2:	6018      	str	r0, [r3, #0]
 8006fa4:	6813      	ldr	r3, [r2, #0]
 8006fa6:	6019      	str	r1, [r3, #0]
 8006fa8:	e007      	b.n	8006fba <_printf_i+0x1ba>
 8006faa:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006fae:	f102 0004 	add.w	r0, r2, #4
 8006fb2:	6018      	str	r0, [r3, #0]
 8006fb4:	6813      	ldr	r3, [r2, #0]
 8006fb6:	d0f6      	beq.n	8006fa6 <_printf_i+0x1a6>
 8006fb8:	8019      	strh	r1, [r3, #0]
 8006fba:	2300      	movs	r3, #0
 8006fbc:	4675      	mov	r5, lr
 8006fbe:	6123      	str	r3, [r4, #16]
 8006fc0:	e7b1      	b.n	8006f26 <_printf_i+0x126>
 8006fc2:	681a      	ldr	r2, [r3, #0]
 8006fc4:	1d11      	adds	r1, r2, #4
 8006fc6:	6019      	str	r1, [r3, #0]
 8006fc8:	6815      	ldr	r5, [r2, #0]
 8006fca:	2100      	movs	r1, #0
 8006fcc:	6862      	ldr	r2, [r4, #4]
 8006fce:	4628      	mov	r0, r5
 8006fd0:	f000 f836 	bl	8007040 <memchr>
 8006fd4:	b108      	cbz	r0, 8006fda <_printf_i+0x1da>
 8006fd6:	1b40      	subs	r0, r0, r5
 8006fd8:	6060      	str	r0, [r4, #4]
 8006fda:	6863      	ldr	r3, [r4, #4]
 8006fdc:	6123      	str	r3, [r4, #16]
 8006fde:	2300      	movs	r3, #0
 8006fe0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006fe4:	e79f      	b.n	8006f26 <_printf_i+0x126>
 8006fe6:	6923      	ldr	r3, [r4, #16]
 8006fe8:	462a      	mov	r2, r5
 8006fea:	4639      	mov	r1, r7
 8006fec:	4630      	mov	r0, r6
 8006fee:	47c0      	blx	r8
 8006ff0:	3001      	adds	r0, #1
 8006ff2:	d0a2      	beq.n	8006f3a <_printf_i+0x13a>
 8006ff4:	6823      	ldr	r3, [r4, #0]
 8006ff6:	079b      	lsls	r3, r3, #30
 8006ff8:	d507      	bpl.n	800700a <_printf_i+0x20a>
 8006ffa:	2500      	movs	r5, #0
 8006ffc:	f104 0919 	add.w	r9, r4, #25
 8007000:	68e3      	ldr	r3, [r4, #12]
 8007002:	9a03      	ldr	r2, [sp, #12]
 8007004:	1a9b      	subs	r3, r3, r2
 8007006:	429d      	cmp	r5, r3
 8007008:	db05      	blt.n	8007016 <_printf_i+0x216>
 800700a:	68e0      	ldr	r0, [r4, #12]
 800700c:	9b03      	ldr	r3, [sp, #12]
 800700e:	4298      	cmp	r0, r3
 8007010:	bfb8      	it	lt
 8007012:	4618      	movlt	r0, r3
 8007014:	e793      	b.n	8006f3e <_printf_i+0x13e>
 8007016:	2301      	movs	r3, #1
 8007018:	464a      	mov	r2, r9
 800701a:	4639      	mov	r1, r7
 800701c:	4630      	mov	r0, r6
 800701e:	47c0      	blx	r8
 8007020:	3001      	adds	r0, #1
 8007022:	d08a      	beq.n	8006f3a <_printf_i+0x13a>
 8007024:	3501      	adds	r5, #1
 8007026:	e7eb      	b.n	8007000 <_printf_i+0x200>
 8007028:	2b00      	cmp	r3, #0
 800702a:	d1a7      	bne.n	8006f7c <_printf_i+0x17c>
 800702c:	780b      	ldrb	r3, [r1, #0]
 800702e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007032:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007036:	e765      	b.n	8006f04 <_printf_i+0x104>
 8007038:	08008576 	.word	0x08008576
 800703c:	08008565 	.word	0x08008565

08007040 <memchr>:
 8007040:	b510      	push	{r4, lr}
 8007042:	b2c9      	uxtb	r1, r1
 8007044:	4402      	add	r2, r0
 8007046:	4290      	cmp	r0, r2
 8007048:	4603      	mov	r3, r0
 800704a:	d101      	bne.n	8007050 <memchr+0x10>
 800704c:	2000      	movs	r0, #0
 800704e:	bd10      	pop	{r4, pc}
 8007050:	781c      	ldrb	r4, [r3, #0]
 8007052:	3001      	adds	r0, #1
 8007054:	428c      	cmp	r4, r1
 8007056:	d1f6      	bne.n	8007046 <memchr+0x6>
 8007058:	4618      	mov	r0, r3
 800705a:	bd10      	pop	{r4, pc}

0800705c <memmove>:
 800705c:	4288      	cmp	r0, r1
 800705e:	b510      	push	{r4, lr}
 8007060:	eb01 0302 	add.w	r3, r1, r2
 8007064:	d803      	bhi.n	800706e <memmove+0x12>
 8007066:	1e42      	subs	r2, r0, #1
 8007068:	4299      	cmp	r1, r3
 800706a:	d10c      	bne.n	8007086 <memmove+0x2a>
 800706c:	bd10      	pop	{r4, pc}
 800706e:	4298      	cmp	r0, r3
 8007070:	d2f9      	bcs.n	8007066 <memmove+0xa>
 8007072:	1881      	adds	r1, r0, r2
 8007074:	1ad2      	subs	r2, r2, r3
 8007076:	42d3      	cmn	r3, r2
 8007078:	d100      	bne.n	800707c <memmove+0x20>
 800707a:	bd10      	pop	{r4, pc}
 800707c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007080:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8007084:	e7f7      	b.n	8007076 <memmove+0x1a>
 8007086:	f811 4b01 	ldrb.w	r4, [r1], #1
 800708a:	f802 4f01 	strb.w	r4, [r2, #1]!
 800708e:	e7eb      	b.n	8007068 <memmove+0xc>

08007090 <_free_r>:
 8007090:	b538      	push	{r3, r4, r5, lr}
 8007092:	4605      	mov	r5, r0
 8007094:	2900      	cmp	r1, #0
 8007096:	d043      	beq.n	8007120 <_free_r+0x90>
 8007098:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800709c:	1f0c      	subs	r4, r1, #4
 800709e:	2b00      	cmp	r3, #0
 80070a0:	bfb8      	it	lt
 80070a2:	18e4      	addlt	r4, r4, r3
 80070a4:	f000 f8d4 	bl	8007250 <__malloc_lock>
 80070a8:	4a1e      	ldr	r2, [pc, #120]	; (8007124 <_free_r+0x94>)
 80070aa:	6813      	ldr	r3, [r2, #0]
 80070ac:	4610      	mov	r0, r2
 80070ae:	b933      	cbnz	r3, 80070be <_free_r+0x2e>
 80070b0:	6063      	str	r3, [r4, #4]
 80070b2:	6014      	str	r4, [r2, #0]
 80070b4:	4628      	mov	r0, r5
 80070b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80070ba:	f000 b8ca 	b.w	8007252 <__malloc_unlock>
 80070be:	42a3      	cmp	r3, r4
 80070c0:	d90b      	bls.n	80070da <_free_r+0x4a>
 80070c2:	6821      	ldr	r1, [r4, #0]
 80070c4:	1862      	adds	r2, r4, r1
 80070c6:	4293      	cmp	r3, r2
 80070c8:	bf01      	itttt	eq
 80070ca:	681a      	ldreq	r2, [r3, #0]
 80070cc:	685b      	ldreq	r3, [r3, #4]
 80070ce:	1852      	addeq	r2, r2, r1
 80070d0:	6022      	streq	r2, [r4, #0]
 80070d2:	6063      	str	r3, [r4, #4]
 80070d4:	6004      	str	r4, [r0, #0]
 80070d6:	e7ed      	b.n	80070b4 <_free_r+0x24>
 80070d8:	4613      	mov	r3, r2
 80070da:	685a      	ldr	r2, [r3, #4]
 80070dc:	b10a      	cbz	r2, 80070e2 <_free_r+0x52>
 80070de:	42a2      	cmp	r2, r4
 80070e0:	d9fa      	bls.n	80070d8 <_free_r+0x48>
 80070e2:	6819      	ldr	r1, [r3, #0]
 80070e4:	1858      	adds	r0, r3, r1
 80070e6:	42a0      	cmp	r0, r4
 80070e8:	d10b      	bne.n	8007102 <_free_r+0x72>
 80070ea:	6820      	ldr	r0, [r4, #0]
 80070ec:	4401      	add	r1, r0
 80070ee:	1858      	adds	r0, r3, r1
 80070f0:	4282      	cmp	r2, r0
 80070f2:	6019      	str	r1, [r3, #0]
 80070f4:	d1de      	bne.n	80070b4 <_free_r+0x24>
 80070f6:	6810      	ldr	r0, [r2, #0]
 80070f8:	6852      	ldr	r2, [r2, #4]
 80070fa:	4401      	add	r1, r0
 80070fc:	6019      	str	r1, [r3, #0]
 80070fe:	605a      	str	r2, [r3, #4]
 8007100:	e7d8      	b.n	80070b4 <_free_r+0x24>
 8007102:	d902      	bls.n	800710a <_free_r+0x7a>
 8007104:	230c      	movs	r3, #12
 8007106:	602b      	str	r3, [r5, #0]
 8007108:	e7d4      	b.n	80070b4 <_free_r+0x24>
 800710a:	6820      	ldr	r0, [r4, #0]
 800710c:	1821      	adds	r1, r4, r0
 800710e:	428a      	cmp	r2, r1
 8007110:	bf01      	itttt	eq
 8007112:	6811      	ldreq	r1, [r2, #0]
 8007114:	6852      	ldreq	r2, [r2, #4]
 8007116:	1809      	addeq	r1, r1, r0
 8007118:	6021      	streq	r1, [r4, #0]
 800711a:	6062      	str	r2, [r4, #4]
 800711c:	605c      	str	r4, [r3, #4]
 800711e:	e7c9      	b.n	80070b4 <_free_r+0x24>
 8007120:	bd38      	pop	{r3, r4, r5, pc}
 8007122:	bf00      	nop
 8007124:	20002314 	.word	0x20002314

08007128 <_malloc_r>:
 8007128:	b570      	push	{r4, r5, r6, lr}
 800712a:	1ccd      	adds	r5, r1, #3
 800712c:	f025 0503 	bic.w	r5, r5, #3
 8007130:	3508      	adds	r5, #8
 8007132:	2d0c      	cmp	r5, #12
 8007134:	bf38      	it	cc
 8007136:	250c      	movcc	r5, #12
 8007138:	2d00      	cmp	r5, #0
 800713a:	4606      	mov	r6, r0
 800713c:	db01      	blt.n	8007142 <_malloc_r+0x1a>
 800713e:	42a9      	cmp	r1, r5
 8007140:	d903      	bls.n	800714a <_malloc_r+0x22>
 8007142:	230c      	movs	r3, #12
 8007144:	6033      	str	r3, [r6, #0]
 8007146:	2000      	movs	r0, #0
 8007148:	bd70      	pop	{r4, r5, r6, pc}
 800714a:	f000 f881 	bl	8007250 <__malloc_lock>
 800714e:	4a23      	ldr	r2, [pc, #140]	; (80071dc <_malloc_r+0xb4>)
 8007150:	6814      	ldr	r4, [r2, #0]
 8007152:	4621      	mov	r1, r4
 8007154:	b991      	cbnz	r1, 800717c <_malloc_r+0x54>
 8007156:	4c22      	ldr	r4, [pc, #136]	; (80071e0 <_malloc_r+0xb8>)
 8007158:	6823      	ldr	r3, [r4, #0]
 800715a:	b91b      	cbnz	r3, 8007164 <_malloc_r+0x3c>
 800715c:	4630      	mov	r0, r6
 800715e:	f000 f867 	bl	8007230 <_sbrk_r>
 8007162:	6020      	str	r0, [r4, #0]
 8007164:	4629      	mov	r1, r5
 8007166:	4630      	mov	r0, r6
 8007168:	f000 f862 	bl	8007230 <_sbrk_r>
 800716c:	1c43      	adds	r3, r0, #1
 800716e:	d126      	bne.n	80071be <_malloc_r+0x96>
 8007170:	230c      	movs	r3, #12
 8007172:	4630      	mov	r0, r6
 8007174:	6033      	str	r3, [r6, #0]
 8007176:	f000 f86c 	bl	8007252 <__malloc_unlock>
 800717a:	e7e4      	b.n	8007146 <_malloc_r+0x1e>
 800717c:	680b      	ldr	r3, [r1, #0]
 800717e:	1b5b      	subs	r3, r3, r5
 8007180:	d41a      	bmi.n	80071b8 <_malloc_r+0x90>
 8007182:	2b0b      	cmp	r3, #11
 8007184:	d90f      	bls.n	80071a6 <_malloc_r+0x7e>
 8007186:	600b      	str	r3, [r1, #0]
 8007188:	18cc      	adds	r4, r1, r3
 800718a:	50cd      	str	r5, [r1, r3]
 800718c:	4630      	mov	r0, r6
 800718e:	f000 f860 	bl	8007252 <__malloc_unlock>
 8007192:	f104 000b 	add.w	r0, r4, #11
 8007196:	1d23      	adds	r3, r4, #4
 8007198:	f020 0007 	bic.w	r0, r0, #7
 800719c:	1ac3      	subs	r3, r0, r3
 800719e:	d01b      	beq.n	80071d8 <_malloc_r+0xb0>
 80071a0:	425a      	negs	r2, r3
 80071a2:	50e2      	str	r2, [r4, r3]
 80071a4:	bd70      	pop	{r4, r5, r6, pc}
 80071a6:	428c      	cmp	r4, r1
 80071a8:	bf0b      	itete	eq
 80071aa:	6863      	ldreq	r3, [r4, #4]
 80071ac:	684b      	ldrne	r3, [r1, #4]
 80071ae:	6013      	streq	r3, [r2, #0]
 80071b0:	6063      	strne	r3, [r4, #4]
 80071b2:	bf18      	it	ne
 80071b4:	460c      	movne	r4, r1
 80071b6:	e7e9      	b.n	800718c <_malloc_r+0x64>
 80071b8:	460c      	mov	r4, r1
 80071ba:	6849      	ldr	r1, [r1, #4]
 80071bc:	e7ca      	b.n	8007154 <_malloc_r+0x2c>
 80071be:	1cc4      	adds	r4, r0, #3
 80071c0:	f024 0403 	bic.w	r4, r4, #3
 80071c4:	42a0      	cmp	r0, r4
 80071c6:	d005      	beq.n	80071d4 <_malloc_r+0xac>
 80071c8:	1a21      	subs	r1, r4, r0
 80071ca:	4630      	mov	r0, r6
 80071cc:	f000 f830 	bl	8007230 <_sbrk_r>
 80071d0:	3001      	adds	r0, #1
 80071d2:	d0cd      	beq.n	8007170 <_malloc_r+0x48>
 80071d4:	6025      	str	r5, [r4, #0]
 80071d6:	e7d9      	b.n	800718c <_malloc_r+0x64>
 80071d8:	bd70      	pop	{r4, r5, r6, pc}
 80071da:	bf00      	nop
 80071dc:	20002314 	.word	0x20002314
 80071e0:	20002318 	.word	0x20002318

080071e4 <_realloc_r>:
 80071e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071e6:	4607      	mov	r7, r0
 80071e8:	4614      	mov	r4, r2
 80071ea:	460e      	mov	r6, r1
 80071ec:	b921      	cbnz	r1, 80071f8 <_realloc_r+0x14>
 80071ee:	4611      	mov	r1, r2
 80071f0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80071f4:	f7ff bf98 	b.w	8007128 <_malloc_r>
 80071f8:	b922      	cbnz	r2, 8007204 <_realloc_r+0x20>
 80071fa:	f7ff ff49 	bl	8007090 <_free_r>
 80071fe:	4625      	mov	r5, r4
 8007200:	4628      	mov	r0, r5
 8007202:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007204:	f000 f826 	bl	8007254 <_malloc_usable_size_r>
 8007208:	4284      	cmp	r4, r0
 800720a:	d90f      	bls.n	800722c <_realloc_r+0x48>
 800720c:	4621      	mov	r1, r4
 800720e:	4638      	mov	r0, r7
 8007210:	f7ff ff8a 	bl	8007128 <_malloc_r>
 8007214:	4605      	mov	r5, r0
 8007216:	2800      	cmp	r0, #0
 8007218:	d0f2      	beq.n	8007200 <_realloc_r+0x1c>
 800721a:	4631      	mov	r1, r6
 800721c:	4622      	mov	r2, r4
 800721e:	f7ff fbef 	bl	8006a00 <memcpy>
 8007222:	4631      	mov	r1, r6
 8007224:	4638      	mov	r0, r7
 8007226:	f7ff ff33 	bl	8007090 <_free_r>
 800722a:	e7e9      	b.n	8007200 <_realloc_r+0x1c>
 800722c:	4635      	mov	r5, r6
 800722e:	e7e7      	b.n	8007200 <_realloc_r+0x1c>

08007230 <_sbrk_r>:
 8007230:	b538      	push	{r3, r4, r5, lr}
 8007232:	2300      	movs	r3, #0
 8007234:	4c05      	ldr	r4, [pc, #20]	; (800724c <_sbrk_r+0x1c>)
 8007236:	4605      	mov	r5, r0
 8007238:	4608      	mov	r0, r1
 800723a:	6023      	str	r3, [r4, #0]
 800723c:	f000 fb26 	bl	800788c <_sbrk>
 8007240:	1c43      	adds	r3, r0, #1
 8007242:	d102      	bne.n	800724a <_sbrk_r+0x1a>
 8007244:	6823      	ldr	r3, [r4, #0]
 8007246:	b103      	cbz	r3, 800724a <_sbrk_r+0x1a>
 8007248:	602b      	str	r3, [r5, #0]
 800724a:	bd38      	pop	{r3, r4, r5, pc}
 800724c:	20003e68 	.word	0x20003e68

08007250 <__malloc_lock>:
 8007250:	4770      	bx	lr

08007252 <__malloc_unlock>:
 8007252:	4770      	bx	lr

08007254 <_malloc_usable_size_r>:
 8007254:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8007258:	2800      	cmp	r0, #0
 800725a:	f1a0 0004 	sub.w	r0, r0, #4
 800725e:	bfbc      	itt	lt
 8007260:	580b      	ldrlt	r3, [r1, r0]
 8007262:	18c0      	addlt	r0, r0, r3
 8007264:	4770      	bx	lr
	...

08007268 <asin>:
 8007268:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800726c:	b08b      	sub	sp, #44	; 0x2c
 800726e:	4604      	mov	r4, r0
 8007270:	460d      	mov	r5, r1
 8007272:	f000 f84d 	bl	8007310 <__ieee754_asin>
 8007276:	f8df 8094 	ldr.w	r8, [pc, #148]	; 800730c <asin+0xa4>
 800727a:	4606      	mov	r6, r0
 800727c:	f998 3000 	ldrsb.w	r3, [r8]
 8007280:	460f      	mov	r7, r1
 8007282:	3301      	adds	r3, #1
 8007284:	d036      	beq.n	80072f4 <asin+0x8c>
 8007286:	4622      	mov	r2, r4
 8007288:	462b      	mov	r3, r5
 800728a:	4620      	mov	r0, r4
 800728c:	4629      	mov	r1, r5
 800728e:	f7f9 fbd3 	bl	8000a38 <__aeabi_dcmpun>
 8007292:	4681      	mov	r9, r0
 8007294:	2800      	cmp	r0, #0
 8007296:	d12d      	bne.n	80072f4 <asin+0x8c>
 8007298:	4620      	mov	r0, r4
 800729a:	4629      	mov	r1, r5
 800729c:	f000 fae4 	bl	8007868 <fabs>
 80072a0:	2200      	movs	r2, #0
 80072a2:	4b17      	ldr	r3, [pc, #92]	; (8007300 <asin+0x98>)
 80072a4:	f7f9 fbbe 	bl	8000a24 <__aeabi_dcmpgt>
 80072a8:	b320      	cbz	r0, 80072f4 <asin+0x8c>
 80072aa:	2301      	movs	r3, #1
 80072ac:	9300      	str	r3, [sp, #0]
 80072ae:	4b15      	ldr	r3, [pc, #84]	; (8007304 <asin+0x9c>)
 80072b0:	4815      	ldr	r0, [pc, #84]	; (8007308 <asin+0xa0>)
 80072b2:	9301      	str	r3, [sp, #4]
 80072b4:	f8cd 9020 	str.w	r9, [sp, #32]
 80072b8:	e9cd 4504 	strd	r4, r5, [sp, #16]
 80072bc:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80072c0:	f000 fad8 	bl	8007874 <nan>
 80072c4:	f998 3000 	ldrsb.w	r3, [r8]
 80072c8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80072cc:	2b02      	cmp	r3, #2
 80072ce:	d104      	bne.n	80072da <asin+0x72>
 80072d0:	f000 fad6 	bl	8007880 <__errno>
 80072d4:	2321      	movs	r3, #33	; 0x21
 80072d6:	6003      	str	r3, [r0, #0]
 80072d8:	e004      	b.n	80072e4 <asin+0x7c>
 80072da:	4668      	mov	r0, sp
 80072dc:	f000 fac7 	bl	800786e <matherr>
 80072e0:	2800      	cmp	r0, #0
 80072e2:	d0f5      	beq.n	80072d0 <asin+0x68>
 80072e4:	9b08      	ldr	r3, [sp, #32]
 80072e6:	b11b      	cbz	r3, 80072f0 <asin+0x88>
 80072e8:	f000 faca 	bl	8007880 <__errno>
 80072ec:	9b08      	ldr	r3, [sp, #32]
 80072ee:	6003      	str	r3, [r0, #0]
 80072f0:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
 80072f4:	4630      	mov	r0, r6
 80072f6:	4639      	mov	r1, r7
 80072f8:	b00b      	add	sp, #44	; 0x2c
 80072fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80072fe:	bf00      	nop
 8007300:	3ff00000 	.word	0x3ff00000
 8007304:	08008587 	.word	0x08008587
 8007308:	080083e8 	.word	0x080083e8
 800730c:	200000a0 	.word	0x200000a0

08007310 <__ieee754_asin>:
 8007310:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007314:	4bc6      	ldr	r3, [pc, #792]	; (8007630 <__ieee754_asin+0x320>)
 8007316:	f021 4b00 	bic.w	fp, r1, #2147483648	; 0x80000000
 800731a:	b085      	sub	sp, #20
 800731c:	459b      	cmp	fp, r3
 800731e:	4604      	mov	r4, r0
 8007320:	460d      	mov	r5, r1
 8007322:	9101      	str	r1, [sp, #4]
 8007324:	dd2b      	ble.n	800737e <__ieee754_asin+0x6e>
 8007326:	4603      	mov	r3, r0
 8007328:	f10b 4b40 	add.w	fp, fp, #3221225472	; 0xc0000000
 800732c:	f50b 1b80 	add.w	fp, fp, #1048576	; 0x100000
 8007330:	ea5b 0303 	orrs.w	r3, fp, r3
 8007334:	d114      	bne.n	8007360 <__ieee754_asin+0x50>
 8007336:	a3a4      	add	r3, pc, #656	; (adr r3, 80075c8 <__ieee754_asin+0x2b8>)
 8007338:	e9d3 2300 	ldrd	r2, r3, [r3]
 800733c:	f7f9 f8e2 	bl	8000504 <__aeabi_dmul>
 8007340:	a3a3      	add	r3, pc, #652	; (adr r3, 80075d0 <__ieee754_asin+0x2c0>)
 8007342:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007346:	4606      	mov	r6, r0
 8007348:	460f      	mov	r7, r1
 800734a:	4620      	mov	r0, r4
 800734c:	4629      	mov	r1, r5
 800734e:	f7f9 f8d9 	bl	8000504 <__aeabi_dmul>
 8007352:	4602      	mov	r2, r0
 8007354:	460b      	mov	r3, r1
 8007356:	4630      	mov	r0, r6
 8007358:	4639      	mov	r1, r7
 800735a:	f7f8 ff21 	bl	80001a0 <__adddf3>
 800735e:	e007      	b.n	8007370 <__ieee754_asin+0x60>
 8007360:	4602      	mov	r2, r0
 8007362:	460b      	mov	r3, r1
 8007364:	f7f8 ff1a 	bl	800019c <__aeabi_dsub>
 8007368:	4602      	mov	r2, r0
 800736a:	460b      	mov	r3, r1
 800736c:	f7f9 f9f4 	bl	8000758 <__aeabi_ddiv>
 8007370:	4604      	mov	r4, r0
 8007372:	460d      	mov	r5, r1
 8007374:	4620      	mov	r0, r4
 8007376:	4629      	mov	r1, r5
 8007378:	b005      	add	sp, #20
 800737a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800737e:	4bad      	ldr	r3, [pc, #692]	; (8007634 <__ieee754_asin+0x324>)
 8007380:	459b      	cmp	fp, r3
 8007382:	dc0e      	bgt.n	80073a2 <__ieee754_asin+0x92>
 8007384:	f1bb 5f79 	cmp.w	fp, #1044381696	; 0x3e400000
 8007388:	f280 80ad 	bge.w	80074e6 <__ieee754_asin+0x1d6>
 800738c:	a392      	add	r3, pc, #584	; (adr r3, 80075d8 <__ieee754_asin+0x2c8>)
 800738e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007392:	f7f8 ff05 	bl	80001a0 <__adddf3>
 8007396:	2200      	movs	r2, #0
 8007398:	4ba7      	ldr	r3, [pc, #668]	; (8007638 <__ieee754_asin+0x328>)
 800739a:	f7f9 fb43 	bl	8000a24 <__aeabi_dcmpgt>
 800739e:	2800      	cmp	r0, #0
 80073a0:	d1e8      	bne.n	8007374 <__ieee754_asin+0x64>
 80073a2:	4620      	mov	r0, r4
 80073a4:	4629      	mov	r1, r5
 80073a6:	f000 fa5f 	bl	8007868 <fabs>
 80073aa:	4602      	mov	r2, r0
 80073ac:	460b      	mov	r3, r1
 80073ae:	2000      	movs	r0, #0
 80073b0:	49a1      	ldr	r1, [pc, #644]	; (8007638 <__ieee754_asin+0x328>)
 80073b2:	f7f8 fef3 	bl	800019c <__aeabi_dsub>
 80073b6:	2200      	movs	r2, #0
 80073b8:	4ba0      	ldr	r3, [pc, #640]	; (800763c <__ieee754_asin+0x32c>)
 80073ba:	f7f9 f8a3 	bl	8000504 <__aeabi_dmul>
 80073be:	a388      	add	r3, pc, #544	; (adr r3, 80075e0 <__ieee754_asin+0x2d0>)
 80073c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073c4:	4604      	mov	r4, r0
 80073c6:	460d      	mov	r5, r1
 80073c8:	f7f9 f89c 	bl	8000504 <__aeabi_dmul>
 80073cc:	a386      	add	r3, pc, #536	; (adr r3, 80075e8 <__ieee754_asin+0x2d8>)
 80073ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073d2:	f7f8 fee5 	bl	80001a0 <__adddf3>
 80073d6:	4622      	mov	r2, r4
 80073d8:	462b      	mov	r3, r5
 80073da:	f7f9 f893 	bl	8000504 <__aeabi_dmul>
 80073de:	a384      	add	r3, pc, #528	; (adr r3, 80075f0 <__ieee754_asin+0x2e0>)
 80073e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073e4:	f7f8 feda 	bl	800019c <__aeabi_dsub>
 80073e8:	4622      	mov	r2, r4
 80073ea:	462b      	mov	r3, r5
 80073ec:	f7f9 f88a 	bl	8000504 <__aeabi_dmul>
 80073f0:	a381      	add	r3, pc, #516	; (adr r3, 80075f8 <__ieee754_asin+0x2e8>)
 80073f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073f6:	f7f8 fed3 	bl	80001a0 <__adddf3>
 80073fa:	4622      	mov	r2, r4
 80073fc:	462b      	mov	r3, r5
 80073fe:	f7f9 f881 	bl	8000504 <__aeabi_dmul>
 8007402:	a37f      	add	r3, pc, #508	; (adr r3, 8007600 <__ieee754_asin+0x2f0>)
 8007404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007408:	f7f8 fec8 	bl	800019c <__aeabi_dsub>
 800740c:	4622      	mov	r2, r4
 800740e:	462b      	mov	r3, r5
 8007410:	f7f9 f878 	bl	8000504 <__aeabi_dmul>
 8007414:	a37c      	add	r3, pc, #496	; (adr r3, 8007608 <__ieee754_asin+0x2f8>)
 8007416:	e9d3 2300 	ldrd	r2, r3, [r3]
 800741a:	f7f8 fec1 	bl	80001a0 <__adddf3>
 800741e:	4622      	mov	r2, r4
 8007420:	462b      	mov	r3, r5
 8007422:	f7f9 f86f 	bl	8000504 <__aeabi_dmul>
 8007426:	a37a      	add	r3, pc, #488	; (adr r3, 8007610 <__ieee754_asin+0x300>)
 8007428:	e9d3 2300 	ldrd	r2, r3, [r3]
 800742c:	4680      	mov	r8, r0
 800742e:	4689      	mov	r9, r1
 8007430:	4620      	mov	r0, r4
 8007432:	4629      	mov	r1, r5
 8007434:	f7f9 f866 	bl	8000504 <__aeabi_dmul>
 8007438:	a377      	add	r3, pc, #476	; (adr r3, 8007618 <__ieee754_asin+0x308>)
 800743a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800743e:	f7f8 fead 	bl	800019c <__aeabi_dsub>
 8007442:	4622      	mov	r2, r4
 8007444:	462b      	mov	r3, r5
 8007446:	f7f9 f85d 	bl	8000504 <__aeabi_dmul>
 800744a:	a375      	add	r3, pc, #468	; (adr r3, 8007620 <__ieee754_asin+0x310>)
 800744c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007450:	f7f8 fea6 	bl	80001a0 <__adddf3>
 8007454:	4622      	mov	r2, r4
 8007456:	462b      	mov	r3, r5
 8007458:	f7f9 f854 	bl	8000504 <__aeabi_dmul>
 800745c:	a372      	add	r3, pc, #456	; (adr r3, 8007628 <__ieee754_asin+0x318>)
 800745e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007462:	f7f8 fe9b 	bl	800019c <__aeabi_dsub>
 8007466:	4622      	mov	r2, r4
 8007468:	462b      	mov	r3, r5
 800746a:	f7f9 f84b 	bl	8000504 <__aeabi_dmul>
 800746e:	2200      	movs	r2, #0
 8007470:	4b71      	ldr	r3, [pc, #452]	; (8007638 <__ieee754_asin+0x328>)
 8007472:	f7f8 fe95 	bl	80001a0 <__adddf3>
 8007476:	4602      	mov	r2, r0
 8007478:	460b      	mov	r3, r1
 800747a:	4620      	mov	r0, r4
 800747c:	4629      	mov	r1, r5
 800747e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007482:	f000 f945 	bl	8007710 <__ieee754_sqrt>
 8007486:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800748a:	460f      	mov	r7, r1
 800748c:	496c      	ldr	r1, [pc, #432]	; (8007640 <__ieee754_asin+0x330>)
 800748e:	4606      	mov	r6, r0
 8007490:	458b      	cmp	fp, r1
 8007492:	f340 80d7 	ble.w	8007644 <__ieee754_asin+0x334>
 8007496:	4640      	mov	r0, r8
 8007498:	4649      	mov	r1, r9
 800749a:	f7f9 f95d 	bl	8000758 <__aeabi_ddiv>
 800749e:	4632      	mov	r2, r6
 80074a0:	463b      	mov	r3, r7
 80074a2:	f7f9 f82f 	bl	8000504 <__aeabi_dmul>
 80074a6:	4632      	mov	r2, r6
 80074a8:	463b      	mov	r3, r7
 80074aa:	f7f8 fe79 	bl	80001a0 <__adddf3>
 80074ae:	4602      	mov	r2, r0
 80074b0:	460b      	mov	r3, r1
 80074b2:	f7f8 fe75 	bl	80001a0 <__adddf3>
 80074b6:	a346      	add	r3, pc, #280	; (adr r3, 80075d0 <__ieee754_asin+0x2c0>)
 80074b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074bc:	f7f8 fe6e 	bl	800019c <__aeabi_dsub>
 80074c0:	4602      	mov	r2, r0
 80074c2:	460b      	mov	r3, r1
 80074c4:	a140      	add	r1, pc, #256	; (adr r1, 80075c8 <__ieee754_asin+0x2b8>)
 80074c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80074ca:	f7f8 fe67 	bl	800019c <__aeabi_dsub>
 80074ce:	9b01      	ldr	r3, [sp, #4]
 80074d0:	4604      	mov	r4, r0
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	bfdc      	itt	le
 80074d6:	4602      	movle	r2, r0
 80074d8:	f101 4300 	addle.w	r3, r1, #2147483648	; 0x80000000
 80074dc:	460d      	mov	r5, r1
 80074de:	bfdc      	itt	le
 80074e0:	4614      	movle	r4, r2
 80074e2:	461d      	movle	r5, r3
 80074e4:	e746      	b.n	8007374 <__ieee754_asin+0x64>
 80074e6:	4602      	mov	r2, r0
 80074e8:	460b      	mov	r3, r1
 80074ea:	f7f9 f80b 	bl	8000504 <__aeabi_dmul>
 80074ee:	a33c      	add	r3, pc, #240	; (adr r3, 80075e0 <__ieee754_asin+0x2d0>)
 80074f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074f4:	4606      	mov	r6, r0
 80074f6:	460f      	mov	r7, r1
 80074f8:	f7f9 f804 	bl	8000504 <__aeabi_dmul>
 80074fc:	a33a      	add	r3, pc, #232	; (adr r3, 80075e8 <__ieee754_asin+0x2d8>)
 80074fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007502:	f7f8 fe4d 	bl	80001a0 <__adddf3>
 8007506:	4632      	mov	r2, r6
 8007508:	463b      	mov	r3, r7
 800750a:	f7f8 fffb 	bl	8000504 <__aeabi_dmul>
 800750e:	a338      	add	r3, pc, #224	; (adr r3, 80075f0 <__ieee754_asin+0x2e0>)
 8007510:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007514:	f7f8 fe42 	bl	800019c <__aeabi_dsub>
 8007518:	4632      	mov	r2, r6
 800751a:	463b      	mov	r3, r7
 800751c:	f7f8 fff2 	bl	8000504 <__aeabi_dmul>
 8007520:	a335      	add	r3, pc, #212	; (adr r3, 80075f8 <__ieee754_asin+0x2e8>)
 8007522:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007526:	f7f8 fe3b 	bl	80001a0 <__adddf3>
 800752a:	4632      	mov	r2, r6
 800752c:	463b      	mov	r3, r7
 800752e:	f7f8 ffe9 	bl	8000504 <__aeabi_dmul>
 8007532:	a333      	add	r3, pc, #204	; (adr r3, 8007600 <__ieee754_asin+0x2f0>)
 8007534:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007538:	f7f8 fe30 	bl	800019c <__aeabi_dsub>
 800753c:	4632      	mov	r2, r6
 800753e:	463b      	mov	r3, r7
 8007540:	f7f8 ffe0 	bl	8000504 <__aeabi_dmul>
 8007544:	a330      	add	r3, pc, #192	; (adr r3, 8007608 <__ieee754_asin+0x2f8>)
 8007546:	e9d3 2300 	ldrd	r2, r3, [r3]
 800754a:	f7f8 fe29 	bl	80001a0 <__adddf3>
 800754e:	4632      	mov	r2, r6
 8007550:	463b      	mov	r3, r7
 8007552:	f7f8 ffd7 	bl	8000504 <__aeabi_dmul>
 8007556:	a32e      	add	r3, pc, #184	; (adr r3, 8007610 <__ieee754_asin+0x300>)
 8007558:	e9d3 2300 	ldrd	r2, r3, [r3]
 800755c:	4680      	mov	r8, r0
 800755e:	4689      	mov	r9, r1
 8007560:	4630      	mov	r0, r6
 8007562:	4639      	mov	r1, r7
 8007564:	f7f8 ffce 	bl	8000504 <__aeabi_dmul>
 8007568:	a32b      	add	r3, pc, #172	; (adr r3, 8007618 <__ieee754_asin+0x308>)
 800756a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800756e:	f7f8 fe15 	bl	800019c <__aeabi_dsub>
 8007572:	4632      	mov	r2, r6
 8007574:	463b      	mov	r3, r7
 8007576:	f7f8 ffc5 	bl	8000504 <__aeabi_dmul>
 800757a:	a329      	add	r3, pc, #164	; (adr r3, 8007620 <__ieee754_asin+0x310>)
 800757c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007580:	f7f8 fe0e 	bl	80001a0 <__adddf3>
 8007584:	4632      	mov	r2, r6
 8007586:	463b      	mov	r3, r7
 8007588:	f7f8 ffbc 	bl	8000504 <__aeabi_dmul>
 800758c:	a326      	add	r3, pc, #152	; (adr r3, 8007628 <__ieee754_asin+0x318>)
 800758e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007592:	f7f8 fe03 	bl	800019c <__aeabi_dsub>
 8007596:	4632      	mov	r2, r6
 8007598:	463b      	mov	r3, r7
 800759a:	f7f8 ffb3 	bl	8000504 <__aeabi_dmul>
 800759e:	2200      	movs	r2, #0
 80075a0:	4b25      	ldr	r3, [pc, #148]	; (8007638 <__ieee754_asin+0x328>)
 80075a2:	f7f8 fdfd 	bl	80001a0 <__adddf3>
 80075a6:	4602      	mov	r2, r0
 80075a8:	460b      	mov	r3, r1
 80075aa:	4640      	mov	r0, r8
 80075ac:	4649      	mov	r1, r9
 80075ae:	f7f9 f8d3 	bl	8000758 <__aeabi_ddiv>
 80075b2:	4622      	mov	r2, r4
 80075b4:	462b      	mov	r3, r5
 80075b6:	f7f8 ffa5 	bl	8000504 <__aeabi_dmul>
 80075ba:	4602      	mov	r2, r0
 80075bc:	460b      	mov	r3, r1
 80075be:	4620      	mov	r0, r4
 80075c0:	4629      	mov	r1, r5
 80075c2:	e6ca      	b.n	800735a <__ieee754_asin+0x4a>
 80075c4:	f3af 8000 	nop.w
 80075c8:	54442d18 	.word	0x54442d18
 80075cc:	3ff921fb 	.word	0x3ff921fb
 80075d0:	33145c07 	.word	0x33145c07
 80075d4:	3c91a626 	.word	0x3c91a626
 80075d8:	8800759c 	.word	0x8800759c
 80075dc:	7e37e43c 	.word	0x7e37e43c
 80075e0:	0dfdf709 	.word	0x0dfdf709
 80075e4:	3f023de1 	.word	0x3f023de1
 80075e8:	7501b288 	.word	0x7501b288
 80075ec:	3f49efe0 	.word	0x3f49efe0
 80075f0:	b5688f3b 	.word	0xb5688f3b
 80075f4:	3fa48228 	.word	0x3fa48228
 80075f8:	0e884455 	.word	0x0e884455
 80075fc:	3fc9c155 	.word	0x3fc9c155
 8007600:	03eb6f7d 	.word	0x03eb6f7d
 8007604:	3fd4d612 	.word	0x3fd4d612
 8007608:	55555555 	.word	0x55555555
 800760c:	3fc55555 	.word	0x3fc55555
 8007610:	b12e9282 	.word	0xb12e9282
 8007614:	3fb3b8c5 	.word	0x3fb3b8c5
 8007618:	1b8d0159 	.word	0x1b8d0159
 800761c:	3fe6066c 	.word	0x3fe6066c
 8007620:	9c598ac8 	.word	0x9c598ac8
 8007624:	40002ae5 	.word	0x40002ae5
 8007628:	1c8a2d4b 	.word	0x1c8a2d4b
 800762c:	40033a27 	.word	0x40033a27
 8007630:	3fefffff 	.word	0x3fefffff
 8007634:	3fdfffff 	.word	0x3fdfffff
 8007638:	3ff00000 	.word	0x3ff00000
 800763c:	3fe00000 	.word	0x3fe00000
 8007640:	3fef3332 	.word	0x3fef3332
 8007644:	4640      	mov	r0, r8
 8007646:	4649      	mov	r1, r9
 8007648:	f7f9 f886 	bl	8000758 <__aeabi_ddiv>
 800764c:	4632      	mov	r2, r6
 800764e:	4680      	mov	r8, r0
 8007650:	4689      	mov	r9, r1
 8007652:	463b      	mov	r3, r7
 8007654:	4630      	mov	r0, r6
 8007656:	4639      	mov	r1, r7
 8007658:	f7f8 fda2 	bl	80001a0 <__adddf3>
 800765c:	4602      	mov	r2, r0
 800765e:	460b      	mov	r3, r1
 8007660:	4640      	mov	r0, r8
 8007662:	4649      	mov	r1, r9
 8007664:	f7f8 ff4e 	bl	8000504 <__aeabi_dmul>
 8007668:	f04f 0a00 	mov.w	sl, #0
 800766c:	4680      	mov	r8, r0
 800766e:	4689      	mov	r9, r1
 8007670:	4652      	mov	r2, sl
 8007672:	463b      	mov	r3, r7
 8007674:	4650      	mov	r0, sl
 8007676:	4639      	mov	r1, r7
 8007678:	f7f8 ff44 	bl	8000504 <__aeabi_dmul>
 800767c:	4602      	mov	r2, r0
 800767e:	460b      	mov	r3, r1
 8007680:	4620      	mov	r0, r4
 8007682:	4629      	mov	r1, r5
 8007684:	f7f8 fd8a 	bl	800019c <__aeabi_dsub>
 8007688:	4652      	mov	r2, sl
 800768a:	4604      	mov	r4, r0
 800768c:	460d      	mov	r5, r1
 800768e:	463b      	mov	r3, r7
 8007690:	4630      	mov	r0, r6
 8007692:	4639      	mov	r1, r7
 8007694:	f7f8 fd84 	bl	80001a0 <__adddf3>
 8007698:	4602      	mov	r2, r0
 800769a:	460b      	mov	r3, r1
 800769c:	4620      	mov	r0, r4
 800769e:	4629      	mov	r1, r5
 80076a0:	f7f9 f85a 	bl	8000758 <__aeabi_ddiv>
 80076a4:	4602      	mov	r2, r0
 80076a6:	460b      	mov	r3, r1
 80076a8:	f7f8 fd7a 	bl	80001a0 <__adddf3>
 80076ac:	4602      	mov	r2, r0
 80076ae:	460b      	mov	r3, r1
 80076b0:	a113      	add	r1, pc, #76	; (adr r1, 8007700 <__ieee754_asin+0x3f0>)
 80076b2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80076b6:	f7f8 fd71 	bl	800019c <__aeabi_dsub>
 80076ba:	4602      	mov	r2, r0
 80076bc:	460b      	mov	r3, r1
 80076be:	4640      	mov	r0, r8
 80076c0:	4649      	mov	r1, r9
 80076c2:	f7f8 fd6b 	bl	800019c <__aeabi_dsub>
 80076c6:	4652      	mov	r2, sl
 80076c8:	4604      	mov	r4, r0
 80076ca:	460d      	mov	r5, r1
 80076cc:	463b      	mov	r3, r7
 80076ce:	4650      	mov	r0, sl
 80076d0:	4639      	mov	r1, r7
 80076d2:	f7f8 fd65 	bl	80001a0 <__adddf3>
 80076d6:	4602      	mov	r2, r0
 80076d8:	460b      	mov	r3, r1
 80076da:	a10b      	add	r1, pc, #44	; (adr r1, 8007708 <__ieee754_asin+0x3f8>)
 80076dc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80076e0:	f7f8 fd5c 	bl	800019c <__aeabi_dsub>
 80076e4:	4602      	mov	r2, r0
 80076e6:	460b      	mov	r3, r1
 80076e8:	4620      	mov	r0, r4
 80076ea:	4629      	mov	r1, r5
 80076ec:	f7f8 fd56 	bl	800019c <__aeabi_dsub>
 80076f0:	4602      	mov	r2, r0
 80076f2:	460b      	mov	r3, r1
 80076f4:	a104      	add	r1, pc, #16	; (adr r1, 8007708 <__ieee754_asin+0x3f8>)
 80076f6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80076fa:	e6e6      	b.n	80074ca <__ieee754_asin+0x1ba>
 80076fc:	f3af 8000 	nop.w
 8007700:	33145c07 	.word	0x33145c07
 8007704:	3c91a626 	.word	0x3c91a626
 8007708:	54442d18 	.word	0x54442d18
 800770c:	3fe921fb 	.word	0x3fe921fb

08007710 <__ieee754_sqrt>:
 8007710:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007714:	f8df e14c 	ldr.w	lr, [pc, #332]	; 8007864 <__ieee754_sqrt+0x154>
 8007718:	4606      	mov	r6, r0
 800771a:	ea3e 0e01 	bics.w	lr, lr, r1
 800771e:	460d      	mov	r5, r1
 8007720:	4607      	mov	r7, r0
 8007722:	460a      	mov	r2, r1
 8007724:	460c      	mov	r4, r1
 8007726:	4603      	mov	r3, r0
 8007728:	d10f      	bne.n	800774a <__ieee754_sqrt+0x3a>
 800772a:	4602      	mov	r2, r0
 800772c:	460b      	mov	r3, r1
 800772e:	f7f8 fee9 	bl	8000504 <__aeabi_dmul>
 8007732:	4602      	mov	r2, r0
 8007734:	460b      	mov	r3, r1
 8007736:	4630      	mov	r0, r6
 8007738:	4629      	mov	r1, r5
 800773a:	f7f8 fd31 	bl	80001a0 <__adddf3>
 800773e:	4606      	mov	r6, r0
 8007740:	460d      	mov	r5, r1
 8007742:	4630      	mov	r0, r6
 8007744:	4629      	mov	r1, r5
 8007746:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800774a:	2900      	cmp	r1, #0
 800774c:	dc0e      	bgt.n	800776c <__ieee754_sqrt+0x5c>
 800774e:	f021 4e00 	bic.w	lr, r1, #2147483648	; 0x80000000
 8007752:	ea5e 0707 	orrs.w	r7, lr, r7
 8007756:	d0f4      	beq.n	8007742 <__ieee754_sqrt+0x32>
 8007758:	b141      	cbz	r1, 800776c <__ieee754_sqrt+0x5c>
 800775a:	4602      	mov	r2, r0
 800775c:	460b      	mov	r3, r1
 800775e:	f7f8 fd1d 	bl	800019c <__aeabi_dsub>
 8007762:	4602      	mov	r2, r0
 8007764:	460b      	mov	r3, r1
 8007766:	f7f8 fff7 	bl	8000758 <__aeabi_ddiv>
 800776a:	e7e8      	b.n	800773e <__ieee754_sqrt+0x2e>
 800776c:	1512      	asrs	r2, r2, #20
 800776e:	d10c      	bne.n	800778a <__ieee754_sqrt+0x7a>
 8007770:	2c00      	cmp	r4, #0
 8007772:	d06e      	beq.n	8007852 <__ieee754_sqrt+0x142>
 8007774:	2100      	movs	r1, #0
 8007776:	02e6      	lsls	r6, r4, #11
 8007778:	d56f      	bpl.n	800785a <__ieee754_sqrt+0x14a>
 800777a:	1e48      	subs	r0, r1, #1
 800777c:	1a12      	subs	r2, r2, r0
 800777e:	f1c1 0020 	rsb	r0, r1, #32
 8007782:	fa23 f000 	lsr.w	r0, r3, r0
 8007786:	4304      	orrs	r4, r0
 8007788:	408b      	lsls	r3, r1
 800778a:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800778e:	07d5      	lsls	r5, r2, #31
 8007790:	f04f 0500 	mov.w	r5, #0
 8007794:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8007798:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 800779c:	bf42      	ittt	mi
 800779e:	0064      	lslmi	r4, r4, #1
 80077a0:	eb04 74d3 	addmi.w	r4, r4, r3, lsr #31
 80077a4:	005b      	lslmi	r3, r3, #1
 80077a6:	eb04 71d3 	add.w	r1, r4, r3, lsr #31
 80077aa:	1050      	asrs	r0, r2, #1
 80077ac:	4421      	add	r1, r4
 80077ae:	2216      	movs	r2, #22
 80077b0:	462c      	mov	r4, r5
 80077b2:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 80077b6:	005b      	lsls	r3, r3, #1
 80077b8:	19a7      	adds	r7, r4, r6
 80077ba:	428f      	cmp	r7, r1
 80077bc:	bfde      	ittt	le
 80077be:	1bc9      	suble	r1, r1, r7
 80077c0:	19bc      	addle	r4, r7, r6
 80077c2:	19ad      	addle	r5, r5, r6
 80077c4:	0049      	lsls	r1, r1, #1
 80077c6:	3a01      	subs	r2, #1
 80077c8:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 80077cc:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80077d0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80077d4:	d1f0      	bne.n	80077b8 <__ieee754_sqrt+0xa8>
 80077d6:	f04f 0e20 	mov.w	lr, #32
 80077da:	4694      	mov	ip, r2
 80077dc:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 80077e0:	42a1      	cmp	r1, r4
 80077e2:	eb06 070c 	add.w	r7, r6, ip
 80077e6:	dc02      	bgt.n	80077ee <__ieee754_sqrt+0xde>
 80077e8:	d112      	bne.n	8007810 <__ieee754_sqrt+0x100>
 80077ea:	429f      	cmp	r7, r3
 80077ec:	d810      	bhi.n	8007810 <__ieee754_sqrt+0x100>
 80077ee:	2f00      	cmp	r7, #0
 80077f0:	eb07 0c06 	add.w	ip, r7, r6
 80077f4:	da34      	bge.n	8007860 <__ieee754_sqrt+0x150>
 80077f6:	f1bc 0f00 	cmp.w	ip, #0
 80077fa:	db31      	blt.n	8007860 <__ieee754_sqrt+0x150>
 80077fc:	f104 0801 	add.w	r8, r4, #1
 8007800:	1b09      	subs	r1, r1, r4
 8007802:	4644      	mov	r4, r8
 8007804:	429f      	cmp	r7, r3
 8007806:	bf88      	it	hi
 8007808:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800780c:	1bdb      	subs	r3, r3, r7
 800780e:	4432      	add	r2, r6
 8007810:	eb01 77d3 	add.w	r7, r1, r3, lsr #31
 8007814:	f1be 0e01 	subs.w	lr, lr, #1
 8007818:	4439      	add	r1, r7
 800781a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800781e:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8007822:	d1dd      	bne.n	80077e0 <__ieee754_sqrt+0xd0>
 8007824:	430b      	orrs	r3, r1
 8007826:	d006      	beq.n	8007836 <__ieee754_sqrt+0x126>
 8007828:	1c54      	adds	r4, r2, #1
 800782a:	bf0b      	itete	eq
 800782c:	4672      	moveq	r2, lr
 800782e:	3201      	addne	r2, #1
 8007830:	3501      	addeq	r5, #1
 8007832:	f022 0201 	bicne.w	r2, r2, #1
 8007836:	106b      	asrs	r3, r5, #1
 8007838:	0852      	lsrs	r2, r2, #1
 800783a:	07e9      	lsls	r1, r5, #31
 800783c:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8007840:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8007844:	bf48      	it	mi
 8007846:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800784a:	eb03 5500 	add.w	r5, r3, r0, lsl #20
 800784e:	4616      	mov	r6, r2
 8007850:	e777      	b.n	8007742 <__ieee754_sqrt+0x32>
 8007852:	0adc      	lsrs	r4, r3, #11
 8007854:	3a15      	subs	r2, #21
 8007856:	055b      	lsls	r3, r3, #21
 8007858:	e78a      	b.n	8007770 <__ieee754_sqrt+0x60>
 800785a:	0064      	lsls	r4, r4, #1
 800785c:	3101      	adds	r1, #1
 800785e:	e78a      	b.n	8007776 <__ieee754_sqrt+0x66>
 8007860:	46a0      	mov	r8, r4
 8007862:	e7cd      	b.n	8007800 <__ieee754_sqrt+0xf0>
 8007864:	7ff00000 	.word	0x7ff00000

08007868 <fabs>:
 8007868:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800786c:	4770      	bx	lr

0800786e <matherr>:
 800786e:	2000      	movs	r0, #0
 8007870:	4770      	bx	lr
	...

08007874 <nan>:
 8007874:	2000      	movs	r0, #0
 8007876:	4901      	ldr	r1, [pc, #4]	; (800787c <nan+0x8>)
 8007878:	4770      	bx	lr
 800787a:	bf00      	nop
 800787c:	7ff80000 	.word	0x7ff80000

08007880 <__errno>:
 8007880:	4b01      	ldr	r3, [pc, #4]	; (8007888 <__errno+0x8>)
 8007882:	6818      	ldr	r0, [r3, #0]
 8007884:	4770      	bx	lr
 8007886:	bf00      	nop
 8007888:	2000003c 	.word	0x2000003c

0800788c <_sbrk>:
 800788c:	4b04      	ldr	r3, [pc, #16]	; (80078a0 <_sbrk+0x14>)
 800788e:	4602      	mov	r2, r0
 8007890:	6819      	ldr	r1, [r3, #0]
 8007892:	b909      	cbnz	r1, 8007898 <_sbrk+0xc>
 8007894:	4903      	ldr	r1, [pc, #12]	; (80078a4 <_sbrk+0x18>)
 8007896:	6019      	str	r1, [r3, #0]
 8007898:	6818      	ldr	r0, [r3, #0]
 800789a:	4402      	add	r2, r0
 800789c:	601a      	str	r2, [r3, #0]
 800789e:	4770      	bx	lr
 80078a0:	2000231c 	.word	0x2000231c
 80078a4:	20003e6c 	.word	0x20003e6c

080078a8 <_init>:
 80078a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078aa:	bf00      	nop
 80078ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80078ae:	bc08      	pop	{r3}
 80078b0:	469e      	mov	lr, r3
 80078b2:	4770      	bx	lr

080078b4 <_fini>:
 80078b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078b6:	bf00      	nop
 80078b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80078ba:	bc08      	pop	{r3}
 80078bc:	469e      	mov	lr, r3
 80078be:	4770      	bx	lr
