#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Feb 24 11:50:57 2018
# Process ID: 30625
# Current directory: /home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/trevor/mylab/Basys3/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
Command: link_design -top design_1_wrapper -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.dcp' for cell 'design_1_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/sources_1/bd/design_1/ip/design_1_rgb2vga_0_0/design_1_rgb2vga_0_0.dcp' for cell 'design_1_i/rgb2vga_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0.dcp' for cell 'design_1_i/v_tc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.dcp' for cell 'design_1_i/xlconstant_0'
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 2014.637 ; gain = 536.465 ; free physical = 2682 ; free virtual = 10715
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'vgaRed[0]'. [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc:236]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc:236]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaRed[0]'. [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc:237]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc:237]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaRed[1]'. [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc:238]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc:238]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaRed[1]'. [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc:239]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc:239]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaRed[2]'. [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc:240]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc:240]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaRed[2]'. [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc:241]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc:241]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaRed[3]'. [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc:242]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc:242]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaRed[3]'. [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc:243]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc:243]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[0]'. [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc:244]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc:244]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[0]'. [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc:245]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc:245]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[1]'. [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc:246]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc:246]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[1]'. [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc:247]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc:247]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[2]'. [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc:248]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc:248]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[2]'. [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc:249]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc:249]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[3]'. [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc:250]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc:250]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[3]'. [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc:251]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc:251]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[0]'. [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc:252]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc:252]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[0]'. [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc:253]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc:253]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[1]'. [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc:254]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc:254]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[1]'. [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc:255]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc:255]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[2]'. [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc:256]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc:256]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[2]'. [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc:257]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc:257]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[3]'. [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc:258]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc:258]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[3]'. [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc:259]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc:259]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Hsync'. [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc:260]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc:260]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Hsync'. [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc:261]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc:261]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vsync'. [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc:262]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc:262]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vsync'. [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc:263]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc:263]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc]
Parsing XDC File [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_i/v_tc_0/U0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_i/v_tc_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

17 Infos, 28 Warnings, 28 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:50 . Memory (MB): peak = 2014.637 ; gain = 865.188 ; free physical = 2767 ; free virtual = 10798
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2078.676 ; gain = 64.035 ; free physical = 2757 ; free virtual = 10788
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2870f6042

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2078.676 ; gain = 0.000 ; free physical = 2757 ; free virtual = 10788
INFO: [Opt 31-389] Phase Retarget created 19 cells and removed 55 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 28d6b3f83

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2078.676 ; gain = 0.000 ; free physical = 2757 ; free virtual = 10788
INFO: [Opt 31-389] Phase Constant propagation created 45 cells and removed 150 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 21538083f

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2078.676 ; gain = 0.000 ; free physical = 2757 ; free virtual = 10788
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 43 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 21538083f

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2078.676 ; gain = 0.000 ; free physical = 2757 ; free virtual = 10788
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 21538083f

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2078.676 ; gain = 0.000 ; free physical = 2757 ; free virtual = 10789
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2078.676 ; gain = 0.000 ; free physical = 2758 ; free virtual = 10789
Ending Logic Optimization Task | Checksum: 21538083f

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2078.676 ; gain = 0.000 ; free physical = 2757 ; free virtual = 10789

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 22b32b418

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2078.676 ; gain = 0.000 ; free physical = 2756 ; free virtual = 10787
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 28 Warnings, 28 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2078.676 ; gain = 0.000 ; free physical = 2755 ; free virtual = 10787
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2098.676 ; gain = 0.000 ; free physical = 2743 ; free virtual = 10775
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 142b23b90

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2098.676 ; gain = 0.000 ; free physical = 2743 ; free virtual = 10775
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2098.676 ; gain = 0.000 ; free physical = 2744 ; free virtual = 10776

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b480e10b

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2098.676 ; gain = 0.000 ; free physical = 2742 ; free virtual = 10774

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: c7e0b47c

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2098.676 ; gain = 0.000 ; free physical = 2740 ; free virtual = 10772

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: c7e0b47c

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2098.676 ; gain = 0.000 ; free physical = 2740 ; free virtual = 10772
Phase 1 Placer Initialization | Checksum: c7e0b47c

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2098.676 ; gain = 0.000 ; free physical = 2740 ; free virtual = 10772

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 15d144f08

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2154.691 ; gain = 56.016 ; free physical = 2729 ; free virtual = 10760

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15d144f08

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2154.691 ; gain = 56.016 ; free physical = 2729 ; free virtual = 10760

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 142bdc948

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2154.691 ; gain = 56.016 ; free physical = 2728 ; free virtual = 10760

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19c7a944a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2154.691 ; gain = 56.016 ; free physical = 2728 ; free virtual = 10760

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19c7a944a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2154.691 ; gain = 56.016 ; free physical = 2728 ; free virtual = 10760

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: dc94e027

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2154.691 ; gain = 56.016 ; free physical = 2726 ; free virtual = 10758

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: d29111f0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2154.691 ; gain = 56.016 ; free physical = 2726 ; free virtual = 10758

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: d29111f0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2154.691 ; gain = 56.016 ; free physical = 2726 ; free virtual = 10758
Phase 3 Detail Placement | Checksum: d29111f0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2154.691 ; gain = 56.016 ; free physical = 2726 ; free virtual = 10758

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: c026667b

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: c026667b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2154.691 ; gain = 56.016 ; free physical = 2728 ; free virtual = 10760
INFO: [Place 30-746] Post Placement Timing Summary WNS=21.311. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 108aa0ca1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2154.691 ; gain = 56.016 ; free physical = 2728 ; free virtual = 10760
Phase 4.1 Post Commit Optimization | Checksum: 108aa0ca1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2154.691 ; gain = 56.016 ; free physical = 2728 ; free virtual = 10760

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 108aa0ca1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2154.691 ; gain = 56.016 ; free physical = 2729 ; free virtual = 10760

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 108aa0ca1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2154.691 ; gain = 56.016 ; free physical = 2729 ; free virtual = 10760

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 113a6cd92

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2154.691 ; gain = 56.016 ; free physical = 2729 ; free virtual = 10760
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 113a6cd92

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2154.691 ; gain = 56.016 ; free physical = 2729 ; free virtual = 10760
Ending Placer Task | Checksum: 6f7ee790

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2154.691 ; gain = 56.016 ; free physical = 2738 ; free virtual = 10770
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 28 Warnings, 28 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2154.691 ; gain = 0.000 ; free physical = 2737 ; free virtual = 10770
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2154.691 ; gain = 0.000 ; free physical = 2732 ; free virtual = 10764
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2154.691 ; gain = 0.000 ; free physical = 2736 ; free virtual = 10768
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2154.691 ; gain = 0.000 ; free physical = 2736 ; free virtual = 10767
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 4d3953f8 ConstDB: 0 ShapeSum: 22459398 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 47e80790

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2181.359 ; gain = 26.668 ; free physical = 2615 ; free virtual = 10647
Post Restoration Checksum: NetGraph: 44092e8c NumContArr: 3ded904 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 47e80790

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2181.359 ; gain = 26.668 ; free physical = 2615 ; free virtual = 10647

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 47e80790

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2181.359 ; gain = 26.668 ; free physical = 2585 ; free virtual = 10617

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 47e80790

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2181.359 ; gain = 26.668 ; free physical = 2585 ; free virtual = 10617
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 19fcf9c21

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2181.359 ; gain = 26.668 ; free physical = 2579 ; free virtual = 10611
INFO: [Route 35-416] Intermediate Timing Summary | WNS=21.280 | TNS=0.000  | WHS=-0.135 | THS=-1.704 |

Phase 2 Router Initialization | Checksum: 1c2e98fcb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2181.359 ; gain = 26.668 ; free physical = 2579 ; free virtual = 10611

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a86d9965

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2181.359 ; gain = 26.668 ; free physical = 2580 ; free virtual = 10612

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=20.417 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1786f65a0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2181.359 ; gain = 26.668 ; free physical = 2580 ; free virtual = 10612

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=20.417 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1bdc541a2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2181.359 ; gain = 26.668 ; free physical = 2580 ; free virtual = 10612
Phase 4 Rip-up And Reroute | Checksum: 1bdc541a2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2181.359 ; gain = 26.668 ; free physical = 2580 ; free virtual = 10612

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 210731005

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2181.359 ; gain = 26.668 ; free physical = 2579 ; free virtual = 10611
INFO: [Route 35-416] Intermediate Timing Summary | WNS=20.497 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 210731005

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2181.359 ; gain = 26.668 ; free physical = 2579 ; free virtual = 10611

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 210731005

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2181.359 ; gain = 26.668 ; free physical = 2579 ; free virtual = 10611
Phase 5 Delay and Skew Optimization | Checksum: 210731005

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2181.359 ; gain = 26.668 ; free physical = 2579 ; free virtual = 10611

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c4a73b47

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2181.359 ; gain = 26.668 ; free physical = 2579 ; free virtual = 10611
INFO: [Route 35-416] Intermediate Timing Summary | WNS=20.497 | TNS=0.000  | WHS=0.107  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 252eb19cc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2181.359 ; gain = 26.668 ; free physical = 2579 ; free virtual = 10611
Phase 6 Post Hold Fix | Checksum: 252eb19cc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2181.359 ; gain = 26.668 ; free physical = 2579 ; free virtual = 10611

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.040979 %
  Global Horizontal Routing Utilization  = 0.0318844 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2480d4620

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2181.359 ; gain = 26.668 ; free physical = 2578 ; free virtual = 10610

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2480d4620

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2181.359 ; gain = 26.668 ; free physical = 2578 ; free virtual = 10610

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f3dbb543

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2181.359 ; gain = 26.668 ; free physical = 2579 ; free virtual = 10611

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=20.497 | TNS=0.000  | WHS=0.107  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1f3dbb543

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2181.359 ; gain = 26.668 ; free physical = 2579 ; free virtual = 10611
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2181.359 ; gain = 26.668 ; free physical = 2610 ; free virtual = 10642

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 28 Warnings, 28 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2181.359 ; gain = 26.668 ; free physical = 2610 ; free virtual = 10642
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2181.359 ; gain = 0.000 ; free physical = 2610 ; free virtual = 10643
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
84 Infos, 28 Warnings, 28 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Sat Feb 24 11:52:21 2018...
