#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jan 19 14:35:27 2020
# Process ID: 7952
# Current directory: E:/25_ov7725_hdmi_sobel
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4356 E:\25_ov7725_hdmi_sobel\ov7725_hdmi_sobel.xpr
# Log file: E:/25_ov7725_hdmi_sobel/vivado.log
# Journal file: E:/25_ov7725_hdmi_sobel\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/25_ov7725_hdmi_sobel/ov7725_hdmi_sobel.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/25_ov7725_hdmi_sobel/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_obel_edge_detector_0_0

open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 776.895 ; gain = 165.648
update_compile_order -fileset sources_1
open_bd_design {E:/25_ov7725_hdmi_sobel/ov7725_hdmi_sobel.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding cell -- openedv.com:user:DVI_Transmitter:1.0 - DVI_Transmitter_0
Adding cell -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_0
Adding cell -- alientek.com:user:ov7725_capture_data:1.0 - ov7725_capture_data_1
Adding cell -- opnendv.com:user:obel_edge_detector:1.0 - obel_edge_detector_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/LOCKED_O(undef) and /DVI_Transmitter_0/reset_n(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/LOCKED_O(undef) and /ov7725_capture_data_1/rst_n(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/LOCKED_O(undef) and /obel_edge_detector_0/rst_n(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /ov7725_capture_data_1/cam_sgm_ctrl(undef) and /obel_edge_detector_0/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /obel_edge_detector_0/post_frame_clken(undef) and /v_vid_in_axi4s_0/vid_io_in_ce(ce)
Successfully read diagram <design_1> from BD file <E:/25_ov7725_hdmi_sobel/ov7725_hdmi_sobel.srcs/sources_1/bd/design_1/design_1.bd>
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  E:/25_ov7725_hdmi_sobel/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/25_ov7725_hdmi_sobel/ip_repo'.
delete_bd_objs [get_bd_nets ov7725_capture_data_1_cmos_frame_ce] [get_bd_nets obel_edge_detector_0_post_frame_clken] [get_bd_intf_nets ov7725_capture_data_1_cmos_rgb] [get_bd_intf_nets obel_edge_detector_0_pos_image] [get_bd_cells obel_edge_detector_0]
startgroup
create_bd_cell -type ip -vlnv opnendv.com:user:obel_edge_detector:1.0 obel_edge_detector_0
endgroup
set_property location {3 693 855} [get_bd_cells obel_edge_detector_0]
connect_bd_net [get_bd_pins obel_edge_detector_0/rst_n] [get_bd_pins axi_dynclk_0/LOCKED_O]
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/LOCKED_O(undef) and /obel_edge_detector_0/rst_n(rst)
connect_bd_intf_net [get_bd_intf_pins ov7725_capture_data_1/cmos_rgb] [get_bd_intf_pins obel_edge_detector_0/pre_image]
connect_bd_net [get_bd_pins ov7725_capture_data_1/cmos_frame_ce] [get_bd_pins obel_edge_detector_0/per_frame_clken]
connect_bd_net [get_bd_pins obel_edge_detector_0/clk] [get_bd_pins ov7725_capture_data_1/cmos_frame_clk]
set_property location {2 730 882} [get_bd_cells obel_edge_detector_0]
connect_bd_intf_net [get_bd_intf_pins obel_edge_detector_0/pos_image] [get_bd_intf_pins v_vid_in_axi4s_0/vid_io_in]
connect_bd_net [get_bd_pins obel_edge_detector_0/post_frame_clken] [get_bd_pins v_vid_in_axi4s_0/vid_io_in_ce]
WARNING: [BD 41-1731] Type mismatch between connected pins: /obel_edge_detector_0/post_frame_clken(undef) and /v_vid_in_axi4s_0/vid_io_in_ce(ce)
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /DVI_Transmitter_0/pclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /DVI_Transmitter_0/pclk_x5 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_axi_dynclk_0_0_PXL_CLK_5X_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/REF_CLK_I have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_5X_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_axi_dynclk_0_0_PXL_CLK_5X_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /ov7725_capture_data_1/cmos_frame_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_ov7725_capture_data_1_0_cmos_frame_clk 
WARNING: [BD 41-927] Following properties on pin /obel_edge_detector_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_ov7725_capture_data_1_0_cmos_frame_clk 
validate_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2555.945 ; gain = 0.000
generate_target all [get_files  E:/25_ov7725_hdmi_sobel/ov7725_hdmi_sobel.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <E:\25_ov7725_hdmi_sobel\ov7725_hdmi_sobel.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <E:/25_ov7725_hdmi_sobel/ov7725_hdmi_sobel.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
