<p>Need to resolve:</p><ul class="inline-task-list" data-inline-tasks-content-id="17432600"><li class="checked" data-inline-task-id="1">
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf"></span>
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
<ul><li>Declare make file dependencies as the output Verilog files</li><li>Possibly make clean</li></ul></li><li class="checked" data-inline-task-id="2">
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf"></span>
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
<ul><li>Research why the asynchronous clocks are not included in the output .ddc files from the FlexNoc Scripts<ul><li>Output sdc files and read it back in along wide .ddc?</li><li>Propagate constraints command, need to try with COND-678 project</li></ul></li></ul></li><li class="checked" data-inline-task-id="3">
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf"></span>
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
<ul><li>Clock Problem</li></ul></li><li class="checked" data-inline-task-id="4">Jobs run in parallel<ul><li>Works with the &quot;-j&quot; argument. Seems to obey all dependencies.<u><br/></u></li></ul></li></ul>
<p><u><br/></u></p><p>Optional:</p><ul class="inline-task-list" data-inline-tasks-content-id="17432600"><li data-inline-task-id="5">Maybe try to improved the scripts if there is time</li></ul>
<p>Â </p><p>To begin:</p><ul><li>Create test program to run single units from a client directory<ul><li>include way to specify technology file and memory files if available?</li><li>Modify .inf file to use topographical mode if possible</li></ul></li><li>Create small test project with only a few units (skyrunner?) for minimal testing<ul><li><strong><span class="legacy-color-text-default">called synthesis_bringup.apf in test projects</span></strong><ul><li><strong><span class="legacy-color-text-default">Also synthesis_bringup_synop_mem.apf for embedded memory version</span></strong></li></ul></li></ul></li></ul>