/// Auto-generated bit field definitions for SPI1
/// Family: stm32f0
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::st::stm32f0::spi1 {

using namespace alloy::hal::bitfields;

// ============================================================================
// SPI1 Bit Field Definitions
// ============================================================================

/// CR1 - control register 1
namespace cr1 {
    /// Clock phase
    /// Position: 0, Width: 1
    using CPHA = BitField<0, 1>;
    constexpr uint32_t CPHA_Pos = 0;
    constexpr uint32_t CPHA_Msk = CPHA::mask;

    /// Clock polarity
    /// Position: 1, Width: 1
    using CPOL = BitField<1, 1>;
    constexpr uint32_t CPOL_Pos = 1;
    constexpr uint32_t CPOL_Msk = CPOL::mask;

    /// Master selection
    /// Position: 2, Width: 1
    using MSTR = BitField<2, 1>;
    constexpr uint32_t MSTR_Pos = 2;
    constexpr uint32_t MSTR_Msk = MSTR::mask;

    /// Baud rate control
    /// Position: 3, Width: 3
    using BR = BitField<3, 3>;
    constexpr uint32_t BR_Pos = 3;
    constexpr uint32_t BR_Msk = BR::mask;

    /// SPI enable
    /// Position: 6, Width: 1
    using SPE = BitField<6, 1>;
    constexpr uint32_t SPE_Pos = 6;
    constexpr uint32_t SPE_Msk = SPE::mask;

    /// Frame format
    /// Position: 7, Width: 1
    using LSBFIRST = BitField<7, 1>;
    constexpr uint32_t LSBFIRST_Pos = 7;
    constexpr uint32_t LSBFIRST_Msk = LSBFIRST::mask;

    /// Internal slave select
    /// Position: 8, Width: 1
    using SSI = BitField<8, 1>;
    constexpr uint32_t SSI_Pos = 8;
    constexpr uint32_t SSI_Msk = SSI::mask;

    /// Software slave management
    /// Position: 9, Width: 1
    using SSM = BitField<9, 1>;
    constexpr uint32_t SSM_Pos = 9;
    constexpr uint32_t SSM_Msk = SSM::mask;

    /// Receive only
    /// Position: 10, Width: 1
    using RXONLY = BitField<10, 1>;
    constexpr uint32_t RXONLY_Pos = 10;
    constexpr uint32_t RXONLY_Msk = RXONLY::mask;

    /// Data frame format
    /// Position: 11, Width: 1
    using DFF = BitField<11, 1>;
    constexpr uint32_t DFF_Pos = 11;
    constexpr uint32_t DFF_Msk = DFF::mask;

    /// CRC transfer next
    /// Position: 12, Width: 1
    using CRCNEXT = BitField<12, 1>;
    constexpr uint32_t CRCNEXT_Pos = 12;
    constexpr uint32_t CRCNEXT_Msk = CRCNEXT::mask;

    /// Hardware CRC calculation
              enable
    /// Position: 13, Width: 1
    using CRCEN = BitField<13, 1>;
    constexpr uint32_t CRCEN_Pos = 13;
    constexpr uint32_t CRCEN_Msk = CRCEN::mask;

    /// Output enable in bidirectional
              mode
    /// Position: 14, Width: 1
    using BIDIOE = BitField<14, 1>;
    constexpr uint32_t BIDIOE_Pos = 14;
    constexpr uint32_t BIDIOE_Msk = BIDIOE::mask;

    /// Bidirectional data mode
              enable
    /// Position: 15, Width: 1
    using BIDIMODE = BitField<15, 1>;
    constexpr uint32_t BIDIMODE_Pos = 15;
    constexpr uint32_t BIDIMODE_Msk = BIDIMODE::mask;

}  // namespace cr1

/// CR2 - control register 2
namespace cr2 {
    /// Rx buffer DMA enable
    /// Position: 0, Width: 1
    using RXDMAEN = BitField<0, 1>;
    constexpr uint32_t RXDMAEN_Pos = 0;
    constexpr uint32_t RXDMAEN_Msk = RXDMAEN::mask;

    /// Tx buffer DMA enable
    /// Position: 1, Width: 1
    using TXDMAEN = BitField<1, 1>;
    constexpr uint32_t TXDMAEN_Pos = 1;
    constexpr uint32_t TXDMAEN_Msk = TXDMAEN::mask;

    /// SS output enable
    /// Position: 2, Width: 1
    using SSOE = BitField<2, 1>;
    constexpr uint32_t SSOE_Pos = 2;
    constexpr uint32_t SSOE_Msk = SSOE::mask;

    /// NSS pulse management
    /// Position: 3, Width: 1
    using NSSP = BitField<3, 1>;
    constexpr uint32_t NSSP_Pos = 3;
    constexpr uint32_t NSSP_Msk = NSSP::mask;

    /// Frame format
    /// Position: 4, Width: 1
    using FRF = BitField<4, 1>;
    constexpr uint32_t FRF_Pos = 4;
    constexpr uint32_t FRF_Msk = FRF::mask;

    /// Error interrupt enable
    /// Position: 5, Width: 1
    using ERRIE = BitField<5, 1>;
    constexpr uint32_t ERRIE_Pos = 5;
    constexpr uint32_t ERRIE_Msk = ERRIE::mask;

    /// RX buffer not empty interrupt
              enable
    /// Position: 6, Width: 1
    using RXNEIE = BitField<6, 1>;
    constexpr uint32_t RXNEIE_Pos = 6;
    constexpr uint32_t RXNEIE_Msk = RXNEIE::mask;

    /// Tx buffer empty interrupt
              enable
    /// Position: 7, Width: 1
    using TXEIE = BitField<7, 1>;
    constexpr uint32_t TXEIE_Pos = 7;
    constexpr uint32_t TXEIE_Msk = TXEIE::mask;

    /// Data size
    /// Position: 8, Width: 4
    using DS = BitField<8, 4>;
    constexpr uint32_t DS_Pos = 8;
    constexpr uint32_t DS_Msk = DS::mask;

    /// FIFO reception threshold
    /// Position: 12, Width: 1
    using FRXTH = BitField<12, 1>;
    constexpr uint32_t FRXTH_Pos = 12;
    constexpr uint32_t FRXTH_Msk = FRXTH::mask;

    /// Last DMA transfer for
              reception
    /// Position: 13, Width: 1
    using LDMA_RX = BitField<13, 1>;
    constexpr uint32_t LDMA_RX_Pos = 13;
    constexpr uint32_t LDMA_RX_Msk = LDMA_RX::mask;

    /// Last DMA transfer for
              transmission
    /// Position: 14, Width: 1
    using LDMA_TX = BitField<14, 1>;
    constexpr uint32_t LDMA_TX_Pos = 14;
    constexpr uint32_t LDMA_TX_Msk = LDMA_TX::mask;

}  // namespace cr2

/// SR - status register
namespace sr {
    /// Receive buffer not empty
    /// Position: 0, Width: 1
    /// Access: read-only
    using RXNE = BitField<0, 1>;
    constexpr uint32_t RXNE_Pos = 0;
    constexpr uint32_t RXNE_Msk = RXNE::mask;

    /// Transmit buffer empty
    /// Position: 1, Width: 1
    /// Access: read-only
    using TXE = BitField<1, 1>;
    constexpr uint32_t TXE_Pos = 1;
    constexpr uint32_t TXE_Msk = TXE::mask;

    /// Channel side
    /// Position: 2, Width: 1
    /// Access: read-only
    using CHSIDE = BitField<2, 1>;
    constexpr uint32_t CHSIDE_Pos = 2;
    constexpr uint32_t CHSIDE_Msk = CHSIDE::mask;

    /// Underrun flag
    /// Position: 3, Width: 1
    /// Access: read-only
    using UDR = BitField<3, 1>;
    constexpr uint32_t UDR_Pos = 3;
    constexpr uint32_t UDR_Msk = UDR::mask;

    /// CRC error flag
    /// Position: 4, Width: 1
    /// Access: read-write
    using CRCERR = BitField<4, 1>;
    constexpr uint32_t CRCERR_Pos = 4;
    constexpr uint32_t CRCERR_Msk = CRCERR::mask;

    /// Mode fault
    /// Position: 5, Width: 1
    /// Access: read-only
    using MODF = BitField<5, 1>;
    constexpr uint32_t MODF_Pos = 5;
    constexpr uint32_t MODF_Msk = MODF::mask;

    /// Overrun flag
    /// Position: 6, Width: 1
    /// Access: read-only
    using OVR = BitField<6, 1>;
    constexpr uint32_t OVR_Pos = 6;
    constexpr uint32_t OVR_Msk = OVR::mask;

    /// Busy flag
    /// Position: 7, Width: 1
    /// Access: read-only
    using BSY = BitField<7, 1>;
    constexpr uint32_t BSY_Pos = 7;
    constexpr uint32_t BSY_Msk = BSY::mask;

    /// TI frame format error
    /// Position: 8, Width: 1
    /// Access: read-only
    using TIFRFE = BitField<8, 1>;
    constexpr uint32_t TIFRFE_Pos = 8;
    constexpr uint32_t TIFRFE_Msk = TIFRFE::mask;

    /// FIFO reception level
    /// Position: 9, Width: 2
    /// Access: read-only
    using FRLVL = BitField<9, 2>;
    constexpr uint32_t FRLVL_Pos = 9;
    constexpr uint32_t FRLVL_Msk = FRLVL::mask;

    /// FIFO transmission level
    /// Position: 11, Width: 2
    /// Access: read-only
    using FTLVL = BitField<11, 2>;
    constexpr uint32_t FTLVL_Pos = 11;
    constexpr uint32_t FTLVL_Msk = FTLVL::mask;

}  // namespace sr

/// DR - data register
namespace dr {
    /// Data register
    /// Position: 0, Width: 16
    using DR = BitField<0, 16>;
    constexpr uint32_t DR_Pos = 0;
    constexpr uint32_t DR_Msk = DR::mask;

}  // namespace dr

/// CRCPR - CRC polynomial register
namespace crcpr {
    /// CRC polynomial register
    /// Position: 0, Width: 16
    using CRCPOLY = BitField<0, 16>;
    constexpr uint32_t CRCPOLY_Pos = 0;
    constexpr uint32_t CRCPOLY_Msk = CRCPOLY::mask;

}  // namespace crcpr

/// RXCRCR - RX CRC register
namespace rxcrcr {
    /// Rx CRC register
    /// Position: 0, Width: 16
    using RxCRC = BitField<0, 16>;
    constexpr uint32_t RxCRC_Pos = 0;
    constexpr uint32_t RxCRC_Msk = RxCRC::mask;

}  // namespace rxcrcr

/// TXCRCR - TX CRC register
namespace txcrcr {
    /// Tx CRC register
    /// Position: 0, Width: 16
    using TxCRC = BitField<0, 16>;
    constexpr uint32_t TxCRC_Pos = 0;
    constexpr uint32_t TxCRC_Msk = TxCRC::mask;

}  // namespace txcrcr

/// I2SCFGR - I2S configuration register
namespace i2scfgr {
    /// Channel length (number of bits per audio
              channel)
    /// Position: 0, Width: 1
    using CHLEN = BitField<0, 1>;
    constexpr uint32_t CHLEN_Pos = 0;
    constexpr uint32_t CHLEN_Msk = CHLEN::mask;

    /// Data length to be
              transferred
    /// Position: 1, Width: 2
    using DATLEN = BitField<1, 2>;
    constexpr uint32_t DATLEN_Pos = 1;
    constexpr uint32_t DATLEN_Msk = DATLEN::mask;

    /// Steady state clock
              polarity
    /// Position: 3, Width: 1
    using CKPOL = BitField<3, 1>;
    constexpr uint32_t CKPOL_Pos = 3;
    constexpr uint32_t CKPOL_Msk = CKPOL::mask;

    /// I2S standard selection
    /// Position: 4, Width: 2
    using I2SSTD = BitField<4, 2>;
    constexpr uint32_t I2SSTD_Pos = 4;
    constexpr uint32_t I2SSTD_Msk = I2SSTD::mask;

    /// PCM frame synchronization
    /// Position: 7, Width: 1
    using PCMSYNC = BitField<7, 1>;
    constexpr uint32_t PCMSYNC_Pos = 7;
    constexpr uint32_t PCMSYNC_Msk = PCMSYNC::mask;

    /// I2S configuration mode
    /// Position: 8, Width: 2
    using I2SCFG = BitField<8, 2>;
    constexpr uint32_t I2SCFG_Pos = 8;
    constexpr uint32_t I2SCFG_Msk = I2SCFG::mask;

    /// I2S Enable
    /// Position: 10, Width: 1
    using I2SE = BitField<10, 1>;
    constexpr uint32_t I2SE_Pos = 10;
    constexpr uint32_t I2SE_Msk = I2SE::mask;

    /// I2S mode selection
    /// Position: 11, Width: 1
    using I2SMOD = BitField<11, 1>;
    constexpr uint32_t I2SMOD_Pos = 11;
    constexpr uint32_t I2SMOD_Msk = I2SMOD::mask;

}  // namespace i2scfgr

/// I2SPR - I2S prescaler register
namespace i2spr {
    /// I2S Linear prescaler
    /// Position: 0, Width: 8
    using I2SDIV = BitField<0, 8>;
    constexpr uint32_t I2SDIV_Pos = 0;
    constexpr uint32_t I2SDIV_Msk = I2SDIV::mask;

    /// Odd factor for the
              prescaler
    /// Position: 8, Width: 1
    using ODD = BitField<8, 1>;
    constexpr uint32_t ODD_Pos = 8;
    constexpr uint32_t ODD_Msk = ODD::mask;

    /// Master clock output enable
    /// Position: 9, Width: 1
    using MCKOE = BitField<9, 1>;
    constexpr uint32_t MCKOE_Pos = 9;
    constexpr uint32_t MCKOE_Msk = MCKOE::mask;

}  // namespace i2spr

}  // namespace alloy::hal::st::stm32f0::spi1
