vendor_name = ModelSim
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/sumador_tb.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/program_counter_tb.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/mux2_1_tb.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/IF_ID_Reg_tb.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch/sumador.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch/program_counter.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch/mux2_1.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch/IF_ID_Reg.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/new_clk.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/extend.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/register_file.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/register_file_tb.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/extend_tb.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/Control_Unit.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/EXE_MEM_Reg.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/alu.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/sumadorExe.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/mux_Exe.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/compuerta.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/compuerta_tb.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/Control_Unit_tb.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/ID_EXE_Reg.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/ID_EXE_Reg_tb.sv
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/imem.v
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_88o1.tdf
source_file = 1, C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/imem.mif
design_name = procesador
instance = comp, \vgaclk~output , vgaclk~output, procesador, 1
instance = comp, \hsync~output , hsync~output, procesador, 1
instance = comp, \vsync~output , vsync~output, procesador, 1
instance = comp, \sync_b~output , sync_b~output, procesador, 1
instance = comp, \blank_b~output , blank_b~output, procesador, 1
instance = comp, \r[0]~output , r[0]~output, procesador, 1
instance = comp, \r[1]~output , r[1]~output, procesador, 1
instance = comp, \r[2]~output , r[2]~output, procesador, 1
instance = comp, \r[3]~output , r[3]~output, procesador, 1
instance = comp, \r[4]~output , r[4]~output, procesador, 1
instance = comp, \r[5]~output , r[5]~output, procesador, 1
instance = comp, \r[6]~output , r[6]~output, procesador, 1
instance = comp, \r[7]~output , r[7]~output, procesador, 1
instance = comp, \g[0]~output , g[0]~output, procesador, 1
instance = comp, \g[1]~output , g[1]~output, procesador, 1
instance = comp, \g[2]~output , g[2]~output, procesador, 1
instance = comp, \g[3]~output , g[3]~output, procesador, 1
instance = comp, \g[4]~output , g[4]~output, procesador, 1
instance = comp, \g[5]~output , g[5]~output, procesador, 1
instance = comp, \g[6]~output , g[6]~output, procesador, 1
instance = comp, \g[7]~output , g[7]~output, procesador, 1
instance = comp, \b[0]~output , b[0]~output, procesador, 1
instance = comp, \b[1]~output , b[1]~output, procesador, 1
instance = comp, \b[2]~output , b[2]~output, procesador, 1
instance = comp, \b[3]~output , b[3]~output, procesador, 1
instance = comp, \b[4]~output , b[4]~output, procesador, 1
instance = comp, \b[5]~output , b[5]~output, procesador, 1
instance = comp, \b[6]~output , b[6]~output, procesador, 1
instance = comp, \b[7]~output , b[7]~output, procesador, 1
instance = comp, \clkFPGA~input , clkFPGA~input, procesador, 1
instance = comp, \rst~input , rst~input, procesador, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, procesador, 1
