{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1644647234821 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1644647234823 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 12 11:57:13 2022 " "Processing started: Sat Feb 12 11:57:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1644647234823 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1644647234823 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CSoC -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off CSoC -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1644647234824 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1644647236079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/soc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC " "Found entity 1: SoC" {  } { { "SoC/synthesis/SoC.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647236271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1644647236271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_irq_mapper " "Found entity 1: SoC_irq_mapper" {  } { { "SoC/synthesis/submodules/SoC_irq_mapper.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647236280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1644647236280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "SoC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647236302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1644647236302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "SoC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647236303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1644647236303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "SoC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647236313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1644647236313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647236321 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647236321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1644647236321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_rsp_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_rsp_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_rsp_xbar_mux_002 " "Found entity 1: SoC_rsp_xbar_mux_002" {  } { { "SoC/synthesis/submodules/SoC_rsp_xbar_mux_002.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_rsp_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647236339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1644647236339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_rsp_xbar_demux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_rsp_xbar_demux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_rsp_xbar_demux_006 " "Found entity 1: SoC_rsp_xbar_demux_006" {  } { { "SoC/synthesis/submodules/SoC_rsp_xbar_demux_006.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_rsp_xbar_demux_006.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647236348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1644647236348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cmd_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cmd_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cmd_xbar_demux_002 " "Found entity 1: SoC_cmd_xbar_demux_002" {  } { { "SoC/synthesis/submodules/SoC_cmd_xbar_demux_002.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647236355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1644647236355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_rsp_xbar_mux_001 " "Found entity 1: SoC_rsp_xbar_mux_001" {  } { { "SoC/synthesis/submodules/SoC_rsp_xbar_mux_001.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647236375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1644647236375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_rsp_xbar_mux " "Found entity 1: SoC_rsp_xbar_mux" {  } { { "SoC/synthesis/submodules/SoC_rsp_xbar_mux.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647236394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1644647236394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_rsp_xbar_demux_002 " "Found entity 1: SoC_rsp_xbar_demux_002" {  } { { "SoC/synthesis/submodules/SoC_rsp_xbar_demux_002.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647236403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1644647236403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_rsp_xbar_demux " "Found entity 1: SoC_rsp_xbar_demux" {  } { { "SoC/synthesis/submodules/SoC_rsp_xbar_demux.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647236410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1644647236410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cmd_xbar_mux " "Found entity 1: SoC_cmd_xbar_mux" {  } { { "SoC/synthesis/submodules/SoC_cmd_xbar_mux.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647236429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1644647236429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cmd_xbar_demux_001 " "Found entity 1: SoC_cmd_xbar_demux_001" {  } { { "SoC/synthesis/submodules/SoC_cmd_xbar_demux_001.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647236437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1644647236437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cmd_xbar_demux " "Found entity 1: SoC_cmd_xbar_demux" {  } { { "SoC/synthesis/submodules/SoC_cmd_xbar_demux.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647236438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1644647236438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_reset_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647236460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1644647236460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "SoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647236470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1644647236470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647236491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1644647236491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_006_default_decode " "Found entity 1: SoC_id_router_006_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_006.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_id_router_006.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647236499 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_006 " "Found entity 2: SoC_id_router_006" {  } { { "SoC/synthesis/submodules/SoC_id_router_006.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_id_router_006.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647236499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1644647236499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_addr_router_002_default_decode " "Found entity 1: SoC_addr_router_002_default_decode" {  } { { "SoC/synthesis/submodules/SoC_addr_router_002.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_addr_router_002.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647236505 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_addr_router_002 " "Found entity 2: SoC_addr_router_002" {  } { { "SoC/synthesis/submodules/SoC_addr_router_002.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_addr_router_002.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647236505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1644647236505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_002_default_decode " "Found entity 1: SoC_id_router_002_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_002.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_id_router_002.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647236513 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_002 " "Found entity 2: SoC_id_router_002" {  } { { "SoC/synthesis/submodules/SoC_id_router_002.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_id_router_002.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647236513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1644647236513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_default_decode " "Found entity 1: SoC_id_router_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_id_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647236521 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router " "Found entity 2: SoC_id_router" {  } { { "SoC/synthesis/submodules/SoC_id_router.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_id_router.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647236521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1644647236521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_addr_router_001_default_decode " "Found entity 1: SoC_addr_router_001_default_decode" {  } { { "SoC/synthesis/submodules/SoC_addr_router_001.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_addr_router_001.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647236528 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_addr_router_001 " "Found entity 2: SoC_addr_router_001" {  } { { "SoC/synthesis/submodules/SoC_addr_router_001.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_addr_router_001.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647236528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1644647236528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_addr_router_default_decode " "Found entity 1: SoC_addr_router_default_decode" {  } { { "SoC/synthesis/submodules/SoC_addr_router.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_addr_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647236535 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_addr_router " "Found entity 2: SoC_addr_router" {  } { { "SoC/synthesis/submodules/SoC_addr_router.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_addr_router.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647236535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1644647236535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "SoC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647236622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1644647236622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647236658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1644647236658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647236698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1644647236698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "SoC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647236738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1644647236738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647236780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1644647236780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "SoC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647236814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1644647236814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "SoC/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647236829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1644647236829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_custom_instruction_master_multi_xconnect " "Found entity 1: SoC_cpu_custom_instruction_master_multi_xconnect" {  } { { "SoC/synthesis/submodules/SoC_cpu_custom_instruction_master_multi_xconnect.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647236845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1644647236845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "SoC/synthesis/submodules/altera_customins_master_translator.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647236898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1644647236898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/crc_custom_instruction.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/crc_custom_instruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRC_Custom_Instruction " "Found entity 1: CRC_Custom_Instruction" {  } { { "SoC/synthesis/submodules/CRC_Custom_Instruction.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/CRC_Custom_Instruction.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647236922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1644647236922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/crc_component.v 3 3 " "Found 3 design units, including 3 entities, in source file soc/synthesis/submodules/crc_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRC_Component " "Found entity 1: CRC_Component" {  } { { "SoC/synthesis/submodules/CRC_Component.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/CRC_Component.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647236962 ""} { "Info" "ISGN_ENTITY_NAME" "2 XOR_Shift_Block " "Found entity 2: XOR_Shift_Block" {  } { { "SoC/synthesis/submodules/CRC_Component.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/CRC_Component.v" 263 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647236962 ""} { "Info" "ISGN_ENTITY_NAME" "3 XOR_Shift " "Found entity 3: XOR_Shift" {  } { { "SoC/synthesis/submodules/CRC_Component.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/CRC_Component.v" 299 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647236962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1644647236962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647237005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1644647237005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "SoC/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647237041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1644647237041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "SoC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647237072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1644647237072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_sdram_input_efifo_module " "Found entity 1: SoC_sdram_input_efifo_module" {  } { { "SoC/synthesis/submodules/SoC_sdram.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647237121 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_sdram " "Found entity 2: SoC_sdram" {  } { { "SoC/synthesis/submodules/SoC_sdram.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647237121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1644647237121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu.v 24 24 " "Found 24 design units, including 24 entities, in source file soc/synthesis/submodules/soc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_ic_data_module " "Found entity 1: SoC_cpu_ic_data_module" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647239987 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_cpu_ic_tag_module " "Found entity 2: SoC_cpu_ic_tag_module" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647239987 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_cpu_register_bank_a_module " "Found entity 3: SoC_cpu_register_bank_a_module" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647239987 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_cpu_register_bank_b_module " "Found entity 4: SoC_cpu_register_bank_b_module" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647239987 ""} { "Info" "ISGN_ENTITY_NAME" "5 SoC_cpu_nios2_oci_debug " "Found entity 5: SoC_cpu_nios2_oci_debug" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647239987 ""} { "Info" "ISGN_ENTITY_NAME" "6 SoC_cpu_ociram_lpm_dram_bdp_component_module " "Found entity 6: SoC_cpu_ociram_lpm_dram_bdp_component_module" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647239987 ""} { "Info" "ISGN_ENTITY_NAME" "7 SoC_cpu_nios2_ocimem " "Found entity 7: SoC_cpu_nios2_ocimem" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647239987 ""} { "Info" "ISGN_ENTITY_NAME" "8 SoC_cpu_nios2_avalon_reg " "Found entity 8: SoC_cpu_nios2_avalon_reg" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647239987 ""} { "Info" "ISGN_ENTITY_NAME" "9 SoC_cpu_nios2_oci_break " "Found entity 9: SoC_cpu_nios2_oci_break" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 745 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647239987 ""} { "Info" "ISGN_ENTITY_NAME" "10 SoC_cpu_nios2_oci_xbrk " "Found entity 10: SoC_cpu_nios2_oci_xbrk" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 1039 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647239987 ""} { "Info" "ISGN_ENTITY_NAME" "11 SoC_cpu_nios2_oci_dbrk " "Found entity 11: SoC_cpu_nios2_oci_dbrk" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 1247 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647239987 ""} { "Info" "ISGN_ENTITY_NAME" "12 SoC_cpu_nios2_oci_itrace " "Found entity 12: SoC_cpu_nios2_oci_itrace" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 1435 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647239987 ""} { "Info" "ISGN_ENTITY_NAME" "13 SoC_cpu_nios2_oci_td_mode " "Found entity 13: SoC_cpu_nios2_oci_td_mode" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 1780 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647239987 ""} { "Info" "ISGN_ENTITY_NAME" "14 SoC_cpu_nios2_oci_dtrace " "Found entity 14: SoC_cpu_nios2_oci_dtrace" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 1847 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647239987 ""} { "Info" "ISGN_ENTITY_NAME" "15 SoC_cpu_nios2_oci_compute_tm_count " "Found entity 15: SoC_cpu_nios2_oci_compute_tm_count" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 1941 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647239987 ""} { "Info" "ISGN_ENTITY_NAME" "16 SoC_cpu_nios2_oci_fifowp_inc " "Found entity 16: SoC_cpu_nios2_oci_fifowp_inc" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 2012 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647239987 ""} { "Info" "ISGN_ENTITY_NAME" "17 SoC_cpu_nios2_oci_fifocount_inc " "Found entity 17: SoC_cpu_nios2_oci_fifocount_inc" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 2054 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647239987 ""} { "Info" "ISGN_ENTITY_NAME" "18 SoC_cpu_nios2_oci_fifo " "Found entity 18: SoC_cpu_nios2_oci_fifo" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 2100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647239987 ""} { "Info" "ISGN_ENTITY_NAME" "19 SoC_cpu_nios2_oci_pib " "Found entity 19: SoC_cpu_nios2_oci_pib" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 2605 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647239987 ""} { "Info" "ISGN_ENTITY_NAME" "20 SoC_cpu_traceram_lpm_dram_bdp_component_module " "Found entity 20: SoC_cpu_traceram_lpm_dram_bdp_component_module" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 2673 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647239987 ""} { "Info" "ISGN_ENTITY_NAME" "21 SoC_cpu_nios2_oci_im " "Found entity 21: SoC_cpu_nios2_oci_im" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 2762 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647239987 ""} { "Info" "ISGN_ENTITY_NAME" "22 SoC_cpu_nios2_performance_monitors " "Found entity 22: SoC_cpu_nios2_performance_monitors" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 2899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647239987 ""} { "Info" "ISGN_ENTITY_NAME" "23 SoC_cpu_nios2_oci " "Found entity 23: SoC_cpu_nios2_oci" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 2915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647239987 ""} { "Info" "ISGN_ENTITY_NAME" "24 SoC_cpu " "Found entity 24: SoC_cpu" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 3414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647239987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1644647239987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_jtag_debug_module_sysclk " "Found entity 1: SoC_cpu_jtag_debug_module_sysclk" {  } { { "SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647240006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1644647240006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_jtag_debug_module_tck " "Found entity 1: SoC_cpu_jtag_debug_module_tck" {  } { { "SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_tck.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647240014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1644647240014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_jtag_debug_module_wrapper " "Found entity 1: SoC_cpu_jtag_debug_module_wrapper" {  } { { "SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647240031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1644647240031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_oci_test_bench " "Found entity 1: SoC_cpu_oci_test_bench" {  } { { "SoC/synthesis/submodules/SoC_cpu_oci_test_bench.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647240046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1644647240046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_test_bench " "Found entity 1: SoC_cpu_test_bench" {  } { { "SoC/synthesis/submodules/SoC_cpu_test_bench.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647240075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1644647240075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_led_out.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_led_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_led_out " "Found entity 1: SoC_led_out" {  } { { "SoC/synthesis/submodules/SoC_led_out.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_led_out.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647240084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1644647240084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_jtag_uart.v 7 7 " "Found 7 design units, including 7 entities, in source file soc/synthesis/submodules/soc_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_jtag_uart_log_module " "Found entity 1: SoC_jtag_uart_log_module" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647240105 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_jtag_uart_sim_scfifo_w " "Found entity 2: SoC_jtag_uart_sim_scfifo_w" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_jtag_uart.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647240105 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_jtag_uart_scfifo_w " "Found entity 3: SoC_jtag_uart_scfifo_w" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_jtag_uart.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647240105 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_jtag_uart_drom_module " "Found entity 4: SoC_jtag_uart_drom_module" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_jtag_uart.v" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647240105 ""} { "Info" "ISGN_ENTITY_NAME" "5 SoC_jtag_uart_sim_scfifo_r " "Found entity 5: SoC_jtag_uart_sim_scfifo_r" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_jtag_uart.v" 365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647240105 ""} { "Info" "ISGN_ENTITY_NAME" "6 SoC_jtag_uart_scfifo_r " "Found entity 6: SoC_jtag_uart_scfifo_r" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_jtag_uart.v" 453 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647240105 ""} { "Info" "ISGN_ENTITY_NAME" "7 SoC_jtag_uart " "Found entity 7: SoC_jtag_uart" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_jtag_uart.v" 540 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647240105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1644647240105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_sysid " "Found entity 1: SoC_sysid" {  } { { "SoC/synthesis/submodules/SoC_sysid.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647240113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1644647240113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_timer " "Found entity 1: SoC_timer" {  } { { "SoC/synthesis/submodules/SoC_timer.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647240132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1644647240132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file soc/synthesis/submodules/soc_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_pll_dffpipe_l2c " "Found entity 1: SoC_pll_dffpipe_l2c" {  } { { "SoC/synthesis/submodules/SoC_pll.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647240155 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_pll_stdsync_sv6 " "Found entity 2: SoC_pll_stdsync_sv6" {  } { { "SoC/synthesis/submodules/SoC_pll.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647240155 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_pll_altpll_bch2 " "Found entity 3: SoC_pll_altpll_bch2" {  } { { "SoC/synthesis/submodules/SoC_pll.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647240155 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_pll " "Found entity 4: SoC_pll" {  } { { "SoC/synthesis/submodules/SoC_pll.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_pll.v" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647240155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1644647240155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1644647240155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1644647240155 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu.v(1748) " "Verilog HDL or VHDL warning at SoC_cpu.v(1748): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 1748 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1644647240194 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu.v(1750) " "Verilog HDL or VHDL warning at SoC_cpu.v(1750): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 1750 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1644647240194 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu.v(1906) " "Verilog HDL or VHDL warning at SoC_cpu.v(1906): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 1906 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1644647240200 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu.v(2825) " "Verilog HDL or VHDL warning at SoC_cpu.v(2825): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 2825 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1644647240204 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_sdram.v(316) " "Verilog HDL or VHDL warning at SoC_sdram.v(316): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_sdram.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1644647240219 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_sdram.v(326) " "Verilog HDL or VHDL warning at SoC_sdram.v(326): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_sdram.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1644647240219 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_sdram.v(336) " "Verilog HDL or VHDL warning at SoC_sdram.v(336): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_sdram.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1644647240219 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_sdram.v(680) " "Verilog HDL or VHDL warning at SoC_sdram.v(680): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_sdram.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1644647240221 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1644647240311 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED\[7..0\] " "Pin \"LED\[7..0\]\" is missing source" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 320 320 496 336 "LED\[7..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1 1644647240362 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "INPUT_CLOCK " "Pin \"INPUT_CLOCK\" not connected" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 192 320 496 208 "INPUT_CLOCK" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1644647240364 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst " "Primitive \"VCC\" of instance \"inst\" not used" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 256 320 352 272 "inst" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1 1644647240365 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 320 320 496 336 "LED\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1644647241183 "|TopLevel|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 320 320 496 336 "LED\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1644647241183 "|TopLevel|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 320 320 496 336 "LED\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1644647241183 "|TopLevel|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 320 320 496 336 "LED\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1644647241183 "|TopLevel|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 320 320 496 336 "LED\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1644647241183 "|TopLevel|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 320 320 496 336 "LED\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1644647241183 "|TopLevel|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 320 320 496 336 "LED\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1644647241183 "|TopLevel|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 320 320 496 336 "LED\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1644647241183 "|TopLevel|LED[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1644647241183 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "SoC " "Ignored assignments for entity \"SoC\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME qsys -entity SoC -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_NAME qsys -entity SoC -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241246 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 12.1 -entity SoC -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.1 -entity SoC -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241246 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV qsys -entity SoC -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity SoC -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241246 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name SLD_INFO \"QSYS_NAME SoC HAS_SOPCINFO 1 GENERATION_ID 1644647012\" -entity SoC -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name SLD_INFO \"QSYS_NAME SoC HAS_SOPCINFO 1 GENERATION_ID 1644647012\" -entity SoC -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241246 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1 1644647241246 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "SoC_addr_router " "Ignored assignments for entity \"SoC_addr_router\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity SoC_addr_router -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity SoC_addr_router -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241246 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 12.1 -entity SoC_addr_router -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.1 -entity SoC_addr_router -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241246 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV qsys -entity SoC_addr_router -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity SoC_addr_router -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241246 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1 1644647241246 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "SoC_addr_router_001 " "Ignored assignments for entity \"SoC_addr_router_001\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity SoC_addr_router_001 -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity SoC_addr_router_001 -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241247 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 12.1 -entity SoC_addr_router_001 -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.1 -entity SoC_addr_router_001 -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241247 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV qsys -entity SoC_addr_router_001 -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity SoC_addr_router_001 -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241247 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1 1644647241247 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "SoC_addr_router_002 " "Ignored assignments for entity \"SoC_addr_router_002\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity SoC_addr_router_002 -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity SoC_addr_router_002 -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241248 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 12.1 -entity SoC_addr_router_002 -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.1 -entity SoC_addr_router_002 -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241248 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV qsys -entity SoC_addr_router_002 -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity SoC_addr_router_002 -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241248 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1 1644647241248 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "SoC_cmd_xbar_demux " "Ignored assignments for entity \"SoC_cmd_xbar_demux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity SoC_cmd_xbar_demux -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity SoC_cmd_xbar_demux -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241248 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 12.1 -entity SoC_cmd_xbar_demux -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.1 -entity SoC_cmd_xbar_demux -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241248 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV qsys -entity SoC_cmd_xbar_demux -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity SoC_cmd_xbar_demux -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241248 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1 1644647241248 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "SoC_cmd_xbar_demux_001 " "Ignored assignments for entity \"SoC_cmd_xbar_demux_001\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity SoC_cmd_xbar_demux_001 -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity SoC_cmd_xbar_demux_001 -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241249 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 12.1 -entity SoC_cmd_xbar_demux_001 -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.1 -entity SoC_cmd_xbar_demux_001 -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241249 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV qsys -entity SoC_cmd_xbar_demux_001 -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity SoC_cmd_xbar_demux_001 -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241249 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1 1644647241249 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "SoC_cmd_xbar_demux_002 " "Ignored assignments for entity \"SoC_cmd_xbar_demux_002\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity SoC_cmd_xbar_demux_002 -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity SoC_cmd_xbar_demux_002 -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241250 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 12.1 -entity SoC_cmd_xbar_demux_002 -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.1 -entity SoC_cmd_xbar_demux_002 -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241250 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV qsys -entity SoC_cmd_xbar_demux_002 -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity SoC_cmd_xbar_demux_002 -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241250 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1 1644647241250 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "SoC_cmd_xbar_mux " "Ignored assignments for entity \"SoC_cmd_xbar_mux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity SoC_cmd_xbar_mux -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity SoC_cmd_xbar_mux -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241250 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 12.1 -entity SoC_cmd_xbar_mux -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.1 -entity SoC_cmd_xbar_mux -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241250 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV qsys -entity SoC_cmd_xbar_mux -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity SoC_cmd_xbar_mux -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241250 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1 1644647241250 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "SoC_cpu " "Ignored assignments for entity \"SoC_cpu\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_nios2_qsys -entity SoC_cpu -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_nios2_qsys -entity SoC_cpu -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241251 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 12.1 -entity SoC_cpu -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.1 -entity SoC_cpu -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241251 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV qsys -entity SoC_cpu -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity SoC_cpu -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241251 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1 1644647241251 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "SoC_cpu_custom_instruction_master_multi_xconnect " "Ignored assignments for entity \"SoC_cpu_custom_instruction_master_multi_xconnect\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_customins_xconnect -entity SoC_cpu_custom_instruction_master_multi_xconnect -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_customins_xconnect -entity SoC_cpu_custom_instruction_master_multi_xconnect -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241251 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 12.1 -entity SoC_cpu_custom_instruction_master_multi_xconnect -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.1 -entity SoC_cpu_custom_instruction_master_multi_xconnect -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241251 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV qsys -entity SoC_cpu_custom_instruction_master_multi_xconnect -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity SoC_cpu_custom_instruction_master_multi_xconnect -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241251 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1 1644647241251 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "SoC_id_router " "Ignored assignments for entity \"SoC_id_router\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity SoC_id_router -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity SoC_id_router -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241253 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 12.1 -entity SoC_id_router -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.1 -entity SoC_id_router -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241253 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV qsys -entity SoC_id_router -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity SoC_id_router -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241253 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1 1644647241253 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "SoC_id_router_002 " "Ignored assignments for entity \"SoC_id_router_002\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity SoC_id_router_002 -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity SoC_id_router_002 -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241253 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 12.1 -entity SoC_id_router_002 -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.1 -entity SoC_id_router_002 -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241253 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV qsys -entity SoC_id_router_002 -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity SoC_id_router_002 -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241253 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1 1644647241253 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "SoC_id_router_006 " "Ignored assignments for entity \"SoC_id_router_006\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity SoC_id_router_006 -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity SoC_id_router_006 -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241254 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 12.1 -entity SoC_id_router_006 -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.1 -entity SoC_id_router_006 -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241254 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV qsys -entity SoC_id_router_006 -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity SoC_id_router_006 -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241254 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1 1644647241254 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "SoC_irq_mapper " "Ignored assignments for entity \"SoC_irq_mapper\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity SoC_irq_mapper -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity SoC_irq_mapper -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241254 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 12.1 -entity SoC_irq_mapper -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.1 -entity SoC_irq_mapper -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241254 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV qsys -entity SoC_irq_mapper -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity SoC_irq_mapper -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241254 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1 1644647241254 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "SoC_jtag_uart " "Ignored assignments for entity \"SoC_jtag_uart\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_jtag_uart -entity SoC_jtag_uart -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_jtag_uart -entity SoC_jtag_uart -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241255 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 12.1 -entity SoC_jtag_uart -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.1 -entity SoC_jtag_uart -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241255 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV qsys -entity SoC_jtag_uart -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity SoC_jtag_uart -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241255 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1 1644647241255 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "SoC_led_out " "Ignored assignments for entity \"SoC_led_out\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity SoC_led_out -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity SoC_led_out -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241255 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 12.1 -entity SoC_led_out -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.1 -entity SoC_led_out -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241255 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV qsys -entity SoC_led_out -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity SoC_led_out -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241255 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1 1644647241255 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "SoC_pll " "Ignored assignments for entity \"SoC_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altpll -entity SoC_pll -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altpll -entity SoC_pll -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 12.1 -entity SoC_pll -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.1 -entity SoC_pll -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV qsys -entity SoC_pll -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity SoC_pll -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241256 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1 1644647241256 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "SoC_rsp_xbar_demux " "Ignored assignments for entity \"SoC_rsp_xbar_demux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity SoC_rsp_xbar_demux -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity SoC_rsp_xbar_demux -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241257 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 12.1 -entity SoC_rsp_xbar_demux -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.1 -entity SoC_rsp_xbar_demux -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241257 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV qsys -entity SoC_rsp_xbar_demux -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity SoC_rsp_xbar_demux -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241257 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1 1644647241257 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "SoC_rsp_xbar_demux_002 " "Ignored assignments for entity \"SoC_rsp_xbar_demux_002\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity SoC_rsp_xbar_demux_002 -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity SoC_rsp_xbar_demux_002 -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241257 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 12.1 -entity SoC_rsp_xbar_demux_002 -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.1 -entity SoC_rsp_xbar_demux_002 -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241257 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV qsys -entity SoC_rsp_xbar_demux_002 -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity SoC_rsp_xbar_demux_002 -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241257 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1 1644647241257 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "SoC_rsp_xbar_demux_006 " "Ignored assignments for entity \"SoC_rsp_xbar_demux_006\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity SoC_rsp_xbar_demux_006 -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity SoC_rsp_xbar_demux_006 -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241258 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 12.1 -entity SoC_rsp_xbar_demux_006 -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.1 -entity SoC_rsp_xbar_demux_006 -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241258 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV qsys -entity SoC_rsp_xbar_demux_006 -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity SoC_rsp_xbar_demux_006 -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241258 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1 1644647241258 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "SoC_rsp_xbar_mux " "Ignored assignments for entity \"SoC_rsp_xbar_mux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity SoC_rsp_xbar_mux -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity SoC_rsp_xbar_mux -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241258 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 12.1 -entity SoC_rsp_xbar_mux -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.1 -entity SoC_rsp_xbar_mux -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241258 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV qsys -entity SoC_rsp_xbar_mux -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity SoC_rsp_xbar_mux -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241258 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1 1644647241258 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "SoC_rsp_xbar_mux_001 " "Ignored assignments for entity \"SoC_rsp_xbar_mux_001\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity SoC_rsp_xbar_mux_001 -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity SoC_rsp_xbar_mux_001 -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241259 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 12.1 -entity SoC_rsp_xbar_mux_001 -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.1 -entity SoC_rsp_xbar_mux_001 -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241259 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV qsys -entity SoC_rsp_xbar_mux_001 -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity SoC_rsp_xbar_mux_001 -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241259 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1 1644647241259 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "SoC_rsp_xbar_mux_002 " "Ignored assignments for entity \"SoC_rsp_xbar_mux_002\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity SoC_rsp_xbar_mux_002 -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity SoC_rsp_xbar_mux_002 -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241259 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 12.1 -entity SoC_rsp_xbar_mux_002 -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.1 -entity SoC_rsp_xbar_mux_002 -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241259 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV qsys -entity SoC_rsp_xbar_mux_002 -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity SoC_rsp_xbar_mux_002 -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241259 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1 1644647241259 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "SoC_sdram " "Ignored assignments for entity \"SoC_sdram\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_new_sdram_controller -entity SoC_sdram -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_new_sdram_controller -entity SoC_sdram -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241260 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 12.1 -entity SoC_sdram -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.1 -entity SoC_sdram -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241260 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV qsys -entity SoC_sdram -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity SoC_sdram -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241260 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1 1644647241260 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "SoC_sysid " "Ignored assignments for entity \"SoC_sysid\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_sysid_qsys -entity SoC_sysid -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_sysid_qsys -entity SoC_sysid -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 12.1 -entity SoC_sysid -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.1 -entity SoC_sysid -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV qsys -entity SoC_sysid -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity SoC_sysid -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241261 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1 1644647241261 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "SoC_timer " "Ignored assignments for entity \"SoC_timer\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_timer -entity SoC_timer -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_timer -entity SoC_timer -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 12.1 -entity SoC_timer -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.1 -entity SoC_timer -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV qsys -entity SoC_timer -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity SoC_timer -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241261 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1 1644647241261 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_mm_clock_crossing_bridge " "Ignored assignments for entity \"altera_avalon_mm_clock_crossing_bridge\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_mm_clock_crossing_bridge -entity altera_avalon_mm_clock_crossing_bridge -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_mm_clock_crossing_bridge -entity altera_avalon_mm_clock_crossing_bridge -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 12.1 -entity altera_avalon_mm_clock_crossing_bridge -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.1 -entity altera_avalon_mm_clock_crossing_bridge -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV qsys -entity altera_avalon_mm_clock_crossing_bridge -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity altera_avalon_mm_clock_crossing_bridge -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241262 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1 1644647241262 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo " "Ignored assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_sc_fifo -entity altera_avalon_sc_fifo -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_sc_fifo -entity altera_avalon_sc_fifo -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241263 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 12.1 -entity altera_avalon_sc_fifo -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.1 -entity altera_avalon_sc_fifo -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241263 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV qsys -entity altera_avalon_sc_fifo -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity altera_avalon_sc_fifo -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241263 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1 1644647241263 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_st_handshake_clock_crosser " "Ignored assignments for entity \"altera_avalon_st_handshake_clock_crosser\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_st_handshake_clock_crosser -entity altera_avalon_st_handshake_clock_crosser -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_st_handshake_clock_crosser -entity altera_avalon_st_handshake_clock_crosser -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241263 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 12.1 -entity altera_avalon_st_handshake_clock_crosser -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.1 -entity altera_avalon_st_handshake_clock_crosser -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241263 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV qsys -entity altera_avalon_st_handshake_clock_crosser -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity altera_avalon_st_handshake_clock_crosser -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241263 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1 1644647241263 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_customins_master_translator " "Ignored assignments for entity \"altera_customins_master_translator\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_customins_master_translator -entity altera_customins_master_translator -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_customins_master_translator -entity altera_customins_master_translator -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241264 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 12.1 -entity altera_customins_master_translator -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.1 -entity altera_customins_master_translator -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241264 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV qsys -entity altera_customins_master_translator -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity altera_customins_master_translator -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241264 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1 1644647241264 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_customins_slave_translator " "Ignored assignments for entity \"altera_customins_slave_translator\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_customins_slave_translator -entity altera_customins_slave_translator -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_customins_slave_translator -entity altera_customins_slave_translator -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241265 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 12.1 -entity altera_customins_slave_translator -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.1 -entity altera_customins_slave_translator -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241265 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV qsys -entity altera_customins_slave_translator -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity altera_customins_slave_translator -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241265 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1 1644647241265 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent " "Ignored assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_master_agent -entity altera_merlin_master_agent -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_master_agent -entity altera_merlin_master_agent -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241265 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 12.1 -entity altera_merlin_master_agent -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.1 -entity altera_merlin_master_agent -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241265 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV qsys -entity altera_merlin_master_agent -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity altera_merlin_master_agent -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241265 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1 1644647241265 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator " "Ignored assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_master_translator -entity altera_merlin_master_translator -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_master_translator -entity altera_merlin_master_translator -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241266 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 12.1 -entity altera_merlin_master_translator -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.1 -entity altera_merlin_master_translator -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241266 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV qsys -entity altera_merlin_master_translator -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity altera_merlin_master_translator -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241266 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1 1644647241266 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent " "Ignored assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_agent -entity altera_merlin_slave_agent -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_agent -entity altera_merlin_slave_agent -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241266 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 12.1 -entity altera_merlin_slave_agent -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.1 -entity altera_merlin_slave_agent -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241266 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV qsys -entity altera_merlin_slave_agent -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity altera_merlin_slave_agent -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241266 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1 1644647241266 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator " "Ignored assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_translator -entity altera_merlin_slave_translator -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_translator -entity altera_merlin_slave_translator -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241267 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 12.1 -entity altera_merlin_slave_translator -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.1 -entity altera_merlin_slave_translator -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241267 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV qsys -entity altera_merlin_slave_translator -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity altera_merlin_slave_translator -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241267 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1 1644647241267 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_traffic_limiter " "Ignored assignments for entity \"altera_merlin_traffic_limiter\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_traffic_limiter -entity altera_merlin_traffic_limiter -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_traffic_limiter -entity altera_merlin_traffic_limiter -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241267 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 12.1 -entity altera_merlin_traffic_limiter -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.1 -entity altera_merlin_traffic_limiter -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241267 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV qsys -entity altera_merlin_traffic_limiter -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity altera_merlin_traffic_limiter -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241267 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1 1644647241267 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller " "Ignored assignments for entity \"altera_reset_controller\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_reset_controller -entity altera_reset_controller -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_reset_controller -entity altera_reset_controller -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241268 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 12.1 -entity altera_reset_controller -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.1 -entity altera_reset_controller -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241268 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV qsys -entity altera_reset_controller -qip SoC/synthesis/SoC.qip -library SoC " "Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity altera_reset_controller -qip SoC/synthesis/SoC.qip -library SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1644647241268 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1 1644647241268 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1644647241582 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1644647241582 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT_CLOCK " "No output dependent on input pin \"INPUT_CLOCK\"" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 192 320 496 208 "INPUT_CLOCK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1644647241632 "|TopLevel|INPUT_CLOCK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1644647241632 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9 " "Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1644647241634 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1644647241634 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1644647241634 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 171 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 171 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "373 " "Peak virtual memory: 373 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1644647241698 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 12 11:57:21 2022 " "Processing ended: Sat Feb 12 11:57:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1644647241698 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1644647241698 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1644647241698 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1644647241698 ""}
