// cf
#define HW_AES_CLK_ENABLE_REG_ADDR 0x810UL
#define HW_DES_CLK_ENABLE_REG_ADDR 0x814UL
#define HW_HASH_CLK_ENABLE_REG_ADDR 0x818UL
#define HW_PKA_CLK_ENABLE_REG_ADDR 0x81CUL
#define HW_CLK_STATUS_REG_ADDR 0x824UL
#define HW_AHB_CLK_ENABLE_REG_ADDR 0x82CUL
#define HW_RNG_CLK_ENABLE_REG_ADDR 0x850UL
#define HW_RC4_CLK_ENABLE_REG_ADDR 0x854UL
#define HW_C2_CLK_ENABLE_REG_ADDR 0x858UL
#define HW_CRYPTO_CTL_REG_ADDR 0x900UL
#define HW_CRYPTO_BUSY_REG_ADDR 0x910UL
#define HW_HASH_BUSY_REG_ADDR 0x91CUL
#define HW_VERSION_REG_ADDR 0x928UL
#define HW_CONTEXT_ID_REG_ADDR 0x930UL
#define HW_DIN_BUFFER_REG_ADDR 0xC00UL
#define HW_DIN_MEM_DMA_BUSY_REG_ADDR 0xC20UL
#define HW_SRC_LLI_SRAM_ADDR_REG_ADDR 0xC24UL
#define HW_SRC_LLI_WORD0_REG_ADDR 0xC28UL
#define HW_SRC_LLI_WORD1_REG_ADDR 0xC2CUL
#define HW_SRAM_SRC_ADDR_REG_ADDR 0xC30UL
#define HW_DIN_SRAM_BYTES_LEN_REG_ADDR 0xC34UL
#define HW_DIN_SRAM_DMA_BUSY_REG_ADDR 0xC38UL
#define HW_WRITE_ALIGN_REG_ADDR 0xC3CUL
#define HW_WRITE_ALIGN_LAST_REG_ADDR 0xC4CUL
#define HW_FIFO_IN_EMPTY_REG_ADDR 0xC50UL
#define HW_DIN_FIFO_RST_PNTR_REG_ADDR 0xC54UL
#define HW_DOUT_BUFFER_REG_ADDR 0xC00UL
#define HW_DST_LLI_WORD0_REG_ADDR 0xD28UL
#define HW_DST_LLI_WORD1_REG_ADDR 0xD2CUL
#define HW_DST_LLI_SRAM_ADDR_REG_ADDR 0xD24UL
#define HW_DOUT_MEM_DMA_BUSY_REG_ADDR 0xD20UL
#define HW_SRAM_DEST_ADDR_REG_ADDR 0xD30UL
#define HW_DOUT_SRAM_BYTES_LEN_REG_ADDR 0xD34UL
#define HW_DOUT_SRAM_DMA_BUSY_REG_ADDR 0xD38UL
#define HW_READ_ALIGN_REG_ADDR 0xD3CUL
#define HW_RST_DOUT_BUFFER_REG_ADDR 0xD40UL
#define HW_READ_ALIGN_LAST_REG_ADDR 0xD44UL
#define HW_FIFO_MODE_REG_ADDR 0xD48UL
#define HW_DOUT_FIFO_EMPTY_REG_ADDR 0xD50UL
#define HW_AHB_INPUT_ENDIANESS_REG_ADDR 0xE08UL
#define HW_AHB_OUTPUT_ENDIANESS_REG_ADDR 0xE0CUL
#define HW_AHB_RD_WR_BURSTS_REG_ADDR 0xE10UL
#define HW_AHB_HW_FLAGS_REG_ADDR 0xE14UL
