<chapter display_name="Digital Logic Design">
  <sequential url_name="588e739c9fc049b18dd7219bd40d8d3b"/>
  <sequential url_name="e75db2ad7bb04aba9c4776b9f4c9da86"/>
  <sequential url_name="1e9a7a8ec3f441e790d523e1bfb103a3"/>
  <sequential url_name="786645b8ad2d4346a3ebb1705bea068d"/>
  <sequential url_name="dcfba8080ebc4580a2e0ab50bc933942"/>
  <sequential url_name="ef0ba994fb1a44ebae8e19aaa86c533f"/>
</chapter>
