# Reading C:/altera/13.0/modelsim_ase/tcl/vsim/pref.tcl 
# do PraticaIV_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Gabriel/Documents/git/laoc2-pratica4 {C:/Users/Gabriel/Documents/git/laoc2-pratica4/PraticaIV.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module PraticaIV
# 
# Top level modules:
# 	PraticaIV
# vlog -vlog01compat -work work +incdir+C:/Users/Gabriel/Documents/git/laoc2-pratica4 {C:/Users/Gabriel/Documents/git/laoc2-pratica4/sm_cpu.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module sm_cpu
# 
# Top level modules:
# 	sm_cpu
# vlog -vlog01compat -work work +incdir+C:/Users/Gabriel/Documents/git/laoc2-pratica4 {C:/Users/Gabriel/Documents/git/laoc2-pratica4/memory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# vlog -vlog01compat -work work +incdir+C:/Users/Gabriel/Documents/git/laoc2-pratica4 {C:/Users/Gabriel/Documents/git/laoc2-pratica4/cache_block.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module cache_block
# 
# Top level modules:
# 	cache_block
# vlog -vlog01compat -work work +incdir+C:/Users/Gabriel/Documents/git/laoc2-pratica4 {C:/Users/Gabriel/Documents/git/laoc2-pratica4/cpu.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# vlog -vlog01compat -work work +incdir+C:/Users/Gabriel/Documents/git/laoc2-pratica4 {C:/Users/Gabriel/Documents/git/laoc2-pratica4/sm_bus.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module sm_bus
# 
# Top level modules:
# 	sm_bus
# 
vsim work.cache_block
# vsim work.cache_block 
# Loading work.cache_block
vsim work.cpu
# vsim work.cpu 
# Loading work.cpu
# Loading work.sm_cpu
# Loading work.cache_block
# Loading work.sm_bus
# ** Warning: (vsim-3017) C:/Users/Gabriel/Documents/git/laoc2-pratica4/cpu.v(88): [TFMPC] - Too few port connections. Expected 7, found 0.
# 
#         Region: /cpu/sm_bus1
# ** Warning: (vsim-3722) C:/Users/Gabriel/Documents/git/laoc2-pratica4/cpu.v(88): [TFMPC] - Missing connection for port 'clock'.
# 
# ** Warning: (vsim-3722) C:/Users/Gabriel/Documents/git/laoc2-pratica4/cpu.v(88): [TFMPC] - Missing connection for port 'writeMiss'.
# 
# ** Warning: (vsim-3722) C:/Users/Gabriel/Documents/git/laoc2-pratica4/cpu.v(88): [TFMPC] - Missing connection for port 'readMiss'.
# 
# ** Warning: (vsim-3722) C:/Users/Gabriel/Documents/git/laoc2-pratica4/cpu.v(88): [TFMPC] - Missing connection for port 'invalidate'.
# 
# ** Warning: (vsim-3722) C:/Users/Gabriel/Documents/git/laoc2-pratica4/cpu.v(88): [TFMPC] - Missing connection for port 'writeBack'.
# 
# ** Warning: (vsim-3722) C:/Users/Gabriel/Documents/git/laoc2-pratica4/cpu.v(88): [TFMPC] - Missing connection for port 'abortMemoryAccess'.
# 
# ** Warning: (vsim-3722) C:/Users/Gabriel/Documents/git/laoc2-pratica4/cpu.v(88): [TFMPC] - Missing connection for port 'currentState'.
# 
do C:/Users/Gabriel/Documents/git/laoc2-pratica4/simulation/modelsim/wave.do
# .main_pane.wave.interior.cs.body.pw.wf
# cache_block
# cache_block
# cache_block
# cache_block
# 1
# cache_block
# 1
# cache_block
# cache_block
# cache_block
# cache_block
# cache_block
# cache_block
# cache_block
# cache_block
# cache_block
# 1
add wave -position end  sim:/cpu/data_out
add wave -position end  sim:/cpu/done
add wave -position end  sim:/cpu/bus_out
run
run
run
run
add wave -position end  sim:/cpu/state
restart
# ** Warning: (vsim-3017) C:/Users/Gabriel/Documents/git/laoc2-pratica4/cpu.v(88): [TFMPC] - Too few port connections. Expected 7, found 0.
# 
#         Region: /cpu/sm_bus1
# ** Warning: (vsim-3722) C:/Users/Gabriel/Documents/git/laoc2-pratica4/cpu.v(88): [TFMPC] - Missing connection for port 'clock'.
# 
# ** Warning: (vsim-3722) C:/Users/Gabriel/Documents/git/laoc2-pratica4/cpu.v(88): [TFMPC] - Missing connection for port 'writeMiss'.
# 
# ** Warning: (vsim-3722) C:/Users/Gabriel/Documents/git/laoc2-pratica4/cpu.v(88): [TFMPC] - Missing connection for port 'readMiss'.
# 
# ** Warning: (vsim-3722) C:/Users/Gabriel/Documents/git/laoc2-pratica4/cpu.v(88): [TFMPC] - Missing connection for port 'invalidate'.
# 
# ** Warning: (vsim-3722) C:/Users/Gabriel/Documents/git/laoc2-pratica4/cpu.v(88): [TFMPC] - Missing connection for port 'writeBack'.
# 
# ** Warning: (vsim-3722) C:/Users/Gabriel/Documents/git/laoc2-pratica4/cpu.v(88): [TFMPC] - Missing connection for port 'abortMemoryAccess'.
# 
# ** Warning: (vsim-3722) C:/Users/Gabriel/Documents/git/laoc2-pratica4/cpu.v(88): [TFMPC] - Missing connection for port 'currentState'.
# 
run
run
run
run
wave editwrite -file C:/Users/Gabriel/Documents/git/laoc2-pratica4/simulation/modelsim/wave.do
