Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Jun  5 14:47:39 2025
| Host         : Jeppe2024 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.950        0.000                      0                  991        0.061        0.000                      0                  991        4.020        0.000                       0                   378  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.950        0.000                      0                  991        0.061        0.000                      0                  991        4.020        0.000                       0                   378  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.950ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.950ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterXReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_2_pipeReg_1_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.014ns  (logic 3.582ns (51.071%)  route 3.432ns (48.929%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.059ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.538     5.059    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X46Y77         FDRE                                         r  gameTop/graphicEngineVGA/CounterXReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y77         FDRE (Prop_fdre_C_Q)         0.478     5.537 r  gameTop/graphicEngineVGA/CounterXReg_reg[3]/Q
                         net (fo=22, routed)          1.127     6.664    gameTop/graphicEngineVGA/inSpriteXValue_6[3]
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.295     6.959 r  gameTop/graphicEngineVGA/inSpriteXValue_2_carry_i_1/O
                         net (fo=1, routed)           0.000     6.959    gameTop/graphicEngineVGA/inSpriteXValue_2_carry_i_1_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.335 r  gameTop/graphicEngineVGA/inSpriteXValue_2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.335    gameTop/graphicEngineVGA/inSpriteXValue_2_carry_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.658 r  gameTop/graphicEngineVGA/inSpriteXValue_2_carry__0/O[1]
                         net (fo=4, routed)           0.774     8.432    gameTop/graphicEngineVGA/spriteMemories_2/ramsSpWf/inSpriteXValue_2[4]
    SLICE_X54Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.839     9.271 r  gameTop/graphicEngineVGA/spriteMemories_2/ramsSpWf/RAM_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.271    gameTop/graphicEngineVGA/spriteMemories_2_n_1
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.586 f  gameTop/graphicEngineVGA/inSpriteHorizontal_20_carry_i_7/O[3]
                         net (fo=3, routed)           0.655    10.241    gameTop/graphicEngineVGA/_inSpriteXPreScaled_2_T_2[11]
    SLICE_X55Y72         LUT5 (Prop_lut5_I1_O)        0.307    10.548 r  gameTop/graphicEngineVGA/inSpriteHorizontal_20_carry_i_3/O
                         net (fo=1, routed)           0.000    10.548    gameTop/graphicEngineVGA/inSpriteHorizontal_20_carry_i_3_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.949 r  gameTop/graphicEngineVGA/inSpriteHorizontal_20_carry/CO[3]
                         net (fo=1, routed)           0.722    11.670    gameTop/graphicEngineVGA/inSpriteHorizontal_20
    SLICE_X55Y71         LUT4 (Prop_lut4_I1_O)        0.124    11.794 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_2_pipeReg_1_1_i_3/O
                         net (fo=1, routed)           0.154    11.949    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_2_pipeReg_1_1_i_3_n_0
    SLICE_X55Y71         LUT5 (Prop_lut5_I1_O)        0.124    12.073 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_2_pipeReg_1_1_i_1/O
                         net (fo=1, routed)           0.000    12.073    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_2_pipeReg_1_10
    SLICE_X55Y71         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_2_pipeReg_1_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.430    14.771    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X55Y71         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_2_pipeReg_1_1_reg/C
                         clock pessimism              0.258    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X55Y71         FDRE (Setup_fdre_C_D)        0.029    15.023    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_2_pipeReg_1_1_reg
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -12.073    
  -------------------------------------------------------------------
                         slack                                  2.950    

Slack (MET) :             3.111ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterXReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_5_pipeReg_1_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.855ns  (logic 3.491ns (50.925%)  route 3.364ns (49.075%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.059ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.538     5.059    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X46Y77         FDRE                                         r  gameTop/graphicEngineVGA/CounterXReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y77         FDRE (Prop_fdre_C_Q)         0.478     5.537 r  gameTop/graphicEngineVGA/CounterXReg_reg[3]/Q
                         net (fo=22, routed)          1.336     6.873    gameTop/graphicEngineVGA/inSpriteXValue_6[3]
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.295     7.168 r  gameTop/graphicEngineVGA/inSpriteXValue_5_carry_i_1/O
                         net (fo=1, routed)           0.000     7.168    gameTop/graphicEngineVGA/inSpriteXValue_5_carry_i_1_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.569 r  gameTop/graphicEngineVGA/inSpriteXValue_5_carry/CO[3]
                         net (fo=1, routed)           0.000     7.569    gameTop/graphicEngineVGA/inSpriteXValue_5_carry_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.903 r  gameTop/graphicEngineVGA/inSpriteXValue_5_carry__0/O[1]
                         net (fo=4, routed)           0.753     8.656    gameTop/graphicEngineVGA/spriteMemories_5/ramsSpWf/inSpriteXValue_5[5]
    SLICE_X56Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836     9.492 r  gameTop/graphicEngineVGA/spriteMemories_5/ramsSpWf/RAM_reg_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     9.492    gameTop/graphicEngineVGA/spriteMemories_5_n_7
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.807 f  gameTop/graphicEngineVGA/inSpriteHorizontal_50_carry_i_7/O[3]
                         net (fo=3, routed)           0.655    10.461    gameTop/graphicEngineVGA/_inSpriteXPreScaled_5_T_2[11]
    SLICE_X57Y72         LUT5 (Prop_lut5_I1_O)        0.307    10.768 r  gameTop/graphicEngineVGA/inSpriteHorizontal_50_carry_i_3/O
                         net (fo=1, routed)           0.000    10.768    gameTop/graphicEngineVGA/inSpriteHorizontal_50_carry_i_3_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.169 r  gameTop/graphicEngineVGA/inSpriteHorizontal_50_carry/CO[3]
                         net (fo=1, routed)           0.621    11.790    gameTop/graphicEngineVGA/inSpriteHorizontal_50
    SLICE_X55Y71         LUT5 (Prop_lut5_I3_O)        0.124    11.914 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_5_pipeReg_1_1_i_1/O
                         net (fo=1, routed)           0.000    11.914    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_5_pipeReg_1_10
    SLICE_X55Y71         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_5_pipeReg_1_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.430    14.771    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X55Y71         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_5_pipeReg_1_1_reg/C
                         clock pessimism              0.258    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X55Y71         FDRE (Setup_fdre_C_D)        0.032    15.026    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_5_pipeReg_1_1_reg
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -11.914    
  -------------------------------------------------------------------
                         slack                                  3.111    

Slack (MET) :             3.461ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterXReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_0_pipeReg_1_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.511ns  (logic 3.300ns (50.684%)  route 3.211ns (49.316%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.541     5.062    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X46Y78         FDRE                                         r  gameTop/graphicEngineVGA/CounterXReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y78         FDRE (Prop_fdre_C_Q)         0.518     5.580 r  gameTop/graphicEngineVGA/CounterXReg_reg[5]/Q
                         net (fo=19, routed)          1.100     6.680    gameTop/graphicEngineVGA/inSpriteXValue_6[5]
    SLICE_X48Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.804 r  gameTop/graphicEngineVGA/inSpriteXValue_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.804    gameTop/graphicEngineVGA/inSpriteXValue_carry__0_i_3_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.354 r  gameTop/graphicEngineVGA/inSpriteXValue_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.354    gameTop/graphicEngineVGA/inSpriteXValue_carry__0_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.688 f  gameTop/graphicEngineVGA/inSpriteXValue_carry__1/O[1]
                         net (fo=2, routed)           0.566     8.254    gameTop/graphicEngineVGA/inSpriteXValue[9]
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.303     8.557 r  gameTop/graphicEngineVGA/inSpriteHorizontal_00_carry_i_9/O
                         net (fo=1, routed)           0.000     8.557    gameTop/graphicEngineVGA/inSpriteHorizontal_00_carry_i_9_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.197 f  gameTop/graphicEngineVGA/inSpriteHorizontal_00_carry_i_7/O[3]
                         net (fo=3, routed)           0.703     9.900    gameTop/graphicEngineVGA/_inSpriteXPreScaled_0_T_2[11]
    SLICE_X48Y77         LUT5 (Prop_lut5_I1_O)        0.306    10.206 r  gameTop/graphicEngineVGA/inSpriteHorizontal_00_carry_i_3/O
                         net (fo=1, routed)           0.000    10.206    gameTop/graphicEngineVGA/inSpriteHorizontal_00_carry_i_3_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.607 r  gameTop/graphicEngineVGA/inSpriteHorizontal_00_carry/CO[3]
                         net (fo=1, routed)           0.842    11.449    gameTop/graphicEngineVGA/inSpriteHorizontal_00
    SLICE_X47Y79         LUT5 (Prop_lut5_I2_O)        0.124    11.573 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_0_pipeReg_1_1_i_1/O
                         net (fo=1, routed)           0.000    11.573    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_0_pipeReg_1_10
    SLICE_X47Y79         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_0_pipeReg_1_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.427    14.768    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X47Y79         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_0_pipeReg_1_1_reg/C
                         clock pessimism              0.272    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X47Y79         FDRE (Setup_fdre_C_D)        0.029    15.034    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_0_pipeReg_1_1_reg
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -11.573    
  -------------------------------------------------------------------
                         slack                                  3.461    

Slack (MET) :             3.488ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterXReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteMemories_2/ramsSpWf/RAM_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.717ns  (logic 2.238ns (39.147%)  route 3.479ns (60.853%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.059ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.538     5.059    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X46Y77         FDRE                                         r  gameTop/graphicEngineVGA/CounterXReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y77         FDRE (Prop_fdre_C_Q)         0.478     5.537 r  gameTop/graphicEngineVGA/CounterXReg_reg[3]/Q
                         net (fo=22, routed)          1.127     6.664    gameTop/graphicEngineVGA/inSpriteXValue_6[3]
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.295     6.959 r  gameTop/graphicEngineVGA/inSpriteXValue_2_carry_i_1/O
                         net (fo=1, routed)           0.000     6.959    gameTop/graphicEngineVGA/inSpriteXValue_2_carry_i_1_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.335 r  gameTop/graphicEngineVGA/inSpriteXValue_2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.335    gameTop/graphicEngineVGA/inSpriteXValue_2_carry_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.554 f  gameTop/graphicEngineVGA/inSpriteXValue_2_carry__0/O[0]
                         net (fo=3, routed)           0.496     8.050    gameTop/graphicEngineVGA/spriteMemories_2/ramsSpWf/inSpriteXValue_2[3]
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.295     8.345 r  gameTop/graphicEngineVGA/spriteMemories_2/ramsSpWf/RAM_reg_i_10__1/O
                         net (fo=1, routed)           0.000     8.345    gameTop/graphicEngineVGA/spriteMemories_2/ramsSpWf/RAM_reg_i_10__1_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.597 r  gameTop/graphicEngineVGA/spriteMemories_2/ramsSpWf/RAM_reg_i_6/O[0]
                         net (fo=2, routed)           1.120     9.717    gameTop/graphicEngineVGA/spriteMemories_2/ramsSpWf/O[0]
    SLICE_X55Y75         LUT3 (Prop_lut3_I0_O)        0.323    10.040 r  gameTop/graphicEngineVGA/spriteMemories_2/ramsSpWf/RAM_reg_i_1__3/O
                         net (fo=1, routed)           0.736    10.776    gameTop/graphicEngineVGA/spriteMemories_2/ramsSpWf/RAM_reg_i_1__3_n_0
    RAMB18_X2Y30         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_2/ramsSpWf/RAM_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.468    14.809    gameTop/graphicEngineVGA/spriteMemories_2/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X2Y30         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_2/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism              0.258    15.067    
                         clock uncertainty           -0.035    15.032    
    RAMB18_X2Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.768    14.264    gameTop/graphicEngineVGA/spriteMemories_2/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.264    
                         arrival time                         -10.776    
  -------------------------------------------------------------------
                         slack                                  3.488    

Slack (MET) :             3.572ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterXReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_1_pipeReg_1_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.434ns  (logic 2.510ns (39.012%)  route 3.924ns (60.988%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.541     5.062    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X45Y78         FDRE                                         r  gameTop/graphicEngineVGA/CounterXReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  gameTop/graphicEngineVGA/CounterXReg_reg[0]/Q
                         net (fo=29, routed)          1.404     6.922    gameTop/graphicEngineVGA/inSpriteXValue_6[0]
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.124     7.046 r  gameTop/graphicEngineVGA/inSpriteXValue_1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.046    gameTop/graphicEngineVGA/inSpriteXValue_1_carry_i_4_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.578 r  gameTop/graphicEngineVGA/inSpriteXValue_1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.578    gameTop/graphicEngineVGA/inSpriteXValue_1_carry_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.912 r  gameTop/graphicEngineVGA/inSpriteXValue_1_carry__0/O[1]
                         net (fo=2, routed)           0.807     8.719    gameTop/graphicEngineVGA/inSpriteXValue_1_carry__0_n_6
    SLICE_X46Y74         LUT2 (Prop_lut2_I0_O)        0.303     9.022 r  gameTop/graphicEngineVGA/inSpriteHorizontal_10_carry_i_5/O
                         net (fo=1, routed)           0.000     9.022    gameTop/graphicEngineVGA/inSpriteHorizontal_10_carry_i_5_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.535 r  gameTop/graphicEngineVGA/inSpriteHorizontal_10_carry/CO[3]
                         net (fo=2, routed)           1.298    10.833    gameTop/graphicEngineVGA/inSpriteHorizontal_40
    SLICE_X50Y72         LUT4 (Prop_lut4_I1_O)        0.124    10.957 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_1_pipeReg_1_1_i_3/O
                         net (fo=1, routed)           0.415    11.372    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_1_pipeReg_1_1_i_3_n_0
    SLICE_X50Y73         LUT5 (Prop_lut5_I4_O)        0.124    11.496 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_1_pipeReg_1_1_i_1/O
                         net (fo=1, routed)           0.000    11.496    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_1_pipeReg_1_10
    SLICE_X50Y73         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_1_pipeReg_1_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.427    14.768    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X50Y73         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_1_pipeReg_1_1_reg/C
                         clock pessimism              0.258    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X50Y73         FDRE (Setup_fdre_C_D)        0.077    15.068    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_1_pipeReg_1_1_reg
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -11.496    
  -------------------------------------------------------------------
                         slack                                  3.572    

Slack (MET) :             3.878ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterXReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteMemories_5/ramsSpWf/RAM_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.321ns  (logic 2.268ns (42.625%)  route 3.053ns (57.375%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.059ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.538     5.059    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X46Y77         FDRE                                         r  gameTop/graphicEngineVGA/CounterXReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y77         FDRE (Prop_fdre_C_Q)         0.478     5.537 r  gameTop/graphicEngineVGA/CounterXReg_reg[3]/Q
                         net (fo=22, routed)          1.336     6.873    gameTop/graphicEngineVGA/inSpriteXValue_6[3]
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.295     7.168 r  gameTop/graphicEngineVGA/inSpriteXValue_5_carry_i_1/O
                         net (fo=1, routed)           0.000     7.168    gameTop/graphicEngineVGA/inSpriteXValue_5_carry_i_1_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.569 r  gameTop/graphicEngineVGA/inSpriteXValue_5_carry/CO[3]
                         net (fo=1, routed)           0.000     7.569    gameTop/graphicEngineVGA/inSpriteXValue_5_carry_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.791 f  gameTop/graphicEngineVGA/inSpriteXValue_5_carry__0/O[0]
                         net (fo=3, routed)           0.494     8.285    gameTop/graphicEngineVGA/spriteMemories_5/ramsSpWf/inSpriteXValue_5[4]
    SLICE_X56Y71         LUT1 (Prop_lut1_I0_O)        0.299     8.584 r  gameTop/graphicEngineVGA/spriteMemories_5/ramsSpWf/RAM_reg_i_10__2/O
                         net (fo=1, routed)           0.000     8.584    gameTop/graphicEngineVGA/spriteMemories_5/ramsSpWf/RAM_reg_i_10__2_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.836 r  gameTop/graphicEngineVGA/spriteMemories_5/ramsSpWf/RAM_reg_i_6__0/O[0]
                         net (fo=2, routed)           0.641     9.477    gameTop/graphicEngineVGA/spriteMemories_5/ramsSpWf/O[0]
    SLICE_X57Y71         LUT3 (Prop_lut3_I0_O)        0.321     9.798 r  gameTop/graphicEngineVGA/spriteMemories_5/ramsSpWf/RAM_reg_i_1__4/O
                         net (fo=1, routed)           0.582    10.380    gameTop/graphicEngineVGA/spriteMemories_5/ramsSpWf/RAM_reg_i_1__4_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_5/ramsSpWf/RAM_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.462    14.803    gameTop/graphicEngineVGA/spriteMemories_5/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X2Y28         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_5/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism              0.258    15.061    
                         clock uncertainty           -0.035    15.026    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.768    14.258    gameTop/graphicEngineVGA/spriteMemories_5/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.258    
                         arrival time                         -10.380    
  -------------------------------------------------------------------
                         slack                                  3.878    

Slack (MET) :             4.051ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterXReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_4_pipeReg_1_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.959ns  (logic 2.386ns (40.041%)  route 3.573ns (59.959%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.541     5.062    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X45Y78         FDRE                                         r  gameTop/graphicEngineVGA/CounterXReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  gameTop/graphicEngineVGA/CounterXReg_reg[0]/Q
                         net (fo=29, routed)          1.404     6.922    gameTop/graphicEngineVGA/inSpriteXValue_6[0]
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.124     7.046 r  gameTop/graphicEngineVGA/inSpriteXValue_1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.046    gameTop/graphicEngineVGA/inSpriteXValue_1_carry_i_4_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.578 r  gameTop/graphicEngineVGA/inSpriteXValue_1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.578    gameTop/graphicEngineVGA/inSpriteXValue_1_carry_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.912 r  gameTop/graphicEngineVGA/inSpriteXValue_1_carry__0/O[1]
                         net (fo=2, routed)           0.807     8.719    gameTop/graphicEngineVGA/inSpriteXValue_1_carry__0_n_6
    SLICE_X46Y74         LUT2 (Prop_lut2_I0_O)        0.303     9.022 r  gameTop/graphicEngineVGA/inSpriteHorizontal_10_carry_i_5/O
                         net (fo=1, routed)           0.000     9.022    gameTop/graphicEngineVGA/inSpriteHorizontal_10_carry_i_5_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.535 r  gameTop/graphicEngineVGA/inSpriteHorizontal_10_carry/CO[3]
                         net (fo=2, routed)           1.362    10.897    gameTop/graphicEngineVGA/inSpriteHorizontal_40
    SLICE_X50Y73         LUT5 (Prop_lut5_I2_O)        0.124    11.021 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_4_pipeReg_1_1_i_1/O
                         net (fo=1, routed)           0.000    11.021    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_4_pipeReg_1_10
    SLICE_X50Y73         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_4_pipeReg_1_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.427    14.768    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X50Y73         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_4_pipeReg_1_1_reg/C
                         clock pessimism              0.258    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X50Y73         FDRE (Setup_fdre_C_D)        0.081    15.072    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_4_pipeReg_1_1_reg
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                         -11.021    
  -------------------------------------------------------------------
                         slack                                  4.051    

Slack (MET) :             4.077ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterXReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteMemories_0/ramsSpWf/RAM_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.333ns  (logic 2.241ns (42.019%)  route 3.092ns (57.981%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.059ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.538     5.059    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X46Y77         FDRE                                         r  gameTop/graphicEngineVGA/CounterXReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y77         FDRE (Prop_fdre_C_Q)         0.478     5.537 r  gameTop/graphicEngineVGA/CounterXReg_reg[3]/Q
                         net (fo=22, routed)          0.597     6.134    gameTop/graphicEngineVGA/inSpriteXValue_6[3]
    SLICE_X48Y78         LUT2 (Prop_lut2_I0_O)        0.295     6.429 r  gameTop/graphicEngineVGA/inSpriteXValue_carry_i_1/O
                         net (fo=1, routed)           0.000     6.429    gameTop/graphicEngineVGA/inSpriteXValue_carry_i_1_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.830 r  gameTop/graphicEngineVGA/inSpriteXValue_carry/CO[3]
                         net (fo=1, routed)           0.000     6.830    gameTop/graphicEngineVGA/inSpriteXValue_carry_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.052 f  gameTop/graphicEngineVGA/inSpriteXValue_carry__0/O[0]
                         net (fo=3, routed)           0.623     7.674    gameTop/graphicEngineVGA/spriteMemories_0/ramsSpWf/inSpriteXValue[3]
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.299     7.973 r  gameTop/graphicEngineVGA/spriteMemories_0/ramsSpWf/RAM_reg_i_20__0/O
                         net (fo=1, routed)           0.000     7.973    gameTop/graphicEngineVGA/spriteMemories_0/ramsSpWf/RAM_reg_i_20__0_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.220 r  gameTop/graphicEngineVGA/spriteMemories_0/ramsSpWf/RAM_reg_i_16/O[0]
                         net (fo=2, routed)           1.051     9.272    gameTop/graphicEngineVGA/spriteMemories_0/ramsSpWf/CounterXReg_reg[7]_0[0]
    SLICE_X47Y79         LUT3 (Prop_lut3_I0_O)        0.299     9.571 r  gameTop/graphicEngineVGA/spriteMemories_0/ramsSpWf/RAM_reg_i_3__0/O
                         net (fo=1, routed)           0.821    10.392    gameTop/graphicEngineVGA/spriteMemories_0/ramsSpWf/RAM_reg_i_3__0_n_0
    RAMB18_X1Y32         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_0/ramsSpWf/RAM_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.471    14.812    gameTop/graphicEngineVGA/spriteMemories_0/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X1Y32         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_0/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism              0.258    15.070    
                         clock uncertainty           -0.035    15.035    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.469    gameTop/graphicEngineVGA/spriteMemories_0/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                         -10.392    
  -------------------------------------------------------------------
                         slack                                  4.077    

Slack (MET) :             4.169ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/spriteYPositionReg_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_3_pipeReg_1_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.786ns  (logic 2.533ns (43.778%)  route 3.253ns (56.222%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.541     5.062    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X48Y77         FDRE                                         r  gameTop/graphicEngineVGA/spriteYPositionReg_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  gameTop/graphicEngineVGA/spriteYPositionReg_2_reg[3]/Q
                         net (fo=22, routed)          1.420     6.938    gameTop/graphicEngineVGA/spriteYPositionReg_5[3]
    SLICE_X42Y76         LUT2 (Prop_lut2_I1_O)        0.124     7.062 r  gameTop/graphicEngineVGA/inSpriteXValue_3_carry_i_3/O
                         net (fo=1, routed)           0.000     7.062    gameTop/graphicEngineVGA/inSpriteXValue_3_carry_i_3_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.595 r  gameTop/graphicEngineVGA/inSpriteXValue_3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.595    gameTop/graphicEngineVGA/inSpriteXValue_3_carry_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.910 f  gameTop/graphicEngineVGA/inSpriteXValue_3_carry__0/O[3]
                         net (fo=1, routed)           0.658     8.568    gameTop/graphicEngineVGA/inSpriteXValue_3_carry__0_n_4
    SLICE_X43Y77         LUT2 (Prop_lut2_I0_O)        0.307     8.875 r  gameTop/graphicEngineVGA/inSpriteHorizontal_30_carry_i_4/O
                         net (fo=1, routed)           0.000     8.875    gameTop/graphicEngineVGA/inSpriteHorizontal_30_carry_i_4_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.425 r  gameTop/graphicEngineVGA/inSpriteHorizontal_30_carry/CO[3]
                         net (fo=1, routed)           0.758    10.183    gameTop/graphicEngineVGA/inSpriteHorizontal_30
    SLICE_X44Y76         LUT4 (Prop_lut4_I3_O)        0.124    10.307 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_3_pipeReg_1_1_i_2/O
                         net (fo=1, routed)           0.417    10.724    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_3_pipeReg_1_1_i_2_n_0
    SLICE_X44Y77         LUT5 (Prop_lut5_I4_O)        0.124    10.848 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_3_pipeReg_1_1_i_1/O
                         net (fo=1, routed)           0.000    10.848    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_3_pipeReg_1_10
    SLICE_X44Y77         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_3_pipeReg_1_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.424    14.765    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X44Y77         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_3_pipeReg_1_1_reg/C
                         clock pessimism              0.258    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X44Y77         FDRE (Setup_fdre_C_D)        0.029    15.017    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_3_pipeReg_1_1_reg
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -10.848    
  -------------------------------------------------------------------
                         slack                                  4.169    

Slack (MET) :             4.438ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterYReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteMemories_2/ramsSpWf/RAM_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.794ns  (logic 1.313ns (27.387%)  route 3.481ns (72.613%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.542     5.063    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X43Y80         FDRE                                         r  gameTop/graphicEngineVGA/CounterYReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.419     5.482 r  gameTop/graphicEngineVGA/CounterYReg_reg[3]/Q
                         net (fo=24, routed)          2.175     7.657    gameTop/graphicEngineVGA/pixelYBack[3]
    SLICE_X50Y69         LUT2 (Prop_lut2_I0_O)        0.299     7.956 r  gameTop/graphicEngineVGA/inSpriteYValue_2_carry_i_1/O
                         net (fo=1, routed)           0.000     7.956    gameTop/graphicEngineVGA/inSpriteYValue_2_carry_i_1_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.332 r  gameTop/graphicEngineVGA/inSpriteYValue_2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.332    gameTop/graphicEngineVGA/inSpriteYValue_2_carry_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.551 r  gameTop/graphicEngineVGA/inSpriteYValue_2_carry__0/O[0]
                         net (fo=2, routed)           1.306     9.857    gameTop/graphicEngineVGA/spriteMemories_2/ramsSpWf/ADDRARDADDR[4]
    RAMB18_X2Y30         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_2/ramsSpWf/RAM_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.468    14.809    gameTop/graphicEngineVGA/spriteMemories_2/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X2Y30         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_2/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism              0.258    15.067    
                         clock uncertainty           -0.035    15.032    
    RAMB18_X2Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.737    14.295    gameTop/graphicEngineVGA/spriteMemories_2/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.295    
                         arrival time                          -9.857    
  -------------------------------------------------------------------
                         slack                                  4.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.238%)  route 0.164ns (53.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.560     1.443    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X48Y85         FDRE                                         r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[7]/Q
                         net (fo=3, routed)           0.164     1.748    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/D[7]
    RAMB18_X1Y34         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.874     2.002    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X1Y34         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.498     1.504    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.687    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.531%)  route 0.235ns (62.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.560     1.443    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X48Y86         FDRE                                         r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[10]/Q
                         net (fo=3, routed)           0.235     1.819    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/D[10]
    RAMB18_X1Y34         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.874     2.002    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X1Y34         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.498     1.504    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.687    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/CounterYReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backTileMemories_3/ramsSpWf/RAM_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.141ns (21.913%)  route 0.502ns (78.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.553     1.436    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X43Y80         FDRE                                         r  gameTop/graphicEngineVGA/CounterYReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  gameTop/graphicEngineVGA/CounterYReg_reg[2]/Q
                         net (fo=25, routed)          0.502     2.080    gameTop/graphicEngineVGA/backTileMemories_3/ramsSpWf/ADDRARDADDR[7]
    RAMB18_X0Y32         RAMB18E1                                     r  gameTop/graphicEngineVGA/backTileMemories_3/ramsSpWf/RAM_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.869     1.997    gameTop/graphicEngineVGA/backTileMemories_3/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X0Y32         RAMB18E1                                     r  gameTop/graphicEngineVGA/backTileMemories_3/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.249     1.748    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.931    gameTop/graphicEngineVGA/backTileMemories_3/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/CounterYReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backTileMemories_5/ramsSpWf/RAM_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.141ns (21.913%)  route 0.502ns (78.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.553     1.436    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X43Y80         FDRE                                         r  gameTop/graphicEngineVGA/CounterYReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  gameTop/graphicEngineVGA/CounterYReg_reg[2]/Q
                         net (fo=25, routed)          0.502     2.080    gameTop/graphicEngineVGA/backTileMemories_5/ramsSpWf/ADDRARDADDR[7]
    RAMB18_X0Y33         RAMB18E1                                     r  gameTop/graphicEngineVGA/backTileMemories_5/ramsSpWf/RAM_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.869     1.997    gameTop/graphicEngineVGA/backTileMemories_5/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X0Y33         RAMB18E1                                     r  gameTop/graphicEngineVGA/backTileMemories_5/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.249     1.748    
    RAMB18_X0Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.931    gameTop/graphicEngineVGA/backTileMemories_5/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferShadowMemory/ramsSpWf/RAM_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.186ns (35.953%)  route 0.331ns (64.047%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.560     1.443    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X48Y86         FDRE                                         r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[11]/Q
                         net (fo=25, routed)          0.168     1.752    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/backMemoryRestoreCounter_reg__0[0]
    SLICE_X48Y87         LUT2 (Prop_lut2_I1_O)        0.045     1.797 r  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg_i_12__0/O
                         net (fo=1, routed)           0.164     1.961    gameTop/graphicEngineVGA/backBufferShadowMemory/ramsSpWf/DIADI[4]
    RAMB18_X1Y35         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferShadowMemory/ramsSpWf/RAM_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.874     2.002    gameTop/graphicEngineVGA/backBufferShadowMemory/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X1Y35         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferShadowMemory/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.498     1.504    
    RAMB18_X1Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.800    gameTop/graphicEngineVGA/backBufferShadowMemory/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 gameTop/gameLogic/FSM_onehot_stateReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/REG_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.121%)  route 0.062ns (22.879%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.554     1.437    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X54Y78         FDRE                                         r  gameTop/gameLogic/FSM_onehot_stateReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y78         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  gameTop/gameLogic/FSM_onehot_stateReg_reg[2]/Q
                         net (fo=2, routed)           0.062     1.663    gameTop/gameLogic/FSM_onehot_stateReg_reg_n_0_[2]
    SLICE_X55Y78         LUT4 (Prop_lut4_I1_O)        0.045     1.708 r  gameTop/gameLogic/REG_i_1/O
                         net (fo=1, routed)           0.000     1.708    gameTop/graphicEngineVGA/graphicEngineVGA_io_frameUpdateDone
    SLICE_X55Y78         FDRE                                         r  gameTop/graphicEngineVGA/REG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.822     1.950    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X55Y78         FDRE                                         r  gameTop/graphicEngineVGA/REG_reg/C
                         clock pessimism             -0.500     1.450    
    SLICE_X55Y78         FDRE (Hold_fdre_C_D)         0.091     1.541    gameTop/graphicEngineVGA/REG_reg
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/spriteVisibleReg_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_1_pipeReg__1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.554     1.437    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X50Y77         FDRE                                         r  gameTop/graphicEngineVGA/spriteVisibleReg_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  gameTop/graphicEngineVGA/spriteVisibleReg_1_reg/Q
                         net (fo=2, routed)           0.067     1.668    gameTop/graphicEngineVGA/spriteVisibleReg_1
    SLICE_X50Y77         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_1_pipeReg__1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.821     1.949    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X50Y77         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_1_pipeReg__1_reg/C
                         clock pessimism             -0.512     1.437    
    SLICE_X50Y77         FDRE (Hold_fdre_C_D)         0.060     1.497    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_1_pipeReg__1_reg
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 gameTop/btnLState_pipeReg_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/btnLState_pipeReg_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.551     1.434    gameTop/clock_IBUF_BUFG
    SLICE_X42Y77         FDRE                                         r  gameTop/btnLState_pipeReg_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  gameTop/btnLState_pipeReg_1_reg/Q
                         net (fo=1, routed)           0.116     1.714    gameTop/btnLState_pipeReg_1
    SLICE_X47Y77         FDRE                                         r  gameTop/btnLState_pipeReg_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.818     1.946    gameTop/clock_IBUF_BUFG
    SLICE_X47Y77         FDRE                                         r  gameTop/btnLState_pipeReg_0_reg/C
                         clock pessimism             -0.478     1.468    
    SLICE_X47Y77         FDRE (Hold_fdre_C_D)         0.070     1.538    gameTop/btnLState_pipeReg_0_reg
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.283%)  route 0.283ns (66.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.560     1.443    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X48Y85         FDRE                                         r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[4]/Q
                         net (fo=3, routed)           0.283     1.867    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/D[4]
    RAMB18_X1Y34         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.874     2.002    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X1Y34         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.498     1.504    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.687    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 syncResetInput_REG_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pipeResetReg_4_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.119%)  route 0.057ns (18.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.554     1.437    clock_IBUF_BUFG
    SLICE_X54Y77         FDRE                                         r  syncResetInput_REG_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         FDRE (Prop_fdre_C_Q)         0.148     1.585 f  syncResetInput_REG_2_reg/Q
                         net (fo=1, routed)           0.057     1.642    syncResetInput_REG_2
    SLICE_X54Y77         LUT1 (Prop_lut1_I0_O)        0.098     1.740 r  pipeResetReg_4_i_1/O
                         net (fo=1, routed)           0.000     1.740    p_0_in
    SLICE_X54Y77         FDRE                                         r  pipeResetReg_4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.821     1.949    clock_IBUF_BUFG
    SLICE_X54Y77         FDRE                                         r  pipeResetReg_4_reg/C
                         clock pessimism             -0.512     1.437    
    SLICE_X54Y77         FDRE (Hold_fdre_C_D)         0.121     1.558    pipeResetReg_4_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y33  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y34  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y35  gameTop/graphicEngineVGA/backBufferShadowMemory/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y28  gameTop/graphicEngineVGA/backTileMemories_0/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y29  gameTop/graphicEngineVGA/backTileMemories_1/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y34  gameTop/graphicEngineVGA/backTileMemories_2/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y32  gameTop/graphicEngineVGA/backTileMemories_3/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y30  gameTop/graphicEngineVGA/backTileMemories_31/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y35  gameTop/graphicEngineVGA/backTileMemories_4/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y33  gameTop/graphicEngineVGA/backTileMemories_5/ramsSpWf/RAM_reg/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y71  gameTop/graphicEngineVGA/io_Hsync_pipeReg_1_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y71  gameTop/graphicEngineVGA/io_Hsync_pipeReg_1_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y71  gameTop/graphicEngineVGA/io_Vsync_pipeReg_1_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y71  gameTop/graphicEngineVGA/io_Vsync_pipeReg_1_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y75  gameTop/graphicEngineVGA/pixelColourVGA_pipeReg_1_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y75  gameTop/graphicEngineVGA/pixelColourVGA_pipeReg_1_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y80  pipeResetReg_0_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y80  pipeResetReg_0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y80  pipeResetReg_1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y80  pipeResetReg_1_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y71  gameTop/graphicEngineVGA/io_Hsync_pipeReg_1_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y71  gameTop/graphicEngineVGA/io_Hsync_pipeReg_1_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y71  gameTop/graphicEngineVGA/io_Vsync_pipeReg_1_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y71  gameTop/graphicEngineVGA/io_Vsync_pipeReg_1_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y75  gameTop/graphicEngineVGA/pixelColourVGA_pipeReg_1_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y75  gameTop/graphicEngineVGA/pixelColourVGA_pipeReg_1_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y80  pipeResetReg_0_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y80  pipeResetReg_0_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y80  pipeResetReg_1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y80  pipeResetReg_1_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_Vsync_pipeReg_0_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.191ns  (logic 4.158ns (50.765%)  route 4.033ns (49.235%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.540     5.061    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X42Y71         FDRE                                         r  gameTop/graphicEngineVGA/io_Vsync_pipeReg_0_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.478     5.539 r  gameTop/graphicEngineVGA/io_Vsync_pipeReg_0_reg__0/Q
                         net (fo=1, routed)           4.033     9.572    io_Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.680    13.252 r  io_Vsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.252    io_Vsync
    R19                                                               r  io_Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_Hsync_pipeReg_0_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.064ns  (logic 4.146ns (51.408%)  route 3.918ns (48.592%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.540     5.061    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X42Y71         FDRE                                         r  gameTop/graphicEngineVGA/io_Hsync_pipeReg_0_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.478     5.539 r  gameTop/graphicEngineVGA/io_Hsync_pipeReg_0_reg__0/Q
                         net (fo=1, routed)           3.918     9.457    io_Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.668    13.125 r  io_Hsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.125    io_Hsync
    P19                                                               r  io_Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.579ns  (logic 4.037ns (53.264%)  route 3.542ns (46.736%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.539     5.060    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X14Y73         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y73         FDRE (Prop_fdre_C_Q)         0.518     5.578 r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]/Q
                         net (fo=1, routed)           3.542     9.120    io_vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    12.639 r  io_vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.639    io_vgaBlue[2]
    K18                                                               r  io_vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.548ns  (logic 4.013ns (53.167%)  route 3.535ns (46.833%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.539     5.060    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X14Y73         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y73         FDRE (Prop_fdre_C_Q)         0.518     5.578 r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.535     9.113    lopt
    N18                  OBUF (Prop_obuf_I_O)         3.495    12.608 r  io_vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.608    io_vgaBlue[0]
    N18                                                               r  io_vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.495ns  (logic 3.958ns (52.812%)  route 3.537ns (47.188%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.539     5.060    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X13Y73         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.456     5.516 r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]/Q
                         net (fo=1, routed)           3.537     9.053    io_vgaRed_OBUF[1]
    N19                  OBUF (Prop_obuf_I_O)         3.502    12.555 r  io_vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.555    io_vgaRed[3]
    N19                                                               r  io_vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.408ns  (logic 4.021ns (54.282%)  route 3.387ns (45.718%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.539     5.060    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X14Y73         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y73         FDRE (Prop_fdre_C_Q)         0.518     5.578 r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.387     8.965    lopt_2
    L18                  OBUF (Prop_obuf_I_O)         3.503    12.468 r  io_vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.468    io_vgaBlue[1]
    L18                                                               r  io_vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.273ns  (logic 4.043ns (55.588%)  route 3.230ns (44.412%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.539     5.060    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X14Y73         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y73         FDRE (Prop_fdre_C_Q)         0.518     5.578 r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]/Q
                         net (fo=1, routed)           3.230     8.808    io_vgaBlue_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.525    12.332 r  io_vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.332    io_vgaBlue[3]
    J18                                                               r  io_vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.240ns  (logic 4.039ns (55.782%)  route 3.202ns (44.218%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.539     5.060    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X12Y73         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.518     5.578 r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.202     8.779    lopt_4
    J17                  OBUF (Prop_obuf_I_O)         3.521    12.300 r  io_vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.300    io_vgaGreen[0]
    J17                                                               r  io_vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.200ns  (logic 4.023ns (55.879%)  route 3.177ns (44.121%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.539     5.060    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X12Y73         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.518     5.578 r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.177     8.755    lopt_6
    H17                  OBUF (Prop_obuf_I_O)         3.505    12.260 r  io_vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.260    io_vgaGreen[1]
    H17                                                               r  io_vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.987ns  (logic 4.048ns (57.939%)  route 2.939ns (42.061%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.539     5.060    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X12Y73         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.518     5.578 r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]/Q
                         net (fo=1, routed)           2.939     8.517    io_vgaGreen_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         3.530    12.047 r  io_vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.047    io_vgaGreen[3]
    D17                                                               r  io_vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/missingFrameErrorReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_missingFrameError
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.941ns  (logic 1.363ns (70.225%)  route 0.578ns (29.775%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.558     1.441    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X55Y82         FDRE                                         r  gameTop/graphicEngineVGA/missingFrameErrorReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  gameTop/graphicEngineVGA/missingFrameErrorReg_reg/Q
                         net (fo=2, routed)           0.578     2.160    io_missingFrameError_OBUF
    L1                   OBUF (Prop_obuf_I_O)         1.222     3.383 r  io_missingFrameError_OBUF_inst/O
                         net (fo=0)                   0.000     3.383    io_missingFrameError
    L1                                                                r  io_missingFrameError (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.194ns  (logic 1.361ns (62.058%)  route 0.832ns (37.942%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.552     1.435    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X13Y73         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.832     2.409    lopt_10
    H19                  OBUF (Prop_obuf_I_O)         1.220     3.629 r  io_vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.629    io_vgaRed[1]
    H19                                                               r  io_vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.249ns  (logic 1.394ns (61.970%)  route 0.855ns (38.030%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.552     1.435    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X12Y73         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]/Q
                         net (fo=1, routed)           0.855     2.455    io_vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     3.685 r  io_vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.685    io_vgaGreen[2]
    G17                                                               r  io_vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.296ns  (logic 1.366ns (59.501%)  route 0.930ns (40.499%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.552     1.435    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X13Y73         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]/Q
                         net (fo=1, routed)           0.930     2.506    io_vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         1.225     3.731 r  io_vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.731    io_vgaRed[2]
    J19                                                               r  io_vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.320ns  (logic 1.366ns (58.855%)  route 0.955ns (41.145%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.552     1.435    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X13Y73         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.955     2.531    lopt_8
    G19                  OBUF (Prop_obuf_I_O)         1.225     3.756 r  io_vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.756    io_vgaRed[0]
    G19                                                               r  io_vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.328ns  (logic 1.395ns (59.930%)  route 0.933ns (40.070%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.552     1.435    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X12Y73         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]/Q
                         net (fo=1, routed)           0.933     2.532    io_vgaGreen_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         1.231     3.764 r  io_vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.764    io_vgaGreen[3]
    D17                                                               r  io_vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.407ns  (logic 1.371ns (56.932%)  route 1.037ns (43.068%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.552     1.435    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X12Y73         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.037     2.636    lopt_6
    H17                  OBUF (Prop_obuf_I_O)         1.207     3.843 r  io_vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.843    io_vgaGreen[1]
    H17                                                               r  io_vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.421ns  (logic 1.386ns (57.233%)  route 1.036ns (42.767%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.552     1.435    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X12Y73         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.036     2.635    lopt_4
    J17                  OBUF (Prop_obuf_I_O)         1.222     3.857 r  io_vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.857    io_vgaGreen[0]
    J17                                                               r  io_vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.446ns  (logic 1.390ns (56.824%)  route 1.056ns (43.176%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.552     1.435    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X14Y73         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y73         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]/Q
                         net (fo=1, routed)           1.056     2.655    io_vgaBlue_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.881 r  io_vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.881    io_vgaBlue[3]
    J18                                                               r  io_vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.480ns  (logic 1.369ns (55.172%)  route 1.112ns (44.828%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.552     1.435    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X14Y73         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y73         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.112     2.711    lopt_2
    L18                  OBUF (Prop_obuf_I_O)         1.205     3.916 r  io_vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.916    io_vgaBlue[1]
    L18                                                               r  io_vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_btnR
                            (input port)
  Destination:            gameTop/btnRState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.642ns  (logic 1.451ns (25.722%)  route 4.191ns (74.278%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  io_btnR (IN)
                         net (fo=0)                   0.000     0.000    io_btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  io_btnR_IBUF_inst/O
                         net (fo=1, routed)           4.191     5.642    gameTop/io_btnR_IBUF
    SLICE_X42Y76         FDRE                                         r  gameTop/btnRState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.422     4.763    gameTop/clock_IBUF_BUFG
    SLICE_X42Y76         FDRE                                         r  gameTop/btnRState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 io_btnD
                            (input port)
  Destination:            gameTop/btnDState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.437ns  (logic 1.452ns (26.712%)  route 3.985ns (73.288%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  io_btnD (IN)
                         net (fo=0)                   0.000     0.000    io_btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  io_btnD_IBUF_inst/O
                         net (fo=1, routed)           3.985     5.437    gameTop/io_btnD_IBUF
    SLICE_X42Y76         FDRE                                         r  gameTop/btnDState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.422     4.763    gameTop/clock_IBUF_BUFG
    SLICE_X42Y76         FDRE                                         r  gameTop/btnDState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 io_btnL
                            (input port)
  Destination:            gameTop/btnLState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.383ns  (logic 1.451ns (26.959%)  route 3.932ns (73.041%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  io_btnL (IN)
                         net (fo=0)                   0.000     0.000    io_btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  io_btnL_IBUF_inst/O
                         net (fo=1, routed)           3.932     5.383    gameTop/io_btnL_IBUF
    SLICE_X42Y76         FDRE                                         r  gameTop/btnLState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.422     4.763    gameTop/clock_IBUF_BUFG
    SLICE_X42Y76         FDRE                                         r  gameTop/btnLState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 io_btnU
                            (input port)
  Destination:            gameTop/btnUState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.080ns  (logic 1.454ns (28.617%)  route 3.626ns (71.383%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  io_btnU (IN)
                         net (fo=0)                   0.000     0.000    io_btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  io_btnU_IBUF_inst/O
                         net (fo=1, routed)           3.626     5.080    gameTop/io_btnU_IBUF
    SLICE_X43Y76         FDRE                                         r  gameTop/btnUState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.422     4.763    gameTop/clock_IBUF_BUFG
    SLICE_X43Y76         FDRE                                         r  gameTop/btnUState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            syncResetInput_REG_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.660ns  (logic 1.456ns (39.790%)  route 2.203ns (60.210%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=1, routed)           2.203     3.660    reset_IBUF
    SLICE_X54Y77         FDRE                                         r  syncResetInput_REG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.428     4.769    clock_IBUF_BUFG
    SLICE_X54Y77         FDRE                                         r  syncResetInput_REG_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            syncResetInput_REG_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.189ns  (logic 0.224ns (18.865%)  route 0.964ns (81.135%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  reset_IBUF_inst/O
                         net (fo=1, routed)           0.964     1.189    reset_IBUF
    SLICE_X54Y77         FDRE                                         r  syncResetInput_REG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.821     1.949    clock_IBUF_BUFG
    SLICE_X54Y77         FDRE                                         r  syncResetInput_REG_reg/C

Slack:                    inf
  Source:                 io_btnU
                            (input port)
  Destination:            gameTop/btnUState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.858ns  (logic 0.222ns (11.940%)  route 1.636ns (88.060%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  io_btnU (IN)
                         net (fo=0)                   0.000     0.000    io_btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  io_btnU_IBUF_inst/O
                         net (fo=1, routed)           1.636     1.858    gameTop/io_btnU_IBUF
    SLICE_X43Y76         FDRE                                         r  gameTop/btnUState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.816     1.943    gameTop/clock_IBUF_BUFG
    SLICE_X43Y76         FDRE                                         r  gameTop/btnUState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 io_btnD
                            (input port)
  Destination:            gameTop/btnDState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.962ns  (logic 0.221ns (11.244%)  route 1.741ns (88.756%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  io_btnD (IN)
                         net (fo=0)                   0.000     0.000    io_btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_btnD_IBUF_inst/O
                         net (fo=1, routed)           1.741     1.962    gameTop/io_btnD_IBUF
    SLICE_X42Y76         FDRE                                         r  gameTop/btnDState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.816     1.943    gameTop/clock_IBUF_BUFG
    SLICE_X42Y76         FDRE                                         r  gameTop/btnDState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 io_btnL
                            (input port)
  Destination:            gameTop/btnLState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.978ns  (logic 0.219ns (11.089%)  route 1.759ns (88.911%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  io_btnL (IN)
                         net (fo=0)                   0.000     0.000    io_btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  io_btnL_IBUF_inst/O
                         net (fo=1, routed)           1.759     1.978    gameTop/io_btnL_IBUF
    SLICE_X42Y76         FDRE                                         r  gameTop/btnLState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.816     1.943    gameTop/clock_IBUF_BUFG
    SLICE_X42Y76         FDRE                                         r  gameTop/btnLState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 io_btnR
                            (input port)
  Destination:            gameTop/btnRState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.078ns  (logic 0.219ns (10.553%)  route 1.859ns (89.447%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  io_btnR (IN)
                         net (fo=0)                   0.000     0.000    io_btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  io_btnR_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.078    gameTop/io_btnR_IBUF
    SLICE_X42Y76         FDRE                                         r  gameTop/btnRState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.816     1.943    gameTop/clock_IBUF_BUFG
    SLICE_X42Y76         FDRE                                         r  gameTop/btnRState_pipeReg_2_reg/C





