#ifndef _STM8S003X3_H
#define _STM8S003X3_H

/* Fixed-width Integers */
typedef   signed char     int8_t;
typedef   signed short    int16_t;
typedef   signed long     int32_t;
typedef unsigned char     uint8_t;
typedef unsigned short    uint16_t;
typedef unsigned long     uint32_t;

/** @brief Clock divider register */
#define CLK_CKDIVR    *(volatile unsigned char*) 0x50C6
#define CLK_CKDIVRbits (*(volatile clk_ckdivr_t*) 0x50C6)

/******************************************************************************
 * PORTS A to F Configuration
 *****************************************************************************/
#define PORTA   (*(volatile GPIO_t*) 0x5000)
#define PORTB   (*(volatile GPIO_t*) 0x5005)
#define PORTC   (*(volatile GPIO_t*) 0x500A)
#define PORTD   (*(volatile GPIO_t*) 0x500F)
#define PORTE   (*(volatile GPIO_t*) 0x5014)
#define PORTF   (*(volatile GPIO_t*) 0x5019)

/** @brief Used to access individual bits of an 8-bit integer */
typedef struct Bits
{
  uint8_t b0 :1;
  uint8_t b1 :1;
  uint8_t b2 :1;
  uint8_t b3 :1;
  uint8_t b4 :1;
  uint8_t b5 :1;
  uint8_t b6 :1;
  uint8_t b7 :1;
} bits_t;

typedef struct { /* GPIO Struct (GPIO_t) */
  union {
    /** @brief Data output latch register, ODR[7:0].
     *  @param 1 Output High
     *  @param 0 Output Low */
    uint8_t ODR;
    /** @brief Data output latch register (individual pin access).
     *  @param 1 Output High
     *  @param 0 Output Low */
    bits_t ODRbits;
  };

  union {
    /** @brief Input pin value register, IDR[7:0]
     *  @param 1 High Logic Level
     *  @param 0 Low Logic Level */
    uint8_t IDR;

    /** @brief Input pin value register (individual pin access)
     *  @param 1 High Logic Level
     *  @param 0 Low Logic Level */
    bits_t IDRbits;
  };

  union {
    /** @brief Data direction register, DDR[7:0]
     *  @param 0 Input Mode
     *  @param 1 Output Mode */
    uint8_t DDR;

    /** @brief Data direction register (individual pin access)
     *  @param 0 Input Mode
     *  @param 1 Output Mode */
    bits_t DDRbits;
  };

  union {
    /** @brief Control register 1, , C1[7:0]
     *  @param 0 Floating Input [In input mode (DDR = 0)]
     *  @param 1 Input with Pull-Up [In input mode (DDR = 0)]
     *  @param 0 Pseudo Open Drain [In output mode (DDR = 1)]
     *  @param 1 Push-pull [In output mode (DDR = 1)] */
    uint8_t CR1;

    /** @brief Control register 1 (individual pin access)
     *  @param 0 Floating Input [In input mode (DDR = 0)]
     *  @param 1 Input with Pull-Up [In input mode (DDR = 0)]
     *  @param 0 Pseudo Open Drain [In output mode (DDR = 1)]
     *  @param 1 Push-pull [In output mode (DDR = 1)] */
    bits_t CR1bits;
  };

  union {
    /** @brief Port control register 2
     *  @param 0 External interrupt disabled [In input mode (DDR = 0)]
     *  @param 1 External interrupt enabled [In input mode (DDR = 0)]
     *  @param 0 Output speed up to 2 MHz [In output mode (DDR = 1)]
     *  @param 1 Output speed up to 10 MHz [In output mode (DDR = 1)] */
    uint8_t CR2;

    /** @brief Port data direction register 2 (individual pin access)
     *  @param 0 External interrupt disabled [In input mode (DDR = 0)]
     *  @param 1 External interrupt enabled [In input mode (DDR = 0)]
     *  @param 0 Output speed up to 2 MHz [In output mode (DDR = 1)]
     *  @param 1 Output speed up to 10 MHz [In output mode (DDR = 1)] */
    bits_t CR2bits;
  };

} GPIO_t;

enum ODR {
  ODR_OUTPUT_LOW = 0,
  ODR_OUTPUT_HIGH = 1
};

enum IDR {
  IDR_LOGIC_LOW = 0,
  IDR_LOGIC_HIGH = 1
};

enum DDR {
  DDR_INPUT_MODE = 0,
  DDR_OUTPUT_MODE = 1
};

enum CR1 {
  CR1_INPUT_FLOATING = 0,
  CR1_INPUT_PULLUP = 1,
  CR1_OUTPUT_OPEN_DRAIN = 0,
  CR1_OUTPUT_PUSH_PULL = 1
};

enum CR2 {
  CR2_INPUT_INTERRUPT_DISABLED = 0,
  CR2_INPUT_INTERRUPT_ENABLED = 1,
  CR2_OUTPUT_SPEED_2MHZ = 0,
  CR2_OUTPUT_SPEED_10MHZ = 1
};

/******************************************************************************
 * Clock Divider Register
 *****************************************************************************/
  typedef struct
  {
    /** @brief CPU clock prescaler, CPUDIV[2:0]
     *  @param 000 fCPU =fMASTER
     *  @param 001 fCPU =fMASTER/2
     *  @param 010 fCPU =fMASTER/4
     *  @param 011 fCPU =fMASTER/8
     *  @param 100 fCPU =fMASTER/16
     *  @param 101 fCPU =fMASTER/32
     *  @param 110 fCPU =fMASTER/64
     *  @param 111 fCPU =fMASTER/128 */
    uint8_t CPUDIV :3;

    /** @brief High speed internal clock prescaler, HSIDIV[1:0]
     *  @param 00 fHSI RC Output
     *  @param 01 fHSI RC Output/2
     *  @param 10 fHSI RC Output/4
     *  @param 11 fHSI RC Output/8 */
    uint8_t HSIDIV :2;
  } clk_ckdivr_t;

enum HSIDIV {
  HSIDIV_RC_16MHZ = 0,
  HSIDIV_RC_8MHZ,
  HSIDIV_RC_4MHZ,
  HSIDIV_RC_2MHZ,
  HSIDIV_RC_DEFAULT = 2
};

enum CPUDIV {
  CPUDIV_MASTER_1 = 0,
  CPUDIV_MASTER_2,
  CPUDIV_MASTER_4,
  CPUDIV_MASTER_8,
  CPUDIV_MASTER_16,
  CPUDIV_MASTER_32,
  CPUDIV_MASTER_64,
  CPUDIV_MASTER_128,
  CPUDIV_MATER_DEFAULT = 0
};

/******************************************************************************
 * Timer 4 Register
 *****************************************************************************/

#define TIM4_CR1  *(volatile unsigned char*) 0x5340 /* TIM4 control register 1 */
#define TIM4_IER  *(volatile unsigned char*) 0x5343 /* TIM4 interrupt enable register */
#define TIM4_SR   *(volatile unsigned char*) 0x5344 /* TIM4 status register */
#define TIM4_EGR  *(volatile unsigned char*) 0x5345 /* TIM4 event generation register */
#define TIM4_CNTR *(volatile unsigned char*) 0x5346 /* TIM4 counter */
#define TIM4_PSCR *(volatile unsigned char*) 0x5347 /* TIM4 prescaler register */
#define TIM4_ARR  *(volatile unsigned char*) 0x5348 /* TIM4 auto-reload register */

/******************************************************************************
 * Clock Control Register
 *****************************************************************************/

#define CLK_ICKR    *(volatile unsigned char*) 0x50C0 /* Internal clock control register */
#define CLK_ECKR    *(volatile unsigned char*) 0x50C1 /* External clock control register */
#define CLK_CMSR    *(volatile unsigned char*) 0x50C3 /* Clock master status register */
#define CLK_SWR     *(volatile unsigned char*) 0x50C4 /* Clock master switch register */
#define CLK_SWCR    *(volatile unsigned char*) 0x50C5 /* Clock switch control register */
#define CLK_CKDIVR  *(volatile unsigned char*) 0x50C6 /* lock divider register */
#define CLK_PCKENR1 *(volatile unsigned char*) 0x50C7 /* Peripheral clock gating register 1 */
#define CLK_CSSR    *(volatile unsigned char*) 0x50C8 /* Clock security system register */
#define CLK_CCOR    *(volatile unsigned char*) 0x50C9 /* Configurable clock control register */
#define CLK_PCKENR2 *(volatile unsigned char*) 0x50CA /* Peripheral clock gating register 2 */

/******************************************************************************
 * Timer 2 Register
 *****************************************************************************/

#define TIM2_CR1   *(volatile unsigned char*) 0x5300 /* TIM2 control register 1 */
#define TIM2_IER   *(volatile unsigned char*) 0x5303 /* TIM2 interrupt enable register */
#define TIM2_SR1   *(volatile unsigned char*) 0x5304 /* TIM2 status register 1 */
#define TIM2_SR2   *(volatile unsigned char*) 0x5305 /* TIM2 status register 2 */
#define TIM2_EGR   *(volatile unsigned char*) 0x5306 /* TIM2 event generation register */
#define TIM2_CCMR1 *(volatile unsigned char*) 0x5307 /* TIM2 capture/compare mode register 1 */
#define TIM2_CCMR2 *(volatile unsigned char*) 0x5308 /* TIM2 capture/compare mode register 2 */
#define TIM2_CCMR3 *(volatile unsigned char*) 0x5309 /* TIM2 capture/compare mode register 3 */
#define TIM2_CCER1 *(volatile unsigned char*) 0x530A /* TIM2 capture/compare enable register 1 */
#define TIM2_CCER2 *(volatile unsigned char*) 0x530B /* TIM2 capture/compare enable register 2 */
#define TIM2_CNTRH *(volatile unsigned char*) 0x530C /* TIM2 counter high */
#define TIM2_CNTRL *(volatile unsigned char*) 0x530D /* TIM2 counter low */
#define TIM2_PSCR  *(volatile unsigned char*) 0x530E /* TIM2 prescaler register */
#define TIM2_ARRH  *(volatile unsigned char*) 0x530F /* TIM2 auto-reload register high 0xFF */
#define TIM2_ARRL  *(volatile unsigned char*) 0x5310 /* TIM2 auto-reload register low 0xFF */
#define TIM2_CCR1H *(volatile unsigned char*) 0x5311 /* TIM2 capture/compare register 1 high */
#define TIM2_CCR1L *(volatile unsigned char*) 0x5312 /* TIM2 capture/compare register 1 low */
#define TIM2_CCR2H *(volatile unsigned char*) 0x5313 /* TIM2 capture/compare reg. 2 high */
#define TIM2_CCR2L *(volatile unsigned char*) 0x5314 /* TIM2 capture/compare register 2 low */
#define TIM2_CCR3H *(volatile unsigned char*) 0x5315 /* TIM2 capture/compare register 3 high */
#define TIM2_CCR3L *(volatile unsigned char*) 0x5316 /* TIM2 capture/compare register 3 low */

#endif
