\hypertarget{group__mcid__module}{}\section{M\+CI Driver (H\+AL for S\+D/\+M\+MC Lib)}
\label{group__mcid__module}\index{MCI Driver (HAL for SD/MMC Lib)@{MCI Driver (HAL for SD/MMC Lib)}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__mcid__structs}{M\+C\+I Driver Data Structs}}
\item 
\mbox{\hyperlink{group__mcid__defines}{M\+C\+I Driver Defines}}
\item 
\mbox{\hyperlink{group__mcid__functions}{M\+C\+I Driver Functions}}
\item 
\mbox{\hyperlink{group__hsmci__module}{Working with H\+S\+M\+CI}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
\hypertarget{group__RTEMSBSPsARM_Purpose}{}\subsection{Purpose}\label{group__RTEMSBSPsARM_Purpose}
This driver implements S\+D(\+I\+O)/\+M\+MC command operations and M\+CI configuration routines to perform S\+D(\+I\+O)/\+M\+MC access. It\textquotesingle{}s used for upper layer (S\+D/\+M\+MC driver) to perform S\+D/\+M\+MC operations.\hypertarget{group__RTEMSBSPsARM_Usage}{}\subsection{Usage}\label{group__RTEMSBSPsARM_Usage}

\begin{DoxyEnumerate}
\item M\+C\+I\+D\+\_\+\+Init()\+: Initializes a M\+CI driver instance and the underlying peripheral.
\item M\+C\+I\+D\+\_\+\+Send\+Cmd()\+: Starts a M\+CI transfer which described by s\+Sdmmc\+Command.
\item M\+C\+I\+D\+\_\+\+Cancel\+Cmd()\+: Cancel a pending command.
\item M\+C\+I\+D\+\_\+\+Is\+Cmd\+Completed()\+: Check if M\+CI transfer is finished.
\item M\+C\+I\+D\+\_\+\+Handler()\+: Interrupt handler which is called by I\+SR handler.
\item M\+C\+I\+D\+\_\+\+I\+O\+Ctrl()\+: \mbox{\hyperlink{structIO}{IO}} control function to report HW attributes to upper layer driver and modify HW settings (such as clock frequency, High-\/speed support, etc. See sdmmc\+\_\+ioctrls).
\end{DoxyEnumerate}

\begin{DoxySeeAlso}{See also}
\mbox{\hyperlink{group__dmad__module}{D\+MA Driver}}, \mbox{\hyperlink{group__hsmci__module}{H\+S\+M\+CI}}, S\+D/\+M\+MC Library
\end{DoxySeeAlso}
Related files\+:~\newline
mcid.\+h~\newline
 mcid\+\_\+dma.\+c.~\newline
 