
*** Running vivado
    with args -log ADC_Parallel_ADC_Stream_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ADC_Parallel_ADC_Stream_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source ADC_Parallel_ADC_Stream_0_0.tcl -notrace
Command: synth_design -top ADC_Parallel_ADC_Stream_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9784 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 351.371 ; gain = 99.930
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ADC_Parallel_ADC_Stream_0_0' [d:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.srcs/sources_1/bd/ADC/ip/ADC_Parallel_ADC_Stream_0_0/synth/ADC_Parallel_ADC_Stream_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'Parallel_ADC_Stream_v1_0' [d:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.srcs/sources_1/bd/ADC/ipshared/cc9a/hdl/Parallel_ADC_Stream_v1_0.v:4]
	Parameter NUMBER_OF_OUTPUT_WORDS bound to: 16 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Parallel_ADC_Stream_v1_0_M00_AXIS' [d:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.srcs/sources_1/bd/ADC/ipshared/cc9a/hdl/Parallel_ADC_Stream_v1_0_M00_AXIS.v:4]
	Parameter NUMBER_OF_OUTPUT_WORDS bound to: 16 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Parallel_ADC_Stream_v1_0_M00_AXIS' (1#1) [d:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.srcs/sources_1/bd/ADC/ipshared/cc9a/hdl/Parallel_ADC_Stream_v1_0_M00_AXIS.v:4]
WARNING: [Synth 8-350] instance 'Parallel_ADC_Stream_v1_0_M00_AXIS_inst' of module 'Parallel_ADC_Stream_v1_0_M00_AXIS' requires 23 connections, but only 7 given [d:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.srcs/sources_1/bd/ADC/ipshared/cc9a/hdl/Parallel_ADC_Stream_v1_0.v:49]
WARNING: [Synth 8-3848] Net CS in module/entity Parallel_ADC_Stream_v1_0 does not have driver. [d:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.srcs/sources_1/bd/ADC/ipshared/cc9a/hdl/Parallel_ADC_Stream_v1_0.v:33]
INFO: [Synth 8-256] done synthesizing module 'Parallel_ADC_Stream_v1_0' (2#1) [d:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.srcs/sources_1/bd/ADC/ipshared/cc9a/hdl/Parallel_ADC_Stream_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'ADC_Parallel_ADC_Stream_0_0' (3#1) [d:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.srcs/sources_1/bd/ADC/ip/ADC_Parallel_ADC_Stream_0_0/synth/ADC_Parallel_ADC_Stream_0_0.v:57]
WARNING: [Synth 8-3331] design Parallel_ADC_Stream_v1_0_M00_AXIS has unconnected port M_AXIS_ACLK
WARNING: [Synth 8-3331] design Parallel_ADC_Stream_v1_0 has unconnected port CS
WARNING: [Synth 8-3331] design Parallel_ADC_Stream_v1_0 has unconnected port clk
WARNING: [Synth 8-3331] design Parallel_ADC_Stream_v1_0 has unconnected port D0A
WARNING: [Synth 8-3331] design Parallel_ADC_Stream_v1_0 has unconnected port D1A
WARNING: [Synth 8-3331] design Parallel_ADC_Stream_v1_0 has unconnected port D2A
WARNING: [Synth 8-3331] design Parallel_ADC_Stream_v1_0 has unconnected port D3A
WARNING: [Synth 8-3331] design Parallel_ADC_Stream_v1_0 has unconnected port D4A
WARNING: [Synth 8-3331] design Parallel_ADC_Stream_v1_0 has unconnected port D5A
WARNING: [Synth 8-3331] design Parallel_ADC_Stream_v1_0 has unconnected port D6A
WARNING: [Synth 8-3331] design Parallel_ADC_Stream_v1_0 has unconnected port D7A
WARNING: [Synth 8-3331] design Parallel_ADC_Stream_v1_0 has unconnected port D8A
WARNING: [Synth 8-3331] design Parallel_ADC_Stream_v1_0 has unconnected port D9A
WARNING: [Synth 8-3331] design Parallel_ADC_Stream_v1_0 has unconnected port D10A
WARNING: [Synth 8-3331] design Parallel_ADC_Stream_v1_0 has unconnected port D11A
WARNING: [Synth 8-3331] design Parallel_ADC_Stream_v1_0 has unconnected port D12A
WARNING: [Synth 8-3331] design Parallel_ADC_Stream_v1_0 has unconnected port D13A
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 402.895 ; gain = 151.453
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Parallel_ADC_Stream_v1_0_M00_AXIS_inst:clk to constant 0 [d:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.srcs/sources_1/bd/ADC/ipshared/cc9a/hdl/Parallel_ADC_Stream_v1_0.v:49]
WARNING: [Synth 8-3295] tying undriven pin Parallel_ADC_Stream_v1_0_M00_AXIS_inst:D0A to constant 0 [d:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.srcs/sources_1/bd/ADC/ipshared/cc9a/hdl/Parallel_ADC_Stream_v1_0.v:49]
WARNING: [Synth 8-3295] tying undriven pin Parallel_ADC_Stream_v1_0_M00_AXIS_inst:D1A to constant 0 [d:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.srcs/sources_1/bd/ADC/ipshared/cc9a/hdl/Parallel_ADC_Stream_v1_0.v:49]
WARNING: [Synth 8-3295] tying undriven pin Parallel_ADC_Stream_v1_0_M00_AXIS_inst:D2A to constant 0 [d:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.srcs/sources_1/bd/ADC/ipshared/cc9a/hdl/Parallel_ADC_Stream_v1_0.v:49]
WARNING: [Synth 8-3295] tying undriven pin Parallel_ADC_Stream_v1_0_M00_AXIS_inst:D3A to constant 0 [d:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.srcs/sources_1/bd/ADC/ipshared/cc9a/hdl/Parallel_ADC_Stream_v1_0.v:49]
WARNING: [Synth 8-3295] tying undriven pin Parallel_ADC_Stream_v1_0_M00_AXIS_inst:D4A to constant 0 [d:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.srcs/sources_1/bd/ADC/ipshared/cc9a/hdl/Parallel_ADC_Stream_v1_0.v:49]
WARNING: [Synth 8-3295] tying undriven pin Parallel_ADC_Stream_v1_0_M00_AXIS_inst:D5A to constant 0 [d:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.srcs/sources_1/bd/ADC/ipshared/cc9a/hdl/Parallel_ADC_Stream_v1_0.v:49]
WARNING: [Synth 8-3295] tying undriven pin Parallel_ADC_Stream_v1_0_M00_AXIS_inst:D6A to constant 0 [d:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.srcs/sources_1/bd/ADC/ipshared/cc9a/hdl/Parallel_ADC_Stream_v1_0.v:49]
WARNING: [Synth 8-3295] tying undriven pin Parallel_ADC_Stream_v1_0_M00_AXIS_inst:D7A to constant 0 [d:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.srcs/sources_1/bd/ADC/ipshared/cc9a/hdl/Parallel_ADC_Stream_v1_0.v:49]
WARNING: [Synth 8-3295] tying undriven pin Parallel_ADC_Stream_v1_0_M00_AXIS_inst:D8A to constant 0 [d:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.srcs/sources_1/bd/ADC/ipshared/cc9a/hdl/Parallel_ADC_Stream_v1_0.v:49]
WARNING: [Synth 8-3295] tying undriven pin Parallel_ADC_Stream_v1_0_M00_AXIS_inst:D9A to constant 0 [d:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.srcs/sources_1/bd/ADC/ipshared/cc9a/hdl/Parallel_ADC_Stream_v1_0.v:49]
WARNING: [Synth 8-3295] tying undriven pin Parallel_ADC_Stream_v1_0_M00_AXIS_inst:D10A to constant 0 [d:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.srcs/sources_1/bd/ADC/ipshared/cc9a/hdl/Parallel_ADC_Stream_v1_0.v:49]
WARNING: [Synth 8-3295] tying undriven pin Parallel_ADC_Stream_v1_0_M00_AXIS_inst:D11A to constant 0 [d:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.srcs/sources_1/bd/ADC/ipshared/cc9a/hdl/Parallel_ADC_Stream_v1_0.v:49]
WARNING: [Synth 8-3295] tying undriven pin Parallel_ADC_Stream_v1_0_M00_AXIS_inst:D12A to constant 0 [d:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.srcs/sources_1/bd/ADC/ipshared/cc9a/hdl/Parallel_ADC_Stream_v1_0.v:49]
WARNING: [Synth 8-3295] tying undriven pin Parallel_ADC_Stream_v1_0_M00_AXIS_inst:D13A to constant 0 [d:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.srcs/sources_1/bd/ADC/ipshared/cc9a/hdl/Parallel_ADC_Stream_v1_0.v:49]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 402.895 ; gain = 151.453
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 723.176 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 723.176 ; gain = 471.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 723.176 ; gain = 471.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 723.176 ; gain = 471.734
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "tx_done" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tx_done" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sample" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 723.176 ; gain = 471.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     14 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Parallel_ADC_Stream_v1_0_M00_AXIS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     14 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/tx_done" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/tx_done" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/sample" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3917] design ADC_Parallel_ADC_Stream_0_0 has port m00_axis_tstrb[3] driven by constant 1
INFO: [Synth 8-3917] design ADC_Parallel_ADC_Stream_0_0 has port m00_axis_tstrb[2] driven by constant 1
INFO: [Synth 8-3917] design ADC_Parallel_ADC_Stream_0_0 has port m00_axis_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design ADC_Parallel_ADC_Stream_0_0 has port m00_axis_tstrb[0] driven by constant 1
WARNING: [Synth 8-3331] design ADC_Parallel_ADC_Stream_0_0 has unconnected port CS
WARNING: [Synth 8-3331] design ADC_Parallel_ADC_Stream_0_0 has unconnected port clk
WARNING: [Synth 8-3331] design ADC_Parallel_ADC_Stream_0_0 has unconnected port D0A
WARNING: [Synth 8-3331] design ADC_Parallel_ADC_Stream_0_0 has unconnected port D1A
WARNING: [Synth 8-3331] design ADC_Parallel_ADC_Stream_0_0 has unconnected port D2A
WARNING: [Synth 8-3331] design ADC_Parallel_ADC_Stream_0_0 has unconnected port D3A
WARNING: [Synth 8-3331] design ADC_Parallel_ADC_Stream_0_0 has unconnected port D4A
WARNING: [Synth 8-3331] design ADC_Parallel_ADC_Stream_0_0 has unconnected port D5A
WARNING: [Synth 8-3331] design ADC_Parallel_ADC_Stream_0_0 has unconnected port D6A
WARNING: [Synth 8-3331] design ADC_Parallel_ADC_Stream_0_0 has unconnected port D7A
WARNING: [Synth 8-3331] design ADC_Parallel_ADC_Stream_0_0 has unconnected port D8A
WARNING: [Synth 8-3331] design ADC_Parallel_ADC_Stream_0_0 has unconnected port D9A
WARNING: [Synth 8-3331] design ADC_Parallel_ADC_Stream_0_0 has unconnected port D10A
WARNING: [Synth 8-3331] design ADC_Parallel_ADC_Stream_0_0 has unconnected port D11A
WARNING: [Synth 8-3331] design ADC_Parallel_ADC_Stream_0_0 has unconnected port D12A
WARNING: [Synth 8-3331] design ADC_Parallel_ADC_Stream_0_0 has unconnected port D13A
WARNING: [Synth 8-3331] design ADC_Parallel_ADC_Stream_0_0 has unconnected port m00_axis_aclk
INFO: [Synth 8-3886] merging instance 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/tx_done_reg[3]' (FDE_1) to 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/tx_done_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/tx_done_reg[1]' (FDE_1) to 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/tx_done_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[1]' (FDE_1) to 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[2]' (FDE_1) to 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[3]' (FDE_1) to 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[4]' (FDE_1) to 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[5]' (FDE_1) to 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[6]' (FDE_1) to 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[7]' (FDE_1) to 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[8]' (FDE_1) to 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[9]' (FDE_1) to 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[10]' (FDE_1) to 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[11]' (FDE_1) to 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[12]' (FDE_1) to 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[13] )
INFO: [Synth 8-3886] merging instance 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[14]' (FDE_1) to 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[15]' (FDE_1) to 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[16]' (FDE_1) to 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[17]' (FDE_1) to 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[18]' (FDE_1) to 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[19]' (FDE_1) to 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[20]' (FDE_1) to 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[21]' (FDE_1) to 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[22]' (FDE_1) to 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[23]' (FDE_1) to 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[24]' (FDE_1) to 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[25]' (FDE_1) to 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[26]' (FDE_1) to 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[27]' (FDE_1) to 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[28]' (FDE_1) to 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[29]' (FDE_1) to 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[30]' (FDE_1) to 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[31] )
INFO: [Synth 8-3332] Sequential element (inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[31]) is unused and will be removed from module ADC_Parallel_ADC_Stream_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[13]) is unused and will be removed from module ADC_Parallel_ADC_Stream_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 723.176 ; gain = 471.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 730.789 ; gain = 479.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 730.789 ; gain = 479.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/tx_done_reg[2]) is unused and will be removed from module ADC_Parallel_ADC_Stream_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/tx_done_reg[0]) is unused and will be removed from module ADC_Parallel_ADC_Stream_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/sample_reg[0]) is unused and will be removed from module ADC_Parallel_ADC_Stream_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/sample_reg[31]) is unused and will be removed from module ADC_Parallel_ADC_Stream_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/sample_reg[30]) is unused and will be removed from module ADC_Parallel_ADC_Stream_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/sample_reg[29]) is unused and will be removed from module ADC_Parallel_ADC_Stream_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/sample_reg[28]) is unused and will be removed from module ADC_Parallel_ADC_Stream_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/sample_reg[27]) is unused and will be removed from module ADC_Parallel_ADC_Stream_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/sample_reg[26]) is unused and will be removed from module ADC_Parallel_ADC_Stream_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/sample_reg[25]) is unused and will be removed from module ADC_Parallel_ADC_Stream_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/sample_reg[24]) is unused and will be removed from module ADC_Parallel_ADC_Stream_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/sample_reg[23]) is unused and will be removed from module ADC_Parallel_ADC_Stream_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/sample_reg[22]) is unused and will be removed from module ADC_Parallel_ADC_Stream_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/sample_reg[21]) is unused and will be removed from module ADC_Parallel_ADC_Stream_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/sample_reg[20]) is unused and will be removed from module ADC_Parallel_ADC_Stream_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/sample_reg[19]) is unused and will be removed from module ADC_Parallel_ADC_Stream_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/sample_reg[18]) is unused and will be removed from module ADC_Parallel_ADC_Stream_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/sample_reg[17]) is unused and will be removed from module ADC_Parallel_ADC_Stream_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/sample_reg[16]) is unused and will be removed from module ADC_Parallel_ADC_Stream_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/sample_reg[15]) is unused and will be removed from module ADC_Parallel_ADC_Stream_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/sample_reg[14]) is unused and will be removed from module ADC_Parallel_ADC_Stream_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/sample_reg[13]) is unused and will be removed from module ADC_Parallel_ADC_Stream_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/sample_reg[12]) is unused and will be removed from module ADC_Parallel_ADC_Stream_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/sample_reg[11]) is unused and will be removed from module ADC_Parallel_ADC_Stream_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/sample_reg[10]) is unused and will be removed from module ADC_Parallel_ADC_Stream_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/sample_reg[9]) is unused and will be removed from module ADC_Parallel_ADC_Stream_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/sample_reg[8]) is unused and will be removed from module ADC_Parallel_ADC_Stream_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/sample_reg[7]) is unused and will be removed from module ADC_Parallel_ADC_Stream_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/sample_reg[6]) is unused and will be removed from module ADC_Parallel_ADC_Stream_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/sample_reg[5]) is unused and will be removed from module ADC_Parallel_ADC_Stream_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/sample_reg[4]) is unused and will be removed from module ADC_Parallel_ADC_Stream_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/sample_reg[3]) is unused and will be removed from module ADC_Parallel_ADC_Stream_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/sample_reg[2]) is unused and will be removed from module ADC_Parallel_ADC_Stream_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/sample_reg[1]) is unused and will be removed from module ADC_Parallel_ADC_Stream_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[0]) is unused and will be removed from module ADC_Parallel_ADC_Stream_0_0.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 749.852 ; gain = 498.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 749.852 ; gain = 498.410
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 749.852 ; gain = 498.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 749.852 ; gain = 498.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 749.852 ; gain = 498.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 749.852 ; gain = 498.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 749.852 ; gain = 498.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     3|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------------------+----------------------------------+------+
|      |Instance                                   |Module                            |Cells |
+------+-------------------------------------------+----------------------------------+------+
|1     |top                                        |                                  |     3|
|2     |  inst                                     |Parallel_ADC_Stream_v1_0          |     3|
|3     |    Parallel_ADC_Stream_v1_0_M00_AXIS_inst |Parallel_ADC_Stream_v1_0_M00_AXIS |     3|
+------+-------------------------------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 749.852 ; gain = 498.410
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 749.852 ; gain = 178.129
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 749.852 ; gain = 498.410
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
97 Infos, 51 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 753.250 ; gain = 513.277
INFO: [Common 17-1381] The checkpoint 'D:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.runs/ADC_Parallel_ADC_Stream_0_0_synth_1/ADC_Parallel_ADC_Stream_0_0.dcp' has been generated.
