Fitter report for lab3_MultiProcessors
Thu Jun 01 11:09:17 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. I/O Assignment Warnings
 19. PLL Usage Summary
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Fitter DSP Block Usage Summary
 28. DSP Block Details
 29. Routing Usage Summary
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Thu Jun 01 11:09:17 2023       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; lab3_MultiProcessors                        ;
; Top-level Entity Name           ; DE1_SoC_top_level                           ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA5F31C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 4,848 / 32,070 ( 15 % )                     ;
; Total registers                 ; 8057                                        ;
; Total pins                      ; 108 / 457 ( 24 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,244,608 / 4,065,280 ( 55 % )              ;
; Total RAM Blocks                ; 292 / 397 ( 74 % )                          ;
; Total DSP Blocks                ; 6 / 87 ( 7 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2 / 6 ( 33 % )                              ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSEMA5F31C6                          ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.24        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   8.3%      ;
;     Processor 3            ;   8.1%      ;
;     Processor 4            ;   8.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                         ; Action          ; Operation                                         ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                   ; Destination Port ; Destination Port Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; altera_internal_jtag~TCKUTAPCLKENA0                                                                                                                                                                                                                                                                                                                          ; Created         ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_audio_pll_0:audio_pll_0|soc_system_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                   ; Created         ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_pll_2:pll_2|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                          ; Created         ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_pll_2:pll_2|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                                                                                                                                                                                          ; Created         ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_pll_2:pll_2|altera_pll:altera_pll_i|outclk_wire[2]~CLKENA0                                                                                                                                                                                                                                                                          ; Created         ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CLOCK_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_bht_module:soc_system_cpu_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|q_b[0]                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_bht_module:soc_system_cpu_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|q_b[1]                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; AX               ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[16]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[16]~SCLR_LUT                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; AX               ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[17]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[17]~SCLR_LUT                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; AX               ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[18]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[18]~SCLR_LUT                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; AX               ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[19]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[19]~SCLR_LUT                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[20]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; AX               ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[20]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[20]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[20]~SCLR_LUT                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; AX               ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[21]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[21]~SCLR_LUT                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[22]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; AX               ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[22]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[22]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[22]~SCLR_LUT                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[23]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; AX               ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[23]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[23]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[23]~SCLR_LUT                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; AX               ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[24]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[24]~SCLR_LUT                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[25]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; AX               ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[25]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[25]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[25]~SCLR_LUT                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; AX               ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[26]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[26]~SCLR_LUT                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; AX               ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[27]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[27]~SCLR_LUT                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; AX               ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[28]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[28]~SCLR_LUT                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[29]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; AX               ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[29]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[29]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[29]~SCLR_LUT                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; AX               ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[30]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[30]~SCLR_LUT                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[31]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; AX               ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[31]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[31]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_bht_module:soc_system_cpu_1_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|q_b[0]                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_bht_module:soc_system_cpu_1_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|q_b[1]                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; AX               ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[16]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[16]~SCLR_LUT                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; AX               ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[17]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[17]~SCLR_LUT                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; AX               ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[18]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[18]~SCLR_LUT                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; AX               ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[19]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[19]~SCLR_LUT                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[20]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; AX               ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[20]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[20]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[20]~SCLR_LUT                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; AX               ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[21]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[21]~SCLR_LUT                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[22]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; AX               ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[22]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[22]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[22]~SCLR_LUT                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[23]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; AX               ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[23]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[23]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[23]~SCLR_LUT                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; AX               ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[24]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[24]~SCLR_LUT                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[25]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; AX               ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[25]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[25]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[25]~SCLR_LUT                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; AX               ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[26]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[26]~SCLR_LUT                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; AX               ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[27]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[27]~SCLR_LUT                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; AX               ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[28]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[28]~SCLR_LUT                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[29]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; AX               ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[29]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[29]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[29]~SCLR_LUT                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; AX               ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[30]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[30]~SCLR_LUT                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[31]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; AX               ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[31]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[31]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]        ; RESULTA          ;                       ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a0                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a1                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a2                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a3                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a4                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a5                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a6                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a7                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a8                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo|out_payload[9]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a9                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo|out_payload[10]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a10                                                                                                                                                                        ; PORTBDATAOUT     ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a11                                                                                                                                                                        ; PORTBDATAOUT     ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a12                                                                                                                                                                        ; PORTBDATAOUT     ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a13                                                                                                                                                                        ; PORTBDATAOUT     ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a14                                                                                                                                                                        ; PORTBDATAOUT     ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a15                                                                                                                                                                        ; PORTBDATAOUT     ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_addr[0]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_addr[1]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_addr[2]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_addr[3]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_addr[4]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_addr[5]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_addr[6]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_addr[7]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_addr[8]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_addr[9]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_addr[10]                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_addr[11]                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_addr[12]                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_bank[0]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[0]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_bank[1]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[1]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_cmd[0]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_cmd[0]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_cmd[0]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_WE_N~output                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_cmd[0]                                                                                                                                                                                                                                                                                      ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_cmd[1]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_cmd[1]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_cmd[1]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_CAS_N~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_cmd[1]                                                                                                                                                                                                                                                                                      ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_cmd[2]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_cmd[2]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_cmd[2]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_RAS_N~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_cmd[2]                                                                                                                                                                                                                                                                                      ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_cmd[3]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_CS_N~output                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_cmd[3]                                                                                                                                                                                                                                                                                      ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_data[0]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_data[0]~SLOAD_MUX                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_data[1]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_data[1]~SLOAD_MUX                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_data[2]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_data[2]~SLOAD_MUX                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_data[3]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_data[3]~SLOAD_MUX                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_data[4]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_data[4]~SLOAD_MUX                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_data[5]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_data[5]~SLOAD_MUX                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_data[6]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_data[6]~SLOAD_MUX                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_data[7]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_data[7]~SLOAD_MUX                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_data[8]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_data[8]~SLOAD_MUX                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_data[9]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_data[9]~SLOAD_MUX                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_data[10]                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                 ; I                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_data[10]~SLOAD_MUX                                                                                                                                                                                                                                                                          ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_data[11]                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                 ; I                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_data[11]~SLOAD_MUX                                                                                                                                                                                                                                                                          ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_data[12]                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                 ; I                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_data[12]~SLOAD_MUX                                                                                                                                                                                                                                                                          ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_data[13]                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                 ; I                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_data[13]~SLOAD_MUX                                                                                                                                                                                                                                                                          ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_data[14]                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                 ; I                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_data[14]~SLOAD_MUX                                                                                                                                                                                                                                                                          ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_data[15]                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                 ; I                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_data[15]~SLOAD_MUX                                                                                                                                                                                                                                                                          ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_dqm[0]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_LDQM~output                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_dqm[1]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_UDQM~output                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_1                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_2                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_1                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_1                                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_2                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_3                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_2                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_2                                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_3                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_4                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_3                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_3                                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_4                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_5                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_4                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_4                                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_5                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_6                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_5                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_5                                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_6                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_7                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_6                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_6                                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_7                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_8                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_7                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_7                                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_8                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_9                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_8                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_8                                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_9                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_10                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_9                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_9                                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_10                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_11                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_10                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                 ; OE               ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_10                                                                                                                                                                                                                                                                              ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_11                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_12                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_11                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                 ; OE               ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_11                                                                                                                                                                                                                                                                              ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_12                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_13                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_12                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                 ; OE               ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_12                                                                                                                                                                                                                                                                              ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_13                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_14                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_13                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                 ; OE               ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_13                                                                                                                                                                                                                                                                              ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_14                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_15                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_14                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                 ; OE               ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_14                                                                                                                                                                                                                                                                              ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_15                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                 ; OE               ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_15                                                                                                                                                                                                                                                                              ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|za_data[0]                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[0]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|za_data[1]                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[1]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|za_data[2]                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[2]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|za_data[3]                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[3]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|za_data[4]                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[4]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|za_data[5]                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[5]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|za_data[6]                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[6]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|za_data[7]                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[7]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|za_data[8]                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[8]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|za_data[9]                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[9]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|za_data[10]                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[10]~input                                                                                                                                                                                                                                                                                                                                                  ; O                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|za_data[11]                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[11]~input                                                                                                                                                                                                                                                                                                                                                  ; O                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|za_data[12]                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[12]~input                                                                                                                                                                                                                                                                                                                                                  ; O                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|za_data[13]                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[13]~input                                                                                                                                                                                                                                                                                                                                                  ; O                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|za_data[14]                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[14]~input                                                                                                                                                                                                                                                                                                                                                  ; O                ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|za_data[15]                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[15]~input                                                                                                                                                                                                                                                                                                                                                  ; O                ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[9]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[9]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[0]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[0]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[2]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[2]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[9]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[9]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[10]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[10]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[11]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[11]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]~DUPLICATE                            ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE              ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~DUPLICATE ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~DUPLICATE ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~DUPLICATE ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~DUPLICATE ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~DUPLICATE ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]~DUPLICATE ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~DUPLICATE                                                                                                                                 ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]~DUPLICATE                                                                                                                                                                                                                          ;                  ;                       ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|StartAddrRead_Reg[3]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|HW_accelerator:hw_accelerator_0|StartAddrRead_Reg[3]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|StartAddrRead_Reg[7]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|HW_accelerator:hw_accelerator_0|StartAddrRead_Reg[7]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|StartAddrRead_Reg[8]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|HW_accelerator:hw_accelerator_0|StartAddrRead_Reg[8]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|StartAddrRead_Reg[10]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|HW_accelerator:hw_accelerator_0|StartAddrRead_Reg[10]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|StartAddrRead_Reg[11]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|HW_accelerator:hw_accelerator_0|StartAddrRead_Reg[11]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|StartAddrRead_Reg[19]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|HW_accelerator:hw_accelerator_0|StartAddrRead_Reg[19]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|StartAddrRead_Reg[20]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|HW_accelerator:hw_accelerator_0|StartAddrRead_Reg[20]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|StartAddrRead_Reg[24]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|HW_accelerator:hw_accelerator_0|StartAddrRead_Reg[24]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|StartAddrWrite_Reg[2]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|HW_accelerator:hw_accelerator_0|StartAddrWrite_Reg[2]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|StartAddrWrite_Reg[9]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|HW_accelerator:hw_accelerator_0|StartAddrWrite_Reg[9]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|StartAddrWrite_Reg[13]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|HW_accelerator:hw_accelerator_0|StartAddrWrite_Reg[13]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|StartAddrWrite_Reg[20]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|HW_accelerator:hw_accelerator_0|StartAddrWrite_Reg[20]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|StartAddrWrite_Reg[21]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|HW_accelerator:hw_accelerator_0|StartAddrWrite_Reg[21]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|StartAddrWrite_Reg[23]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|HW_accelerator:hw_accelerator_0|StartAddrWrite_Reg[23]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|WordCount_Reg[3]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|HW_accelerator:hw_accelerator_0|WordCount_Reg[3]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|WordCount_Reg[6]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|HW_accelerator:hw_accelerator_0|WordCount_Reg[6]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|WordCount_Reg[7]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|HW_accelerator:hw_accelerator_0|WordCount_Reg[7]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|WordCount_Reg[8]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|HW_accelerator:hw_accelerator_0|WordCount_Reg[8]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|WordCount_Reg[10]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|HW_accelerator:hw_accelerator_0|WordCount_Reg[10]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|WordCount_Reg[11]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|HW_accelerator:hw_accelerator_0|WordCount_Reg[11]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|WordCount_Reg[23]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|HW_accelerator:hw_accelerator_0|WordCount_Reg[23]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|WordCount_Reg[24]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|HW_accelerator:hw_accelerator_0|WordCount_Reg[24]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|iCurrentAddrRead[5]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|HW_accelerator:hw_accelerator_0|iCurrentAddrRead[5]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|iCurrentAddrRead[6]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|HW_accelerator:hw_accelerator_0|iCurrentAddrRead[6]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|iCurrentAddrRead[18]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|HW_accelerator:hw_accelerator_0|iCurrentAddrRead[18]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|iCurrentAddrRead[19]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|HW_accelerator:hw_accelerator_0|iCurrentAddrRead[19]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|iCurrentAddrRead[21]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|HW_accelerator:hw_accelerator_0|iCurrentAddrRead[21]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|iCurrentAddrRead[24]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|HW_accelerator:hw_accelerator_0|iCurrentAddrRead[24]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|iCurrentAddrWrite[2]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|HW_accelerator:hw_accelerator_0|iCurrentAddrWrite[2]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|iCurrentAddrWrite[4]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|HW_accelerator:hw_accelerator_0|iCurrentAddrWrite[4]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|iCurrentAddrWrite[5]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|HW_accelerator:hw_accelerator_0|iCurrentAddrWrite[5]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|iCurrentAddrWrite[10]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|HW_accelerator:hw_accelerator_0|iCurrentAddrWrite[10]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|iCurrentAddrWrite[22]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|HW_accelerator:hw_accelerator_0|iCurrentAddrWrite[22]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|iWordsLeftCount[0]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|HW_accelerator:hw_accelerator_0|iWordsLeftCount[0]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|iWordsLeftCount[1]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|HW_accelerator:hw_accelerator_0|iWordsLeftCount[1]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|iWordsLeftCount[10]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|HW_accelerator:hw_accelerator_0|iWordsLeftCount[10]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|iWordsLeftCount[16]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|HW_accelerator:hw_accelerator_0|iWordsLeftCount[16]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|iWordsLeftCount[19]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|HW_accelerator:hw_accelerator_0|iWordsLeftCount[19]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|iWordsLeftCount[30]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|HW_accelerator:hw_accelerator_0|iWordsLeftCount[30]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; soc_system:u0|altera_avalon_mailbox:mailbox_simple_0|command_reg[3]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|altera_avalon_mailbox:mailbox_simple_0|command_reg[3]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; soc_system:u0|altera_avalon_mailbox:mailbox_simple_0|command_reg[4]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|altera_avalon_mailbox:mailbox_simple_0|command_reg[4]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; soc_system:u0|altera_avalon_mailbox:mailbox_simple_0|command_reg[6]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|altera_avalon_mailbox:mailbox_simple_0|command_reg[6]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; soc_system:u0|altera_avalon_mailbox:mailbox_simple_0|command_reg[9]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|altera_avalon_mailbox:mailbox_simple_0|command_reg[9]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; soc_system:u0|altera_avalon_mailbox:mailbox_simple_0|command_reg[13]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|altera_avalon_mailbox:mailbox_simple_0|command_reg[13]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; soc_system:u0|altera_avalon_mailbox:mailbox_simple_0|command_reg[14]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|altera_avalon_mailbox:mailbox_simple_0|command_reg[14]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; soc_system:u0|altera_avalon_mailbox:mailbox_simple_0|command_reg[17]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|altera_avalon_mailbox:mailbox_simple_0|command_reg[17]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; soc_system:u0|altera_avalon_mailbox:mailbox_simple_0|command_reg[19]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|altera_avalon_mailbox:mailbox_simple_0|command_reg[19]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; soc_system:u0|altera_avalon_mailbox:mailbox_simple_0|command_reg[27]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|altera_avalon_mailbox:mailbox_simple_0|command_reg[27]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; soc_system:u0|altera_avalon_mailbox:mailbox_simple_0|command_reg[28]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|altera_avalon_mailbox:mailbox_simple_0|command_reg[28]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; soc_system:u0|altera_avalon_mailbox:mailbox_simple_0|pointer_reg[6]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|altera_avalon_mailbox:mailbox_simple_0|pointer_reg[6]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; soc_system:u0|altera_avalon_mailbox:mailbox_simple_0|pointer_reg[13]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|altera_avalon_mailbox:mailbox_simple_0|pointer_reg[13]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; soc_system:u0|altera_avalon_mailbox:mailbox_simple_0|pointer_reg[31]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|altera_avalon_mailbox:mailbox_simple_0|pointer_reg[31]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; soc_system:u0|altera_avalon_mailbox:mailbox_simple_1|command_reg[2]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|altera_avalon_mailbox:mailbox_simple_1|command_reg[2]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; soc_system:u0|altera_avalon_mailbox:mailbox_simple_1|command_reg[8]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|altera_avalon_mailbox:mailbox_simple_1|command_reg[8]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; soc_system:u0|altera_avalon_mailbox:mailbox_simple_1|command_reg[11]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|altera_avalon_mailbox:mailbox_simple_1|command_reg[11]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; soc_system:u0|altera_avalon_mailbox:mailbox_simple_1|command_reg[14]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|altera_avalon_mailbox:mailbox_simple_1|command_reg[14]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; soc_system:u0|altera_avalon_mailbox:mailbox_simple_1|command_reg[26]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|altera_avalon_mailbox:mailbox_simple_1|command_reg[26]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; soc_system:u0|altera_avalon_mailbox:mailbox_simple_1|command_reg[27]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|altera_avalon_mailbox:mailbox_simple_1|command_reg[27]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; soc_system:u0|altera_avalon_mailbox:mailbox_simple_1|pointer_reg[10]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|altera_avalon_mailbox:mailbox_simple_1|pointer_reg[10]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; soc_system:u0|altera_avalon_mailbox:mailbox_simple_1|pointer_reg[18]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|altera_avalon_mailbox:mailbox_simple_1|pointer_reg[18]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; soc_system:u0|altera_avalon_mailbox:mailbox_simple_1|pointer_reg[24]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|altera_avalon_mailbox:mailbox_simple_1|pointer_reg[24]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; soc_system:u0|altera_avalon_mailbox:mailbox_simple_1|pointer_reg[30]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|altera_avalon_mailbox:mailbox_simple_1|pointer_reg[30]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[6]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[6]~DUPLICATE                                                                                                 ;                  ;                       ;
; soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[1]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[1]~DUPLICATE                                                                                                ;                  ;                       ;
; soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[6]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[6]~DUPLICATE                                                                                                ;                  ;                       ;
; soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[7]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[7]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[5]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[5]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[3]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[3]~DUPLICATE                                                                                                 ;                  ;                       ;
; soc_system:u0|soc_system_audio_0:audio_0|altera_up_clock_edge:DAC_Left_Right_Clock_Edges|last_test_clk                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_audio_0:audio_0|altera_up_clock_edge:DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE                                                                                                                                                                                                                                                   ;                  ;                       ;
; soc_system:u0|soc_system_audio_0:audio_0|clear_read_fifos                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_audio_0:audio_0|clear_read_fifos~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[1]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[2]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[7]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[4]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[4]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_0_IDLE                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_0_IDLE~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[5]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[5]~DUPLICATE                                                                                                                                                                                              ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|d_writedata[18]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|d_writedata[18]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|d_writedata[19]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|d_writedata[19]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|d_writedata[24]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|d_writedata[24]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|d_writedata[29]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|d_writedata[29]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_data_ram_ld_align_sign_bit                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_data_ram_ld_align_sign_bit~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_dc_wb_rd_addr_offset[0]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_dc_wb_rd_addr_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_dc_xfer_rd_addr_active                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_dc_xfer_rd_addr_active~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_dc_xfer_rd_addr_done                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_dc_xfer_rd_addr_done~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_inst_result[1]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_inst_result[1]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_inst_result[4]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_inst_result[4]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_inst_result[9]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_inst_result[9]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_iw[6]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_iw[6]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_mem_baddr[2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_mem_baddr[2]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_mem_baddr[4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_mem_baddr[4]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_mem_baddr[6]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_mem_baddr[6]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_mem_baddr[22]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_mem_baddr[22]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_mem_baddr[24]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_mem_baddr[24]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_mem_byte_en[3]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_mem_byte_en[3]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_st_data[4]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_st_data[4]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_st_data[14]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_st_data[14]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_st_data[15]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_st_data[15]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_st_data[16]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_st_data[16]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_st_data[26]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_st_data[26]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_st_data[28]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_st_data[28]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|D_iw[3]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|D_iw[3]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|D_iw[5]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|D_iw[5]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|D_iw[10]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|D_iw[10]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|D_iw[13]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|D_iw[13]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|D_iw[14]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|D_iw[14]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|D_iw[18]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|D_iw[18]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|D_iw[22]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|D_iw[22]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|D_iw[23]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|D_iw[23]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|D_iw[27]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|D_iw[27]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|D_pc[4]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|D_pc[4]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|D_pc[7]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|D_pc[7]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|D_pc[10]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|D_pc[10]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|D_pc[11]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|D_pc[11]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|D_pc[12]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|D_pc[12]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|D_pc[14]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|D_pc[14]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|D_pc[16]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|D_pc[16]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|D_pc[19]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|D_pc[19]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|D_pc[20]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|D_pc[20]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_compare_op[0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_compare_op[0]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_extra_pc[3]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_extra_pc[3]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_extra_pc[4]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_extra_pc[4]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_extra_pc[5]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_extra_pc[5]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_extra_pc[7]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_extra_pc[7]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_iw[2]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_iw[2]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_iw[4]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_iw[4]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_iw[7]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_iw[7]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_iw[16]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_iw[16]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_logic_op[1]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_logic_op[1]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_pc[2]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_pc[2]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src1[10]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src1[12]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src1[13]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src1[14]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src1[19]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[4]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[4]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|F_pc[0]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|F_pc[0]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|F_pc[11]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|F_pc[11]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|F_pc[14]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|F_pc[14]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|F_pc[20]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|F_pc[20]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|F_pc[24]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|F_pc[24]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_alu_result[9]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_alu_result[9]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_alu_result[10]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_alu_result[10]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_alu_result[11]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_alu_result[11]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_alu_result[12]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_alu_result[12]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_alu_result[13]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_alu_result[13]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_alu_result[18]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_alu_result[18]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_br_cond_taken_history[2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_br_cond_taken_history[2]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_ctrl_ld                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_ctrl_ld~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_mem_byte_en[1]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_mem_byte_en[1]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_mem_byte_en[3]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_mem_byte_en[3]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_pc_plus_one[9]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_pc_plus_one[9]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_pc_plus_one[13]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_pc_plus_one[13]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_regnum_a_cmp_D                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_regnum_a_cmp_D~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_regnum_b_cmp_D                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_regnum_b_cmp_D~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_rot_mask[0]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_rot_mask[0]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_st_data[4]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_st_data[4]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_st_data[7]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_st_data[7]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_st_data[13]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_st_data[13]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_st_data[26]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_st_data[26]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_st_data[31]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_st_data[31]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_debug_mode                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_debug_mode~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_status_reg_pie                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_status_reg_pie~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|d_address_offset_field[1]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|d_address_offset_field[1]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|d_readdata_d1[22]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|d_readdata_d1[22]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|ic_fill_ap_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|ic_fill_tag[4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|ic_fill_tag[4]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|ic_fill_tag[12]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|ic_fill_tag[12]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|debugaccess                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|debugaccess~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[1]~DUPLICATE                                                                                                                           ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_single_step_mode~DUPLICATE                                                                                                                     ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_debug:the_soc_system_cpu_0_cpu_nios2_oci_debug|monitor_error                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_debug:the_soc_system_cpu_0_cpu_nios2_oci_debug|monitor_error~DUPLICATE                                                                                                                              ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem|MonAReg[2]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem|MonAReg[2]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[5]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[5]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[6]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[6]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[7]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[7]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[10]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[10]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[16]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[16]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[19]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[19]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem|jtag_ram_rd_d1                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE                                                                                                                                   ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem|waitrequest                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem|waitrequest~DUPLICATE                                                                                                                                      ;                  ;                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|writedata[1]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|writedata[1]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|d_writedata[16]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|d_writedata[16]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|d_writedata[29]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|d_writedata[29]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_ctrl_ld_bypass                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_ctrl_ld_bypass~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_data_ram_ld_align_sign_bit                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_data_ram_ld_align_sign_bit~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_dc_fill_active                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_dc_fill_active~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_dc_fill_has_started                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_dc_fill_has_started~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_dc_rd_addr_cnt[0]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_dc_rd_addr_cnt[0]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_dc_wb_wr_active                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_dc_wb_wr_active~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_dc_wr_data_cnt[0]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_dc_xfer_rd_addr_active                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_dc_xfer_rd_addr_active~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_exc_allowed                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_exc_allowed~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_inst_result[8]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_inst_result[8]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_inst_result[11]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_inst_result[11]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_inst_result[14]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_inst_result[14]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_inst_result[26]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_inst_result[26]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_inst_result[27]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_inst_result[27]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_inst_result[29]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_inst_result[29]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_ld_align_sh16                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_ld_align_sh16~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_mem_baddr[2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_mem_baddr[2]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_mem_baddr[8]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_mem_baddr[8]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_mem_baddr[20]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_mem_baddr[20]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_mem_baddr[25]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_mem_baddr[25]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_mem_byte_en[2]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_mem_byte_en[2]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_regnum_a_cmp_D                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_regnum_a_cmp_D~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_st_data[3]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_st_data[3]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_st_data[26]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_st_data[26]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_st_data[27]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_st_data[27]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_st_data[29]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_st_data[29]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_st_data[31]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_st_data[31]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|D_issue                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|D_issue~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|D_iw[2]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|D_iw[5]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|D_iw[5]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|D_iw[15]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|D_iw[15]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|D_iw[18]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|D_iw[18]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|D_iw[22]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|D_iw[22]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|D_iw[23]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|D_iw[23]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|D_iw[26]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|D_iw[26]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|D_iw_valid                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|D_iw_valid~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|D_pc[1]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|D_pc[1]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|D_pc[7]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|D_pc[7]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|D_pc[9]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|D_pc[9]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|D_pc[11]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|D_pc[11]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|D_pc[15]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|D_pc[15]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_compare_op[1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_compare_op[1]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_dst_regnum[1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_dst_regnum[1]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_iw[4]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_iw[4]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_pc[4]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_pc[4]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_pc[24]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_pc[24]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_regnum_a_cmp_D                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_regnum_a_cmp_D~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src1[14]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src1[15]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_valid_jmp_indirect                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_valid_jmp_indirect~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|F_pc[0]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|F_pc[0]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|F_pc[1]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|F_pc[1]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|F_pc[18]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|F_pc[18]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|F_pc[20]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|F_pc[20]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|F_pc[23]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|F_pc[23]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_alu_result[9]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_alu_result[9]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_alu_result[14]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_alu_result[14]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_br_cond_taken_history[5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_br_cond_taken_history[5]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_ctrl_st_bypass                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_ctrl_st_bypass~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_pc_plus_one[0]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_pc_plus_one[0]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_pc_plus_one[21]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_pc_plus_one[21]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_rot_mask[3]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_rot_mask[3]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_rot_mask[5]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_rot_mask[5]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_st_data[12]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_st_data[12]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_debug_mode                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_debug_mode~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_ipending_reg_irq2                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_ipending_reg_irq2~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|ic_fill_ap_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|ic_fill_tag[2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|ic_fill_tag[2]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|ic_fill_tag[3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|ic_fill_tag[3]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|ic_fill_tag[4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|ic_fill_tag[4]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|ic_fill_tag[5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|ic_fill_tag[5]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|ic_fill_tag[8]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|ic_fill_tag[8]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|read                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|read~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[0]~DUPLICATE                                                                                                                           ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[4]~DUPLICATE                                                                                                                           ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_debug:the_soc_system_cpu_1_cpu_nios2_oci_debug|monitor_ready                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_debug:the_soc_system_cpu_1_cpu_nios2_oci_debug|monitor_ready~DUPLICATE                                                                                                                              ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_ocimem:the_soc_system_cpu_1_cpu_nios2_ocimem|MonAReg[4]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_ocimem:the_soc_system_cpu_1_cpu_nios2_ocimem|MonAReg[4]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_ocimem:the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[2]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_ocimem:the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[2]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_ocimem:the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[20]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_ocimem:the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[20]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|writedata[4]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|writedata[4]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~DUPLICATE                                                                                                                                         ;                  ;                       ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]~DUPLICATE                                                                                                        ;                  ;                       ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rst2~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]~DUPLICATE                                                                                                        ;                  ;                       ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]~DUPLICATE                                                                                                        ;                  ;                       ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]~DUPLICATE                                                                                                        ;                  ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_accelerator_0_as_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_accelerator_0_as_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_receiver_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_receiver_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_2_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_2_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem[0][60]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_port_0_avalon_parallel_port_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_port_0_avalon_parallel_port_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_0_control_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_0_control_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_1_control_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_1_control_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter|last_dest_id[3]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter|last_dest_id[3]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_009|saved_grant[0]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_009|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; soc_system:u0|soc_system_parallel_port_0:parallel_port_2|readdata[5]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_parallel_port_0:parallel_port_2|readdata[5]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_0[6]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_0[6]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_0[11]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_0[11]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_0[15]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_0[15]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_0[26]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_0[26]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_0[31]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_0[31]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_1[5]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_1[5]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_1[7]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_1[7]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_1[11]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_1[11]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_1[15]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_1[15]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_2[1]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_2[1]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_2[2]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_2[2]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_2[5]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_2[5]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_2[11]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_2[11]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_2[13]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_2[13]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_2[17]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_2[17]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_2[21]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_2[21]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_2[22]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_2[22]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_3[1]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_3[1]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_3[3]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_3[3]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_3[11]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_3[11]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_3[17]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|event_counter_3[17]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_0[11]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_0[11]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_0[13]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_0[13]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_0[14]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_0[14]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_0[16]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_0[16]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_0[22]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_0[22]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_0[25]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_0[25]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_0[26]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_0[26]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_0[28]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_0[28]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_0[31]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_0[31]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_0[35]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_0[35]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_0[37]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_0[37]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_0[42]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_0[42]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_0[46]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_0[46]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_0[56]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_0[56]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_1[11]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_1[11]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_1[13]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_1[13]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_1[14]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_1[14]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_1[20]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_1[20]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_1[23]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_1[23]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_1[26]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_1[26]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_1[32]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_1[32]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_1[34]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_1[34]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_1[36]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_1[36]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_1[42]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_1[42]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_1[44]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_1[44]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_1[46]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_1[46]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_2[11]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_2[11]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_2[12]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_2[12]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_2[17]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_2[17]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_2[23]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_2[23]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_2[31]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_2[31]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_2[33]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_2[33]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_2[37]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_2[37]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_2[41]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_2[41]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_2[43]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_2[43]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_2[45]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_2[45]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_2[47]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_2[47]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_2[51]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_2[51]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_2[53]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_2[53]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_2[61]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_2[61]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_2[63]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_2[63]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_3[11]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_3[11]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_3[13]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_3[13]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_3[15]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_3[15]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_3[16]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_3[16]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_3[24]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_3[24]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_3[26]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_3[26]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_3[31]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_3[31]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_3[34]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_3[34]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_3[43]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_3[43]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_3[44]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_3[44]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_3[47]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_3[47]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_3[51]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_3[51]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_3[57]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|time_counter_3[57]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_0[6]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_0[6]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_0[13]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_0[13]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_0[14]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_0[14]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_0[17]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_0[17]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_0[30]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_0[30]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_0[31]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_0[31]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_1[1]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_1[1]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_1[5]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_1[5]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_1[11]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_1[11]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_1[13]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_1[13]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_1[15]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_1[15]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_1[26]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_1[26]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_2[1]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_2[1]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_2[11]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_2[11]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_2[13]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_2[13]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_2[15]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_2[15]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_2[31]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_2[31]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_3[1]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_3[1]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_3[7]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|event_counter_3[7]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_0[13]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_0[13]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_0[14]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_0[14]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_0[33]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_0[33]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_0[37]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_0[37]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_0[38]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_0[38]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_0[42]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_0[42]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_0[47]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_0[47]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_0[57]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_0[57]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_0[61]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_0[61]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_1[15]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_1[15]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_1[17]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_1[17]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_1[42]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_1[42]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_1[45]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_1[45]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_1[47]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_1[47]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_1[51]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_1[51]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_1[53]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_1[53]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_1[61]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_1[61]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_1[63]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_1[63]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_2[11]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_2[11]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_2[13]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_2[13]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_2[15]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_2[15]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_2[23]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_2[23]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_2[25]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_2[25]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_2[26]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_2[26]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_2[33]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_2[33]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_2[35]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_2[35]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_2[37]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_2[37]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_2[41]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_2[41]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_2[45]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_2[45]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_2[51]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_2[51]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_2[62]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_2[62]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_3[2]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_3[2]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_3[11]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_3[11]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_3[15]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_3[15]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_3[17]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_3[17]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_3[20]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_3[20]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_3[21]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_3[21]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_3[23]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_3[23]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_3[27]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_3[27]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_3[31]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_3[31]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_3[33]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_3[33]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_3[46]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_3[46]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_3[51]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_3[51]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_3[61]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_3[61]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_3[63]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|time_counter_3[63]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|active_addr[14]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|active_addr[14]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|i_count[0]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|i_count[0]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|i_state.001                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|i_state.001~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|i_state.010                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|i_state.010~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_count[1]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_count[1]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_state.000000001                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_state.000000001~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_state.000010000                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_state.000010000~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|refresh_counter[11]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|refresh_counter[11]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|refresh_counter[12]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|refresh_counter[12]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|refresh_request                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|refresh_request~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                             ;
+-----------------------------+-------------------------------+--------------+---------------------+---------------------------------+----------------------------+
; Name                        ; Ignored Entity                ; Ignored From ; Ignored To          ; Ignored Value                   ; Ignored Source             ;
+-----------------------------+-------------------------------+--------------+---------------------+---------------------------------+----------------------------+
; Location                    ;                               ;              ; ADC_CS_N            ; PIN_AJ4                         ; QSF Assignment             ;
; Location                    ;                               ;              ; ADC_DIN             ; PIN_AK4                         ; QSF Assignment             ;
; Location                    ;                               ;              ; ADC_DOUT            ; PIN_AK3                         ; QSF Assignment             ;
; Location                    ;                               ;              ; ADC_SCLK            ; PIN_AK2                         ; QSF Assignment             ;
; Location                    ;                               ;              ; CLOCK2_50           ; PIN_AA16                        ; QSF Assignment             ;
; Location                    ;                               ;              ; CLOCK3_50           ; PIN_Y26                         ; QSF Assignment             ;
; Location                    ;                               ;              ; CLOCK4_50           ; PIN_K14                         ; QSF Assignment             ;
; Location                    ;                               ;              ; DRAM_ADDR_0         ; PIN_AK14                        ; QSF Assignment             ;
; Location                    ;                               ;              ; DRAM_ADDR_1         ; PIN_AH14                        ; QSF Assignment             ;
; Location                    ;                               ;              ; DRAM_ADDR_10        ; PIN_AG12                        ; QSF Assignment             ;
; Location                    ;                               ;              ; DRAM_ADDR_11        ; PIN_AH13                        ; QSF Assignment             ;
; Location                    ;                               ;              ; DRAM_ADDR_12        ; PIN_AJ14                        ; QSF Assignment             ;
; Location                    ;                               ;              ; DRAM_ADDR_2         ; PIN_AG15                        ; QSF Assignment             ;
; Location                    ;                               ;              ; DRAM_ADDR_3         ; PIN_AE14                        ; QSF Assignment             ;
; Location                    ;                               ;              ; DRAM_ADDR_4         ; PIN_AB15                        ; QSF Assignment             ;
; Location                    ;                               ;              ; DRAM_ADDR_5         ; PIN_AC14                        ; QSF Assignment             ;
; Location                    ;                               ;              ; DRAM_ADDR_6         ; PIN_AD14                        ; QSF Assignment             ;
; Location                    ;                               ;              ; DRAM_ADDR_7         ; PIN_AF15                        ; QSF Assignment             ;
; Location                    ;                               ;              ; DRAM_ADDR_8         ; PIN_AH15                        ; QSF Assignment             ;
; Location                    ;                               ;              ; DRAM_ADDR_9         ; PIN_AG13                        ; QSF Assignment             ;
; Location                    ;                               ;              ; DRAM_BA_0           ; PIN_AF13                        ; QSF Assignment             ;
; Location                    ;                               ;              ; DRAM_BA_1           ; PIN_AJ12                        ; QSF Assignment             ;
; Location                    ;                               ;              ; DRAM_DQ_0           ; PIN_AK6                         ; QSF Assignment             ;
; Location                    ;                               ;              ; DRAM_DQ_1           ; PIN_AJ7                         ; QSF Assignment             ;
; Location                    ;                               ;              ; DRAM_DQ_10          ; PIN_AJ9                         ; QSF Assignment             ;
; Location                    ;                               ;              ; DRAM_DQ_11          ; PIN_AH9                         ; QSF Assignment             ;
; Location                    ;                               ;              ; DRAM_DQ_12          ; PIN_AH8                         ; QSF Assignment             ;
; Location                    ;                               ;              ; DRAM_DQ_13          ; PIN_AH7                         ; QSF Assignment             ;
; Location                    ;                               ;              ; DRAM_DQ_14          ; PIN_AJ6                         ; QSF Assignment             ;
; Location                    ;                               ;              ; DRAM_DQ_15          ; PIN_AJ5                         ; QSF Assignment             ;
; Location                    ;                               ;              ; DRAM_DQ_2           ; PIN_AK7                         ; QSF Assignment             ;
; Location                    ;                               ;              ; DRAM_DQ_3           ; PIN_AK8                         ; QSF Assignment             ;
; Location                    ;                               ;              ; DRAM_DQ_4           ; PIN_AK9                         ; QSF Assignment             ;
; Location                    ;                               ;              ; DRAM_DQ_5           ; PIN_AG10                        ; QSF Assignment             ;
; Location                    ;                               ;              ; DRAM_DQ_6           ; PIN_AK11                        ; QSF Assignment             ;
; Location                    ;                               ;              ; DRAM_DQ_7           ; PIN_AJ11                        ; QSF Assignment             ;
; Location                    ;                               ;              ; DRAM_DQ_8           ; PIN_AH10                        ; QSF Assignment             ;
; Location                    ;                               ;              ; DRAM_DQ_9           ; PIN_AJ10                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_0_0            ; PIN_AC18                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_0_1            ; PIN_Y17                         ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_0_10           ; PIN_AH18                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_0_11           ; PIN_AH17                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_0_12           ; PIN_AG16                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_0_13           ; PIN_AE16                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_0_14           ; PIN_AF16                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_0_15           ; PIN_AG17                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_0_16           ; PIN_AA18                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_0_17           ; PIN_AA19                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_0_18           ; PIN_AE17                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_0_19           ; PIN_AC20                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_0_2            ; PIN_AD17                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_0_20           ; PIN_AH19                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_0_21           ; PIN_AJ20                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_0_22           ; PIN_AH20                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_0_23           ; PIN_AK21                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_0_24           ; PIN_AD19                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_0_25           ; PIN_AD20                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_0_26           ; PIN_AE18                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_0_27           ; PIN_AE19                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_0_28           ; PIN_AF20                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_0_29           ; PIN_AF21                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_0_3            ; PIN_Y18                         ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_0_30           ; PIN_AF19                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_0_31           ; PIN_AG21                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_0_32           ; PIN_AF18                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_0_33           ; PIN_AG20                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_0_34           ; PIN_AG18                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_0_35           ; PIN_AJ21                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_0_4            ; PIN_AK16                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_0_5            ; PIN_AK18                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_0_6            ; PIN_AK19                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_0_7            ; PIN_AJ19                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_0_8            ; PIN_AJ17                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_0_9            ; PIN_AJ16                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1[0]           ; PIN_AB17                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1[10]          ; PIN_AG26                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1[11]          ; PIN_AH24                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1[12]          ; PIN_AH27                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1[13]          ; PIN_AJ27                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1[14]          ; PIN_AK29                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1[15]          ; PIN_AK28                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1[16]          ; PIN_AK27                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1[17]          ; PIN_AJ26                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1[18]          ; PIN_AK26                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1[19]          ; PIN_AH25                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1[1]           ; PIN_AA21                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1[20]          ; PIN_AJ25                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1[21]          ; PIN_AJ24                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1[22]          ; PIN_AK24                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1[23]          ; PIN_AG23                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1[24]          ; PIN_AK23                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1[25]          ; PIN_AH23                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1[26]          ; PIN_AK22                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1[27]          ; PIN_AJ22                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1[28]          ; PIN_AH22                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1[29]          ; PIN_AG22                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1[2]           ; PIN_AB21                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1[30]          ; PIN_AF24                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1[31]          ; PIN_AF23                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1[32]          ; PIN_AE22                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1[33]          ; PIN_AD21                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1[34]          ; PIN_AA20                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1[35]          ; PIN_AC22                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1[3]           ; PIN_AC23                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1[4]           ; PIN_AD24                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1[5]           ; PIN_AE23                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1[6]           ; PIN_AE24                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1[7]           ; PIN_AF25                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1[8]           ; PIN_AF26                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1[9]           ; PIN_AG25                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1_0            ; PIN_AB17                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1_1            ; PIN_AA21                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1_10           ; PIN_AG26                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1_11           ; PIN_AH24                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1_12           ; PIN_AH27                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1_13           ; PIN_AJ27                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1_14           ; PIN_AK29                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1_15           ; PIN_AK28                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1_16           ; PIN_AK27                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1_17           ; PIN_AJ26                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1_18           ; PIN_AK26                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1_19           ; PIN_AH25                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1_2            ; PIN_AB21                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1_20           ; PIN_AJ25                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1_21           ; PIN_AJ24                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1_22           ; PIN_AK24                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1_23           ; PIN_AG23                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1_24           ; PIN_AK23                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1_25           ; PIN_AH23                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1_26           ; PIN_AK22                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1_27           ; PIN_AJ22                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1_28           ; PIN_AH22                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1_29           ; PIN_AG22                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1_3            ; PIN_AC23                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1_30           ; PIN_AF24                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1_31           ; PIN_AF23                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1_32           ; PIN_AE22                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1_33           ; PIN_AD21                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1_34           ; PIN_AA20                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1_35           ; PIN_AC22                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1_4            ; PIN_AD24                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1_5            ; PIN_AE23                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1_6            ; PIN_AE24                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1_7            ; PIN_AF25                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1_8            ; PIN_AF26                        ; QSF Assignment             ;
; Location                    ;                               ;              ; GPIO_1_9            ; PIN_AG25                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX0_N[0]           ; PIN_AE26                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX0_N[1]           ; PIN_AE27                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX0_N[2]           ; PIN_AE28                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX0_N[3]           ; PIN_AG27                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX0_N[4]           ; PIN_AF28                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX0_N[5]           ; PIN_AG28                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX0_N[6]           ; PIN_AH28                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX0_N_0            ; PIN_AE26                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX0_N_1            ; PIN_AE27                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX0_N_2            ; PIN_AE28                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX0_N_3            ; PIN_AG27                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX0_N_4            ; PIN_AF28                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX0_N_5            ; PIN_AG28                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX0_N_6            ; PIN_AH28                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX1_N[0]           ; PIN_AJ29                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX1_N[1]           ; PIN_AH29                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX1_N[2]           ; PIN_AH30                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX1_N[3]           ; PIN_AG30                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX1_N[4]           ; PIN_AF29                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX1_N[5]           ; PIN_AF30                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX1_N[6]           ; PIN_AD27                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX1_N_0            ; PIN_AJ29                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX1_N_1            ; PIN_AH29                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX1_N_2            ; PIN_AH30                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX1_N_3            ; PIN_AG30                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX1_N_4            ; PIN_AF29                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX1_N_5            ; PIN_AF30                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX1_N_6            ; PIN_AD27                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX2_N[0]           ; PIN_AB23                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX2_N[1]           ; PIN_AE29                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX2_N[2]           ; PIN_AD29                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX2_N[3]           ; PIN_AC28                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX2_N[4]           ; PIN_AD30                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX2_N[5]           ; PIN_AC29                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX2_N[6]           ; PIN_AC30                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX2_N_0            ; PIN_AB23                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX2_N_1            ; PIN_AE29                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX2_N_2            ; PIN_AD29                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX2_N_3            ; PIN_AC28                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX2_N_4            ; PIN_AD30                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX2_N_5            ; PIN_AC29                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX2_N_6            ; PIN_AC30                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX3_N[0]           ; PIN_AD26                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX3_N[1]           ; PIN_AC27                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX3_N[2]           ; PIN_AD25                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX3_N[3]           ; PIN_AC25                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX3_N[4]           ; PIN_AB28                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX3_N[5]           ; PIN_AB25                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX3_N[6]           ; PIN_AB22                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX3_N_0            ; PIN_AD26                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX3_N_1            ; PIN_AC27                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX3_N_2            ; PIN_AD25                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX3_N_3            ; PIN_AC25                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX3_N_4            ; PIN_AB28                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX3_N_5            ; PIN_AB25                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX3_N_6            ; PIN_AB22                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX4_N[0]           ; PIN_AA24                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX4_N[1]           ; PIN_Y23                         ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX4_N[2]           ; PIN_Y24                         ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX4_N[3]           ; PIN_W22                         ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX4_N[4]           ; PIN_W24                         ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX4_N[5]           ; PIN_V23                         ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX4_N[6]           ; PIN_W25                         ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX4_N_0            ; PIN_AA24                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX4_N_1            ; PIN_Y23                         ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX4_N_2            ; PIN_Y24                         ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX4_N_3            ; PIN_W22                         ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX4_N_4            ; PIN_W24                         ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX4_N_5            ; PIN_V23                         ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX4_N_6            ; PIN_W25                         ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX5_N[0]           ; PIN_V25                         ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX5_N[1]           ; PIN_AA28                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX5_N[2]           ; PIN_Y27                         ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX5_N[3]           ; PIN_AB27                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX5_N[4]           ; PIN_AB26                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX5_N[5]           ; PIN_AA26                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX5_N[6]           ; PIN_AA25                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX5_N_0            ; PIN_V25                         ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX5_N_1            ; PIN_AA28                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX5_N_2            ; PIN_Y27                         ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX5_N_3            ; PIN_AB27                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX5_N_4            ; PIN_AB26                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX5_N_5            ; PIN_AA26                        ; QSF Assignment             ;
; Location                    ;                               ;              ; HEX5_N_6            ; PIN_AA25                        ; QSF Assignment             ;
; Location                    ;                               ;              ; IRDA_RXD            ; PIN_AA30                        ; QSF Assignment             ;
; Location                    ;                               ;              ; IRDA_TXD            ; PIN_AB30                        ; QSF Assignment             ;
; Location                    ;                               ;              ; KEY_N_0             ; PIN_AA14                        ; QSF Assignment             ;
; Location                    ;                               ;              ; KEY_N_1             ; PIN_AA15                        ; QSF Assignment             ;
; Location                    ;                               ;              ; KEY_N_2             ; PIN_W15                         ; QSF Assignment             ;
; Location                    ;                               ;              ; KEY_N_3             ; PIN_Y16                         ; QSF Assignment             ;
; Location                    ;                               ;              ; LEDR_0              ; PIN_V16                         ; QSF Assignment             ;
; Location                    ;                               ;              ; LEDR_1              ; PIN_W16                         ; QSF Assignment             ;
; Location                    ;                               ;              ; LEDR_2              ; PIN_V17                         ; QSF Assignment             ;
; Location                    ;                               ;              ; LEDR_3              ; PIN_V18                         ; QSF Assignment             ;
; Location                    ;                               ;              ; LEDR_4              ; PIN_W17                         ; QSF Assignment             ;
; Location                    ;                               ;              ; LEDR_5              ; PIN_W19                         ; QSF Assignment             ;
; Location                    ;                               ;              ; LEDR_6              ; PIN_Y19                         ; QSF Assignment             ;
; Location                    ;                               ;              ; LEDR_7              ; PIN_W20                         ; QSF Assignment             ;
; Location                    ;                               ;              ; LEDR_8              ; PIN_W21                         ; QSF Assignment             ;
; Location                    ;                               ;              ; LEDR_9              ; PIN_Y21                         ; QSF Assignment             ;
; Location                    ;                               ;              ; PS2_CLK             ; PIN_AD7                         ; QSF Assignment             ;
; Location                    ;                               ;              ; PS2_CLK2            ; PIN_AD9                         ; QSF Assignment             ;
; Location                    ;                               ;              ; PS2_DAT             ; PIN_AE7                         ; QSF Assignment             ;
; Location                    ;                               ;              ; PS2_DAT2            ; PIN_AE9                         ; QSF Assignment             ;
; Location                    ;                               ;              ; SW_0                ; PIN_AB12                        ; QSF Assignment             ;
; Location                    ;                               ;              ; SW_1                ; PIN_AC12                        ; QSF Assignment             ;
; Location                    ;                               ;              ; SW_2                ; PIN_AF9                         ; QSF Assignment             ;
; Location                    ;                               ;              ; SW_3                ; PIN_AF10                        ; QSF Assignment             ;
; Location                    ;                               ;              ; SW_4                ; PIN_AD11                        ; QSF Assignment             ;
; Location                    ;                               ;              ; SW_5                ; PIN_AD12                        ; QSF Assignment             ;
; Location                    ;                               ;              ; SW_6                ; PIN_AE11                        ; QSF Assignment             ;
; Location                    ;                               ;              ; SW_7                ; PIN_AC9                         ; QSF Assignment             ;
; Location                    ;                               ;              ; SW_8                ; PIN_AD10                        ; QSF Assignment             ;
; Location                    ;                               ;              ; SW_9                ; PIN_AE12                        ; QSF Assignment             ;
; Location                    ;                               ;              ; TD_CLK27            ; PIN_H15                         ; QSF Assignment             ;
; Location                    ;                               ;              ; TD_DATA[0]          ; PIN_D2                          ; QSF Assignment             ;
; Location                    ;                               ;              ; TD_DATA[1]          ; PIN_B1                          ; QSF Assignment             ;
; Location                    ;                               ;              ; TD_DATA[2]          ; PIN_E2                          ; QSF Assignment             ;
; Location                    ;                               ;              ; TD_DATA[3]          ; PIN_B2                          ; QSF Assignment             ;
; Location                    ;                               ;              ; TD_DATA[4]          ; PIN_D1                          ; QSF Assignment             ;
; Location                    ;                               ;              ; TD_DATA[5]          ; PIN_E1                          ; QSF Assignment             ;
; Location                    ;                               ;              ; TD_DATA[6]          ; PIN_C2                          ; QSF Assignment             ;
; Location                    ;                               ;              ; TD_DATA[7]          ; PIN_B3                          ; QSF Assignment             ;
; Location                    ;                               ;              ; TD_DATA_0           ; PIN_D2                          ; QSF Assignment             ;
; Location                    ;                               ;              ; TD_DATA_1           ; PIN_B1                          ; QSF Assignment             ;
; Location                    ;                               ;              ; TD_DATA_2           ; PIN_E2                          ; QSF Assignment             ;
; Location                    ;                               ;              ; TD_DATA_3           ; PIN_B2                          ; QSF Assignment             ;
; Location                    ;                               ;              ; TD_DATA_4           ; PIN_D1                          ; QSF Assignment             ;
; Location                    ;                               ;              ; TD_DATA_5           ; PIN_E1                          ; QSF Assignment             ;
; Location                    ;                               ;              ; TD_DATA_6           ; PIN_C2                          ; QSF Assignment             ;
; Location                    ;                               ;              ; TD_DATA_7           ; PIN_B3                          ; QSF Assignment             ;
; Location                    ;                               ;              ; TD_HS               ; PIN_A5                          ; QSF Assignment             ;
; Location                    ;                               ;              ; TD_RESET_N          ; PIN_F6                          ; QSF Assignment             ;
; Location                    ;                               ;              ; TD_VS               ; PIN_A3                          ; QSF Assignment             ;
; Location                    ;                               ;              ; VGA_BLANK_N         ; PIN_F10                         ; QSF Assignment             ;
; Location                    ;                               ;              ; VGA_B[0]            ; PIN_B13                         ; QSF Assignment             ;
; Location                    ;                               ;              ; VGA_B[1]            ; PIN_G13                         ; QSF Assignment             ;
; Location                    ;                               ;              ; VGA_B[2]            ; PIN_H13                         ; QSF Assignment             ;
; Location                    ;                               ;              ; VGA_B[3]            ; PIN_F14                         ; QSF Assignment             ;
; Location                    ;                               ;              ; VGA_B[4]            ; PIN_H14                         ; QSF Assignment             ;
; Location                    ;                               ;              ; VGA_B[5]            ; PIN_F15                         ; QSF Assignment             ;
; Location                    ;                               ;              ; VGA_B[6]            ; PIN_G15                         ; QSF Assignment             ;
; Location                    ;                               ;              ; VGA_B[7]            ; PIN_J14                         ; QSF Assignment             ;
; Location                    ;                               ;              ; VGA_B_0             ; PIN_B13                         ; QSF Assignment             ;
; Location                    ;                               ;              ; VGA_B_1             ; PIN_G13                         ; QSF Assignment             ;
; Location                    ;                               ;              ; VGA_B_2             ; PIN_H13                         ; QSF Assignment             ;
; Location                    ;                               ;              ; VGA_B_3             ; PIN_F14                         ; QSF Assignment             ;
; Location                    ;                               ;              ; VGA_B_4             ; PIN_H14                         ; QSF Assignment             ;
; Location                    ;                               ;              ; VGA_B_5             ; PIN_F15                         ; QSF Assignment             ;
; Location                    ;                               ;              ; VGA_B_6             ; PIN_G15                         ; QSF Assignment             ;
; Location                    ;                               ;              ; VGA_B_7             ; PIN_J14                         ; QSF Assignment             ;
; Location                    ;                               ;              ; VGA_CLK             ; PIN_A11                         ; QSF Assignment             ;
; Location                    ;                               ;              ; VGA_G[0]            ; PIN_J9                          ; QSF Assignment             ;
; Location                    ;                               ;              ; VGA_G[1]            ; PIN_J10                         ; QSF Assignment             ;
; Location                    ;                               ;              ; VGA_G[2]            ; PIN_H12                         ; QSF Assignment             ;
; Location                    ;                               ;              ; VGA_G[3]            ; PIN_G10                         ; QSF Assignment             ;
; Location                    ;                               ;              ; VGA_G[4]            ; PIN_G11                         ; QSF Assignment             ;
; Location                    ;                               ;              ; VGA_G[5]            ; PIN_G12                         ; QSF Assignment             ;
; Location                    ;                               ;              ; VGA_G[6]            ; PIN_F11                         ; QSF Assignment             ;
; Location                    ;                               ;              ; VGA_G[7]            ; PIN_E11                         ; QSF Assignment             ;
; Location                    ;                               ;              ; VGA_G_0             ; PIN_J9                          ; QSF Assignment             ;
; Location                    ;                               ;              ; VGA_G_1             ; PIN_J10                         ; QSF Assignment             ;
; Location                    ;                               ;              ; VGA_G_2             ; PIN_H12                         ; QSF Assignment             ;
; Location                    ;                               ;              ; VGA_G_3             ; PIN_G10                         ; QSF Assignment             ;
; Location                    ;                               ;              ; VGA_G_4             ; PIN_G11                         ; QSF Assignment             ;
; Location                    ;                               ;              ; VGA_G_5             ; PIN_G12                         ; QSF Assignment             ;
; Location                    ;                               ;              ; VGA_G_6             ; PIN_F11                         ; QSF Assignment             ;
; Location                    ;                               ;              ; VGA_G_7             ; PIN_E11                         ; QSF Assignment             ;
; Location                    ;                               ;              ; VGA_HS              ; PIN_B11                         ; QSF Assignment             ;
; Location                    ;                               ;              ; VGA_R[0]            ; PIN_A13                         ; QSF Assignment             ;
; Location                    ;                               ;              ; VGA_R[1]            ; PIN_C13                         ; QSF Assignment             ;
; Location                    ;                               ;              ; VGA_R[2]            ; PIN_E13                         ; QSF Assignment             ;
; Location                    ;                               ;              ; VGA_R[3]            ; PIN_B12                         ; QSF Assignment             ;
; Location                    ;                               ;              ; VGA_R[4]            ; PIN_C12                         ; QSF Assignment             ;
; Location                    ;                               ;              ; VGA_R[5]            ; PIN_D12                         ; QSF Assignment             ;
; Location                    ;                               ;              ; VGA_R[6]            ; PIN_E12                         ; QSF Assignment             ;
; Location                    ;                               ;              ; VGA_R[7]            ; PIN_F13                         ; QSF Assignment             ;
; Location                    ;                               ;              ; VGA_R_0             ; PIN_A13                         ; QSF Assignment             ;
; Location                    ;                               ;              ; VGA_R_1             ; PIN_C13                         ; QSF Assignment             ;
; Location                    ;                               ;              ; VGA_R_2             ; PIN_E13                         ; QSF Assignment             ;
; Location                    ;                               ;              ; VGA_R_3             ; PIN_B12                         ; QSF Assignment             ;
; Location                    ;                               ;              ; VGA_R_4             ; PIN_C12                         ; QSF Assignment             ;
; Location                    ;                               ;              ; VGA_R_5             ; PIN_D12                         ; QSF Assignment             ;
; Location                    ;                               ;              ; VGA_R_6             ; PIN_E12                         ; QSF Assignment             ;
; Location                    ;                               ;              ; VGA_R_7             ; PIN_F13                         ; QSF Assignment             ;
; Location                    ;                               ;              ; VGA_SYNC_N          ; PIN_C10                         ; QSF Assignment             ;
; Location                    ;                               ;              ; VGA_VS              ; PIN_D11                         ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; ADC_CS_N            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; ADC_DIN             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; ADC_DOUT            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; ADC_SCLK            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; CLOCK2_50           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; CLOCK3_50           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; CLOCK4_50           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; DRAM_ADDR_0         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; DRAM_ADDR_1         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; DRAM_ADDR_10        ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; DRAM_ADDR_11        ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; DRAM_ADDR_12        ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; DRAM_ADDR_2         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; DRAM_ADDR_3         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; DRAM_ADDR_4         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; DRAM_ADDR_5         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; DRAM_ADDR_6         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; DRAM_ADDR_7         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; DRAM_ADDR_8         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; DRAM_ADDR_9         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; DRAM_BA_0           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; DRAM_BA_1           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; DRAM_DQ_0           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; DRAM_DQ_1           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; DRAM_DQ_10          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; DRAM_DQ_11          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; DRAM_DQ_12          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; DRAM_DQ_13          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; DRAM_DQ_14          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; DRAM_DQ_15          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; DRAM_DQ_2           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; DRAM_DQ_3           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; DRAM_DQ_4           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; DRAM_DQ_5           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; DRAM_DQ_6           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; DRAM_DQ_7           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; DRAM_DQ_8           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; DRAM_DQ_9           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_0_0            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_0_1            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_0_10           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_0_11           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_0_12           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_0_13           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_0_14           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_0_15           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_0_16           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_0_17           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_0_18           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_0_19           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_0_2            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_0_20           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_0_21           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_0_22           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_0_23           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_0_24           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_0_25           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_0_26           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_0_27           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_0_28           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_0_29           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_0_3            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_0_30           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_0_31           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_0_32           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_0_33           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_0_34           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_0_35           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_0_4            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_0_5            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_0_6            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_0_7            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_0_8            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_0_9            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1[0]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1[10]          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1[11]          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1[12]          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1[13]          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1[14]          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1[15]          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1[16]          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1[17]          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1[18]          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1[19]          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1[1]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1[20]          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1[21]          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1[22]          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1[23]          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1[24]          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1[25]          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1[26]          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1[27]          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1[28]          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1[29]          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1[2]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1[30]          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1[31]          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1[32]          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1[33]          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1[34]          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1[35]          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1[3]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1[4]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1[5]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1[6]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1[7]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1[8]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1[9]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1_0            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1_1            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1_10           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1_11           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1_12           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1_13           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1_14           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1_15           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1_16           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1_17           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1_18           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1_19           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1_2            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1_20           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1_21           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1_22           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1_23           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1_24           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1_25           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1_26           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1_27           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1_28           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1_29           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1_3            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1_30           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1_31           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1_32           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1_33           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1_34           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1_35           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1_4            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1_5            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1_6            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1_7            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1_8            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; GPIO_1_9            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX0_N[0]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX0_N[1]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX0_N[2]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX0_N[3]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX0_N[4]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX0_N[5]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX0_N[6]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX0_N_0            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX0_N_1            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX0_N_2            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX0_N_3            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX0_N_4            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX0_N_5            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX0_N_6            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX1_N[0]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX1_N[1]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX1_N[2]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX1_N[3]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX1_N[4]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX1_N[5]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX1_N[6]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX1_N_0            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX1_N_1            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX1_N_2            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX1_N_3            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX1_N_4            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX1_N_5            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX1_N_6            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX2_N[0]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX2_N[1]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX2_N[2]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX2_N[3]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX2_N[4]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX2_N[5]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX2_N[6]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX2_N_0            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX2_N_1            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX2_N_2            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX2_N_3            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX2_N_4            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX2_N_5            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX2_N_6            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX3_N[0]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX3_N[1]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX3_N[2]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX3_N[3]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX3_N[4]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX3_N[5]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX3_N[6]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX3_N_0            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX3_N_1            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX3_N_2            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX3_N_3            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX3_N_4            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX3_N_5            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX3_N_6            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX4_N[0]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX4_N[1]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX4_N[2]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX4_N[3]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX4_N[4]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX4_N[5]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX4_N[6]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX4_N_0            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX4_N_1            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX4_N_2            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX4_N_3            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX4_N_4            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX4_N_5            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX4_N_6            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX5_N[0]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX5_N[1]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX5_N[2]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX5_N[3]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX5_N[4]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX5_N[5]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX5_N[6]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX5_N_0            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX5_N_1            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX5_N_2            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX5_N_3            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX5_N_4            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX5_N_5            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HEX5_N_6            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_CONV_USB_N      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_ADDR[0]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_ADDR[10]   ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_ADDR[11]   ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_ADDR[12]   ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_ADDR[13]   ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_ADDR[14]   ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_ADDR[1]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_ADDR[2]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_ADDR[3]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_ADDR[4]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_ADDR[5]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_ADDR[6]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_ADDR[7]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_ADDR[8]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_ADDR[9]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_ADDR_0     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_ADDR_1     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_ADDR_10    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_ADDR_11    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_ADDR_12    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_ADDR_13    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_ADDR_14    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_ADDR_2     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_ADDR_3     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_ADDR_4     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_ADDR_5     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_ADDR_6     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_ADDR_7     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_ADDR_8     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_ADDR_9     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_BA[0]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_BA[1]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_BA[2]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_BA_0       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_BA_1       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_BA_2       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_CAS_N      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_CKE        ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_CK_N       ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_CK_P       ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_CS_N       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DM[0]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DM[1]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DM[2]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DM[3]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DM_0       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DM_1       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DM_2       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DM_3       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQS_N[0]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQS_N[1]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQS_N[2]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQS_N[3]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQS_N_0    ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQS_N_1    ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQS_N_2    ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQS_N_3    ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQS_P[0]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQS_P[1]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQS_P[2]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQS_P[3]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQS_P_0    ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQS_P_1    ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQS_P_2    ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQS_P_3    ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ[0]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ[10]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ[11]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ[12]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ[13]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ[14]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ[15]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ[16]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ[17]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ[18]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ[19]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ[1]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ[20]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ[21]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ[22]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ[23]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ[24]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ[25]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ[26]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ[27]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ[28]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ[29]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ[2]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ[30]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ[31]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ[3]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ[4]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ[5]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ[6]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ[7]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ[8]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ[9]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ_0       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ_1       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ_10      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ_11      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ_12      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ_13      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ_14      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ_15      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ_16      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ_17      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ_18      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ_19      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ_2       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ_20      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ_21      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ_22      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ_23      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ_24      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ_25      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ_26      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ_27      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ_28      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ_29      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ_3       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ_30      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ_31      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ_4       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ_5       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ_6       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ_7       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ_8       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_DQ_9       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_ODT        ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_RAS_N      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_RESET_N    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_RZQ        ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_DDR3_WE_N       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_ENET_GTX_CLK    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_ENET_INT_N      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_ENET_MDC        ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_ENET_MDIO       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_ENET_RX_CLK     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_ENET_RX_DATA[0] ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_ENET_RX_DATA[1] ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_ENET_RX_DATA[2] ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_ENET_RX_DATA[3] ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_ENET_RX_DATA_0  ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_ENET_RX_DATA_1  ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_ENET_RX_DATA_2  ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_ENET_RX_DATA_3  ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_ENET_RX_DV      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_ENET_TX_DATA[0] ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_ENET_TX_DATA[1] ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_ENET_TX_DATA[2] ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_ENET_TX_DATA[3] ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_ENET_TX_DATA_0  ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_ENET_TX_DATA_1  ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_ENET_TX_DATA_2  ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_ENET_TX_DATA_3  ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_ENET_TX_EN      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_FLASH_DATA[0]   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_FLASH_DATA[1]   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_FLASH_DATA[2]   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_FLASH_DATA[3]   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_FLASH_DATA_0    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_FLASH_DATA_1    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_FLASH_DATA_2    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_FLASH_DATA_3    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_FLASH_DCLK      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_FLASH_NCSO      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_GSENSOR_INT     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_I2C1_SCLK       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_I2C1_SDAT       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_I2C2_SCLK       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_I2C2_SDAT       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_I2C_CONTROL     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_KEY_N           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_LED             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_LTC_GPIO        ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_SD_CLK          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_SD_CMD          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_SD_DATA[0]      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_SD_DATA[1]      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_SD_DATA[2]      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_SD_DATA[3]      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_SD_DATA_0       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_SD_DATA_1       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_SD_DATA_2       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_SD_DATA_3       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_SPIM_CLK        ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_SPIM_MISO       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_SPIM_MOSI       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_SPIM_SS         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_UART_RX         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_UART_TX         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_USB_CLKOUT      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_USB_DATA[0]     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_USB_DATA[1]     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_USB_DATA[2]     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_USB_DATA[3]     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_USB_DATA[4]     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_USB_DATA[5]     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_USB_DATA[6]     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_USB_DATA[7]     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_USB_DATA_0      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_USB_DATA_1      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_USB_DATA_2      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_USB_DATA_3      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_USB_DATA_4      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_USB_DATA_5      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_USB_DATA_6      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_USB_DATA_7      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_USB_DIR         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_USB_NXT         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; HPS_USB_STP         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; IRDA_RXD            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; IRDA_TXD            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; KEY_N_0             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; KEY_N_1             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; KEY_N_2             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; KEY_N_3             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; LEDR_0              ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; LEDR_1              ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; LEDR_2              ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; LEDR_3              ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; LEDR_4              ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; LEDR_5              ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; LEDR_6              ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; LEDR_7              ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; LEDR_8              ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; LEDR_9              ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; PS2_CLK             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; PS2_CLK2            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; PS2_DAT             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; PS2_DAT2            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; SW_0                ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; SW_1                ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; SW_2                ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; SW_3                ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; SW_4                ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; SW_5                ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; SW_6                ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; SW_7                ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; SW_8                ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; SW_9                ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; TD_CLK27            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; TD_DATA[0]          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; TD_DATA[1]          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; TD_DATA[2]          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; TD_DATA[3]          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; TD_DATA[4]          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; TD_DATA[5]          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; TD_DATA[6]          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; TD_DATA[7]          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; TD_DATA_0           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; TD_DATA_1           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; TD_DATA_2           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; TD_DATA_3           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; TD_DATA_4           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; TD_DATA_5           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; TD_DATA_6           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; TD_DATA_7           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; TD_HS               ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; TD_RESET_N          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; TD_VS               ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; VGA_BLANK_N         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; VGA_B[0]            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; VGA_B[1]            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; VGA_B[2]            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; VGA_B[3]            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; VGA_B[4]            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; VGA_B[5]            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; VGA_B[6]            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; VGA_B[7]            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; VGA_B_0             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; VGA_B_1             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; VGA_B_2             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; VGA_B_3             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; VGA_B_4             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; VGA_B_5             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; VGA_B_6             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; VGA_B_7             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; VGA_CLK             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; VGA_G[0]            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; VGA_G[1]            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; VGA_G[2]            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; VGA_G[3]            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; VGA_G[4]            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; VGA_G[5]            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; VGA_G[6]            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; VGA_G[7]            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; VGA_G_0             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; VGA_G_1             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; VGA_G_2             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; VGA_G_3             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; VGA_G_4             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; VGA_G_5             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; VGA_G_6             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; VGA_G_7             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; VGA_HS              ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; VGA_R[0]            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; VGA_R[1]            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; VGA_R[2]            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; VGA_R[3]            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; VGA_R[4]            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; VGA_R[5]            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; VGA_R[6]            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; VGA_R[7]            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; VGA_R_0             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; VGA_R_1             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; VGA_R_2             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; VGA_R_3             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; VGA_R_4             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; VGA_R_5             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; VGA_R_6             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; VGA_R_7             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; VGA_SYNC_N          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level             ;              ; VGA_VS              ; 3.3-V LVTTL                     ; QSF Assignment             ;
; Fast Input Register         ; soc_system_sdram_controller_2 ;              ; za_data[0]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram_controller_2 ;              ; za_data[10]~reg0    ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram_controller_2 ;              ; za_data[11]~reg0    ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram_controller_2 ;              ; za_data[12]~reg0    ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram_controller_2 ;              ; za_data[13]~reg0    ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram_controller_2 ;              ; za_data[14]~reg0    ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram_controller_2 ;              ; za_data[15]~reg0    ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram_controller_2 ;              ; za_data[1]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram_controller_2 ;              ; za_data[2]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram_controller_2 ;              ; za_data[3]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram_controller_2 ;              ; za_data[4]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram_controller_2 ;              ; za_data[5]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram_controller_2 ;              ; za_data[6]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram_controller_2 ;              ; za_data[7]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram_controller_2 ;              ; za_data[8]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram_controller_2 ;              ; za_data[9]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram_controller_2 ;              ; m_data[0]           ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram_controller_2 ;              ; m_data[10]          ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram_controller_2 ;              ; m_data[11]          ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram_controller_2 ;              ; m_data[12]          ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram_controller_2 ;              ; m_data[13]          ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram_controller_2 ;              ; m_data[14]          ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram_controller_2 ;              ; m_data[15]          ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram_controller_2 ;              ; m_data[1]           ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram_controller_2 ;              ; m_data[2]           ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram_controller_2 ;              ; m_data[3]           ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram_controller_2 ;              ; m_data[4]           ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram_controller_2 ;              ; m_data[5]           ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram_controller_2 ;              ; m_data[6]           ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram_controller_2 ;              ; m_data[7]           ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram_controller_2 ;              ; m_data[8]           ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram_controller_2 ;              ; m_data[9]           ; ON                              ; Compiler or HDL Assignment ;
+-----------------------------+-------------------------------+--------------+---------------------+---------------------------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 16466 ) ; 0.00 % ( 0 / 16466 )       ; 0.00 % ( 0 / 16466 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 16466 ) ; 0.00 % ( 0 / 16466 )       ; 0.00 % ( 0 / 16466 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; pzdyqx:nabboc                  ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; pzdyqx:nabboc                  ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 15465 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; pzdyqx:nabboc                  ; 0.00 % ( 0 / 166 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 287 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 515 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 33 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/RTES/miniproject_2/hw/quartus/output_files/lab3_MultiProcessors.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 4,848 / 32,070        ; 15 %  ;
; ALMs needed [=A-B+C]                                        ; 4,848                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 5,821 / 32,070        ; 18 %  ;
;         [a] ALMs used for LUT logic and registers           ; 2,357                 ;       ;
;         [b] ALMs used for LUT logic                         ; 2,127                 ;       ;
;         [c] ALMs used for registers                         ; 1,337                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1,063 / 32,070        ; 3 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 90 / 32,070           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 1                     ;       ;
;         [c] Due to LAB input limits                         ; 89                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 818 / 3,207           ; 26 %  ;
;     -- Logic LABs                                           ; 818                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 7,589                 ;       ;
;     -- 7 input functions                                    ; 46                    ;       ;
;     -- 6 input functions                                    ; 1,549                 ;       ;
;     -- 5 input functions                                    ; 1,343                 ;       ;
;     -- 4 input functions                                    ; 1,562                 ;       ;
;     -- <=3 input functions                                  ; 3,089                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 1,425                 ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 7,988                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 7,387 / 64,140        ; 12 %  ;
;         -- Secondary logic registers                        ; 601 / 64,140          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 7,531                 ;       ;
;         -- Routing optimization registers                   ; 457                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 108 / 457             ; 24 %  ;
;     -- Clock pins                                           ; 3 / 8                 ; 38 %  ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
; I/O registers                                               ; 69                    ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 292 / 397             ; 74 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 2,244,608 / 4,065,280 ; 55 %  ;
; Total block memory implementation bits                      ; 2,990,080 / 4,065,280 ; 74 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 6 / 87                ; 7 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 2 / 6                 ; 33 %  ;
; Global signals                                              ; 7                     ;       ;
;     -- Global clocks                                        ; 6 / 16                ; 38 %  ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 6.5% / 6.7% / 6.0%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 30.3% / 31.0% / 28.0% ;       ;
; Maximum fan-out                                             ; 6913                  ;       ;
; Highest non-global fan-out                                  ; 1508                  ;       ;
; Total fan-out                                               ; 69523                 ;       ;
; Average fan-out                                             ; 3.94                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                                          ;
+-------------------------------------------------------------+-----------------------+----------------------+-----------------------+--------------------------------+--------------------------------+
; Statistic                                                   ; Top                   ; pzdyqx:nabboc        ; sld_hub:auto_hub      ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+----------------------+-----------------------+--------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 4522 / 32070 ( 14 % ) ; 61 / 32070 ( < 1 % ) ; 111 / 32070 ( < 1 % ) ; 155 / 32070 ( < 1 % )          ; 0 / 32070 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 4522                  ; 61                   ; 111                   ; 155                            ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 5433 / 32070 ( 17 % ) ; 74 / 32070 ( < 1 % ) ; 120 / 32070 ( < 1 % ) ; 197 / 32070 ( < 1 % )          ; 0 / 32070 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 2239                  ; 17                   ; 39                    ; 63                             ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 1980                  ; 37                   ; 56                    ; 55                             ; 0                              ;
;         [c] ALMs used for registers                         ; 1214                  ; 20                   ; 25                    ; 79                             ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                    ; 0                     ; 0                              ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1000 / 32070 ( 3 % )  ; 13 / 32070 ( < 1 % ) ; 10 / 32070 ( < 1 % )  ; 42 / 32070 ( < 1 % )           ; 0 / 32070 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 89 / 32070 ( < 1 % )  ; 0 / 32070 ( 0 % )    ; 1 / 32070 ( < 1 % )   ; 0 / 32070 ( 0 % )              ; 0 / 32070 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                    ; 0                     ; 0                              ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ; 0                    ; 1                     ; 0                              ; 0                              ;
;         [c] Due to LAB input limits                         ; 89                    ; 0                    ; 0                     ; 0                              ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                    ; 0                     ; 0                              ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                  ; Low                   ; Low                            ; Low                            ;
;                                                             ;                       ;                      ;                       ;                                ;                                ;
; Total LABs:  partially or completely used                   ; 764 / 3207 ( 24 % )   ; 16 / 3207 ( < 1 % )  ; 19 / 3207 ( < 1 % )   ; 26 / 3207 ( < 1 % )            ; 0 / 3207 ( 0 % )               ;
;     -- Logic LABs                                           ; 764                   ; 16                   ; 19                    ; 26                             ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                    ; 0                     ; 0                              ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;                                ;
; Combinational ALUT usage for logic                          ; 7126                  ; 94                   ; 160                   ; 209                            ; 0                              ;
;     -- 7 input functions                                    ; 42                    ; 3                    ; 1                     ; 0                              ; 0                              ;
;     -- 6 input functions                                    ; 1437                  ; 13                   ; 42                    ; 57                             ; 0                              ;
;     -- 5 input functions                                    ; 1270                  ; 15                   ; 31                    ; 27                             ; 0                              ;
;     -- 4 input functions                                    ; 1501                  ; 18                   ; 20                    ; 23                             ; 0                              ;
;     -- <=3 input functions                                  ; 2876                  ; 45                   ; 66                    ; 102                            ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 1248                  ; 34                   ; 32                    ; 111                            ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                    ; 0                     ; 0                              ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                    ; 0                     ; 0                              ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                    ; 0                     ; 0                              ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                    ; 0                     ; 0                              ; 0                              ;
;     -- By type:                                             ;                       ;                      ;                       ;                                ;                                ;
;         -- Primary logic registers                          ; 6904 / 64140 ( 11 % ) ; 72 / 64140 ( < 1 % ) ; 127 / 64140 ( < 1 % ) ; 284 / 64140 ( < 1 % )          ; 0 / 64140 ( 0 % )              ;
;         -- Secondary logic registers                        ; 560 / 64140 ( < 1 % ) ; 8 / 64140 ( < 1 % )  ; 9 / 64140 ( < 1 % )   ; 24 / 64140 ( < 1 % )           ; 0 / 64140 ( 0 % )              ;
;     -- By function:                                         ;                       ;                      ;                       ;                                ;                                ;
;         -- Design implementation registers                  ; 7027                  ; 72                   ; 127                   ; 305                            ; 0                              ;
;         -- Routing optimization registers                   ; 437                   ; 8                    ; 9                     ; 3                              ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;                                ;
;                                                             ;                       ;                      ;                       ;                                ;                                ;
; Virtual pins                                                ; 0                     ; 0                    ; 0                     ; 0                              ; 0                              ;
; I/O pins                                                    ; 104                   ; 0                    ; 0                     ; 0                              ; 4                              ;
; I/O registers                                               ; 69                    ; 0                    ; 0                     ; 0                              ; 0                              ;
; Total block memory bits                                     ; 2244224               ; 0                    ; 0                     ; 384                            ; 0                              ;
; Total block memory implementation bits                      ; 2979840               ; 0                    ; 0                     ; 10240                          ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 291 / 397 ( 73 % )    ; 0 / 397 ( 0 % )      ; 0 / 397 ( 0 % )       ; 1 / 397 ( < 1 % )              ; 0 / 397 ( 0 % )                ;
; DSP block                                                   ; 6 / 87 ( 6 % )        ; 0 / 87 ( 0 % )       ; 0 / 87 ( 0 % )        ; 0 / 87 ( 0 % )                 ; 0 / 87 ( 0 % )                 ;
; Clock enable block                                          ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )      ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )                ; 6 / 116 ( 5 % )                ;
; Double data rate I/O input circuitry                        ; 16 / 400 ( 4 % )      ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 37 / 400 ( 9 % )      ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 16 / 425 ( 3 % )      ; 0 / 425 ( 0 % )      ; 0 / 425 ( 0 % )       ; 0 / 425 ( 0 % )                ; 0 / 425 ( 0 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                  ; 2 / 6 ( 33 % )                 ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )       ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )                 ; 4 / 54 ( 7 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                  ; 2 / 6 ( 33 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                  ; 2 / 6 ( 33 % )                 ;
;                                                             ;                       ;                      ;                       ;                                ;                                ;
; Connections                                                 ;                       ;                      ;                       ;                                ;                                ;
;     -- Input Connections                                    ; 8351                  ; 65                   ; 234                   ; 561                            ; 2                              ;
;     -- Registered Input Connections                         ; 7655                  ; 30                   ; 145                   ; 331                            ; 0                              ;
;     -- Output Connections                                   ; 82                    ; 8                    ; 668                   ; 35                             ; 8420                           ;
;     -- Registered Output Connections                        ; 16                    ; 6                    ; 668                   ; 0                              ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;                                ;
; Internal Connections                                        ;                       ;                      ;                       ;                                ;                                ;
;     -- Total Connections                                    ; 69822                 ; 590                  ; 1872                  ; 2113                           ; 8529                           ;
;     -- Registered Connections                               ; 34095                 ; 355                  ; 1459                  ; 1049                           ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;                                ;
; External Connections                                        ;                       ;                      ;                       ;                                ;                                ;
;     -- Top                                                  ; 112                   ; 2                    ; 432                   ; 4                              ; 7883                           ;
;     -- pzdyqx:nabboc                                        ; 2                     ; 0                    ; 39                    ; 0                              ; 32                             ;
;     -- sld_hub:auto_hub                                     ; 432                   ; 39                   ; 32                    ; 210                            ; 189                            ;
;     -- sld_signaltap:auto_signaltap_0                       ; 4                     ; 0                    ; 210                   ; 64                             ; 318                            ;
;     -- hard_block:auto_generated_inst                       ; 7883                  ; 32                   ; 189                   ; 318                            ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;                                ;
; Partition Interface                                         ;                       ;                      ;                       ;                                ;                                ;
;     -- Input Ports                                          ; 88                    ; 11                   ; 210                   ; 78                             ; 7                              ;
;     -- Output Ports                                         ; 50                    ; 4                    ; 227                   ; 21                             ; 15                             ;
;     -- Bidir Ports                                          ; 56                    ; 0                    ; 0                     ; 0                              ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;                                ;
; Registered Ports                                            ;                       ;                      ;                       ;                                ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 2                    ; 3                     ; 9                              ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 3                    ; 127                   ; 7                              ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;                                ;
; Port Connectivity                                           ;                       ;                      ;                       ;                                ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                    ; 5                     ; 14                             ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                    ; 70                    ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                    ; 0                     ; 18                             ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                    ; 0                     ; 1                              ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                    ; 172                   ; 7                              ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                    ; 0                     ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 2                    ; 177                   ; 21                             ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                    ; 145                   ; 9                              ; 0                              ;
+-------------------------------------------------------------+-----------------------+----------------------+-----------------------+--------------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; AUD_ADCDAT ; K7    ; 8A       ; 8            ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; CLOCK_50   ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 128                   ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY_N[0]   ; AA14  ; 3B       ; 36           ; 0            ; 0            ; 11                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY_N[1]   ; AA15  ; 3B       ; 36           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY_N[2]   ; W15   ; 3B       ; 40           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY_N[3]   ; Y16   ; 3B       ; 40           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[0]      ; AB12  ; 3A       ; 12           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[1]      ; AC12  ; 3A       ; 16           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[2]      ; AF9   ; 3A       ; 8            ; 0            ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[3]      ; AF10  ; 3A       ; 4            ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[4]      ; AD11  ; 3A       ; 2            ; 0            ; 40           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[5]      ; AD12  ; 3A       ; 16           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[6]      ; AE11  ; 3A       ; 4            ; 0            ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[7]      ; AC9   ; 3A       ; 4            ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[8]      ; AD10  ; 3A       ; 4            ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[9]      ; AE12  ; 3A       ; 2            ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; AUD_DACDAT    ; J7    ; 8A       ; 16           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUD_XCK       ; G7    ; 8A       ; 2            ; 81           ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[0]  ; AK14  ; 3B       ; 40           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10] ; AG12  ; 3B       ; 26           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11] ; AH13  ; 3B       ; 30           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[12] ; AJ14  ; 3B       ; 40           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]  ; AH14  ; 3B       ; 30           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]  ; AG15  ; 3B       ; 38           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]  ; AE14  ; 3B       ; 24           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]  ; AB15  ; 3B       ; 28           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]  ; AC14  ; 3B       ; 28           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]  ; AD14  ; 3B       ; 24           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]  ; AF15  ; 3B       ; 32           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]  ; AH15  ; 3B       ; 38           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]  ; AG13  ; 3B       ; 26           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[0]    ; AF13  ; 3B       ; 22           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[1]    ; AJ12  ; 3B       ; 38           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CAS_N    ; AF11  ; 3B       ; 18           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CKE      ; AK13  ; 3B       ; 36           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CLK      ; AH12  ; 3B       ; 38           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CS_N     ; AG11  ; 3B       ; 18           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_LDQM     ; AB13  ; 3B       ; 20           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_RAS_N    ; AE13  ; 3B       ; 22           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_UDQM     ; AK12  ; 3B       ; 36           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_WE_N     ; AA13  ; 3B       ; 20           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FPGA_I2C_SCLK ; J12   ; 8A       ; 12           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[0]       ; V16   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[1]       ; W16   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[2]       ; V17   ; 4A       ; 60           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[3]       ; V18   ; 4A       ; 80           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[4]       ; W17   ; 4A       ; 60           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[5]       ; W19   ; 4A       ; 80           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[6]       ; Y19   ; 4A       ; 84           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[7]       ; W20   ; 5A       ; 89           ; 6            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[8]       ; W21   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[9]       ; Y21   ; 5A       ; 89           ; 6            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                 ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUD_ADCLRCK   ; K8    ; 8A       ; 8            ; 81           ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                   ;
; AUD_BCLK      ; H7    ; 8A       ; 16           ; 81           ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                   ;
; AUD_DACLRCK   ; H8    ; 8A       ; 24           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                   ;
; DRAM_DQ[0]    ; AK6   ; 3B       ; 24           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe                                                                                                   ;
; DRAM_DQ[10]   ; AJ9   ; 3B       ; 30           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_10                                                                                     ;
; DRAM_DQ[11]   ; AH9   ; 3B       ; 18           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_11                                                                                     ;
; DRAM_DQ[12]   ; AH8   ; 3B       ; 32           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_12                                                                                     ;
; DRAM_DQ[13]   ; AH7   ; 3B       ; 32           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_13                                                                                     ;
; DRAM_DQ[14]   ; AJ6   ; 3B       ; 26           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_14                                                                                     ;
; DRAM_DQ[15]   ; AJ5   ; 3B       ; 24           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_15                                                                                     ;
; DRAM_DQ[1]    ; AJ7   ; 3B       ; 26           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_1                                                                                      ;
; DRAM_DQ[2]    ; AK7   ; 3B       ; 28           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_2                                                                                      ;
; DRAM_DQ[3]    ; AK8   ; 3B       ; 28           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_3                                                                                      ;
; DRAM_DQ[4]    ; AK9   ; 3B       ; 30           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_4                                                                                      ;
; DRAM_DQ[5]    ; AG10  ; 3B       ; 18           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_5                                                                                      ;
; DRAM_DQ[6]    ; AK11  ; 3B       ; 34           ; 0            ; 57           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_6                                                                                      ;
; DRAM_DQ[7]    ; AJ11  ; 3B       ; 34           ; 0            ; 40           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_7                                                                                      ;
; DRAM_DQ[8]    ; AH10  ; 3B       ; 34           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_8                                                                                      ;
; DRAM_DQ[9]    ; AJ10  ; 3B       ; 34           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_9                                                                                      ;
; FPGA_I2C_SDAT ; K12   ; 8A       ; 12           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|serial_data~2 (inverted) ;
; GPIO_0[0]     ; AC18  ; 4A       ; 64           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                   ;
; GPIO_0[10]    ; AH18  ; 4A       ; 56           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                   ;
; GPIO_0[11]    ; AH17  ; 4A       ; 56           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                   ;
; GPIO_0[12]    ; AG16  ; 4A       ; 50           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                   ;
; GPIO_0[13]    ; AE16  ; 4A       ; 52           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                   ;
; GPIO_0[14]    ; AF16  ; 4A       ; 52           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                   ;
; GPIO_0[15]    ; AG17  ; 4A       ; 50           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                   ;
; GPIO_0[16]    ; AA18  ; 4A       ; 68           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                   ;
; GPIO_0[17]    ; AA19  ; 4A       ; 72           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                   ;
; GPIO_0[18]    ; AE17  ; 4A       ; 50           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                   ;
; GPIO_0[19]    ; AC20  ; 4A       ; 76           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                   ;
; GPIO_0[1]     ; Y17   ; 4A       ; 68           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                   ;
; GPIO_0[20]    ; AH19  ; 4A       ; 58           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                   ;
; GPIO_0[21]    ; AJ20  ; 4A       ; 62           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                   ;
; GPIO_0[22]    ; AH20  ; 4A       ; 54           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                   ;
; GPIO_0[23]    ; AK21  ; 4A       ; 68           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                   ;
; GPIO_0[24]    ; AD19  ; 4A       ; 76           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                   ;
; GPIO_0[25]    ; AD20  ; 4A       ; 82           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                   ;
; GPIO_0[26]    ; AE18  ; 4A       ; 66           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                   ;
; GPIO_0[27]    ; AE19  ; 4A       ; 66           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                   ;
; GPIO_0[28]    ; AF20  ; 4A       ; 70           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                   ;
; GPIO_0[29]    ; AF21  ; 4A       ; 70           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                   ;
; GPIO_0[2]     ; AD17  ; 4A       ; 64           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                   ;
; GPIO_0[30]    ; AF19  ; 4A       ; 62           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                   ;
; GPIO_0[31]    ; AG21  ; 4A       ; 54           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                   ;
; GPIO_0[32]    ; AF18  ; 4A       ; 50           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                   ;
; GPIO_0[33]    ; AG20  ; 4A       ; 62           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                   ;
; GPIO_0[34]    ; AG18  ; 4A       ; 58           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                   ;
; GPIO_0[35]    ; AJ21  ; 4A       ; 62           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                   ;
; GPIO_0[3]     ; Y18   ; 4A       ; 72           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                   ;
; GPIO_0[4]     ; AK16  ; 4A       ; 54           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                   ;
; GPIO_0[5]     ; AK18  ; 4A       ; 58           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                   ;
; GPIO_0[6]     ; AK19  ; 4A       ; 60           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                   ;
; GPIO_0[7]     ; AJ19  ; 4A       ; 60           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                   ;
; GPIO_0[8]     ; AJ17  ; 4A       ; 58           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                   ;
; GPIO_0[9]     ; AJ16  ; 4A       ; 54           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; 3A       ; 10 / 32 ( 31 % ) ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 44 / 48 ( 92 % ) ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 43 / 80 ( 54 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 3 / 32 ( 9 % )   ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 0 / 44 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 8 / 80 ( 10 % )  ; 3.3V          ; --           ; 3.3V          ;
+----------+------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 491        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 487        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 382        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 90         ; 3B             ; DRAM_WE_N                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ; 122        ; 3B             ; KEY_N[0]                        ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ; 120        ; 3B             ; KEY_N[1]                        ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ; 146        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA17     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; GPIO_0[16]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ; 176        ; 4A             ; GPIO_0[17]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA20     ; 200        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ; 210        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA25     ; 224        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA26     ; 252        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA27     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA29     ;            ; 5B             ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; altera_reserved_tdo             ; output ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; AB10     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; SW[0]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ; 88         ; 3B             ; DRAM_LDQM                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB14     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; DRAM_ADDR[4]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB16     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 225        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB23     ; 227        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB26     ; 226        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB27     ; 254        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB28     ; 249        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB29     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; altera_reserved_tck             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; AC6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; SW[7]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; SW[1]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; DRAM_ADDR[5]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; GPIO_0[0]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; GPIO_0[19]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 205        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC26     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 245        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC29     ; 247        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC30     ; 259        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD8      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD10     ; 56         ; 3A             ; SW[8]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 54         ; 3A             ; SW[4]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 80         ; 3A             ; SW[5]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; DRAM_ADDR[6]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD15     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; GPIO_0[2]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD18     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; GPIO_0[24]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD20     ; 199        ; 4A             ; GPIO_0[25]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD21     ; 197        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD22     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD25     ; 213        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD26     ; 240        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ; 222        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD28     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD30     ; 257        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; SW[6]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 52         ; 3A             ; SW[9]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ; 95         ; 3B             ; DRAM_RAS_N                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE14     ; 96         ; 3B             ; DRAM_ADDR[3]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE15     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; GPIO_0[13]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE17     ; 135        ; 4A             ; GPIO_0[18]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE18     ; 167        ; 4A             ; GPIO_0[26]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE19     ; 165        ; 4A             ; GPIO_0[27]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 189        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 209        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE27     ; 229        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 231        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE29     ; 253        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE30     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A             ; SW[2]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 57         ; 3A             ; SW[3]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 87         ; 3B             ; DRAM_CAS_N                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; DRAM_BA[0]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ; 114        ; 3B             ; CLOCK_50                        ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B             ; DRAM_ADDR[7]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF16     ; 137        ; 4A             ; GPIO_0[14]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; GPIO_0[32]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF19     ; 159        ; 4A             ; GPIO_0[30]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF20     ; 175        ; 4A             ; GPIO_0[28]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF21     ; 173        ; 4A             ; GPIO_0[29]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ; 181        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF25     ; 206        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 204        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF29     ; 237        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF30     ; 239        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG1      ; 71         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG3      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 68         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; DRAM_DQ[5]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG11     ; 85         ; 3B             ; DRAM_CS_N                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG12     ; 103        ; 3B             ; DRAM_ADDR[10]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG13     ; 101        ; 3B             ; DRAM_ADDR[9]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; DRAM_ADDR[2]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG16     ; 134        ; 4A             ; GPIO_0[12]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG17     ; 132        ; 4A             ; GPIO_0[15]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG18     ; 150        ; 4A             ; GPIO_0[34]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; GPIO_0[33]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG21     ; 143        ; 4A             ; GPIO_0[31]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG22     ; 166        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG23     ; 163        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 203        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ; 212        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG28     ; 233        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG29     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; DRAM_DQ[13]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH8      ; 113        ; 3B             ; DRAM_DQ[12]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH9      ; 84         ; 3B             ; DRAM_DQ[11]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH10     ; 118        ; 3B             ; DRAM_DQ[8]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH11     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; DRAM_CLK                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH13     ; 111        ; 3B             ; DRAM_ADDR[11]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ; 109        ; 3B             ; DRAM_ADDR[1]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH15     ; 125        ; 3B             ; DRAM_ADDR[8]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; GPIO_0[11]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 145        ; 4A             ; GPIO_0[10]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH19     ; 148        ; 4A             ; GPIO_0[20]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH20     ; 141        ; 4A             ; GPIO_0[22]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH21     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 174        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 161        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ; 188        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH26     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH28     ; 214        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH29     ; 218        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH30     ; 241        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ1      ; 79         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 77         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ5      ; 99         ; 3B             ; DRAM_DQ[15]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ6      ; 102        ; 3B             ; DRAM_DQ[14]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ7      ; 100        ; 3B             ; DRAM_DQ[1]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ8      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; DRAM_DQ[10]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ10     ; 116        ; 3B             ; DRAM_DQ[9]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ11     ; 119        ; 3B             ; DRAM_DQ[7]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ12     ; 124        ; 3B             ; DRAM_BA[1]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; DRAM_ADDR[12]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ15     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; GPIO_0[9]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ17     ; 151        ; 4A             ; GPIO_0[8]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; GPIO_0[7]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ20     ; 158        ; 4A             ; GPIO_0[21]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ21     ; 156        ; 4A             ; GPIO_0[35]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ22     ; 172        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ23     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ25     ; 180        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ26     ; 187        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ27     ; 195        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ28     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ30     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK3      ; 89         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK4      ; 92         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; DRAM_DQ[0]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK7      ; 107        ; 3B             ; DRAM_DQ[2]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK8      ; 105        ; 3B             ; DRAM_DQ[3]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK9      ; 108        ; 3B             ; DRAM_DQ[4]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; DRAM_DQ[6]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK12     ; 123        ; 3B             ; DRAM_UDQM                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK13     ; 121        ; 3B             ; DRAM_CKE                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK14     ; 129        ; 3B             ; DRAM_ADDR[0]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK15     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; GPIO_0[4]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK17     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; GPIO_0[5]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK19     ; 153        ; 4A             ; GPIO_0[6]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK20     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; GPIO_0[23]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK22     ; 169        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK23     ; 179        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK24     ; 177        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK27     ; 193        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK28     ; 198        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK29     ; 196        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ; 509        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B2       ; 507        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B3       ; 513        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B4       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 464        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 459        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B26      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C3       ; 511        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 462        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C29      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C30      ; 363        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ; 529        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D2       ; 515        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 496        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D23      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D28      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D30      ; 359        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ; 527        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 525        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E3       ; 523        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ; 494        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ; 488        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E14      ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E28      ; 351        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E29      ; 353        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ; 502        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F12      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 468        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 466        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F21      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F22      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F29      ; 349        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F30      ; 347        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; AUD_XCK                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G8       ; 492        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 520        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 518        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 484        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 339        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G29      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; AUD_BCLK                        ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H8       ; 490        ; 8A             ; AUD_DACLRCK                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H9       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 498        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 482        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 458        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H20      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 364        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H25      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H28      ; 333        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; AUD_DACDAT                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ; 530        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J11      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; FPGA_I2C_SCLK                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J13      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 352        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 344        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J30      ; 329        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; AUD_ADCDAT                      ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K8       ; 524        ; 8A             ; AUD_ADCLRCK                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K9       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; FPGA_I2C_SDAT                   ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K13      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K18      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K23      ; 338        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 325        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K29      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K30      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ; 328        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L25      ; 330        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L29      ; 315        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N29      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P28      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R29      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T29      ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; altera_reserved_tdi             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; U9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; altera_reserved_tms             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; V10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; LEDR[0]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V17      ; 154        ; 4A             ; LEDR[2]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V18      ; 194        ; 4A             ; LEDR[3]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V24      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; KEY_N[2]                        ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W16      ; 136        ; 4A             ; LEDR[1]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W17      ; 152        ; 4A             ; LEDR[4]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; LEDR[5]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W20      ; 217        ; 5A             ; LEDR[7]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 221        ; 5A             ; LEDR[8]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W22      ; 223        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W23      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W25      ; 244        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W30      ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; KEY_N[3]                        ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y17      ; 170        ; 4A             ; GPIO_0[1]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y18      ; 178        ; 4A             ; GPIO_0[3]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y19      ; 202        ; 4A             ; LEDR[6]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; LEDR[9]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y22      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y24      ; 234        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 258        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------+
; I/O Assignment Warnings                              ;
+---------------+--------------------------------------+
; Pin Name      ; Reason                               ;
+---------------+--------------------------------------+
; DRAM_CLK      ; Missing drive strength and slew rate ;
; FPGA_I2C_SCLK ; Missing drive strength and slew rate ;
; AUD_DACDAT    ; Missing drive strength and slew rate ;
; AUD_XCK       ; Missing drive strength and slew rate ;
; DRAM_ADDR[0]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[1]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[2]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[3]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[4]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[5]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[6]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[7]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[8]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[9]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[10] ; Missing drive strength and slew rate ;
; DRAM_ADDR[11] ; Missing drive strength and slew rate ;
; DRAM_ADDR[12] ; Missing drive strength and slew rate ;
; DRAM_BA[0]    ; Missing drive strength and slew rate ;
; DRAM_BA[1]    ; Missing drive strength and slew rate ;
; DRAM_CAS_N    ; Missing drive strength and slew rate ;
; DRAM_CS_N     ; Missing drive strength and slew rate ;
; DRAM_LDQM     ; Missing drive strength and slew rate ;
; DRAM_RAS_N    ; Missing drive strength and slew rate ;
; DRAM_UDQM     ; Missing drive strength and slew rate ;
; DRAM_WE_N     ; Missing drive strength and slew rate ;
; LEDR[0]       ; Missing drive strength and slew rate ;
; LEDR[1]       ; Missing drive strength and slew rate ;
; LEDR[2]       ; Missing drive strength and slew rate ;
; LEDR[3]       ; Missing drive strength and slew rate ;
; LEDR[4]       ; Missing drive strength and slew rate ;
; LEDR[5]       ; Missing drive strength and slew rate ;
; LEDR[6]       ; Missing drive strength and slew rate ;
; LEDR[7]       ; Missing drive strength and slew rate ;
; LEDR[8]       ; Missing drive strength and slew rate ;
; LEDR[9]       ; Missing drive strength and slew rate ;
; DRAM_CKE      ; Missing drive strength and slew rate ;
; DRAM_DQ[0]    ; Missing drive strength and slew rate ;
; DRAM_DQ[1]    ; Missing drive strength and slew rate ;
; DRAM_DQ[2]    ; Missing drive strength and slew rate ;
; DRAM_DQ[3]    ; Missing drive strength and slew rate ;
; DRAM_DQ[4]    ; Missing drive strength and slew rate ;
; DRAM_DQ[5]    ; Missing drive strength and slew rate ;
; DRAM_DQ[6]    ; Missing drive strength and slew rate ;
; DRAM_DQ[7]    ; Missing drive strength and slew rate ;
; DRAM_DQ[8]    ; Missing drive strength and slew rate ;
; DRAM_DQ[9]    ; Missing drive strength and slew rate ;
; DRAM_DQ[10]   ; Missing drive strength and slew rate ;
; DRAM_DQ[11]   ; Missing drive strength and slew rate ;
; DRAM_DQ[12]   ; Missing drive strength and slew rate ;
; DRAM_DQ[13]   ; Missing drive strength and slew rate ;
; DRAM_DQ[14]   ; Missing drive strength and slew rate ;
; DRAM_DQ[15]   ; Missing drive strength and slew rate ;
; FPGA_I2C_SDAT ; Missing drive strength and slew rate ;
; AUD_ADCLRCK   ; Missing drive strength and slew rate ;
; AUD_BCLK      ; Missing drive strength and slew rate ;
; AUD_DACLRCK   ; Missing drive strength and slew rate ;
; GPIO_0[0]     ; Missing drive strength and slew rate ;
; GPIO_0[1]     ; Missing drive strength and slew rate ;
; GPIO_0[2]     ; Missing drive strength and slew rate ;
; GPIO_0[3]     ; Missing drive strength and slew rate ;
; GPIO_0[4]     ; Missing drive strength and slew rate ;
; GPIO_0[5]     ; Missing drive strength and slew rate ;
; GPIO_0[6]     ; Missing drive strength and slew rate ;
; GPIO_0[7]     ; Missing drive strength and slew rate ;
; GPIO_0[8]     ; Missing drive strength and slew rate ;
; GPIO_0[9]     ; Missing drive strength and slew rate ;
; GPIO_0[10]    ; Missing drive strength and slew rate ;
; GPIO_0[11]    ; Missing drive strength and slew rate ;
; GPIO_0[12]    ; Missing drive strength and slew rate ;
; GPIO_0[13]    ; Missing drive strength and slew rate ;
; GPIO_0[14]    ; Missing drive strength and slew rate ;
; GPIO_0[15]    ; Missing drive strength and slew rate ;
; GPIO_0[16]    ; Missing drive strength and slew rate ;
; GPIO_0[17]    ; Missing drive strength and slew rate ;
; GPIO_0[18]    ; Missing drive strength and slew rate ;
; GPIO_0[19]    ; Missing drive strength and slew rate ;
; GPIO_0[20]    ; Missing drive strength and slew rate ;
; GPIO_0[21]    ; Missing drive strength and slew rate ;
; GPIO_0[22]    ; Missing drive strength and slew rate ;
; GPIO_0[23]    ; Missing drive strength and slew rate ;
; GPIO_0[24]    ; Missing drive strength and slew rate ;
; GPIO_0[25]    ; Missing drive strength and slew rate ;
; GPIO_0[26]    ; Missing drive strength and slew rate ;
; GPIO_0[27]    ; Missing drive strength and slew rate ;
; GPIO_0[28]    ; Missing drive strength and slew rate ;
; GPIO_0[29]    ; Missing drive strength and slew rate ;
; GPIO_0[30]    ; Missing drive strength and slew rate ;
; GPIO_0[31]    ; Missing drive strength and slew rate ;
; GPIO_0[32]    ; Missing drive strength and slew rate ;
; GPIO_0[33]    ; Missing drive strength and slew rate ;
; GPIO_0[34]    ; Missing drive strength and slew rate ;
; GPIO_0[35]    ; Missing drive strength and slew rate ;
+---------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+
;                                                                                                                                                                   ;                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+
; soc_system:u0|soc_system_pll_2:pll_2|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                                                       ;                                                                                     ;
;     -- PLL Type                                                                                                                                                   ; Integer PLL                                                                         ;
;     -- PLL Location                                                                                                                                               ; FRACTIONALPLL_X0_Y1_N0                                                              ;
;     -- PLL Feedback clock type                                                                                                                                    ; Global Clock                                                                        ;
;     -- PLL Bandwidth                                                                                                                                              ; Auto                                                                                ;
;         -- PLL Bandwidth Range                                                                                                                                    ; 2100000 to 1400000 Hz                                                               ;
;     -- Reference Clock Frequency                                                                                                                                  ; 50.0 MHz                                                                            ;
;     -- Reference Clock Sourced by                                                                                                                                 ; Dedicated Pin                                                                       ;
;     -- PLL VCO Frequency                                                                                                                                          ; 300.0 MHz                                                                           ;
;     -- PLL Operation Mode                                                                                                                                         ; Normal                                                                              ;
;     -- PLL Freq Min Lock                                                                                                                                          ; 50.000000 MHz                                                                       ;
;     -- PLL Freq Max Lock                                                                                                                                          ; 133.333333 MHz                                                                      ;
;     -- PLL Enable                                                                                                                                                 ; On                                                                                  ;
;     -- PLL Fractional Division                                                                                                                                    ; N/A                                                                                 ;
;     -- M Counter                                                                                                                                                  ; 12                                                                                  ;
;     -- N Counter                                                                                                                                                  ; 2                                                                                   ;
;     -- PLL Refclk Select                                                                                                                                          ;                                                                                     ;
;             -- PLL Refclk Select Location                                                                                                                         ; PLLREFCLKSELECT_X0_Y7_N0                                                            ;
;             -- PLL Reference Clock Input 0 source                                                                                                                 ; clk_0                                                                               ;
;             -- PLL Reference Clock Input 1 source                                                                                                                 ; ref_clk1                                                                            ;
;             -- ADJPLLIN source                                                                                                                                    ; N/A                                                                                 ;
;             -- CORECLKIN source                                                                                                                                   ; N/A                                                                                 ;
;             -- IQTXRXCLKIN source                                                                                                                                 ; N/A                                                                                 ;
;             -- PLLIQCLKIN source                                                                                                                                  ; N/A                                                                                 ;
;             -- RXIQCLKIN source                                                                                                                                   ; N/A                                                                                 ;
;             -- CLKIN(0) source                                                                                                                                    ; CLOCK_50~input                                                                      ;
;             -- CLKIN(1) source                                                                                                                                    ; N/A                                                                                 ;
;             -- CLKIN(2) source                                                                                                                                    ; N/A                                                                                 ;
;             -- CLKIN(3) source                                                                                                                                    ; N/A                                                                                 ;
;     -- PLL Output Counter                                                                                                                                         ;                                                                                     ;
;         -- soc_system:u0|soc_system_pll_2:pll_2|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER                                                        ;                                                                                     ;
;             -- Output Clock Frequency                                                                                                                             ; 50.0 MHz                                                                            ;
;             -- Output Clock Location                                                                                                                              ; PLLOUTPUTCOUNTER_X0_Y7_N1                                                           ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                             ; Off                                                                                 ;
;             -- Duty Cycle                                                                                                                                         ; 50.0000                                                                             ;
;             -- Phase Shift                                                                                                                                        ; 0.000000 degrees                                                                    ;
;             -- C Counter                                                                                                                                          ; 6                                                                                   ;
;             -- C Counter PH Mux PRST                                                                                                                              ; 0                                                                                   ;
;             -- C Counter PRST                                                                                                                                     ; 1                                                                                   ;
;         -- soc_system:u0|soc_system_pll_2:pll_2|altera_pll:altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER                                                        ;                                                                                     ;
;             -- Output Clock Frequency                                                                                                                             ; 100.0 MHz                                                                           ;
;             -- Output Clock Location                                                                                                                              ; PLLOUTPUTCOUNTER_X0_Y4_N1                                                           ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                             ; On                                                                                  ;
;             -- Duty Cycle                                                                                                                                         ; 50.0000                                                                             ;
;             -- Phase Shift                                                                                                                                        ; 225.000000 degrees                                                                  ;
;             -- C Counter                                                                                                                                          ; 3                                                                                   ;
;             -- C Counter PH Mux PRST                                                                                                                              ; 7                                                                                   ;
;             -- C Counter PRST                                                                                                                                     ; 2                                                                                   ;
;         -- soc_system:u0|soc_system_pll_2:pll_2|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER                                                        ;                                                                                     ;
;             -- Output Clock Frequency                                                                                                                             ; 100.0 MHz                                                                           ;
;             -- Output Clock Location                                                                                                                              ; PLLOUTPUTCOUNTER_X0_Y8_N1                                                           ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                             ; On                                                                                  ;
;             -- Duty Cycle                                                                                                                                         ; 50.0000                                                                             ;
;             -- Phase Shift                                                                                                                                        ; 0.000000 degrees                                                                    ;
;             -- C Counter                                                                                                                                          ; 3                                                                                   ;
;             -- C Counter PH Mux PRST                                                                                                                              ; 0                                                                                   ;
;             -- C Counter PRST                                                                                                                                     ; 1                                                                                   ;
;                                                                                                                                                                   ;                                                                                     ;
; soc_system:u0|soc_system_audio_pll_0:audio_pll_0|soc_system_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                                                                                     ;
;     -- PLL Type                                                                                                                                                   ; Integer PLL                                                                         ;
;     -- PLL Location                                                                                                                                               ; FRACTIONALPLL_X89_Y1_N0                                                             ;
;     -- PLL Feedback clock type                                                                                                                                    ; none                                                                                ;
;     -- PLL Bandwidth                                                                                                                                              ; Auto                                                                                ;
;         -- PLL Bandwidth Range                                                                                                                                    ; 1200000 to 600000 Hz                                                                ;
;     -- Reference Clock Frequency                                                                                                                                  ; 50.0 MHz                                                                            ;
;     -- Reference Clock Sourced by                                                                                                                                 ; Dedicated Pin                                                                       ;
;     -- PLL VCO Frequency                                                                                                                                          ; 725.0 MHz                                                                           ;
;     -- PLL Operation Mode                                                                                                                                         ; Direct                                                                              ;
;     -- PLL Freq Min Lock                                                                                                                                          ; 41.379311 MHz                                                                       ;
;     -- PLL Freq Max Lock                                                                                                                                          ; 110.344827 MHz                                                                      ;
;     -- PLL Enable                                                                                                                                                 ; On                                                                                  ;
;     -- PLL Fractional Division                                                                                                                                    ; N/A                                                                                 ;
;     -- M Counter                                                                                                                                                  ; 29                                                                                  ;
;     -- N Counter                                                                                                                                                  ; 2                                                                                   ;
;     -- PLL Refclk Select                                                                                                                                          ;                                                                                     ;
;             -- PLL Refclk Select Location                                                                                                                         ; PLLREFCLKSELECT_X89_Y7_N0                                                           ;
;             -- PLL Reference Clock Input 0 source                                                                                                                 ; core_ref_clk                                                                        ;
;             -- PLL Reference Clock Input 1 source                                                                                                                 ; ref_clk1                                                                            ;
;             -- ADJPLLIN source                                                                                                                                    ; N/A                                                                                 ;
;             -- CORECLKIN source                                                                                                                                   ; soc_system:u0|soc_system_pll_2:pll_2|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 ;
;             -- IQTXRXCLKIN source                                                                                                                                 ; N/A                                                                                 ;
;             -- PLLIQCLKIN source                                                                                                                                  ; N/A                                                                                 ;
;             -- RXIQCLKIN source                                                                                                                                   ; N/A                                                                                 ;
;             -- CLKIN(0) source                                                                                                                                    ; N/A                                                                                 ;
;             -- CLKIN(1) source                                                                                                                                    ; N/A                                                                                 ;
;             -- CLKIN(2) source                                                                                                                                    ; N/A                                                                                 ;
;             -- CLKIN(3) source                                                                                                                                    ; N/A                                                                                 ;
;     -- PLL Output Counter                                                                                                                                         ;                                                                                     ;
;         -- soc_system:u0|soc_system_audio_pll_0:audio_pll_0|soc_system_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                                                                                     ;
;             -- Output Clock Frequency                                                                                                                             ; 12.288135 MHz                                                                       ;
;             -- Output Clock Location                                                                                                                              ; PLLOUTPUTCOUNTER_X89_Y8_N1                                                          ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                             ; On                                                                                  ;
;             -- Duty Cycle                                                                                                                                         ; 50.0000                                                                             ;
;             -- Phase Shift                                                                                                                                        ; 0.000000 degrees                                                                    ;
;             -- C Counter                                                                                                                                          ; 59                                                                                  ;
;             -- C Counter PH Mux PRST                                                                                                                              ; 0                                                                                   ;
;             -- C Counter PRST                                                                                                                                     ; 1                                                                                   ;
;                                                                                                                                                                   ;                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                               ; Entity Name                                              ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+--------------+
; |DE1_SoC_top_level                                                                                                                      ; 4848.0 (0.3)         ; 5820.5 (0.3)                     ; 1062.5 (0.1)                                      ; 90.0 (0.0)                       ; 0.0 (0.0)            ; 7589 (1)            ; 7988 (0)                  ; 69 (69)       ; 2244608           ; 292   ; 6          ; 108  ; 0            ; |DE1_SoC_top_level                                                                                                                                                                                                                                                                                                                                                                ; DE1_SoC_top_level                                        ; work         ;
;    |pzdyqx:nabboc|                                                                                                                      ; 61.0 (0.0)           ; 73.0 (0.0)                       ; 12.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 94 (0)              ; 80 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                  ; pzdyqx                                                   ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 61.0 (6.3)           ; 73.0 (7.3)                       ; 12.0 (0.9)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 94 (12)             ; 80 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                     ; pzdyqx_impl                                              ; work         ;
;          |GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|                                                                ; 27.5 (11.5)          ; 34.0 (15.0)                      ; 6.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (24)             ; 29 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1                                                                                                                                                                                                                                                       ; GHVD5181                                                 ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 16.0 (16.0)          ; 19.0 (19.0)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                     ; LQYT7093                                                 ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 6.8 (6.8)            ; 6.8 (6.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                                   ; KIFI3548                                                 ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 10.8 (10.8)          ; 15.9 (15.9)                      ; 5.1 (5.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                                   ; LQYT7093                                                 ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                                   ; PUDL0439                                                 ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 110.4 (0.5)          ; 119.0 (0.5)                      ; 9.5 (0.0)                                         ; 0.9 (0.0)                        ; 0.0 (0.0)            ; 160 (1)             ; 136 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                               ; sld_hub                                                  ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 109.9 (0.0)          ; 118.5 (0.0)                      ; 9.5 (0.0)                                         ; 0.9 (0.0)                        ; 0.0 (0.0)            ; 159 (0)             ; 136 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                               ; alt_sld_fab_with_jtag_input                              ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 109.9 (0.0)          ; 118.5 (0.0)                      ; 9.5 (0.0)                                         ; 0.9 (0.0)                        ; 0.0 (0.0)            ; 159 (0)             ; 136 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                            ; alt_sld_fab                                              ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 109.9 (2.2)          ; 118.5 (3.8)                      ; 9.5 (1.7)                                         ; 0.9 (0.0)                        ; 0.0 (0.0)            ; 159 (1)             ; 136 (10)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                        ; alt_sld_fab_alt_sld_fab                                  ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 107.7 (0.0)          ; 114.7 (0.0)                      ; 7.8 (0.0)                                         ; 0.9 (0.0)                        ; 0.0 (0.0)            ; 158 (0)             ; 126 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                            ; alt_sld_fab_alt_sld_fab_sldfabric                        ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 107.7 (84.9)         ; 114.7 (90.4)                     ; 7.8 (6.4)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 158 (119)           ; 126 (91)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                               ; sld_jtag_hub                                             ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 12.7 (12.7)          ; 13.7 (13.7)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                       ; sld_rom_sr                                               ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 10.2 (10.2)          ; 10.6 (10.6)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                     ; sld_shadow_jsm                                           ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 155.1 (1.2)          ; 196.5 (2.7)                      ; 41.5 (1.5)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 209 (2)             ; 308 (6)                   ; 0 (0)         ; 384               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                 ; sld_signaltap                                            ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 154.0 (0.0)          ; 193.8 (0.0)                      ; 40.0 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 207 (0)             ; 302 (0)                   ; 0 (0)         ; 384               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                           ; sld_signaltap_impl                                       ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 154.0 (47.7)         ; 193.8 (54.8)                     ; 40.0 (7.1)                                        ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 207 (68)            ; 302 (87)                  ; 0 (0)         ; 384               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                    ; sld_signaltap_implb                                      ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 8.6 (8.0)            ; 21.7 (21.0)                      ; 13.1 (13.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                     ; altdpram                                                 ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 0.6 (0.0)            ; 0.7 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                 ; lpm_decode                                               ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                                       ; decode_vnf                                               ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 384               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                    ; altsyncram                                               ; work         ;
;                |altsyncram_c884:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 384               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c884:auto_generated                                                                                                                                                                     ; altsyncram_c884                                          ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0.3 (0.3)            ; 3.3 (3.3)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                     ; lpm_shiftreg                                             ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 8.8 (8.8)            ; 9.0 (9.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                       ; lpm_shiftreg                                             ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 2.0 (2.0)            ; 7.0 (7.0)                        ; 5.0 (5.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                            ; serial_crc_16                                            ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 34.4 (34.4)          ; 40.8 (40.8)                      ; 6.4 (6.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 59 (59)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                         ; sld_buffer_manager                                       ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 7.6 (0.2)            ; 11.4 (0.2)                       ; 3.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (1)               ; 32 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                        ; sld_ela_control                                          ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; -0.2 (-0.2)          ; 2.0 (2.0)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                ; lpm_shiftreg                                             ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 3.8 (0.0)            ; 5.6 (0.0)                        ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                 ; sld_ela_basic_multi_level_trigger                        ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 1.7 (1.7)            ; 3.0 (3.0)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                      ; lpm_shiftreg                                             ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 2.1 (0.0)            ; 2.6 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                                  ; sld_mbpmg                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                            ; sld_sbpmg                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                            ; sld_sbpmg                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                            ; sld_sbpmg                                                ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 3.3 (0.8)            ; 3.6 (0.8)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 12 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                          ; sld_ela_trigger_flow_mgr                                 ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 2.3 (2.3)            ; 2.8 (2.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                  ; lpm_shiftreg                                             ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 31.2 (4.2)           ; 31.5 (4.5)                       ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (8)              ; 47 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                   ; sld_offload_buffer_mgr                                   ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 1.8 (0.0)            ; 1.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                         ; lpm_counter                                              ; work         ;
;                   |cntr_b7i:auto_generated|                                                                                             ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_b7i:auto_generated                                                                                 ; cntr_b7i                                                 ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                  ; lpm_counter                                              ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                                          ; cntr_4vi                                                 ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                        ; lpm_counter                                              ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                                                ; cntr_09i                                                 ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                           ; lpm_counter                                              ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                                   ; cntr_kri                                                 ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                  ; lpm_shiftreg                                             ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                   ; lpm_shiftreg                                             ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                ; lpm_shiftreg                                             ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 13.3 (13.3)          ; 14.3 (14.3)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                              ; sld_rom_sr                                               ; work         ;
;    |soc_system:u0|                                                                                                                      ; 4521.2 (0.0)         ; 5431.7 (0.0)                     ; 999.4 (0.0)                                       ; 89.0 (0.0)                       ; 0.0 (0.0)            ; 7125 (0)            ; 7464 (0)                  ; 0 (0)         ; 2244224           ; 291   ; 6          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0                                                                                                                                                                                                                                                                                                                                                  ; soc_system                                               ; soc_system   ;
;       |HW_accelerator:hw_accelerator_0|                                                                                                 ; 118.9 (118.9)        ; 183.0 (183.0)                    ; 64.6 (64.6)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 175 (175)           ; 380 (380)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|HW_accelerator:hw_accelerator_0                                                                                                                                                                                                                                                                                                                  ; HW_accelerator                                           ; soc_system   ;
;       |altera_avalon_mailbox:mailbox_simple_0|                                                                                          ; 30.4 (30.4)          ; 58.7 (58.7)                      ; 29.1 (29.1)                                       ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 73 (73)             ; 113 (113)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|altera_avalon_mailbox:mailbox_simple_0                                                                                                                                                                                                                                                                                                           ; altera_avalon_mailbox                                    ; soc_system   ;
;       |altera_avalon_mailbox:mailbox_simple_1|                                                                                          ; 32.4 (32.4)          ; 56.9 (56.9)                      ; 25.5 (25.5)                                       ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 72 (72)             ; 109 (109)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|altera_avalon_mailbox:mailbox_simple_1                                                                                                                                                                                                                                                                                                           ; altera_avalon_mailbox                                    ; soc_system   ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 3.8 (3.3)            ; 9.3 (5.8)                        ; 5.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (7)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                           ; altera_reset_controller                                  ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 0.5 (0.5)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                            ; altera_reset_synchronizer                                ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                ; altera_reset_synchronizer                                ; soc_system   ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 4.1 (3.6)            ; 9.3 (5.8)                        ; 5.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (7)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                       ; altera_reset_controller                                  ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 0.5 (0.5)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                        ; altera_reset_synchronizer                                ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                            ; altera_reset_synchronizer                                ; soc_system   ;
;       |altera_reset_controller:rst_controller_003|                                                                                      ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                                                                                                       ; altera_reset_controller                                  ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                            ; altera_reset_synchronizer                                ; soc_system   ;
;       |altera_reset_controller:rst_controller_004|                                                                                      ; 0.7 (0.0)            ; 1.3 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|altera_reset_controller:rst_controller_004                                                                                                                                                                                                                                                                                                       ; altera_reset_controller                                  ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.7 (0.7)            ; 1.3 (1.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                            ; altera_reset_synchronizer                                ; soc_system   ;
;       |soc_system_audio_0:audio_0|                                                                                                      ; 187.0 (36.8)         ; 201.5 (41.2)                     ; 22.5 (11.3)                                       ; 8.0 (7.0)                        ; 0.0 (0.0)            ; 321 (52)            ; 291 (42)                  ; 0 (0)         ; 16384             ; 4     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0                                                                                                                                                                                                                                                                                                                       ; soc_system_audio_0                                       ; soc_system   ;
;          |altera_up_audio_in_deserializer:Audio_In_Deserializer|                                                                        ; 65.0 (9.9)           ; 73.2 (18.3)                      ; 8.2 (8.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 111 (7)             ; 125 (50)                  ; 0 (0)         ; 8192              ; 2     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer                                                                                                                                                                                                                                                                 ; altera_up_audio_in_deserializer                          ; soc_system   ;
;             |altera_up_audio_bit_counter:Audio_Out_Bit_Counter|                                                                         ; 5.3 (5.3)            ; 5.3 (5.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter                                                                                                                                                                                                               ; altera_up_audio_bit_counter                              ; soc_system   ;
;             |altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|                                                                            ; 24.7 (0.0)           ; 24.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (0)              ; 34 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO                                                                                                                                                                                                                  ; altera_up_sync_fifo                                      ; soc_system   ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 24.7 (0.0)           ; 24.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (0)              ; 34 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                 ; scfifo                                                   ; work         ;
;                   |scfifo_7ba1:auto_generated|                                                                                          ; 24.7 (0.0)           ; 24.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (0)              ; 34 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                                                                                                                                                      ; scfifo_7ba1                                              ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                                                                                             ; 24.7 (13.7)          ; 24.7 (13.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (25)             ; 34 (13)                   ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                                                                                                                                                 ; a_dpfifo_q2a1                                            ; work         ;
;                         |altsyncram_n3i1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram                                                                                                                         ; altsyncram_n3i1                                          ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                           ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                             ; cntr_h2b                                                 ; work         ;
;                         |cntr_i2b:wr_ptr|                                                                                               ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                 ; cntr_i2b                                                 ; work         ;
;                         |cntr_u27:usedw_counter|                                                                                        ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter                                                                                                                          ; cntr_u27                                                 ; work         ;
;             |altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|                                                                           ; 24.8 (0.0)           ; 24.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (0)              ; 35 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO                                                                                                                                                                                                                 ; altera_up_sync_fifo                                      ; soc_system   ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 24.8 (0.0)           ; 24.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (0)              ; 35 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                ; scfifo                                                   ; work         ;
;                   |scfifo_7ba1:auto_generated|                                                                                          ; 24.8 (0.0)           ; 24.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (0)              ; 35 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                                                                                                                                                     ; scfifo_7ba1                                              ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                                                                                             ; 24.8 (13.8)          ; 24.8 (13.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (25)             ; 35 (13)                   ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                                                                                                                                                ; a_dpfifo_q2a1                                            ; work         ;
;                         |altsyncram_n3i1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram                                                                                                                        ; altsyncram_n3i1                                          ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                           ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                            ; cntr_h2b                                                 ; work         ;
;                         |cntr_i2b:wr_ptr|                                                                                               ; 3.8 (3.8)            ; 4.0 (4.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                ; cntr_i2b                                                 ; work         ;
;                         |cntr_u27:usedw_counter|                                                                                        ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter                                                                                                                         ; cntr_u27                                                 ; work         ;
;          |altera_up_audio_out_serializer:Audio_Out_Serializer|                                                                          ; 82.9 (31.9)          ; 83.8 (32.2)                      ; 1.9 (1.3)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 156 (60)            ; 117 (50)                  ; 0 (0)         ; 8192              ; 2     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer                                                                                                                                                                                                                                                                   ; altera_up_audio_out_serializer                           ; soc_system   ;
;             |altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|                                                                           ; 25.3 (0.0)           ; 25.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 33 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO                                                                                                                                                                                                                   ; altera_up_sync_fifo                                      ; soc_system   ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 25.3 (0.0)           ; 25.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 33 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                  ; scfifo                                                   ; work         ;
;                   |scfifo_7ba1:auto_generated|                                                                                          ; 25.3 (0.0)           ; 25.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 33 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                                                                                                                                                       ; scfifo_7ba1                                              ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                                                                                             ; 25.3 (14.6)          ; 25.3 (15.0)                      ; 0.0 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (26)             ; 33 (13)                   ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                                                                                                                                                  ; a_dpfifo_q2a1                                            ; work         ;
;                         |altsyncram_n3i1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram                                                                                                                          ; altsyncram_n3i1                                          ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                           ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                              ; cntr_h2b                                                 ; work         ;
;                         |cntr_i2b:wr_ptr|                                                                                               ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                  ; cntr_i2b                                                 ; work         ;
;                         |cntr_u27:usedw_counter|                                                                                        ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter                                                                                                                           ; cntr_u27                                                 ; work         ;
;             |altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|                                                                          ; 25.6 (0.0)           ; 26.3 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 34 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO                                                                                                                                                                                                                  ; altera_up_sync_fifo                                      ; soc_system   ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 25.6 (0.0)           ; 26.3 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 34 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                 ; scfifo                                                   ; work         ;
;                   |scfifo_7ba1:auto_generated|                                                                                          ; 25.6 (0.0)           ; 26.3 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 34 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                                                                                                                                                      ; scfifo_7ba1                                              ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                                                                                             ; 25.6 (14.8)          ; 26.3 (15.8)                      ; 0.8 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (26)             ; 34 (13)                   ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                                                                                                                                                 ; a_dpfifo_q2a1                                            ; work         ;
;                         |altsyncram_n3i1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram                                                                                                                         ; altsyncram_n3i1                                          ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                           ; 3.3 (3.3)            ; 3.5 (3.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                             ; cntr_h2b                                                 ; work         ;
;                         |cntr_i2b:wr_ptr|                                                                                               ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                 ; cntr_i2b                                                 ; work         ;
;                         |cntr_u27:usedw_counter|                                                                                        ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter                                                                                                                          ; cntr_u27                                                 ; work         ;
;          |altera_up_clock_edge:ADC_Left_Right_Clock_Edges|                                                                              ; 0.9 (0.9)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_clock_edge:ADC_Left_Right_Clock_Edges                                                                                                                                                                                                                                                                       ; altera_up_clock_edge                                     ; soc_system   ;
;          |altera_up_clock_edge:Bit_Clock_Edges|                                                                                         ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_clock_edge:Bit_Clock_Edges                                                                                                                                                                                                                                                                                  ; altera_up_clock_edge                                     ; soc_system   ;
;          |altera_up_clock_edge:DAC_Left_Right_Clock_Edges|                                                                              ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_0:audio_0|altera_up_clock_edge:DAC_Left_Right_Clock_Edges                                                                                                                                                                                                                                                                       ; altera_up_clock_edge                                     ; soc_system   ;
;       |soc_system_audio_and_video_config_0:audio_and_video_config_0|                                                                    ; 109.6 (27.7)         ; 122.2 (38.8)                     ; 12.6 (11.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 176 (48)            ; 165 (54)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0                                                                                                                                                                                                                                                                                     ; soc_system_audio_and_video_config_0                      ; soc_system   ;
;          |altera_up_av_config_auto_init:AV_Config_Auto_Init|                                                                            ; 12.1 (12.1)          ; 12.8 (12.8)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init                                                                                                                                                                                                                                   ; altera_up_av_config_auto_init                            ; soc_system   ;
;          |altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|                                                            ; 10.2 (7.5)           ; 11.3 (8.0)                       ; 1.2 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM                                                                                                                                                                                                                   ; altera_up_av_config_auto_init_ob_de1_soc                 ; soc_system   ;
;             |altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|                                                              ; 2.7 (2.7)            ; 3.3 (3.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM                                                                                                                                                      ; altera_up_av_config_auto_init_ob_adv7180                 ; soc_system   ;
;          |altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|                                                              ; 59.2 (50.9)          ; 59.2 (50.9)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 99 (83)             ; 83 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller                                                                                                                                                                                                                     ; altera_up_av_config_serial_bus_controller                ; soc_system   ;
;             |altera_up_slow_clock_generator:Serial_Config_Clock_Generator|                                                              ; 8.3 (8.3)            ; 8.3 (8.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator                                                                                                                                                        ; altera_up_slow_clock_generator                           ; soc_system   ;
;       |soc_system_audio_pll_0:audio_pll_0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_pll_0:audio_pll_0                                                                                                                                                                                                                                                                                                               ; soc_system_audio_pll_0                                   ; soc_system   ;
;          |soc_system_audio_pll_0_audio_pll:audio_pll|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_pll_0:audio_pll_0|soc_system_audio_pll_0_audio_pll:audio_pll                                                                                                                                                                                                                                                                    ; soc_system_audio_pll_0_audio_pll                         ; soc_system   ;
;             |altera_pll:altera_pll_i|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_audio_pll_0:audio_pll_0|soc_system_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                            ; altera_pll                                               ; work         ;
;       |soc_system_cpu_0:cpu_0|                                                                                                          ; 1102.8 (11.5)        ; 1311.3 (12.3)                    ; 230.5 (0.9)                                       ; 22.0 (0.1)                       ; 0.0 (0.0)            ; 1548 (1)            ; 1780 (43)                 ; 0 (0)         ; 64256             ; 13    ; 3          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0                                                                                                                                                                                                                                                                                                                           ; soc_system_cpu_0                                         ; soc_system   ;
;          |soc_system_cpu_0_cpu:cpu|                                                                                                     ; 1091.3 (962.8)       ; 1299.1 (1132.6)                  ; 229.7 (191.2)                                     ; 21.9 (21.4)                      ; 0.0 (0.0)            ; 1547 (1369)         ; 1737 (1450)               ; 0 (0)         ; 64256             ; 13    ; 3          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu                                                                                                                                                                                                                                                                                                  ; soc_system_cpu_0_cpu                                     ; soc_system   ;
;             |soc_system_cpu_0_cpu_bht_module:soc_system_cpu_0_cpu_bht|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_bht_module:soc_system_cpu_0_cpu_bht                                                                                                                                                                                                                                         ; soc_system_cpu_0_cpu_bht_module                          ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_bht_module:soc_system_cpu_0_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                               ; work         ;
;                   |altsyncram_pdj1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_bht_module:soc_system_cpu_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                                ; altsyncram_pdj1                                          ; work         ;
;             |soc_system_cpu_0_cpu_dc_data_module:soc_system_cpu_0_cpu_dc_data|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_data_module:soc_system_cpu_0_cpu_dc_data                                                                                                                                                                                                                                 ; soc_system_cpu_0_cpu_dc_data_module                      ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_data_module:soc_system_cpu_0_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                               ; work         ;
;                   |altsyncram_4kl1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_data_module:soc_system_cpu_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated                                                                                                                                                                        ; altsyncram_4kl1                                          ; work         ;
;             |soc_system_cpu_0_cpu_dc_tag_module:soc_system_cpu_0_cpu_dc_tag|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_tag_module:soc_system_cpu_0_cpu_dc_tag                                                                                                                                                                                                                                   ; soc_system_cpu_0_cpu_dc_tag_module                       ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_tag_module:soc_system_cpu_0_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                         ; altsyncram                                               ; work         ;
;                   |altsyncram_jpi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_tag_module:soc_system_cpu_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_jpi1:auto_generated                                                                                                                                                                          ; altsyncram_jpi1                                          ; work         ;
;             |soc_system_cpu_0_cpu_dc_victim_module:soc_system_cpu_0_cpu_dc_victim|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_victim_module:soc_system_cpu_0_cpu_dc_victim                                                                                                                                                                                                                             ; soc_system_cpu_0_cpu_dc_victim_module                    ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_victim_module:soc_system_cpu_0_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                               ; work         ;
;                   |altsyncram_baj1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_victim_module:soc_system_cpu_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                    ; altsyncram_baj1                                          ; work         ;
;             |soc_system_cpu_0_cpu_ic_data_module:soc_system_cpu_0_cpu_ic_data|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_ic_data_module:soc_system_cpu_0_cpu_ic_data                                                                                                                                                                                                                                 ; soc_system_cpu_0_cpu_ic_data_module                      ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_ic_data_module:soc_system_cpu_0_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                               ; work         ;
;                   |altsyncram_spj1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_ic_data_module:soc_system_cpu_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                        ; altsyncram_spj1                                          ; work         ;
;             |soc_system_cpu_0_cpu_ic_tag_module:soc_system_cpu_0_cpu_ic_tag|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2944              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_ic_tag_module:soc_system_cpu_0_cpu_ic_tag                                                                                                                                                                                                                                   ; soc_system_cpu_0_cpu_ic_tag_module                       ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2944              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_ic_tag_module:soc_system_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                         ; altsyncram                                               ; work         ;
;                   |altsyncram_pgj1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2944              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_ic_tag_module:soc_system_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_pgj1:auto_generated                                                                                                                                                                          ; altsyncram_pgj1                                          ; work         ;
;             |soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell                                                                                                                                                                                                                                ; soc_system_cpu_0_cpu_mult_cell                           ; soc_system   ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                             ; altera_mult_add                                          ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated                                                                                                                                                         ; altera_mult_add_37p2                                     ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                ; altera_mult_add_rtl                                      ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                       ; ama_multiplier_function                                  ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                             ; altera_mult_add                                          ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated                                                                                                                                                         ; altera_mult_add_37p2                                     ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                ; altera_mult_add_rtl                                      ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                       ; ama_multiplier_function                                  ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                             ; altera_mult_add                                          ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated                                                                                                                                                         ; altera_mult_add_37p2                                     ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                ; altera_mult_add_rtl                                      ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                       ; ama_multiplier_function                                  ; work         ;
;             |soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|                                                         ; 128.5 (30.9)         ; 166.5 (31.9)                     ; 38.5 (1.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 178 (8)             ; 287 (82)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci                                                                                                                                                                                                                                ; soc_system_cpu_0_cpu_nios2_oci                           ; soc_system   ;
;                |soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|                                  ; 39.0 (0.0)           ; 59.4 (0.0)                       ; 20.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (0)              ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper                                                                                                                                          ; soc_system_cpu_0_cpu_debug_slave_wrapper                 ; soc_system   ;
;                   |sld_virtual_jtag_basic:soc_system_cpu_0_cpu_debug_slave_phy|                                                         ; 1.5 (1.5)            ; 1.6 (1.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_system_cpu_0_cpu_debug_slave_phy                                                                              ; sld_virtual_jtag_basic                                   ; work         ;
;                   |soc_system_cpu_0_cpu_debug_slave_sysclk:the_soc_system_cpu_0_cpu_debug_slave_sysclk|                                 ; 5.8 (5.0)            ; 22.7 (21.3)                      ; 16.8 (16.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 49 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_sysclk:the_soc_system_cpu_0_cpu_debug_slave_sysclk                                                      ; soc_system_cpu_0_cpu_debug_slave_sysclk                  ; soc_system   ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_sysclk:the_soc_system_cpu_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                                  ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_sysclk:the_soc_system_cpu_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                                  ; work         ;
;                   |soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|                                       ; 31.7 (30.8)          ; 35.2 (34.0)                      ; 3.5 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 47 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck                                                            ; soc_system_cpu_0_cpu_debug_slave_tck                     ; soc_system   ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                                  ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0.3 (0.3)            ; 0.6 (0.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                                  ; work         ;
;                |soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|                                        ; 6.8 (6.8)            ; 8.2 (8.2)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg                                                                                                                                                ; soc_system_cpu_0_cpu_nios2_avalon_reg                    ; soc_system   ;
;                |soc_system_cpu_0_cpu_nios2_oci_break:the_soc_system_cpu_0_cpu_nios2_oci_break|                                          ; 0.5 (0.5)            ; 12.2 (12.2)                      ; 11.7 (11.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_break:the_soc_system_cpu_0_cpu_nios2_oci_break                                                                                                                                                  ; soc_system_cpu_0_cpu_nios2_oci_break                     ; soc_system   ;
;                |soc_system_cpu_0_cpu_nios2_oci_debug:the_soc_system_cpu_0_cpu_nios2_oci_debug|                                          ; 4.9 (4.4)            ; 5.8 (5.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 10 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_debug:the_soc_system_cpu_0_cpu_nios2_oci_debug                                                                                                                                                  ; soc_system_cpu_0_cpu_nios2_oci_debug                     ; soc_system   ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_debug:the_soc_system_cpu_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                              ; altera_std_synchronizer                                  ; work         ;
;                |soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem|                                                ; 46.3 (46.3)          ; 49.0 (49.0)                      ; 3.2 (3.2)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 85 (85)             ; 58 (58)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem                                                                                                                                                        ; soc_system_cpu_0_cpu_nios2_ocimem                        ; soc_system   ;
;                   |soc_system_cpu_0_cpu_ociram_sp_ram_module:soc_system_cpu_0_cpu_ociram_sp_ram|                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem|soc_system_cpu_0_cpu_ociram_sp_ram_module:soc_system_cpu_0_cpu_ociram_sp_ram                                                                           ; soc_system_cpu_0_cpu_ociram_sp_ram_module                ; soc_system   ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem|soc_system_cpu_0_cpu_ociram_sp_ram_module:soc_system_cpu_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                               ; work         ;
;                         |altsyncram_qid1:auto_generated|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem|soc_system_cpu_0_cpu_ociram_sp_ram_module:soc_system_cpu_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                                          ; work         ;
;             |soc_system_cpu_0_cpu_register_bank_a_module:soc_system_cpu_0_cpu_register_bank_a|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_register_bank_a_module:soc_system_cpu_0_cpu_register_bank_a                                                                                                                                                                                                                 ; soc_system_cpu_0_cpu_register_bank_a_module              ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_register_bank_a_module:soc_system_cpu_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                       ; altsyncram                                               ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_register_bank_a_module:soc_system_cpu_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                        ; altsyncram_voi1                                          ; work         ;
;             |soc_system_cpu_0_cpu_register_bank_b_module:soc_system_cpu_0_cpu_register_bank_b|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_register_bank_b_module:soc_system_cpu_0_cpu_register_bank_b                                                                                                                                                                                                                 ; soc_system_cpu_0_cpu_register_bank_b_module              ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_register_bank_b_module:soc_system_cpu_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                       ; altsyncram                                               ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_register_bank_b_module:soc_system_cpu_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                        ; altsyncram_voi1                                          ; work         ;
;       |soc_system_cpu_1:cpu_1|                                                                                                          ; 1136.7 (11.7)        ; 1338.8 (11.9)                    ; 223.8 (0.3)                                       ; 21.7 (0.2)                       ; 0.0 (0.0)            ; 1604 (1)            ; 1756 (41)                 ; 0 (0)         ; 64256             ; 13    ; 3          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1                                                                                                                                                                                                                                                                                                                           ; soc_system_cpu_1                                         ; soc_system   ;
;          |soc_system_cpu_1_cpu:cpu|                                                                                                     ; 1125.0 (996.1)       ; 1326.9 (1164.3)                  ; 223.5 (189.7)                                     ; 21.5 (21.5)                      ; 0.0 (0.0)            ; 1603 (1430)         ; 1715 (1435)               ; 0 (0)         ; 64256             ; 13    ; 3          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu                                                                                                                                                                                                                                                                                                  ; soc_system_cpu_1_cpu                                     ; soc_system   ;
;             |soc_system_cpu_1_cpu_bht_module:soc_system_cpu_1_cpu_bht|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_bht_module:soc_system_cpu_1_cpu_bht                                                                                                                                                                                                                                         ; soc_system_cpu_1_cpu_bht_module                          ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_bht_module:soc_system_cpu_1_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                               ; work         ;
;                   |altsyncram_pdj1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_bht_module:soc_system_cpu_1_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                                ; altsyncram_pdj1                                          ; work         ;
;             |soc_system_cpu_1_cpu_dc_data_module:soc_system_cpu_1_cpu_dc_data|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_dc_data_module:soc_system_cpu_1_cpu_dc_data                                                                                                                                                                                                                                 ; soc_system_cpu_1_cpu_dc_data_module                      ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_dc_data_module:soc_system_cpu_1_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                               ; work         ;
;                   |altsyncram_4kl1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_dc_data_module:soc_system_cpu_1_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated                                                                                                                                                                        ; altsyncram_4kl1                                          ; work         ;
;             |soc_system_cpu_1_cpu_dc_tag_module:soc_system_cpu_1_cpu_dc_tag|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_dc_tag_module:soc_system_cpu_1_cpu_dc_tag                                                                                                                                                                                                                                   ; soc_system_cpu_1_cpu_dc_tag_module                       ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_dc_tag_module:soc_system_cpu_1_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                         ; altsyncram                                               ; work         ;
;                   |altsyncram_jpi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_dc_tag_module:soc_system_cpu_1_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_jpi1:auto_generated                                                                                                                                                                          ; altsyncram_jpi1                                          ; work         ;
;             |soc_system_cpu_1_cpu_dc_victim_module:soc_system_cpu_1_cpu_dc_victim|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_dc_victim_module:soc_system_cpu_1_cpu_dc_victim                                                                                                                                                                                                                             ; soc_system_cpu_1_cpu_dc_victim_module                    ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_dc_victim_module:soc_system_cpu_1_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                               ; work         ;
;                   |altsyncram_baj1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_dc_victim_module:soc_system_cpu_1_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                    ; altsyncram_baj1                                          ; work         ;
;             |soc_system_cpu_1_cpu_ic_data_module:soc_system_cpu_1_cpu_ic_data|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_ic_data_module:soc_system_cpu_1_cpu_ic_data                                                                                                                                                                                                                                 ; soc_system_cpu_1_cpu_ic_data_module                      ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_ic_data_module:soc_system_cpu_1_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                               ; work         ;
;                   |altsyncram_spj1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_ic_data_module:soc_system_cpu_1_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                        ; altsyncram_spj1                                          ; work         ;
;             |soc_system_cpu_1_cpu_ic_tag_module:soc_system_cpu_1_cpu_ic_tag|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2944              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_ic_tag_module:soc_system_cpu_1_cpu_ic_tag                                                                                                                                                                                                                                   ; soc_system_cpu_1_cpu_ic_tag_module                       ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2944              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_ic_tag_module:soc_system_cpu_1_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                         ; altsyncram                                               ; work         ;
;                   |altsyncram_pgj1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2944              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_ic_tag_module:soc_system_cpu_1_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_pgj1:auto_generated                                                                                                                                                                          ; altsyncram_pgj1                                          ; work         ;
;             |soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell                                                                                                                                                                                                                                ; soc_system_cpu_1_cpu_mult_cell                           ; soc_system   ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                             ; altera_mult_add                                          ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated                                                                                                                                                         ; altera_mult_add_37p2                                     ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                ; altera_mult_add_rtl                                      ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                       ; ama_multiplier_function                                  ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                             ; altera_mult_add                                          ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated                                                                                                                                                         ; altera_mult_add_37p2                                     ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                ; altera_mult_add_rtl                                      ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                       ; ama_multiplier_function                                  ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                             ; altera_mult_add                                          ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated                                                                                                                                                         ; altera_mult_add_37p2                                     ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                ; altera_mult_add_rtl                                      ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                       ; ama_multiplier_function                                  ; work         ;
;             |soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|                                                         ; 128.8 (30.8)         ; 162.6 (32.3)                     ; 33.7 (1.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 173 (5)             ; 280 (82)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci                                                                                                                                                                                                                                ; soc_system_cpu_1_cpu_nios2_oci                           ; soc_system   ;
;                |soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|                                  ; 39.3 (0.0)           ; 57.3 (0.0)                       ; 18.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (0)              ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper                                                                                                                                          ; soc_system_cpu_1_cpu_debug_slave_wrapper                 ; soc_system   ;
;                   |sld_virtual_jtag_basic:soc_system_cpu_1_cpu_debug_slave_phy|                                                         ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_system_cpu_1_cpu_debug_slave_phy                                                                              ; sld_virtual_jtag_basic                                   ; work         ;
;                   |soc_system_cpu_1_cpu_debug_slave_sysclk:the_soc_system_cpu_1_cpu_debug_slave_sysclk|                                 ; 5.3 (4.8)            ; 22.3 (21.0)                      ; 17.1 (16.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 49 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_sysclk:the_soc_system_cpu_1_cpu_debug_slave_sysclk                                                      ; soc_system_cpu_1_cpu_debug_slave_sysclk                  ; soc_system   ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_sysclk:the_soc_system_cpu_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                                  ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0.3 (0.3)            ; 0.6 (0.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_sysclk:the_soc_system_cpu_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                                  ; work         ;
;                   |soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|                                       ; 32.7 (31.7)          ; 33.7 (32.4)                      ; 1.0 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 47 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck                                                            ; soc_system_cpu_1_cpu_debug_slave_tck                     ; soc_system   ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                                  ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                                  ; work         ;
;                |soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|                                        ; 5.1 (5.1)            ; 6.6 (6.6)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg                                                                                                                                                ; soc_system_cpu_1_cpu_nios2_avalon_reg                    ; soc_system   ;
;                |soc_system_cpu_1_cpu_nios2_oci_break:the_soc_system_cpu_1_cpu_nios2_oci_break|                                          ; 1.3 (1.3)            ; 13.0 (13.0)                      ; 11.7 (11.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_break:the_soc_system_cpu_1_cpu_nios2_oci_break                                                                                                                                                  ; soc_system_cpu_1_cpu_nios2_oci_break                     ; soc_system   ;
;                |soc_system_cpu_1_cpu_nios2_oci_debug:the_soc_system_cpu_1_cpu_nios2_oci_debug|                                          ; 4.6 (4.1)            ; 5.8 (5.0)                        ; 1.2 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 10 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_debug:the_soc_system_cpu_1_cpu_nios2_oci_debug                                                                                                                                                  ; soc_system_cpu_1_cpu_nios2_oci_debug                     ; soc_system   ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_debug:the_soc_system_cpu_1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                              ; altera_std_synchronizer                                  ; work         ;
;                |soc_system_cpu_1_cpu_nios2_ocimem:the_soc_system_cpu_1_cpu_nios2_ocimem|                                                ; 47.6 (47.6)          ; 47.6 (47.6)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 85 (85)             ; 52 (52)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_ocimem:the_soc_system_cpu_1_cpu_nios2_ocimem                                                                                                                                                        ; soc_system_cpu_1_cpu_nios2_ocimem                        ; soc_system   ;
;                   |soc_system_cpu_1_cpu_ociram_sp_ram_module:soc_system_cpu_1_cpu_ociram_sp_ram|                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_ocimem:the_soc_system_cpu_1_cpu_nios2_ocimem|soc_system_cpu_1_cpu_ociram_sp_ram_module:soc_system_cpu_1_cpu_ociram_sp_ram                                                                           ; soc_system_cpu_1_cpu_ociram_sp_ram_module                ; soc_system   ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_ocimem:the_soc_system_cpu_1_cpu_nios2_ocimem|soc_system_cpu_1_cpu_ociram_sp_ram_module:soc_system_cpu_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                               ; work         ;
;                         |altsyncram_qid1:auto_generated|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_ocimem:the_soc_system_cpu_1_cpu_nios2_ocimem|soc_system_cpu_1_cpu_ociram_sp_ram_module:soc_system_cpu_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                                          ; work         ;
;             |soc_system_cpu_1_cpu_register_bank_a_module:soc_system_cpu_1_cpu_register_bank_a|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_register_bank_a_module:soc_system_cpu_1_cpu_register_bank_a                                                                                                                                                                                                                 ; soc_system_cpu_1_cpu_register_bank_a_module              ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_register_bank_a_module:soc_system_cpu_1_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                       ; altsyncram                                               ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_register_bank_a_module:soc_system_cpu_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                        ; altsyncram_voi1                                          ; work         ;
;             |soc_system_cpu_1_cpu_register_bank_b_module:soc_system_cpu_1_cpu_register_bank_b|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_register_bank_b_module:soc_system_cpu_1_cpu_register_bank_b                                                                                                                                                                                                                 ; soc_system_cpu_1_cpu_register_bank_b_module              ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_register_bank_b_module:soc_system_cpu_1_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                       ; altsyncram                                               ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_register_bank_b_module:soc_system_cpu_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                        ; altsyncram_voi1                                          ; work         ;
;       |soc_system_cpu_1_custom_instruction_master_comb_xconnect:cpu_1_custom_instruction_master_comb_xconnect|                          ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1_custom_instruction_master_comb_xconnect:cpu_1_custom_instruction_master_comb_xconnect                                                                                                                                                                                                                                           ; soc_system_cpu_1_custom_instruction_master_comb_xconnect ; soc_system   ;
;       |soc_system_jtag_uart_0:jtag_uart_0|                                                                                              ; 60.2 (15.7)          ; 72.8 (17.9)                      ; 12.6 (2.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 116 (34)            ; 107 (13)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                               ; soc_system_jtag_uart_0                                   ; soc_system   ;
;          |alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|                                                                   ; 20.0 (20.0)          ; 29.8 (29.8)                      ; 9.8 (9.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                    ; alt_jtag_atlantic                                        ; work         ;
;          |soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|                                                          ; 12.5 (0.0)           ; 12.9 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                           ; soc_system_jtag_uart_0_scfifo_r                          ; soc_system   ;
;             |scfifo:rfifo|                                                                                                              ; 12.5 (0.0)           ; 12.9 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                              ; scfifo                                                   ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 12.5 (0.0)           ; 12.9 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                   ; scfifo_3291                                              ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 12.5 (0.0)           ; 12.9 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                              ; a_dpfifo_5771                                            ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 6.5 (3.5)            ; 6.9 (3.9)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 8 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                      ; a_fefifo_7cf                                             ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                 ; cntr_vg7                                                 ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                      ; altsyncram_7pu1                                          ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                        ; cntr_jgb                                                 ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                              ; cntr_jgb                                                 ; work         ;
;          |soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|                                                          ; 11.9 (0.0)           ; 12.1 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                           ; soc_system_jtag_uart_0_scfifo_w                          ; soc_system   ;
;             |scfifo:wfifo|                                                                                                              ; 11.9 (0.0)           ; 12.1 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                              ; scfifo                                                   ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 11.9 (0.0)           ; 12.1 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                   ; scfifo_3291                                              ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 11.9 (0.0)           ; 12.1 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                              ; a_dpfifo_5771                                            ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 5.9 (2.9)            ; 6.1 (3.1)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 10 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                      ; a_fefifo_7cf                                             ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                 ; cntr_vg7                                                 ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                      ; altsyncram_7pu1                                          ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                        ; cntr_jgb                                                 ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                              ; cntr_jgb                                                 ; work         ;
;       |soc_system_jtag_uart_0:jtag_uart_1|                                                                                              ; 60.9 (15.7)          ; 74.9 (18.4)                      ; 14.0 (2.7)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 117 (34)            ; 110 (13)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1                                                                                                                                                                                                                                                                                                               ; soc_system_jtag_uart_0                                   ; soc_system   ;
;          |alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|                                                                   ; 20.8 (20.8)          ; 31.5 (31.5)                      ; 10.7 (10.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (35)             ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                    ; alt_jtag_atlantic                                        ; work         ;
;          |soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|                                                          ; 12.3 (0.0)           ; 12.5 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                           ; soc_system_jtag_uart_0_scfifo_r                          ; soc_system   ;
;             |scfifo:rfifo|                                                                                                              ; 12.3 (0.0)           ; 12.5 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                              ; scfifo                                                   ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 12.3 (0.0)           ; 12.5 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                   ; scfifo_3291                                              ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 12.3 (0.0)           ; 12.5 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                              ; a_dpfifo_5771                                            ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 6.3 (3.3)            ; 6.5 (3.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 10 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                      ; a_fefifo_7cf                                             ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                 ; cntr_vg7                                                 ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                      ; altsyncram_7pu1                                          ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                        ; cntr_jgb                                                 ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                              ; cntr_jgb                                                 ; work         ;
;          |soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|                                                          ; 12.1 (0.0)           ; 12.5 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                           ; soc_system_jtag_uart_0_scfifo_w                          ; soc_system   ;
;             |scfifo:wfifo|                                                                                                              ; 12.1 (0.0)           ; 12.5 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                              ; scfifo                                                   ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 12.1 (0.0)           ; 12.5 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                   ; scfifo_3291                                              ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 12.1 (0.0)           ; 12.5 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                              ; a_dpfifo_5771                                            ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 6.1 (3.1)            ; 6.5 (3.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 9 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                      ; a_fefifo_7cf                                             ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                 ; cntr_vg7                                                 ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                      ; altsyncram_7pu1                                          ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                        ; cntr_jgb                                                 ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                              ; cntr_jgb                                                 ; work         ;
;       |soc_system_mm_interconnect_0:mm_interconnect_0|                                                                                  ; 711.1 (0.0)          ; 1001.6 (0.0)                     ; 296.6 (0.0)                                       ; 6.1 (0.0)                        ; 0.0 (0.0)            ; 1267 (0)            ; 1310 (0)                  ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                   ; soc_system_mm_interconnect_0                             ; soc_system   ;
;          |altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|                                                              ; 1.9 (1.9)            ; 2.0 (2.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                    ; soc_system   ;
;          |altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|                                         ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                    ; soc_system   ;
;          |altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|                                                                   ; 6.3 (6.3)            ; 6.7 (6.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                    ; soc_system   ;
;          |altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|                                                                   ; 5.5 (5.5)            ; 6.6 (6.6)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                    ; soc_system   ;
;          |altera_avalon_sc_fifo:hw_accelerator_0_as_agent_rsp_fifo|                                                                     ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_accelerator_0_as_agent_rsp_fifo                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                    ; soc_system   ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                    ; soc_system   ;
;          |altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 1.8 (1.8)            ; 1.9 (1.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                    ; soc_system   ;
;          |altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|                                                      ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                                    ; soc_system   ;
;          |altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|                                                        ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                                    ; soc_system   ;
;          |altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_receiver_agent_rsp_fifo|                                                      ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_receiver_agent_rsp_fifo                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                                    ; soc_system   ;
;          |altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_sender_agent_rsp_fifo|                                                        ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_1_avmm_msg_sender_agent_rsp_fifo                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                                    ; soc_system   ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 6.2 (6.2)            ; 6.3 (6.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                    ; soc_system   ;
;          |altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|                                                                      ; 5.7 (5.7)            ; 6.1 (6.1)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                                    ; soc_system   ;
;          |altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|                                              ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                    ; soc_system   ;
;          |altera_avalon_sc_fifo:parallel_port_1_avalon_parallel_port_slave_agent_rsp_fifo|                                              ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_1_avalon_parallel_port_slave_agent_rsp_fifo                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                    ; soc_system   ;
;          |altera_avalon_sc_fifo:parallel_port_2_avalon_parallel_port_slave_agent_rsp_fifo|                                              ; 2.8 (2.8)            ; 3.3 (3.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_2_avalon_parallel_port_slave_agent_rsp_fifo                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                    ; soc_system   ;
;          |altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|                                                     ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                    ; soc_system   ;
;          |altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo|                                                     ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_1_control_slave_agent_rsp_fifo                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                    ; soc_system   ;
;          |altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|                                                                                ; 3.8 (3.8)            ; 4.0 (4.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                    ; soc_system   ;
;          |altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo|                                                                 ; 10.3 (10.3)          ; 10.3 (10.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 10 (10)                   ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                    ; soc_system   ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                 ; altsyncram                                               ; work         ;
;                |altsyncram_40n1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated                                                                                                                                                                                  ; altsyncram_40n1                                          ; work         ;
;          |altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|                                                                   ; 40.4 (40.4)          ; 45.4 (45.4)                      ; 5.0 (5.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 81 (81)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                    ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 12.4 (0.0)           ; 63.7 (0.0)                       ; 51.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 140 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser                 ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 12.4 (11.9)          ; 63.7 (62.5)                      ; 51.3 (50.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 140 (136)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                         ; altera_avalon_st_clock_crosser                           ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                    ; altera_std_synchronizer_nocut                            ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                    ; altera_std_synchronizer_nocut                            ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 6.7 (0.0)            ; 66.7 (0.0)                       ; 59.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 144 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                              ; altera_avalon_st_handshake_clock_crosser                 ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 6.7 (5.6)            ; 66.7 (65.7)                      ; 59.9 (60.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 144 (140)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                     ; altera_avalon_st_clock_crosser                           ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                ; altera_std_synchronizer_nocut                            ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                ; altera_std_synchronizer_nocut                            ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 8.7 (0.0)            ; 67.2 (0.0)                       ; 58.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 145 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                              ; altera_avalon_st_handshake_clock_crosser                 ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 8.7 (7.6)            ; 67.2 (65.7)                      ; 58.6 (58.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 145 (141)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                     ; altera_avalon_st_clock_crosser                           ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                ; altera_std_synchronizer_nocut                            ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                ; altera_std_synchronizer_nocut                            ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 11.3 (0.0)           ; 26.8 (0.0)                       ; 15.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 70 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                              ; altera_avalon_st_handshake_clock_crosser                 ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 11.3 (10.3)          ; 26.8 (25.5)                      ; 15.4 (15.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 70 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                     ; altera_avalon_st_clock_crosser                           ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                ; altera_std_synchronizer_nocut                            ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                ; altera_std_synchronizer_nocut                            ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_004|                                                                         ; 12.1 (0.0)           ; 28.8 (0.0)                       ; 16.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                                                              ; altera_avalon_st_handshake_clock_crosser                 ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 12.1 (11.0)          ; 28.8 (27.0)                      ; 16.7 (16.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 72 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                     ; altera_avalon_st_clock_crosser                           ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                ; altera_std_synchronizer_nocut                            ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                ; altera_std_synchronizer_nocut                            ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_005|                                                                         ; 2.3 (0.0)            ; 31.1 (0.0)                       ; 28.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 73 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                                                              ; altera_avalon_st_handshake_clock_crosser                 ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 2.3 (1.6)            ; 31.1 (29.5)                      ; 28.8 (27.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 73 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                     ; altera_avalon_st_clock_crosser                           ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                ; altera_std_synchronizer_nocut                            ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                ; altera_std_synchronizer_nocut                            ; soc_system   ;
;          |altera_merlin_master_agent:cpu_0_data_master_agent|                                                                           ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent                                                                                                                                                                                                                                                ; altera_merlin_master_agent                               ; soc_system   ;
;          |altera_merlin_master_agent:cpu_1_data_master_agent|                                                                           ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_data_master_agent                                                                                                                                                                                                                                                ; altera_merlin_master_agent                               ; soc_system   ;
;          |altera_merlin_master_translator:hw_accelerator_0_avalon_master_translator|                                                    ; 1.6 (1.6)            ; 1.8 (1.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:hw_accelerator_0_avalon_master_translator                                                                                                                                                                                                                         ; altera_merlin_master_translator                          ; soc_system   ;
;          |altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|                                              ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent                                                                                                                                                                                                                   ; altera_merlin_slave_agent                                ; soc_system   ;
;          |altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent|                                                                        ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                                ; soc_system   ;
;          |altera_merlin_slave_agent:hw_accelerator_0_as_agent|                                                                          ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hw_accelerator_0_as_agent                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                                ; soc_system   ;
;          |altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent                                                                                                                                                                                                                                ; altera_merlin_slave_agent                                ; soc_system   ;
;          |altera_merlin_slave_agent:mailbox_simple_1_avmm_msg_receiver_agent|                                                           ; 2.2 (2.2)            ; 2.3 (2.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_1_avmm_msg_receiver_agent                                                                                                                                                                                                                                ; altera_merlin_slave_agent                                ; soc_system   ;
;          |altera_merlin_slave_agent:pio_2_s1_agent|                                                                                     ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_2_s1_agent                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                                ; soc_system   ;
;          |altera_merlin_slave_agent:sdram_controller_2_s1_agent|                                                                        ; 10.8 (6.8)           ; 11.0 (6.9)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (13)             ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_2_s1_agent                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                                ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 4.1 (4.1)            ; 4.1 (4.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                               ; altera_merlin_burst_uncompressor                         ; soc_system   ;
;          |altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator|                                                         ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator                                                                                                                                                                                                                              ; altera_merlin_slave_translator                           ; soc_system   ;
;          |altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator|                                    ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator                                                                                                                                                                                                         ; altera_merlin_slave_translator                           ; soc_system   ;
;          |altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator|                                                              ; 10.3 (10.3)          ; 12.3 (12.3)                      ; 2.3 (2.3)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                           ; soc_system   ;
;          |altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator|                                                              ; 7.7 (7.7)            ; 12.3 (12.3)                      ; 4.8 (4.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                           ; soc_system   ;
;          |altera_merlin_slave_translator:hw_accelerator_0_as_translator|                                                                ; 12.8 (12.8)          ; 13.1 (13.1)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hw_accelerator_0_as_translator                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                           ; soc_system   ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 8.3 (8.3)            ; 8.6 (8.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                           ; altera_merlin_slave_translator                           ; soc_system   ;
;          |altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|                                                      ; 7.8 (7.8)            ; 8.3 (8.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator                                                                                                                                                                                                                           ; altera_merlin_slave_translator                           ; soc_system   ;
;          |altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator|                                                 ; 10.8 (10.8)          ; 11.8 (11.8)                      ; 1.1 (1.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 5 (5)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator                                                                                                                                                                                                                      ; altera_merlin_slave_translator                           ; soc_system   ;
;          |altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator|                                                   ; 9.2 (9.2)            ; 8.8 (8.8)                        ; 0.2 (0.2)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator                                                                                                                                                                                                                        ; altera_merlin_slave_translator                           ; soc_system   ;
;          |altera_merlin_slave_translator:mailbox_simple_1_avmm_msg_receiver_translator|                                                 ; 11.4 (11.4)          ; 12.6 (12.6)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_1_avmm_msg_receiver_translator                                                                                                                                                                                                                      ; altera_merlin_slave_translator                           ; soc_system   ;
;          |altera_merlin_slave_translator:mailbox_simple_1_avmm_msg_sender_translator|                                                   ; 9.9 (9.9)            ; 8.9 (8.9)                        ; 0.0 (0.0)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_1_avmm_msg_sender_translator                                                                                                                                                                                                                        ; altera_merlin_slave_translator                           ; soc_system   ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                           ; soc_system   ;
;          |altera_merlin_slave_translator:onchip_memory_1_s1_translator|                                                                 ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_1_s1_translator                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                           ; soc_system   ;
;          |altera_merlin_slave_translator:parallel_port_0_avalon_parallel_port_slave_translator|                                         ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_port_0_avalon_parallel_port_slave_translator                                                                                                                                                                                                              ; altera_merlin_slave_translator                           ; soc_system   ;
;          |altera_merlin_slave_translator:parallel_port_1_avalon_parallel_port_slave_translator|                                         ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_port_1_avalon_parallel_port_slave_translator                                                                                                                                                                                                              ; altera_merlin_slave_translator                           ; soc_system   ;
;          |altera_merlin_slave_translator:parallel_port_2_avalon_parallel_port_slave_translator|                                         ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_port_2_avalon_parallel_port_slave_translator                                                                                                                                                                                                              ; altera_merlin_slave_translator                           ; soc_system   ;
;          |altera_merlin_slave_translator:performance_counter_0_control_slave_translator|                                                ; 0.7 (0.7)            ; 0.9 (0.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_0_control_slave_translator                                                                                                                                                                                                                     ; altera_merlin_slave_translator                           ; soc_system   ;
;          |altera_merlin_slave_translator:performance_counter_1_control_slave_translator|                                                ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_1_control_slave_translator                                                                                                                                                                                                                     ; altera_merlin_slave_translator                           ; soc_system   ;
;          |altera_merlin_slave_translator:pio_2_s1_translator|                                                                           ; 5.6 (5.6)            ; 6.4 (6.4)                        ; 0.9 (0.9)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 5 (5)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                           ; soc_system   ;
;          |altera_merlin_traffic_limiter:cpu_0_data_master_limiter|                                                                      ; 13.1 (13.1)          ; 13.1 (13.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_data_master_limiter                                                                                                                                                                                                                                           ; altera_merlin_traffic_limiter                            ; soc_system   ;
;          |altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter|                                                               ; 3.4 (3.4)            ; 4.3 (4.3)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter                                                                                                                                                                                                                                    ; altera_merlin_traffic_limiter                            ; soc_system   ;
;          |altera_merlin_traffic_limiter:cpu_1_data_master_limiter|                                                                      ; 12.2 (12.2)          ; 13.0 (13.0)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_data_master_limiter                                                                                                                                                                                                                                           ; altera_merlin_traffic_limiter                            ; soc_system   ;
;          |altera_merlin_traffic_limiter:cpu_1_instruction_master_limiter|                                                               ; 3.9 (3.9)            ; 4.9 (4.9)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_instruction_master_limiter                                                                                                                                                                                                                                    ; altera_merlin_traffic_limiter                            ; soc_system   ;
;          |altera_merlin_width_adapter:sdram_controller_2_s1_cmd_width_adapter|                                                          ; 35.7 (35.7)          ; 40.9 (40.9)                      ; 5.2 (5.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (69)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_cmd_width_adapter                                                                                                                                                                                                                               ; altera_merlin_width_adapter                              ; soc_system   ;
;          |altera_merlin_width_adapter:sdram_controller_2_s1_rsp_width_adapter|                                                          ; 19.3 (19.3)          ; 22.1 (22.1)                      ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (54)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_rsp_width_adapter                                                                                                                                                                                                                               ; altera_merlin_width_adapter                              ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                     ; 11.0 (11.0)          ; 11.3 (11.3)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_0_cmd_demux_001               ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002|                                                                     ; 11.7 (11.7)          ; 13.8 (13.8)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_0_cmd_demux_002               ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_demux_003:cmd_demux_003|                                                                     ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_003:cmd_demux_003                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_0_cmd_demux_003               ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_demux_003:cmd_demux_004|                                                                     ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_003:cmd_demux_004                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_0_cmd_demux_003               ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                 ; 39.2 (34.3)          ; 40.7 (35.3)                      ; 1.5 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 59 (53)             ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_0_cmd_mux                     ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4.8 (4.8)            ; 5.3 (5.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                         ; altera_merlin_arbitrator                                 ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|                                                                         ; 6.9 (5.3)            ; 6.9 (5.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (12)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004                                                                                                                                                                                                                                              ; soc_system_mm_interconnect_0_cmd_mux_004                 ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                 ; altera_merlin_arbitrator                                 ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_008|                                                                         ; 16.6 (14.6)          ; 17.8 (15.8)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (49)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_008                                                                                                                                                                                                                                              ; soc_system_mm_interconnect_0_cmd_mux_004                 ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_008|altera_merlin_arbitrator:arb                                                                                                                                                                                                                 ; altera_merlin_arbitrator                                 ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_009|                                                                         ; 26.1 (24.2)          ; 28.5 (26.6)                      ; 2.5 (2.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 57 (53)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_009                                                                                                                                                                                                                                              ; soc_system_mm_interconnect_0_cmd_mux_004                 ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 1.9 (1.9)            ; 1.9 (1.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_009|altera_merlin_arbitrator:arb                                                                                                                                                                                                                 ; altera_merlin_arbitrator                                 ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_010|                                                                         ; 9.8 (7.5)            ; 9.8 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (18)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_010                                                                                                                                                                                                                                              ; soc_system_mm_interconnect_0_cmd_mux_004                 ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_010|altera_merlin_arbitrator:arb                                                                                                                                                                                                                 ; altera_merlin_arbitrator                                 ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_018|                                                                         ; 18.4 (16.3)          ; 18.6 (16.2)                      ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (50)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_018                                                                                                                                                                                                                                              ; soc_system_mm_interconnect_0_cmd_mux_004                 ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.0 (2.0)            ; 2.3 (2.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_018|altera_merlin_arbitrator:arb                                                                                                                                                                                                                 ; altera_merlin_arbitrator                                 ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_019|                                                                         ; 25.3 (23.1)          ; 26.7 (24.3)                      ; 1.3 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 57 (53)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_019                                                                                                                                                                                                                                              ; soc_system_mm_interconnect_0_cmd_mux_004                 ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_019|altera_merlin_arbitrator:arb                                                                                                                                                                                                                 ; altera_merlin_arbitrator                                 ; soc_system   ;
;          |soc_system_mm_interconnect_0_router_001:router_001|                                                                           ; 14.8 (14.8)          ; 16.9 (16.9)                      ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                ; soc_system_mm_interconnect_0_router_001                  ; soc_system   ;
;          |soc_system_mm_interconnect_0_router_002:router_002|                                                                           ; 14.8 (14.8)          ; 14.8 (14.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                ; soc_system_mm_interconnect_0_router_002                  ; soc_system   ;
;          |soc_system_mm_interconnect_0_router_003:router_003|                                                                           ; 2.0 (2.0)            ; 2.2 (2.2)                        ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                                                                ; soc_system_mm_interconnect_0_router_003                  ; soc_system   ;
;          |soc_system_mm_interconnect_0_router_004:router_004|                                                                           ; 2.0 (2.0)            ; 2.5 (2.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_004:router_004                                                                                                                                                                                                                                                ; soc_system_mm_interconnect_0_router_004                  ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_004|                                                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_004                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_0_rsp_demux_004               ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_008|                                                                     ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_008                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_0_rsp_demux_004               ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_009|                                                                     ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_009                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_0_rsp_demux_004               ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_010|                                                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_010                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_0_rsp_demux_004               ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_018|                                                                     ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_018                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_0_rsp_demux_004               ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_019|                                                                     ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_019                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_0_rsp_demux_004               ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                         ; 63.4 (63.4)          ; 71.9 (71.9)                      ; 9.3 (9.3)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 155 (155)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                              ; soc_system_mm_interconnect_0_rsp_mux_001                 ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002|                                                                         ; 57.3 (57.3)          ; 63.6 (63.6)                      ; 7.8 (7.8)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 150 (150)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                                                              ; soc_system_mm_interconnect_0_rsp_mux_002                 ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003|                                                                         ; 5.5 (5.5)            ; 6.5 (6.5)                        ; 1.3 (1.3)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003                                                                                                                                                                                                                                              ; soc_system_mm_interconnect_0_rsp_mux_003                 ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_004|                                                                         ; 4.7 (4.7)            ; 6.0 (6.0)                        ; 2.3 (2.3)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_004                                                                                                                                                                                                                                              ; soc_system_mm_interconnect_0_rsp_mux_003                 ; soc_system   ;
;       |soc_system_onchip_memory2_0:onchip_memory2_0|                                                                                    ; 34.2 (0.8)           ; 35.8 (0.8)                       ; 2.8 (0.0)                                         ; 1.2 (0.0)                        ; 0.0 (0.0)            ; 38 (2)              ; 2 (0)                     ; 0 (0)         ; 1048576           ; 128   ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                     ; soc_system_onchip_memory2_0                              ; soc_system   ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 33.4 (0.0)           ; 35.0 (0.0)                       ; 2.8 (0.0)                                         ; 1.2 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 2 (0)                     ; 0 (0)         ; 1048576           ; 128   ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                           ; altsyncram                                               ; work         ;
;             |altsyncram_aqn1:auto_generated|                                                                                            ; 33.4 (0.5)           ; 35.0 (1.0)                       ; 2.8 (0.5)                                         ; 1.2 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 2 (2)                     ; 0 (0)         ; 1048576           ; 128   ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_aqn1:auto_generated                                                                                                                                                                                                                                            ; altsyncram_aqn1                                          ; work         ;
;                |decode_8la:decode3|                                                                                                     ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_aqn1:auto_generated|decode_8la:decode3                                                                                                                                                                                                                         ; decode_8la                                               ; work         ;
;                |mux_5hb:mux2|                                                                                                           ; 29.9 (29.9)          ; 31.0 (31.0)                      ; 2.3 (2.3)                                         ; 1.2 (1.2)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_aqn1:auto_generated|mux_5hb:mux2                                                                                                                                                                                                                               ; mux_5hb                                                  ; work         ;
;       |soc_system_onchip_memory_1:onchip_memory_1|                                                                                      ; 36.4 (1.0)           ; 35.3 (1.0)                       ; 0.2 (0.0)                                         ; 1.2 (0.0)                        ; 0.0 (0.0)            ; 38 (2)              ; 2 (0)                     ; 0 (0)         ; 1048576           ; 128   ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_onchip_memory_1:onchip_memory_1                                                                                                                                                                                                                                                                                                       ; soc_system_onchip_memory_1                               ; soc_system   ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 35.4 (0.0)           ; 34.3 (0.0)                       ; 0.2 (0.0)                                         ; 1.2 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 2 (0)                     ; 0 (0)         ; 1048576           ; 128   ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                             ; altsyncram                                               ; work         ;
;             |altsyncram_pon1:auto_generated|                                                                                            ; 35.4 (0.6)           ; 34.3 (1.0)                       ; 0.2 (0.5)                                         ; 1.2 (0.1)                        ; 0.0 (0.0)            ; 36 (0)              ; 2 (2)                     ; 0 (0)         ; 1048576           ; 128   ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_pon1:auto_generated                                                                                                                                                                                                                                              ; altsyncram_pon1                                          ; work         ;
;                |decode_8la:decode3|                                                                                                     ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_pon1:auto_generated|decode_8la:decode3                                                                                                                                                                                                                           ; decode_8la                                               ; work         ;
;                |mux_5hb:mux2|                                                                                                           ; 32.1 (32.1)          ; 31.0 (31.0)                      ; 0.0 (0.0)                                         ; 1.1 (1.1)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_pon1:auto_generated|mux_5hb:mux2                                                                                                                                                                                                                                 ; mux_5hb                                                  ; work         ;
;       |soc_system_parallel_port_0:parallel_port_0|                                                                                      ; 6.1 (6.1)            ; 13.2 (13.2)                      ; 7.1 (7.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_parallel_port_0:parallel_port_0                                                                                                                                                                                                                                                                                                       ; soc_system_parallel_port_0                               ; soc_system   ;
;       |soc_system_parallel_port_0:parallel_port_1|                                                                                      ; 5.3 (5.3)            ; 12.8 (12.8)                      ; 7.4 (7.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_parallel_port_0:parallel_port_1                                                                                                                                                                                                                                                                                                       ; soc_system_parallel_port_0                               ; soc_system   ;
;       |soc_system_parallel_port_0:parallel_port_2|                                                                                      ; 6.7 (6.7)            ; 14.8 (14.8)                      ; 8.1 (8.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_parallel_port_0:parallel_port_2                                                                                                                                                                                                                                                                                                       ; soc_system_parallel_port_0                               ; soc_system   ;
;       |soc_system_performance_counter_0:performance_counter_0|                                                                          ; 350.6 (350.6)        ; 342.0 (342.0)                    ; 6.5 (6.5)                                         ; 15.1 (15.1)                      ; 0.0 (0.0)            ; 635 (635)           ; 495 (495)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_performance_counter_0:performance_counter_0                                                                                                                                                                                                                                                                                           ; soc_system_performance_counter_0                         ; soc_system   ;
;       |soc_system_performance_counter_0:performance_counter_1|                                                                          ; 342.7 (342.7)        ; 337.3 (337.3)                    ; 5.7 (5.7)                                         ; 11.0 (11.0)                      ; 0.0 (0.0)            ; 635 (635)           ; 484 (484)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_performance_counter_0:performance_counter_1                                                                                                                                                                                                                                                                                           ; soc_system_performance_counter_0                         ; soc_system   ;
;       |soc_system_pio_2:pio_2|                                                                                                          ; 19.0 (19.0)          ; 22.1 (22.1)                      ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_pio_2:pio_2                                                                                                                                                                                                                                                                                                                           ; soc_system_pio_2                                         ; soc_system   ;
;       |soc_system_pll_2:pll_2|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_pll_2:pll_2                                                                                                                                                                                                                                                                                                                           ; soc_system_pll_2                                         ; soc_system   ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_pll_2:pll_2|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                   ; altera_pll                                               ; work         ;
;       |soc_system_sdram_controller_2:sdram_controller_2|                                                                                ; 161.0 (121.8)        ; 174.9 (128.4)                    ; 14.3 (6.8)                                        ; 0.5 (0.2)                        ; 0.0 (0.0)            ; 248 (195)           ; 209 (117)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2                                                                                                                                                                                                                                                                                                 ; soc_system_sdram_controller_2                            ; soc_system   ;
;          |soc_system_sdram_controller_2_input_efifo_module:the_soc_system_sdram_controller_2_input_efifo_module|                        ; 39.2 (39.2)          ; 46.6 (46.6)                      ; 7.6 (7.6)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 53 (53)             ; 92 (92)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|soc_system_sdram_controller_2_input_efifo_module:the_soc_system_sdram_controller_2_input_efifo_module                                                                                                                                                                                           ; soc_system_sdram_controller_2_input_efifo_module         ; soc_system   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                            ;
+---------------+----------+------+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name          ; Pin Type ; D1   ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------+----------+------+------+------+----+------+-------+--------+------------------------+--------------------------+
; DRAM_CLK      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FPGA_I2C_SCLK ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_DACDAT    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_XCK       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[0]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[1]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[2]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[3]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[4]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[5]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[6]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[7]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[8]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[9]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[10] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[11] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[12] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_BA[0]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_BA[1]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_CAS_N    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_CS_N     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_LDQM     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_RAS_N    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_UDQM     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_WE_N     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; LEDR[0]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[1]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[2]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[3]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[4]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[5]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[6]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[7]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[8]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[9]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CKE      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; KEY_N[1]      ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY_N[2]      ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY_N[3]      ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[8]         ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[9]         ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; DRAM_DQ[0]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[1]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[2]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[3]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[4]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[5]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[6]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[7]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[8]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[9]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[10]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[11]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[12]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[13]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[14]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[15]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; FPGA_I2C_SDAT ; Bidir    ; --   ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_ADCLRCK   ; Bidir    ; --   ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_BCLK      ; Bidir    ; --   ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_DACLRCK   ; Bidir    ; --   ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[0]     ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[1]     ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[2]     ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[3]     ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[4]     ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[5]     ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[6]     ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[7]     ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[8]     ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[9]     ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[10]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[11]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[12]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[13]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[14]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[15]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[16]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[17]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[18]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[19]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[20]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[21]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[22]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[23]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[24]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[25]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[26]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[27]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[28]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[29]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[30]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[31]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[32]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[33]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[34]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[35]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; KEY_N[0]      ; Input    ; --   ; (0)  ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK_50      ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[5]         ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[0]         ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[1]         ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[2]         ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[3]         ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[4]         ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[6]         ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[7]         ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; AUD_ADCDAT    ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+---------------+----------+------+------+------+----+------+-------+--------+------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                          ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; KEY_N[1]                                                                                                                                                     ;                   ;         ;
; KEY_N[2]                                                                                                                                                     ;                   ;         ;
; KEY_N[3]                                                                                                                                                     ;                   ;         ;
; SW[8]                                                                                                                                                        ;                   ;         ;
; SW[9]                                                                                                                                                        ;                   ;         ;
; DRAM_DQ[0]                                                                                                                                                   ;                   ;         ;
;      - soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|za_data[0]                                                                             ; 0                 ; 0       ;
; DRAM_DQ[1]                                                                                                                                                   ;                   ;         ;
;      - soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|za_data[1]                                                                             ; 0                 ; 0       ;
; DRAM_DQ[2]                                                                                                                                                   ;                   ;         ;
;      - soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|za_data[2]                                                                             ; 0                 ; 0       ;
; DRAM_DQ[3]                                                                                                                                                   ;                   ;         ;
;      - soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|za_data[3]                                                                             ; 0                 ; 0       ;
; DRAM_DQ[4]                                                                                                                                                   ;                   ;         ;
;      - soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|za_data[4]                                                                             ; 0                 ; 0       ;
; DRAM_DQ[5]                                                                                                                                                   ;                   ;         ;
;      - soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|za_data[5]                                                                             ; 0                 ; 0       ;
; DRAM_DQ[6]                                                                                                                                                   ;                   ;         ;
;      - soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|za_data[6]                                                                             ; 0                 ; 0       ;
; DRAM_DQ[7]                                                                                                                                                   ;                   ;         ;
;      - soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|za_data[7]                                                                             ; 0                 ; 0       ;
; DRAM_DQ[8]                                                                                                                                                   ;                   ;         ;
;      - soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|za_data[8]                                                                             ; 0                 ; 0       ;
; DRAM_DQ[9]                                                                                                                                                   ;                   ;         ;
;      - soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|za_data[9]                                                                             ; 0                 ; 0       ;
; DRAM_DQ[10]                                                                                                                                                  ;                   ;         ;
;      - soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|za_data[10]                                                                            ; 0                 ; 0       ;
; DRAM_DQ[11]                                                                                                                                                  ;                   ;         ;
;      - soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|za_data[11]                                                                            ; 0                 ; 0       ;
; DRAM_DQ[12]                                                                                                                                                  ;                   ;         ;
;      - soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|za_data[12]                                                                            ; 0                 ; 0       ;
; DRAM_DQ[13]                                                                                                                                                  ;                   ;         ;
;      - soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|za_data[13]                                                                            ; 0                 ; 0       ;
; DRAM_DQ[14]                                                                                                                                                  ;                   ;         ;
;      - soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|za_data[14]                                                                            ; 0                 ; 0       ;
; DRAM_DQ[15]                                                                                                                                                  ;                   ;         ;
;      - soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|za_data[15]                                                                            ; 0                 ; 0       ;
; FPGA_I2C_SDAT                                                                                                                                                ;                   ;         ;
;      - soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|new_data~0 ; 0                 ; 0       ;
; AUD_ADCLRCK                                                                                                                                                  ;                   ;         ;
;      - soc_system:u0|soc_system_audio_0:audio_0|altera_up_clock_edge:ADC_Left_Right_Clock_Edges|cur_test_clk~feeder                                          ; 1                 ; 0       ;
; AUD_BCLK                                                                                                                                                     ;                   ;         ;
;      - soc_system:u0|soc_system_audio_0:audio_0|altera_up_clock_edge:Bit_Clock_Edges|cur_test_clk~feeder                                                     ; 1                 ; 0       ;
; AUD_DACLRCK                                                                                                                                                  ;                   ;         ;
;      - soc_system:u0|soc_system_audio_0:audio_0|altera_up_clock_edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                 ; 1                 ; 0       ;
; GPIO_0[0]                                                                                                                                                    ;                   ;         ;
; GPIO_0[1]                                                                                                                                                    ;                   ;         ;
; GPIO_0[2]                                                                                                                                                    ;                   ;         ;
; GPIO_0[3]                                                                                                                                                    ;                   ;         ;
; GPIO_0[4]                                                                                                                                                    ;                   ;         ;
; GPIO_0[5]                                                                                                                                                    ;                   ;         ;
; GPIO_0[6]                                                                                                                                                    ;                   ;         ;
; GPIO_0[7]                                                                                                                                                    ;                   ;         ;
; GPIO_0[8]                                                                                                                                                    ;                   ;         ;
; GPIO_0[9]                                                                                                                                                    ;                   ;         ;
; GPIO_0[10]                                                                                                                                                   ;                   ;         ;
; GPIO_0[11]                                                                                                                                                   ;                   ;         ;
; GPIO_0[12]                                                                                                                                                   ;                   ;         ;
; GPIO_0[13]                                                                                                                                                   ;                   ;         ;
; GPIO_0[14]                                                                                                                                                   ;                   ;         ;
; GPIO_0[15]                                                                                                                                                   ;                   ;         ;
; GPIO_0[16]                                                                                                                                                   ;                   ;         ;
; GPIO_0[17]                                                                                                                                                   ;                   ;         ;
; GPIO_0[18]                                                                                                                                                   ;                   ;         ;
; GPIO_0[19]                                                                                                                                                   ;                   ;         ;
; GPIO_0[20]                                                                                                                                                   ;                   ;         ;
; GPIO_0[21]                                                                                                                                                   ;                   ;         ;
; GPIO_0[22]                                                                                                                                                   ;                   ;         ;
; GPIO_0[23]                                                                                                                                                   ;                   ;         ;
; GPIO_0[24]                                                                                                                                                   ;                   ;         ;
; GPIO_0[25]                                                                                                                                                   ;                   ;         ;
; GPIO_0[26]                                                                                                                                                   ;                   ;         ;
; GPIO_0[27]                                                                                                                                                   ;                   ;         ;
; GPIO_0[28]                                                                                                                                                   ;                   ;         ;
; GPIO_0[29]                                                                                                                                                   ;                   ;         ;
; GPIO_0[30]                                                                                                                                                   ;                   ;         ;
; GPIO_0[31]                                                                                                                                                   ;                   ;         ;
; GPIO_0[32]                                                                                                                                                   ;                   ;         ;
; GPIO_0[33]                                                                                                                                                   ;                   ;         ;
; GPIO_0[34]                                                                                                                                                   ;                   ;         ;
; GPIO_0[35]                                                                                                                                                   ;                   ;         ;
; KEY_N[0]                                                                                                                                                     ;                   ;         ;
;      - soc_system:u0|altera_reset_controller:rst_controller_001|merged_reset~0                                                                               ; 1                 ; 0       ;
;      - soc_system:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out           ; 1                 ; 0       ;
;      - soc_system:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]            ; 1                 ; 0       ;
;      - soc_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out           ; 1                 ; 0       ;
;      - soc_system:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]            ; 1                 ; 0       ;
;      - soc_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]            ; 1                 ; 0       ;
;      - soc_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]            ; 1                 ; 0       ;
;      - soc_system:u0|altera_reset_controller:rst_controller|merged_reset~0                                                                                   ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                  ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                     ; 1                 ; 0       ;
;      - soc_system:u0|soc_system_pll_2:pll_2|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                                           ; 0                 ; 0       ;
; CLOCK_50                                                                                                                                                     ;                   ;         ;
; SW[5]                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_pio_2:pio_2|read_mux_out[5]~1                                                                                                ; 1                 ; 0       ;
;      - soc_system:u0|soc_system_pio_2:pio_2|d1_data_in[5]~feeder                                                                                             ; 1                 ; 0       ;
; SW[0]                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_pio_2:pio_2|d1_data_in[0]                                                                                                    ; 0                 ; 0       ;
;      - soc_system:u0|soc_system_pio_2:pio_2|read_mux_out[0]~0                                                                                                ; 0                 ; 0       ;
; SW[1]                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_pio_2:pio_2|d1_data_in[1]                                                                                                    ; 1                 ; 0       ;
;      - soc_system:u0|soc_system_pio_2:pio_2|read_mux_out[1]~7                                                                                                ; 1                 ; 0       ;
; SW[2]                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_pio_2:pio_2|d1_data_in[2]                                                                                                    ; 1                 ; 0       ;
;      - soc_system:u0|soc_system_pio_2:pio_2|read_mux_out[2]~5                                                                                                ; 1                 ; 0       ;
; SW[3]                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_pio_2:pio_2|d1_data_in[3]                                                                                                    ; 1                 ; 0       ;
;      - soc_system:u0|soc_system_pio_2:pio_2|read_mux_out[3]~6                                                                                                ; 1                 ; 0       ;
; SW[4]                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_pio_2:pio_2|d1_data_in[4]                                                                                                    ; 0                 ; 0       ;
;      - soc_system:u0|soc_system_pio_2:pio_2|read_mux_out[4]~2                                                                                                ; 0                 ; 0       ;
; SW[6]                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_pio_2:pio_2|d1_data_in[6]                                                                                                    ; 0                 ; 0       ;
;      - soc_system:u0|soc_system_pio_2:pio_2|read_mux_out[6]~4                                                                                                ; 0                 ; 0       ;
; SW[7]                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_pio_2:pio_2|d1_data_in[7]                                                                                                    ; 0                 ; 0       ;
;      - soc_system:u0|soc_system_pio_2:pio_2|read_mux_out[7]~3                                                                                                ; 0                 ; 0       ;
; AUD_ADCDAT                                                                                                                                                   ;                   ;         ;
;      - soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[0]                                   ; 1                 ; 0       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                       ; Location                  ; Fan-Out ; Usage                                              ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                   ; PIN_AF14                  ; 127     ; Clock                                              ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; KEY_N[0]                                                                                                                                                                                                                                                                                                                                                   ; PIN_AA14                  ; 11      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3             ; 521     ; Clock                                              ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3             ; 39      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|BITP7563_0                                                                                                                                                                                                                                        ; MLABCELL_X28_Y5_N12       ; 22      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_0                                                                                                                                                                                                                                        ; FF_X42_Y30_N17            ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_1                                                                                                                                                                                                                                        ; FF_X43_Y30_N5             ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_2                                                                                                                                                                                                                                        ; FF_X36_Y29_N59            ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_3                                                                                                                                                                                                                                        ; FF_X36_Y29_N26            ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_4                                                                                                                                                                                                                                        ; FF_X33_Y15_N56            ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_5                                                                                                                                                                                                                                        ; FF_X34_Y15_N2             ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_6                                                                                                                                                                                                                                        ; FF_X33_Y15_N26            ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_7                                                                                                                                                                                                                                        ; FF_X33_Y7_N38             ; 22      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|BMIN0175[0]                                                                                                                                                                                                                     ; FF_X28_Y5_N44             ; 20      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|\BWHK8171:14:QXXQ6833_1                                                                                                                                                                                                                           ; LABCELL_X42_Y30_N15       ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|JAQF4326~0                                                                                                                                                                                                                                                                                    ; MLABCELL_X28_Y9_N42       ; 11      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]~0                                                                                                                                                                                                                                                                                 ; LABCELL_X31_Y8_N15        ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|SQHZ7915_2                                                                                                                                                                                                                                                                                                      ; FF_X30_Y9_N44             ; 2       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                                     ; FF_X30_Y9_N59             ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|comb~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X31_Y8_N51        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|dr_scan                                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y8_N3         ; 1       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0                                                                                                                                                                                                                                                                                                     ; LABCELL_X30_Y9_N42        ; 4       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~1                                                                                                                                                                                                                                                                                                     ; LABCELL_X30_Y9_N36        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|sdr                                                                                                                                                                                                                                                                                                             ; LABCELL_X30_Y9_N12        ; 12      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                   ; FF_X30_Y11_N47            ; 142     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3                      ; LABCELL_X31_Y9_N45        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                        ; MLABCELL_X28_Y9_N24       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                           ; FF_X30_Y11_N2             ; 37      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0           ; LABCELL_X31_Y11_N30       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4                           ; LABCELL_X29_Y11_N21       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8                           ; LABCELL_X29_Y11_N18       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]~19                          ; LABCELL_X29_Y11_N6        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][0]~22                          ; LABCELL_X29_Y11_N9        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][4]                             ; FF_X28_Y10_N38            ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][7]                             ; FF_X28_Y10_N26            ; 23      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]~16                           ; LABCELL_X31_Y11_N9        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7                             ; LABCELL_X30_Y10_N48       ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~8                             ; LABCELL_X30_Y10_N18       ; 8       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1              ; MLABCELL_X28_Y9_N3        ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                ; LABCELL_X31_Y12_N12       ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                      ; LABCELL_X30_Y11_N6        ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3                    ; MLABCELL_X28_Y11_N27      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6                    ; MLABCELL_X28_Y11_N24      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][0]~15                   ; LABCELL_X29_Y11_N54       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][0]~18                   ; LABCELL_X29_Y11_N57       ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~2      ; MLABCELL_X28_Y9_N15       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~1 ; MLABCELL_X28_Y9_N0        ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]        ; FF_X30_Y6_N20             ; 16      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]       ; FF_X31_Y9_N50             ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]        ; FF_X31_Y12_N47            ; 99      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]        ; FF_X31_Y9_N32             ; 112     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                 ; LABCELL_X31_Y9_N39        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                       ; FF_X30_Y6_N2              ; 111     ; Async. clear, Clock enable                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                     ; LABCELL_X31_Y11_N0        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[0]~1                                                                                                                      ; LABCELL_X27_Y6_N6         ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[1]~0                                                                                                                      ; LABCELL_X27_Y6_N9         ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                                                                       ; FF_X25_Y8_N23             ; 15      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                    ; FF_X27_Y6_N13             ; 5       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|cdr~0                                                                                                                                                                                                                                          ; LABCELL_X24_Y8_N36        ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                   ; LABCELL_X27_Y6_N30        ; 22      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                    ; MLABCELL_X25_Y8_N15       ; 33      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                    ; MLABCELL_X25_Y8_N51       ; 33      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                      ; FF_X30_Y10_N59            ; 109     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr                                                                                                                                                                                                                                            ; LABCELL_X24_Y8_N42        ; 15      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]~1                                                                                                                                                                                             ; MLABCELL_X25_Y8_N24       ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]~1                                                                                                                                                                                        ; LABCELL_X24_Y6_N51        ; 8       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~0                                                                                                                                                                                 ; LABCELL_X23_Y8_N15        ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                  ; LABCELL_X23_Y8_N57        ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~0                                                                                                                                                                                 ; LABCELL_X27_Y6_N45        ; 23      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0                                                                                                                                                      ; LABCELL_X30_Y7_N27        ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                            ; LABCELL_X24_Y7_N24        ; 7       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_b7i:auto_generated|cout_actual                                                                 ; LABCELL_X24_Y7_N15        ; 2       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|cout_actual                                                                                ; LABCELL_X30_Y7_N54        ; 4       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|cout_actual                                                                                   ; MLABCELL_X25_Y8_N18       ; 1       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                                                                                             ; LABCELL_X24_Y7_N30        ; 5       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                  ; LABCELL_X24_Y7_N54        ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset                                                                                                                                         ; LABCELL_X24_Y7_N27        ; 1       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena                                                                                                                                      ; LABCELL_X30_Y7_N57        ; 5       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load                                                                                                                                         ; LABCELL_X30_Y7_N30        ; 14      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]~5                                                                                                                                                                                                             ; LABCELL_X29_Y8_N54        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]~1                                                                                                                                                                                                        ; LABCELL_X27_Y8_N33        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                                                                          ; MLABCELL_X28_Y8_N36       ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]~0                                                                                                                                                                                                                          ; MLABCELL_X25_Y8_N6        ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_calc_reset                                                                                                                                                                                                                         ; LABCELL_X24_Y8_N6         ; 13      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~0                                                                                                                                                                                                                     ; LABCELL_X24_Y8_N9         ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                              ; LABCELL_X30_Y7_N33        ; 30      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|AM_address[13]~0                                                                                                                                                                                                                                                                                             ; LABCELL_X48_Y17_N6        ; 26      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|AM_address[16]~1                                                                                                                                                                                                                                                                                             ; MLABCELL_X47_Y18_N6       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|AS_readdata[12]~1                                                                                                                                                                                                                                                                                            ; LABCELL_X56_Y19_N57       ; 30      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|AS_readdata[31]~0                                                                                                                                                                                                                                                                                            ; MLABCELL_X59_Y20_N9       ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|StartAddrRead_Reg[31]~0                                                                                                                                                                                                                                                                                      ; LABCELL_X62_Y22_N57       ; 40      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|StartAddrWrite_Reg[31]~0                                                                                                                                                                                                                                                                                     ; LABCELL_X62_Y22_N48       ; 38      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|State.Finish_Write                                                                                                                                                                                                                                                                                           ; FF_X48_Y17_N20            ; 66      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|State.Idle                                                                                                                                                                                                                                                                                                   ; FF_X48_Y17_N41            ; 37      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|State.Init_Write                                                                                                                                                                                                                                                                                             ; FF_X48_Y17_N38            ; 98      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|State.Operation                                                                                                                                                                                                                                                                                              ; FF_X50_Y17_N53            ; 35      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|VolumeMode_Reg                                                                                                                                                                                                                                                                                               ; FF_X62_Y22_N38            ; 34      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|WideOr11~0                                                                                                                                                                                                                                                                                                   ; LABCELL_X48_Y17_N9        ; 38      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|WordCount_Reg[31]~0                                                                                                                                                                                                                                                                                          ; LABCELL_X62_Y22_N21       ; 40      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|iCurrentAddrWrite[23]~0                                                                                                                                                                                                                                                                                      ; LABCELL_X48_Y17_N24       ; 59      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|HW_accelerator:hw_accelerator_0|iInData[31]~0                                                                                                                                                                                                                                                                                                ; LABCELL_X50_Y17_N48       ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_avalon_mailbox:mailbox_simple_0|command_comb~1                                                                                                                                                                                                                                                                                        ; LABCELL_X42_Y21_N15       ; 43      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_avalon_mailbox:mailbox_simple_0|pointer_comb~0                                                                                                                                                                                                                                                                                        ; LABCELL_X42_Y21_N33       ; 35      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_avalon_mailbox:mailbox_simple_0|rcv_mask~0                                                                                                                                                                                                                                                                                            ; LABCELL_X45_Y22_N9        ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_avalon_mailbox:mailbox_simple_0|snd_mask~0                                                                                                                                                                                                                                                                                            ; LABCELL_X42_Y21_N42       ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_avalon_mailbox:mailbox_simple_0|snd_rd_valid~0                                                                                                                                                                                                                                                                                        ; LABCELL_X42_Y21_N39       ; 35      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_avalon_mailbox:mailbox_simple_1|command_comb~0                                                                                                                                                                                                                                                                                        ; LABCELL_X50_Y21_N21       ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_avalon_mailbox:mailbox_simple_1|pointer_comb~0                                                                                                                                                                                                                                                                                        ; LABCELL_X50_Y21_N33       ; 36      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_avalon_mailbox:mailbox_simple_1|rcv_mask~0                                                                                                                                                                                                                                                                                            ; MLABCELL_X39_Y17_N36      ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_avalon_mailbox:mailbox_simple_1|snd_mask~0                                                                                                                                                                                                                                                                                            ; LABCELL_X50_Y21_N51       ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_avalon_mailbox:mailbox_simple_1|snd_rd_valid~0                                                                                                                                                                                                                                                                                        ; MLABCELL_X47_Y18_N39      ; 35      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller_001|merged_reset~0                                                                                                                                                                                                                                                                                    ; LABCELL_X23_Y22_N3        ; 4       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller_001|r_early_rst                                                                                                                                                                                                                                                                                       ; FF_X36_Y17_N32            ; 131     ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                                        ; FF_X37_Y17_N41            ; 850     ; Async. clear, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                ; FF_X45_Y18_N50            ; 461     ; Async. clear, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                ; FF_X43_Y12_N8             ; 632     ; Async. clear, Async. load, Clock enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller|merged_reset~0                                                                                                                                                                                                                                                                                        ; LABCELL_X51_Y12_N12       ; 3       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                           ; FF_X45_Y16_N14            ; 131     ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                            ; FF_X45_Y16_N35            ; 1281    ; Async. clear, Clock enable, Sync. clear            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0                                                                                                                     ; LABCELL_X40_Y29_N54       ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr|_~0                                                                                                                         ; LABCELL_X37_Y27_N54       ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|usedw_will_be_1~0                                                                                                                           ; LABCELL_X42_Y28_N27       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|usedw_will_be_1~1                                                                                                                           ; LABCELL_X42_Y28_N54       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0                                                                                                                    ; LABCELL_X36_Y27_N54       ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr|_~0                                                                                                                        ; LABCELL_X37_Y27_N24       ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|usedw_will_be_1~0                                                                                                                          ; LABCELL_X40_Y28_N0        ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|usedw_will_be_1~1                                                                                                                          ; MLABCELL_X39_Y28_N12      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|comb~2                                                                                                                                                                                                                                                      ; LABCELL_X40_Y28_N24       ; 13      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|comb~3                                                                                                                                                                                                                                                      ; LABCELL_X42_Y28_N48       ; 13      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[16]~0                                                                                                                                                                                                                                     ; LABCELL_X37_Y28_N0        ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0                                                                                                                      ; LABCELL_X37_Y25_N24       ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr|_~0                                                                                                                          ; MLABCELL_X39_Y26_N24      ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|full_dff~3                                                                                                                                   ; LABCELL_X37_Y25_N54       ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|full_dff~4                                                                                                                                   ; MLABCELL_X39_Y26_N12      ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0                                                                                                                     ; LABCELL_X43_Y25_N54       ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr|_~0                                                                                                                         ; LABCELL_X42_Y25_N18       ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|full_dff~3                                                                                                                                  ; LABCELL_X43_Y25_N51       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|full_dff~4                                                                                                                                  ; LABCELL_X42_Y25_N24       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|comb~2                                                                                                                                                                                                                                                        ; LABCELL_X40_Y24_N27       ; 14      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|comb~3                                                                                                                                                                                                                                                        ; LABCELL_X42_Y25_N0        ; 14      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[31]~1                                                                                                                                                                                                                                      ; LABCELL_X43_Y25_N21       ; 31      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[31]~3                                                                                                                                                                                                                                      ; LABCELL_X43_Y25_N45       ; 31      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_audio_0:audio_0|comb~0                                                                                                                                                                                                                                                                                                            ; LABCELL_X43_Y28_N51       ; 93      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_audio_0:audio_0|comb~1                                                                                                                                                                                                                                                                                                            ; MLABCELL_X39_Y28_N27      ; 131     ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_audio_0:audio_0|read_interrupt_en~0                                                                                                                                                                                                                                                                                               ; LABCELL_X40_Y24_N39       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_audio_0:audio_0|readdata[14]~3                                                                                                                                                                                                                                                                                                    ; MLABCELL_X39_Y28_N30      ; 26      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_audio_0:audio_0|readdata[8]~1                                                                                                                                                                                                                                                                                                     ; LABCELL_X40_Y24_N30       ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[7]~0                                                                                                                                                                                                                                                                ; LABCELL_X36_Y24_N54       ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[5]~0                                                                                                                                                                                                              ; MLABCELL_X34_Y26_N6       ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE                                                                                                                                                                            ; FF_X35_Y27_N41            ; 53      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|serial_data~2                                                                                                                                                                                                   ; LABCELL_X35_Y28_N30       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[12]~15                                                                                                                                                                                            ; LABCELL_X33_Y27_N6        ; 8       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~0                                                                                                                                                                                                 ; LABCELL_X36_Y24_N51       ; 157     ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[11]~0                                                                                                                                                                                             ; LABCELL_X35_Y28_N0        ; 60      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|control_reg[16]~1                                                                                                                                                                                                                                                               ; LABCELL_X36_Y24_N12       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|control_reg[2]~4                                                                                                                                                                                                                                                                ; LABCELL_X36_Y24_N15       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[2]~0                                                                                                                                                                                                                                                                   ; LABCELL_X36_Y24_N57       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer[0]~1                                                                                                                                                                                                                                                        ; LABCELL_X36_Y26_N54       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|readdata~1                                                                                                                                                                                                                                                                      ; LABCELL_X36_Y26_N12       ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~12                                                                                                                                                                                                                                                            ; LABCELL_X31_Y27_N33       ; 10      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|start_external_transfer~0                                                                                                                                                                                                                                                       ; LABCELL_X36_Y26_N21       ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|d_writedata[20]~0                                                                                                                                                                                                                                                                                                     ; LABCELL_X36_Y20_N18       ; 36      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_dc_rd_addr_cnt[3]~0                                                                                                                                                                                                                                                                        ; LABCELL_X35_Y20_N24       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_dc_rd_data_cnt[3]~0                                                                                                                                                                                                                                                                        ; LABCELL_X30_Y20_N27       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_dc_rd_data_cnt[3]~1                                                                                                                                                                                                                                                                        ; LABCELL_X30_Y20_N57       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_dc_wr_data_cnt[0]~0                                                                                                                                                                                                                                                                        ; LABCELL_X36_Y20_N54       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                                                                   ; FF_X33_Y18_N17            ; 23      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_dc_xfer_wr_active                                                                                                                                                                                                                                                                          ; FF_X28_Y19_N22            ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_exc_active_no_break                                                                                                                                                                                                                                                                        ; LABCELL_X24_Y20_N9        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_inst_result[26]~0                                                                                                                                                                                                                                                                          ; LABCELL_X23_Y20_N9        ; 23      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_ld_align_byte2_byte3_fill                                                                                                                                                                                                                                                                  ; FF_X29_Y21_N14            ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_mem_stall                                                                                                                                                                                                                                                                                  ; FF_X29_Y20_N56            ; 930     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_slow_inst_result_en~0                                                                                                                                                                                                                                                                      ; LABCELL_X30_Y20_N54       ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_wr_dst_reg~0                                                                                                                                                                                                                                                                               ; MLABCELL_X21_Y20_N18      ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|Add10~1                                                                                                                                                                                                                                                                                      ; LABCELL_X18_Y14_N12       ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|D_br_pred_not_taken                                                                                                                                                                                                                                                                          ; LABCELL_X17_Y18_N15       ; 29      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                                       ; FF_X13_Y18_N56            ; 37      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|D_ic_fill_starting                                                                                                                                                                                                                                                                           ; LABCELL_X17_Y18_N39       ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                      ; FF_X17_Y20_N53            ; 17      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|D_src1_hazard_E                                                                                                                                                                                                                                                                              ; LABCELL_X17_Y15_N12       ; 37      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_ctrl_mem8                                                                                                                                                                                                                                                                                  ; FF_X27_Y20_N17            ; 24      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[12]~0                                                                                                                                                                                                                                                                                 ; MLABCELL_X21_Y16_N39      ; 11      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_st_data[23]~1                                                                                                                                                                                                                                                                              ; LABCELL_X29_Y18_N27       ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|Equal313~0                                                                                                                                                                                                                                                                                   ; LABCELL_X18_Y17_N9        ; 37      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|F_stall~0                                                                                                                                                                                                                                                                                    ; LABCELL_X17_Y16_N12       ; 197     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                                       ; LABCELL_X18_Y18_N45       ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_br_cond_taken_history[7]~0                                                                                                                                                                                                                                                                 ; LABCELL_X17_Y16_N54       ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_ctrl_dc_index_nowb_inv                                                                                                                                                                                                                                                                     ; FF_X34_Y21_N26            ; 33      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_exc_break~0                                                                                                                                                                                                                                                                                ; MLABCELL_X21_Y20_N48      ; 24      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_ienable_reg_irq0_nxt~0                                                                                                                                                                                                                                                                     ; MLABCELL_X25_Y20_N33      ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|d_address_offset_field[0]~2                                                                                                                                                                                                                                                                  ; MLABCELL_X34_Y20_N48      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|dc_data_wr_port_en~0                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y20_N57       ; 2       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|dc_tag_wr_port_en                                                                                                                                                                                                                                                                            ; LABCELL_X33_Y20_N45       ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|dc_wb_rd_port_en                                                                                                                                                                                                                                                                             ; LABCELL_X36_Y20_N57       ; 5       ; Clock enable, Read enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                                                                                                                                                                            ; LABCELL_X31_Y24_N54       ; 1507    ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                           ; FF_X27_Y24_N4             ; 7       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|ic_fill_ap_offset[1]~0                                                                                                                                                                                                                                                                       ; LABCELL_X19_Y24_N57       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|ic_fill_dp_offset_en~0                                                                                                                                                                                                                                                                       ; LABCELL_X19_Y21_N24       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                        ; LABCELL_X19_Y21_N18       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|ic_tag_clr_valid_bits_nxt                                                                                                                                                                                                                                                                    ; LABCELL_X19_Y21_N54       ; 10      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|ic_tag_wren                                                                                                                                                                                                                                                                                  ; LABCELL_X19_Y21_N57       ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|address[8]                                                                                                                                                                                                                 ; FF_X29_Y22_N5             ; 33      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_sysclk:the_soc_system_cpu_0_cpu_debug_slave_sysclk|jxuir                                            ; FF_X15_Y22_N49            ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_sysclk:the_soc_system_cpu_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0                           ; LABCELL_X23_Y19_N24       ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_sysclk:the_soc_system_cpu_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1                           ; LABCELL_X24_Y22_N3        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_sysclk:the_soc_system_cpu_0_cpu_debug_slave_sysclk|take_action_ocimem_a~2                           ; LABCELL_X23_Y22_N45       ; 16      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_sysclk:the_soc_system_cpu_0_cpu_debug_slave_sysclk|take_action_ocimem_b                             ; MLABCELL_X25_Y22_N57      ; 41      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_sysclk:the_soc_system_cpu_0_cpu_debug_slave_sysclk|update_jdo_strobe                                ; FF_X23_Y19_N53            ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|sr[25]~14                                              ; LABCELL_X18_Y24_N54       ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|sr[37]~23                                              ; LABCELL_X18_Y24_N30       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|sr[4]~10                                               ; LABCELL_X18_Y24_N24       ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|sr[4]~9                                                ; LABCELL_X18_Y24_N39       ; 13      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|sr~15                                                  ; LABCELL_X18_Y24_N21       ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                            ; MLABCELL_X25_Y24_N3       ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|take_action_ocireg~0                                                                                                                       ; LABCELL_X27_Y22_N0        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_break:the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[27]~0                                                                                                                          ; LABCELL_X23_Y19_N33       ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_break:the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[27]~1                                                                                                                          ; LABCELL_X22_Y23_N45       ; 32      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[0]~2                                                                                                                                       ; LABCELL_X24_Y22_N9        ; 37      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[25]~6                                                                                                                                      ; LABCELL_X31_Y24_N21       ; 22      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_reset_req                                                                                                                                   ; LABCELL_X24_Y24_N39       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem|ociram_wr_en~0                                                                                                                                     ; MLABCELL_X25_Y24_N30      ; 2       ; Read enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|d_writedata[21]~0                                                                                                                                                                                                                                                                                                     ; LABCELL_X64_Y19_N0        ; 34      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_dc_rd_addr_cnt[0]~0                                                                                                                                                                                                                                                                        ; LABCELL_X64_Y15_N54       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_dc_rd_data_cnt[3]~0                                                                                                                                                                                                                                                                        ; LABCELL_X66_Y19_N27       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_dc_rd_data_cnt[3]~1                                                                                                                                                                                                                                                                        ; LABCELL_X66_Y19_N42       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_dc_wr_data_cnt[0]~0                                                                                                                                                                                                                                                                        ; LABCELL_X64_Y19_N54       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                                                                   ; FF_X65_Y19_N47            ; 23      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_dc_xfer_wr_active                                                                                                                                                                                                                                                                          ; FF_X65_Y18_N31            ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_exc_active_no_break                                                                                                                                                                                                                                                                        ; LABCELL_X68_Y17_N9        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_inst_result[11]~0                                                                                                                                                                                                                                                                          ; LABCELL_X71_Y17_N33       ; 26      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_ld_align_byte2_byte3_fill                                                                                                                                                                                                                                                                  ; FF_X71_Y19_N20            ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_mem_stall                                                                                                                                                                                                                                                                                  ; FF_X68_Y19_N26            ; 915     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_slow_inst_result_en~0                                                                                                                                                                                                                                                                      ; LABCELL_X67_Y19_N21       ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_wr_dst_reg~0                                                                                                                                                                                                                                                                               ; LABCELL_X66_Y17_N18       ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|Add10~1                                                                                                                                                                                                                                                                                      ; LABCELL_X83_Y17_N57       ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|D_br_pred_not_taken                                                                                                                                                                                                                                                                          ; MLABCELL_X72_Y15_N3       ; 25      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                                       ; FF_X79_Y14_N44            ; 37      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|D_ic_fill_starting                                                                                                                                                                                                                                                                           ; LABCELL_X68_Y13_N3        ; 36      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                      ; FF_X73_Y16_N8             ; 18      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|D_src1_hazard_E                                                                                                                                                                                                                                                                              ; MLABCELL_X78_Y15_N21      ; 34      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_ctrl_mem8                                                                                                                                                                                                                                                                                  ; FF_X70_Y17_N41            ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[15]~1                                                                                                                                                                                                                                                                                 ; MLABCELL_X78_Y17_N45      ; 11      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_st_data[23]~0                                                                                                                                                                                                                                                                              ; MLABCELL_X72_Y20_N21      ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|Equal315~0                                                                                                                                                                                                                                                                                   ; LABCELL_X75_Y15_N15       ; 34      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|F_stall~0                                                                                                                                                                                                                                                                                    ; LABCELL_X73_Y15_N45       ; 195     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                                       ; LABCELL_X73_Y15_N57       ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_br_cond_taken_history[7]~0                                                                                                                                                                                                                                                                 ; LABCELL_X73_Y15_N6        ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_ctrl_dc_index_nowb_inv                                                                                                                                                                                                                                                                     ; FF_X66_Y21_N14            ; 33      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_exc_break~0                                                                                                                                                                                                                                                                                ; LABCELL_X68_Y17_N45       ; 24      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_ienable_reg_irq0_nxt~0                                                                                                                                                                                                                                                                     ; MLABCELL_X72_Y17_N33      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|d_address_offset_field[2]~2                                                                                                                                                                                                                                                                  ; LABCELL_X63_Y19_N18       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|dc_data_wr_port_en~0                                                                                                                                                                                                                                                                         ; LABCELL_X67_Y19_N36       ; 2       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|dc_tag_wr_port_en                                                                                                                                                                                                                                                                            ; LABCELL_X67_Y19_N45       ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|dc_wb_rd_port_en                                                                                                                                                                                                                                                                             ; LABCELL_X64_Y19_N57       ; 4       ; Clock enable, Read enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                                                                                                                                                                            ; MLABCELL_X65_Y18_N9       ; 1489    ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                           ; FF_X59_Y16_N49            ; 7       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|ic_fill_ap_offset[0]~0                                                                                                                                                                                                                                                                       ; MLABCELL_X65_Y15_N18      ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                        ; LABCELL_X68_Y13_N48       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|ic_fill_valid_bits_en~0                                                                                                                                                                                                                                                                      ; LABCELL_X68_Y13_N0        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|ic_tag_clr_valid_bits_nxt                                                                                                                                                                                                                                                                    ; LABCELL_X71_Y15_N51       ; 10      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|ic_tag_wren                                                                                                                                                                                                                                                                                  ; LABCELL_X68_Y13_N57       ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|address[8]                                                                                                                                                                                                                 ; FF_X61_Y15_N5             ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_sysclk:the_soc_system_cpu_1_cpu_debug_slave_sysclk|jxuir                                            ; FF_X55_Y12_N47            ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_sysclk:the_soc_system_cpu_1_cpu_debug_slave_sysclk|take_action_ocimem_a~0                           ; LABCELL_X55_Y12_N39       ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_sysclk:the_soc_system_cpu_1_cpu_debug_slave_sysclk|take_action_ocimem_a~1                           ; LABCELL_X57_Y15_N3        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_sysclk:the_soc_system_cpu_1_cpu_debug_slave_sysclk|take_action_ocimem_a~2                           ; LABCELL_X56_Y14_N42       ; 16      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_sysclk:the_soc_system_cpu_1_cpu_debug_slave_sysclk|take_action_ocimem_b                             ; LABCELL_X56_Y12_N54       ; 37      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_sysclk:the_soc_system_cpu_1_cpu_debug_slave_sysclk|update_jdo_strobe                                ; FF_X55_Y12_N50            ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|sr[28]~22                                              ; LABCELL_X53_Y13_N42       ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|sr[4]~10                                               ; LABCELL_X53_Y13_N6        ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|sr[4]~9                                                ; LABCELL_X53_Y13_N45       ; 13      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|sr~20                                                  ; LABCELL_X53_Y13_N0        ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                            ; LABCELL_X61_Y17_N27       ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|take_action_ocireg~0                                                                                                                       ; LABCELL_X61_Y17_N24       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_break:the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[22]~0                                                                                                                          ; LABCELL_X55_Y12_N9        ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_break:the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[22]~1                                                                                                                          ; LABCELL_X60_Y13_N51       ; 32      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_ocimem:the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[0]~2                                                                                                                                       ; LABCELL_X57_Y15_N27       ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_ocimem:the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[16]~8                                                                                                                                      ; LABCELL_X57_Y13_N9        ; 18      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_ocimem:the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_reset_req                                                                                                                                   ; LABCELL_X56_Y20_N24       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_ocimem:the_soc_system_cpu_1_cpu_nios2_ocimem|ociram_wr_en~0                                                                                                                                     ; LABCELL_X61_Y17_N18       ; 2       ; Read enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                        ; LABCELL_X42_Y23_N51       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2                                                                                                                                                                                                                                  ; LABCELL_X27_Y27_N0        ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]~0                                                                                                                                                                                                                                     ; LABCELL_X36_Y23_N48       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]~1                                                                                                                                                                                                                                     ; LABCELL_X36_Y23_N51       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|fifo_rd~2                                                                                                                                                                                                                                                                                                 ; LABCELL_X43_Y23_N33       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                                                                                                                                                   ; FF_X40_Y22_N11            ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|ien_AE~0                                                                                                                                                                                                                                                                                                  ; LABCELL_X40_Y22_N3        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|rd_wfifo                                                                                                                                                                                                                                                                                                  ; LABCELL_X42_Y23_N48       ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|read_0                                                                                                                                                                                                                                                                                                    ; FF_X39_Y20_N23            ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2                                                                                                                                              ; LABCELL_X45_Y23_N21       ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                              ; LABCELL_X40_Y23_N54       ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|wr_rfifo                                                                                                                                                                                                                                                                                                  ; LABCELL_X43_Y23_N45       ; 14      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|count[1]~0                                                                                                                                                                                                                                     ; LABCELL_X35_Y16_N15       ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|jupdate~1                                                                                                                                                                                                                                      ; LABCELL_X35_Y16_N54       ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                        ; MLABCELL_X34_Y16_N48      ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|read~0                                                                                                                                                                                                                                         ; LABCELL_X35_Y16_N48       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|write~0                                                                                                                                                                                                                                        ; LABCELL_X35_Y16_N51       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|fifo_rd~1                                                                                                                                                                                                                                                                                                 ; LABCELL_X50_Y20_N18       ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|fifo_wr                                                                                                                                                                                                                                                                                                   ; FF_X43_Y16_N44            ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|ien_AE~0                                                                                                                                                                                                                                                                                                  ; LABCELL_X50_Y20_N3        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|rd_wfifo                                                                                                                                                                                                                                                                                                  ; MLABCELL_X47_Y20_N21      ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|read_0                                                                                                                                                                                                                                                                                                    ; FF_X50_Y20_N56            ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2                                                                                                                                              ; LABCELL_X46_Y20_N21       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                              ; LABCELL_X40_Y16_N57       ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|wr_rfifo                                                                                                                                                                                                                                                                                                  ; MLABCELL_X47_Y20_N57      ; 14      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                          ; LABCELL_X30_Y24_N3        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                          ; LABCELL_X61_Y16_N0        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                        ; LABCELL_X29_Y24_N12       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                         ; LABCELL_X60_Y16_N45       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_2_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                                                 ; LABCELL_X42_Y19_N57       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                                                                                   ; LABCELL_X42_Y18_N0        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo|internal_out_ready~1                                                                                                                                                                                                             ; MLABCELL_X39_Y12_N24      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo|write                                                                                                                                                                                                                            ; MLABCELL_X39_Y12_N21      ; 6       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                          ; LABCELL_X48_Y15_N24       ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                                                          ; LABCELL_X48_Y15_N21       ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|always2~0                                                                                                                                                                                                                          ; MLABCELL_X47_Y11_N3       ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|always3~0                                                                                                                                                                                                                          ; LABCELL_X46_Y11_N36       ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|always4~0                                                                                                                                                                                                                          ; LABCELL_X43_Y11_N39       ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|always5~0                                                                                                                                                                                                                          ; LABCELL_X46_Y11_N6        ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|always6~0                                                                                                                                                                                                                          ; LABCELL_X46_Y12_N45       ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                        ; FF_X43_Y11_N8             ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem_used[1]~3                                                                                                                                                                                                                      ; LABCELL_X43_Y13_N33       ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                        ; FF_X43_Y11_N59            ; 12      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                        ; FF_X43_Y11_N56            ; 12      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                        ; FF_X43_Y11_N53            ; 12      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                        ; FF_X43_Y11_N50            ; 12      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                        ; FF_X43_Y11_N26            ; 12      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_taken~0                                                                                                                                                                                ; LABCELL_X42_Y14_N57       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                  ; LABCELL_X42_Y17_N48       ; 70      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_taken~0                                                                                                                                                                                ; LABCELL_X42_Y14_N54       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                  ; LABCELL_X46_Y16_N48       ; 70      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_valid                                                                                                                                                                                       ; LABCELL_X42_Y12_N12       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                    ; MLABCELL_X39_Y16_N30      ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_valid                                                                                                                                                                                       ; LABCELL_X37_Y16_N36       ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                  ; MLABCELL_X39_Y16_N0       ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                    ; MLABCELL_X39_Y16_N9       ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_taken~0                                                                                                                                                                                    ; LABCELL_X42_Y14_N18       ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                      ; LABCELL_X45_Y14_N15       ; 68      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent|m0_read~0                                                                                                                                                                                                                  ; LABCELL_X48_Y20_N15       ; 36      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_1_avmm_msg_receiver_agent|m0_read~0                                                                                                                                                                                                                  ; LABCELL_X37_Y17_N18       ; 33      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                              ; LABCELL_X48_Y15_N0        ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_data_master_limiter|pending_response_count[3]~0                                                                                                                                                                                                           ; LABCELL_X35_Y22_N54       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_data_master_limiter|save_dest_id~1                                                                                                                                                                                                                        ; LABCELL_X37_Y20_N18       ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter|save_dest_id~0                                                                                                                                                                                                                 ; LABCELL_X30_Y24_N6        ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_data_master_limiter|pending_response_count[3]~0                                                                                                                                                                                                           ; LABCELL_X57_Y16_N57       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_data_master_limiter|save_dest_id~0                                                                                                                                                                                                                        ; LABCELL_X57_Y16_N30       ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_instruction_master_limiter|save_dest_id~0                                                                                                                                                                                                                 ; LABCELL_X64_Y16_N36       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_cmd_width_adapter|data_reg[15]~0                                                                                                                                                                                                            ; LABCELL_X42_Y14_N9        ; 42      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                   ; FF_X42_Y14_N32            ; 76      ; Clock enable, Sync. clear, Sync. load              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_rsp_width_adapter|always10~1                                                                                                                                                                                                                ; MLABCELL_X47_Y16_N30      ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_rsp_width_adapter|always9~0                                                                                                                                                                                                                 ; MLABCELL_X39_Y16_N21      ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]~1                                                                                                                                                                                               ; LABCELL_X43_Y13_N6        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                   ; LABCELL_X43_Y13_N3        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                       ; LABCELL_X42_Y19_N54       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|update_grant~0                                                                                                                                                                                                                           ; LABCELL_X40_Y17_N12       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                       ; LABCELL_X62_Y16_N54       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_008|update_grant~0                                                                                                                                                                                                                           ; LABCELL_X62_Y16_N39       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                       ; LABCELL_X63_Y15_N24       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_009|update_grant~0                                                                                                                                                                                                                           ; LABCELL_X63_Y15_N0        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                       ; MLABCELL_X39_Y18_N36      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_010|update_grant~1                                                                                                                                                                                                                           ; MLABCELL_X39_Y18_N0       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_018|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                       ; LABCELL_X31_Y22_N6        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_018|update_grant~1                                                                                                                                                                                                                           ; LABCELL_X31_Y22_N27       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_019|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                       ; LABCELL_X29_Y26_N36       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_019|update_grant~0                                                                                                                                                                                                                           ; LABCELL_X29_Y26_N12       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_aqn1:auto_generated|decode_8la:decode3|w_anode1075w[2]                                                                                                                                                                                                     ; LABCELL_X29_Y26_N0        ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_aqn1:auto_generated|decode_8la:decode3|w_anode1088w[2]                                                                                                                                                                                                     ; LABCELL_X29_Y26_N24       ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_aqn1:auto_generated|decode_8la:decode3|w_anode1096w[2]                                                                                                                                                                                                     ; LABCELL_X29_Y26_N27       ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_aqn1:auto_generated|decode_8la:decode3|w_anode1104w[2]                                                                                                                                                                                                     ; LABCELL_X29_Y26_N18       ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|wren~1                                                                                                                                                                                                                                                                                          ; LABCELL_X29_Y26_N45       ; 128     ; Read enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_pon1:auto_generated|decode_8la:decode3|w_anode1075w[2]                                                                                                                                                                                                       ; LABCELL_X63_Y15_N42       ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_pon1:auto_generated|decode_8la:decode3|w_anode1088w[2]                                                                                                                                                                                                       ; LABCELL_X63_Y15_N54       ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_pon1:auto_generated|decode_8la:decode3|w_anode1096w[2]                                                                                                                                                                                                       ; LABCELL_X63_Y15_N57       ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_pon1:auto_generated|decode_8la:decode3|w_anode1104w[2]                                                                                                                                                                                                       ; LABCELL_X63_Y15_N18       ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_onchip_memory_1:onchip_memory_1|wren~1                                                                                                                                                                                                                                                                                            ; LABCELL_X63_Y15_N39       ; 128     ; Read enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_parallel_port_0:parallel_port_0|data[0]~1                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y22_N24       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_parallel_port_0:parallel_port_0|readdata[5]~0                                                                                                                                                                                                                                                                                     ; LABCELL_X36_Y22_N42       ; 8       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_parallel_port_0:parallel_port_0|readdata[5]~1                                                                                                                                                                                                                                                                                     ; LABCELL_X36_Y22_N54       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_parallel_port_0:parallel_port_1|data[0]~2                                                                                                                                                                                                                                                                                         ; LABCELL_X45_Y17_N33       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_parallel_port_0:parallel_port_1|readdata[0]~0                                                                                                                                                                                                                                                                                     ; LABCELL_X46_Y19_N51       ; 8       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_parallel_port_0:parallel_port_1|readdata[0]~1                                                                                                                                                                                                                                                                                     ; LABCELL_X46_Y19_N36       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_parallel_port_0:parallel_port_2|data[4]~2                                                                                                                                                                                                                                                                                         ; LABCELL_X40_Y17_N42       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_parallel_port_0:parallel_port_2|readdata[7]~1                                                                                                                                                                                                                                                                                     ; LABCELL_X45_Y17_N36       ; 9       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_parallel_port_0:parallel_port_2|readdata[7]~3                                                                                                                                                                                                                                                                                     ; LABCELL_X40_Y17_N9        ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|always0~0                                                                                                                                                                                                                                                                             ; LABCELL_X27_Y27_N45       ; 78      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|always10~0                                                                                                                                                                                                                                                                            ; LABCELL_X27_Y27_N12       ; 36      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|always1~0                                                                                                                                                                                                                                                                             ; LABCELL_X27_Y27_N42       ; 37      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|always3~0                                                                                                                                                                                                                                                                             ; LABCELL_X27_Y27_N15       ; 76      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|always4~0                                                                                                                                                                                                                                                                             ; LABCELL_X27_Y27_N9        ; 36      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|always6~0                                                                                                                                                                                                                                                                             ; LABCELL_X27_Y27_N30       ; 79      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|always7~0                                                                                                                                                                                                                                                                             ; LABCELL_X27_Y27_N33       ; 40      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|always9~0                                                                                                                                                                                                                                                                             ; LABCELL_X27_Y27_N39       ; 77      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_0|global_reset~0                                                                                                                                                                                                                                                                        ; MLABCELL_X34_Y24_N12      ; 470     ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|always0~0                                                                                                                                                                                                                                                                             ; LABCELL_X56_Y26_N51       ; 73      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|always10~0                                                                                                                                                                                                                                                                            ; LABCELL_X57_Y26_N36       ; 34      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|always1~0                                                                                                                                                                                                                                                                             ; LABCELL_X57_Y26_N18       ; 38      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|always3~0                                                                                                                                                                                                                                                                             ; LABCELL_X57_Y26_N39       ; 73      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|always4~0                                                                                                                                                                                                                                                                             ; LABCELL_X57_Y26_N6        ; 38      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|always6~0                                                                                                                                                                                                                                                                             ; LABCELL_X57_Y26_N30       ; 77      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|always7~0                                                                                                                                                                                                                                                                             ; LABCELL_X57_Y26_N33       ; 37      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|always9~0                                                                                                                                                                                                                                                                             ; LABCELL_X57_Y26_N15       ; 78      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_performance_counter_0:performance_counter_1|global_reset~0                                                                                                                                                                                                                                                                        ; LABCELL_X56_Y24_N36       ; 459     ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pio_2:pio_2|always1~1                                                                                                                                                                                                                                                                                                             ; MLABCELL_X39_Y18_N54      ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pll_2:pll_2|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; 6893    ; Clock                                              ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; soc_system:u0|soc_system_pll_2:pll_2|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                                                                                                                                                                ; PLLOUTPUTCOUNTER_X0_Y8_N1 ; 767     ; Clock                                              ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|WideOr16~0                                                                                                                                                                                                                                                                                  ; LABCELL_X36_Y10_N12       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|WideOr17~0                                                                                                                                                                                                                                                                                  ; LABCELL_X35_Y1_N3         ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|active_rnw~0                                                                                                                                                                                                                                                                                ; LABCELL_X43_Y12_N9        ; 45      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|comb~0                                                                                                                                                                                                                                                                                      ; LABCELL_X43_Y10_N0        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|i_state.101                                                                                                                                                                                                                                                                                 ; FF_X35_Y9_N8              ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_addr[7]~2                                                                                                                                                                                                                                                                                 ; LABCELL_X37_Y10_N54       ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_state.000010000~DUPLICATE                                                                                                                                                                                                                                                                 ; FF_X40_Y9_N49             ; 27      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|m_state.001000000                                                                                                                                                                                                                                                                           ; FF_X37_Y10_N2             ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe                                                                                                                                                                                                                                                                                          ; DDIOOECELL_X24_Y0_N56     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_1                                                                                                                                                                                                                                                                             ; DDIOOECELL_X26_Y0_N96     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_10                                                                                                                                                                                                                                                                            ; DDIOOECELL_X30_Y0_N39     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_11                                                                                                                                                                                                                                                                            ; DDIOOECELL_X18_Y0_N96     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_12                                                                                                                                                                                                                                                                            ; DDIOOECELL_X32_Y0_N56     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_13                                                                                                                                                                                                                                                                            ; DDIOOECELL_X32_Y0_N39     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_14                                                                                                                                                                                                                                                                            ; DDIOOECELL_X26_Y0_N79     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_15                                                                                                                                                                                                                                                                            ; DDIOOECELL_X24_Y0_N39     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_2                                                                                                                                                                                                                                                                             ; DDIOOECELL_X28_Y0_N39     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_3                                                                                                                                                                                                                                                                             ; DDIOOECELL_X28_Y0_N56     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_4                                                                                                                                                                                                                                                                             ; DDIOOECELL_X30_Y0_N56     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_5                                                                                                                                                                                                                                                                             ; DDIOOECELL_X18_Y0_N79     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_6                                                                                                                                                                                                                                                                             ; DDIOOECELL_X34_Y0_N62     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_7                                                                                                                                                                                                                                                                             ; DDIOOECELL_X34_Y0_N45     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_8                                                                                                                                                                                                                                                                             ; DDIOOECELL_X34_Y0_N79     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|oe~_Duplicate_9                                                                                                                                                                                                                                                                             ; DDIOOECELL_X34_Y0_N96     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|soc_system_sdram_controller_2_input_efifo_module:the_soc_system_sdram_controller_2_input_efifo_module|entry_0[6]~0                                                                                                                                                                          ; LABCELL_X43_Y10_N33       ; 44      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram_controller_2:sdram_controller_2|soc_system_sdram_controller_2_input_efifo_module:the_soc_system_sdram_controller_2_input_efifo_module|entry_1[0]~0                                                                                                                                                                          ; LABCELL_X43_Y10_N12       ; 44      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                               ; Location                   ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                           ; PIN_AF14                   ; 127     ; Global Clock         ; GCLK4            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                       ; JTAG_X0_Y2_N3              ; 521     ; Global Clock         ; GCLK3            ; --                        ;
; soc_system:u0|soc_system_audio_pll_0:audio_pll_0|soc_system_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i|outclk_wire[0] ; PLLOUTPUTCOUNTER_X89_Y8_N1 ; 1       ; Global Clock         ; GCLK7            ; --                        ;
; soc_system:u0|soc_system_pll_2:pll_2|altera_pll:altera_pll_i|fboutclk_wire[0]                                                      ; FRACTIONALPLL_X0_Y1_N0     ; 1       ; Global Clock         ; --               ; --                        ;
; soc_system:u0|soc_system_pll_2:pll_2|altera_pll:altera_pll_i|outclk_wire[0]                                                        ; PLLOUTPUTCOUNTER_X0_Y7_N1  ; 6893    ; Global Clock         ; GCLK5            ; --                        ;
; soc_system:u0|soc_system_pll_2:pll_2|altera_pll:altera_pll_i|outclk_wire[1]                                                        ; PLLOUTPUTCOUNTER_X0_Y8_N1  ; 767     ; Global Clock         ; GCLK6            ; --                        ;
; soc_system:u0|soc_system_pll_2:pll_2|altera_pll:altera_pll_i|outclk_wire[2]                                                        ; PLLOUTPUTCOUNTER_X0_Y4_N1  ; 1       ; Global Clock         ; GCLK1            ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                        ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------+
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                             ; 1508    ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                             ; 1490    ;
; soc_system:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; 1281    ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_mem_stall                                                                   ; 930     ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_mem_stall                                                                   ; 915     ;
; soc_system:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; 850     ;
; soc_system:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 632     ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                     ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                             ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c884:auto_generated|ALTSYNCRAM                                                                                                                                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 3            ; 128          ; 3            ; yes                    ; no                      ; yes                    ; no                      ; 384     ; 128                         ; 3                           ; 128                         ; 3                           ; 384                 ; 1           ; 0     ; None                            ; M10K_X26_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
; soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM                                                                                                        ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1           ; 0     ; None                            ; M10K_X41_Y27_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1           ; 0     ; None                            ; M10K_X38_Y27_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1           ; 0     ; None                            ; M10K_X38_Y25_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; soc_system:u0|soc_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM                                                                                                        ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1           ; 0     ; None                            ; M10K_X41_Y25_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_bht_module:soc_system_cpu_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1           ; 0     ; None                            ; M10K_X14_Y18_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_data_module:soc_system_cpu_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384   ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2           ; 0     ; None                            ; M10K_X26_Y19_N0, M10K_X26_Y18_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_tag_module:soc_system_cpu_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_jpi1:auto_generated|ALTSYNCRAM                                                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 18           ; 64           ; 18           ; yes                    ; no                      ; yes                    ; no                      ; 1152    ; 64                          ; 18                          ; 64                          ; 18                          ; 1152                ; 1           ; 0     ; None                            ; M10K_X38_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_victim_module:soc_system_cpu_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256     ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1           ; 0     ; None                            ; M10K_X26_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_ic_data_module:soc_system_cpu_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768   ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4           ; 0     ; None                            ; M10K_X14_Y23_N0, M10K_X14_Y22_N0, M10K_X14_Y20_N0, M10K_X14_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_ic_tag_module:soc_system_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_pgj1:auto_generated|ALTSYNCRAM                                                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 23           ; 128          ; 23           ; yes                    ; no                      ; yes                    ; no                      ; 2944    ; 128                         ; 23                          ; 128                         ; 23                          ; 2944                ; 1           ; 0     ; None                            ; M10K_X14_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem|soc_system_cpu_0_cpu_ociram_sp_ram_module:soc_system_cpu_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192    ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1           ; 0     ; None                            ; M10K_X26_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Unsupported Depth                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_register_bank_a_module:soc_system_cpu_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                            ; M10K_X26_Y15_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_register_bank_b_module:soc_system_cpu_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                            ; M10K_X26_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_bht_module:soc_system_cpu_1_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1           ; 0     ; None                            ; M10K_X76_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_dc_data_module:soc_system_cpu_1_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384   ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2           ; 0     ; None                            ; M10K_X69_Y20_N0, M10K_X69_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_dc_tag_module:soc_system_cpu_1_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_jpi1:auto_generated|ALTSYNCRAM                                                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 18           ; 64           ; 18           ; yes                    ; no                      ; yes                    ; no                      ; 1152    ; 64                          ; 18                          ; 64                          ; 18                          ; 1152                ; 1           ; 0     ; None                            ; M10K_X69_Y18_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_dc_victim_module:soc_system_cpu_1_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256     ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1           ; 0     ; None                            ; M10K_X69_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_ic_data_module:soc_system_cpu_1_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768   ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4           ; 0     ; None                            ; M10K_X69_Y15_N0, M10K_X69_Y14_N0, M10K_X69_Y16_N0, M10K_X69_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_ic_tag_module:soc_system_cpu_1_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_pgj1:auto_generated|ALTSYNCRAM                                                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 23           ; 128          ; 23           ; yes                    ; no                      ; yes                    ; no                      ; 2944    ; 128                         ; 23                          ; 128                         ; 23                          ; 2944                ; 1           ; 0     ; None                            ; M10K_X69_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_ocimem:the_soc_system_cpu_1_cpu_nios2_ocimem|soc_system_cpu_1_cpu_ociram_sp_ram_module:soc_system_cpu_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192    ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1           ; 0     ; None                            ; M10K_X58_Y15_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Unsupported Depth                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_register_bank_a_module:soc_system_cpu_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                            ; M10K_X76_Y18_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_register_bank_b_module:soc_system_cpu_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                            ; M10K_X76_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                            ; M10K_X38_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                            ; M10K_X41_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                            ; M10K_X41_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                            ; M10K_X41_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM                                                                                                                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 128     ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0     ; None                            ; M10K_X38_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_aqn1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                           ; AUTO ; Single Port      ; Single Clock ; 32768        ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1048576 ; 32768                       ; 32                          ; --                          ; --                          ; 1048576             ; 128         ; 0     ; soc_system_onchip_memory2_0.hex ; M10K_X38_Y30_N0, M10K_X41_Y34_N0, M10K_X41_Y29_N0, M10K_X38_Y32_N0, M10K_X14_Y42_N0, M10K_X38_Y43_N0, M10K_X14_Y43_N0, M10K_X14_Y41_N0, M10K_X26_Y26_N0, M10K_X14_Y25_N0, M10K_X38_Y26_N0, M10K_X26_Y28_N0, M10K_X14_Y11_N0, M10K_X26_Y11_N0, M10K_X14_Y15_N0, M10K_X38_Y11_N0, M10K_X41_Y32_N0, M10K_X41_Y33_N0, M10K_X41_Y31_N0, M10K_X38_Y33_N0, M10K_X14_Y30_N0, M10K_X14_Y28_N0, M10K_X14_Y27_N0, M10K_X14_Y26_N0, M10K_X41_Y40_N0, M10K_X41_Y39_N0, M10K_X41_Y36_N0, M10K_X41_Y37_N0, M10K_X5_Y12_N0, M10K_X26_Y10_N0, M10K_X14_Y13_N0, M10K_X5_Y10_N0, M10K_X26_Y41_N0, M10K_X26_Y42_N0, M10K_X14_Y29_N0, M10K_X5_Y39_N0, M10K_X14_Y14_N0, M10K_X14_Y10_N0, M10K_X14_Y12_N0, M10K_X14_Y16_N0, M10K_X41_Y28_N0, M10K_X38_Y31_N0, M10K_X41_Y24_N0, M10K_X41_Y22_N0, M10K_X14_Y32_N0, M10K_X14_Y31_N0, M10K_X14_Y33_N0, M10K_X5_Y32_N0, M10K_X26_Y33_N0, M10K_X26_Y27_N0, M10K_X41_Y30_N0, M10K_X26_Y32_N0, M10K_X38_Y38_N0, M10K_X38_Y39_N0, M10K_X38_Y36_N0, M10K_X38_Y34_N0, M10K_X26_Y46_N0, M10K_X41_Y41_N0, M10K_X26_Y44_N0, M10K_X41_Y42_N0, M10K_X26_Y38_N0, M10K_X26_Y39_N0, M10K_X14_Y40_N0, M10K_X14_Y39_N0, M10K_X38_Y13_N0, M10K_X38_Y17_N0, M10K_X38_Y16_N0, M10K_X38_Y15_N0, M10K_X5_Y35_N0, M10K_X5_Y33_N0, M10K_X14_Y34_N0, M10K_X5_Y34_N0, M10K_X26_Y45_N0, M10K_X38_Y42_N0, M10K_X38_Y45_N0, M10K_X38_Y41_N0, M10K_X38_Y18_N0, M10K_X38_Y21_N0, M10K_X38_Y20_N0, M10K_X38_Y22_N0, M10K_X26_Y13_N0, M10K_X26_Y14_N0, M10K_X26_Y12_N0, M10K_X26_Y9_N0, M10K_X26_Y31_N0, M10K_X38_Y29_N0, M10K_X26_Y29_N0, M10K_X26_Y30_N0, M10K_X5_Y11_N0, M10K_X5_Y14_N0, M10K_X5_Y13_N0, M10K_X14_Y9_N0, M10K_X38_Y40_N0, M10K_X26_Y40_N0, M10K_X5_Y41_N0, M10K_X5_Y37_N0, M10K_X26_Y22_N0, M10K_X26_Y17_N0, M10K_X41_Y17_N0, M10K_X41_Y18_N0, M10K_X26_Y20_N0, M10K_X14_Y17_N0, M10K_X14_Y24_N0, M10K_X26_Y24_N0, M10K_X5_Y40_N0, M10K_X26_Y43_N0, M10K_X14_Y44_N0, M10K_X5_Y42_N0, M10K_X41_Y26_N0, M10K_X26_Y25_N0, M10K_X38_Y28_N0, M10K_X38_Y24_N0, M10K_X26_Y34_N0, M10K_X38_Y35_N0, M10K_X14_Y35_N0, M10K_X26_Y35_N0, M10K_X38_Y44_N0, M10K_X41_Y38_N0, M10K_X41_Y44_N0, M10K_X41_Y43_N0, M10K_X14_Y37_N0, M10K_X26_Y37_N0, M10K_X38_Y37_N0, M10K_X26_Y36_N0, M10K_X14_Y36_N0, M10K_X5_Y36_N0, M10K_X14_Y38_N0, M10K_X5_Y38_N0 ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; soc_system:u0|soc_system_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_pon1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                             ; AUTO ; Single Port      ; Single Clock ; 32768        ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1048576 ; 32768                       ; 32                          ; --                          ; --                          ; 1048576             ; 128         ; 0     ; soc_system_onchip_memory_1.hex  ; M10K_X58_Y27_N0, M10K_X58_Y28_N0, M10K_X58_Y30_N0, M10K_X58_Y29_N0, M10K_X41_Y10_N0, M10K_X41_Y4_N0, M10K_X41_Y7_N0, M10K_X41_Y6_N0, M10K_X58_Y8_N0, M10K_X58_Y10_N0, M10K_X58_Y11_N0, M10K_X58_Y12_N0, M10K_X41_Y21_N0, M10K_X49_Y24_N0, M10K_X49_Y21_N0, M10K_X41_Y19_N0, M10K_X49_Y8_N0, M10K_X38_Y8_N0, M10K_X38_Y7_N0, M10K_X41_Y8_N0, M10K_X58_Y23_N0, M10K_X49_Y22_N0, M10K_X58_Y24_N0, M10K_X49_Y23_N0, M10K_X49_Y33_N0, M10K_X49_Y35_N0, M10K_X58_Y33_N0, M10K_X49_Y31_N0, M10K_X58_Y17_N0, M10K_X58_Y16_N0, M10K_X58_Y18_N0, M10K_X58_Y14_N0, M10K_X49_Y30_N0, M10K_X58_Y26_N0, M10K_X49_Y25_N0, M10K_X58_Y25_N0, M10K_X76_Y22_N0, M10K_X76_Y23_N0, M10K_X76_Y20_N0, M10K_X76_Y21_N0, M10K_X69_Y24_N0, M10K_X76_Y24_N0, M10K_X76_Y32_N0, M10K_X69_Y32_N0, M10K_X76_Y13_N0, M10K_X76_Y11_N0, M10K_X76_Y14_N0, M10K_X69_Y11_N0, M10K_X49_Y12_N0, M10K_X38_Y14_N0, M10K_X38_Y6_N0, M10K_X41_Y5_N0, M10K_X76_Y16_N0, M10K_X76_Y17_N0, M10K_X69_Y17_N0, M10K_X76_Y15_N0, M10K_X69_Y33_N0, M10K_X69_Y34_N0, M10K_X76_Y34_N0, M10K_X76_Y33_N0, M10K_X58_Y31_N0, M10K_X69_Y28_N0, M10K_X69_Y30_N0, M10K_X69_Y31_N0, M10K_X58_Y32_N0, M10K_X58_Y34_N0, M10K_X49_Y34_N0, M10K_X49_Y32_N0, M10K_X58_Y9_N0, M10K_X69_Y9_N0, M10K_X58_Y13_N0, M10K_X58_Y7_N0, M10K_X58_Y19_N0, M10K_X58_Y20_N0, M10K_X58_Y22_N0, M10K_X58_Y21_N0, M10K_X49_Y18_N0, M10K_X49_Y20_N0, M10K_X49_Y17_N0, M10K_X49_Y19_N0, M10K_X41_Y11_N0, M10K_X38_Y9_N0, M10K_X38_Y10_N0, M10K_X41_Y9_N0, M10K_X76_Y25_N0, M10K_X76_Y27_N0, M10K_X69_Y27_N0, M10K_X76_Y26_N0, M10K_X69_Y6_N0, M10K_X49_Y6_N0, M10K_X69_Y3_N0, M10K_X69_Y4_N0, M10K_X76_Y28_N0, M10K_X69_Y29_N0, M10K_X76_Y31_N0, M10K_X76_Y29_N0, M10K_X49_Y13_N0, M10K_X41_Y14_N0, M10K_X41_Y12_N0, M10K_X41_Y13_N0, M10K_X49_Y5_N0, M10K_X58_Y4_N0, M10K_X49_Y3_N0, M10K_X49_Y4_N0, M10K_X49_Y9_N0, M10K_X49_Y7_N0, M10K_X49_Y10_N0, M10K_X49_Y11_N0, M10K_X49_Y26_N0, M10K_X49_Y28_N0, M10K_X49_Y29_N0, M10K_X49_Y27_N0, M10K_X76_Y8_N0, M10K_X76_Y6_N0, M10K_X69_Y10_N0, M10K_X69_Y8_N0, M10K_X49_Y14_N0, M10K_X49_Y16_N0, M10K_X49_Y15_N0, M10K_X41_Y15_N0, M10K_X69_Y5_N0, M10K_X58_Y6_N0, M10K_X58_Y5_N0, M10K_X69_Y7_N0, M10K_X69_Y22_N0, M10K_X69_Y26_N0, M10K_X69_Y23_N0, M10K_X69_Y25_N0               ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 6           ;
; Total number of DSP blocks      ; 6           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 6           ;
+---------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                                                                                                                                                                               ; Mode                  ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X32_Y16_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X86_Y20_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X20_Y14_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X86_Y16_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X32_Y14_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X86_Y18_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 23,195 / 289,320 ( 8 % )  ;
; C12 interconnects                           ; 319 / 13,420 ( 2 % )      ;
; C2 interconnects                            ; 7,073 / 119,108 ( 6 % )   ;
; C4 interconnects                            ; 4,352 / 56,300 ( 8 % )    ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )            ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )            ;
; Direct links                                ; 2,054 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 6 / 16 ( 38 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )            ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 3,829 / 84,580 ( 5 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 491 / 12,676 ( 4 % )      ;
; R14/C12 interconnect drivers                ; 617 / 20,720 ( 3 % )      ;
; R3 interconnects                            ; 8,925 / 130,992 ( 7 % )   ;
; R6 interconnects                            ; 15,227 / 266,960 ( 6 % )  ;
; Spine clocks                                ; 25 / 360 ( 7 % )          ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 8     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 20    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                  ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 108          ; 37           ; 108          ; 0            ; 0            ; 112       ; 108          ; 0            ; 112       ; 112       ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 39           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 75           ; 4            ; 112          ; 112          ; 0         ; 4            ; 112          ; 0         ; 0         ; 112          ; 112          ; 112          ; 112          ; 112          ; 112          ; 112          ; 112          ; 112          ; 112          ; 73           ; 112          ; 112          ; 112          ; 112          ; 112          ; 112          ; 112          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; DRAM_CLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_I2C_SCLK       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_DACDAT          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_XCK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[0]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[1]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[2]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[3]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[4]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[5]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[6]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[7]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[8]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[9]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[10]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[11]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[12]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_BA[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_BA[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CS_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_LDQM           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_RAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_UDQM           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_WE_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[8]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[9]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CKE            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY_N[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY_N[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY_N[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[8]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[9]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[2]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[3]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[4]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[5]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[6]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[7]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[8]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[9]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[10]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[11]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[12]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[13]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[14]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[15]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_I2C_SDAT       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_ADCLRCK         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_BCLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_DACLRCK         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[14]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[15]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[16]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[17]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[18]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[19]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[20]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[21]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[22]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[23]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[24]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[25]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[26]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[27]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[28]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[29]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[30]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[31]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[32]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[33]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[34]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[35]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY_N[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[5]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[4]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[6]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[7]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_ADCDAT          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+--------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                      ;
+-------------------------+----------------------+-------------------+
; Source Clock(s)         ; Destination Clock(s) ; Delay Added in ns ;
+-------------------------+----------------------+-------------------+
; altera_reserved_tck     ; altera_reserved_tck  ; 676.4             ;
; altera_reserved_tck,I/O ; altera_reserved_tck  ; 437.7             ;
+-------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                  ; Destination Register                                                                                                                                                                                                                                                                                                                                     ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                          ; 5.843             ;
; altera_internal_jtag~FF_20                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                          ; 5.843             ;
; altera_internal_jtag~FF_39                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                          ; 5.843             ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; 5.814             ;
; altera_internal_jtag~FF_17                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; 5.814             ;
; altera_internal_jtag~FF_36                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; 5.814             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; 4.866             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; 4.866             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; 4.866             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; 4.866             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; 4.866             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; 4.866             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; 4.866             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; 4.866             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; 4.866             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; 4.866             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; 4.866             ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                      ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                  ; 4.808             ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                          ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                  ; 4.808             ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                             ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                  ; 4.808             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                   ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                  ; 4.808             ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                  ; 4.808             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                      ; 4.579             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                      ; 4.579             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                      ; 4.579             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                      ; 4.579             ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|DRsize.100                                                   ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|sr[35]                                               ; 4.175             ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|sr[36]                                                       ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|sr[35]                                               ; 4.175             ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|DRsize.100                                                   ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|sr[35]                                               ; 4.133             ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|sr[36]                                                       ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|sr[35]                                               ; 4.133             ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|sr[37]                                                       ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|sr[37]                                               ; 4.107             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                   ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|sr[37]                                               ; 4.107             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                   ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|sr[37]                                               ; 4.107             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                              ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|sr[37]                                               ; 4.107             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                  ; 1.207             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_reg_bit[5]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c884:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                               ; 1.104             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_reg_bit[2]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c884:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                               ; 1.104             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_reg_bit[4]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c884:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                               ; 1.101             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_reg_bit[3]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c884:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                               ; 1.101             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_reg_bit[1]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c884:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                               ; 1.101             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_reg_bit[0]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c884:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                               ; 1.101             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_reg_bit[6]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c884:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                               ; 1.101             ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|sr[35]                                                       ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|sr[35]                                               ; 1.088             ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|sr[35]                                                       ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|sr[35]                                               ; 1.078             ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|sr[16]                                                       ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|sr[15]                                               ; 1.058             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                                         ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                                 ; 1.057             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                                         ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                                 ; 1.057             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                                         ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                                 ; 1.057             ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                          ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                              ; 1.057             ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                          ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                  ; 1.056             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; 1.054             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; 1.054             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; 1.053             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; 1.053             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                             ; 1.053             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                     ; 1.053             ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                          ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                  ; 1.053             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                    ; 1.052             ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|DRsize.000                                                   ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|sr[0]                                                ; 1.052             ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                          ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                  ; 1.052             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                             ; 1.051             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; 1.050             ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                            ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                ; 1.049             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; 1.048             ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|DRsize.000                                                   ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|sr[0]                                                ; 1.048             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                        ; 1.047             ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|DRsize.010                                                   ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|sr[15]                                               ; 1.045             ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|sr[28]                                                       ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|sr[27]                                               ; 1.045             ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|sr[27]                                                       ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|sr[26]                                               ; 1.045             ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|sr[7]                                                        ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|sr[6]                                                ; 1.045             ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|sr[25]                                                       ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|sr[24]                                               ; 1.045             ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|sr[0]                                                ; 1.044             ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|sr[29]                                                       ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|sr[28]                                               ; 1.044             ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|sr[24]                                                       ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|sr[23]                                               ; 1.043             ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                  ; 1.043             ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|sr[10]                                                       ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|sr[9]                                                ; 1.042             ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|sr[11]                                                       ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|sr[10]                                               ; 1.042             ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|sr[13]                                                       ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|sr[12]                                               ; 1.042             ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|sr[4]                                                        ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|sr[3]                                                ; 1.041             ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|sr[9]                                                        ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|sr[8]                                                ; 1.041             ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|sr[11]                                                       ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|sr[10]                                               ; 1.041             ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|sr[13]                                                       ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|sr[12]                                               ; 1.041             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                                                                             ; 1.041             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                             ; 1.041             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|counter_reg_bit[3]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                                 ; 1.041             ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                          ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                  ; 1.041             ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                            ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                ; 1.041             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                         ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                                 ; 1.040             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                    ; 1.040             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; 1.040             ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                             ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                  ; 1.039             ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|sr[30]                                                       ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|sr[29]                                               ; 1.039             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5] ; 1.038             ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                          ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                  ; 1.038             ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                          ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                  ; 1.038             ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|sr[26]                                                       ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|sr[25]                                               ; 1.037             ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|sr[4]                                                        ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|sr[3]                                                ; 1.036             ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|sr[6]                                                        ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|sr[5]                                                ; 1.035             ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|sr[37]                                                       ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|sr[36]                                               ; 1.034             ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|sr[29]                                                       ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|sr[28]                                               ; 1.033             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSEMA5F31C6 for design "lab3_MultiProcessors"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "soc_system:u0|soc_system_pll_2:pll_2|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Warning (21300): LOCKED port on the PLL is not properly connected on instance "soc_system:u0|soc_system_audio_pll_0:audio_pll_0|soc_system_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X0_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL soc_system:u0|soc_system_pll_2:pll_2|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL
Info (11178): Promoted 5 clocks (5 global)
    Info (11162): soc_system:u0|soc_system_pll_2:pll_2|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 7494 fanout uses global clock CLKCTRL_G5
    Info (11162): soc_system:u0|soc_system_pll_2:pll_2|altera_pll:altera_pll_i|outclk_wire[2]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G1
    Info (11162): soc_system:u0|soc_system_pll_2:pll_2|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 with 767 fanout uses global clock CLKCTRL_G6
    Info (11162): soc_system:u0|soc_system_audio_pll_0:audio_pll_0|soc_system_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G7
    Info (11162): altera_internal_jtag~TCKUTAPCLKENA0 with 510 fanout uses global clock CLKCTRL_G2
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): CLOCK_50~inputCLKENA0 with 127 fanout uses global clock CLKCTRL_G4
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.sdc'
Info (332104): Reading SDC File: 'c:/rtes/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.sdc'
Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|new_clk is being clocked by CLOCK_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u0|pll_2|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u0|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 36 registers into blocks of type Block RAM
    Extra Info (176218): Packed 160 registers into blocks of type DSP block
    Extra Info (176218): Packed 16 registers into blocks of type I/O input buffer
    Extra Info (176218): Packed 53 registers into blocks of type I/O output buffer
    Extra Info (176220): Created 50 register duplicates
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ADC_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DIN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DOUT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK2_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK3_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK4_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_11" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_12" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_11" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_12" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_13" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_14" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_15" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_11" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_12" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_13" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_14" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_15" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_16" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_17" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_18" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_19" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_20" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_21" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_22" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_23" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_24" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_25" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_26" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_28" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_29" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_30" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_31" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_32" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_33" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_34" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_35" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_11" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_12" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_13" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_14" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_15" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_16" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_17" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_18" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_19" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_20" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_21" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_22" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_23" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_24" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_25" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_26" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_28" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_29" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_30" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_31" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_32" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_33" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_34" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_35" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY_N_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY_N_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY_N_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY_N_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR_8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR_9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_CLK27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_VS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_BLANK_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_SYNC_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_VS" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:22
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:29
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:14
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 6% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:28
Info (11888): Total time spent on timing analysis during the Fitter is 7.41 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:36
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 39 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin AUD_ADCLRCK has a permanently disabled output enable File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 30
    Info (169065): Pin AUD_BCLK has a permanently disabled output enable File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 31
    Info (169065): Pin AUD_DACLRCK has a permanently disabled output enable File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 33
    Info (169065): Pin GPIO_0[0] has a permanently disabled output enable File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[1] has a permanently disabled output enable File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[2] has a permanently disabled output enable File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[3] has a permanently disabled output enable File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[4] has a permanently disabled output enable File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[5] has a permanently disabled output enable File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[6] has a permanently disabled output enable File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[7] has a permanently disabled output enable File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[8] has a permanently disabled output enable File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[9] has a permanently disabled output enable File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[10] has a permanently disabled output enable File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[11] has a permanently disabled output enable File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[12] has a permanently disabled output enable File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[13] has a permanently disabled output enable File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[14] has a permanently disabled output enable File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[15] has a permanently disabled output enable File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[16] has a permanently disabled output enable File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[17] has a permanently disabled output enable File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[18] has a permanently disabled output enable File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[19] has a permanently disabled output enable File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[20] has a permanently disabled output enable File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[21] has a permanently disabled output enable File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[22] has a permanently disabled output enable File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[23] has a permanently disabled output enable File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[24] has a permanently disabled output enable File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[25] has a permanently disabled output enable File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[26] has a permanently disabled output enable File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[27] has a permanently disabled output enable File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[28] has a permanently disabled output enable File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[29] has a permanently disabled output enable File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[30] has a permanently disabled output enable File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[31] has a permanently disabled output enable File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[32] has a permanently disabled output enable File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[33] has a permanently disabled output enable File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[34] has a permanently disabled output enable File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[35] has a permanently disabled output enable File: C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd Line: 104
Info (144001): Generated suppressed messages file C:/RTES/miniproject_2/hw/quartus/output_files/lab3_MultiProcessors.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 348 warnings
    Info: Peak virtual memory: 7129 megabytes
    Info: Processing ended: Thu Jun 01 11:09:22 2023
    Info: Elapsed time: 00:03:19
    Info: Total CPU time (on all processors): 00:08:58


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/RTES/miniproject_2/hw/quartus/output_files/lab3_MultiProcessors.fit.smsg.


