# SPDX-License-Identifier: MIT
# Copyright (C) 2024-2026, Advanced Micro Devices, Inc. All rights reserved.

"""Sparse paged-decode attention over a unified or split KV pool with per-token paged
indices.

TODO: add details once API has settled
"""

import math

import torch
import triton

from aiter.ops.triton._gluon_kernels.gfx950.attention.sparse_mla import (
    _sparse_mla as _sparse_mla_gfx950,
)
from aiter.ops.triton._gluon_kernels.gfx950.attention.sparse_mla import (
    _sparse_mla_reduce as _sparse_mla_reduce_gfx950,
)
from aiter.ops.triton._gluon_kernels.gfx1250.attention.pa_decode_sparse import (
    _pa_decode_sparse as gluon_pa_decode_sparse,
)
from aiter.ops.triton._gluon_kernels.gfx1250.attention.pa_decode_sparse import (
    _pa_decode_sparse_reduce as gluon_pa_decode_sparse_reduce,
)
from aiter.ops.triton._triton_kernels.attention.pa_decode_sparse import (
    _pa_decode_sparse as triton_pa_decode_sparse,
)
from aiter.ops.triton._triton_kernels.attention.pa_decode_sparse import (
    _pa_decode_sparse_reduce as triton_pa_decode_sparse_reduce,
)
from aiter.ops.triton.utils._triton import arch_info
from aiter.ops.triton.utils.common_utils import max_addressable_bytes
from aiter.ops.triton.utils.device_info import get_num_sms, get_num_xcds
from aiter.ops.triton.utils.logger import AiterTritonLogger
from aiter.ops.triton.utils.types import get_fp8_e4m3_dtype

DEVICE_ARCH = arch_info.get_arch()

# Fused fp8 x E8M0 -> bf16 upcast check (gluon cdna4.scaled_upcast)
try:
    from triton.experimental.gluon.language.amd import cdna4 as _cdna4

    _HAS_SCALED_UPCAST = hasattr(_cdna4, "scaled_upcast")
except ImportError:
    _HAS_SCALED_UPCAST = False

_LOGGER = AiterTritonLogger()


_FP8_GROUP_SIZE = 64
_FP8_DTYPE = get_fp8_e4m3_dtype()

# Launches of at least this many rows get the prefill config. Row count is the
# only signal, and decode is slower with it, so this sits above decode batch sizes.
_PREFILL_MIN_ROWS = 2048

# Split-K cap
_MAX_SPLITS = 64


def _check_out(out, q, dtype):
    """Caller-supplied output buffer, or a fresh one. Writing the caller's buffer
    directly saves a full [T, H, D] device copy per call."""
    if out is None:
        return torch.empty_like(q, dtype=dtype)
    assert out.shape == q.shape, f"out shape {tuple(out.shape)} != q {tuple(q.shape)}"
    assert out.dtype == dtype, f"out dtype {out.dtype} != {dtype}"
    assert out.device == q.device
    return out


def pa_decode_sparse(
    q: torch.Tensor,
    unified_kv: torch.Tensor,
    kv_indices: torch.Tensor,
    kv_indptr: torch.Tensor,
    attn_sink: torch.Tensor,
    softmax_scale: float,
    kv_scales: torch.Tensor | None = None,
    block_h: int | None = None,
    kv_splits: int | None = None,
    has_invalid: bool | None = True,
    skip_reduce: bool | None = False,
    USE_EXP2: bool | None = None,
    *,
    extra_cache: torch.Tensor | None = None,
    extra_indices: torch.Tensor | None = None,
    extra_indptr: torch.Tensor | None = None,
    out: torch.Tensor | None = None,
    inv_rope_positions: torch.Tensor | None = None,
    inv_rope_cos_sin_cache: torch.Tensor | None = None,
    out_mxfp8: tuple[torch.Tensor, torch.Tensor] | None = None,
) -> torch.Tensor:
    """Sparse paged-decode attention with split-K + widened BLOCK_H.

    Args:
        q: ``[N, H, D]`` decode queries, bf16/fp16.
        unified_kv: ``[total_pages, D]`` shared KV pool (page_size=1), same dtype as ``q``.
        kv_indices: ``[total_indices]`` int32 — per-token slot lists, flat.
            Per-token entries live in ``kv_indices[kv_indptr[t] : kv_indptr[t+1]]``.
            ``-1`` entries are skipped (sentinel for unused tail).
        kv_indptr: ``[N+1]`` int32 — true prefix sum.
        attn_sink: ``[H]`` per-head learnable softmax-denom bias (fp32).
        softmax_scale: scalar softmax scale.
        block_h: override ``BLOCK_H`` for the split kernel. Default picks
            ``next_pow2(min(H, 64))``, rounded up to the AMD MFMA min tile (16).
        kv_splits: override ``KV_SPLITS`` for the split-K grid axis. Default
            auto-infers to fill ~512 total CTAs while capping below the number
            of K-blocks, then rounds up to a power of 2.
        num_stages: software-pipeline depth of the K loop (default 2).
        out: optional ``[N, H, D]`` destination. Supplied -> written in place and
            returned, which saves the caller a full-size device copy.
        skip_reduce: when the split-K path is active (``kv_splits > 1``), return
            the pre-reduce ``(acc_partial, m_partial, l_partial)`` partials
            instead of launching the reduce kernel. Has no effect when
            ``kv_splits == 1`` (the single-CTA path already produces the final
            ``out`` directly). Useful for profiling the main kernel in
            isolation and for callers that fold the reduce into a downstream op.
        extra_cache/extra_indices/extra_indptr: gfx950 packed-only — the SWA+top-k
            two-loop's second (top-k) cache + index set; must be None otherwise.
        inv_rope_positions/inv_rope_cos_sin_cache/out_mxfp8: gfx950 gluon only —
            the output epilogue (see _pa_decode_sparse_gfx950_gluon).

    On gfx950 the DSv4 gluon driver handles this: a 3D ``unified_kv`` selects the
    packed fp8_dsv4_mla (584 B rows) / bf16 block cache (``extra_*`` = the
    two-loop), a 2D one the
    uniform pool (``kv_scales`` present = fp8). ``kv_splits``/``skip_reduce`` are
    honored; ``block_h`` and fp16 ``q`` fall through to the triton path.

    Returns:
        ``[N, H, D]`` attention output, same dtype as ``q``. When
        ``skip_reduce`` is set and ``kv_splits > 1`` instead returns the tuple
        ``(acc_partial, m_partial, l_partial)`` with shapes
        ``([N, KV_SPLITS, H_padded, D], [N, KV_SPLITS, H_padded],
        [N, KV_SPLITS, H_padded])`` (all fp32).

    Optimizations targeted:
      (1) Wider ``BLOCK_H`` so all heads of a token are handled by one CTA →
          eliminates MLA-style KV re-fetch across head-block programs.
      (2) ``num_stages`` on the K loop pipelines KV gather behind the dot.
      (3) Split the K dimension across CTAs via a third grid axis →
          fixes grid undersubscription on long-context decode.
    """
    if not q.is_cuda:
        raise RuntimeError("pa_decode_sparse requires CUDA/HIP tensors")
    if q.dtype not in (torch.bfloat16, torch.float16):
        raise RuntimeError(f"pa_decode_sparse expects fp16/bf16 q, got {q.dtype}")
    _LOGGER.info(
        "PA_DECODE_SPARSE: q=%s unified_kv=%s %s kv_indices=%s",
        tuple(q.shape),
        tuple(unified_kv.shape),
        unified_kv.dtype,
        tuple(kv_indices.shape),
    )

    # gfx950: route to the merged DSv4 sparse-MLA gluon driver. Format is inferred
    # from the cache: 3D -> packed fp8_dsv4_mla / bf16 block cache (optional SWA+top-k
    # two-loop via extra_*); 2D -> uniform pool (OCP fp8 + fp32 kv_scales, or bf16).
    # kv_splits and skip_reduce are honored here; block_h and fp16 q fall through to
    # the triton path below (the gluon kernel is bf16-only: bf16 LDS + bf16 MFMA).
    if DEVICE_ARCH == "gfx950" and block_h is None and q.dtype == torch.bfloat16:
        # gfx950 (CDNA4) reads OCP e4m3 natively. fnuz is the gfx942 encoding,
        # so it never appears here and falls through to the triton path below.
        if unified_kv.ndim == 3:
            # packed / bf16 block cache: it carries its own scales, if any
            _ok = kv_scales is None and unified_kv.dtype in (torch.uint8, q.dtype)
        elif kv_scales is not None:
            _ok = unified_kv.dtype in (torch.float8_e4m3fn, torch.uint8)
        else:
            _ok = unified_kv.dtype == q.dtype
        if _ok:
            cache = (
                unified_kv.view(torch.uint8)
                if (unified_kv.ndim == 2 and kv_scales is not None)
                else unified_kv
            )
            return _pa_decode_sparse_gfx950_gluon(
                q,
                cache,
                kv_scales,
                kv_indices,
                kv_indptr,
                softmax_scale,
                attn_sink,
                extra_cache=extra_cache,
                extra_indices=extra_indices,
                extra_indptr=extra_indptr,
                kv_splits=kv_splits,
                skip_reduce=skip_reduce,
                has_invalid=bool(has_invalid),
                out=out,
                inv_rope_positions=inv_rope_positions,
                inv_rope_cos_sin_cache=inv_rope_cos_sin_cache,
                out_mxfp8=out_mxfp8,
            )

    assert (
        extra_cache is None and extra_indices is None and extra_indptr is None
    ), "extra_cache/extra_indices/extra_indptr are gfx950 packed-only"
    assert (
        inv_rope_positions is None and out_mxfp8 is None
    ), "the output epilogue is gfx950 gluon-only"

    quant_kv = kv_scales is not None
    if quant_kv:
        assert unified_kv.dtype == _FP8_DTYPE, (
            f"kv_scales supplied but unified_kv is {unified_kv.dtype}, "
            f"expected {_FP8_DTYPE}"
        )
        assert (
            kv_scales.dtype == torch.float32
        ), f"kv_scales must be fp32, got {kv_scales.dtype}"
        D_check = unified_kv.shape[-1]
        assert (
            D_check % _FP8_GROUP_SIZE == 0
        ), f"D={D_check} must be divisible by GROUP_SIZE={_FP8_GROUP_SIZE}"
        expected_g = D_check // _FP8_GROUP_SIZE
        assert kv_scales.shape == (unified_kv.shape[0], expected_g), (
            f"kv_scales shape {tuple(kv_scales.shape)} does not match "
            f"expected ({unified_kv.shape[0]}, {expected_g})"
        )
        assert kv_scales.is_contiguous()
    else:
        if unified_kv.dtype != q.dtype:
            raise RuntimeError(
                f"unified_kv dtype mismatch: kv={unified_kv.dtype}, q={q.dtype}"
            )

    T, H, D = q.shape

    out = _check_out(out, q, q.dtype)
    assert kv_indices.dtype == torch.int32 and kv_indices.is_contiguous()
    assert kv_indptr.dtype == torch.int32 and kv_indptr.is_contiguous()

    use_gluon = DEVICE_ARCH == "gfx1250"

    if block_h is None:
        # Default: one CTA per token (kills the H/BLOCK_H KV duplication).
        # If H is too large to fit a single tile, halve until it does.
        if use_gluon:
            if H >= 128:
                block_h = 128
            elif H >= 64:
                if T >= 2048:
                    block_h = 64
                elif T >= 32:
                    block_h = 32
                else:
                    block_h = 16
            elif H >= 32:
                if T >= 256:
                    block_h = 32
                else:
                    block_h = 16
            else:
                block_h = triton.next_power_of_2(H)
        else:
            block_h = triton.next_power_of_2(min(H, 16))
    else:
        block_h = triton.next_power_of_2(block_h)
    block_h = max(block_h, 16)  # AMD MFMA min tile

    n_head_blocks = triton.cdiv(H, block_h)
    h_padded = n_head_blocks * block_h
    block_d = triton.next_power_of_2(D)
    assert block_d == D

    # gfx1250 stages slots through LDS via TDM async_load, which hides the
    # larger per-tile KV gather latency -> BLOCK_K=32 is fastest there. Other
    # arches use the synchronous slot path, where 32 exposes memory latency.
    if use_gluon:
        block_k = 16
        waves_per_eu = 1
        if block_h == 128:
            block_k = 32
            attn_num_warps = 8
            max_num_wg = 256
            waves_per_eu = 2
        elif block_h == 64:
            attn_num_warps = 4
            max_num_wg = 256
        elif block_h == 32:
            attn_num_warps = 2
            max_num_wg = 512
        else:
            attn_num_warps = 1
            max_num_wg = 1024
    else:
        block_k = 16 if D >= 256 else 32
        attn_num_warps = 4
        max_num_wg = 256
        waves_per_eu = 1
    num_stages = 2
    # gluon reduce with BLOCK_H=1 keeps KV_SPLITS and BLOCK_H entirely
    # in-thread; a single warp suffices and avoids shared-memory layout
    # mismatches between 2D (m/l) and 3D (acc) loads.
    reduce_num_warps = 1 if use_gluon else 4
    reduce_waves_per_eu = 4 if use_gluon else 1
    USE_EXP2 = True

    # Infer KV_SPLITS from inputs when caller doesn't override.
    # Fill ~512 total CTAs (MI300X has 304 CUs) while never splitting K into
    # more pieces than there are K-blocks. Rounded up to a power of 2 so the
    # reduce kernel's tl.arange(0, KV_SPLITS) compiles; over-splitting past
    # max_kv_splits is handled by the kernel (empty splits early-return and
    # the reduce masks their stale partial-buffer slots).
    # print(f"{kv_indices.shape[0]=}")
    if kv_splits is None:
        max_kv_len = kv_indices.shape[0]
        max_kv_splits = max(1, triton.cdiv(max_kv_len, block_k))
        kv_splits = max(1, max_num_wg // max(1, T * n_head_blocks))
        kv_splits = min(max_kv_splits, kv_splits)
        kv_splits = triton.next_power_of_2(kv_splits)

    if use_gluon:
        _lds_budget = arch_info._LDS_CAP_BYTES.get(DEVICE_ARCH)
        _lds_cap = max(1, _lds_budget // (block_d * 4))
        kv_splits = min(kv_splits, 1 << (_lds_cap.bit_length() - 1))
        if kv_splits > 8:
            reduce_num_warps = 4
            reduce_waves_per_eu = 1

    if kv_splits == 1:
        m_partial = l_partial = acc_partial = out  # unused inside the kernel
        mp_strides = (0, 0, 0)
        lp_strides = (0, 0, 0)
        ap_strides = (0, 0, 0, 0)
    else:
        m_partial = torch.empty(
            (T, kv_splits, h_padded), dtype=torch.float32, device=q.device
        )
        l_partial = torch.empty_like(m_partial)
        acc_partial = torch.empty(
            (T, kv_splits, h_padded, D), dtype=torch.float32, device=q.device
        )
        mp_strides = m_partial.stride()
        lp_strides = l_partial.stride()
        ap_strides = acc_partial.stride()

    if quant_kv:
        kv_scales_arg = kv_scales
        ks_stride_n_arg = kv_scales.stride(0)
        num_groups_arg = D // _FP8_GROUP_SIZE
    else:
        kv_scales_arg = q.new_empty(1, dtype=torch.float32)
        ks_stride_n_arg = 1
        num_groups_arg = 1

    if use_gluon:
        impl = gluon_pa_decode_sparse
        reduce_impl = gluon_pa_decode_sparse_reduce
    else:
        impl = triton_pa_decode_sparse
        reduce_impl = triton_pa_decode_sparse_reduce

    grid_attn = (T, n_head_blocks, kv_splits)
    impl[grid_attn](
        q,
        unified_kv,
        kv_scales_arg,
        kv_indices,
        kv_indptr,
        m_partial,
        l_partial,
        acc_partial,
        attn_sink,
        out,
        unified_kv.shape[0],
        q.stride(0),
        q.stride(1),
        q.stride(2),
        unified_kv.stride(0),
        unified_kv.stride(1),
        ks_stride_n_arg,
        mp_strides[0],
        mp_strides[1],
        mp_strides[2],
        lp_strides[0],
        lp_strides[1],
        lp_strides[2],
        ap_strides[0],
        ap_strides[1],
        ap_strides[2],
        ap_strides[3],
        out.stride(0),
        out.stride(1),
        out.stride(2),
        H,
        D,
        kv_splits,
        float(softmax_scale),
        BLOCK_H=block_h,
        BLOCK_D=block_d,
        BLOCK_K=block_k,
        HAS_INVALID=has_invalid,
        QUANT_KV=quant_kv,
        GROUP_SIZE=_FP8_GROUP_SIZE,
        NUM_GROUPS=num_groups_arg,
        USE_EXP2=USE_EXP2,
        num_warps=attn_num_warps,
        num_stages=num_stages,
        waves_per_eu=waves_per_eu,
    )

    if kv_splits == 1:
        return out

    if skip_reduce:
        # Hand back the pre-reduce partials; the caller (or a downstream op)
        # is responsible for the log-sum-exp combine + sink fold.
        return acc_partial, m_partial, l_partial

    # One reduce CTA per head. For small per-rank H (TP=8 → H ∈ {8, 16}) this
    # multiplies the reduce-side CTA count by H, replacing the previous single
    # under-occupied CTA per token with a small fan-out that hides launch
    # latency. tl.arange(0, 1) is a valid power-of-2 range.
    block_h_reduce = 1
    grid_reduce = (T, triton.cdiv(H, block_h_reduce))

    reduce_impl[grid_reduce](
        m_partial,
        l_partial,
        acc_partial,
        attn_sink,
        kv_indptr,
        out,
        m_partial.stride(0),
        m_partial.stride(1),
        m_partial.stride(2),
        l_partial.stride(0),
        l_partial.stride(1),
        l_partial.stride(2),
        acc_partial.stride(0),
        acc_partial.stride(1),
        acc_partial.stride(2),
        acc_partial.stride(3),
        out.stride(0),
        out.stride(1),
        out.stride(2),
        H,
        D,
        kv_splits,
        BLOCK_H=block_h_reduce,
        BLOCK_D=block_d,
        BLOCK_K=block_k,
        USE_EXP2=USE_EXP2,
        num_warps=reduce_num_warps,
        waves_per_eu=reduce_waves_per_eu,
    )
    return out


def _as_int32_contiguous_1d(x: torch.Tensor) -> torch.Tensor:
    if x.dtype == torch.int32 and x.ndim == 1 and x.is_contiguous():
        return x
    return x.to(torch.int32).contiguous()


def _decode_num_splits_occ(num_queries, heads_blocks, avg_main, avg_extra, block_k):
    """Split-K count for the gfx950 gluon kernel: fill the machine, but never
    split a segment finer than one BLOCK_K tile or past _MAX_SPLITS.
    """
    num_sms = get_num_sms()
    base_wg = max(1, num_queries * heads_blocks)
    cta_cap = max(1, (2 * num_sms) // base_wg)
    main_tiles = max(1, math.ceil(avg_main / block_k)) if avg_main > 0 else 0
    extra_tiles = max(1, math.ceil(avg_extra / block_k)) if avg_extra > 0 else 0
    tiles = max(1, main_tiles, extra_tiles)
    if tiles <= 2:
        # Splitting two tiles saves less than the reduce launch costs.
        return 1
    if base_wg >= num_sms:
        # Already at least one workgroup per CU without splitting
        return max(1, min(cta_cap, tiles // 4))
    return max(1, min(cta_cap, tiles, _MAX_SPLITS))


def _last_round_fills(programs, num_sms):
    """The grid's last round of programs is full or more than half full."""
    left = programs % num_sms
    return left == 0 or 2 * left > num_sms


def _rounds_suit_32(num_heads, num_queries, num_splits, tiles):
    """The 32-head grid ends on a full or more-than-half-full round (up to four
    rounds), or its programs have four or more tiles (past four rounds)."""
    num_sms = get_num_sms()
    programs = num_queries * (num_heads // 32) * num_splits
    if programs <= 4 * num_sms:
        return _last_round_fills(programs, num_sms)
    return tiles >= 4


def _dsv4_block_m(num_heads, num_queries, num_splits, row_tiles, has_extra):
    """Heads per program (16, 32 or 64) for fp8_dsv4_mla at 32 or 64 heads: 64
    for top-k launches without split-K from one full round of rows (up to four
    rounds, the last more than half full); else 32 past one tile per program."""
    num_sms = get_num_sms()
    rows_fill = num_queries >= num_sms and (
        _last_round_fills(num_queries, num_sms) or num_queries > 4 * num_sms
    )
    if num_heads == 64 and has_extra and num_splits == 1 and rows_fill:
        return 64
    tiles = row_tiles / num_splits
    if tiles > 1 and _rounds_suit_32(num_heads, num_queries, num_splits, tiles):
        return 32
    return 16


def _staged_block_m(num_heads, num_queries, num_splits, row_tiles):
    """Heads per program (16, 32 or 64) at 32 or 64 heads for the staged walks
    (per-tensor fp8; bf16 with the rope inside): 64 without split-K once
    2 x rows > CUs; else 32 from two tiles per program."""
    num_sms = get_num_sms()
    if num_heads == 64 and num_splits == 1 and 2 * num_queries > num_sms:
        return 64
    tiles = row_tiles / num_splits
    if tiles >= 2 and _rounds_suit_32(num_heads, num_queries, num_splits, tiles):
        return 32
    return 16


def _launch_splits(num_splits):
    """Split programs to launch: past 2, rounded up to a multiple of 4, so the
    reduce (unrolled over the launched count) compiles for few counts. The extra
    programs exit early with empty partials."""
    return num_splits if num_splits <= 2 else -(-num_splits // 4) * 4


def _pa_decode_sparse_gfx950_gluon(
    q,
    cache,
    cache_scales,
    indices,
    indptr,
    scale,
    attn_sink,
    extra_cache=None,
    extra_indices=None,
    extra_indptr=None,
    kv_splits=None,
    skip_reduce=False,
    out=None,
    has_invalid=False,
    inv_rope_positions=None,
    inv_rope_cos_sin_cache=None,
    out_mxfp8=None,
):
    """Merged gfx950 gluon DSv4 sparse-MLA decode driver. Format from cache.ndim:
    3D [nb, block, 584] -> packed fp8_dsv4_mla (uint8: 448 NoPE fp8 e4m3 OCP +
                           embedded UE8M0 per-64 scale + 64 RoPE bf16) or a bf16
                           block cache; pass extra_* for the SWA+top-k two-loop,
                           else a single segment.
    2D [pages, D]       -> uniform pool: fp8 (uint8) + cache_scales
                           [pages, D//64] fp32, or bf16 (cache_scales None).

    The output epilogue applies what vLLM runs on the rows before wo_a:
    inv_rope_positions [N] with inv_rope_cos_sin_cache [P, 64] f32 (cos | sin)
    rotate the trailing 64 lanes of each row back (inverse GPT-J RoPE), and
    out_mxfp8 = (data [N, H * D] e4m3, scale [N, H * D // 32] uint8 E8M0)
    replaces out with its MXFP8 quantization; data viewed as [N, H, D] is
    returned.
    """
    assert q.ndim == 3, f"expected q=[b,h,d], got {q.shape}"
    assert DEVICE_ARCH == "gfx950", "gluon DSv4 decode kernel is gfx950-only"

    # Tuned launch config (gfx950 / MI355). BLOCK_M = heads per MFMA M-tile, and 16
    # is both the MFMA M and the DSv4 head count; BLOCK_K = KV tile; num_warps =
    # BLOCK_K // 16, because warps tile the dot-N and MFMA N = 16.
    BLOCK_M, BLOCK_K = 16, 64
    num_warps = max(1, BLOCK_K // 16)
    NOPE_DIM, ROPE_DIM = 448, 64
    MAX_BYTES = 2**31 - 1

    num_queries, num_heads, head_dim = q.shape
    indices = _as_int32_contiguous_1d(indices)
    indptr = _as_int32_contiguous_1d(indptr)
    has_sink = attn_sink is not None
    attn_sink = (
        attn_sink.contiguous().to(torch.float32)
        if has_sink
        else torch.empty(1, device=q.device, dtype=torch.float32)
    )

    if cache.ndim == 2:
        # uniform pool: one fp8 gather over the whole head + separate fp32 scales,
        # or bf16. page_size=1 -> block_idx=slot, pos=0; scales ride the bf16 ptr.
        FLAT_POOL = True
        main_is_fp8 = cache.dtype == torch.uint8
        if main_is_fp8:
            assert cache_scales is not None and cache_scales.dtype == torch.float32
            main_bf16 = cache_scales.contiguous()
        else:
            main_bf16 = cache
        # if HAS_EXTRA=False, reuse main tensors as unread placeholders.
        extra_cache, extra_bf16, extra_indices, extra_indptr = (
            cache,
            main_bf16,
            indices,
            indptr,
        )
        extra_is_fp8 = main_is_fp8
        has_extra = False
        main_block, extra_block = 1, 1
        nope_dim = head_dim
        main_num_rows = extra_num_rows = cache.shape[0]
        avg_main = indices.numel() / max(1, num_queries)  # one segment; no extra
        avg_extra = 0.0
    else:
        # packed fp8_dsv4_mla [nb, block, 584] (UE8M0 block trailer) or bf16 block
        # cache. NB: vLLM's fp8_ds_mla also names the 656 B V3.2 layout, which is
        # fp8_dsv32_mla and reaches the kernel through sparse_mla.py instead.
        FLAT_POOL = False
        main_is_fp8 = cache.dtype == torch.uint8
        main_bf16 = cache.view(torch.bfloat16) if main_is_fp8 else cache
        has_extra = (
            extra_cache is not None
            and extra_indices is not None
            and extra_indptr is not None
        )
        if has_extra:
            extra_indices = _as_int32_contiguous_1d(extra_indices)
            extra_indptr = _as_int32_contiguous_1d(extra_indptr)
        else:
            extra_cache, extra_indices, extra_indptr = cache, indices, indptr
        extra_is_fp8 = extra_cache.dtype == torch.uint8
        extra_bf16 = extra_cache.view(torch.bfloat16) if extra_is_fp8 else extra_cache
        main_block, extra_block = cache.shape[1], extra_cache.shape[1]
        nope_dim = NOPE_DIM
        main_num_rows = cache.shape[0] * cache.shape[1]
        extra_num_rows = extra_cache.shape[0] * extra_cache.shape[1]
        avg_main = indices.numel() / max(1, num_queries)
        avg_extra = extra_indices.numel() / max(1, num_queries) if has_extra else 0.0

    # Kernel-side cache-format tags (kernel shared with sparse_mla.py).
    if FLAT_POOL:
        main_fmt = "fp8_g64" if main_is_fp8 else "bf16"
        extra_fmt = main_fmt
    else:
        main_fmt = "fp8_dsv4_mla" if main_is_fp8 else "bf16"
        extra_fmt = "fp8_dsv4_mla" if extra_is_fp8 else "bf16"
        # The fp8_dsv4_mla gather splits slot ids into (page, row) by shifts.
        for fmt, block in ((main_fmt, main_block), (extra_fmt, extra_block)):
            assert (
                fmt != "fp8_dsv4_mla" or block & (block - 1) == 0
            ), f"fp8_dsv4_mla page size must be a power of two, got {block}"

    # Alignment hint for the page strides so row gathers can vectorize: the largest
    # power of 2 (<= 16) dividing both.
    s0, s1 = int(cache.stride(0)), int(extra_cache.stride(0))
    cs0_align = 1
    for a in (16, 8, 4, 2):
        if s0 % a == 0 and s1 % a == 0:
            cs0_align = a
            break

    # Gate each cache on its own span: buffer_load carries a 32-bit offset, and one
    # oversized cache must not drop the fast path for the other. The index lists are
    # one int32 per gathered token, far under the limit even for a full batch.
    main_use_buffer_load = max_addressable_bytes(cache) < MAX_BYTES
    extra_use_buffer_load = max_addressable_bytes(extra_cache) < MAX_BYTES
    idx_use_buffer_load = (
        max_addressable_bytes(indices) < MAX_BYTES
        and max_addressable_bytes(extra_indices) < MAX_BYTES
    )
    use_buffer_load = main_use_buffer_load and extra_use_buffer_load
    packed_fp8 = (
        not FLAT_POOL
        and main_fmt == "fp8_dsv4_mla"
        and (not has_extra or extra_fmt == "fp8_dsv4_mla")
    )
    prefill = num_queries >= _PREFILL_MIN_ROWS
    row_tiles = max(avg_main, avg_extra) / BLOCK_K
    # Split count from the 16-head grid, for every program size.
    if kv_splits is not None:
        num_splits = max(1, int(kv_splits))
    else:
        num_splits = _decode_num_splits_occ(
            num_queries,
            (num_heads + BLOCK_M - 1) // BLOCK_M,
            avg_main,
            avg_extra,
            BLOCK_K,
        )
    staged_bf16 = (
        not FLAT_POOL and main_fmt == "bf16" and (not has_extra or extra_fmt == "bf16")
    )
    # 32- and 64-head programs (8 warps) stage each key tile once for all heads.
    if num_heads in (32, 64):
        if packed_fp8:
            BLOCK_M = _dsv4_block_m(
                num_heads, num_queries, num_splits, row_tiles, has_extra
            )
        elif staged_bf16:
            BLOCK_M = _staged_block_m(num_heads, num_queries, num_splits, row_tiles)
    if BLOCK_M > 16:
        num_warps = 8
    HEAD_ALIGNED = num_heads % BLOCK_M == 0
    heads_blocks = (num_heads + BLOCK_M - 1) // BLOCK_M
    inv_rope = inv_rope_positions is not None
    assert inv_rope == (
        inv_rope_cos_sin_cache is not None
    ), "inv_rope_positions and inv_rope_cos_sin_cache go together"
    assert not (
        skip_reduce and (inv_rope or out_mxfp8 is not None)
    ), "the output epilogue runs in the reduce, so skip_reduce cannot be set"
    if inv_rope:
        assert inv_rope_positions.shape == (num_queries,)
        assert inv_rope_positions.stride(0) == 1
        assert inv_rope_cos_sin_cache.dtype == torch.float32
        # [P, 64]: the kernel steps rows by stride(0)
        assert inv_rope_cos_sin_cache.ndim == 2
        assert inv_rope_cos_sin_cache.shape[1] == ROPE_DIM
        assert inv_rope_cos_sin_cache.stride(1) == 1
        assert inv_rope_positions.device == q.device
        assert inv_rope_cos_sin_cache.device == q.device
    if out_mxfp8 is not None:
        assert out is None, "out and out_mxfp8 are mutually exclusive"
        out_data, out_scale = out_mxfp8
        assert out_data.dtype == torch.float8_e4m3fn and out_scale.dtype == torch.uint8
        assert out_data.shape == (num_queries, num_heads * head_dim)
        assert out_scale.shape == (num_queries, num_heads * head_dim // 32)
        assert out_data.stride(-1) == 1 and out_scale.stride(-1) == 1
        assert out_data.device == q.device and out_scale.device == q.device
        out = out_data.view(num_queries, num_heads, head_dim)
    else:
        out_scale = None
        out = _check_out(out, q, torch.bfloat16)
    epilogue = {
        "pos_ptr": inv_rope_positions,
        "cos_sin_ptr": inv_rope_cos_sin_cache,
        "cs_stride": inv_rope_cos_sin_cache.stride(0) if inv_rope else 0,
        "out_scale_ptr": out_scale,
        "os_stride0": out_scale.stride(0) if out_scale is not None else 0,
        "INV_ROPE": inv_rope,
        "OUT_MXFP8": out_scale is not None,
    }

    # Q is read once per query without split-K, and re-read by every split
    q_cache = ".cg" if num_splits == 1 else ""
    # skip_reduce hands the partials to the caller, so only our own reduce pads.
    grid_splits = num_splits if skip_reduce else _launch_splits(num_splits)

    if num_splits > 1:
        part_m = torch.empty(
            (num_queries, grid_splits, num_heads), dtype=torch.float32, device=q.device
        )
        part_l = torch.empty_like(part_m)
        # bf16 partials halve both the split-K HBM traffic (~31% of the kernel's
        # bytes)
        part_acc = torch.empty(
            (num_queries, grid_splits, num_heads, head_dim),
            dtype=torch.float32 if skip_reduce else torch.bfloat16,
            device=q.device,
        )
        pm_stride0, pm_stride_s = part_m.stride(0), part_m.stride(1)
        pa_stride0, pa_stride_s, pa_stride_h = (
            part_acc.stride(0),
            part_acc.stride(1),
            part_acc.stride(2),
        )
    else:
        part_m = part_l = part_acc = out  # unused placeholders (never dereferenced)
        pm_stride0 = pm_stride_s = pa_stride0 = pa_stride_s = pa_stride_h = 0

    # Dequant chunking. The gather layout puts 32 of a wave's 64 lanes along a row
    # (16 B each, 512 B) and the other 32 on a second row; col_reps is how many
    # such spans each lane holds, which is what makes a column split a free
    # register rename.
    col_reps = head_dim // 512
    chunk_axis = 1 if col_reps >= 4 else 0
    nope_chunk = max(1, BLOCK_K // 4) if chunk_axis == 0 else min(128, head_dim)

    prefill_kw = {}
    if num_queries >= _PREFILL_MIN_ROWS:
        # Prefill rows re-read each other's KV rows, so cache the gather instead of .cg.
        prefill_kw["GATHER_CACHE"] = ""
        if main_fmt == extra_fmt == "fp8_dsv4_mla":
            prefill_kw["SLOT_U32"] = max(s0, s1) < (1 << 24)
            nope_chunk = max(1, BLOCK_K // 8)

    waves_per_eu = 2
    one_wg_per_cu = (
        use_buffer_load and num_queries * heads_blocks * num_splits <= get_num_sms()
    )
    if one_wg_per_cu:
        waves_per_eu = 1

    # Unpeeled is faster at prefill and, on the 64-bit gathers, unless split-K
    # leaves each program a few tiles. Decode on buffer loads is faster peeled.
    short_splits = num_splits > 1 and row_tiles <= 4 * num_splits
    unpeel = num_queries >= _PREFILL_MIN_ROWS if use_buffer_load else not short_splits

    main_splits = num_splits
    if has_extra and avg_main > 0:
        main_splits = max(1, min(num_splits, math.ceil(avg_main / BLOCK_K)))

    # Per-query split count decided in-kernel; only meaningful when there is more
    # than one split to give back.
    adaptive_splits = num_splits > 1

    # dsv4 dequant: the scaled upcast if this Triton has it, else inline asm.
    deq = "upcast" if _HAS_SCALED_UPCAST else "asm"

    # The 16-lane row gather needs row-axis dequant chunks of 4+ rows per warp.
    if packed_fp8 and chunk_axis == 0:
        nope_chunk = max(nope_chunk, 4 * num_warps)
    if packed_fp8:
        # Rows that share KV rows reuse them through the cache, so skip .cg.
        prefill_kw["GATHER_CACHE"] = ""

    # One XCD (and L2) for programs that read the same KV rows: a row's head blocks,
    # or neighbouring rows of bf16's 32/64-head programs without split-K. Not for
    # SWA-only prefill or launches padded past the split count.
    rows_share = heads_blocks > 1 or (staged_bf16 and BLOCK_M > 16 and num_splits == 1)
    xcd_remap = (
        get_num_xcds()
        if rows_share and grid_splits == num_splits and (has_extra or not prefill)
        else 0
    )

    # Grid dim 0 varies fastest and XCD assignment is round-robin over the linear
    # workgroup id, so the axis order decides what shares an XCD's L2.
    grid = (num_queries, grid_splits, heads_blocks)
    _sparse_mla_gfx950[grid](
        q,
        cache,
        main_bf16,
        indices,
        indptr,
        extra_cache,
        extra_bf16,
        extra_indices,
        extra_indptr,
        attn_sink,
        out,
        part_m,
        part_l,
        part_acc,
        # f32 scale pointers (separated-rope formats only); None is elided,
        # keeping the DSv4 kernarg layout unchanged.
        None,
        None,
        scale,
        q.stride(0),
        q.stride(1),
        out.stride(0),
        out.stride(1),
        cache.stride(0),
        extra_cache.stride(0),
        main_num_rows,
        extra_num_rows,
        pm_stride0,
        pm_stride_s,
        pa_stride0,
        pa_stride_s,
        pa_stride_h,
        num_heads,
        HAS_EXTRA=has_extra,
        HAS_SINK=has_sink,
        MAIN_FMT=main_fmt,
        EXTRA_FMT=extra_fmt,
        MAIN_BLOCK_SIZE=main_block,
        EXTRA_BLOCK_SIZE=extra_block,
        CS0_ALIGN=cs0_align,
        NOPE_DIM=nope_dim,
        ROPE_DIM=ROPE_DIM,
        HEAD_SIZE=head_dim,
        ROPE_SEPARATE=False,
        BLOCK_M=BLOCK_M,
        BLOCK_K=BLOCK_K,
        num_splits=num_splits,
        SPLIT_K=num_splits > 1,
        HEAD_ALIGNED=HEAD_ALIGNED,
        NOPE_CHUNK=nope_chunk,
        CHUNK_AXIS=chunk_axis,
        PART_STORE_CACHE="",
        Q_CACHE=q_cache,
        GRID_ORDER="qsh",
        # The partial last tile rides the full-tile body. Gluon inlines, so a peeled
        # masked copy would be a second gather+dequant+MFMA body, and its register
        # demand spills the tile loop.
        UNI_TILE=True,
        main_num_splits=main_splits,
        ADAPTIVE_SPLITS=adaptive_splits,
        DEQ=deq,
        MAIN_USE_BUFFER_LOAD=main_use_buffer_load,
        EXTRA_USE_BUFFER_LOAD=extra_use_buffer_load,
        IDX_BUFFER_LOAD=idx_use_buffer_load,
        HAS_INVALID=has_invalid,
        UNPEEL=unpeel,
        XCD_REMAP=xcd_remap,
        # Gather a tile ahead only for fp8_dsv4_mla's 32-head programs below prefill
        # size.
        DSV4_PREFETCH=packed_fp8 and BLOCK_M == 32 and not prefill,
        num_warps=num_warps,
        waves_per_eu=waves_per_eu,
        **prefill_kw,
        # The epilogue runs where the output is written.
        **(epilogue if num_splits == 1 else {}),
    )

    if num_splits == 1:
        return out
    if skip_reduce:
        return part_acc, part_m, part_l

    # One head per reduce workgroup
    rgrid = (num_queries, num_heads)
    _sparse_mla_reduce_gfx950[rgrid](
        part_m,
        part_l,
        part_acc,
        attn_sink,
        out,
        out.stride(0),
        out.stride(1),
        pm_stride0,
        pm_stride_s,
        pa_stride0,
        pa_stride_s,
        pa_stride_h,
        num_heads,
        HAS_SINK=has_sink,
        HEAD_SIZE=head_dim,
        BLOCK_M=1,
        NUM_SPLITS=grid_splits,
        HEAD_ALIGNED=True,
        ADAPTIVE_SPLITS=adaptive_splits,
        ROPE_DIM=ROPE_DIM,
        **epilogue,
        # A 2-split tile spans two warps; more warps would hold duplicate lanes.
        num_warps=min(4, grid_splits),
    )
    return out
