

================================================================
== Synthesis Summary Report of 'add'
================================================================
+ General Information: 
    * Date:           Mon May 31 22:33:13 2021
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
    * Project:        intx-fpga
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu11p-flga2577-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------+------+-------+---------+---------+----------+---------+------+----------+------+----+------------+-----------+-----+
    |  Modules  | Issue|       | Latency | Latency | Iteration|         | Trip |          |      |    |            |           |     |
    |  & Loops  | Type | Slack | (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF     |    LUT    | URAM|
    +-----------+------+-------+---------+---------+----------+---------+------+----------+------+----+------------+-----------+-----+
    |+ add      |     -|  -2.74|       11|  110.000|         -|       12|     -|        no|     -|   -|  1291 (~0%)|  452 (~0%)|    -|
    | o Loop 1  |     -|  -7.30|        3|   30.000|         1|        1|     4|       yes|     -|   -|           -|          -|    -|
    | o Loop 2  |     -|  -7.30|        4|   40.000|         1|        1|     4|       yes|     -|   -|           -|          -|    -|
    +-----------+------+-------+---------+---------+----------+---------+------+----------+------+----+------------+-----------+-----+

