// Generated by CIRCT 42e53322a
module SC(	// /tmp/tmp.L0EUMnT1KJ/48864_verilog_single_SC.cleaned.mlir:2:3
  input        rtype,	// /tmp/tmp.L0EUMnT1KJ/48864_verilog_single_SC.cleaned.mlir:2:20
               ori,	// /tmp/tmp.L0EUMnT1KJ/48864_verilog_single_SC.cleaned.mlir:2:36
               addi,	// /tmp/tmp.L0EUMnT1KJ/48864_verilog_single_SC.cleaned.mlir:2:50
               lw,	// /tmp/tmp.L0EUMnT1KJ/48864_verilog_single_SC.cleaned.mlir:2:65
               sw,	// /tmp/tmp.L0EUMnT1KJ/48864_verilog_single_SC.cleaned.mlir:2:78
               lh,	// /tmp/tmp.L0EUMnT1KJ/48864_verilog_single_SC.cleaned.mlir:2:91
               lhu,	// /tmp/tmp.L0EUMnT1KJ/48864_verilog_single_SC.cleaned.mlir:2:104
               sh,	// /tmp/tmp.L0EUMnT1KJ/48864_verilog_single_SC.cleaned.mlir:2:118
               lb,	// /tmp/tmp.L0EUMnT1KJ/48864_verilog_single_SC.cleaned.mlir:2:131
               lbu,	// /tmp/tmp.L0EUMnT1KJ/48864_verilog_single_SC.cleaned.mlir:2:144
               sb,	// /tmp/tmp.L0EUMnT1KJ/48864_verilog_single_SC.cleaned.mlir:2:158
               beq,	// /tmp/tmp.L0EUMnT1KJ/48864_verilog_single_SC.cleaned.mlir:2:171
               jump,	// /tmp/tmp.L0EUMnT1KJ/48864_verilog_single_SC.cleaned.mlir:2:185
  output       RegWrite,	// /tmp/tmp.L0EUMnT1KJ/48864_verilog_single_SC.cleaned.mlir:2:201
               RegDst,	// /tmp/tmp.L0EUMnT1KJ/48864_verilog_single_SC.cleaned.mlir:2:220
               ALUsrcB,	// /tmp/tmp.L0EUMnT1KJ/48864_verilog_single_SC.cleaned.mlir:2:237
               ImmExt,	// /tmp/tmp.L0EUMnT1KJ/48864_verilog_single_SC.cleaned.mlir:2:255
               MemWrite,	// /tmp/tmp.L0EUMnT1KJ/48864_verilog_single_SC.cleaned.mlir:2:272
               Branch,	// /tmp/tmp.L0EUMnT1KJ/48864_verilog_single_SC.cleaned.mlir:2:291
               J,	// /tmp/tmp.L0EUMnT1KJ/48864_verilog_single_SC.cleaned.mlir:2:308
               MemtoReg,	// /tmp/tmp.L0EUMnT1KJ/48864_verilog_single_SC.cleaned.mlir:2:320
               Memrhalf,	// /tmp/tmp.L0EUMnT1KJ/48864_verilog_single_SC.cleaned.mlir:2:339
               Memrbyte,	// /tmp/tmp.L0EUMnT1KJ/48864_verilog_single_SC.cleaned.mlir:2:358
               MemExt,	// /tmp/tmp.L0EUMnT1KJ/48864_verilog_single_SC.cleaned.mlir:2:377
               Rtype,	// /tmp/tmp.L0EUMnT1KJ/48864_verilog_single_SC.cleaned.mlir:2:394
  output [2:0] ALUop	// /tmp/tmp.L0EUMnT1KJ/48864_verilog_single_SC.cleaned.mlir:2:410
);

  assign RegWrite = rtype | ori | addi | lw | lh | lhu | lb | lbu;	// /tmp/tmp.L0EUMnT1KJ/48864_verilog_single_SC.cleaned.mlir:4:10, :13:5
  assign RegDst = rtype;	// /tmp/tmp.L0EUMnT1KJ/48864_verilog_single_SC.cleaned.mlir:13:5
  assign ALUsrcB = ori | addi | lw | sw | lh | lhu | sh | lb | lbu | sb;	// /tmp/tmp.L0EUMnT1KJ/48864_verilog_single_SC.cleaned.mlir:5:10, :13:5
  assign ImmExt = addi | lw | sw | lh | lhu | sh | lb | lbu | sb;	// /tmp/tmp.L0EUMnT1KJ/48864_verilog_single_SC.cleaned.mlir:6:10, :13:5
  assign MemWrite = sw | sh | sb;	// /tmp/tmp.L0EUMnT1KJ/48864_verilog_single_SC.cleaned.mlir:7:10, :13:5
  assign Branch = beq;	// /tmp/tmp.L0EUMnT1KJ/48864_verilog_single_SC.cleaned.mlir:13:5
  assign J = jump;	// /tmp/tmp.L0EUMnT1KJ/48864_verilog_single_SC.cleaned.mlir:13:5
  assign MemtoReg = lw | lh | lhu | lb | lbu;	// /tmp/tmp.L0EUMnT1KJ/48864_verilog_single_SC.cleaned.mlir:8:10, :13:5
  assign Memrhalf = lh | lhu | sh;	// /tmp/tmp.L0EUMnT1KJ/48864_verilog_single_SC.cleaned.mlir:9:10, :13:5
  assign Memrbyte = lb | lbu | sb;	// /tmp/tmp.L0EUMnT1KJ/48864_verilog_single_SC.cleaned.mlir:10:10, :13:5
  assign MemExt = lh | lb;	// /tmp/tmp.L0EUMnT1KJ/48864_verilog_single_SC.cleaned.mlir:11:10, :13:5
  assign Rtype = rtype;	// /tmp/tmp.L0EUMnT1KJ/48864_verilog_single_SC.cleaned.mlir:13:5
  assign ALUop = {1'h0, ori, beq};	// /tmp/tmp.L0EUMnT1KJ/48864_verilog_single_SC.cleaned.mlir:3:14, :12:10, :13:5
endmodule

