Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Dec  4 14:48:38 2024
| Host         : Macbook-SE-M16-Pepper running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Display_system_timing_summary_routed.rpt -pb Display_system_timing_summary_routed.pb -rpx Display_system_timing_summary_routed.rpx -warn_on_violation
| Design       : Display_system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    149         
TIMING-18  Warning           Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (169)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (355)
5. checking no_input_delay (11)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (169)
--------------------------
 There are 127 register/latch pins with no clock driven by root clock pin: clk_div_inst/clk_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divClock_inst/clk_out_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (355)
--------------------------------------------------
 There are 355 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.407        0.000                      0                   62        0.201        0.000                      0                   62        4.500        0.000                       0                    71  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.407        0.000                      0                   62        0.201        0.000                      0                   62        4.500        0.000                       0                    71  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.407ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.407ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 2.056ns (56.939%)  route 1.555ns (43.061%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.564     5.085    clk_div_inst/CLK
    SLICE_X34Y45         FDCE                                         r  clk_div_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDCE (Prop_fdce_C_Q)         0.478     5.563 r  clk_div_inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.701     6.264    clk_div_inst/counter_reg_n_0_[1]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.091 r  clk_div_inst/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.091    clk_div_inst/counter_reg[4]_i_2_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.205 r  clk_div_inst/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.205    clk_div_inst/counter_reg[8]_i_2_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.539 r  clk_div_inst/counter_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.854     8.393    clk_div_inst/data0[10]
    SLICE_X34Y47         LUT2 (Prop_lut2_I1_O)        0.303     8.696 r  clk_div_inst/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     8.696    clk_div_inst/counter[10]
    SLICE_X34Y47         FDCE                                         r  clk_div_inst/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.445    14.786    clk_div_inst/CLK
    SLICE_X34Y47         FDCE                                         r  clk_div_inst/counter_reg[10]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y47         FDCE (Setup_fdce_C_D)        0.077    15.103    clk_div_inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -8.696    
  -------------------------------------------------------------------
                         slack                                  6.407    

Slack (MET) :             6.422ns  (required time - arrival time)
  Source:                 divClock_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divClock_inst/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 1.825ns (51.469%)  route 1.721ns (48.531%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.563     5.084    divClock_inst/counter_reg[17]_0
    SLICE_X32Y10         FDCE                                         r  divClock_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  divClock_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.859     6.399    divClock_inst/counter_reg_n_0_[3]
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.921 r  divClock_inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.921    divClock_inst/counter0_carry_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  divClock_inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.035    divClock_inst/counter0_carry__0_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  divClock_inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.149    divClock_inst/counter0_carry__1_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.462 r  divClock_inst/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.862     8.324    divClock_inst/data0[16]
    SLICE_X32Y13         LUT5 (Prop_lut5_I4_O)        0.306     8.630 r  divClock_inst/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     8.630    divClock_inst/counter[16]
    SLICE_X32Y13         FDCE                                         r  divClock_inst/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.440    14.781    divClock_inst/counter_reg[17]_0
    SLICE_X32Y13         FDCE                                         r  divClock_inst/counter_reg[16]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X32Y13         FDCE (Setup_fdce_C_D)        0.031    15.052    divClock_inst/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -8.630    
  -------------------------------------------------------------------
                         slack                                  6.422    

Slack (MET) :             6.444ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 2.080ns (57.539%)  route 1.535ns (42.461%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.564     5.085    clk_div_inst/CLK
    SLICE_X34Y45         FDCE                                         r  clk_div_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDCE (Prop_fdce_C_Q)         0.478     5.563 r  clk_div_inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.701     6.264    clk_div_inst/counter_reg_n_0_[1]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.091 r  clk_div_inst/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.091    clk_div_inst/counter_reg[4]_i_2_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.205 r  clk_div_inst/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.205    clk_div_inst/counter_reg[8]_i_2_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.319 r  clk_div_inst/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.319    clk_div_inst/counter_reg[12]_i_2_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.541 r  clk_div_inst/counter_reg[13]_i_3/O[0]
                         net (fo=1, routed)           0.834     8.375    clk_div_inst/data0[13]
    SLICE_X34Y47         LUT2 (Prop_lut2_I1_O)        0.325     8.700 r  clk_div_inst/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     8.700    clk_div_inst/counter[13]
    SLICE_X34Y47         FDCE                                         r  clk_div_inst/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.445    14.786    clk_div_inst/CLK
    SLICE_X34Y47         FDCE                                         r  clk_div_inst/counter_reg[13]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y47         FDCE (Setup_fdce_C_D)        0.118    15.144    clk_div_inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -8.700    
  -------------------------------------------------------------------
                         slack                                  6.444    

Slack (MET) :             6.450ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 1.022ns (28.426%)  route 2.573ns (71.574%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.565     5.086    clk_div_inst/CLK
    SLICE_X34Y47         FDCE                                         r  clk_div_inst/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.478     5.564 r  clk_div_inst/counter_reg[9]/Q
                         net (fo=2, routed)           0.830     6.394    clk_div_inst/counter_reg_n_0_[9]
    SLICE_X34Y46         LUT4 (Prop_lut4_I2_O)        0.296     6.690 r  clk_div_inst/counter[13]_i_4/O
                         net (fo=1, routed)           0.748     7.439    clk_div_inst/counter[13]_i_4_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.563 r  clk_div_inst/counter[13]_i_2/O
                         net (fo=14, routed)          0.995     8.558    clk_div_inst/counter[13]_i_2_n_0
    SLICE_X34Y47         LUT2 (Prop_lut2_I0_O)        0.124     8.682 r  clk_div_inst/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     8.682    clk_div_inst/counter[11]
    SLICE_X34Y47         FDCE                                         r  clk_div_inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.445    14.786    clk_div_inst/CLK
    SLICE_X34Y47         FDCE                                         r  clk_div_inst/counter_reg[11]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X34Y47         FDCE (Setup_fdce_C_D)        0.081    15.132    clk_div_inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                          -8.682    
  -------------------------------------------------------------------
                         slack                                  6.450    

Slack (MET) :             6.459ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 1.050ns (28.979%)  route 2.573ns (71.021%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.565     5.086    clk_div_inst/CLK
    SLICE_X34Y47         FDCE                                         r  clk_div_inst/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.478     5.564 r  clk_div_inst/counter_reg[9]/Q
                         net (fo=2, routed)           0.830     6.394    clk_div_inst/counter_reg_n_0_[9]
    SLICE_X34Y46         LUT4 (Prop_lut4_I2_O)        0.296     6.690 r  clk_div_inst/counter[13]_i_4/O
                         net (fo=1, routed)           0.748     7.439    clk_div_inst/counter[13]_i_4_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.563 r  clk_div_inst/counter[13]_i_2/O
                         net (fo=14, routed)          0.995     8.558    clk_div_inst/counter[13]_i_2_n_0
    SLICE_X34Y47         LUT2 (Prop_lut2_I0_O)        0.152     8.710 r  clk_div_inst/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     8.710    clk_div_inst/counter[12]
    SLICE_X34Y47         FDCE                                         r  clk_div_inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.445    14.786    clk_div_inst/CLK
    SLICE_X34Y47         FDCE                                         r  clk_div_inst/counter_reg[12]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X34Y47         FDCE (Setup_fdce_C_D)        0.118    15.169    clk_div_inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -8.710    
  -------------------------------------------------------------------
                         slack                                  6.459    

Slack (MET) :             6.481ns  (required time - arrival time)
  Source:                 divClock_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divClock_inst/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.516ns  (logic 1.843ns (52.413%)  route 1.673ns (47.587%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.563     5.084    divClock_inst/counter_reg[17]_0
    SLICE_X32Y10         FDCE                                         r  divClock_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  divClock_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.859     6.399    divClock_inst/counter_reg_n_0_[3]
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.921 r  divClock_inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.921    divClock_inst/counter0_carry_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  divClock_inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.035    divClock_inst/counter0_carry__0_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  divClock_inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.149    divClock_inst/counter0_carry__1_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.483 r  divClock_inst/counter0_carry__2/O[1]
                         net (fo=1, routed)           0.815     8.298    divClock_inst/data0[14]
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.303     8.601 r  divClock_inst/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     8.601    divClock_inst/counter[14]
    SLICE_X34Y13         FDCE                                         r  divClock_inst/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.439    14.780    divClock_inst/counter_reg[17]_0
    SLICE_X34Y13         FDCE                                         r  divClock_inst/counter_reg[14]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X34Y13         FDCE (Setup_fdce_C_D)        0.077    15.082    divClock_inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -8.601    
  -------------------------------------------------------------------
                         slack                                  6.481    

Slack (MET) :             6.602ns  (required time - arrival time)
  Source:                 divClock_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divClock_inst/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 1.729ns (50.849%)  route 1.671ns (49.151%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.563     5.084    divClock_inst/counter_reg[17]_0
    SLICE_X32Y10         FDCE                                         r  divClock_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  divClock_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.859     6.399    divClock_inst/counter_reg_n_0_[3]
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.921 r  divClock_inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.921    divClock_inst/counter0_carry_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  divClock_inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.035    divClock_inst/counter0_carry__0_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.369 r  divClock_inst/counter0_carry__1/O[1]
                         net (fo=1, routed)           0.813     8.182    divClock_inst/data0[10]
    SLICE_X34Y12         LUT5 (Prop_lut5_I4_O)        0.303     8.485 r  divClock_inst/counter[10]_i_1__0/O
                         net (fo=1, routed)           0.000     8.485    divClock_inst/counter[10]
    SLICE_X34Y12         FDCE                                         r  divClock_inst/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.440    14.781    divClock_inst/counter_reg[17]_0
    SLICE_X34Y12         FDCE                                         r  divClock_inst/counter_reg[10]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X34Y12         FDCE (Setup_fdce_C_D)        0.081    15.087    divClock_inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -8.485    
  -------------------------------------------------------------------
                         slack                                  6.602    

Slack (MET) :             6.612ns  (required time - arrival time)
  Source:                 divClock_inst/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divClock_inst/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 0.704ns (20.947%)  route 2.657ns (79.053%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.560     5.081    divClock_inst/counter_reg[17]_0
    SLICE_X32Y13         FDCE                                         r  divClock_inst/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDCE (Prop_fdce_C_Q)         0.456     5.537 f  divClock_inst/counter_reg[13]/Q
                         net (fo=2, routed)           0.828     6.365    divClock_inst/counter_reg_n_0_[13]
    SLICE_X32Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.489 r  divClock_inst/counter[17]_i_4/O
                         net (fo=18, routed)          1.829     8.318    divClock_inst/counter[17]_i_4_n_0
    SLICE_X32Y11         LUT5 (Prop_lut5_I2_O)        0.124     8.442 r  divClock_inst/counter[7]_i_1__0/O
                         net (fo=1, routed)           0.000     8.442    divClock_inst/counter[7]
    SLICE_X32Y11         FDCE                                         r  divClock_inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.442    14.783    divClock_inst/counter_reg[17]_0
    SLICE_X32Y11         FDCE                                         r  divClock_inst/counter_reg[7]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X32Y11         FDCE (Setup_fdce_C_D)        0.031    15.054    divClock_inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                          -8.442    
  -------------------------------------------------------------------
                         slack                                  6.612    

Slack (MET) :             6.660ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 1.022ns (30.208%)  route 2.361ns (69.792%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.565     5.086    clk_div_inst/CLK
    SLICE_X34Y47         FDCE                                         r  clk_div_inst/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.478     5.564 r  clk_div_inst/counter_reg[9]/Q
                         net (fo=2, routed)           0.830     6.394    clk_div_inst/counter_reg_n_0_[9]
    SLICE_X34Y46         LUT4 (Prop_lut4_I2_O)        0.296     6.690 r  clk_div_inst/counter[13]_i_4/O
                         net (fo=1, routed)           0.748     7.439    clk_div_inst/counter[13]_i_4_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.563 r  clk_div_inst/counter[13]_i_2/O
                         net (fo=14, routed)          0.783     8.345    clk_div_inst/counter[13]_i_2_n_0
    SLICE_X34Y47         LUT2 (Prop_lut2_I0_O)        0.124     8.469 r  clk_div_inst/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     8.469    clk_div_inst/counter[6]
    SLICE_X34Y47         FDCE                                         r  clk_div_inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.445    14.786    clk_div_inst/CLK
    SLICE_X34Y47         FDCE                                         r  clk_div_inst/counter_reg[6]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X34Y47         FDCE (Setup_fdce_C_D)        0.079    15.130    clk_div_inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -8.469    
  -------------------------------------------------------------------
                         slack                                  6.660    

Slack (MET) :             6.670ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 1.051ns (30.801%)  route 2.361ns (69.199%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.565     5.086    clk_div_inst/CLK
    SLICE_X34Y47         FDCE                                         r  clk_div_inst/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.478     5.564 r  clk_div_inst/counter_reg[9]/Q
                         net (fo=2, routed)           0.830     6.394    clk_div_inst/counter_reg_n_0_[9]
    SLICE_X34Y46         LUT4 (Prop_lut4_I2_O)        0.296     6.690 r  clk_div_inst/counter[13]_i_4/O
                         net (fo=1, routed)           0.748     7.439    clk_div_inst/counter[13]_i_4_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.563 r  clk_div_inst/counter[13]_i_2/O
                         net (fo=14, routed)          0.783     8.345    clk_div_inst/counter[13]_i_2_n_0
    SLICE_X34Y47         LUT2 (Prop_lut2_I0_O)        0.153     8.498 r  clk_div_inst/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     8.498    clk_div_inst/counter[9]
    SLICE_X34Y47         FDCE                                         r  clk_div_inst/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.445    14.786    clk_div_inst/CLK
    SLICE_X34Y47         FDCE                                         r  clk_div_inst/counter_reg[9]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X34Y47         FDCE (Setup_fdce_C_D)        0.118    15.169    clk_div_inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -8.498    
  -------------------------------------------------------------------
                         slack                                  6.670    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.246ns (76.675%)  route 0.075ns (23.325%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.593     1.476    vga/v_sync_reg_reg_0
    SLICE_X2Y38          FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDCE (Prop_fdce_C_Q)         0.148     1.624 r  vga/h_count_reg_reg[4]/Q
                         net (fo=3, routed)           0.075     1.699    vga/w_x[4]
    SLICE_X2Y38          LUT6 (Prop_lut6_I3_O)        0.098     1.797 r  vga/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.797    vga/h_sync_next
    SLICE_X2Y38          FDCE                                         r  vga/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.864     1.991    vga/v_sync_reg_reg_0
    SLICE_X2Y38          FDCE                                         r  vga/h_sync_reg_reg/C
                         clock pessimism             -0.515     1.476    
    SLICE_X2Y38          FDCE (Hold_fdce_C_D)         0.120     1.596    vga/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.591     1.474    vga/v_sync_reg_reg_0
    SLICE_X3Y35          FDCE                                         r  vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.128     1.602 f  vga/v_count_reg_reg[2]/Q
                         net (fo=8, routed)           0.070     1.672    vga/w_y[2]
    SLICE_X3Y35          LUT5 (Prop_lut5_I2_O)        0.099     1.771 r  vga/v_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.771    vga/v_sync_next
    SLICE_X3Y35          FDCE                                         r  vga/v_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.861     1.988    vga/v_sync_reg_reg_0
    SLICE_X3Y35          FDCE                                         r  vga/v_sync_reg_reg/C
                         clock pessimism             -0.514     1.474    
    SLICE_X3Y35          FDCE (Hold_fdce_C_D)         0.091     1.565    vga/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 divClock_inst/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divClock_inst/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.560     1.443    divClock_inst/counter_reg[17]_0
    SLICE_X34Y10         FDCE                                         r  divClock_inst/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  divClock_inst/clk_out_reg/Q
                         net (fo=3, routed)           0.175     1.782    divClock_inst/CLK
    SLICE_X34Y10         LUT5 (Prop_lut5_I4_O)        0.045     1.827 r  divClock_inst/clk_out_i_1__0/O
                         net (fo=1, routed)           0.000     1.827    divClock_inst/clk_out_i_1__0_n_0
    SLICE_X34Y10         FDCE                                         r  divClock_inst/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.829     1.956    divClock_inst/counter_reg[17]_0
    SLICE_X34Y10         FDCE                                         r  divClock_inst/clk_out_reg/C
                         clock pessimism             -0.513     1.443    
    SLICE_X34Y10         FDCE (Hold_fdce_C_D)         0.120     1.563    divClock_inst/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 divClock_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divClock_inst/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.559     1.442    divClock_inst/counter_reg[17]_0
    SLICE_X34Y12         FDCE                                         r  divClock_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y12         FDCE (Prop_fdce_C_Q)         0.164     1.606 f  divClock_inst/counter_reg[0]/Q
                         net (fo=3, routed)           0.187     1.794    divClock_inst/counter_reg_n_0_[0]
    SLICE_X34Y12         LUT1 (Prop_lut1_I0_O)        0.045     1.839 r  divClock_inst/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.839    divClock_inst/counter[0]
    SLICE_X34Y12         FDCE                                         r  divClock_inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.827     1.954    divClock_inst/counter_reg[17]_0
    SLICE_X34Y12         FDCE                                         r  divClock_inst/counter_reg[0]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X34Y12         FDCE (Hold_fdce_C_D)         0.120     1.562    divClock_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 clk_div_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.209ns (45.991%)  route 0.245ns (54.009%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.562     1.445    clk_div_inst/CLK
    SLICE_X34Y46         FDCE                                         r  clk_div_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.164     1.609 f  clk_div_inst/counter_reg[0]/Q
                         net (fo=3, routed)           0.245     1.855    clk_div_inst/counter_reg_n_0_[0]
    SLICE_X34Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.900 r  clk_div_inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.900    clk_div_inst/counter[0]
    SLICE_X34Y46         FDCE                                         r  clk_div_inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.831     1.958    clk_div_inst/CLK
    SLICE_X34Y46         FDCE                                         r  clk_div_inst/counter_reg[0]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDCE (Hold_fdce_C_D)         0.121     1.566    clk_div_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 clk_div_inst/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.209ns (41.600%)  route 0.293ns (58.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.562     1.445    clk_div_inst/CLK
    SLICE_X34Y45         FDCE                                         r  clk_div_inst/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  clk_div_inst/clk_out_reg/Q
                         net (fo=2, routed)           0.293     1.903    clk_div_inst/clk_uart
    SLICE_X34Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.948 r  clk_div_inst/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.948    clk_div_inst/clk_out_i_1_n_0
    SLICE_X34Y45         FDCE                                         r  clk_div_inst/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.831     1.958    clk_div_inst/CLK
    SLICE_X34Y45         FDCE                                         r  clk_div_inst/clk_out_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y45         FDCE (Hold_fdce_C_D)         0.120     1.565    clk_div_inst/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 divClock_inst/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divClock_inst/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.254ns (48.985%)  route 0.265ns (51.015%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.559     1.442    divClock_inst/counter_reg[17]_0
    SLICE_X34Y12         FDCE                                         r  divClock_inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y12         FDCE (Prop_fdce_C_Q)         0.164     1.606 f  divClock_inst/counter_reg[10]/Q
                         net (fo=2, routed)           0.132     1.738    divClock_inst/counter_reg_n_0_[10]
    SLICE_X32Y12         LUT4 (Prop_lut4_I1_O)        0.045     1.783 r  divClock_inst/counter[17]_i_4/O
                         net (fo=18, routed)          0.132     1.916    divClock_inst/counter[17]_i_4_n_0
    SLICE_X32Y12         LUT5 (Prop_lut5_I2_O)        0.045     1.961 r  divClock_inst/counter[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.961    divClock_inst/counter[9]
    SLICE_X32Y12         FDCE                                         r  divClock_inst/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.828     1.955    divClock_inst/counter_reg[17]_0
    SLICE_X32Y12         FDCE                                         r  divClock_inst/counter_reg[9]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X32Y12         FDCE (Hold_fdce_C_D)         0.092     1.569    divClock_inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 vga/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.247ns (50.768%)  route 0.240ns (49.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.593     1.476    vga/v_sync_reg_reg_0
    SLICE_X2Y38          FDCE                                         r  vga/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDCE (Prop_fdce_C_Q)         0.148     1.624 f  vga/h_count_reg_reg[8]/Q
                         net (fo=6, routed)           0.114     1.739    vga/w_x[8]
    SLICE_X2Y38          LUT5 (Prop_lut5_I1_O)        0.099     1.838 r  vga/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          0.125     1.963    w_video_on
    SLICE_X1Y39          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
                         clock pessimism             -0.499     1.492    
    SLICE_X1Y39          FDRE (Hold_fdre_C_D)         0.070     1.562    rgb_reg_reg[11]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 divClock_inst/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divClock_inst/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.231ns (41.150%)  route 0.330ns (58.850%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.559     1.442    divClock_inst/counter_reg[17]_0
    SLICE_X32Y13         FDCE                                         r  divClock_inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDCE (Prop_fdce_C_Q)         0.141     1.583 f  divClock_inst/counter_reg[15]/Q
                         net (fo=2, routed)           0.162     1.745    divClock_inst/counter_reg_n_0_[15]
    SLICE_X32Y13         LUT6 (Prop_lut6_I3_O)        0.045     1.790 r  divClock_inst/counter[17]_i_3/O
                         net (fo=18, routed)          0.168     1.958    divClock_inst/counter[17]_i_3_n_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.045     2.003 r  divClock_inst/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     2.003    divClock_inst/counter[14]
    SLICE_X34Y13         FDCE                                         r  divClock_inst/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.826     1.953    divClock_inst/counter_reg[17]_0
    SLICE_X34Y13         FDCE                                         r  divClock_inst/counter_reg[14]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X34Y13         FDCE (Hold_fdce_C_D)         0.120     1.595    divClock_inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 divClock_inst/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divClock_inst/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.231ns (40.998%)  route 0.332ns (59.002%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.561     1.444    divClock_inst/counter_reg[17]_0
    SLICE_X32Y11         FDCE                                         r  divClock_inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDCE (Prop_fdce_C_Q)         0.141     1.585 f  divClock_inst/counter_reg[7]/Q
                         net (fo=2, routed)           0.134     1.719    divClock_inst/counter_reg_n_0_[7]
    SLICE_X32Y11         LUT4 (Prop_lut4_I0_O)        0.045     1.764 r  divClock_inst/counter[17]_i_5/O
                         net (fo=18, routed)          0.199     1.963    divClock_inst/counter[17]_i_5_n_0
    SLICE_X34Y12         LUT5 (Prop_lut5_I3_O)        0.045     2.008 r  divClock_inst/counter[10]_i_1__0/O
                         net (fo=1, routed)           0.000     2.008    divClock_inst/counter[10]
    SLICE_X34Y12         FDCE                                         r  divClock_inst/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.827     1.954    divClock_inst/counter_reg[17]_0
    SLICE_X34Y12         FDCE                                         r  divClock_inst/counter_reg[10]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X34Y12         FDCE (Hold_fdce_C_D)         0.121     1.597    divClock_inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.410    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y37    rgb_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y35    rgb_reg_reg[11]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y35    rgb_reg_reg[11]_lopt_replica_10/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica_11/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y39    rgb_reg_reg[11]_lopt_replica_2/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y39    rgb_reg_reg[11]_lopt_replica_3/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica_4/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica_5/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica_6/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y37    rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y37    rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y35    rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y35    rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y35    rgb_reg_reg[11]_lopt_replica_10/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y35    rgb_reg_reg[11]_lopt_replica_10/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica_11/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica_11/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y39    rgb_reg_reg[11]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y39    rgb_reg_reg[11]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y37    rgb_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y37    rgb_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y35    rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y35    rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y35    rgb_reg_reg[11]_lopt_replica_10/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y35    rgb_reg_reg[11]_lopt_replica_10/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica_11/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica_11/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y39    rgb_reg_reg[11]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y39    rgb_reg_reg[11]_lopt_replica_2/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           337 Endpoints
Min Delay           337 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.541ns  (logic 4.240ns (40.218%)  route 6.302ns (59.782%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDRE                         0.000     0.000 r  display/ps_reg[0]/C
    SLICE_X36Y10         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/ps_reg[0]/Q
                         net (fo=34, routed)          2.479     2.935    display/ps[0]
    SLICE_X35Y6          LUT6 (Prop_lut6_I1_O)        0.124     3.059 r  display/seg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.665     3.724    display/seg_OBUF[3]_inst_i_2_n_0
    SLICE_X35Y6          LUT4 (Prop_lut4_I0_O)        0.124     3.848 r  display/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.157     7.006    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    10.541 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.541    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.262ns  (logic 4.215ns (41.071%)  route 6.047ns (58.929%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDRE                         0.000     0.000 r  display/ps_reg[0]/C
    SLICE_X36Y10         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  display/ps_reg[0]/Q
                         net (fo=34, routed)          2.061     2.517    display/ps[0]
    SLICE_X32Y6          LUT6 (Prop_lut6_I0_O)        0.124     2.641 r  display/seg_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.784     3.425    display/seg_OBUF[0]_inst_i_5_n_0
    SLICE_X33Y5          LUT4 (Prop_lut4_I3_O)        0.124     3.549 r  display/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.202     6.751    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    10.262 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.262    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.931ns  (logic 4.233ns (42.626%)  route 5.698ns (57.374%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDRE                         0.000     0.000 r  display/ps_reg[1]/C
    SLICE_X36Y10         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/ps_reg[1]/Q
                         net (fo=33, routed)          2.188     2.644    display/ps[1]
    SLICE_X33Y8          LUT6 (Prop_lut6_I1_O)        0.124     2.768 r  display/seg_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.615     3.383    display/seg_OBUF[1]_inst_i_4_n_0
    SLICE_X33Y7          LUT4 (Prop_lut4_I2_O)        0.124     3.507 r  display/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.895     6.402    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     9.931 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.931    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.620ns  (logic 4.239ns (44.064%)  route 5.381ns (55.936%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDRE                         0.000     0.000 r  display/ps_reg[0]/C
    SLICE_X36Y10         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  display/ps_reg[0]/Q
                         net (fo=34, routed)          1.776     2.232    display/ps[0]
    SLICE_X32Y6          LUT6 (Prop_lut6_I0_O)        0.124     2.356 r  display/seg_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.711     3.067    display/seg_OBUF[2]_inst_i_5_n_0
    SLICE_X33Y6          LUT4 (Prop_lut4_I3_O)        0.124     3.191 r  display/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.895     6.085    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     9.620 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.620    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.518ns  (logic 4.208ns (44.213%)  route 5.310ns (55.787%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDRE                         0.000     0.000 r  display/ps_reg[0]/C
    SLICE_X36Y10         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  display/ps_reg[0]/Q
                         net (fo=34, routed)          1.734     2.190    display/ps[0]
    SLICE_X32Y6          LUT6 (Prop_lut6_I4_O)        0.124     2.314 r  display/seg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.838     3.152    display/seg_OBUF[5]_inst_i_2_n_0
    SLICE_X34Y7          LUT4 (Prop_lut4_I0_O)        0.124     3.276 r  display/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.738     6.014    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     9.518 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.518    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.456ns  (logic 4.235ns (44.790%)  route 5.221ns (55.210%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDRE                         0.000     0.000 r  display/ps_reg[1]/C
    SLICE_X36Y10         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/ps_reg[1]/Q
                         net (fo=33, routed)          1.847     2.303    display/ps[1]
    SLICE_X31Y8          LUT6 (Prop_lut6_I1_O)        0.124     2.427 r  display/seg_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.838     3.264    display/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X34Y8          LUT4 (Prop_lut4_I1_O)        0.124     3.388 r  display/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.536     5.925    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     9.456 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.456    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.441ns  (logic 4.224ns (44.738%)  route 5.217ns (55.262%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDRE                         0.000     0.000 r  display/ps_reg[0]/C
    SLICE_X36Y10         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  display/ps_reg[0]/Q
                         net (fo=34, routed)          1.780     2.236    display/ps[0]
    SLICE_X34Y5          LUT6 (Prop_lut6_I1_O)        0.124     2.360 r  display/seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.689     3.050    display/seg_OBUF[4]_inst_i_2_n_0
    SLICE_X34Y5          LUT4 (Prop_lut4_I0_O)        0.124     3.174 r  display/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.748     5.921    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     9.441 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.441    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_inst/tx_out_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.692ns  (logic 3.974ns (45.720%)  route 4.718ns (54.280%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDPE                         0.000     0.000 r  tx_inst/tx_out_reg/C
    SLICE_X33Y11         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  tx_inst/tx_out_reg/Q
                         net (fo=1, routed)           4.718     5.174    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     8.692 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000     8.692    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.361ns  (logic 4.336ns (51.863%)  route 4.025ns (48.137%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDRE                         0.000     0.000 r  display/ps_reg[0]/C
    SLICE_X36Y10         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/ps_reg[0]/Q
                         net (fo=34, routed)          0.842     1.298    display/ps[0]
    SLICE_X36Y10         LUT2 (Prop_lut2_I0_O)        0.154     1.452 r  display/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.182     4.635    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.726     8.361 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.361    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.231ns  (logic 4.313ns (52.395%)  route 3.919ns (47.605%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDRE                         0.000     0.000 r  display/ps_reg[1]/C
    SLICE_X36Y10         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/ps_reg[1]/Q
                         net (fo=33, routed)          0.692     1.148    display/ps[1]
    SLICE_X36Y10         LUT2 (Prop_lut2_I0_O)        0.152     1.300 r  display/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.226     4.527    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     8.231 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.231    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_inst/rx_data_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_utf8_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE                         0.000     0.000 r  rx_inst/rx_data_reg[8]/C
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  rx_inst/rx_data_reg[8]/Q
                         net (fo=1, routed)           0.059     0.187    rx_utf8_data[8]
    SLICE_X30Y7          FDRE                                         r  tx_utf8_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/rx_data_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_utf8_data_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y6          FDRE                         0.000     0.000 r  rx_inst/rx_data_reg[14]/C
    SLICE_X31Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx_inst/rx_data_reg[14]/Q
                         net (fo=1, routed)           0.099     0.240    rx_utf8_data[14]
    SLICE_X33Y5          FDRE                                         r  tx_utf8_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/rx_data_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_utf8_data_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y6          FDRE                         0.000     0.000 r  rx_inst/rx_data_reg[15]/C
    SLICE_X31Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx_inst/rx_data_reg[15]/Q
                         net (fo=1, routed)           0.100     0.241    rx_utf8_data[15]
    SLICE_X33Y5          FDRE                                         r  tx_utf8_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/rx_data_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_utf8_data_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.946%)  route 0.114ns (47.054%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE                         0.000     0.000 r  rx_inst/rx_data_reg[23]/C
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  rx_inst/rx_data_reg[23]/Q
                         net (fo=1, routed)           0.114     0.242    rx_utf8_data[23]
    SLICE_X31Y8          FDRE                                         r  tx_utf8_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/rx_data_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_utf8_data_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y6          FDRE                         0.000     0.000 r  rx_inst/rx_data_reg[13]/C
    SLICE_X31Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx_inst/rx_data_reg[13]/Q
                         net (fo=1, routed)           0.102     0.243    rx_utf8_data[13]
    SLICE_X32Y6          FDRE                                         r  tx_utf8_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/utf8_buffer_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_inst/rx_data_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.141ns (56.780%)  route 0.107ns (43.220%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDCE                         0.000     0.000 r  rx_inst/utf8_buffer_reg[17]/C
    SLICE_X29Y6          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rx_inst/utf8_buffer_reg[17]/Q
                         net (fo=1, routed)           0.107     0.248    rx_inst/utf8_buffer__0[17]
    SLICE_X31Y7          FDRE                                         r  rx_inst/rx_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/rx_data_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_utf8_data_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDRE                         0.000     0.000 r  rx_inst/rx_data_reg[20]/C
    SLICE_X33Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx_inst/rx_data_reg[20]/Q
                         net (fo=1, routed)           0.116     0.257    rx_utf8_data[20]
    SLICE_X33Y8          FDRE                                         r  tx_utf8_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/utf8_buffer_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_inst/rx_data_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.713%)  route 0.117ns (45.287%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDCE                         0.000     0.000 r  rx_inst/utf8_buffer_reg[19]/C
    SLICE_X29Y7          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rx_inst/utf8_buffer_reg[19]/Q
                         net (fo=1, routed)           0.117     0.258    rx_inst/utf8_buffer__0[19]
    SLICE_X31Y7          FDRE                                         r  rx_inst/rx_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/utf8_buffer_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_inst/rx_data_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.211%)  route 0.119ns (45.789%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDCE                         0.000     0.000 r  rx_inst/utf8_buffer_reg[20]/C
    SLICE_X28Y6          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rx_inst/utf8_buffer_reg[20]/Q
                         net (fo=1, routed)           0.119     0.260    rx_inst/utf8_buffer__0[20]
    SLICE_X33Y6          FDRE                                         r  rx_inst/rx_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/utf8_buffer_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_inst/rx_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.128ns (48.324%)  route 0.137ns (51.676%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDCE                         0.000     0.000 r  rx_inst/utf8_buffer_reg[7]/C
    SLICE_X28Y6          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  rx_inst/utf8_buffer_reg[7]/Q
                         net (fo=2, routed)           0.137     0.265    rx_inst/utf8_buffer__0[7]
    SLICE_X30Y6          FDRE                                         r  rx_inst/rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.057ns  (logic 4.015ns (66.275%)  route 2.043ns (33.725%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.635     5.156    vga/v_sync_reg_reg_0
    SLICE_X2Y38          FDCE                                         r  vga/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDCE (Prop_fdce_C_Q)         0.518     5.674 r  vga/h_sync_reg_reg/Q
                         net (fo=1, routed)           2.043     7.717    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    11.214 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.214    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.048ns  (logic 3.986ns (65.917%)  route 2.061ns (34.083%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.636     5.157    clk_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  rgb_reg_reg[11]_lopt_replica_7/Q
                         net (fo=1, routed)           2.061     7.675    rgb_reg_reg[11]_lopt_replica_7_1
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.205 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.205    rgb[4]
    D17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.860ns  (logic 3.951ns (67.427%)  route 1.909ns (32.573%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  rgb_reg_reg[11]_lopt_replica_6/Q
                         net (fo=1, routed)           1.909     7.519    rgb_reg_reg[11]_lopt_replica_6_1
    N18                  OBUF (Prop_obuf_I_O)         3.495    11.014 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.014    rgb[3]
    N18                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_11/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.829ns  (logic 3.958ns (67.916%)  route 1.870ns (32.084%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  rgb_reg_reg[11]_lopt_replica_11/Q
                         net (fo=1, routed)           1.870     7.480    rgb_reg_reg[11]_lopt_replica_11_1
    N19                  OBUF (Prop_obuf_I_O)         3.502    10.983 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.983    rgb[8]
    N19                                                               r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.816ns  (logic 3.959ns (68.076%)  route 1.857ns (31.924%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.633     5.154    vga/v_sync_reg_reg_0
    SLICE_X3Y35          FDCE                                         r  vga/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  vga/v_sync_reg_reg/Q
                         net (fo=1, routed)           1.857     7.467    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    10.970 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000    10.970    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.688ns  (logic 3.975ns (69.890%)  route 1.713ns (30.110%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.636     5.157    clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  rgb_reg_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           1.713     7.326    rgb_reg_reg[11]_lopt_replica_2_1
    H19                  OBUF (Prop_obuf_I_O)         3.519    10.845 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.845    rgb[10]
    H19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.655ns  (logic 3.980ns (70.372%)  route 1.676ns (29.628%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.636     5.157    clk_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  rgb_reg_reg[11]_lopt_replica_3/Q
                         net (fo=1, routed)           1.676     7.289    rgb_reg_reg[11]_lopt_replica_3_1
    G19                  OBUF (Prop_obuf_I_O)         3.524    10.813 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.813    rgb[11]
    G19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_8/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.655ns  (logic 3.985ns (70.467%)  route 1.670ns (29.533%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.636     5.157    clk_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  rgb_reg_reg[11]_lopt_replica_8/Q
                         net (fo=1, routed)           1.670     7.283    rgb_reg_reg[11]_lopt_replica_8_1
    G17                  OBUF (Prop_obuf_I_O)         3.529    10.813 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.813    rgb[5]
    G17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_10/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.651ns  (logic 3.977ns (70.376%)  route 1.674ns (29.624%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  rgb_reg_reg[11]_lopt_replica_10/Q
                         net (fo=1, routed)           1.674     7.284    rgb_reg_reg[11]_lopt_replica_10_1
    J17                  OBUF (Prop_obuf_I_O)         3.521    10.805 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.805    rgb[7]
    J17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.648ns  (logic 3.975ns (70.372%)  route 1.673ns (29.628%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  rgb_reg_reg[11]_lopt_replica_4/Q
                         net (fo=1, routed)           1.673     7.284    rgb_reg_reg[11]_lopt_replica_4_1
    K18                  OBUF (Prop_obuf_I_O)         3.519    10.803 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.803    rgb[1]
    K18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.186ns (63.946%)  route 0.105ns (36.054%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.589     1.472    vga/v_sync_reg_reg_0
    SLICE_X5Y36          FDCE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  vga/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          0.105     1.718    vga/w_y[1]
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.045     1.763 r  vga/v_count_next[9]_i_2/O
                         net (fo=1, routed)           0.000     1.763    vga/v_count_next[9]_i_2_n_0
    SLICE_X4Y36          FDCE                                         r  vga/v_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.189ns (65.806%)  route 0.098ns (34.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.593     1.476    vga/v_sync_reg_reg_0
    SLICE_X3Y39          FDCE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  vga/h_count_reg_reg[3]/Q
                         net (fo=3, routed)           0.098     1.715    vga/w_x[3]
    SLICE_X2Y39          LUT4 (Prop_lut4_I3_O)        0.048     1.763 r  vga/h_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.763    vga/h_count_next[3]
    SLICE_X2Y39          FDCE                                         r  vga/h_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.186ns (63.693%)  route 0.106ns (36.307%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.589     1.472    vga/v_sync_reg_reg_0
    SLICE_X5Y36          FDCE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  vga/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          0.106     1.719    vga/w_y[1]
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.045     1.764 r  vga/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.764    vga/v_count_next[5]_i_1_n_0
    SLICE_X4Y36          FDCE                                         r  vga/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.209ns (71.272%)  route 0.084ns (28.727%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.593     1.476    vga/v_sync_reg_reg_0
    SLICE_X2Y38          FDCE                                         r  vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDCE (Prop_fdce_C_Q)         0.164     1.640 r  vga/h_count_reg_reg[6]/Q
                         net (fo=7, routed)           0.084     1.724    vga/w_x[6]
    SLICE_X3Y38          LUT6 (Prop_lut6_I3_O)        0.045     1.769 r  vga/h_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.769    vga/h_count_next[5]
    SLICE_X3Y38          FDCE                                         r  vga/h_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.209ns (71.030%)  route 0.085ns (28.970%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.593     1.476    vga/v_sync_reg_reg_0
    SLICE_X2Y38          FDCE                                         r  vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDCE (Prop_fdce_C_Q)         0.164     1.640 r  vga/h_count_reg_reg[6]/Q
                         net (fo=7, routed)           0.085     1.725    vga/w_x[6]
    SLICE_X3Y38          LUT6 (Prop_lut6_I3_O)        0.045     1.770 r  vga/h_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.770    vga/h_count_next[8]
    SLICE_X3Y38          FDCE                                         r  vga/h_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.186ns (58.625%)  route 0.131ns (41.375%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.589     1.472    vga/v_sync_reg_reg_0
    SLICE_X5Y36          FDCE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.141     1.613 f  vga/v_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.131     1.744    vga/w_y[0]
    SLICE_X4Y36          LUT5 (Prop_lut5_I3_O)        0.045     1.789 r  vga/v_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.789    vga/v_count_next[0]_i_1_n_0
    SLICE_X4Y36          FDCE                                         r  vga/v_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.189ns (59.012%)  route 0.131ns (40.988%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.589     1.472    vga/v_sync_reg_reg_0
    SLICE_X5Y36          FDCE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  vga/v_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.131     1.744    vga/w_y[0]
    SLICE_X4Y36          LUT2 (Prop_lut2_I0_O)        0.048     1.792 r  vga/v_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.792    vga/v_count_next[1]_i_1_n_0
    SLICE_X4Y36          FDCE                                         r  vga/v_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.186ns (51.074%)  route 0.178ns (48.926%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.589     1.472    vga/v_sync_reg_reg_0
    SLICE_X5Y36          FDCE                                         r  vga/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  vga/v_count_reg_reg[5]/Q
                         net (fo=7, routed)           0.178     1.791    vga/w_y[5]
    SLICE_X4Y36          LUT4 (Prop_lut4_I0_O)        0.045     1.836 r  vga/v_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.836    vga/v_count_next[7]_i_1_n_0
    SLICE_X4Y36          FDCE                                         r  vga/v_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.190ns (51.606%)  route 0.178ns (48.394%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.589     1.472    vga/v_sync_reg_reg_0
    SLICE_X5Y36          FDCE                                         r  vga/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  vga/v_count_reg_reg[5]/Q
                         net (fo=7, routed)           0.178     1.791    vga/w_y[5]
    SLICE_X4Y36          LUT5 (Prop_lut5_I1_O)        0.049     1.840 r  vga/v_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.840    vga/v_count_next[8]_i_1_n_0
    SLICE_X4Y36          FDCE                                         r  vga/v_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.141%)  route 0.185ns (49.859%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.591     1.474    vga/v_sync_reg_reg_0
    SLICE_X3Y35          FDCE                                         r  vga/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.141     1.615 f  vga/v_count_reg_reg[3]/Q
                         net (fo=8, routed)           0.185     1.800    vga/w_y[3]
    SLICE_X4Y35          LUT5 (Prop_lut5_I0_O)        0.045     1.845 r  vga/v_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.845    vga/v_count_next[2]_i_1_n_0
    SLICE_X4Y35          FDCE                                         r  vga/v_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            78 Endpoints
Min Delay            78 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_div_inst/counter_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.852ns  (logic 1.441ns (29.706%)  route 3.411ns (70.294%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=143, routed)         3.411     4.852    clk_div_inst/btnC_IBUF
    SLICE_X34Y47         FDCE                                         f  clk_div_inst/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.445     4.786    clk_div_inst/CLK
    SLICE_X34Y47         FDCE                                         r  clk_div_inst/counter_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_div_inst/counter_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.852ns  (logic 1.441ns (29.706%)  route 3.411ns (70.294%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=143, routed)         3.411     4.852    clk_div_inst/btnC_IBUF
    SLICE_X34Y47         FDCE                                         f  clk_div_inst/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.445     4.786    clk_div_inst/CLK
    SLICE_X34Y47         FDCE                                         r  clk_div_inst/counter_reg[11]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_div_inst/counter_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.852ns  (logic 1.441ns (29.706%)  route 3.411ns (70.294%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=143, routed)         3.411     4.852    clk_div_inst/btnC_IBUF
    SLICE_X34Y47         FDCE                                         f  clk_div_inst/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.445     4.786    clk_div_inst/CLK
    SLICE_X34Y47         FDCE                                         r  clk_div_inst/counter_reg[12]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_div_inst/counter_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.852ns  (logic 1.441ns (29.706%)  route 3.411ns (70.294%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=143, routed)         3.411     4.852    clk_div_inst/btnC_IBUF
    SLICE_X34Y47         FDCE                                         f  clk_div_inst/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.445     4.786    clk_div_inst/CLK
    SLICE_X34Y47         FDCE                                         r  clk_div_inst/counter_reg[13]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_div_inst/counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.852ns  (logic 1.441ns (29.706%)  route 3.411ns (70.294%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=143, routed)         3.411     4.852    clk_div_inst/btnC_IBUF
    SLICE_X34Y47         FDCE                                         f  clk_div_inst/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.445     4.786    clk_div_inst/CLK
    SLICE_X34Y47         FDCE                                         r  clk_div_inst/counter_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_div_inst/counter_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.852ns  (logic 1.441ns (29.706%)  route 3.411ns (70.294%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=143, routed)         3.411     4.852    clk_div_inst/btnC_IBUF
    SLICE_X34Y47         FDCE                                         f  clk_div_inst/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.445     4.786    clk_div_inst/CLK
    SLICE_X34Y47         FDCE                                         r  clk_div_inst/counter_reg[9]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_div_inst/counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.710ns  (logic 1.441ns (30.600%)  route 3.269ns (69.400%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=143, routed)         3.269     4.710    clk_div_inst/btnC_IBUF
    SLICE_X34Y46         FDCE                                         f  clk_div_inst/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.444     4.785    clk_div_inst/CLK
    SLICE_X34Y46         FDCE                                         r  clk_div_inst/counter_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_div_inst/counter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.710ns  (logic 1.441ns (30.600%)  route 3.269ns (69.400%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=143, routed)         3.269     4.710    clk_div_inst/btnC_IBUF
    SLICE_X34Y46         FDCE                                         f  clk_div_inst/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.444     4.785    clk_div_inst/CLK
    SLICE_X34Y46         FDCE                                         r  clk_div_inst/counter_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_div_inst/counter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.710ns  (logic 1.441ns (30.600%)  route 3.269ns (69.400%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=143, routed)         3.269     4.710    clk_div_inst/btnC_IBUF
    SLICE_X34Y46         FDCE                                         f  clk_div_inst/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.444     4.785    clk_div_inst/CLK
    SLICE_X34Y46         FDCE                                         r  clk_div_inst/counter_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_div_inst/clk_out_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.558ns  (logic 1.441ns (31.619%)  route 3.117ns (68.381%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=143, routed)         3.117     4.558    clk_div_inst/btnC_IBUF
    SLICE_X34Y45         FDCE                                         f  clk_div_inst/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.444     4.785    clk_div_inst/CLK
    SLICE_X34Y45         FDCE                                         r  clk_div_inst/clk_out_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.811%)  route 0.119ns (48.189%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE                         0.000     0.000 r  vga/v_count_next_reg[3]/C
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/v_count_next_reg[3]/Q
                         net (fo=1, routed)           0.119     0.247    vga/v_count_next_reg_n_0_[3]
    SLICE_X3Y35          FDCE                                         r  vga/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.861     1.988    vga/v_sync_reg_reg_0
    SLICE_X3Y35          FDCE                                         r  vga/v_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.457%)  route 0.109ns (43.543%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDCE                         0.000     0.000 r  vga/v_count_next_reg[0]/C
    SLICE_X4Y36          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[0]/Q
                         net (fo=1, routed)           0.109     0.250    vga/v_count_next_reg_n_0_[0]
    SLICE_X5Y36          FDCE                                         r  vga/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.859     1.986    vga/v_sync_reg_reg_0
    SLICE_X5Y36          FDCE                                         r  vga/v_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.148ns (58.859%)  route 0.103ns (41.141%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE                         0.000     0.000 r  vga/h_count_next_reg[1]/C
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  vga/h_count_next_reg[1]/Q
                         net (fo=1, routed)           0.103     0.251    vga/h_count_next_reg_n_0_[1]
    SLICE_X1Y36          FDCE                                         r  vga/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.861     1.988    vga/v_sync_reg_reg_0
    SLICE_X1Y36          FDCE                                         r  vga/h_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDCE                         0.000     0.000 r  vga/v_count_next_reg[7]/C
    SLICE_X4Y36          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[7]/Q
                         net (fo=1, routed)           0.112     0.253    vga/v_count_next_reg_n_0_[7]
    SLICE_X5Y36          FDCE                                         r  vga/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.859     1.986    vga/v_sync_reg_reg_0
    SLICE_X5Y36          FDCE                                         r  vga/v_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.399%)  route 0.118ns (45.601%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE                         0.000     0.000 r  vga/v_count_next_reg[4]/C
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[4]/Q
                         net (fo=1, routed)           0.118     0.259    vga/v_count_next_reg_n_0_[4]
    SLICE_X3Y35          FDCE                                         r  vga/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.861     1.988    vga/v_sync_reg_reg_0
    SLICE_X3Y35          FDCE                                         r  vga/v_count_reg_reg[4]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.232%)  route 0.119ns (45.768%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDCE                         0.000     0.000 r  vga/v_count_next_reg[5]/C
    SLICE_X4Y36          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[5]/Q
                         net (fo=1, routed)           0.119     0.260    vga/v_count_next_reg_n_0_[5]
    SLICE_X5Y36          FDCE                                         r  vga/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.859     1.986    vga/v_sync_reg_reg_0
    SLICE_X5Y36          FDCE                                         r  vga/v_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDCE                         0.000     0.000 r  vga/v_count_next_reg[9]/C
    SLICE_X4Y36          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[9]/Q
                         net (fo=1, routed)           0.119     0.260    vga/v_count_next_reg_n_0_[9]
    SLICE_X5Y36          FDCE                                         r  vga/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.859     1.986    vga/v_sync_reg_reg_0
    SLICE_X5Y36          FDCE                                         r  vga/v_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDCE                         0.000     0.000 r  vga/h_count_next_reg[4]/C
    SLICE_X2Y39          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  vga/h_count_next_reg[4]/Q
                         net (fo=1, routed)           0.113     0.261    vga/h_count_next_reg_n_0_[4]
    SLICE_X2Y38          FDCE                                         r  vga/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.864     1.991    vga/v_sync_reg_reg_0
    SLICE_X2Y38          FDCE                                         r  vga/h_count_reg_reg[4]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDCE                         0.000     0.000 r  vga/h_count_next_reg[3]/C
    SLICE_X2Y39          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  vga/h_count_next_reg[3]/Q
                         net (fo=1, routed)           0.119     0.267    vga/h_count_next_reg_n_0_[3]
    SLICE_X3Y39          FDCE                                         r  vga/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.864     1.991    vga/v_sync_reg_reg_0
    SLICE_X3Y39          FDCE                                         r  vga/h_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.256%)  route 0.108ns (39.744%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDCE                         0.000     0.000 r  vga/h_count_next_reg[6]/C
    SLICE_X2Y39          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/h_count_next_reg[6]/Q
                         net (fo=1, routed)           0.108     0.272    vga/h_count_next_reg_n_0_[6]
    SLICE_X2Y38          FDCE                                         r  vga/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.864     1.991    vga/v_sync_reg_reg_0
    SLICE_X2Y38          FDCE                                         r  vga/h_count_reg_reg[6]/C





