git clone --depth 1 --no-tags https://github.com/XD-inTheShell/MineSweeper-350FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/308224503
git clone --depth 1 --no-tags https://github.com/memberRE/Matrix_multiplication.git f:/verilog_sva_gh_scraper/data/full_repos/308022598
git clone --depth 1 --no-tags https://github.com/ignaciobrizuela/filter-fir-fixed-point.git f:/verilog_sva_gh_scraper/data/full_repos/306725863
git clone --depth 1 --no-tags https://github.com/HUCHIHAISAI/test2.git f:/verilog_sva_gh_scraper/data/full_repos/306638350
git clone --depth 1 --no-tags https://github.com/Muhammed-El-Sayed/Simple_MIPS_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/308475494
git clone --depth 1 --no-tags https://github.com/kkarung/Basic-Logic-curcit.git f:/verilog_sva_gh_scraper/data/full_repos/308805784
git clone --depth 1 --no-tags https://github.com/nicol719/468Group9.git f:/verilog_sva_gh_scraper/data/full_repos/308497699
git clone --depth 1 --no-tags https://github.com/vel18352/Lab8.git f:/verilog_sva_gh_scraper/data/full_repos/307025361
git clone --depth 1 --no-tags https://github.com/gar19421/Lab-08-Digital.git f:/verilog_sva_gh_scraper/data/full_repos/307008322
git clone --depth 1 --no-tags https://github.com/streprobus/ComputerArchitectureLab-1.git f:/verilog_sva_gh_scraper/data/full_repos/307989810
git clone --depth 1 --no-tags https://github.com/PE-611/UART_Rx.git f:/verilog_sva_gh_scraper/data/full_repos/305612597
git clone --depth 1 --no-tags https://github.com/williamtien23/FPGA-DE10_LITE-Resouce_Util_Analysis.git f:/verilog_sva_gh_scraper/data/full_repos/305190972
git clone --depth 1 --no-tags https://github.com/KavinduJayas/Verilog_32bit-CPU_Model.git f:/verilog_sva_gh_scraper/data/full_repos/305593464
git clone --depth 1 --no-tags https://github.com/sepehrsadri/computer-architecture.git f:/verilog_sva_gh_scraper/data/full_repos/307181272
git clone --depth 1 --no-tags https://github.com/Margareth-Vela/digital1_lab08.git f:/verilog_sva_gh_scraper/data/full_repos/306403762
git clone --depth 1 --no-tags https://github.com/brunoflores/hdl-test-counter.git f:/verilog_sva_gh_scraper/data/full_repos/309005352
git clone --depth 1 --no-tags https://github.com/vul3yo6/FPGA-Training.git f:/verilog_sva_gh_scraper/data/full_repos/311014465
git clone --depth 1 --no-tags https://github.com/JayCastro97/Kolache-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/309819754
git clone --depth 1 --no-tags https://github.com/ViktoriaEmets/RF2-RF3.git f:/verilog_sva_gh_scraper/data/full_repos/311106162
git clone --depth 1 --no-tags https://github.com/letrend/i2c_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/311266079
git clone --depth 1 --no-tags https://github.com/pawankachhap/EC806-Digital_Design_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/311341426
git clone --depth 1 --no-tags https://github.com/SirEliClark/CSE464_FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/312042946
git clone --depth 1 --no-tags https://github.com/biubiubiu1112/BCD.git f:/verilog_sva_gh_scraper/data/full_repos/311326964
git clone --depth 1 --no-tags https://github.com/davissemi/SPARTAN3.git f:/verilog_sva_gh_scraper/data/full_repos/311763546
git clone --depth 1 --no-tags https://github.com/ThomasJagielski/whack-2020.git f:/verilog_sva_gh_scraper/data/full_repos/310961154
git clone --depth 1 --no-tags https://github.com/MSP-code/sm_to_tft_red.git f:/verilog_sva_gh_scraper/data/full_repos/310115650
git clone --depth 1 --no-tags https://github.com/lexyaa/week3_assignment.git f:/verilog_sva_gh_scraper/data/full_repos/307983926
git clone --depth 1 --no-tags https://github.com/berthrann/quartus-projects.git f:/verilog_sva_gh_scraper/data/full_repos/307926503
git clone --depth 1 --no-tags https://github.com/hihi0123/cvsd_hw3.git f:/verilog_sva_gh_scraper/data/full_repos/307943029
git clone --depth 1 --no-tags https://github.com/moobshake/50002---ALU.git f:/verilog_sva_gh_scraper/data/full_repos/308055475
git clone --depth 1 --no-tags https://github.com/lexyaa/week8.git f:/verilog_sva_gh_scraper/data/full_repos/309642341
git clone --depth 1 --no-tags https://github.com/Sliver94/ISA.git f:/verilog_sva_gh_scraper/data/full_repos/310651897
git clone --depth 1 --no-tags https://github.com/davhou23/EENG_220_CLOCK.git f:/verilog_sva_gh_scraper/data/full_repos/310372768
git clone --depth 1 --no-tags https://github.com/andeeni/alucode.git f:/verilog_sva_gh_scraper/data/full_repos/310326854
git clone --depth 1 --no-tags https://github.com/vmazashvili/UART.git f:/verilog_sva_gh_scraper/data/full_repos/309187714
git clone --depth 1 --no-tags https://github.com/pv319/isalab.git f:/verilog_sva_gh_scraper/data/full_repos/309342028
git clone --depth 1 --no-tags https://github.com/zyp-git01/risc-v.git f:/verilog_sva_gh_scraper/data/full_repos/310800837
git clone --depth 1 --no-tags https://github.com/safaaboutalebi/DigitalLogicLab.git f:/verilog_sva_gh_scraper/data/full_repos/304932158
git clone --depth 1 --no-tags https://github.com/priyankajoshi31/RISC-V-MYTH-Workshop.git f:/verilog_sva_gh_scraper/data/full_repos/305437495
git clone --depth 1 --no-tags https://github.com/Licheng-Liang/SPI-master.git f:/verilog_sva_gh_scraper/data/full_repos/302809655
git clone --depth 1 --no-tags https://github.com/omibo/Floating-Point-Arithmetic-Unit.git f:/verilog_sva_gh_scraper/data/full_repos/302614361
git clone --depth 1 --no-tags https://github.com/eecmyang/Number_Guessing.git f:/verilog_sva_gh_scraper/data/full_repos/302837696
git clone --depth 1 --no-tags https://github.com/curliph/ece5745-S02-back-end.git f:/verilog_sva_gh_scraper/data/full_repos/304249893
git clone --depth 1 --no-tags https://github.com/dimitris-christodoulou57/VGA-DRIVER-IMPLEMENTATION.git f:/verilog_sva_gh_scraper/data/full_repos/304974500
git clone --depth 1 --no-tags https://github.com/sandeepgunturi/C-class_soc.git f:/verilog_sva_gh_scraper/data/full_repos/306353871
git clone --depth 1 --no-tags https://github.com/Hazuyuki/CommunicationExperiment.git f:/verilog_sva_gh_scraper/data/full_repos/306013779
git clone --depth 1 --no-tags https://github.com/Antarjita/Prefix-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/305696865
git clone --depth 1 --no-tags https://github.com/catherinekuntoro/MIPS-and-Verilog-Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/307217799
git clone --depth 1 --no-tags https://github.com/bat19122/Lab8.git f:/verilog_sva_gh_scraper/data/full_repos/306989858
git clone --depth 1 --no-tags https://github.com/mun19176/Lab-8.git f:/verilog_sva_gh_scraper/data/full_repos/306813554
git clone --depth 1 --no-tags https://github.com/NodirBobiev/CA_course.git f:/verilog_sva_gh_scraper/data/full_repos/308393610
git clone --depth 1 --no-tags https://github.com/ThusharaSampath/Processor_Design_Project.git f:/verilog_sva_gh_scraper/data/full_repos/308334884
git clone --depth 1 --no-tags https://github.com/huongvo1106/ECEN350_lab07.git f:/verilog_sva_gh_scraper/data/full_repos/308728778
git clone --depth 1 --no-tags https://github.com/salma77/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/307480604
git clone --depth 1 --no-tags https://github.com/michaelmoy/Au_Io_Uart_vga_base.git f:/verilog_sva_gh_scraper/data/full_repos/307494689
git clone --depth 1 --no-tags https://github.com/mina1460/risc-v-processor.git f:/verilog_sva_gh_scraper/data/full_repos/307476486
git clone --depth 1 --no-tags https://github.com/rakshitvs/rakshith.git f:/verilog_sva_gh_scraper/data/full_repos/307678349
git clone --depth 1 --no-tags https://github.com/ippond/complex_multification.git f:/verilog_sva_gh_scraper/data/full_repos/306840095
git clone --depth 1 --no-tags https://github.com/gazz/vga_gpu_v1.git f:/verilog_sva_gh_scraper/data/full_repos/308770360
git clone --depth 1 --no-tags https://github.com/malefficient/05_uart_rgb.git f:/verilog_sva_gh_scraper/data/full_repos/308971626
git clone --depth 1 --no-tags https://github.com/mmanjot/lab_5.git f:/verilog_sva_gh_scraper/data/full_repos/303224128
git clone --depth 1 --no-tags https://github.com/BarkMoon/cpuex.git f:/verilog_sva_gh_scraper/data/full_repos/303128701
git clone --depth 1 --no-tags https://github.com/Jake-Rice/fpga_shift_counter.git f:/verilog_sva_gh_scraper/data/full_repos/302387206
git clone --depth 1 --no-tags https://github.com/EN-FA/soc_m3.git f:/verilog_sva_gh_scraper/data/full_repos/311670859
git clone --depth 1 --no-tags https://github.com/UfimtsevMatvey/ProjectSMP.git f:/verilog_sva_gh_scraper/data/full_repos/311661602
git clone --depth 1 --no-tags https://github.com/kartikeysachdeva/ComputerOrg.git f:/verilog_sva_gh_scraper/data/full_repos/311083988
git clone --depth 1 --no-tags https://github.com/sermoragon/ALU_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/311336555
git clone --depth 1 --no-tags https://github.com/Gioynwa/MIPSimplementation.git f:/verilog_sva_gh_scraper/data/full_repos/302340651
git clone --depth 1 --no-tags https://github.com/mayank-kabra2001/Branch-prediction.git f:/verilog_sva_gh_scraper/data/full_repos/302412575
git clone --depth 1 --no-tags https://github.com/dimitris-christodoulou57/UART-IMPLEMENTATION.git f:/verilog_sva_gh_scraper/data/full_repos/304153734
git clone --depth 1 --no-tags https://github.com/seraph2018/adi_hdl.git f:/verilog_sva_gh_scraper/data/full_repos/304205222
git clone --depth 1 --no-tags https://github.com/est19264/Proyecto1.git f:/verilog_sva_gh_scraper/data/full_repos/305032378
git clone --depth 1 --no-tags https://github.com/klosvo/369-lab.git f:/verilog_sva_gh_scraper/data/full_repos/304760375
git clone --depth 1 --no-tags https://github.com/sebaspalacino/Proyecto2Digitales2.git f:/verilog_sva_gh_scraper/data/full_repos/307509243
git clone --depth 1 --no-tags https://github.com/sathvikswaminathan/5-stage-Pipelined-Processor-RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/306672766
git clone --depth 1 --no-tags https://github.com/EstephanZ246/Laboratorio8.git f:/verilog_sva_gh_scraper/data/full_repos/306989765
git clone --depth 1 --no-tags https://github.com/prithivi-maruthachalam/MicroController_MkI.git f:/verilog_sva_gh_scraper/data/full_repos/305401383
git clone --depth 1 --no-tags https://github.com/SSD9573/codeLockNew.git f:/verilog_sva_gh_scraper/data/full_repos/305685445
git clone --depth 1 --no-tags https://github.com/MikeAnj/LiveHD_clone.git f:/verilog_sva_gh_scraper/data/full_repos/305827826
git clone --depth 1 --no-tags https://github.com/admiretan/Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/307559558
git clone --depth 1 --no-tags https://github.com/Ssadaf/Computer-Architecture-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/307617545
git clone --depth 1 --no-tags https://github.com/Danni4real/Mu0-Hardware.git f:/verilog_sva_gh_scraper/data/full_repos/304241747
git clone --depth 1 --no-tags https://github.com/ANWESH009/Tiburon_Task2.git f:/verilog_sva_gh_scraper/data/full_repos/304293473
git clone --depth 1 --no-tags https://github.com/michaelmoy/Au_Io_UART_sha256sum.git f:/verilog_sva_gh_scraper/data/full_repos/305566619
git clone --depth 1 --no-tags https://github.com/cac19148/Electronica_Digital_1-Lab8.git f:/verilog_sva_gh_scraper/data/full_repos/307026377
git clone --depth 1 --no-tags https://github.com/CuteVoice/firstexp.git f:/verilog_sva_gh_scraper/data/full_repos/305755590
git clone --depth 1 --no-tags https://github.com/Alvir-Islam/Pipelined-8-bit-RISC-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/305756309
git clone --depth 1 --no-tags https://github.com/scsole/tang-nano-exploration.git f:/verilog_sva_gh_scraper/data/full_repos/303586607
git clone --depth 1 --no-tags https://github.com/ValeryAndreevichPushkarev/PositionalEncoding.git f:/verilog_sva_gh_scraper/data/full_repos/308539148
git clone --depth 1 --no-tags https://github.com/M-zzh/PJ_GCD.git f:/verilog_sva_gh_scraper/data/full_repos/308632751
git clone --depth 1 --no-tags https://github.com/anhpct/7segment_zybo.git f:/verilog_sva_gh_scraper/data/full_repos/308488384
git clone --depth 1 --no-tags https://github.com/berrkgulerr/Flip-flop-and-Multi-Agent-Systems.git f:/verilog_sva_gh_scraper/data/full_repos/308420340
git clone --depth 1 --no-tags https://github.com/Gendronja/EE354_Simple_Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/308180458
git clone --depth 1 --no-tags https://github.com/Jasoji/virtual-ds2431.git f:/verilog_sva_gh_scraper/data/full_repos/308186274
git clone --depth 1 --no-tags https://github.com/HaomeiLiu/Space-Monsters-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/308336777
git clone --depth 1 --no-tags https://github.com/gar19421/Lab-09.git f:/verilog_sva_gh_scraper/data/full_repos/308932855
git clone --depth 1 --no-tags https://github.com/mun19176/LAb-9.git f:/verilog_sva_gh_scraper/data/full_repos/308923721
git clone --depth 1 --no-tags https://github.com/ceyewan/Computer-organization-and-design.git f:/verilog_sva_gh_scraper/data/full_repos/309074793
git clone --depth 1 --no-tags https://github.com/aryangarg1999/Traffic-light-controller.git f:/verilog_sva_gh_scraper/data/full_repos/311231255
git clone --depth 1 --no-tags https://github.com/JuanDiegoVillafuertePazos/LLLaBv.git f:/verilog_sva_gh_scraper/data/full_repos/311217387
