;
;  8080 Miscellaneous Instructions
;
; STC
dep 100 37
; CMC
dep 101 3F
; CMA
dep 102 2F
; NOP
dep 103 0
; MVI A,55
dep 104 3E
dep 105 55
; STA 2000
dep 106 32
dep 107 00
dep 108 20
; XRA A
dep 109 AF
; LDA 2000
dep 10A 3A
dep 10B 00
dep 10C 20
; LXI H,AA55
dep 10D 21
dep 10E 55
dep 10F AA
; SHLD 2002
dep 110 22
dep 111 02
dep 112 20
; LXI H,0
dep 113 21
dep 114 00
dep 115 00
; LHLD 2002
dep 116 2A
dep 117 02
dep 118 20
;
;  Verify STC instruction
go 100
step
;  Verify carry flag is set and all registers, except PC are zero.
;  PC should be 0101.
reg
;  Verify CMC instruction
step
;  Verify carry flag is cleared and all registers, except PC are zero.
;  PC should be 0102.
reg
;  Verify CMA instruction
step
;  Verify register A is FF, PC is 103, and all other registers are zero.
reg
; Verify NOP
step
; Verify that registers are unchanged except PC is 104
reg
; Load A with 55
step
; Verify A is 55
reg
; Verify STA 2000
step
; Verify that memory location 2000 is 55
dump 1FF0
; Clear A
step
; Verify that A is 0
reg
; Verify LDA 2000
step
; Verify that A is 55
reg
; Load AA55 into HL
step
; Verify that HL is AA55
reg
; Verify SHLD 2002
step
; Verify that memory location 2002 is 55 and 2003 is AA
dump 1FF0
; Load 0 into HL
step
; Verify that HL is 0
reg
; Verify LHLD 2002
step
; Verify that HL is AA55
reg
;
; Test interrupts
; EI
dep 119 FB
dep 11A F3
; Verify EI
step
; Verify that interrupts are enabled
reg
; Verify DI
step
; Verify that interrupts are disabled
reg
; Setup low memory for RST instructions
; RET
dep 00 C9
dep 01 76
dep 08 C9
dep 09 76
dep 10 C9
dep 11 76
dep 18 C9
dep 19 76
dep 20 C9
dep 21 76
dep 28 C9
dep 29 76
dep 30 C9
dep 31 76
dep 38 C9
dep 39 76
; LXI SP,2000 to initialize stack
dep 11B 31
dep 11C 00
dep 11D 20
step
; Verify that SP is 2000
reg
;
; Test RST instructions
dep 11E C7
dep 11F CF
dep 120 D7
dep 121 DF
dep 122 E7
dep 123 EF
dep 124 F7
dep 125 FF
;
; Verify RST 0
step
; Verify that PC is 0 and SP is 1FFE
reg
; Return
step
; Verify that PC is 11F and SP is 2000
reg
; Verify RST 1
step
; Verify that PC is 8 and SP is 1FFE
reg
; Return
step
; Verify that PC is 120 and SP is 2000
reg
; Verify RST 2
step
; Verify that PC is 10 and SP is 1FFE
reg
; Return
step
; Verify that PC is 121 and SP is 2000
reg
; Verify RST 3
step
; Verify that PC is 18 and SP is 1FFE
reg
; Return
step
; Verify that PC is 122 and SP is 2000
reg
; Verify RST 4
step
; Verify that PC is 20 and SP is 1FFE
reg
; Return
step
; Verify that PC is 123 and SP is 2000
reg
; Verify RST 5
step
; Verify that PC is 28 and SP is 1FFE
reg
; Return
step
; Verify that PC is 124 and SP is 2000
reg
; Verify RST 6
step
; Verify that PC is 30 and SP is 1FFE
reg
; Return
step
; Verify that PC is 125 and SP is 2000
reg
; Verify RST 7
step
; Verify that PC is 38 and SP is 1FFE
reg
; Return
step
; Verify that PC is 126 and SP is 2000
reg
; HLT
dep 126 76
; Verify HLT
step
; Verify that registers are unchanged except PC is 127
reg
; Verify that CPU is halted
step
; Exit
quit
