{"sha": "283b529696df97afe8ce08b14c6d62c42b7f1d28", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MjgzYjUyOTY5NmRmOTdhZmU4Y2UwOGIxNGM2ZDYyYzQyYjdmMWQyOA==", "commit": {"author": {"name": "Venkataramanan Kumar", "email": "venkataramanan.kumar@amd.com", "date": "2012-03-01T09:57:59Z"}, "committer": {"name": "Venkataramanan Kumar", "email": "vekumar@gcc.gnu.org", "date": "2012-03-01T09:57:59Z"}, "message": "Document AMD bdver2 in invoke.texi\n\nFrom-SVN: r184688", "tree": {"sha": "cf2c20e9a82d7a14ca748e1a988a883b5ff4d392", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/cf2c20e9a82d7a14ca748e1a988a883b5ff4d392"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/283b529696df97afe8ce08b14c6d62c42b7f1d28", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/283b529696df97afe8ce08b14c6d62c42b7f1d28", "html_url": "https://github.com/Rust-GCC/gccrs/commit/283b529696df97afe8ce08b14c6d62c42b7f1d28", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/283b529696df97afe8ce08b14c6d62c42b7f1d28/comments", "author": null, "committer": null, "parents": [{"sha": "bedcedc1268738d912e7ad12feb5f2f90d153a38", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/bedcedc1268738d912e7ad12feb5f2f90d153a38", "html_url": "https://github.com/Rust-GCC/gccrs/commit/bedcedc1268738d912e7ad12feb5f2f90d153a38"}], "stats": {"total": 13, "additions": 11, "deletions": 2}, "files": [{"sha": "93415e93b0ebce6f703d41186f1eee1577f04e32", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/283b529696df97afe8ce08b14c6d62c42b7f1d28/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/283b529696df97afe8ce08b14c6d62c42b7f1d28/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=283b529696df97afe8ce08b14c6d62c42b7f1d28", "patch": "@@ -1,3 +1,8 @@\n+2012-03-01  Venkataramanan Kumar  <venkataramanan.kumar@amd.com>\n+\n+\t* doc/invoke.texi: Document AMD bdver2 and remove mentioning\n+\t3DNow from bdver1.\n+\n 2012-02-29  Jakub Jelinek  <jakub@redhat.com>\n \t    Uros Bizjak  <ubizjak@gmail.com>\n "}, {"sha": "b806eb4670ff22af090fd56fe75562b6a6e28c0b", "filename": "gcc/doc/invoke.texi", "status": "modified", "additions": 6, "deletions": 2, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/283b529696df97afe8ce08b14c6d62c42b7f1d28/gcc%2Fdoc%2Finvoke.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/283b529696df97afe8ce08b14c6d62c42b7f1d28/gcc%2Fdoc%2Finvoke.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Finvoke.texi?ref=283b529696df97afe8ce08b14c6d62c42b7f1d28", "patch": "@@ -13084,8 +13084,12 @@ instruction set extensions.)\n @item bdver1\n AMD Family 15h core based CPUs with x86-64 instruction set support.  (This\n supersets FMA4, AVX, XOP, LWP, AES, PCL_MUL, CX16, MMX, SSE, SSE2, SSE3, SSE4A,\n-SSSE3, SSE4.1, SSE4.2, 3DNow!, enhanced 3DNow!, ABM and 64-bit\n-instruction set extensions.)\n+SSSE3, SSE4.1, SSE4.2, ABM and 64-bit instruction set extensions.)\n+@item bdver2\n+AMD Family 15h core based CPUs with x86-64 instruction set support.  (This\n+supersets BMI, TBM, F16C, FMA, AVX, XOP, LWP, AES, PCL_MUL, CX16, MMX, SSE,\n+SSE2, SSE3, SSE4A, SSSE3, SSE4.1, SSE4.2, ABM and 64-bit instruction set \n+extensions.)\n @item btver1\n AMD Family 14h core based CPUs with x86-64 instruction set support.  (This\n supersets MMX, SSE, SSE2, SSE3, SSSE3, SSE4A, CX16, ABM and 64-bit"}]}