$date
	Sun Oct 23 05:19:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#579147
b10010 !
1"
#579150
b10010 &
b10010 %
1$
#579151
0"
#579154
b1001 &
b1001 %
#579158
b11100 &
b11100 %
#579162
b1110 &
b1110 %
#579166
b111 &
b111 %
#579170
b10110 &
b10110 %
#579174
b1011 &
b1011 %
#579178
b100010 &
b100010 %
#579182
b10001 &
b10001 %
#579186
b110100 &
b110100 %
#579190
b11010 &
b11010 %
#579194
b1101 &
b1101 %
#579198
b101000 &
b101000 %
#579202
b10100 &
b10100 %
#579206
b1010 &
b1010 %
#579210
b101 &
b101 %
#579214
b10000 &
b10000 %
#579218
b1000 &
b1000 %
#579222
b100 &
b100 %
#579226
b10 &
b10 %
#579230
b1 &
1#
b1 %
#579234
b0 &
b0 %
0#
0$
#1560977
b1010 !
1"
#1560978
b1010 &
b1010 %
1$
#1560979
0"
#1560982
b101 &
b101 %
#1560986
b10000 &
b10000 %
#1560990
b1000 &
b1000 %
#1560994
b100 &
b100 %
#1560998
b10 &
b10 %
#1561002
b1 &
b1 %
1#
#1561006
b0 &
0#
b0 %
0$
#2622713
b10100 !
1"
#2622714
b10100 &
b10100 %
1$
#2622715
0"
#2622718
b1010 &
b1010 %
#2622722
b101 &
b101 %
#2622726
b10000 &
b10000 %
#2622730
b1000 &
b1000 %
#2622734
b100 &
b100 %
#2622738
b10 &
b10 %
#2622742
b1 &
1#
b1 %
#2622746
b0 &
b0 %
0#
0$
#4500012
