
---------- Begin Simulation Statistics ----------
final_tick                                84539104000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 373759                       # Simulator instruction rate (inst/s)
host_mem_usage                                 669564                       # Number of bytes of host memory used
host_op_rate                                   374492                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   267.55                       # Real time elapsed on the host
host_tick_rate                              315972117                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.084539                       # Number of seconds simulated
sim_ticks                                 84539104000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.690782                       # CPI: cycles per instruction
system.cpu.discardedOps                        189499                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        36216940                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.591442                       # IPC: instructions per cycle
system.cpu.numCycles                        169078208                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132861268                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       168809                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        370693                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          659                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       780600                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          463                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1562601                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            463                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485822                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735495                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81008                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103829                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101832                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.905078                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65380                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             697                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              408                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51226890                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51226890                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51227361                       # number of overall hits
system.cpu.dcache.overall_hits::total        51227361                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       838169                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         838169                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       846116                       # number of overall misses
system.cpu.dcache.overall_misses::total        846116                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  26115458495                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  26115458495                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  26115458495                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  26115458495                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52065059                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52065059                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52073477                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52073477                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.016098                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016098                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.016249                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016249                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 31157.748014                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31157.748014                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 30865.104188                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30865.104188                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       216756                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3734                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    58.049277                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       701349                       # number of writebacks
system.cpu.dcache.writebacks::total            701349                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        64994                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        64994                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        64994                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        64994                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       773175                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       773175                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       781118                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       781118                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  23689984000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  23689984000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  24358024499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  24358024499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014850                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014850                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015000                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015000                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 30639.873250                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30639.873250                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 31183.540130                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31183.540130                       # average overall mshr miss latency
system.cpu.dcache.replacements                 780094                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40663210                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40663210                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       452767                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        452767                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9853933500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9853933500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41115977                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41115977                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011012                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011012                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 21763.806770                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21763.806770                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1765                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1765                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       451002                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       451002                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9356861000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9356861000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010969                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010969                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20746.828174                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20746.828174                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10563680                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10563680                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       385402                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       385402                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  16261524995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16261524995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.035199                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035199                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42193.670492                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42193.670492                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        63229                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        63229                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       322173                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       322173                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14333123000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14333123000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.029425                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029425                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 44488.901925                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44488.901925                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          471                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           471                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7947                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7947                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.944048                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.944048                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7943                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7943                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    668040499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    668040499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.943573                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.943573                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 84104.305552                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 84104.305552                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  84539104000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1007.858418                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52008555                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            781118                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             66.582200                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1007.858418                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984237                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984237                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          432                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          484                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52854671                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52854671                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  84539104000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  84539104000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  84539104000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42686039                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43475191                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024966                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10278019                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10278019                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10278019                       # number of overall hits
system.cpu.icache.overall_hits::total        10278019                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          885                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            885                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          885                       # number of overall misses
system.cpu.icache.overall_misses::total           885                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     59827000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     59827000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     59827000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     59827000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278904                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278904                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278904                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278904                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000086                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000086                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000086                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000086                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 67601.129944                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67601.129944                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 67601.129944                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67601.129944                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          504                       # number of writebacks
system.cpu.icache.writebacks::total               504                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          885                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          885                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          885                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          885                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     58942000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     58942000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     58942000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     58942000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000086                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000086                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000086                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000086                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 66601.129944                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 66601.129944                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 66601.129944                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 66601.129944                       # average overall mshr miss latency
system.cpu.icache.replacements                    504                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10278019                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10278019                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          885                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           885                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     59827000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     59827000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278904                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278904                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000086                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000086                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 67601.129944                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67601.129944                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          885                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          885                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     58942000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     58942000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 66601.129944                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 66601.129944                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  84539104000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           298.978755                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278904                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               885                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11614.580791                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   298.978755                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.583943                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.583943                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          381                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          274                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10279789                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10279789                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  84539104000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  84539104000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  84539104000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  84539104000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   100196356                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  194                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               579913                       # number of demand (read+write) hits
system.l2.demand_hits::total                   580107                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 194                       # number of overall hits
system.l2.overall_hits::.cpu.data              579913                       # number of overall hits
system.l2.overall_hits::total                  580107                       # number of overall hits
system.l2.demand_misses::.cpu.inst                691                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             201205                       # number of demand (read+write) misses
system.l2.demand_misses::total                 201896                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               691                       # number of overall misses
system.l2.overall_misses::.cpu.data            201205                       # number of overall misses
system.l2.overall_misses::total                201896                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     55555000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  16966952500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17022507500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     55555000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  16966952500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17022507500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              885                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           781118                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               782003                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             885                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          781118                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              782003                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.780791                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.257586                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.258178                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.780791                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.257586                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.258178                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80397.973951                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84326.694168                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84313.247910                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80397.973951                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84326.694168                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84313.247910                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111518                       # number of writebacks
system.l2.writebacks::total                    111518                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           691                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        201199                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            201890                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          691                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       201199                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           201890                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     48645000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  14954585500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15003230500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     48645000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  14954585500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15003230500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.780791                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.257578                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.258170                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.780791                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.257578                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.258170                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70397.973951                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74327.335126                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74313.886275                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70397.973951                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74327.335126                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74313.886275                       # average overall mshr miss latency
system.l2.replacements                         169266                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       701349                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           701349                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       701349                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       701349                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          483                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              483                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          483                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          483                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            185641                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                185641                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136623                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136623                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11853360000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11853360000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        322264                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            322264                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.423947                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.423947                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86759.623197                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86759.623197                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136623                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136623                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10487130000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10487130000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.423947                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.423947                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76759.623197                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76759.623197                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            194                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                194                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          691                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              691                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     55555000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     55555000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          885                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            885                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.780791                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.780791                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80397.973951                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80397.973951                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          691                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          691                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     48645000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     48645000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.780791                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.780791                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70397.973951                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70397.973951                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        394272                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            394272                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        64582                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           64582                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5113592500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5113592500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       458854                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        458854                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.140746                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.140746                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79179.841132                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79179.841132                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        64576                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        64576                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4467455500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4467455500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.140733                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.140733                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69181.359948                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69181.359948                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  84539104000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31902.401635                       # Cycle average of tags in use
system.l2.tags.total_refs                     1561936                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    202034                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.731055                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      49.419317                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        85.803389                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31767.178928                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001508                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002619                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.969457                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973584                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          134                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1216                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        14622                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        16794                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6449802                       # Number of tag accesses
system.l2.tags.data_accesses                  6449802                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  84539104000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    111518.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       691.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    201158.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003699062500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6664                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6664                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              526866                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             104987                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      201890                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111518                       # Number of write requests accepted
system.mem_ctrls.readBursts                    201890                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111518                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     41                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.63                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                201890                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111518                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  139729                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   59282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     388                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6664                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.287515                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.333055                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     63.060050                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6506     97.63%     97.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           16      0.24%     97.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          131      1.97%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            6      0.09%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            3      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6664                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6664                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.730342                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.700959                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.005644                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4309     64.66%     64.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               35      0.53%     65.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2135     32.04%     97.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              180      2.70%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6664                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2624                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12920960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7137152                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    152.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     84.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   84531143000                       # Total gap between requests
system.mem_ctrls.avgGap                     269715.97                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        44224                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     12874112                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7135424                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 523118.863431531005                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 152285881.809203922749                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 84403828.079370230436                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          691                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       201199                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       111518                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     20321250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   6660838000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1980921094250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29408.47                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33105.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  17763240.86                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        44224                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     12876736                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12920960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        44224                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        44224                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7137152                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7137152                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          691                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       201199                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         201890                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       111518                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        111518                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       523119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    152316921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        152840040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       523119                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       523119                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     84424268                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        84424268                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     84424268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       523119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    152316921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       237264308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               201849                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              111491                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12876                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        12859                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12789                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12562                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12647                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12415                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12644                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12352                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12490                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12093                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12505                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12682                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12758                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12758                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12775                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12644                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7060                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7135                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7055                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6959                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7094                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6977                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7190                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         6894                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         6819                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6475                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6854                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6982                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6990                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6995                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7015                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         6997                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2896490500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1009245000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6681159250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14349.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33099.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              138809                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              70780                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            68.77                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           63.48                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       103751                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   193.287390                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   111.470338                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   261.177373                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        69104     66.61%     66.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        13685     13.19%     79.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2113      2.04%     81.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1297      1.25%     83.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9949      9.59%     92.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          654      0.63%     93.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          485      0.47%     93.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          443      0.43%     94.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6021      5.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       103751                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12918336                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7135424                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              152.809001                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               84.403828                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.85                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               66.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  84539104000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       373886100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       198725175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      722168160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     294220080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6673146480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  21930873120                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  13994912640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   44187931755                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   522.692218                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  36156851000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2822820000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  45559433000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       366896040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       195009870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      719033700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     287762940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6673146480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  21533985540                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  14329133760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   44104968330                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   521.710856                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  37028858750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2822820000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  44687425250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  84539104000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              65267                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111518                       # Transaction distribution
system.membus.trans_dist::CleanEvict            57285                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136623                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136623                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         65267                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       572583                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 572583                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20058112                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20058112                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            201890                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  201890    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              201890                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  84539104000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           854535500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1087168250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            459739                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       812867                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          504                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          136493                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           322264                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          322264                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           885                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       458854                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2274                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2342330                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2344604                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        88896                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     94877888                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               94966784                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          169266                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7137152                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           951269                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001182                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.034354                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 950145     99.88%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1124      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             951269                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  84539104000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1483153500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1327500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1171679994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
