{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1599329133470 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1599329133470 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 05 19:05:32 2020 " "Processing started: Sat Sep 05 19:05:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1599329133470 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1599329133470 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta USB-to-I2S-Converter -c USB-to-I2S-Converter " "Command: quartus_sta USB-to-I2S-Converter -c USB-to-I2S-Converter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1599329133471 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1599329133555 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo 23 " "Ignored 23 assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1599329133742 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_burst_adapter 43 " "Ignored 43 assignments for entity \"altera_merlin_burst_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1599329133742 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent 64 " "Ignored 64 assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1599329133742 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator 55 " "Ignored 55 assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1599329133742 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent 53 " "Ignored 53 assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1599329133742 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator 68 " "Ignored 68 assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1599329133742 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_width_adapter 60 " "Ignored 60 assignments for entity \"altera_merlin_width_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1599329133742 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1599329133742 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios 19 " "Ignored 19 assignments for entity \"my_nios\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1599329133742 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_irq_mapper 14 " "Ignored 14 assignments for entity \"my_nios_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1599329133743 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_jtag_uart_0 24 " "Ignored 24 assignments for entity \"my_nios_jtag_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1599329133743 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"my_nios_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1599329133743 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"my_nios_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1599329133743 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_mm_interconnect_0_avalon_st_adapter_006 32 " "Ignored 32 assignments for entity \"my_nios_mm_interconnect_0_avalon_st_adapter_006\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1599329133743 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 19 " "Ignored 19 assignments for entity \"my_nios_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1599329133743 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"my_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1599329133743 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"my_nios_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1599329133743 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"my_nios_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1599329133743 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"my_nios_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1599329133743 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_mm_interconnect_0_cmd_mux_002 19 " "Ignored 19 assignments for entity \"my_nios_mm_interconnect_0_cmd_mux_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1599329133743 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"my_nios_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1599329133743 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"my_nios_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1599329133743 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"my_nios_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1599329133743 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_mm_interconnect_0_router_004 36 " "Ignored 36 assignments for entity \"my_nios_mm_interconnect_0_router_004\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1599329133743 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_mm_interconnect_0_router_008 36 " "Ignored 36 assignments for entity \"my_nios_mm_interconnect_0_router_008\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1599329133743 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"my_nios_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1599329133743 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_mm_interconnect_0_rsp_demux_002 17 " "Ignored 17 assignments for entity \"my_nios_mm_interconnect_0_rsp_demux_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1599329133743 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"my_nios_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1599329133744 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"my_nios_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1599329133744 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_new_sdram_controller_0 34 " "Ignored 34 assignments for entity \"my_nios_new_sdram_controller_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1599329133744 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_nios2_gen2_0 149 " "Ignored 149 assignments for entity \"my_nios_nios2_gen2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1599329133744 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_nios2_gen2_0_cpu 179 " "Ignored 179 assignments for entity \"my_nios_nios2_gen2_0_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1599329133744 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_onchip_memory2_0 38 " "Ignored 38 assignments for entity \"my_nios_onchip_memory2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1599329133744 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_pio_0 22 " "Ignored 22 assignments for entity \"my_nios_pio_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1599329133744 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_pio_1 23 " "Ignored 23 assignments for entity \"my_nios_pio_1\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1599329133744 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_sysid_qsys_0 10 " "Ignored 10 assignments for entity \"my_nios_sysid_qsys_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1599329133744 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_timer_0 26 " "Ignored 26 assignments for entity \"my_nios_timer_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1599329133744 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1599329133874 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1599329133874 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599329133975 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599329133975 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_custom/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios_custom/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1599329134279 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1599329134284 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "my_nios_nios2_gen2_0_cpu.sdc 46 *my_nios_nios2_gen2_0_cpu:*\|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci\|my_nios_nios2_gen2_0_cpu_nios2_oci_break:the_my_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(46): *my_nios_nios2_gen2_0_cpu:*\|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci\|my_nios_nios2_gen2_0_cpu_nios2_oci_break:the_my_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1599329134285 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "my_nios_nios2_gen2_0_cpu.sdc 46 *my_nios_nios2_gen2_0_cpu:*\|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci\|my_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_my_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|my_nios_nios2_gen2_0_cpu_debug_slave_tck:the_my_nios_nios2_gen2_0_cpu_debug_slave_tck\|*sr* keeper " "Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(46): *my_nios_nios2_gen2_0_cpu:*\|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci\|my_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_my_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|my_nios_nios2_gen2_0_cpu_debug_slave_tck:the_my_nios_nios2_gen2_0_cpu_debug_slave_tck\|*sr* could not be matched with a keeper" {  } { { "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1599329134285 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path my_nios_nios2_gen2_0_cpu.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$my_nios_nios2_gen2_0_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$my_nios_nios2_gen2_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$my_nios_nios2_gen2_0_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$my_nios_nios2_gen2_0_cpu_jtag_sr*\]" {  } { { "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599329134286 ""}  } { { "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599329134286 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path my_nios_nios2_gen2_0_cpu.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(46): Argument <to> is an empty collection" {  } { { "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599329134286 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "my_nios_nios2_gen2_0_cpu.sdc 47 *my_nios_nios2_gen2_0_cpu:*\|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci\|my_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_my_nios_nios2_gen2_0_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(47): *my_nios_nios2_gen2_0_cpu:*\|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci\|my_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_my_nios_nios2_gen2_0_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1599329134286 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "my_nios_nios2_gen2_0_cpu.sdc 47 *my_nios_nios2_gen2_0_cpu:*\|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci\|my_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_my_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|my_nios_nios2_gen2_0_cpu_debug_slave_tck:the_my_nios_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[33\] keeper " "Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(47): *my_nios_nios2_gen2_0_cpu:*\|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci\|my_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_my_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|my_nios_nios2_gen2_0_cpu_debug_slave_tck:the_my_nios_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1599329134287 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path my_nios_nios2_gen2_0_cpu.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$my_nios_nios2_gen2_0_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$my_nios_nios2_gen2_0_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$my_nios_nios2_gen2_0_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$my_nios_nios2_gen2_0_cpu_jtag_sr\[33\]\]" {  } { { "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599329134287 ""}  } { { "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599329134287 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path my_nios_nios2_gen2_0_cpu.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(47): Argument <to> is an empty collection" {  } { { "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599329134287 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "my_nios_nios2_gen2_0_cpu.sdc 48 *my_nios_nios2_gen2_0_cpu:*\|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci\|my_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_my_nios_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(48): *my_nios_nios2_gen2_0_cpu:*\|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci\|my_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_my_nios_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1599329134287 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "my_nios_nios2_gen2_0_cpu.sdc 48 *my_nios_nios2_gen2_0_cpu:*\|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci\|my_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_my_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|my_nios_nios2_gen2_0_cpu_debug_slave_tck:the_my_nios_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[0\] keeper " "Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(48): *my_nios_nios2_gen2_0_cpu:*\|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci\|my_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_my_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|my_nios_nios2_gen2_0_cpu_debug_slave_tck:the_my_nios_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1599329134287 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path my_nios_nios2_gen2_0_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$my_nios_nios2_gen2_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$my_nios_nios2_gen2_0_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$my_nios_nios2_gen2_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$my_nios_nios2_gen2_0_cpu_jtag_sr\[0\]\]" {  } { { "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599329134288 ""}  } { { "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599329134288 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path my_nios_nios2_gen2_0_cpu.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(48): Argument <to> is an empty collection" {  } { { "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599329134288 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "my_nios_nios2_gen2_0_cpu.sdc 49 *my_nios_nios2_gen2_0_cpu:*\|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci\|my_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_my_nios_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(49): *my_nios_nios2_gen2_0_cpu:*\|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci\|my_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_my_nios_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1599329134288 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "my_nios_nios2_gen2_0_cpu.sdc 49 *my_nios_nios2_gen2_0_cpu:*\|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci\|my_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_my_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|my_nios_nios2_gen2_0_cpu_debug_slave_tck:the_my_nios_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[34\] keeper " "Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(49): *my_nios_nios2_gen2_0_cpu:*\|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci\|my_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_my_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|my_nios_nios2_gen2_0_cpu_debug_slave_tck:the_my_nios_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1599329134289 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path my_nios_nios2_gen2_0_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$my_nios_nios2_gen2_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$my_nios_nios2_gen2_0_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$my_nios_nios2_gen2_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$my_nios_nios2_gen2_0_cpu_jtag_sr\[34\]\]" {  } { { "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599329134289 ""}  } { { "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599329134289 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path my_nios_nios2_gen2_0_cpu.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(49): Argument <to> is an empty collection" {  } { { "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599329134289 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "my_nios_nios2_gen2_0_cpu.sdc 50 *my_nios_nios2_gen2_0_cpu:*\|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci\|my_nios_nios2_gen2_0_cpu_nios2_ocimem:the_my_nios_nios2_gen2_0_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(50): *my_nios_nios2_gen2_0_cpu:*\|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci\|my_nios_nios2_gen2_0_cpu_nios2_ocimem:the_my_nios_nios2_gen2_0_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1599329134290 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path my_nios_nios2_gen2_0_cpu.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$my_nios_nios2_gen2_0_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$my_nios_nios2_gen2_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$my_nios_nios2_gen2_0_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$my_nios_nios2_gen2_0_cpu_jtag_sr*\]" {  } { { "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599329134290 ""}  } { { "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599329134290 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path my_nios_nios2_gen2_0_cpu.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(50): Argument <to> is an empty collection" {  } { { "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599329134290 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "my_nios_nios2_gen2_0_cpu.sdc 51 *my_nios_nios2_gen2_0_cpu:*\|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci\|my_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_my_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|my_nios_nios2_gen2_0_cpu_debug_slave_tck:the_my_nios_nios2_gen2_0_cpu_debug_slave_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(51): *my_nios_nios2_gen2_0_cpu:*\|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci\|my_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_my_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|my_nios_nios2_gen2_0_cpu_debug_slave_tck:the_my_nios_nios2_gen2_0_cpu_debug_slave_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1599329134291 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "my_nios_nios2_gen2_0_cpu.sdc 51 *my_nios_nios2_gen2_0_cpu:*\|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci\|my_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_my_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|my_nios_nios2_gen2_0_cpu_debug_slave_sysclk:the_my_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(51): *my_nios_nios2_gen2_0_cpu:*\|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci\|my_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_my_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|my_nios_nios2_gen2_0_cpu_debug_slave_sysclk:the_my_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1599329134291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path my_nios_nios2_gen2_0_cpu.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$my_nios_nios2_gen2_0_cpu_jtag_sr*    -to *\$my_nios_nios2_gen2_0_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$my_nios_nios2_gen2_0_cpu_jtag_sr*    -to *\$my_nios_nios2_gen2_0_cpu_jtag_sysclk_path\|*jdo*" {  } { { "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599329134292 ""}  } { { "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599329134292 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path my_nios_nios2_gen2_0_cpu.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(51): Argument <to> is not an object ID" {  } { { "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599329134292 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "my_nios_nios2_gen2_0_cpu.sdc 52 sld_hub:*\|irf_reg* clock or keeper or register or port or pin or cell or partition " "Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(52): sld_hub:*\|irf_reg* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1599329134293 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "my_nios_nios2_gen2_0_cpu.sdc 52 *my_nios_nios2_gen2_0_cpu:*\|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci\|my_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_my_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|my_nios_nios2_gen2_0_cpu_debug_slave_sysclk:the_my_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(52): *my_nios_nios2_gen2_0_cpu:*\|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci\|my_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_my_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|my_nios_nios2_gen2_0_cpu_debug_slave_sysclk:the_my_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1599329134293 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path my_nios_nios2_gen2_0_cpu.sdc 52 Argument <from> is not an object ID " "Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(52): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$my_nios_nios2_gen2_0_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$my_nios_nios2_gen2_0_cpu_jtag_sysclk_path\|ir*" {  } { { "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599329134293 ""}  } { { "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599329134293 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path my_nios_nios2_gen2_0_cpu.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(52): Argument <to> is not an object ID" {  } { { "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599329134294 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "my_nios_nios2_gen2_0_cpu.sdc 53 sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(53): sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1599329134294 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "my_nios_nios2_gen2_0_cpu.sdc 53 *my_nios_nios2_gen2_0_cpu:*\|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci\|my_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_my_nios_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(53): *my_nios_nios2_gen2_0_cpu:*\|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci\|my_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_my_nios_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1599329134295 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path my_nios_nios2_gen2_0_cpu.sdc 53 Argument <from> is not an object ID " "Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(53): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$my_nios_nios2_gen2_0_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$my_nios_nios2_gen2_0_cpu_oci_debug_path\|monitor_go" {  } { { "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599329134295 ""}  } { { "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599329134295 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path my_nios_nios2_gen2_0_cpu.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(53): Argument <to> is not an object ID" {  } { { "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599329134295 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1599329134299 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 83.333 -waveform \{0.000 41.666\} -name fpga_clk fpga_clk " "create_clock -period 83.333 -waveform \{0.000 41.666\} -name fpga_clk fpga_clk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1599329134300 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 250 -duty_cycle 50.00 -name \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 250 -duty_cycle 50.00 -name \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1599329134300 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1599329134300 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1599329134300 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1599329134300 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1599329134303 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1599329134303 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1599329134306 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1599329134314 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 20826.744 " "Worst-case setup slack is 20826.744" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599329134323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599329134323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "20826.744               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "20826.744               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599329134323 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599329134323 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.455 " "Worst-case hold slack is 0.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599329134326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599329134326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.455               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599329134326 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599329134326 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1599329134328 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1599329134332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 41.518 " "Worst-case minimum pulse width slack is 41.518" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599329134334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599329134334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.518               0.000 fpga_clk  " "   41.518               0.000 fpga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599329134334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "10416.270               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "10416.270               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599329134334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599329134334 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1599329134357 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1599329134388 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1599329134644 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1599329134751 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 20827.160 " "Worst-case setup slack is 20827.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599329134759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599329134759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "20827.160               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "20827.160               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599329134759 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599329134759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599329134762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599329134762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.402               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599329134762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599329134762 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1599329134767 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1599329134769 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 41.516 " "Worst-case minimum pulse width slack is 41.516" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599329134772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599329134772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.516               0.000 fpga_clk  " "   41.516               0.000 fpga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599329134772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "10416.279               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "10416.279               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599329134772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599329134772 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1599329134806 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1599329134963 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 20830.482 " "Worst-case setup slack is 20830.482" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599329134969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599329134969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "20830.482               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "20830.482               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599329134969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599329134969 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.185 " "Worst-case hold slack is 0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599329134972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599329134972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.185               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599329134972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599329134972 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1599329134976 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1599329134979 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 41.081 " "Worst-case minimum pulse width slack is 41.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599329134983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599329134983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.081               0.000 fpga_clk  " "   41.081               0.000 fpga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599329134983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "10416.387               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "10416.387               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599329134983 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599329134983 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1599329135481 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1599329135482 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 69 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4755 " "Peak virtual memory: 4755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1599329135584 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 05 19:05:35 2020 " "Processing ended: Sat Sep 05 19:05:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1599329135584 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1599329135584 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1599329135584 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1599329135584 ""}
