`timescale 1ns / 1ps

module Contador_LCD(
   salida1,salida2,salida3,salida4,salida5,
enable,
clk,
reset
);


output salida1,salida2,salida3,salida4,salida5;
input enable, clk, reset;
reg [4:0] out;

assign salida1 = out[0];
assign salida2 = out[1];
assign salida3 = out[2];
assign salida4 = out[3];
assign salida5 = out[4];



always @(posedge clk)
if (reset) begin
	out<= 5'b0 ;
end else if (enable) begin
	out <= out +1;
end
endmodule

<<<<<<< HEAD

=======
//5 bits counter

// Hola mundo
>>>>>>> origin/edjose182-patch-1
