# TCL File Generated by Component Editor 18.1
# Tue Jun 08 16:20:36 CEST 2021
# DO NOT MODIFY


# 
# camera_controller "Camera Controller for TRDB-D5M" v1.0
# ofacklam 2021.06.08.16:20:36
# from the CS473 course
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module camera_controller
# 
set_module_property DESCRIPTION "from the CS473 course"
set_module_property NAME camera_controller
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ofacklam
set_module_property DISPLAY_NAME "Camera Controller for TRDB-D5M"
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL CameraController
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file cam_interface.vhd VHDL PATH ../hdl/camera_controller/comp/cam_interface.vhd
add_fileset_file camera_controller.vhd VHDL PATH ../hdl/camera_controller/comp/camera_controller.vhd TOP_LEVEL_FILE
add_fileset_file dma.vhd VHDL PATH ../hdl/camera_controller/comp/dma.vhd
add_fileset_file fsm.vhd VHDL PATH ../hdl/camera_controller/comp/fsm.vhd
add_fileset_file pixel_merger.vhd VHDL PATH ../hdl/camera_controller/comp/pixel_merger.vhd
add_fileset_file registers.vhd VHDL PATH ../hdl/camera_controller/comp/registers.vhd
add_fileset_file double_clk_fifo.vhd VHDL PATH ../hdl/camera_controller/ip/double_clk_fifo.vhd
add_fileset_file single_clk_fifo.vhd VHDL PATH ../hdl/camera_controller/ip/single_clk_fifo.vhd

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL CameraController
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VERILOG ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file tb_cam_interface.vhd VHDL PATH ../hdl/camera_controller/tb/tb_cam_interface.vhd
add_fileset_file tb_camera_controller.vhd VHDL PATH ../hdl/camera_controller/tb/tb_camera_controller.vhd
add_fileset_file tb_dma.vhd VHDL PATH ../hdl/camera_controller/tb/tb_dma.vhd
add_fileset_file tb_fsm.vhd VHDL PATH ../hdl/camera_controller/tb/tb_fsm.vhd
add_fileset_file tb_pixel_merger.vhd VHDL PATH ../hdl/camera_controller/tb/tb_pixel_merger.vhd
add_fileset_file tb_registers.vhd VHDL PATH ../hdl/camera_controller/tb/tb_registers.vhd


# 
# parameters
# 
add_parameter maxBuffers POSITIVE 4
set_parameter_property maxBuffers DEFAULT_VALUE 4
set_parameter_property maxBuffers DISPLAY_NAME maxBuffers
set_parameter_property maxBuffers TYPE POSITIVE
set_parameter_property maxBuffers UNITS None
set_parameter_property maxBuffers HDL_PARAMETER true
add_parameter burstsize INTEGER 80
set_parameter_property burstsize DEFAULT_VALUE 80
set_parameter_property burstsize DISPLAY_NAME burstsize
set_parameter_property burstsize TYPE INTEGER
set_parameter_property burstsize UNITS None
set_parameter_property burstsize HDL_PARAMETER true


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point as
# 
add_interface as avalon end
set_interface_property as addressUnits WORDS
set_interface_property as associatedClock clock
set_interface_property as associatedReset ""
set_interface_property as bitsPerSymbol 8
set_interface_property as burstOnBurstBoundariesOnly false
set_interface_property as burstcountUnits WORDS
set_interface_property as explicitAddressSpan 0
set_interface_property as holdTime 0
set_interface_property as linewrapBursts false
set_interface_property as maximumPendingReadTransactions 0
set_interface_property as maximumPendingWriteTransactions 0
set_interface_property as readLatency 0
set_interface_property as readWaitTime 1
set_interface_property as setupTime 0
set_interface_property as timingUnits Cycles
set_interface_property as writeWaitTime 0
set_interface_property as ENABLED true
set_interface_property as EXPORT_OF ""
set_interface_property as PORT_NAME_MAP ""
set_interface_property as CMSIS_SVD_VARIABLES ""
set_interface_property as SVD_ADDRESS_GROUP ""

add_interface_port as AS_address address Input 2
add_interface_port as AS_read read Input 1
add_interface_port as AS_readdata readdata Output 32
add_interface_port as AS_write write Input 1
add_interface_port as AS_writedata writedata Input 32
set_interface_assignment as embeddedsw.configuration.isFlash 0
set_interface_assignment as embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment as embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment as embeddedsw.configuration.isPrintableDevice 0


# 
# connection point reset_sink
# 
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock clock
set_interface_property reset_sink synchronousEdges DEASSERT
set_interface_property reset_sink ENABLED true
set_interface_property reset_sink EXPORT_OF ""
set_interface_property reset_sink PORT_NAME_MAP ""
set_interface_property reset_sink CMSIS_SVD_VARIABLES ""
set_interface_property reset_sink SVD_ADDRESS_GROUP ""

add_interface_port reset_sink nReset reset_n Input 1


# 
# connection point avalon_master
# 
add_interface avalon_master avalon start
set_interface_property avalon_master addressUnits SYMBOLS
set_interface_property avalon_master associatedClock ""
set_interface_property avalon_master associatedReset ""
set_interface_property avalon_master bitsPerSymbol 8
set_interface_property avalon_master burstOnBurstBoundariesOnly false
set_interface_property avalon_master burstcountUnits WORDS
set_interface_property avalon_master doStreamReads false
set_interface_property avalon_master doStreamWrites false
set_interface_property avalon_master holdTime 0
set_interface_property avalon_master linewrapBursts false
set_interface_property avalon_master maximumPendingReadTransactions 0
set_interface_property avalon_master maximumPendingWriteTransactions 0
set_interface_property avalon_master readLatency 0
set_interface_property avalon_master readWaitTime 1
set_interface_property avalon_master setupTime 0
set_interface_property avalon_master timingUnits Cycles
set_interface_property avalon_master writeWaitTime 0
set_interface_property avalon_master ENABLED true
set_interface_property avalon_master EXPORT_OF ""
set_interface_property avalon_master PORT_NAME_MAP ""
set_interface_property avalon_master CMSIS_SVD_VARIABLES ""
set_interface_property avalon_master SVD_ADDRESS_GROUP ""

add_interface_port avalon_master AM_address address Output 32
add_interface_port avalon_master AM_write write Output 1
add_interface_port avalon_master AM_writedata writedata Output 32
add_interface_port avalon_master AM_burstcount burstcount Output 8
add_interface_port avalon_master AM_waitreq waitrequest Input 1


# 
# connection point camera_conduit
# 
add_interface camera_conduit conduit end
set_interface_property camera_conduit associatedClock clock
set_interface_property camera_conduit associatedReset ""
set_interface_property camera_conduit ENABLED true
set_interface_property camera_conduit EXPORT_OF ""
set_interface_property camera_conduit PORT_NAME_MAP ""
set_interface_property camera_conduit CMSIS_SVD_VARIABLES ""
set_interface_property camera_conduit SVD_ADDRESS_GROUP ""

add_interface_port camera_conduit data writebyteenable_n Input 12
add_interface_port camera_conduit fval beginbursttransfer Output 1
add_interface_port camera_conduit lval beginbursttransfer Output 1
add_interface_port camera_conduit pixclk beginbursttransfer Output 1

