The Verilog is generated by Vivado HLS 2015.3

The top module is hls_target.v. It implements axi_stream interface, but it also has a block level config interface using axilite in slave mode. See [Spec](https://www.xilinx.com/support/documentation/ip_documentation/axi_ref_guide/latest/ug1037-vivado-axi-reference-guide.pdf) page 24-27.


The function is gaussian blur, see [Wiki](https://en.wikipedia.org/wiki/Gaussian_blur).
