// Seed: 4016812114
module module_0 #(
    parameter id_2 = 32'd47
) (
    id_1,
    _id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire _id_2;
  inout wire id_1;
  assign id_1 = id_1;
  wor id_5 = -1 == id_1, id_6;
  wire [-1 'b0 : id_2] id_7;
  logic id_8;
endmodule
module module_1 #(
    parameter id_0 = 32'd51,
    parameter id_3 = 32'd35
) (
    input  wor  _id_0,
    output tri1 id_1
);
  wire _id_3;
  wire id_4;
  logic [1 : id_0  /  id_3] id_5;
  ;
  assign id_3 = id_4;
  tri  id_6 [1 'b0 : 1];
  wire id_7;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_4,
      id_5
  );
  assign modCall_1.id_6 = 0;
  assign id_6 = 1;
  assign id_6 = id_3;
endmodule
