<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>GALE: gale::system::CPUInfo Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">GALE
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacegale.html">gale</a></li><li class="navelem"><a class="el" href="namespacegale_1_1system.html">system</a></li><li class="navelem"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html">CPUInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pri-methods">Private Member Functions</a> &#124;
<a href="#pri-attribs">Private Attributes</a> &#124;
<a href="#friends">Friends</a> &#124;
<a href="classgale_1_1system_1_1_c_p_u_info-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">gale::system::CPUInfo Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Using the x86 CPUID instruction, this class reports detailed processor capabilities.  
 <a href="classgale_1_1system_1_1_c_p_u_info.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="cpuinfo_8h_source.html">cpuinfo.h</a>&gt;</code></p>
<div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="closed.png" alt="+"/> Inheritance diagram for gale::system::CPUInfo:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
 <div class="center">
  <img src="classgale_1_1system_1_1_c_p_u_info.png" usemap="#gale::system::CPUInfo_map" alt=""/>
  <map id="gale::system::CPUInfo_map" name="gale::system::CPUInfo_map">
<area href="classgale_1_1global_1_1_singleton.html" alt="gale::global::Singleton&lt; CPUInfo &gt;" shape="rect" coords="0,0,204,24"/>
</map>
 </div></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:acc531be0c0073f83c9bac67a07de71ac"><td class="memItemLeft" align="right" valign="top"><a id="acc531be0c0073f83c9bac67a07de71ac"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#acc531be0c0073f83c9bac67a07de71ac">isLittleEndian</a> () const</td></tr>
<tr class="memdesc:acc531be0c0073f83c9bac67a07de71ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if this is a little-endian (as opposed to big-endian) machine. <br /></td></tr>
<tr class="separator:acc531be0c0073f83c9bac67a07de71ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">CPUID helper methods</div></td></tr>
<tr class="memitem:a28ea527f1efe4ab5fb8846437d1000ea"><td class="memItemLeft" align="right" valign="top"><a id="a28ea527f1efe4ab5fb8846437d1000ea"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a28ea527f1efe4ab5fb8846437d1000ea">hasCPUID</a> () const</td></tr>
<tr class="memdesc:a28ea527f1efe4ab5fb8846437d1000ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for the presence of the CPUID instruction. <br /></td></tr>
<tr class="separator:a28ea527f1efe4ab5fb8846437d1000ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae092c8c0e7682acd29419bfe2cf28072"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ae092c8c0e7682acd29419bfe2cf28072">maxCPUIDStdFunc</a> () const</td></tr>
<tr class="memdesc:ae092c8c0e7682acd29419bfe2cf28072"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the highest standard function number supported and fills out the vendor string information.  <a href="#ae092c8c0e7682acd29419bfe2cf28072">More...</a><br /></td></tr>
<tr class="separator:ae092c8c0e7682acd29419bfe2cf28072"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd00425c7b9b3efa05210583d3a0bc2d"><td class="memItemLeft" align="right" valign="top"><a id="abd00425c7b9b3efa05210583d3a0bc2d"></a>
unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#abd00425c7b9b3efa05210583d3a0bc2d">maxCPUIDExtFunc</a> () const</td></tr>
<tr class="memdesc:abd00425c7b9b3efa05210583d3a0bc2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the highest extended function number supported. <br /></td></tr>
<tr class="separator:abd00425c7b9b3efa05210583d3a0bc2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Vendor identification methods</div></td></tr>
<tr class="memitem:a0987442beb7ea74e68a0da19626d3c47"><td class="memItemLeft" align="right" valign="top"><a id="a0987442beb7ea74e68a0da19626d3c47"></a>
char const  *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a0987442beb7ea74e68a0da19626d3c47">vendorString</a> () const</td></tr>
<tr class="memdesc:a0987442beb7ea74e68a0da19626d3c47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the CPU vendor string. <br /></td></tr>
<tr class="separator:a0987442beb7ea74e68a0da19626d3c47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b1e9c1ced4e2bd79685cfb14acb7c6b"><td class="memItemLeft" align="right" valign="top"><a id="a5b1e9c1ced4e2bd79685cfb14acb7c6b"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a5b1e9c1ced4e2bd79685cfb14acb7c6b">isIntel</a> () const</td></tr>
<tr class="memdesc:a5b1e9c1ced4e2bd79685cfb14acb7c6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convenience method that returns whether this is an Intel CPU. <br /></td></tr>
<tr class="separator:a5b1e9c1ced4e2bd79685cfb14acb7c6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9e539d080d582af9771d7c199fa4c7e"><td class="memItemLeft" align="right" valign="top"><a id="af9e539d080d582af9771d7c199fa4c7e"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#af9e539d080d582af9771d7c199fa4c7e">isAMD</a> () const</td></tr>
<tr class="memdesc:af9e539d080d582af9771d7c199fa4c7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convenience method that returns whether this is an AMD CPU. <br /></td></tr>
<tr class="separator:af9e539d080d582af9771d7c199fa4c7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5089a9094d4aa0c4d6052aa9b66bacb"><td class="memItemLeft" align="right" valign="top"><a id="ad5089a9094d4aa0c4d6052aa9b66bacb"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad5089a9094d4aa0c4d6052aa9b66bacb">isCyrix</a> () const</td></tr>
<tr class="memdesc:ad5089a9094d4aa0c4d6052aa9b66bacb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convenience method that returns whether this is a Cyrix / VIA CPU. <br /></td></tr>
<tr class="separator:ad5089a9094d4aa0c4d6052aa9b66bacb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9808d45305f46765c329ed82d2119621"><td class="memItemLeft" align="right" valign="top"><a id="a9808d45305f46765c329ed82d2119621"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a9808d45305f46765c329ed82d2119621">isCentaur</a> () const</td></tr>
<tr class="memdesc:a9808d45305f46765c329ed82d2119621"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convenience method that returns whether this is a Centaur / VIA CPU. <br /></td></tr>
<tr class="separator:a9808d45305f46765c329ed82d2119621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Methods to determine the number of processing units, see</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a href="http://cache-www.intel.com/cd/00/00/27/66/276611_276611.txt">http://cache-www.intel.com/cd/00/00/27/66/276611_276611.txt</a> </p>
</div></td></tr>
<tr class="memitem:abc2fb1c1e2d1a4d868e4e61d4c5a0eb1"><td class="memItemLeft" align="right" valign="top"><a id="abc2fb1c1e2d1a4d868e4e61d4c5a0eb1"></a>
unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#abc2fb1c1e2d1a4d868e4e61d4c5a0eb1">processors</a> () const</td></tr>
<tr class="memdesc:abc2fb1c1e2d1a4d868e4e61d4c5a0eb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the number of processors (i.e. CPU sockets). <br /></td></tr>
<tr class="separator:abc2fb1c1e2d1a4d868e4e61d4c5a0eb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaca34627d9a589670fcc8075689a08a8"><td class="memItemLeft" align="right" valign="top"><a id="aaca34627d9a589670fcc8075689a08a8"></a>
unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#aaca34627d9a589670fcc8075689a08a8">coresPerPhysicalProc</a> () const</td></tr>
<tr class="memdesc:aaca34627d9a589670fcc8075689a08a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the number of processor cores per physical processor. <br /></td></tr>
<tr class="separator:aaca34627d9a589670fcc8075689a08a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b0426d29a3fa2ae36ce530bf26eddc1"><td class="memItemLeft" align="right" valign="top"><a id="a7b0426d29a3fa2ae36ce530bf26eddc1"></a>
unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a7b0426d29a3fa2ae36ce530bf26eddc1">logicalProcsPerCore</a> () const</td></tr>
<tr class="memdesc:a7b0426d29a3fa2ae36ce530bf26eddc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the number of logical processors per processor core. <br /></td></tr>
<tr class="separator:a7b0426d29a3fa2ae36ce530bf26eddc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Features reported by the standard flags</div></td></tr>
<tr class="memitem:a5ec3090c8e1230069e5c9cf124e478e3"><td class="memItemLeft" align="right" valign="top"><a id="a5ec3090c8e1230069e5c9cf124e478e3"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a5ec3090c8e1230069e5c9cf124e478e3">hasFPU</a> () const</td></tr>
<tr class="memdesc:a5ec3090c8e1230069e5c9cf124e478e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor contains an on-chip Floating-Point Unit. <br /></td></tr>
<tr class="separator:a5ec3090c8e1230069e5c9cf124e478e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7576cfb8d6a60d22f3e9c039fe0933e2"><td class="memItemLeft" align="right" valign="top"><a id="a7576cfb8d6a60d22f3e9c039fe0933e2"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a7576cfb8d6a60d22f3e9c039fe0933e2">hasVME</a> () const</td></tr>
<tr class="memdesc:a7576cfb8d6a60d22f3e9c039fe0933e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether Virtual-8086 Mode Extensions are supported. <br /></td></tr>
<tr class="separator:a7576cfb8d6a60d22f3e9c039fe0933e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac861183def433ecd4fe76a0370563a0a"><td class="memItemLeft" align="right" valign="top"><a id="ac861183def433ecd4fe76a0370563a0a"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ac861183def433ecd4fe76a0370563a0a">hasDE</a> () const</td></tr>
<tr class="memdesc:ac861183def433ecd4fe76a0370563a0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether Debugging Extensions like I/O breakpoints are supported. <br /></td></tr>
<tr class="separator:ac861183def433ecd4fe76a0370563a0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab979ed0419264fbedd1b552da1ccb7ef"><td class="memItemLeft" align="right" valign="top"><a id="ab979ed0419264fbedd1b552da1ccb7ef"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ab979ed0419264fbedd1b552da1ccb7ef">hasPSE</a> () const</td></tr>
<tr class="memdesc:ab979ed0419264fbedd1b552da1ccb7ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports the 4-MiB Page Size Extension. <br /></td></tr>
<tr class="separator:ab979ed0419264fbedd1b552da1ccb7ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4d8bb46da3c21b36d3f33969abd0e2c"><td class="memItemLeft" align="right" valign="top"><a id="ab4d8bb46da3c21b36d3f33969abd0e2c"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ab4d8bb46da3c21b36d3f33969abd0e2c">hasTSC</a> () const</td></tr>
<tr class="memdesc:ab4d8bb46da3c21b36d3f33969abd0e2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether a Time-Stamp Counter is available. <br /></td></tr>
<tr class="separator:ab4d8bb46da3c21b36d3f33969abd0e2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54e45b55ea15b3e343396dec3ea10c23"><td class="memItemLeft" align="right" valign="top"><a id="a54e45b55ea15b3e343396dec3ea10c23"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a54e45b55ea15b3e343396dec3ea10c23">hasMSR</a> () const</td></tr>
<tr class="memdesc:a54e45b55ea15b3e343396dec3ea10c23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether Model Specific Registers are implemented. <br /></td></tr>
<tr class="separator:a54e45b55ea15b3e343396dec3ea10c23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae76e0b88e8bee131083f059d45709e98"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ae76e0b88e8bee131083f059d45709e98">hasPAE</a> () const</td></tr>
<tr class="memdesc:ae76e0b88e8bee131083f059d45709e98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the Physical Address Extension (more than 32 bits) is supported.  <a href="#ae76e0b88e8bee131083f059d45709e98">More...</a><br /></td></tr>
<tr class="separator:ae76e0b88e8bee131083f059d45709e98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7c0512c2e89a95f722ec272f2db7725"><td class="memItemLeft" align="right" valign="top"><a id="aa7c0512c2e89a95f722ec272f2db7725"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#aa7c0512c2e89a95f722ec272f2db7725">hasMCE</a> () const</td></tr>
<tr class="memdesc:aa7c0512c2e89a95f722ec272f2db7725"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports the Machine Check Exception. <br /></td></tr>
<tr class="separator:aa7c0512c2e89a95f722ec272f2db7725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf2257fa12bae9fdc04f9dc774fe9c8a"><td class="memItemLeft" align="right" valign="top"><a id="abf2257fa12bae9fdc04f9dc774fe9c8a"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#abf2257fa12bae9fdc04f9dc774fe9c8a">hasCX8</a> () const</td></tr>
<tr class="memdesc:abf2257fa12bae9fdc04f9dc774fe9c8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the CMPXCHG8B instruction is supported. <br /></td></tr>
<tr class="separator:abf2257fa12bae9fdc04f9dc774fe9c8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba109922824acbc92559d6d1e47bd46d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#aba109922824acbc92559d6d1e47bd46d">hasAPIC</a> () const</td></tr>
<tr class="memdesc:aba109922824acbc92559d6d1e47bd46d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether an Advanced Programmable Interrupt Controller is available and enabled.  <a href="#aba109922824acbc92559d6d1e47bd46d">More...</a><br /></td></tr>
<tr class="separator:aba109922824acbc92559d6d1e47bd46d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a203c024dd7185bc9acaea50deebe4d63"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a203c024dd7185bc9acaea50deebe4d63">hasSEP</a> () const</td></tr>
<tr class="memdesc:a203c024dd7185bc9acaea50deebe4d63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports the fast system call (SYSENTER / SYSEXIT) instructions.  <a href="#a203c024dd7185bc9acaea50deebe4d63">More...</a><br /></td></tr>
<tr class="separator:a203c024dd7185bc9acaea50deebe4d63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ec251d85c8c39606c95e4e3f554f8e6"><td class="memItemLeft" align="right" valign="top"><a id="a3ec251d85c8c39606c95e4e3f554f8e6"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a3ec251d85c8c39606c95e4e3f554f8e6">hasMTRR</a> () const</td></tr>
<tr class="memdesc:a3ec251d85c8c39606c95e4e3f554f8e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports the Memory Type Range Registers. <br /></td></tr>
<tr class="separator:a3ec251d85c8c39606c95e4e3f554f8e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81b7d6f5c43327936ead10924c314c8d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a81b7d6f5c43327936ead10924c314c8d">hasPGE</a> () const</td></tr>
<tr class="memdesc:a81b7d6f5c43327936ead10924c314c8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the Page Global Extensions are supported in the page directory / table entries.  <a href="#a81b7d6f5c43327936ead10924c314c8d">More...</a><br /></td></tr>
<tr class="separator:a81b7d6f5c43327936ead10924c314c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28b2bfc689bf8548a51932c29a46df6e"><td class="memItemLeft" align="right" valign="top"><a id="a28b2bfc689bf8548a51932c29a46df6e"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a28b2bfc689bf8548a51932c29a46df6e">hasMCA</a> () const</td></tr>
<tr class="memdesc:a28b2bfc689bf8548a51932c29a46df6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the Machine Check Architecture is supported. <br /></td></tr>
<tr class="separator:a28b2bfc689bf8548a51932c29a46df6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3be58b7ce802b374521e45a678d510c"><td class="memItemLeft" align="right" valign="top"><a id="ad3be58b7ce802b374521e45a678d510c"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad3be58b7ce802b374521e45a678d510c">hasCMOV</a> () const</td></tr>
<tr class="memdesc:ad3be58b7ce802b374521e45a678d510c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports conditional move instructions. <br /></td></tr>
<tr class="separator:ad3be58b7ce802b374521e45a678d510c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a8a7749389ae38915a90cee96387e09"><td class="memItemLeft" align="right" valign="top"><a id="a0a8a7749389ae38915a90cee96387e09"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a0a8a7749389ae38915a90cee96387e09">hasPAT</a> () const</td></tr>
<tr class="memdesc:a0a8a7749389ae38915a90cee96387e09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports the Page Attribute Table. <br /></td></tr>
<tr class="separator:a0a8a7749389ae38915a90cee96387e09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40841b5275f5373acbad414135130b64"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a40841b5275f5373acbad414135130b64">hasPSE36</a> () const</td></tr>
<tr class="memdesc:a40841b5275f5373acbad414135130b64"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor allows the Page Size Extension to address physical memory beyond 4 GiB.  <a href="#a40841b5275f5373acbad414135130b64">More...</a><br /></td></tr>
<tr class="separator:a40841b5275f5373acbad414135130b64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac22463cf9144c2484a5e8555c11d8017"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ac22463cf9144c2484a5e8555c11d8017">hasPSN</a> () const</td></tr>
<tr class="memdesc:ac22463cf9144c2484a5e8555c11d8017"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor has a 96-bit serial number (reserved on AMD).  <a href="#ac22463cf9144c2484a5e8555c11d8017">More...</a><br /></td></tr>
<tr class="separator:ac22463cf9144c2484a5e8555c11d8017"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae26193d253ca3faf3c424bd6adab1c7b"><td class="memItemLeft" align="right" valign="top"><a id="ae26193d253ca3faf3c424bd6adab1c7b"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ae26193d253ca3faf3c424bd6adab1c7b">hasCLFSH</a> () const</td></tr>
<tr class="memdesc:ae26193d253ca3faf3c424bd6adab1c7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the CLFLUSH instruction is supported. <br /></td></tr>
<tr class="separator:ae26193d253ca3faf3c424bd6adab1c7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02eb0ca35f05784eaf3195a4458b0908"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a02eb0ca35f05784eaf3195a4458b0908">hasDS</a> () const</td></tr>
<tr class="memdesc:a02eb0ca35f05784eaf3195a4458b0908"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor is able to write a history of branch addresses into a Debug Store (reserved on AMD).  <a href="#a02eb0ca35f05784eaf3195a4458b0908">More...</a><br /></td></tr>
<tr class="separator:a02eb0ca35f05784eaf3195a4458b0908"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93fc80b70f5f3cbaa348152d7fb7af4a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a93fc80b70f5f3cbaa348152d7fb7af4a">hasACPI</a> () const</td></tr>
<tr class="memdesc:a93fc80b70f5f3cbaa348152d7fb7af4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor implements temperature monitoring and performance modulation under software control (reserved on AMD).  <a href="#a93fc80b70f5f3cbaa348152d7fb7af4a">More...</a><br /></td></tr>
<tr class="separator:a93fc80b70f5f3cbaa348152d7fb7af4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0caaddb95fdeb0e5878bc21a4eeec6a"><td class="memItemLeft" align="right" valign="top"><a id="ae0caaddb95fdeb0e5878bc21a4eeec6a"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ae0caaddb95fdeb0e5878bc21a4eeec6a">hasMMX</a> () const</td></tr>
<tr class="memdesc:ae0caaddb95fdeb0e5878bc21a4eeec6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports the MMX instruction set. <br /></td></tr>
<tr class="separator:ae0caaddb95fdeb0e5878bc21a4eeec6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb915d9990d0cc8095e8fc9ea841ba73"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#acb915d9990d0cc8095e8fc9ea841ba73">hasFXSR</a> () const</td></tr>
<tr class="memdesc:acb915d9990d0cc8095e8fc9ea841ba73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the fast floating-point save and restore instructions (FXSAVE / FXRSTOR) are supported.  <a href="#acb915d9990d0cc8095e8fc9ea841ba73">More...</a><br /></td></tr>
<tr class="separator:acb915d9990d0cc8095e8fc9ea841ba73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4710d68d63be59422f7e7b36a7fa9dd"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad4710d68d63be59422f7e7b36a7fa9dd">hasSSE</a> () const</td></tr>
<tr class="memdesc:ad4710d68d63be59422f7e7b36a7fa9dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the Streaming SIMD Extension instruction set is supported.  <a href="#ad4710d68d63be59422f7e7b36a7fa9dd">More...</a><br /></td></tr>
<tr class="separator:ad4710d68d63be59422f7e7b36a7fa9dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8772aba88b096e6a14a80b5fec2e4e5"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#af8772aba88b096e6a14a80b5fec2e4e5">hasSSE2</a> () const</td></tr>
<tr class="memdesc:af8772aba88b096e6a14a80b5fec2e4e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the Streaming SIMD Extension 2 instruction set is supported.  <a href="#af8772aba88b096e6a14a80b5fec2e4e5">More...</a><br /></td></tr>
<tr class="separator:af8772aba88b096e6a14a80b5fec2e4e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e6e66d348bd001d0f507ce70a950885"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a4e6e66d348bd001d0f507ce70a950885">hasSS</a> () const</td></tr>
<tr class="memdesc:a4e6e66d348bd001d0f507ce70a950885"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports Self-Snooping of its cache to manage conflicting memory types (reserved on AMD).  <a href="#a4e6e66d348bd001d0f507ce70a950885">More...</a><br /></td></tr>
<tr class="separator:a4e6e66d348bd001d0f507ce70a950885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab74e208b67a9c8ffacc000e4be07c106"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ab74e208b67a9c8ffacc000e4be07c106">hasHTT</a> () const</td></tr>
<tr class="memdesc:ab74e208b67a9c8ffacc000e4be07c106"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether Multi-Threading capability is present, allowing the processor to operate as multiple logical units (because there either is Hyper-Threading Technology or more than one core per processor available).  <a href="#ab74e208b67a9c8ffacc000e4be07c106">More...</a><br /></td></tr>
<tr class="separator:ab74e208b67a9c8ffacc000e4be07c106"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5c94e230b0cdeefadabc9530951b0ad"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ac5c94e230b0cdeefadabc9530951b0ad">hasTM</a> () const</td></tr>
<tr class="memdesc:ac5c94e230b0cdeefadabc9530951b0ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor implements the Thermal Monitor automatic thermal control circuit (reserved on AMD).  <a href="#ac5c94e230b0cdeefadabc9530951b0ad">More...</a><br /></td></tr>
<tr class="separator:ac5c94e230b0cdeefadabc9530951b0ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b88fa2455473c0a3ffd9dfe00ab4a49"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a3b88fa2455473c0a3ffd9dfe00ab4a49">hasIA64</a> () const</td></tr>
<tr class="memdesc:a3b88fa2455473c0a3ffd9dfe00ab4a49"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor has capabilities of the Intel Itanium processor family and is currently operating in IA32 emulation mode (reserved on AMD).  <a href="#a3b88fa2455473c0a3ffd9dfe00ab4a49">More...</a><br /></td></tr>
<tr class="separator:a3b88fa2455473c0a3ffd9dfe00ab4a49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9155ab0b79e8190efb05b47faf1eeff9"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a9155ab0b79e8190efb05b47faf1eeff9">hasPBE</a> () const</td></tr>
<tr class="memdesc:a9155ab0b79e8190efb05b47faf1eeff9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports returning from stop-clock state to handle interrupts (reserved on AMD).  <a href="#a9155ab0b79e8190efb05b47faf1eeff9">More...</a><br /></td></tr>
<tr class="separator:a9155ab0b79e8190efb05b47faf1eeff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b9cfd2855504b22730bd1cc6acba4b0"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a1b9cfd2855504b22730bd1cc6acba4b0">hasSSE3</a> () const</td></tr>
<tr class="memdesc:a1b9cfd2855504b22730bd1cc6acba4b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the Streaming SIMD Extension 3 instruction set is supported.  <a href="#a1b9cfd2855504b22730bd1cc6acba4b0">More...</a><br /></td></tr>
<tr class="separator:a1b9cfd2855504b22730bd1cc6acba4b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1891f6810de9a0030b6bab61916c1085"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a1891f6810de9a0030b6bab61916c1085">hasDTES64</a> () const</td></tr>
<tr class="memdesc:a1891f6810de9a0030b6bab61916c1085"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor has the ability to write a history of the 64-bit branch to and from addresses into a memory buffer (reserved on AMD).  <a href="#a1891f6810de9a0030b6bab61916c1085">More...</a><br /></td></tr>
<tr class="separator:a1891f6810de9a0030b6bab61916c1085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9442eb9ced8610fe0a5955e411ddc59f"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a9442eb9ced8610fe0a5955e411ddc59f">hasMONITOR</a> () const</td></tr>
<tr class="memdesc:a9442eb9ced8610fe0a5955e411ddc59f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports the MONITOR and MWAIT instructions.  <a href="#a9442eb9ced8610fe0a5955e411ddc59f">More...</a><br /></td></tr>
<tr class="separator:a9442eb9ced8610fe0a5955e411ddc59f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31574a22eece8ab097e25549dc55af12"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a31574a22eece8ab097e25549dc55af12">hasDSCPL</a> () const</td></tr>
<tr class="memdesc:a31574a22eece8ab097e25549dc55af12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports extensions to the Debug Store to allow for branch message storage qualified by CPL (reserved on AMD).  <a href="#a31574a22eece8ab097e25549dc55af12">More...</a><br /></td></tr>
<tr class="separator:a31574a22eece8ab097e25549dc55af12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f7926bdc66d97b026a2ddfb768d39d3"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a5f7926bdc66d97b026a2ddfb768d39d3">hasVMX</a> () const</td></tr>
<tr class="memdesc:a5f7926bdc66d97b026a2ddfb768d39d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports Intel Virtualization Technology (reserved on AMD).  <a href="#a5f7926bdc66d97b026a2ddfb768d39d3">More...</a><br /></td></tr>
<tr class="separator:a5f7926bdc66d97b026a2ddfb768d39d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02239d3c1b7534c8fdd1b29a7e105f68"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a02239d3c1b7534c8fdd1b29a7e105f68">hasSMX</a> () const</td></tr>
<tr class="memdesc:a02239d3c1b7534c8fdd1b29a7e105f68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports Intel Trusted Execution Technology (reserved on AMD).  <a href="#a02239d3c1b7534c8fdd1b29a7e105f68">More...</a><br /></td></tr>
<tr class="separator:a02239d3c1b7534c8fdd1b29a7e105f68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b950982960dbd094780bf426a706225"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a8b950982960dbd094780bf426a706225">hasEST</a> () const</td></tr>
<tr class="memdesc:a8b950982960dbd094780bf426a706225"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor implements second generation Intel SpeedStep Technology (reserved on AMD).  <a href="#a8b950982960dbd094780bf426a706225">More...</a><br /></td></tr>
<tr class="separator:a8b950982960dbd094780bf426a706225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40f827a24a9fa157717a9e7d9a06d851"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a40f827a24a9fa157717a9e7d9a06d851">hasTM2</a> () const</td></tr>
<tr class="memdesc:a40f827a24a9fa157717a9e7d9a06d851"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor implements the Thermal Monitor 2 automatic thermal control circuit (reserved on AMD).  <a href="#a40f827a24a9fa157717a9e7d9a06d851">More...</a><br /></td></tr>
<tr class="separator:a40f827a24a9fa157717a9e7d9a06d851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ea82c9f3ee7cce5c84f5f2358371d38"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a6ea82c9f3ee7cce5c84f5f2358371d38">hasSSSE3</a> () const</td></tr>
<tr class="memdesc:a6ea82c9f3ee7cce5c84f5f2358371d38"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports the Supplemental Streaming SIMD Extension 3 instructions.  <a href="#a6ea82c9f3ee7cce5c84f5f2358371d38">More...</a><br /></td></tr>
<tr class="separator:a6ea82c9f3ee7cce5c84f5f2358371d38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae716862a6136773153324411b2dc2fa7"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ae716862a6136773153324411b2dc2fa7">hasCID</a> () const</td></tr>
<tr class="memdesc:ae716862a6136773153324411b2dc2fa7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the L1 data cache mode can be set to either adaptive mode or shared mode by the BIOS (reserved on AMD).  <a href="#ae716862a6136773153324411b2dc2fa7">More...</a><br /></td></tr>
<tr class="separator:ae716862a6136773153324411b2dc2fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a382f2772f0090c2db03485928e05df9d"><td class="memItemLeft" align="right" valign="top"><a id="a382f2772f0090c2db03485928e05df9d"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a382f2772f0090c2db03485928e05df9d">hasCX16</a> () const</td></tr>
<tr class="memdesc:a382f2772f0090c2db03485928e05df9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the CMPXCHG16B instruction is supported. <br /></td></tr>
<tr class="separator:a382f2772f0090c2db03485928e05df9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21e202e46736c0d9962679502eb2d574"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a21e202e46736c0d9962679502eb2d574">hasTPR</a> () const</td></tr>
<tr class="memdesc:a21e202e46736c0d9962679502eb2d574"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports to disable sending Task Priority messages (reserved on AMD).  <a href="#a21e202e46736c0d9962679502eb2d574">More...</a><br /></td></tr>
<tr class="separator:a21e202e46736c0d9962679502eb2d574"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a053e4fa0420ef76e76422760994bcfc0"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a053e4fa0420ef76e76422760994bcfc0">hasPDCM</a> () const</td></tr>
<tr class="memdesc:a053e4fa0420ef76e76422760994bcfc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor has performance monitoring and debug capabilities (reserved on AMD).  <a href="#a053e4fa0420ef76e76422760994bcfc0">More...</a><br /></td></tr>
<tr class="separator:a053e4fa0420ef76e76422760994bcfc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44cc36d001bbc491fea508a770c525a1"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a44cc36d001bbc491fea508a770c525a1">hasDCA</a> () const</td></tr>
<tr class="memdesc:a44cc36d001bbc491fea508a770c525a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports Direct Cache Access to prefetch data from a memory mapped device (reserved on AMD).  <a href="#a44cc36d001bbc491fea508a770c525a1">More...</a><br /></td></tr>
<tr class="separator:a44cc36d001bbc491fea508a770c525a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afefabffd36bdcb5b4eaf63dc69b9da09"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#afefabffd36bdcb5b4eaf63dc69b9da09">hasSSE41</a> () const</td></tr>
<tr class="memdesc:afefabffd36bdcb5b4eaf63dc69b9da09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports the Streaming SIMD Extensions 4.1 instructions.  <a href="#afefabffd36bdcb5b4eaf63dc69b9da09">More...</a><br /></td></tr>
<tr class="separator:afefabffd36bdcb5b4eaf63dc69b9da09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa18498c5e3bcce4bbbd929de57f4612e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#aa18498c5e3bcce4bbbd929de57f4612e">hasSSE42</a> () const</td></tr>
<tr class="memdesc:aa18498c5e3bcce4bbbd929de57f4612e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports the Streaming SIMD Extensions 4.2 instructions (reserved on AMD).  <a href="#aa18498c5e3bcce4bbbd929de57f4612e">More...</a><br /></td></tr>
<tr class="separator:aa18498c5e3bcce4bbbd929de57f4612e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42a6a0bf8fd50b768f6f8ecf8a7134a8"><td class="memItemLeft" align="right" valign="top"><a id="a42a6a0bf8fd50b768f6f8ecf8a7134a8"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a42a6a0bf8fd50b768f6f8ecf8a7134a8">hasX2APIC</a> () const</td></tr>
<tr class="memdesc:a42a6a0bf8fd50b768f6f8ecf8a7134a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports the x2APIC feature (reserved on AMD). <br /></td></tr>
<tr class="separator:a42a6a0bf8fd50b768f6f8ecf8a7134a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ea8da4bb59ed695d26b5202b85539df"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a1ea8da4bb59ed695d26b5202b85539df">hasMOVBE</a> () const</td></tr>
<tr class="memdesc:a1ea8da4bb59ed695d26b5202b85539df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports the MOVBE instruction (reserved on AMD).  <a href="#a1ea8da4bb59ed695d26b5202b85539df">More...</a><br /></td></tr>
<tr class="separator:a1ea8da4bb59ed695d26b5202b85539df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07658865880aa43aaa6979fa9ce21168"><td class="memItemLeft" align="right" valign="top"><a id="a07658865880aa43aaa6979fa9ce21168"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a07658865880aa43aaa6979fa9ce21168">hasPOPCNT</a> () const</td></tr>
<tr class="memdesc:a07658865880aa43aaa6979fa9ce21168"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports the POPCNT instruction. <br /></td></tr>
<tr class="separator:a07658865880aa43aaa6979fa9ce21168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8a1dde377b7b4784b39678a1abe5572"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad8a1dde377b7b4784b39678a1abe5572">hasXSAVE</a> () const</td></tr>
<tr class="memdesc:ad8a1dde377b7b4784b39678a1abe5572"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports the XSAVE / XRSTOR extended states feature (reserved on AMD).  <a href="#ad8a1dde377b7b4784b39678a1abe5572">More...</a><br /></td></tr>
<tr class="separator:ad8a1dde377b7b4784b39678a1abe5572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5975da0864f2ea67b32101424dc365f"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#af5975da0864f2ea67b32101424dc365f">hasOSXSAVE</a> () const</td></tr>
<tr class="memdesc:af5975da0864f2ea67b32101424dc365f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor was enabled by the OS to support extended state management using XSAVE / XRSTOR (reserved on AMD).  <a href="#af5975da0864f2ea67b32101424dc365f">More...</a><br /></td></tr>
<tr class="separator:af5975da0864f2ea67b32101424dc365f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Features reported by the extended flags</div></td></tr>
<tr class="memitem:a63fcc7b3d2a05ee2f16680b438477791"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a63fcc7b3d2a05ee2f16680b438477791">hasSYSCALL</a> () const</td></tr>
<tr class="memdesc:a63fcc7b3d2a05ee2f16680b438477791"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports the SYSCALL and SYSRET instructions.  <a href="#a63fcc7b3d2a05ee2f16680b438477791">More...</a><br /></td></tr>
<tr class="separator:a63fcc7b3d2a05ee2f16680b438477791"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55c024fa24c64784fc4358f4db35809d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a55c024fa24c64784fc4358f4db35809d">hasXDB</a> () const</td></tr>
<tr class="memdesc:a55c024fa24c64784fc4358f4db35809d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports the XD Bit to support no-execute page protection in PAE.  <a href="#a55c024fa24c64784fc4358f4db35809d">More...</a><br /></td></tr>
<tr class="separator:a55c024fa24c64784fc4358f4db35809d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a725c07af625b42c69976eba8bdd3c03b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a725c07af625b42c69976eba8bdd3c03b">hasMMXExt</a> () const</td></tr>
<tr class="memdesc:a725c07af625b42c69976eba8bdd3c03b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports AMD extensions to MMX instructions (reserved on Intel).  <a href="#a725c07af625b42c69976eba8bdd3c03b">More...</a><br /></td></tr>
<tr class="separator:a725c07af625b42c69976eba8bdd3c03b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae434288b620a458056f61e41fad000f6"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ae434288b620a458056f61e41fad000f6">hasFFXSR</a> () const</td></tr>
<tr class="memdesc:ae434288b620a458056f61e41fad000f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor implements FXSAVE and FXRSTOR instruction optimizations (reserved on Intel).  <a href="#ae434288b620a458056f61e41fad000f6">More...</a><br /></td></tr>
<tr class="separator:ae434288b620a458056f61e41fad000f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f0d69efc86a1853fca3853a5f403852"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a9f0d69efc86a1853fca3853a5f403852">hasRDTSCP</a> () const</td></tr>
<tr class="memdesc:a9f0d69efc86a1853fca3853a5f403852"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports the RDTSCP instruction (reserved on Intel).  <a href="#a9f0d69efc86a1853fca3853a5f403852">More...</a><br /></td></tr>
<tr class="separator:a9f0d69efc86a1853fca3853a5f403852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37d00b0f6949963d454bee7ddf24d1c7"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a37d00b0f6949963d454bee7ddf24d1c7">hasAMD64</a> () const</td></tr>
<tr class="memdesc:a37d00b0f6949963d454bee7ddf24d1c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports Long Mode to access 64-bit instructions and registers, running 32-bit and 16-bit programs in a compatibility sub-mode.  <a href="#a37d00b0f6949963d454bee7ddf24d1c7">More...</a><br /></td></tr>
<tr class="separator:a37d00b0f6949963d454bee7ddf24d1c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cf96924736dc1f962ff6c97a2f32a83"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a2cf96924736dc1f962ff6c97a2f32a83">has3DNowExt</a> () const</td></tr>
<tr class="memdesc:a2cf96924736dc1f962ff6c97a2f32a83"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports AMD extensions to 3DNow! instructions (reserved on Intel).  <a href="#a2cf96924736dc1f962ff6c97a2f32a83">More...</a><br /></td></tr>
<tr class="separator:a2cf96924736dc1f962ff6c97a2f32a83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f77698ef2a2385404d7344bbb9cb6f0"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a6f77698ef2a2385404d7344bbb9cb6f0">has3DNow</a> () const</td></tr>
<tr class="memdesc:a6f77698ef2a2385404d7344bbb9cb6f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the 3DNow! instruction set is supported (reserved on Intel).  <a href="#a6f77698ef2a2385404d7344bbb9cb6f0">More...</a><br /></td></tr>
<tr class="separator:a6f77698ef2a2385404d7344bbb9cb6f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a9ebf803e328c13ad6bc124b917c96b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a0a9ebf803e328c13ad6bc124b917c96b">hasLAHF</a> () const</td></tr>
<tr class="memdesc:a0a9ebf803e328c13ad6bc124b917c96b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the LAHF / SAHF instructions are supported in 64-bit sub-mode.  <a href="#a0a9ebf803e328c13ad6bc124b917c96b">More...</a><br /></td></tr>
<tr class="separator:a0a9ebf803e328c13ad6bc124b917c96b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88b94dc54b02a9a141aad96501e478bb"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a88b94dc54b02a9a141aad96501e478bb">hasCmpLegacy</a> () const</td></tr>
<tr class="memdesc:a88b94dc54b02a9a141aad96501e478bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor's legacy mode is to do multi-processing, i.e.  <a href="#a88b94dc54b02a9a141aad96501e478bb">More...</a><br /></td></tr>
<tr class="separator:a88b94dc54b02a9a141aad96501e478bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46078424e7a9e371f68b6e381b2aea6f"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a46078424e7a9e371f68b6e381b2aea6f">hasSVM</a> () const</td></tr>
<tr class="memdesc:a46078424e7a9e371f68b6e381b2aea6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports Secure Virtual Machine feature (reserved on Intel).  <a href="#a46078424e7a9e371f68b6e381b2aea6f">More...</a><br /></td></tr>
<tr class="separator:a46078424e7a9e371f68b6e381b2aea6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fce48b9f2eb285f8c6fcc29df151a37"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a0fce48b9f2eb285f8c6fcc29df151a37">hasExtAPICSpace</a> () const</td></tr>
<tr class="memdesc:a0fce48b9f2eb285f8c6fcc29df151a37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the extended APIC register space is present (reserved on Intel).  <a href="#a0fce48b9f2eb285f8c6fcc29df151a37">More...</a><br /></td></tr>
<tr class="separator:a0fce48b9f2eb285f8c6fcc29df151a37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6361a3767ccca11cbfe3eeeb71186dfc"><td class="memItemLeft" align="right" valign="top"><a id="a6361a3767ccca11cbfe3eeeb71186dfc"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a6361a3767ccca11cbfe3eeeb71186dfc">hasAltMovCr8</a> () const</td></tr>
<tr class="memdesc:a6361a3767ccca11cbfe3eeeb71186dfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether LOCK MOV CR0 means MOV CR8 (reserved on Intel). <br /></td></tr>
<tr class="separator:a6361a3767ccca11cbfe3eeeb71186dfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d45513dd4e33d47a308e28eac573455"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a6d45513dd4e33d47a308e28eac573455">hasABM</a> () const</td></tr>
<tr class="memdesc:a6d45513dd4e33d47a308e28eac573455"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether advanced bit manipulation via the LZCNT instruction is supported (reserved on Intel).  <a href="#a6d45513dd4e33d47a308e28eac573455">More...</a><br /></td></tr>
<tr class="separator:a6d45513dd4e33d47a308e28eac573455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6ba5f59718a4bf359bed412dac80918"><td class="memItemLeft" align="right" valign="top"><a id="ac6ba5f59718a4bf359bed412dac80918"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ac6ba5f59718a4bf359bed412dac80918">hasSSE4A</a> () const</td></tr>
<tr class="memdesc:ac6ba5f59718a4bf359bed412dac80918"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether SSE4A instructions are supported (reserved on Intel). <br /></td></tr>
<tr class="separator:ac6ba5f59718a4bf359bed412dac80918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4960168e35b8417e65aa8ba208e984f5"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a4960168e35b8417e65aa8ba208e984f5">hasMisaligedSSE</a> () const</td></tr>
<tr class="memdesc:a4960168e35b8417e65aa8ba208e984f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether misaligned access for SSE instructions is supported (reserved on Intel).  <a href="#a4960168e35b8417e65aa8ba208e984f5">More...</a><br /></td></tr>
<tr class="separator:a4960168e35b8417e65aa8ba208e984f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4da3f083e7e06439aa4f83f1d7fe592"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#af4da3f083e7e06439aa4f83f1d7fe592">has3DNowPrefetch</a> () const</td></tr>
<tr class="memdesc:af4da3f083e7e06439aa4f83f1d7fe592"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the PREFETCH and PREFETCHW instructions are supported (reserved on Intel).  <a href="#af4da3f083e7e06439aa4f83f1d7fe592">More...</a><br /></td></tr>
<tr class="separator:af4da3f083e7e06439aa4f83f1d7fe592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fb4fa8c43d9ddfb1df6d2c8a6935ff0"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a1fb4fa8c43d9ddfb1df6d2c8a6935ff0">hasOSVW</a> () const</td></tr>
<tr class="memdesc:a1fb4fa8c43d9ddfb1df6d2c8a6935ff0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the OS visible work-around information is supported (reserved on Intel).  <a href="#a1fb4fa8c43d9ddfb1df6d2c8a6935ff0">More...</a><br /></td></tr>
<tr class="separator:a1fb4fa8c43d9ddfb1df6d2c8a6935ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa06e6fe553a569eb9b7b7f84e6a88d45"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#aa06e6fe553a569eb9b7b7f84e6a88d45">hasIBS</a> () const</td></tr>
<tr class="memdesc:aa06e6fe553a569eb9b7b7f84e6a88d45"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether instruction based sampling is supported (reserved on Intel).  <a href="#aa06e6fe553a569eb9b7b7f84e6a88d45">More...</a><br /></td></tr>
<tr class="separator:aa06e6fe553a569eb9b7b7f84e6a88d45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a880267169a7388639cb0579ccf40896f"><td class="memItemLeft" align="right" valign="top"><a id="a880267169a7388639cb0579ccf40896f"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a880267169a7388639cb0579ccf40896f">hasSSE5</a> () const</td></tr>
<tr class="memdesc:a880267169a7388639cb0579ccf40896f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether SSE5 instructions are supported (reserved on Intel). <br /></td></tr>
<tr class="separator:a880267169a7388639cb0579ccf40896f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ac3c725b3f20dc16612f9a3f2c6d132"><td class="memItemLeft" align="right" valign="top"><a id="a5ac3c725b3f20dc16612f9a3f2c6d132"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a5ac3c725b3f20dc16612f9a3f2c6d132">hasSKINIT</a> () const</td></tr>
<tr class="memdesc:a5ac3c725b3f20dc16612f9a3f2c6d132"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether SKINIT and STGI are supported (reserved on Intel). <br /></td></tr>
<tr class="separator:a5ac3c725b3f20dc16612f9a3f2c6d132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad848a4182c62a8a26f18b31d27aee122"><td class="memItemLeft" align="right" valign="top"><a id="ad848a4182c62a8a26f18b31d27aee122"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad848a4182c62a8a26f18b31d27aee122">hasWDT</a> () const</td></tr>
<tr class="memdesc:ad848a4182c62a8a26f18b31d27aee122"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the watchdog timer is supported (reserved on Intel). <br /></td></tr>
<tr class="separator:ad848a4182c62a8a26f18b31d27aee122"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pri-methods"></a>
Private Member Functions</h2></td></tr>
<tr class="memitem:a705de6e8cdaa504f0c5198655ec128cc"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a705de6e8cdaa504f0c5198655ec128cc">CPUInfo</a> ()</td></tr>
<tr class="memdesc:a705de6e8cdaa504f0c5198655ec128cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Make the constructor private so the class cannot be derived from and thus complete the Singleton design pattern.  <a href="#a705de6e8cdaa504f0c5198655ec128cc">More...</a><br /></td></tr>
<tr class="separator:a705de6e8cdaa504f0c5198655ec128cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pri-attribs"></a>
Private Attributes</h2></td></tr>
<tr class="memitem:a8d08d0ef8edc4e04458b68ef4c19aaf5"><td class="memItemLeft" align="right" valign="top"><a id="a8d08d0ef8edc4e04458b68ef4c19aaf5"></a>
char&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a8d08d0ef8edc4e04458b68ef4c19aaf5">m_vendor</a> [3 *4+1]</td></tr>
<tr class="memdesc:a8d08d0ef8edc4e04458b68ef4c19aaf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stores the vendor string incl. trailing zero. <br /></td></tr>
<tr class="separator:a8d08d0ef8edc4e04458b68ef4c19aaf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90645ebe7ad37b9e078ab8ed00afa70e"><td class="memItemLeft" align="right" valign="top"><a id="a90645ebe7ad37b9e078ab8ed00afa70e"></a>
unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a90645ebe7ad37b9e078ab8ed00afa70e">m_00000001_ebx</a></td></tr>
<tr class="memdesc:a90645ebe7ad37b9e078ab8ed00afa70e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPUID standard miscellaneous flags. <br /></td></tr>
<tr class="separator:a90645ebe7ad37b9e078ab8ed00afa70e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e952d2195c684203604d4fad5327ff1"><td class="memItemLeft" align="right" valign="top"><a id="a2e952d2195c684203604d4fad5327ff1"></a>
unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a2e952d2195c684203604d4fad5327ff1">m_00000004_eax</a></td></tr>
<tr class="memdesc:a2e952d2195c684203604d4fad5327ff1"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPUID standard cache parameters. <br /></td></tr>
<tr class="separator:a2e952d2195c684203604d4fad5327ff1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e5024e90ad7059d4171c7cb6c0642ec"><td class="memItemLeft" align="right" valign="top"><a id="a7e5024e90ad7059d4171c7cb6c0642ec"></a>
unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a7e5024e90ad7059d4171c7cb6c0642ec">m_80000008_ecx</a></td></tr>
<tr class="memdesc:a7e5024e90ad7059d4171c7cb6c0642ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPUID extended address sizes. <br /></td></tr>
<tr class="separator:a7e5024e90ad7059d4171c7cb6c0642ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a893a26d3afd903db362ab799c9074436"><td class="memItemLeft" align="right" valign="top"><a id="a893a26d3afd903db362ab799c9074436"></a>
unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a893a26d3afd903db362ab799c9074436">m_00000001_edx</a></td></tr>
<tr class="memdesc:a893a26d3afd903db362ab799c9074436"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPUID standard feature flags, part 1. <br /></td></tr>
<tr class="separator:a893a26d3afd903db362ab799c9074436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad89b1672d550c652e24da3407c125d3e"><td class="memItemLeft" align="right" valign="top"><a id="ad89b1672d550c652e24da3407c125d3e"></a>
unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad89b1672d550c652e24da3407c125d3e">m_00000001_ecx</a></td></tr>
<tr class="memdesc:ad89b1672d550c652e24da3407c125d3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPUID standard feature flags, part 2. <br /></td></tr>
<tr class="separator:ad89b1672d550c652e24da3407c125d3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8d65ef590f5cc1abcf48ee94eb8aca8"><td class="memItemLeft" align="right" valign="top"><a id="ad8d65ef590f5cc1abcf48ee94eb8aca8"></a>
unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad8d65ef590f5cc1abcf48ee94eb8aca8">m_80000001_edx</a></td></tr>
<tr class="memdesc:ad8d65ef590f5cc1abcf48ee94eb8aca8"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPUID extended feature flags, part 1. <br /></td></tr>
<tr class="separator:ad8d65ef590f5cc1abcf48ee94eb8aca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb18bd80c17b035a65bbd5b6bc47c489"><td class="memItemLeft" align="right" valign="top"><a id="adb18bd80c17b035a65bbd5b6bc47c489"></a>
unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#adb18bd80c17b035a65bbd5b6bc47c489">m_80000001_ecx</a></td></tr>
<tr class="memdesc:adb18bd80c17b035a65bbd5b6bc47c489"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPUID extended feature flags, part 2. <br /></td></tr>
<tr class="separator:adb18bd80c17b035a65bbd5b6bc47c489"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="friends"></a>
Friends</h2></td></tr>
<tr class="memitem:a8604dc3287d7aab2be256ca988e61913"><td class="memItemLeft" align="right" valign="top"><a id="a8604dc3287d7aab2be256ca988e61913"></a>
class&#160;</td><td class="memItemRight" valign="bottom"><b>global::Singleton&lt; CPUInfo &gt;</b></td></tr>
<tr class="separator:a8604dc3287d7aab2be256ca988e61913"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pub_static_methods_classgale_1_1global_1_1_singleton"><td colspan="2" onclick="javascript:toggleInherit('pub_static_methods_classgale_1_1global_1_1_singleton')"><img src="closed.png" alt="-"/>&#160;Static Public Member Functions inherited from <a class="el" href="classgale_1_1global_1_1_singleton.html">gale::global::Singleton&lt; CPUInfo &gt;</a></td></tr>
<tr class="memitem:ac0230dcbb340cbb7ddb4572c31e1785e inherit pub_static_methods_classgale_1_1global_1_1_singleton"><td class="memItemLeft" align="right" valign="top"><a id="ac0230dcbb340cbb7ddb4572c31e1785e"></a>
static CPUInfo &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1global_1_1_singleton.html#ac0230dcbb340cbb7ddb4572c31e1785e">the</a> ()</td></tr>
<tr class="memdesc:ac0230dcbb340cbb7ddb4572c31e1785e inherit pub_static_methods_classgale_1_1global_1_1_singleton"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a reference to the one and only instance of this class. <br /></td></tr>
<tr class="separator:ac0230dcbb340cbb7ddb4572c31e1785e inherit pub_static_methods_classgale_1_1global_1_1_singleton"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classgale_1_1global_1_1_singleton"><td colspan="2" onclick="javascript:toggleInherit('pro_methods_classgale_1_1global_1_1_singleton')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classgale_1_1global_1_1_singleton.html">gale::global::Singleton&lt; CPUInfo &gt;</a></td></tr>
<tr class="memitem:acc62020405c86058d0cc950a3b3bc96b inherit pro_methods_classgale_1_1global_1_1_singleton"><td class="memItemLeft" align="right" valign="top"><a id="acc62020405c86058d0cc950a3b3bc96b"></a>
&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1global_1_1_singleton.html#acc62020405c86058d0cc950a3b3bc96b">Singleton</a> ()</td></tr>
<tr class="memdesc:acc62020405c86058d0cc950a3b3bc96b inherit pro_methods_classgale_1_1global_1_1_singleton"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prevent the creation of a new singleton instance. <br /></td></tr>
<tr class="separator:acc62020405c86058d0cc950a3b3bc96b inherit pro_methods_classgale_1_1global_1_1_singleton"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbc783dffd3f552f2872a97e9ef33743 inherit pro_methods_classgale_1_1global_1_1_singleton"><td class="memItemLeft" align="right" valign="top"><a id="afbc783dffd3f552f2872a97e9ef33743"></a>
&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1global_1_1_singleton.html#afbc783dffd3f552f2872a97e9ef33743">~Singleton</a> ()</td></tr>
<tr class="memdesc:afbc783dffd3f552f2872a97e9ef33743 inherit pro_methods_classgale_1_1global_1_1_singleton"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prevent the destruction, e.g. via pointer deletion. <br /></td></tr>
<tr class="separator:afbc783dffd3f552f2872a97e9ef33743 inherit pro_methods_classgale_1_1global_1_1_singleton"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Using the x86 CPUID instruction, this class reports detailed processor capabilities. </p>
<p>For details consult these documents:</p>
<ul>
<li>Intel Processor Identification and the CPUID Instruction, see <a href="http://www.intel.com/Assets/PDF/appnote/241618.pdf">http://www.intel.com/Assets/PDF/appnote/241618.pdf</a>.</li>
<li>AMD CPUID Specification, see <a href="http://support.amd.com/us/Processor_TechDocs/25481.pdf">http://support.amd.com/us/Processor_TechDocs/25481.pdf</a>. </li>
</ul>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a705de6e8cdaa504f0c5198655ec128cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a705de6e8cdaa504f0c5198655ec128cc">&sect;&nbsp;</a></span>CPUInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">gale::system::CPUInfo::CPUInfo </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Make the constructor private so the class cannot be derived from and thus complete the Singleton design pattern. </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a28ea527f1efe4ab5fb8846437d1000ea">hasCPUID()</a>, <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a90645ebe7ad37b9e078ab8ed00afa70e">m_00000001_ebx</a>, <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad89b1672d550c652e24da3407c125d3e">m_00000001_ecx</a>, <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a893a26d3afd903db362ab799c9074436">m_00000001_edx</a>, <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a2e952d2195c684203604d4fad5327ff1">m_00000004_eax</a>, <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#adb18bd80c17b035a65bbd5b6bc47c489">m_80000001_ecx</a>, <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad8d65ef590f5cc1abcf48ee94eb8aca8">m_80000001_edx</a>, <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a7e5024e90ad7059d4171c7cb6c0642ec">m_80000008_ecx</a>, <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a8d08d0ef8edc4e04458b68ef4c19aaf5">m_vendor</a>, <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#abd00425c7b9b3efa05210583d3a0bc2d">maxCPUIDExtFunc()</a>, and <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ae092c8c0e7682acd29419bfe2cf28072">maxCPUIDStdFunc()</a>.</p>

<p>Referenced by <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad848a4182c62a8a26f18b31d27aee122">hasWDT()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="ae092c8c0e7682acd29419bfe2cf28072"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae092c8c0e7682acd29419bfe2cf28072">&sect;&nbsp;</a></span>maxCPUIDStdFunc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int gale::system::CPUInfo::maxCPUIDStdFunc </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the highest standard function number supported and fills out the vendor string information. </p>

<p>Referenced by <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a705de6e8cdaa504f0c5198655ec128cc">CPUInfo()</a>, <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#acc531be0c0073f83c9bac67a07de71ac">isLittleEndian()</a>, and <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a7b0426d29a3fa2ae36ce530bf26eddc1">logicalProcsPerCore()</a>.</p>

</div>
</div>
<a id="ae76e0b88e8bee131083f059d45709e98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae76e0b88e8bee131083f059d45709e98">&sect;&nbsp;</a></span>hasPAE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasPAE </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the Physical Address Extension (more than 32 bits) is supported. </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a893a26d3afd903db362ab799c9074436">m_00000001_edx</a>.</p>

</div>
</div>
<a id="aba109922824acbc92559d6d1e47bd46d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba109922824acbc92559d6d1e47bd46d">&sect;&nbsp;</a></span>hasAPIC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasAPIC </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether an Advanced Programmable Interrupt Controller is available and enabled. </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a893a26d3afd903db362ab799c9074436">m_00000001_edx</a>.</p>

</div>
</div>
<a id="a203c024dd7185bc9acaea50deebe4d63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a203c024dd7185bc9acaea50deebe4d63">&sect;&nbsp;</a></span>hasSEP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasSEP </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor supports the fast system call (SYSENTER / SYSEXIT) instructions. </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a893a26d3afd903db362ab799c9074436">m_00000001_edx</a>.</p>

</div>
</div>
<a id="a81b7d6f5c43327936ead10924c314c8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81b7d6f5c43327936ead10924c314c8d">&sect;&nbsp;</a></span>hasPGE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasPGE </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the Page Global Extensions are supported in the page directory / table entries. </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a893a26d3afd903db362ab799c9074436">m_00000001_edx</a>.</p>

</div>
</div>
<a id="a40841b5275f5373acbad414135130b64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40841b5275f5373acbad414135130b64">&sect;&nbsp;</a></span>hasPSE36()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasPSE36 </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor allows the Page Size Extension to address physical memory beyond 4 GiB. </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a893a26d3afd903db362ab799c9074436">m_00000001_edx</a>.</p>

</div>
</div>
<a id="ac22463cf9144c2484a5e8555c11d8017"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac22463cf9144c2484a5e8555c11d8017">&sect;&nbsp;</a></span>hasPSN()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasPSN </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor has a 96-bit serial number (reserved on AMD). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a893a26d3afd903db362ab799c9074436">m_00000001_edx</a>.</p>

</div>
</div>
<a id="a02eb0ca35f05784eaf3195a4458b0908"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02eb0ca35f05784eaf3195a4458b0908">&sect;&nbsp;</a></span>hasDS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasDS </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor is able to write a history of branch addresses into a Debug Store (reserved on AMD). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a893a26d3afd903db362ab799c9074436">m_00000001_edx</a>.</p>

</div>
</div>
<a id="a93fc80b70f5f3cbaa348152d7fb7af4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93fc80b70f5f3cbaa348152d7fb7af4a">&sect;&nbsp;</a></span>hasACPI()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasACPI </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor implements temperature monitoring and performance modulation under software control (reserved on AMD). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a893a26d3afd903db362ab799c9074436">m_00000001_edx</a>.</p>

</div>
</div>
<a id="acb915d9990d0cc8095e8fc9ea841ba73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb915d9990d0cc8095e8fc9ea841ba73">&sect;&nbsp;</a></span>hasFXSR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasFXSR </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the fast floating-point save and restore instructions (FXSAVE / FXRSTOR) are supported. </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a893a26d3afd903db362ab799c9074436">m_00000001_edx</a>.</p>

</div>
</div>
<a id="ad4710d68d63be59422f7e7b36a7fa9dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4710d68d63be59422f7e7b36a7fa9dd">&sect;&nbsp;</a></span>hasSSE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasSSE </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the Streaming SIMD Extension instruction set is supported. </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a893a26d3afd903db362ab799c9074436">m_00000001_edx</a>.</p>

</div>
</div>
<a id="af8772aba88b096e6a14a80b5fec2e4e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8772aba88b096e6a14a80b5fec2e4e5">&sect;&nbsp;</a></span>hasSSE2()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasSSE2 </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the Streaming SIMD Extension 2 instruction set is supported. </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a893a26d3afd903db362ab799c9074436">m_00000001_edx</a>.</p>

</div>
</div>
<a id="a4e6e66d348bd001d0f507ce70a950885"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e6e66d348bd001d0f507ce70a950885">&sect;&nbsp;</a></span>hasSS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasSS </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor supports Self-Snooping of its cache to manage conflicting memory types (reserved on AMD). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a893a26d3afd903db362ab799c9074436">m_00000001_edx</a>.</p>

</div>
</div>
<a id="ab74e208b67a9c8ffacc000e4be07c106"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab74e208b67a9c8ffacc000e4be07c106">&sect;&nbsp;</a></span>hasHTT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasHTT </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether Multi-Threading capability is present, allowing the processor to operate as multiple logical units (because there either is Hyper-Threading Technology or more than one core per processor available). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a893a26d3afd903db362ab799c9074436">m_00000001_edx</a>.</p>

<p>Referenced by <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#aaca34627d9a589670fcc8075689a08a8">coresPerPhysicalProc()</a>, and <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a7b0426d29a3fa2ae36ce530bf26eddc1">logicalProcsPerCore()</a>.</p>

</div>
</div>
<a id="ac5c94e230b0cdeefadabc9530951b0ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5c94e230b0cdeefadabc9530951b0ad">&sect;&nbsp;</a></span>hasTM()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasTM </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor implements the Thermal Monitor automatic thermal control circuit (reserved on AMD). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a893a26d3afd903db362ab799c9074436">m_00000001_edx</a>.</p>

</div>
</div>
<a id="a3b88fa2455473c0a3ffd9dfe00ab4a49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b88fa2455473c0a3ffd9dfe00ab4a49">&sect;&nbsp;</a></span>hasIA64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasIA64 </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor has capabilities of the Intel Itanium processor family and is currently operating in IA32 emulation mode (reserved on AMD). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a893a26d3afd903db362ab799c9074436">m_00000001_edx</a>.</p>

</div>
</div>
<a id="a9155ab0b79e8190efb05b47faf1eeff9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9155ab0b79e8190efb05b47faf1eeff9">&sect;&nbsp;</a></span>hasPBE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasPBE </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor supports returning from stop-clock state to handle interrupts (reserved on AMD). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a893a26d3afd903db362ab799c9074436">m_00000001_edx</a>.</p>

</div>
</div>
<a id="a1b9cfd2855504b22730bd1cc6acba4b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b9cfd2855504b22730bd1cc6acba4b0">&sect;&nbsp;</a></span>hasSSE3()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasSSE3 </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the Streaming SIMD Extension 3 instruction set is supported. </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad89b1672d550c652e24da3407c125d3e">m_00000001_ecx</a>.</p>

</div>
</div>
<a id="a1891f6810de9a0030b6bab61916c1085"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1891f6810de9a0030b6bab61916c1085">&sect;&nbsp;</a></span>hasDTES64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasDTES64 </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor has the ability to write a history of the 64-bit branch to and from addresses into a memory buffer (reserved on AMD). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad89b1672d550c652e24da3407c125d3e">m_00000001_ecx</a>.</p>

</div>
</div>
<a id="a9442eb9ced8610fe0a5955e411ddc59f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9442eb9ced8610fe0a5955e411ddc59f">&sect;&nbsp;</a></span>hasMONITOR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasMONITOR </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor supports the MONITOR and MWAIT instructions. </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad89b1672d550c652e24da3407c125d3e">m_00000001_ecx</a>.</p>

</div>
</div>
<a id="a31574a22eece8ab097e25549dc55af12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31574a22eece8ab097e25549dc55af12">&sect;&nbsp;</a></span>hasDSCPL()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasDSCPL </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor supports extensions to the Debug Store to allow for branch message storage qualified by CPL (reserved on AMD). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad89b1672d550c652e24da3407c125d3e">m_00000001_ecx</a>.</p>

</div>
</div>
<a id="a5f7926bdc66d97b026a2ddfb768d39d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f7926bdc66d97b026a2ddfb768d39d3">&sect;&nbsp;</a></span>hasVMX()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasVMX </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor supports Intel Virtualization Technology (reserved on AMD). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad89b1672d550c652e24da3407c125d3e">m_00000001_ecx</a>.</p>

</div>
</div>
<a id="a02239d3c1b7534c8fdd1b29a7e105f68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02239d3c1b7534c8fdd1b29a7e105f68">&sect;&nbsp;</a></span>hasSMX()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasSMX </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor supports Intel Trusted Execution Technology (reserved on AMD). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad89b1672d550c652e24da3407c125d3e">m_00000001_ecx</a>.</p>

</div>
</div>
<a id="a8b950982960dbd094780bf426a706225"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b950982960dbd094780bf426a706225">&sect;&nbsp;</a></span>hasEST()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasEST </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor implements second generation Intel SpeedStep Technology (reserved on AMD). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad89b1672d550c652e24da3407c125d3e">m_00000001_ecx</a>.</p>

</div>
</div>
<a id="a40f827a24a9fa157717a9e7d9a06d851"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40f827a24a9fa157717a9e7d9a06d851">&sect;&nbsp;</a></span>hasTM2()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasTM2 </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor implements the Thermal Monitor 2 automatic thermal control circuit (reserved on AMD). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad89b1672d550c652e24da3407c125d3e">m_00000001_ecx</a>.</p>

</div>
</div>
<a id="a6ea82c9f3ee7cce5c84f5f2358371d38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ea82c9f3ee7cce5c84f5f2358371d38">&sect;&nbsp;</a></span>hasSSSE3()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasSSSE3 </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor supports the Supplemental Streaming SIMD Extension 3 instructions. </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad89b1672d550c652e24da3407c125d3e">m_00000001_ecx</a>.</p>

</div>
</div>
<a id="ae716862a6136773153324411b2dc2fa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae716862a6136773153324411b2dc2fa7">&sect;&nbsp;</a></span>hasCID()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasCID </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the L1 data cache mode can be set to either adaptive mode or shared mode by the BIOS (reserved on AMD). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad89b1672d550c652e24da3407c125d3e">m_00000001_ecx</a>.</p>

</div>
</div>
<a id="a21e202e46736c0d9962679502eb2d574"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21e202e46736c0d9962679502eb2d574">&sect;&nbsp;</a></span>hasTPR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasTPR </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor supports to disable sending Task Priority messages (reserved on AMD). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad89b1672d550c652e24da3407c125d3e">m_00000001_ecx</a>.</p>

</div>
</div>
<a id="a053e4fa0420ef76e76422760994bcfc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a053e4fa0420ef76e76422760994bcfc0">&sect;&nbsp;</a></span>hasPDCM()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasPDCM </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor has performance monitoring and debug capabilities (reserved on AMD). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad89b1672d550c652e24da3407c125d3e">m_00000001_ecx</a>.</p>

</div>
</div>
<a id="a44cc36d001bbc491fea508a770c525a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44cc36d001bbc491fea508a770c525a1">&sect;&nbsp;</a></span>hasDCA()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasDCA </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor supports Direct Cache Access to prefetch data from a memory mapped device (reserved on AMD). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad89b1672d550c652e24da3407c125d3e">m_00000001_ecx</a>.</p>

</div>
</div>
<a id="afefabffd36bdcb5b4eaf63dc69b9da09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afefabffd36bdcb5b4eaf63dc69b9da09">&sect;&nbsp;</a></span>hasSSE41()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasSSE41 </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor supports the Streaming SIMD Extensions 4.1 instructions. </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad89b1672d550c652e24da3407c125d3e">m_00000001_ecx</a>.</p>

</div>
</div>
<a id="aa18498c5e3bcce4bbbd929de57f4612e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa18498c5e3bcce4bbbd929de57f4612e">&sect;&nbsp;</a></span>hasSSE42()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasSSE42 </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor supports the Streaming SIMD Extensions 4.2 instructions (reserved on AMD). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad89b1672d550c652e24da3407c125d3e">m_00000001_ecx</a>.</p>

</div>
</div>
<a id="a1ea8da4bb59ed695d26b5202b85539df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ea8da4bb59ed695d26b5202b85539df">&sect;&nbsp;</a></span>hasMOVBE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasMOVBE </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor supports the MOVBE instruction (reserved on AMD). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad89b1672d550c652e24da3407c125d3e">m_00000001_ecx</a>.</p>

</div>
</div>
<a id="ad8a1dde377b7b4784b39678a1abe5572"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8a1dde377b7b4784b39678a1abe5572">&sect;&nbsp;</a></span>hasXSAVE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasXSAVE </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor supports the XSAVE / XRSTOR extended states feature (reserved on AMD). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad89b1672d550c652e24da3407c125d3e">m_00000001_ecx</a>.</p>

</div>
</div>
<a id="af5975da0864f2ea67b32101424dc365f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5975da0864f2ea67b32101424dc365f">&sect;&nbsp;</a></span>hasOSXSAVE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasOSXSAVE </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor was enabled by the OS to support extended state management using XSAVE / XRSTOR (reserved on AMD). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad89b1672d550c652e24da3407c125d3e">m_00000001_ecx</a>.</p>

</div>
</div>
<a id="a63fcc7b3d2a05ee2f16680b438477791"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63fcc7b3d2a05ee2f16680b438477791">&sect;&nbsp;</a></span>hasSYSCALL()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasSYSCALL </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor supports the SYSCALL and SYSRET instructions. </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad8d65ef590f5cc1abcf48ee94eb8aca8">m_80000001_edx</a>.</p>

</div>
</div>
<a id="a55c024fa24c64784fc4358f4db35809d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55c024fa24c64784fc4358f4db35809d">&sect;&nbsp;</a></span>hasXDB()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasXDB </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor supports the XD Bit to support no-execute page protection in PAE. </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad8d65ef590f5cc1abcf48ee94eb8aca8">m_80000001_edx</a>.</p>

</div>
</div>
<a id="a725c07af625b42c69976eba8bdd3c03b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a725c07af625b42c69976eba8bdd3c03b">&sect;&nbsp;</a></span>hasMMXExt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasMMXExt </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor supports AMD extensions to MMX instructions (reserved on Intel). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad8d65ef590f5cc1abcf48ee94eb8aca8">m_80000001_edx</a>.</p>

</div>
</div>
<a id="ae434288b620a458056f61e41fad000f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae434288b620a458056f61e41fad000f6">&sect;&nbsp;</a></span>hasFFXSR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasFFXSR </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor implements FXSAVE and FXRSTOR instruction optimizations (reserved on Intel). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad8d65ef590f5cc1abcf48ee94eb8aca8">m_80000001_edx</a>.</p>

</div>
</div>
<a id="a9f0d69efc86a1853fca3853a5f403852"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f0d69efc86a1853fca3853a5f403852">&sect;&nbsp;</a></span>hasRDTSCP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasRDTSCP </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor supports the RDTSCP instruction (reserved on Intel). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad8d65ef590f5cc1abcf48ee94eb8aca8">m_80000001_edx</a>.</p>

</div>
</div>
<a id="a37d00b0f6949963d454bee7ddf24d1c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37d00b0f6949963d454bee7ddf24d1c7">&sect;&nbsp;</a></span>hasAMD64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasAMD64 </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor supports Long Mode to access 64-bit instructions and registers, running 32-bit and 16-bit programs in a compatibility sub-mode. </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad8d65ef590f5cc1abcf48ee94eb8aca8">m_80000001_edx</a>.</p>

</div>
</div>
<a id="a2cf96924736dc1f962ff6c97a2f32a83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cf96924736dc1f962ff6c97a2f32a83">&sect;&nbsp;</a></span>has3DNowExt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::has3DNowExt </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor supports AMD extensions to 3DNow! instructions (reserved on Intel). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad8d65ef590f5cc1abcf48ee94eb8aca8">m_80000001_edx</a>.</p>

</div>
</div>
<a id="a6f77698ef2a2385404d7344bbb9cb6f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f77698ef2a2385404d7344bbb9cb6f0">&sect;&nbsp;</a></span>has3DNow()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::has3DNow </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the 3DNow! instruction set is supported (reserved on Intel). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad8d65ef590f5cc1abcf48ee94eb8aca8">m_80000001_edx</a>.</p>

</div>
</div>
<a id="a0a9ebf803e328c13ad6bc124b917c96b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a9ebf803e328c13ad6bc124b917c96b">&sect;&nbsp;</a></span>hasLAHF()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasLAHF </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the LAHF / SAHF instructions are supported in 64-bit sub-mode. </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#adb18bd80c17b035a65bbd5b6bc47c489">m_80000001_ecx</a>.</p>

</div>
</div>
<a id="a88b94dc54b02a9a141aad96501e478bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88b94dc54b02a9a141aad96501e478bb">&sect;&nbsp;</a></span>hasCmpLegacy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasCmpLegacy </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor's legacy mode is to do multi-processing, i.e. </p>
<p>if multiple cores are present (reserved on Intel). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#adb18bd80c17b035a65bbd5b6bc47c489">m_80000001_ecx</a>.</p>

</div>
</div>
<a id="a46078424e7a9e371f68b6e381b2aea6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46078424e7a9e371f68b6e381b2aea6f">&sect;&nbsp;</a></span>hasSVM()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasSVM </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor supports Secure Virtual Machine feature (reserved on Intel). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#adb18bd80c17b035a65bbd5b6bc47c489">m_80000001_ecx</a>.</p>

</div>
</div>
<a id="a0fce48b9f2eb285f8c6fcc29df151a37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fce48b9f2eb285f8c6fcc29df151a37">&sect;&nbsp;</a></span>hasExtAPICSpace()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasExtAPICSpace </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the extended APIC register space is present (reserved on Intel). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#adb18bd80c17b035a65bbd5b6bc47c489">m_80000001_ecx</a>.</p>

</div>
</div>
<a id="a6d45513dd4e33d47a308e28eac573455"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d45513dd4e33d47a308e28eac573455">&sect;&nbsp;</a></span>hasABM()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasABM </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether advanced bit manipulation via the LZCNT instruction is supported (reserved on Intel). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#adb18bd80c17b035a65bbd5b6bc47c489">m_80000001_ecx</a>.</p>

</div>
</div>
<a id="a4960168e35b8417e65aa8ba208e984f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4960168e35b8417e65aa8ba208e984f5">&sect;&nbsp;</a></span>hasMisaligedSSE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasMisaligedSSE </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether misaligned access for SSE instructions is supported (reserved on Intel). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#adb18bd80c17b035a65bbd5b6bc47c489">m_80000001_ecx</a>.</p>

</div>
</div>
<a id="af4da3f083e7e06439aa4f83f1d7fe592"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4da3f083e7e06439aa4f83f1d7fe592">&sect;&nbsp;</a></span>has3DNowPrefetch()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::has3DNowPrefetch </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the PREFETCH and PREFETCHW instructions are supported (reserved on Intel). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#adb18bd80c17b035a65bbd5b6bc47c489">m_80000001_ecx</a>.</p>

</div>
</div>
<a id="a1fb4fa8c43d9ddfb1df6d2c8a6935ff0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fb4fa8c43d9ddfb1df6d2c8a6935ff0">&sect;&nbsp;</a></span>hasOSVW()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasOSVW </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the OS visible work-around information is supported (reserved on Intel). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#adb18bd80c17b035a65bbd5b6bc47c489">m_80000001_ecx</a>.</p>

</div>
</div>
<a id="aa06e6fe553a569eb9b7b7f84e6a88d45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa06e6fe553a569eb9b7b7f84e6a88d45">&sect;&nbsp;</a></span>hasIBS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasIBS </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether instruction based sampling is supported (reserved on Intel). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#adb18bd80c17b035a65bbd5b6bc47c489">m_80000001_ecx</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>C:/Users/sebastian/Development/GitHub/gale/gale2/include/gale/system/<a class="el" href="cpuinfo_8h_source.html">cpuinfo.h (Last modified in 5275de5)</a></li>
<li>C:/Users/sebastian/Development/GitHub/gale/gale2/source/cpuinfo.cpp (Last modified in 5275de5)</li>
</ul>
</div><!-- contents -->
<hr class="footer" />
<div style="text-align: center; padding-bottom: 10px">
    <span>
        <small>Generated on Tue Dec 27 2016 19:11:28 (CET) using</small>
        <a href="http://www.doxygen.org/"><img style="vertical-align: middle" src="doxygen.png" width="70" height="21" border="0" alt="Doxygen Logo"></a>
        <small>1.8.12</small>
    </span>
</div>
