/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az444-477
+ date
Wed Oct 25 22:50:51 UTC 2023
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=2
+ CACTUS_NUM_PROCS=2
+ export CACTUS_NUM_THREADS=1
+ CACTUS_NUM_THREADS=1
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=1
+ OMP_NUM_THREADS=1
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1698274251
+ CACTUS_STARTTIME=1698274251
+ '[' 2 = 1 ']'
+ mpirun -np 2 /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.14.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.14.0
Compile date:      Oct 25 2023 (22:08:51)
Run date:          Oct 25 2023 (22:50:52+0000)
Run host:          fv-az444-477.mvkj0dyzoqtu3fmr4yatzo1xtd.cx.internal.cloudapp.net (pid=143940)
Working directory: /home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.7.0, API version 0x20500
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 2
MPI hosts:
  0: fv-az444-477
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 2
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7088112KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=97d99506-ccc8-6b46-9f51-8379440ebe1c, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/runner-provisioner.service, OSName=Linux, OSRelease=6.2.0-1014-azure, OSVersion="#14~22.04.1-Ubuntu SMP Wed Sep 13 16:15:26 UTC 2023", HostName=fv-az444-477, Architecture=x86_64, hwlocVersion=2.7.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7088112KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=79, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v4 @ 2.30GHz", CPUStepping=1)
    L3Cache L#0: (P#0, size=51200KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#0, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 52428800 linesize 64 associativity 20 stride 2621440, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00352923 sec
      iterations=10000000... time=0.0335089 sec
      iterations=100000000... time=0.326836 sec
      iterations=300000000... time=1.05111 sec
      iterations=300000000... time=0.767375 sec
      result: 2.11465 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00378893 sec
      iterations=10000000... time=0.038708 sec
      iterations=100000000... time=0.345031 sec
      iterations=300000000... time=1.09473 sec
      result: 8.76925 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00245782 sec
      iterations=10000000... time=0.0219637 sec
      iterations=100000000... time=0.230265 sec
      iterations=500000000... time=1.14908 sec
      result: 6.96209 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000156001 sec
      iterations=10000... time=0.00154351 sec
      iterations=100000... time=0.0160425 sec
      iterations=1000000... time=0.16287 sec
      iterations=7000000... time=1.20296 sec
      result: 1.71852 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000539005 sec
      iterations=10000... time=0.00576075 sec
      iterations=100000... time=0.0589387 sec
      iterations=1000000... time=0.602244 sec
      iterations=2000000... time=1.21778 sec
      result: 6.08888 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=1.1e-06 sec
      iterations=10... time=3.8e-06 sec
      iterations=100... time=3.14e-05 sec
      iterations=1000... time=0.000379904 sec
      iterations=10000... time=0.00320193 sec
      iterations=100000... time=0.0365957 sec
      iterations=1000000... time=0.332721 sec
      iterations=3000000... time=1.05256 sec
      result: 70.0463 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=8.2e-06 sec
      iterations=10... time=5.3601e-05 sec
      iterations=100... time=0.000591505 sec
      iterations=1000... time=0.00571505 sec
      iterations=10000... time=0.0575999 sec
      iterations=100000... time=0.54125 sec
      iterations=200000... time=1.13965 sec
      result: 34.5032 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=4.1e-06 sec
      iterations=10000... time=2.95e-05 sec
      iterations=100000... time=0.000312302 sec
      iterations=1000000... time=0.00314332 sec
      iterations=10000000... time=0.0325833 sec
      iterations=100000000... time=0.354161 sec
      iterations=300000000... time=1.00745 sec
      result: 0.419773 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=2.43e-05 sec
      iterations=10000... time=0.000270403 sec
      iterations=100000... time=0.00250012 sec
      iterations=1000000... time=0.0266734 sec
      iterations=10000000... time=0.271355 sec
      iterations=40000000... time=1.05249 sec
      result: 3.28902 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=1.2e-06 sec
      iterations=10... time=4e-06 sec
      iterations=100... time=5.0001e-05 sec
      iterations=1000... time=0.000359303 sec
      iterations=10000... time=0.00336013 sec
      iterations=100000... time=0.0342413 sec
      iterations=1000000... time=0.37957 sec
      iterations=3000000... time=1.06683 sec
      result: 69.1095 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=9.5e-06 sec
      iterations=10... time=9.16e-05 sec
      iterations=100... time=0.000912709 sec
      iterations=1000... time=0.00974129 sec
      iterations=10000... time=0.0970354 sec
      iterations=100000... time=1.03205 sec
      result: 19.0503 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=3.31e-05 sec
      iterations=10... time=0.000305902 sec
      iterations=100... time=0.00572276 sec
      iterations=1000... time=0.0340407 sec
      iterations=10000... time=0.331385 sec
      iterations=30000... time=0.980487 sec
      iterations=60000... time=1.94657 sec
      result: 0.0532628 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=2.9801e-05 sec
      iterations=10... time=0.000880909 sec
      iterations=100... time=0.00917159 sec
      iterations=1000... time=0.0860046 sec
      iterations=10000... time=0.966033 sec
      iterations=20000... time=1.82509 sec
      result: 0.133331 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00755017 sec
      iterations=10... time=0.0710621 sec
      iterations=100... time=0.71276 sec
      iterations=200... time=1.40118 sec
      result: 0.351185 Gupdates/sec
  Single-node measurements (using 2 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00360793 sec
      iterations=10000000... time=0.0420291 sec
      iterations=100000000... time=0.339143 sec
      iterations=300000000... time=0.99961 sec
      iterations=600000000... time=2.00233 sec
      iterations=600000000... time=1.49821 sec
      result: 2.3804 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00349718 sec
      iterations=10000000... time=0.0347208 sec
      iterations=100000000... time=0.339825 sec
      iterations=300000000... time=1.03343 sec
      result: 9.28944 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00232077 sec
      iterations=10000000... time=0.0225422 sec
      iterations=100000000... time=0.230247 sec
      iterations=500000000... time=1.12487 sec
      result: 7.11195 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000168651 sec
      iterations=10000... time=0.00167147 sec
      iterations=100000... time=0.0161203 sec
      iterations=1000000... time=0.164687 sec
      iterations=7000000... time=1.14825 sec
      result: 1.64035 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000784107 sec
      iterations=10000... time=0.00522875 sec
      iterations=100000... time=0.059734 sec
      iterations=1000000... time=0.572495 sec
      iterations=2000000... time=1.13031 sec
      result: 5.65154 nsec
    Read latency of L3 cache (for 2 PUs) (using 2*39321600 bytes):
      [skipped -- too much memory requested]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=1.25e-06 sec
      iterations=10... time=4.3005e-06 sec
      iterations=100... time=3.3951e-05 sec
      iterations=1000... time=0.000435204 sec
      iterations=10000... time=0.00372253 sec
      iterations=100000... time=0.0339009 sec
      iterations=1000000... time=0.332583 sec
      iterations=3000000... time=0.999783 sec
      iterations=6000000... time=1.98978 sec
      result: 74.1068 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=8.65e-06 sec
      iterations=10... time=5.4651e-05 sec
      iterations=100... time=0.000510405 sec
      iterations=1000... time=0.0059127 sec
      iterations=10000... time=0.0521724 sec
      iterations=100000... time=0.519294 sec
      iterations=200000... time=1.03388 sec
      result: 38.033 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 2*39321600 bytes):
      [skipped -- too much memory requested]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=4.65e-06 sec
      iterations=10000... time=3.42e-05 sec
      iterations=100000... time=0.000378254 sec
      iterations=1000000... time=0.00327493 sec
      iterations=10000000... time=0.0324074 sec
      iterations=100000000... time=0.342177 sec
      iterations=300000000... time=0.989903 sec
      iterations=600000000... time=1.9817 sec
      result: 0.412855 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=2.585e-05 sec
      iterations=10000... time=0.000238152 sec
      iterations=100000... time=0.00259912 sec
      iterations=1000000... time=0.0257626 sec
      iterations=10000000... time=0.2363 sec
      iterations=50000000... time=1.16523 sec
      result: 2.91308 nsec
    Write latency of L3 cache (for 2 PUs) (using 2*39321600 bytes):
      [skipped -- too much memory requested]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=1.3e-06 sec
      iterations=10... time=5.8e-06 sec
      iterations=100... time=5.10505e-05 sec
      iterations=1000... time=0.000526005 sec
      iterations=10000... time=0.00480369 sec
      iterations=100000... time=0.0495019 sec
      iterations=1000000... time=0.502056 sec
      iterations=2000000... time=1.01733 sec
      result: 48.3148 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=2.915e-05 sec
      iterations=10... time=9.8201e-05 sec
      iterations=100... time=0.000980859 sec
      iterations=1000... time=0.010282 sec
      iterations=10000... time=0.0979918 sec
      iterations=100000... time=1.0104 sec
      result: 19.4584 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 2*39321600 bytes):
      [skipped -- too much memory requested]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=1.01505e-05 sec
      iterations=10... time=8.3451e-05 sec
      iterations=100... time=0.000827807 sec
      iterations=1000... time=0.00870588 sec
      iterations=10000... time=0.088701 sec
      iterations=100000... time=0.890442 sec
      iterations=200000... time=1.82671 sec
      result: 0.0798154 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=4.75e-05 sec
      iterations=10... time=0.000549905 sec
      iterations=100... time=0.00505304 sec
      iterations=1000... time=0.0503881 sec
      iterations=10000... time=0.525226 sec
      iterations=20000... time=1.05697 sec
      result: 0.110353 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      [skipped -- too many MPI processes]
  Single-node measurements:
    MPI latency: 1300 nsec
    MPI bandwidth: 3.03501 GByte/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 2 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 2 x 1 x 1
INFO (PUGH):   Local load: 600   [6 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Wed Oct 25 22:51:46 UTC 2023
+ echo Done.
Done.
  Elapsed time: 55.0 s
