-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Pooling is
generic (
    C_M_AXI_GMEM_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM1_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM1_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM2_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM2_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CTRL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CTRL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_GMEM1_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM1_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM1_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_GMEM2_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM2_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM2_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_gmem_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_AWREADY : IN STD_LOGIC;
    m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem_WVALID : OUT STD_LOGIC;
    m_axi_gmem_WREADY : IN STD_LOGIC;
    m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH-1 downto 0);
    m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem_WLAST : OUT STD_LOGIC;
    m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_WUSER_WIDTH-1 downto 0);
    m_axi_gmem_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_ARREADY : IN STD_LOGIC;
    m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem_RVALID : IN STD_LOGIC;
    m_axi_gmem_RREADY : OUT STD_LOGIC;
    m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH-1 downto 0);
    m_axi_gmem_RLAST : IN STD_LOGIC;
    m_axi_gmem_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_RUSER_WIDTH-1 downto 0);
    m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BVALID : IN STD_LOGIC;
    m_axi_gmem_BREADY : OUT STD_LOGIC;
    m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_BUSER_WIDTH-1 downto 0);
    m_axi_gmem1_AWVALID : OUT STD_LOGIC;
    m_axi_gmem1_AWREADY : IN STD_LOGIC;
    m_axi_gmem1_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ADDR_WIDTH-1 downto 0);
    m_axi_gmem1_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem1_WVALID : OUT STD_LOGIC;
    m_axi_gmem1_WREADY : IN STD_LOGIC;
    m_axi_gmem1_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_DATA_WIDTH-1 downto 0);
    m_axi_gmem1_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem1_WLAST : OUT STD_LOGIC;
    m_axi_gmem1_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_WUSER_WIDTH-1 downto 0);
    m_axi_gmem1_ARVALID : OUT STD_LOGIC;
    m_axi_gmem1_ARREADY : IN STD_LOGIC;
    m_axi_gmem1_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ADDR_WIDTH-1 downto 0);
    m_axi_gmem1_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem1_RVALID : IN STD_LOGIC;
    m_axi_gmem1_RREADY : OUT STD_LOGIC;
    m_axi_gmem1_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_DATA_WIDTH-1 downto 0);
    m_axi_gmem1_RLAST : IN STD_LOGIC;
    m_axi_gmem1_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_RUSER_WIDTH-1 downto 0);
    m_axi_gmem1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BVALID : IN STD_LOGIC;
    m_axi_gmem1_BREADY : OUT STD_LOGIC;
    m_axi_gmem1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_BUSER_WIDTH-1 downto 0);
    m_axi_gmem2_AWVALID : OUT STD_LOGIC;
    m_axi_gmem2_AWREADY : IN STD_LOGIC;
    m_axi_gmem2_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ADDR_WIDTH-1 downto 0);
    m_axi_gmem2_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem2_WVALID : OUT STD_LOGIC;
    m_axi_gmem2_WREADY : IN STD_LOGIC;
    m_axi_gmem2_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_DATA_WIDTH-1 downto 0);
    m_axi_gmem2_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem2_WLAST : OUT STD_LOGIC;
    m_axi_gmem2_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_WUSER_WIDTH-1 downto 0);
    m_axi_gmem2_ARVALID : OUT STD_LOGIC;
    m_axi_gmem2_ARREADY : IN STD_LOGIC;
    m_axi_gmem2_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ADDR_WIDTH-1 downto 0);
    m_axi_gmem2_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem2_RVALID : IN STD_LOGIC;
    m_axi_gmem2_RREADY : OUT STD_LOGIC;
    m_axi_gmem2_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_DATA_WIDTH-1 downto 0);
    m_axi_gmem2_RLAST : IN STD_LOGIC;
    m_axi_gmem2_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_RUSER_WIDTH-1 downto 0);
    m_axi_gmem2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_BVALID : IN STD_LOGIC;
    m_axi_gmem2_BREADY : OUT STD_LOGIC;
    m_axi_gmem2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_BUSER_WIDTH-1 downto 0);
    s_axi_CTRL_AWVALID : IN STD_LOGIC;
    s_axi_CTRL_AWREADY : OUT STD_LOGIC;
    s_axi_CTRL_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_CTRL_WVALID : IN STD_LOGIC;
    s_axi_CTRL_WREADY : OUT STD_LOGIC;
    s_axi_CTRL_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_CTRL_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH/8-1 downto 0);
    s_axi_CTRL_ARVALID : IN STD_LOGIC;
    s_axi_CTRL_ARREADY : OUT STD_LOGIC;
    s_axi_CTRL_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_CTRL_RVALID : OUT STD_LOGIC;
    s_axi_CTRL_RREADY : IN STD_LOGIC;
    s_axi_CTRL_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_CTRL_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_CTRL_BVALID : OUT STD_LOGIC;
    s_axi_CTRL_BREADY : IN STD_LOGIC;
    s_axi_CTRL_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of Pooling is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "Pooling_Pooling,hls_ip_2024_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=8.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=5.840000,HLS_SYN_LAT=32806,HLS_SYN_TPT=none,HLS_SYN_MEM=3,HLS_SYN_DSP=0,HLS_SYN_FF=3300,HLS_SYN_LUT=4272,HLS_VERSION=2024_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (10 downto 0) := "00000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (10 downto 0) := "00000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (10 downto 0) := "00000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (10 downto 0) := "00000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (10 downto 0) := "00001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (10 downto 0) := "00010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (10 downto 0) := "00100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (10 downto 0) := "01000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant C_S_AXI_DATA_WIDTH : INTEGER := 32;
    constant C_M_AXI_DATA_WIDTH : INTEGER := 32;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv64_1000 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000001000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal in_image : STD_LOGIC_VECTOR (63 downto 0);
    signal max_pool_image : STD_LOGIC_VECTOR (63 downto 0);
    signal min_pool_image : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem1_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal gmem1_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal gmem2_blk_n_AW : STD_LOGIC;
    signal gmem2_blk_n_B : STD_LOGIC;
    signal min_pool_image_read_reg_132 : STD_LOGIC_VECTOR (63 downto 0);
    signal max_pool_image_read_reg_138 : STD_LOGIC_VECTOR (63 downto 0);
    signal in_image_read_reg_144 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_ap_start : STD_LOGIC;
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_ap_done : STD_LOGIC;
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_ap_idle : STD_LOGIC;
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_ap_ready : STD_LOGIC;
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_AWVALID : STD_LOGIC;
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_WVALID : STD_LOGIC;
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_WDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_WSTRB : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_WLAST : STD_LOGIC;
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_ARVALID : STD_LOGIC;
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_RREADY : STD_LOGIC;
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_BREADY : STD_LOGIC;
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_ap_start : STD_LOGIC;
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_ap_done : STD_LOGIC;
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_ap_idle : STD_LOGIC;
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_ap_ready : STD_LOGIC;
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_AWVALID : STD_LOGIC;
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_WVALID : STD_LOGIC;
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_WDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_WSTRB : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_WLAST : STD_LOGIC;
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_ARVALID : STD_LOGIC;
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_RREADY : STD_LOGIC;
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_BREADY : STD_LOGIC;
    signal gmem_AWREADY : STD_LOGIC;
    signal gmem_WREADY : STD_LOGIC;
    signal gmem_ARVALID : STD_LOGIC;
    signal gmem_ARREADY : STD_LOGIC;
    signal gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_RVALID : STD_LOGIC;
    signal gmem_RREADY : STD_LOGIC;
    signal gmem_RDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal gmem_RFIFONUM : STD_LOGIC_VECTOR (10 downto 0);
    signal gmem_BVALID : STD_LOGIC;
    signal gmem1_AWVALID : STD_LOGIC;
    signal gmem1_AWREADY : STD_LOGIC;
    signal gmem1_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem1_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem1_WVALID : STD_LOGIC;
    signal gmem1_WREADY : STD_LOGIC;
    signal gmem1_ARREADY : STD_LOGIC;
    signal gmem1_RVALID : STD_LOGIC;
    signal gmem1_RDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal gmem1_RFIFONUM : STD_LOGIC_VECTOR (10 downto 0);
    signal gmem1_BVALID : STD_LOGIC;
    signal gmem1_BREADY : STD_LOGIC;
    signal gmem2_AWVALID : STD_LOGIC;
    signal gmem2_AWREADY : STD_LOGIC;
    signal gmem2_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem2_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem2_WVALID : STD_LOGIC;
    signal gmem2_WREADY : STD_LOGIC;
    signal gmem2_ARREADY : STD_LOGIC;
    signal gmem2_RVALID : STD_LOGIC;
    signal gmem2_RDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal gmem2_RFIFONUM : STD_LOGIC_VECTOR (10 downto 0);
    signal gmem2_BVALID : STD_LOGIC;
    signal gmem2_BREADY : STD_LOGIC;
    signal grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_block_state2_io : BOOLEAN;
    signal ap_block_state11 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component Pooling_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (10 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_AWVALID : OUT STD_LOGIC;
        m_axi_gmem1_AWREADY : IN STD_LOGIC;
        m_axi_gmem1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_WVALID : OUT STD_LOGIC;
        m_axi_gmem1_WREADY : IN STD_LOGIC;
        m_axi_gmem1_WDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        m_axi_gmem1_WSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_WLAST : OUT STD_LOGIC;
        m_axi_gmem1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_ARVALID : OUT STD_LOGIC;
        m_axi_gmem1_ARREADY : IN STD_LOGIC;
        m_axi_gmem1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RVALID : IN STD_LOGIC;
        m_axi_gmem1_RREADY : OUT STD_LOGIC;
        m_axi_gmem1_RDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        m_axi_gmem1_RLAST : IN STD_LOGIC;
        m_axi_gmem1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RFIFONUM : IN STD_LOGIC_VECTOR (10 downto 0);
        m_axi_gmem1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_BVALID : IN STD_LOGIC;
        m_axi_gmem1_BREADY : OUT STD_LOGIC;
        m_axi_gmem1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        max_pool_image : IN STD_LOGIC_VECTOR (63 downto 0);
        in_image : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component Pooling_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (10 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_AWVALID : OUT STD_LOGIC;
        m_axi_gmem2_AWREADY : IN STD_LOGIC;
        m_axi_gmem2_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_WVALID : OUT STD_LOGIC;
        m_axi_gmem2_WREADY : IN STD_LOGIC;
        m_axi_gmem2_WDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        m_axi_gmem2_WSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_WLAST : OUT STD_LOGIC;
        m_axi_gmem2_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_ARVALID : OUT STD_LOGIC;
        m_axi_gmem2_ARREADY : IN STD_LOGIC;
        m_axi_gmem2_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_RVALID : IN STD_LOGIC;
        m_axi_gmem2_RREADY : OUT STD_LOGIC;
        m_axi_gmem2_RDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        m_axi_gmem2_RLAST : IN STD_LOGIC;
        m_axi_gmem2_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_RFIFONUM : IN STD_LOGIC_VECTOR (10 downto 0);
        m_axi_gmem2_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_BVALID : IN STD_LOGIC;
        m_axi_gmem2_BREADY : OUT STD_LOGIC;
        m_axi_gmem2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        min_pool_image : IN STD_LOGIC_VECTOR (63 downto 0);
        in_image : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component Pooling_CTRL_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        in_image : OUT STD_LOGIC_VECTOR (63 downto 0);
        max_pool_image : OUT STD_LOGIC_VECTOR (63 downto 0);
        min_pool_image : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component Pooling_gmem_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        CH0_USER_RFIFONUM_WIDTH : INTEGER;
        CH0_USER_DW : INTEGER;
        CH0_USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_CH0_ARVALID : IN STD_LOGIC;
        I_CH0_ARREADY : OUT STD_LOGIC;
        I_CH0_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RVALID : OUT STD_LOGIC;
        I_CH0_RREADY : IN STD_LOGIC;
        I_CH0_RDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        I_CH0_RFIFONUM : OUT STD_LOGIC_VECTOR (10 downto 0);
        I_CH0_AWVALID : IN STD_LOGIC;
        I_CH0_AWREADY : OUT STD_LOGIC;
        I_CH0_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WVALID : IN STD_LOGIC;
        I_CH0_WREADY : OUT STD_LOGIC;
        I_CH0_WDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        I_CH0_WSTRB : IN STD_LOGIC_VECTOR (0 downto 0);
        I_CH0_BVALID : OUT STD_LOGIC;
        I_CH0_BREADY : IN STD_LOGIC );
    end component;


    component Pooling_gmem1_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        CH0_USER_RFIFONUM_WIDTH : INTEGER;
        CH0_USER_DW : INTEGER;
        CH0_USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_CH0_ARVALID : IN STD_LOGIC;
        I_CH0_ARREADY : OUT STD_LOGIC;
        I_CH0_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RVALID : OUT STD_LOGIC;
        I_CH0_RREADY : IN STD_LOGIC;
        I_CH0_RDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        I_CH0_RFIFONUM : OUT STD_LOGIC_VECTOR (10 downto 0);
        I_CH0_AWVALID : IN STD_LOGIC;
        I_CH0_AWREADY : OUT STD_LOGIC;
        I_CH0_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WVALID : IN STD_LOGIC;
        I_CH0_WREADY : OUT STD_LOGIC;
        I_CH0_WDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        I_CH0_WSTRB : IN STD_LOGIC_VECTOR (0 downto 0);
        I_CH0_BVALID : OUT STD_LOGIC;
        I_CH0_BREADY : IN STD_LOGIC );
    end component;


    component Pooling_gmem2_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        CH0_USER_RFIFONUM_WIDTH : INTEGER;
        CH0_USER_DW : INTEGER;
        CH0_USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_CH0_ARVALID : IN STD_LOGIC;
        I_CH0_ARREADY : OUT STD_LOGIC;
        I_CH0_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RVALID : OUT STD_LOGIC;
        I_CH0_RREADY : IN STD_LOGIC;
        I_CH0_RDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        I_CH0_RFIFONUM : OUT STD_LOGIC_VECTOR (10 downto 0);
        I_CH0_AWVALID : IN STD_LOGIC;
        I_CH0_AWREADY : OUT STD_LOGIC;
        I_CH0_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WVALID : IN STD_LOGIC;
        I_CH0_WREADY : OUT STD_LOGIC;
        I_CH0_WDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        I_CH0_WSTRB : IN STD_LOGIC_VECTOR (0 downto 0);
        I_CH0_BVALID : OUT STD_LOGIC;
        I_CH0_BREADY : IN STD_LOGIC );
    end component;



begin
    grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100 : component Pooling_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_ap_start,
        ap_done => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_ap_done,
        ap_idle => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_ap_idle,
        ap_ready => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_ap_ready,
        m_axi_gmem_AWVALID => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => ap_const_logic_0,
        m_axi_gmem_AWADDR => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => ap_const_logic_0,
        m_axi_gmem_WDATA => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => gmem_RVALID,
        m_axi_gmem_RREADY => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => gmem_RDATA,
        m_axi_gmem_RLAST => ap_const_logic_0,
        m_axi_gmem_RID => ap_const_lv1_0,
        m_axi_gmem_RFIFONUM => gmem_RFIFONUM,
        m_axi_gmem_RUSER => ap_const_lv1_0,
        m_axi_gmem_RRESP => ap_const_lv2_0,
        m_axi_gmem_BVALID => ap_const_logic_0,
        m_axi_gmem_BREADY => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        m_axi_gmem1_AWVALID => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY => gmem1_AWREADY,
        m_axi_gmem1_AWADDR => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY => gmem1_WREADY,
        m_axi_gmem1_WDATA => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_WLAST,
        m_axi_gmem1_WID => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_WID,
        m_axi_gmem1_WUSER => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY => ap_const_logic_0,
        m_axi_gmem1_ARADDR => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID => ap_const_logic_0,
        m_axi_gmem1_RREADY => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA => ap_const_lv8_0,
        m_axi_gmem1_RLAST => ap_const_logic_0,
        m_axi_gmem1_RID => ap_const_lv1_0,
        m_axi_gmem1_RFIFONUM => ap_const_lv11_0,
        m_axi_gmem1_RUSER => ap_const_lv1_0,
        m_axi_gmem1_RRESP => ap_const_lv2_0,
        m_axi_gmem1_BVALID => gmem1_BVALID,
        m_axi_gmem1_BREADY => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP => ap_const_lv2_0,
        m_axi_gmem1_BID => ap_const_lv1_0,
        m_axi_gmem1_BUSER => ap_const_lv1_0,
        max_pool_image => max_pool_image_read_reg_138,
        in_image => in_image_read_reg_144);

    grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110 : component Pooling_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_ap_start,
        ap_done => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_ap_done,
        ap_idle => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_ap_idle,
        ap_ready => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_ap_ready,
        m_axi_gmem_AWVALID => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => ap_const_logic_0,
        m_axi_gmem_AWADDR => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => ap_const_logic_0,
        m_axi_gmem_WDATA => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => gmem_RVALID,
        m_axi_gmem_RREADY => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => gmem_RDATA,
        m_axi_gmem_RLAST => ap_const_logic_0,
        m_axi_gmem_RID => ap_const_lv1_0,
        m_axi_gmem_RFIFONUM => gmem_RFIFONUM,
        m_axi_gmem_RUSER => ap_const_lv1_0,
        m_axi_gmem_RRESP => ap_const_lv2_0,
        m_axi_gmem_BVALID => ap_const_logic_0,
        m_axi_gmem_BREADY => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        m_axi_gmem2_AWVALID => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_AWVALID,
        m_axi_gmem2_AWREADY => gmem2_AWREADY,
        m_axi_gmem2_AWADDR => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_AWADDR,
        m_axi_gmem2_AWID => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_AWID,
        m_axi_gmem2_AWLEN => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_AWLEN,
        m_axi_gmem2_AWSIZE => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_AWSIZE,
        m_axi_gmem2_AWBURST => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_AWBURST,
        m_axi_gmem2_AWLOCK => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_AWLOCK,
        m_axi_gmem2_AWCACHE => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_AWCACHE,
        m_axi_gmem2_AWPROT => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_AWPROT,
        m_axi_gmem2_AWQOS => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_AWQOS,
        m_axi_gmem2_AWREGION => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_AWREGION,
        m_axi_gmem2_AWUSER => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_AWUSER,
        m_axi_gmem2_WVALID => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_WVALID,
        m_axi_gmem2_WREADY => gmem2_WREADY,
        m_axi_gmem2_WDATA => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_WDATA,
        m_axi_gmem2_WSTRB => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_WSTRB,
        m_axi_gmem2_WLAST => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_WLAST,
        m_axi_gmem2_WID => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_WID,
        m_axi_gmem2_WUSER => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_WUSER,
        m_axi_gmem2_ARVALID => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_ARVALID,
        m_axi_gmem2_ARREADY => ap_const_logic_0,
        m_axi_gmem2_ARADDR => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_ARADDR,
        m_axi_gmem2_ARID => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_ARID,
        m_axi_gmem2_ARLEN => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_ARLEN,
        m_axi_gmem2_ARSIZE => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_ARSIZE,
        m_axi_gmem2_ARBURST => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_ARBURST,
        m_axi_gmem2_ARLOCK => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_ARLOCK,
        m_axi_gmem2_ARCACHE => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_ARCACHE,
        m_axi_gmem2_ARPROT => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_ARPROT,
        m_axi_gmem2_ARQOS => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_ARQOS,
        m_axi_gmem2_ARREGION => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_ARREGION,
        m_axi_gmem2_ARUSER => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_ARUSER,
        m_axi_gmem2_RVALID => ap_const_logic_0,
        m_axi_gmem2_RREADY => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_RREADY,
        m_axi_gmem2_RDATA => ap_const_lv8_0,
        m_axi_gmem2_RLAST => ap_const_logic_0,
        m_axi_gmem2_RID => ap_const_lv1_0,
        m_axi_gmem2_RFIFONUM => ap_const_lv11_0,
        m_axi_gmem2_RUSER => ap_const_lv1_0,
        m_axi_gmem2_RRESP => ap_const_lv2_0,
        m_axi_gmem2_BVALID => gmem2_BVALID,
        m_axi_gmem2_BREADY => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_BREADY,
        m_axi_gmem2_BRESP => ap_const_lv2_0,
        m_axi_gmem2_BID => ap_const_lv1_0,
        m_axi_gmem2_BUSER => ap_const_lv1_0,
        min_pool_image => min_pool_image_read_reg_132,
        in_image => in_image_read_reg_144);

    CTRL_s_axi_U : component Pooling_CTRL_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CTRL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CTRL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_CTRL_AWVALID,
        AWREADY => s_axi_CTRL_AWREADY,
        AWADDR => s_axi_CTRL_AWADDR,
        WVALID => s_axi_CTRL_WVALID,
        WREADY => s_axi_CTRL_WREADY,
        WDATA => s_axi_CTRL_WDATA,
        WSTRB => s_axi_CTRL_WSTRB,
        ARVALID => s_axi_CTRL_ARVALID,
        ARREADY => s_axi_CTRL_ARREADY,
        ARADDR => s_axi_CTRL_ARADDR,
        RVALID => s_axi_CTRL_RVALID,
        RREADY => s_axi_CTRL_RREADY,
        RDATA => s_axi_CTRL_RDATA,
        RRESP => s_axi_CTRL_RRESP,
        BVALID => s_axi_CTRL_BVALID,
        BREADY => s_axi_CTRL_BREADY,
        BRESP => s_axi_CTRL_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        in_image => in_image,
        max_pool_image => max_pool_image,
        min_pool_image => min_pool_image,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    gmem_m_axi_U : component Pooling_gmem_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 7,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM_CACHE_VALUE,
        CH0_USER_RFIFONUM_WIDTH => 11,
        CH0_USER_DW => 8,
        CH0_USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 0)
    port map (
        AWVALID => m_axi_gmem_AWVALID,
        AWREADY => m_axi_gmem_AWREADY,
        AWADDR => m_axi_gmem_AWADDR,
        AWID => m_axi_gmem_AWID,
        AWLEN => m_axi_gmem_AWLEN,
        AWSIZE => m_axi_gmem_AWSIZE,
        AWBURST => m_axi_gmem_AWBURST,
        AWLOCK => m_axi_gmem_AWLOCK,
        AWCACHE => m_axi_gmem_AWCACHE,
        AWPROT => m_axi_gmem_AWPROT,
        AWQOS => m_axi_gmem_AWQOS,
        AWREGION => m_axi_gmem_AWREGION,
        AWUSER => m_axi_gmem_AWUSER,
        WVALID => m_axi_gmem_WVALID,
        WREADY => m_axi_gmem_WREADY,
        WDATA => m_axi_gmem_WDATA,
        WSTRB => m_axi_gmem_WSTRB,
        WLAST => m_axi_gmem_WLAST,
        WID => m_axi_gmem_WID,
        WUSER => m_axi_gmem_WUSER,
        ARVALID => m_axi_gmem_ARVALID,
        ARREADY => m_axi_gmem_ARREADY,
        ARADDR => m_axi_gmem_ARADDR,
        ARID => m_axi_gmem_ARID,
        ARLEN => m_axi_gmem_ARLEN,
        ARSIZE => m_axi_gmem_ARSIZE,
        ARBURST => m_axi_gmem_ARBURST,
        ARLOCK => m_axi_gmem_ARLOCK,
        ARCACHE => m_axi_gmem_ARCACHE,
        ARPROT => m_axi_gmem_ARPROT,
        ARQOS => m_axi_gmem_ARQOS,
        ARREGION => m_axi_gmem_ARREGION,
        ARUSER => m_axi_gmem_ARUSER,
        RVALID => m_axi_gmem_RVALID,
        RREADY => m_axi_gmem_RREADY,
        RDATA => m_axi_gmem_RDATA,
        RLAST => m_axi_gmem_RLAST,
        RID => m_axi_gmem_RID,
        RUSER => m_axi_gmem_RUSER,
        RRESP => m_axi_gmem_RRESP,
        BVALID => m_axi_gmem_BVALID,
        BREADY => m_axi_gmem_BREADY,
        BRESP => m_axi_gmem_BRESP,
        BID => m_axi_gmem_BID,
        BUSER => m_axi_gmem_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_CH0_ARVALID => gmem_ARVALID,
        I_CH0_ARREADY => gmem_ARREADY,
        I_CH0_ARADDR => gmem_ARADDR,
        I_CH0_ARLEN => gmem_ARLEN,
        I_CH0_RVALID => gmem_RVALID,
        I_CH0_RREADY => gmem_RREADY,
        I_CH0_RDATA => gmem_RDATA,
        I_CH0_RFIFONUM => gmem_RFIFONUM,
        I_CH0_AWVALID => ap_const_logic_0,
        I_CH0_AWREADY => gmem_AWREADY,
        I_CH0_AWADDR => ap_const_lv64_0,
        I_CH0_AWLEN => ap_const_lv32_0,
        I_CH0_WVALID => ap_const_logic_0,
        I_CH0_WREADY => gmem_WREADY,
        I_CH0_WDATA => ap_const_lv8_0,
        I_CH0_WSTRB => ap_const_lv1_0,
        I_CH0_BVALID => gmem_BVALID,
        I_CH0_BREADY => ap_const_logic_0);

    gmem1_m_axi_U : component Pooling_gmem1_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 4,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM1_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM1_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM1_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM1_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM1_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM1_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM1_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM1_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM1_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM1_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM1_CACHE_VALUE,
        CH0_USER_RFIFONUM_WIDTH => 11,
        CH0_USER_DW => 8,
        CH0_USER_AW => 64,
        NUM_READ_OUTSTANDING => 0,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_gmem1_AWVALID,
        AWREADY => m_axi_gmem1_AWREADY,
        AWADDR => m_axi_gmem1_AWADDR,
        AWID => m_axi_gmem1_AWID,
        AWLEN => m_axi_gmem1_AWLEN,
        AWSIZE => m_axi_gmem1_AWSIZE,
        AWBURST => m_axi_gmem1_AWBURST,
        AWLOCK => m_axi_gmem1_AWLOCK,
        AWCACHE => m_axi_gmem1_AWCACHE,
        AWPROT => m_axi_gmem1_AWPROT,
        AWQOS => m_axi_gmem1_AWQOS,
        AWREGION => m_axi_gmem1_AWREGION,
        AWUSER => m_axi_gmem1_AWUSER,
        WVALID => m_axi_gmem1_WVALID,
        WREADY => m_axi_gmem1_WREADY,
        WDATA => m_axi_gmem1_WDATA,
        WSTRB => m_axi_gmem1_WSTRB,
        WLAST => m_axi_gmem1_WLAST,
        WID => m_axi_gmem1_WID,
        WUSER => m_axi_gmem1_WUSER,
        ARVALID => m_axi_gmem1_ARVALID,
        ARREADY => m_axi_gmem1_ARREADY,
        ARADDR => m_axi_gmem1_ARADDR,
        ARID => m_axi_gmem1_ARID,
        ARLEN => m_axi_gmem1_ARLEN,
        ARSIZE => m_axi_gmem1_ARSIZE,
        ARBURST => m_axi_gmem1_ARBURST,
        ARLOCK => m_axi_gmem1_ARLOCK,
        ARCACHE => m_axi_gmem1_ARCACHE,
        ARPROT => m_axi_gmem1_ARPROT,
        ARQOS => m_axi_gmem1_ARQOS,
        ARREGION => m_axi_gmem1_ARREGION,
        ARUSER => m_axi_gmem1_ARUSER,
        RVALID => m_axi_gmem1_RVALID,
        RREADY => m_axi_gmem1_RREADY,
        RDATA => m_axi_gmem1_RDATA,
        RLAST => m_axi_gmem1_RLAST,
        RID => m_axi_gmem1_RID,
        RUSER => m_axi_gmem1_RUSER,
        RRESP => m_axi_gmem1_RRESP,
        BVALID => m_axi_gmem1_BVALID,
        BREADY => m_axi_gmem1_BREADY,
        BRESP => m_axi_gmem1_BRESP,
        BID => m_axi_gmem1_BID,
        BUSER => m_axi_gmem1_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_CH0_ARVALID => ap_const_logic_0,
        I_CH0_ARREADY => gmem1_ARREADY,
        I_CH0_ARADDR => ap_const_lv64_0,
        I_CH0_ARLEN => ap_const_lv32_0,
        I_CH0_RVALID => gmem1_RVALID,
        I_CH0_RREADY => ap_const_logic_0,
        I_CH0_RDATA => gmem1_RDATA,
        I_CH0_RFIFONUM => gmem1_RFIFONUM,
        I_CH0_AWVALID => gmem1_AWVALID,
        I_CH0_AWREADY => gmem1_AWREADY,
        I_CH0_AWADDR => gmem1_AWADDR,
        I_CH0_AWLEN => gmem1_AWLEN,
        I_CH0_WVALID => gmem1_WVALID,
        I_CH0_WREADY => gmem1_WREADY,
        I_CH0_WDATA => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_WDATA,
        I_CH0_WSTRB => grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_WSTRB,
        I_CH0_BVALID => gmem1_BVALID,
        I_CH0_BREADY => gmem1_BREADY);

    gmem2_m_axi_U : component Pooling_gmem2_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 4,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM2_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM2_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM2_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM2_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM2_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM2_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM2_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM2_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM2_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM2_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM2_CACHE_VALUE,
        CH0_USER_RFIFONUM_WIDTH => 11,
        CH0_USER_DW => 8,
        CH0_USER_AW => 64,
        NUM_READ_OUTSTANDING => 0,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_gmem2_AWVALID,
        AWREADY => m_axi_gmem2_AWREADY,
        AWADDR => m_axi_gmem2_AWADDR,
        AWID => m_axi_gmem2_AWID,
        AWLEN => m_axi_gmem2_AWLEN,
        AWSIZE => m_axi_gmem2_AWSIZE,
        AWBURST => m_axi_gmem2_AWBURST,
        AWLOCK => m_axi_gmem2_AWLOCK,
        AWCACHE => m_axi_gmem2_AWCACHE,
        AWPROT => m_axi_gmem2_AWPROT,
        AWQOS => m_axi_gmem2_AWQOS,
        AWREGION => m_axi_gmem2_AWREGION,
        AWUSER => m_axi_gmem2_AWUSER,
        WVALID => m_axi_gmem2_WVALID,
        WREADY => m_axi_gmem2_WREADY,
        WDATA => m_axi_gmem2_WDATA,
        WSTRB => m_axi_gmem2_WSTRB,
        WLAST => m_axi_gmem2_WLAST,
        WID => m_axi_gmem2_WID,
        WUSER => m_axi_gmem2_WUSER,
        ARVALID => m_axi_gmem2_ARVALID,
        ARREADY => m_axi_gmem2_ARREADY,
        ARADDR => m_axi_gmem2_ARADDR,
        ARID => m_axi_gmem2_ARID,
        ARLEN => m_axi_gmem2_ARLEN,
        ARSIZE => m_axi_gmem2_ARSIZE,
        ARBURST => m_axi_gmem2_ARBURST,
        ARLOCK => m_axi_gmem2_ARLOCK,
        ARCACHE => m_axi_gmem2_ARCACHE,
        ARPROT => m_axi_gmem2_ARPROT,
        ARQOS => m_axi_gmem2_ARQOS,
        ARREGION => m_axi_gmem2_ARREGION,
        ARUSER => m_axi_gmem2_ARUSER,
        RVALID => m_axi_gmem2_RVALID,
        RREADY => m_axi_gmem2_RREADY,
        RDATA => m_axi_gmem2_RDATA,
        RLAST => m_axi_gmem2_RLAST,
        RID => m_axi_gmem2_RID,
        RUSER => m_axi_gmem2_RUSER,
        RRESP => m_axi_gmem2_RRESP,
        BVALID => m_axi_gmem2_BVALID,
        BREADY => m_axi_gmem2_BREADY,
        BRESP => m_axi_gmem2_BRESP,
        BID => m_axi_gmem2_BID,
        BUSER => m_axi_gmem2_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_CH0_ARVALID => ap_const_logic_0,
        I_CH0_ARREADY => gmem2_ARREADY,
        I_CH0_ARADDR => ap_const_lv64_0,
        I_CH0_ARLEN => ap_const_lv32_0,
        I_CH0_RVALID => gmem2_RVALID,
        I_CH0_RREADY => ap_const_logic_0,
        I_CH0_RDATA => gmem2_RDATA,
        I_CH0_RFIFONUM => gmem2_RFIFONUM,
        I_CH0_AWVALID => gmem2_AWVALID,
        I_CH0_AWREADY => gmem2_AWREADY,
        I_CH0_AWADDR => gmem2_AWADDR,
        I_CH0_AWLEN => gmem2_AWLEN,
        I_CH0_WVALID => gmem2_WVALID,
        I_CH0_WREADY => gmem2_WREADY,
        I_CH0_WDATA => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_WDATA,
        I_CH0_WSTRB => grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_WSTRB,
        I_CH0_BVALID => gmem2_BVALID,
        I_CH0_BREADY => gmem2_BREADY);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_ap_ready = ap_const_logic_1)) then 
                    grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_ap_ready = ap_const_logic_1)) then 
                    grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                in_image_read_reg_144 <= in_image;
                max_pool_image_read_reg_138 <= max_pool_image;
                min_pool_image_read_reg_132 <= min_pool_image;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state11, grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_ap_done, grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_ap_done, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_block_state2_io, ap_block_state11)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_boolean_0 = ap_block_state2_io) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((ap_const_boolean_0 = ap_block_state11) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(ap_block_state11)
    begin
        if ((ap_const_boolean_1 = ap_block_state11)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2_io)
    begin
        if ((ap_const_boolean_1 = ap_block_state2_io)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_ap_done)
    begin
        if ((grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_ap_done)
    begin
        if ((grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state11_assign_proc : process(gmem1_BVALID, gmem2_BVALID)
    begin
                ap_block_state11 <= ((gmem2_BVALID = ap_const_logic_0) or (gmem1_BVALID = ap_const_logic_0));
    end process;


    ap_block_state2_io_assign_proc : process(gmem1_AWREADY, gmem2_AWREADY)
    begin
                ap_block_state2_io <= ((gmem2_AWREADY = ap_const_logic_0) or (gmem1_AWREADY = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state11, ap_block_state11)
    begin
        if (((ap_const_boolean_0 = ap_block_state11) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state11, ap_block_state11)
    begin
        if (((ap_const_boolean_0 = ap_block_state11) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    gmem1_AWADDR_assign_proc : process(ap_CS_fsm_state2, max_pool_image_read_reg_138, grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_AWADDR, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_block_state2_io)
    begin
        if (((ap_const_boolean_0 = ap_block_state2_io) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            gmem1_AWADDR <= max_pool_image_read_reg_138;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            gmem1_AWADDR <= grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_AWADDR;
        else 
            gmem1_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem1_AWLEN_assign_proc : process(ap_CS_fsm_state2, grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_AWLEN, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_block_state2_io)
    begin
        if (((ap_const_boolean_0 = ap_block_state2_io) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            gmem1_AWLEN <= ap_const_lv64_1000(32 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            gmem1_AWLEN <= grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_AWLEN;
        else 
            gmem1_AWLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem1_AWVALID_assign_proc : process(ap_CS_fsm_state2, grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_AWVALID, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_block_state2_io)
    begin
        if (((ap_const_boolean_0 = ap_block_state2_io) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            gmem1_AWVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            gmem1_AWVALID <= grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_AWVALID;
        else 
            gmem1_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem1_BREADY_assign_proc : process(ap_CS_fsm_state11, grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_BREADY, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_block_state11)
    begin
        if (((ap_const_boolean_0 = ap_block_state11) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            gmem1_BREADY <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            gmem1_BREADY <= grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_BREADY;
        else 
            gmem1_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem1_WVALID_assign_proc : process(grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_WVALID, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            gmem1_WVALID <= grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem1_WVALID;
        else 
            gmem1_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem1_blk_n_AW_assign_proc : process(m_axi_gmem1_AWREADY, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            gmem1_blk_n_AW <= m_axi_gmem1_AWREADY;
        else 
            gmem1_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    gmem1_blk_n_B_assign_proc : process(m_axi_gmem1_BVALID, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            gmem1_blk_n_B <= m_axi_gmem1_BVALID;
        else 
            gmem1_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    gmem2_AWADDR_assign_proc : process(ap_CS_fsm_state2, min_pool_image_read_reg_132, grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_AWADDR, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_block_state2_io)
    begin
        if (((ap_const_boolean_0 = ap_block_state2_io) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            gmem2_AWADDR <= min_pool_image_read_reg_132;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            gmem2_AWADDR <= grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_AWADDR;
        else 
            gmem2_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem2_AWLEN_assign_proc : process(ap_CS_fsm_state2, grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_AWLEN, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_block_state2_io)
    begin
        if (((ap_const_boolean_0 = ap_block_state2_io) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            gmem2_AWLEN <= ap_const_lv64_1000(32 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            gmem2_AWLEN <= grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_AWLEN;
        else 
            gmem2_AWLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem2_AWVALID_assign_proc : process(ap_CS_fsm_state2, grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_AWVALID, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_block_state2_io)
    begin
        if (((ap_const_boolean_0 = ap_block_state2_io) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            gmem2_AWVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            gmem2_AWVALID <= grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_AWVALID;
        else 
            gmem2_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem2_BREADY_assign_proc : process(ap_CS_fsm_state11, grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_BREADY, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_block_state11)
    begin
        if (((ap_const_boolean_0 = ap_block_state11) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            gmem2_BREADY <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            gmem2_BREADY <= grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_BREADY;
        else 
            gmem2_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem2_WVALID_assign_proc : process(grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_WVALID, ap_CS_fsm_state5, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            gmem2_WVALID <= grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem2_WVALID;
        else 
            gmem2_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem2_blk_n_AW_assign_proc : process(m_axi_gmem2_AWREADY, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            gmem2_blk_n_AW <= m_axi_gmem2_AWREADY;
        else 
            gmem2_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    gmem2_blk_n_B_assign_proc : process(m_axi_gmem2_BVALID, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            gmem2_blk_n_B <= m_axi_gmem2_BVALID;
        else 
            gmem2_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    gmem_ARADDR_assign_proc : process(grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_ARADDR, grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_ARADDR, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            gmem_ARADDR <= grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            gmem_ARADDR <= grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_ARADDR;
        else 
            gmem_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_ARLEN_assign_proc : process(grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_ARLEN, grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_ARLEN, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            gmem_ARLEN <= grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            gmem_ARLEN <= grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_ARLEN;
        else 
            gmem_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_ARVALID_assign_proc : process(grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_ARVALID, grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_ARVALID, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            gmem_ARVALID <= grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            gmem_ARVALID <= grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_ARVALID;
        else 
            gmem_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_RREADY_assign_proc : process(grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_RREADY, grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_RREADY, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            gmem_RREADY <= grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_m_axi_gmem_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            gmem_RREADY <= grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_m_axi_gmem_RREADY;
        else 
            gmem_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_ap_start <= grp_Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_fu_100_ap_start_reg;
    grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_ap_start <= grp_Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_110_ap_start_reg;
end behav;
