#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* LCD_LCDPort */
LCD_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT2_AG
LCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT2_SLW

/* P0_0 */
P0_0__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
P0_0__0__MASK EQU 0x40
P0_0__0__PC EQU CYREG_PRT1_PC6
P0_0__0__PORT EQU 1
P0_0__0__SHIFT EQU 6
P0_0__AG EQU CYREG_PRT1_AG
P0_0__AMUX EQU CYREG_PRT1_AMUX
P0_0__BIE EQU CYREG_PRT1_BIE
P0_0__BIT_MASK EQU CYREG_PRT1_BIT_MASK
P0_0__BYP EQU CYREG_PRT1_BYP
P0_0__CTL EQU CYREG_PRT1_CTL
P0_0__DM0 EQU CYREG_PRT1_DM0
P0_0__DM1 EQU CYREG_PRT1_DM1
P0_0__DM2 EQU CYREG_PRT1_DM2
P0_0__DR EQU CYREG_PRT1_DR
P0_0__INP_DIS EQU CYREG_PRT1_INP_DIS
P0_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
P0_0__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
P0_0__LCD_EN EQU CYREG_PRT1_LCD_EN
P0_0__MASK EQU 0x40
P0_0__PORT EQU 1
P0_0__PRT EQU CYREG_PRT1_PRT
P0_0__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
P0_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
P0_0__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
P0_0__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
P0_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
P0_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
P0_0__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
P0_0__PS EQU CYREG_PRT1_PS
P0_0__SHIFT EQU 6
P0_0__SLW EQU CYREG_PRT1_SLW

/* P0_1 */
P0_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
P0_1__0__MASK EQU 0x01
P0_1__0__PC EQU CYREG_PRT0_PC0
P0_1__0__PORT EQU 0
P0_1__0__SHIFT EQU 0
P0_1__AG EQU CYREG_PRT0_AG
P0_1__AMUX EQU CYREG_PRT0_AMUX
P0_1__BIE EQU CYREG_PRT0_BIE
P0_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P0_1__BYP EQU CYREG_PRT0_BYP
P0_1__CTL EQU CYREG_PRT0_CTL
P0_1__DM0 EQU CYREG_PRT0_DM0
P0_1__DM1 EQU CYREG_PRT0_DM1
P0_1__DM2 EQU CYREG_PRT0_DM2
P0_1__DR EQU CYREG_PRT0_DR
P0_1__INP_DIS EQU CYREG_PRT0_INP_DIS
P0_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
P0_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P0_1__LCD_EN EQU CYREG_PRT0_LCD_EN
P0_1__MASK EQU 0x01
P0_1__PORT EQU 0
P0_1__PRT EQU CYREG_PRT0_PRT
P0_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P0_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P0_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P0_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P0_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P0_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P0_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P0_1__PS EQU CYREG_PRT0_PS
P0_1__SHIFT EQU 0
P0_1__SLW EQU CYREG_PRT0_SLW

/* Tx_1 */
Tx_1__0__INTTYPE EQU CYREG_PICU4_INTTYPE3
Tx_1__0__MASK EQU 0x08
Tx_1__0__PC EQU CYREG_PRT4_PC3
Tx_1__0__PORT EQU 4
Tx_1__0__SHIFT EQU 3
Tx_1__AG EQU CYREG_PRT4_AG
Tx_1__AMUX EQU CYREG_PRT4_AMUX
Tx_1__BIE EQU CYREG_PRT4_BIE
Tx_1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Tx_1__BYP EQU CYREG_PRT4_BYP
Tx_1__CTL EQU CYREG_PRT4_CTL
Tx_1__DM0 EQU CYREG_PRT4_DM0
Tx_1__DM1 EQU CYREG_PRT4_DM1
Tx_1__DM2 EQU CYREG_PRT4_DM2
Tx_1__DR EQU CYREG_PRT4_DR
Tx_1__INP_DIS EQU CYREG_PRT4_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Tx_1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Tx_1__LCD_EN EQU CYREG_PRT4_LCD_EN
Tx_1__MASK EQU 0x08
Tx_1__PORT EQU 4
Tx_1__PRT EQU CYREG_PRT4_PRT
Tx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Tx_1__PS EQU CYREG_PRT4_PS
Tx_1__SHIFT EQU 3
Tx_1__SLW EQU CYREG_PRT4_SLW

/* Tx_2 */
Tx_2__0__INTTYPE EQU CYREG_PICU4_INTTYPE5
Tx_2__0__MASK EQU 0x20
Tx_2__0__PC EQU CYREG_PRT4_PC5
Tx_2__0__PORT EQU 4
Tx_2__0__SHIFT EQU 5
Tx_2__AG EQU CYREG_PRT4_AG
Tx_2__AMUX EQU CYREG_PRT4_AMUX
Tx_2__BIE EQU CYREG_PRT4_BIE
Tx_2__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Tx_2__BYP EQU CYREG_PRT4_BYP
Tx_2__CTL EQU CYREG_PRT4_CTL
Tx_2__DM0 EQU CYREG_PRT4_DM0
Tx_2__DM1 EQU CYREG_PRT4_DM1
Tx_2__DM2 EQU CYREG_PRT4_DM2
Tx_2__DR EQU CYREG_PRT4_DR
Tx_2__INP_DIS EQU CYREG_PRT4_INP_DIS
Tx_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Tx_2__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Tx_2__LCD_EN EQU CYREG_PRT4_LCD_EN
Tx_2__MASK EQU 0x20
Tx_2__PORT EQU 4
Tx_2__PRT EQU CYREG_PRT4_PRT
Tx_2__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Tx_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Tx_2__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Tx_2__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Tx_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Tx_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Tx_2__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Tx_2__PS EQU CYREG_PRT4_PS
Tx_2__SHIFT EQU 5
Tx_2__SLW EQU CYREG_PRT4_SLW

/* Tx_3 */
Tx_3__0__INTTYPE EQU CYREG_PICU4_INTTYPE7
Tx_3__0__MASK EQU 0x80
Tx_3__0__PC EQU CYREG_PRT4_PC7
Tx_3__0__PORT EQU 4
Tx_3__0__SHIFT EQU 7
Tx_3__AG EQU CYREG_PRT4_AG
Tx_3__AMUX EQU CYREG_PRT4_AMUX
Tx_3__BIE EQU CYREG_PRT4_BIE
Tx_3__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Tx_3__BYP EQU CYREG_PRT4_BYP
Tx_3__CTL EQU CYREG_PRT4_CTL
Tx_3__DM0 EQU CYREG_PRT4_DM0
Tx_3__DM1 EQU CYREG_PRT4_DM1
Tx_3__DM2 EQU CYREG_PRT4_DM2
Tx_3__DR EQU CYREG_PRT4_DR
Tx_3__INP_DIS EQU CYREG_PRT4_INP_DIS
Tx_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Tx_3__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Tx_3__LCD_EN EQU CYREG_PRT4_LCD_EN
Tx_3__MASK EQU 0x80
Tx_3__PORT EQU 4
Tx_3__PRT EQU CYREG_PRT4_PRT
Tx_3__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Tx_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Tx_3__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Tx_3__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Tx_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Tx_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Tx_3__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Tx_3__PS EQU CYREG_PRT4_PS
Tx_3__SHIFT EQU 7
Tx_3__SLW EQU CYREG_PRT4_SLW

/* UART_1_BUART */
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB06_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB06_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB06_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB06_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB06_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB06_F1
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB07_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB07_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB07_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB07_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB07_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB07_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB07_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB07_ST

/* UART_1_IntClock */
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x05
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x20
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x20

/* UART_1_TXInternalInterrupt */
UART_1_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_1_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_1_TXInternalInterrupt__INTC_MASK EQU 0x08
UART_1_TXInternalInterrupt__INTC_NUMBER EQU 3
UART_1_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_1_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
UART_1_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_1_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* UART_2_BUART */
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB07_A0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB07_A1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB07_D0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB07_D1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB07_F0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB07_F1
UART_2_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
UART_2_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
UART_2_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
UART_2_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
UART_2_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_2_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
UART_2_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
UART_2_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
UART_2_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB04_A0
UART_2_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB04_A1
UART_2_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
UART_2_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB04_D0
UART_2_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB04_D1
UART_2_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_2_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
UART_2_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB04_F0
UART_2_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB04_F1
UART_2_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_2_BUART_sTX_TxSts__0__POS EQU 0
UART_2_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_2_BUART_sTX_TxSts__1__POS EQU 1
UART_2_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_2_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
UART_2_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_2_BUART_sTX_TxSts__2__POS EQU 2
UART_2_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_2_BUART_sTX_TxSts__3__POS EQU 3
UART_2_BUART_sTX_TxSts__MASK EQU 0x0F
UART_2_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB07_MSK
UART_2_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_2_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB07_ST

/* UART_2_IntClock */
UART_2_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
UART_2_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
UART_2_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
UART_2_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_2_IntClock__INDEX EQU 0x03
UART_2_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_2_IntClock__PM_ACT_MSK EQU 0x08
UART_2_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_2_IntClock__PM_STBY_MSK EQU 0x08

/* UART_2_TXInternalInterrupt */
UART_2_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_2_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_2_TXInternalInterrupt__INTC_MASK EQU 0x10
UART_2_TXInternalInterrupt__INTC_NUMBER EQU 4
UART_2_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_2_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
UART_2_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_2_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* UART_3_BUART */
UART_3_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
UART_3_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
UART_3_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
UART_3_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
UART_3_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UART_3_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
UART_3_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
UART_3_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
UART_3_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB06_A0
UART_3_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB06_A1
UART_3_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
UART_3_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB06_D0
UART_3_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB06_D1
UART_3_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UART_3_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
UART_3_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB06_F0
UART_3_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB06_F1
UART_3_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
UART_3_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
UART_3_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
UART_3_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
UART_3_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
UART_3_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
UART_3_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
UART_3_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
UART_3_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB05_A0
UART_3_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB05_A1
UART_3_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
UART_3_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB05_D0
UART_3_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB05_D1
UART_3_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
UART_3_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
UART_3_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB05_F0
UART_3_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB05_F1
UART_3_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_3_BUART_sTX_TxSts__0__POS EQU 0
UART_3_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_3_BUART_sTX_TxSts__1__POS EQU 1
UART_3_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UART_3_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
UART_3_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_3_BUART_sTX_TxSts__2__POS EQU 2
UART_3_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_3_BUART_sTX_TxSts__3__POS EQU 3
UART_3_BUART_sTX_TxSts__MASK EQU 0x0F
UART_3_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB06_MSK
UART_3_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UART_3_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB06_ST

/* UART_3_IntClock */
UART_3_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
UART_3_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
UART_3_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
UART_3_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_3_IntClock__INDEX EQU 0x04
UART_3_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_3_IntClock__PM_ACT_MSK EQU 0x10
UART_3_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_3_IntClock__PM_STBY_MSK EQU 0x10

/* UART_3_TXInternalInterrupt */
UART_3_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_3_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_3_TXInternalInterrupt__INTC_MASK EQU 0x20
UART_3_TXInternalInterrupt__INTC_NUMBER EQU 5
UART_3_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_3_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
UART_3_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_3_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Pin_Vin */
Pin_Vin__0__INTTYPE EQU CYREG_PICU4_INTTYPE1
Pin_Vin__0__MASK EQU 0x02
Pin_Vin__0__PC EQU CYREG_PRT4_PC1
Pin_Vin__0__PORT EQU 4
Pin_Vin__0__SHIFT EQU 1
Pin_Vin__AG EQU CYREG_PRT4_AG
Pin_Vin__AMUX EQU CYREG_PRT4_AMUX
Pin_Vin__BIE EQU CYREG_PRT4_BIE
Pin_Vin__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_Vin__BYP EQU CYREG_PRT4_BYP
Pin_Vin__CTL EQU CYREG_PRT4_CTL
Pin_Vin__DM0 EQU CYREG_PRT4_DM0
Pin_Vin__DM1 EQU CYREG_PRT4_DM1
Pin_Vin__DM2 EQU CYREG_PRT4_DM2
Pin_Vin__DR EQU CYREG_PRT4_DR
Pin_Vin__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_Vin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Pin_Vin__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_Vin__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_Vin__MASK EQU 0x02
Pin_Vin__PORT EQU 4
Pin_Vin__PRT EQU CYREG_PRT4_PRT
Pin_Vin__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_Vin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_Vin__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_Vin__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_Vin__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_Vin__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_Vin__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_Vin__PS EQU CYREG_PRT4_PS
Pin_Vin__SHIFT EQU 1
Pin_Vin__SLW EQU CYREG_PRT4_SLW

/* Pin_Vin_1 */
Pin_Vin_1__0__INTTYPE EQU CYREG_PICU4_INTTYPE0
Pin_Vin_1__0__MASK EQU 0x01
Pin_Vin_1__0__PC EQU CYREG_PRT4_PC0
Pin_Vin_1__0__PORT EQU 4
Pin_Vin_1__0__SHIFT EQU 0
Pin_Vin_1__AG EQU CYREG_PRT4_AG
Pin_Vin_1__AMUX EQU CYREG_PRT4_AMUX
Pin_Vin_1__BIE EQU CYREG_PRT4_BIE
Pin_Vin_1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_Vin_1__BYP EQU CYREG_PRT4_BYP
Pin_Vin_1__CTL EQU CYREG_PRT4_CTL
Pin_Vin_1__DM0 EQU CYREG_PRT4_DM0
Pin_Vin_1__DM1 EQU CYREG_PRT4_DM1
Pin_Vin_1__DM2 EQU CYREG_PRT4_DM2
Pin_Vin_1__DR EQU CYREG_PRT4_DR
Pin_Vin_1__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_Vin_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Pin_Vin_1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_Vin_1__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_Vin_1__MASK EQU 0x01
Pin_Vin_1__PORT EQU 4
Pin_Vin_1__PRT EQU CYREG_PRT4_PRT
Pin_Vin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_Vin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_Vin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_Vin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_Vin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_Vin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_Vin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_Vin_1__PS EQU CYREG_PRT4_PS
Pin_Vin_1__SHIFT EQU 0
Pin_Vin_1__SLW EQU CYREG_PRT4_SLW

/* Timer_1_TimerUDB */
Timer_1_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_1_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_1_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
Timer_1_TimerUDB_rstSts_stsreg__1__POS EQU 1
Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
Timer_1_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_1_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_1_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_1_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_1_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
Timer_1_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB05_MSK
Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB05_ST
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB04_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB04_MSK
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
Timer_1_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
Timer_1_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
Timer_1_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
Timer_1_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
Timer_1_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
Timer_1_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
Timer_1_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Timer_1_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
Timer_1_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
Timer_1_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
Timer_1_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Timer_1_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
Timer_1_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
Timer_1_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
Timer_1_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
Timer_1_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
Timer_1_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
Timer_1_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
Timer_1_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Timer_1_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
Timer_1_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
Timer_1_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B1_UDB05_F1

/* clock_1 */
clock_1__CFG0 EQU CYREG_CLKDIST_DCFG6_CFG0
clock_1__CFG1 EQU CYREG_CLKDIST_DCFG6_CFG1
clock_1__CFG2 EQU CYREG_CLKDIST_DCFG6_CFG2
clock_1__CFG2_SRC_SEL_MASK EQU 0x07
clock_1__INDEX EQU 0x06
clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
clock_1__PM_ACT_MSK EQU 0x40
clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
clock_1__PM_STBY_MSK EQU 0x40

/* clock_2 */
clock_2__CFG0 EQU CYREG_CLKDIST_DCFG7_CFG0
clock_2__CFG1 EQU CYREG_CLKDIST_DCFG7_CFG1
clock_2__CFG2 EQU CYREG_CLKDIST_DCFG7_CFG2
clock_2__CFG2_SRC_SEL_MASK EQU 0x07
clock_2__INDEX EQU 0x07
clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
clock_2__PM_ACT_MSK EQU 0x80
clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
clock_2__PM_STBY_MSK EQU 0x80

/* TimerISR */
TimerISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
TimerISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
TimerISR__INTC_MASK EQU 0x01
TimerISR__INTC_NUMBER EQU 0
TimerISR__INTC_PRIOR_NUM EQU 7
TimerISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
TimerISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
TimerISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_SAR_L_ADC_SAR */
ADC_SAR_L_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_SAR_L_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_SAR_L_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_SAR_L_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_SAR_L_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_SAR_L_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_SAR_L_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_SAR_L_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_SAR_L_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_L_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_SAR_L_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_L_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_SAR_L_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_SAR_L_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_SAR_L_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_SAR_L_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_SAR_L_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_SAR_L_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_SAR_L_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_SAR_L_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1

/* ADC_SAR_L_Bypass */
ADC_SAR_L_Bypass__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
ADC_SAR_L_Bypass__0__MASK EQU 0x10
ADC_SAR_L_Bypass__0__PC EQU CYREG_PRT0_PC4
ADC_SAR_L_Bypass__0__PORT EQU 0
ADC_SAR_L_Bypass__0__SHIFT EQU 4
ADC_SAR_L_Bypass__AG EQU CYREG_PRT0_AG
ADC_SAR_L_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC_SAR_L_Bypass__BIE EQU CYREG_PRT0_BIE
ADC_SAR_L_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_SAR_L_Bypass__BYP EQU CYREG_PRT0_BYP
ADC_SAR_L_Bypass__CTL EQU CYREG_PRT0_CTL
ADC_SAR_L_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC_SAR_L_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC_SAR_L_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC_SAR_L_Bypass__DR EQU CYREG_PRT0_DR
ADC_SAR_L_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_SAR_L_Bypass__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_SAR_L_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_SAR_L_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_SAR_L_Bypass__MASK EQU 0x10
ADC_SAR_L_Bypass__PORT EQU 0
ADC_SAR_L_Bypass__PRT EQU CYREG_PRT0_PRT
ADC_SAR_L_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_SAR_L_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_SAR_L_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_SAR_L_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_SAR_L_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_SAR_L_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_SAR_L_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_SAR_L_Bypass__PS EQU CYREG_PRT0_PS
ADC_SAR_L_Bypass__SHIFT EQU 4
ADC_SAR_L_Bypass__SLW EQU CYREG_PRT0_SLW

/* ADC_SAR_L_IRQ */
ADC_SAR_L_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_L_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_L_IRQ__INTC_MASK EQU 0x02
ADC_SAR_L_IRQ__INTC_NUMBER EQU 1
ADC_SAR_L_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_L_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ADC_SAR_L_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_L_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_SAR_L_theACLK */
ADC_SAR_L_theACLK__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
ADC_SAR_L_theACLK__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
ADC_SAR_L_theACLK__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
ADC_SAR_L_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_L_theACLK__INDEX EQU 0x01
ADC_SAR_L_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_SAR_L_theACLK__PM_ACT_MSK EQU 0x02
ADC_SAR_L_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_SAR_L_theACLK__PM_STBY_MSK EQU 0x02

/* ADC_SAR_R_ADC_SAR */
ADC_SAR_R_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_SAR_R_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_SAR_R_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_SAR_R_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_SAR_R_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_SAR_R_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_SAR_R_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_SAR_R_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_SAR_R_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_R_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_SAR_R_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_R_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_SAR_R_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_SAR_R_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_SAR_R_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_SAR_R_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_SAR_R_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_SAR_R_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_SAR_R_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_SAR_R_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1

/* ADC_SAR_R_IRQ */
ADC_SAR_R_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_R_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_R_IRQ__INTC_MASK EQU 0x04
ADC_SAR_R_IRQ__INTC_NUMBER EQU 2
ADC_SAR_R_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_R_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
ADC_SAR_R_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_R_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_SAR_R_theACLK */
ADC_SAR_R_theACLK__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
ADC_SAR_R_theACLK__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
ADC_SAR_R_theACLK__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
ADC_SAR_R_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_R_theACLK__INDEX EQU 0x02
ADC_SAR_R_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_SAR_R_theACLK__PM_ACT_MSK EQU 0x04
ADC_SAR_R_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_SAR_R_theACLK__PM_STBY_MSK EQU 0x04

/* ADC_DelSig_1_DEC */
ADC_DelSig_1_DEC__COHER EQU CYREG_DEC_COHER
ADC_DelSig_1_DEC__CR EQU CYREG_DEC_CR
ADC_DelSig_1_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DelSig_1_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DelSig_1_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DelSig_1_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DelSig_1_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DelSig_1_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DelSig_1_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DelSig_1_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DelSig_1_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DelSig_1_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DelSig_1_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DelSig_1_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DelSig_1_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DelSig_1_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DelSig_1_DEC__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DelSig_1_DEC__PM_STBY_MSK EQU 0x01
ADC_DelSig_1_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DelSig_1_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DelSig_1_DEC__SR EQU CYREG_DEC_SR
ADC_DelSig_1_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DelSig_1_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DelSig_1_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DelSig_1_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DelSig_1_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DelSig_1_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DelSig_1_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DelSig_1_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8

/* ADC_DelSig_1_DSM */
ADC_DelSig_1_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DelSig_1_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DelSig_1_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DelSig_1_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DelSig_1_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DelSig_1_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DelSig_1_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DelSig_1_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DelSig_1_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DelSig_1_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DelSig_1_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DelSig_1_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DelSig_1_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DelSig_1_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DelSig_1_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DelSig_1_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DelSig_1_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DelSig_1_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DelSig_1_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DelSig_1_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DelSig_1_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DelSig_1_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DelSig_1_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DelSig_1_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DelSig_1_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DelSig_1_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DelSig_1_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DelSig_1_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DelSig_1_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DelSig_1_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DelSig_1_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DelSig_1_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DelSig_1_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DelSig_1_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DelSig_1_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DelSig_1_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DelSig_1_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DelSig_1_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DelSig_1_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DelSig_1_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DelSig_1_DSM__TST1 EQU CYREG_DSM0_TST1

/* ADC_DelSig_1_Ext_CP_Clk */
ADC_DelSig_1_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_DelSig_1_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_DelSig_1_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_Ext_CP_Clk__INDEX EQU 0x00
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK EQU 0x01

/* ADC_DelSig_1_IRQ */
ADC_DelSig_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_DelSig_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_DelSig_1_IRQ__INTC_MASK EQU 0x20000000
ADC_DelSig_1_IRQ__INTC_NUMBER EQU 29
ADC_DelSig_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_DelSig_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_DelSig_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_DelSig_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_DelSig_1_theACLK */
ADC_DelSig_1_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_DelSig_1_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_DelSig_1_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_DelSig_1_theACLK__INDEX EQU 0x00
ADC_DelSig_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_DelSig_1_theACLK__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_DelSig_1_theACLK__PM_STBY_MSK EQU 0x01

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 53000000
BCLK__BUS_CLK__KHZ EQU 53000
BCLK__BUS_CLK__MHZ EQU 53
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 0
CYDEV_CONFIGURATION_DMA EQU 1
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_DMA
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x200
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000003F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
