-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity reversi_accel_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    mat_in_data323_dout : IN STD_LOGIC_VECTOR (23 downto 0);
    mat_in_data323_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    mat_in_data323_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    mat_in_data323_empty_n : IN STD_LOGIC;
    mat_in_data323_read : OUT STD_LOGIC;
    mat_blur_data324_din : OUT STD_LOGIC_VECTOR (23 downto 0);
    mat_blur_data324_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    mat_blur_data324_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    mat_blur_data324_full_n : IN STD_LOGIC;
    mat_blur_data324_write : OUT STD_LOGIC;
    img_height : IN STD_LOGIC_VECTOR (15 downto 0);
    img_width : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of reversi_accel_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (9 downto 0) := "0000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (9 downto 0) := "0000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (9 downto 0) := "0000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (9 downto 0) := "0001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (9 downto 0) := "0010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (9 downto 0) := "0100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv13_2 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv13_3 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal mat_blur_data324_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal op2_assign_fu_234_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal op2_assign_reg_511 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal cmp_i_i200_i_fu_337_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i200_i_reg_522 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal icmp_ln1073_fu_247_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tp_V_reg_527 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal mid_V_reg_532 : STD_LOGIC_VECTOR (1 downto 0);
    signal bottom_V_reg_537 : STD_LOGIC_VECTOR (1 downto 0);
    signal buf_V_ce0 : STD_LOGIC;
    signal buf_V_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal buf_V_ce1 : STD_LOGIC;
    signal buf_V_we1 : STD_LOGIC;
    signal buf_V_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_V_17_ce0 : STD_LOGIC;
    signal buf_V_17_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_V_17_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal buf_V_17_ce1 : STD_LOGIC;
    signal buf_V_17_we1 : STD_LOGIC;
    signal buf_V_17_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_V_18_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop_fu_163_ap_start : STD_LOGIC;
    signal grp_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop_fu_163_ap_done : STD_LOGIC;
    signal grp_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop_fu_163_ap_idle : STD_LOGIC;
    signal grp_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop_fu_163_ap_ready : STD_LOGIC;
    signal grp_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop_fu_163_mat_in_data323_read : STD_LOGIC;
    signal grp_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop_fu_163_buf_V_17_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop_fu_163_buf_V_17_ce1 : STD_LOGIC;
    signal grp_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop_fu_163_buf_V_17_we1 : STD_LOGIC;
    signal grp_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop_fu_163_buf_V_17_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop_fu_163_buf_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop_fu_163_buf_V_ce1 : STD_LOGIC;
    signal grp_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop_fu_163_buf_V_we1 : STD_LOGIC;
    signal grp_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop_fu_163_buf_V_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_ap_start : STD_LOGIC;
    signal grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_ap_done : STD_LOGIC;
    signal grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_ap_idle : STD_LOGIC;
    signal grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_ap_ready : STD_LOGIC;
    signal grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_mat_in_data323_read : STD_LOGIC;
    signal grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_mat_blur_data324_din : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_mat_blur_data324_write : STD_LOGIC;
    signal grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_ce0 : STD_LOGIC;
    signal grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_ce1 : STD_LOGIC;
    signal grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_we1 : STD_LOGIC;
    signal grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_17_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_17_ce0 : STD_LOGIC;
    signal grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_17_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_17_ce1 : STD_LOGIC;
    signal grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_17_we1 : STD_LOGIC;
    signal grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_17_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_18_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_18_ce0 : STD_LOGIC;
    signal grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_18_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_18_ce1 : STD_LOGIC;
    signal grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_18_we1 : STD_LOGIC;
    signal grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_18_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_p_Val2_125_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_p_Val2_125_out_ap_vld : STD_LOGIC;
    signal grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_p_Val2_124_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_p_Val2_124_out_ap_vld : STD_LOGIC;
    signal grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_p_Val2_123_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_p_Val2_123_out_ap_vld : STD_LOGIC;
    signal grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_p_Val2_122_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_p_Val2_122_out_ap_vld : STD_LOGIC;
    signal grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_p_Val2_121_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_p_Val2_121_out_ap_vld : STD_LOGIC;
    signal grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_p_Val2_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_p_Val2_out_ap_vld : STD_LOGIC;
    signal grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_grp_xFapplygaussian3x3_16_s_fu_560_p_din1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_grp_xFapplygaussian3x3_16_s_fu_560_p_din2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_grp_xFapplygaussian3x3_16_s_fu_560_p_din3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_grp_xFapplygaussian3x3_16_s_fu_560_p_din4 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_grp_xFapplygaussian3x3_16_s_fu_560_p_din5 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_grp_xFapplygaussian3x3_16_s_fu_560_p_din6 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_grp_xFapplygaussian3x3_16_s_fu_560_p_din7 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_grp_xFapplygaussian3x3_16_s_fu_560_p_din8 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_grp_xFapplygaussian3x3_16_s_fu_560_p_din9 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_grp_xFapplygaussian3x3_16_s_fu_560_p_din10 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_grp_xFapplygaussian3x3_16_s_fu_560_p_din11 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_grp_xFapplygaussian3x3_16_s_fu_560_p_ce : STD_LOGIC;
    signal grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_ap_start : STD_LOGIC;
    signal grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_ap_done : STD_LOGIC;
    signal grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_ap_idle : STD_LOGIC;
    signal grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_ap_ready : STD_LOGIC;
    signal grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_out_val1_V_1_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_out_val1_V_1_out_ap_vld : STD_LOGIC;
    signal grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_grp_xFapplygaussian3x3_16_s_fu_560_p_din1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_grp_xFapplygaussian3x3_16_s_fu_560_p_din2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_grp_xFapplygaussian3x3_16_s_fu_560_p_din3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_grp_xFapplygaussian3x3_16_s_fu_560_p_din4 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_grp_xFapplygaussian3x3_16_s_fu_560_p_din5 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_grp_xFapplygaussian3x3_16_s_fu_560_p_din6 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_grp_xFapplygaussian3x3_16_s_fu_560_p_din7 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_grp_xFapplygaussian3x3_16_s_fu_560_p_din8 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_grp_xFapplygaussian3x3_16_s_fu_560_p_din9 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_grp_xFapplygaussian3x3_16_s_fu_560_p_din10 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_grp_xFapplygaussian3x3_16_s_fu_560_p_din11 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_grp_xFapplygaussian3x3_16_s_fu_560_p_ce : STD_LOGIC;
    signal grp_xFapplygaussian3x3_16_s_fu_560_D1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFapplygaussian3x3_16_s_fu_560_D2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFapplygaussian3x3_16_s_fu_560_D3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFapplygaussian3x3_16_s_fu_560_D4 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFapplygaussian3x3_16_s_fu_560_D5 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFapplygaussian3x3_16_s_fu_560_D6 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFapplygaussian3x3_16_s_fu_560_D7 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFapplygaussian3x3_16_s_fu_560_D8 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFapplygaussian3x3_16_s_fu_560_D9 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFapplygaussian3x3_16_s_fu_560_p_read1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFapplygaussian3x3_16_s_fu_560_p_read2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFapplygaussian3x3_16_s_fu_560_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFapplygaussian3x3_16_s_fu_560_ap_ce : STD_LOGIC;
    signal grp_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop_fu_163_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal row_ind_V_fu_72 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_24_fu_354_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_load_1_load_fu_252_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_V_fu_76 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_V_11_fu_362_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tp_fu_80 : STD_LOGIC_VECTOR (1 downto 0);
    signal tp_1_fu_295_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal mid_fu_84 : STD_LOGIC_VECTOR (1 downto 0);
    signal mid_1_fu_303_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal bottom_fu_88 : STD_LOGIC_VECTOR (1 downto 0);
    signal bottom_1_fu_311_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal img_height_cast_fu_231_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln1073_fu_243_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln1065_fu_289_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1073_10_fu_255_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_ind_V_23_fu_342_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln1065_119_fu_348_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component reversi_accel_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        mat_in_data323_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        mat_in_data323_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        mat_in_data323_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        mat_in_data323_empty_n : IN STD_LOGIC;
        mat_in_data323_read : OUT STD_LOGIC;
        img_width : IN STD_LOGIC_VECTOR (15 downto 0);
        buf_V_17_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        buf_V_17_ce1 : OUT STD_LOGIC;
        buf_V_17_we1 : OUT STD_LOGIC;
        buf_V_17_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        buf_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        buf_V_ce1 : OUT STD_LOGIC;
        buf_V_we1 : OUT STD_LOGIC;
        buf_V_d1 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component reversi_accel_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        mat_in_data323_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        mat_in_data323_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        mat_in_data323_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        mat_in_data323_empty_n : IN STD_LOGIC;
        mat_in_data323_read : OUT STD_LOGIC;
        mat_blur_data324_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        mat_blur_data324_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        mat_blur_data324_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        mat_blur_data324_full_n : IN STD_LOGIC;
        mat_blur_data324_write : OUT STD_LOGIC;
        img_width : IN STD_LOGIC_VECTOR (15 downto 0);
        buf_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        buf_V_ce0 : OUT STD_LOGIC;
        buf_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        buf_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        buf_V_ce1 : OUT STD_LOGIC;
        buf_V_we1 : OUT STD_LOGIC;
        buf_V_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        buf_V_17_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        buf_V_17_ce0 : OUT STD_LOGIC;
        buf_V_17_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        buf_V_17_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        buf_V_17_ce1 : OUT STD_LOGIC;
        buf_V_17_we1 : OUT STD_LOGIC;
        buf_V_17_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        buf_V_18_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        buf_V_18_ce0 : OUT STD_LOGIC;
        buf_V_18_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        buf_V_18_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        buf_V_18_ce1 : OUT STD_LOGIC;
        buf_V_18_we1 : OUT STD_LOGIC;
        buf_V_18_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        tp_V : IN STD_LOGIC_VECTOR (1 downto 0);
        mid_V : IN STD_LOGIC_VECTOR (1 downto 0);
        bottom_V : IN STD_LOGIC_VECTOR (1 downto 0);
        p_read : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (7 downto 0);
        cmp_i_i200_i : IN STD_LOGIC_VECTOR (0 downto 0);
        p_Val2_125_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        p_Val2_125_out_ap_vld : OUT STD_LOGIC;
        p_Val2_124_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        p_Val2_124_out_ap_vld : OUT STD_LOGIC;
        p_Val2_123_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        p_Val2_123_out_ap_vld : OUT STD_LOGIC;
        p_Val2_122_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        p_Val2_122_out_ap_vld : OUT STD_LOGIC;
        p_Val2_121_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        p_Val2_121_out_ap_vld : OUT STD_LOGIC;
        p_Val2_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        p_Val2_out_ap_vld : OUT STD_LOGIC;
        grp_xFapplygaussian3x3_16_s_fu_560_p_din1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        grp_xFapplygaussian3x3_16_s_fu_560_p_din2 : OUT STD_LOGIC_VECTOR (7 downto 0);
        grp_xFapplygaussian3x3_16_s_fu_560_p_din3 : OUT STD_LOGIC_VECTOR (7 downto 0);
        grp_xFapplygaussian3x3_16_s_fu_560_p_din4 : OUT STD_LOGIC_VECTOR (7 downto 0);
        grp_xFapplygaussian3x3_16_s_fu_560_p_din5 : OUT STD_LOGIC_VECTOR (7 downto 0);
        grp_xFapplygaussian3x3_16_s_fu_560_p_din6 : OUT STD_LOGIC_VECTOR (7 downto 0);
        grp_xFapplygaussian3x3_16_s_fu_560_p_din7 : OUT STD_LOGIC_VECTOR (7 downto 0);
        grp_xFapplygaussian3x3_16_s_fu_560_p_din8 : OUT STD_LOGIC_VECTOR (7 downto 0);
        grp_xFapplygaussian3x3_16_s_fu_560_p_din9 : OUT STD_LOGIC_VECTOR (7 downto 0);
        grp_xFapplygaussian3x3_16_s_fu_560_p_din10 : OUT STD_LOGIC_VECTOR (7 downto 0);
        grp_xFapplygaussian3x3_16_s_fu_560_p_din11 : OUT STD_LOGIC_VECTOR (7 downto 0);
        grp_xFapplygaussian3x3_16_s_fu_560_p_dout0 : IN STD_LOGIC_VECTOR (7 downto 0);
        grp_xFapplygaussian3x3_16_s_fu_560_p_ce : OUT STD_LOGIC );
    end component;


    component reversi_accel_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_Val2_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        p_Val2_121_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        p_Val2_122_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        p_Val2_123_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        p_Val2_124_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        p_Val2_125_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        p_read : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (7 downto 0);
        out_val1_V_1_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        out_val1_V_1_out_ap_vld : OUT STD_LOGIC;
        grp_xFapplygaussian3x3_16_s_fu_560_p_din1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        grp_xFapplygaussian3x3_16_s_fu_560_p_din2 : OUT STD_LOGIC_VECTOR (7 downto 0);
        grp_xFapplygaussian3x3_16_s_fu_560_p_din3 : OUT STD_LOGIC_VECTOR (7 downto 0);
        grp_xFapplygaussian3x3_16_s_fu_560_p_din4 : OUT STD_LOGIC_VECTOR (7 downto 0);
        grp_xFapplygaussian3x3_16_s_fu_560_p_din5 : OUT STD_LOGIC_VECTOR (7 downto 0);
        grp_xFapplygaussian3x3_16_s_fu_560_p_din6 : OUT STD_LOGIC_VECTOR (7 downto 0);
        grp_xFapplygaussian3x3_16_s_fu_560_p_din7 : OUT STD_LOGIC_VECTOR (7 downto 0);
        grp_xFapplygaussian3x3_16_s_fu_560_p_din8 : OUT STD_LOGIC_VECTOR (7 downto 0);
        grp_xFapplygaussian3x3_16_s_fu_560_p_din9 : OUT STD_LOGIC_VECTOR (7 downto 0);
        grp_xFapplygaussian3x3_16_s_fu_560_p_din10 : OUT STD_LOGIC_VECTOR (7 downto 0);
        grp_xFapplygaussian3x3_16_s_fu_560_p_din11 : OUT STD_LOGIC_VECTOR (7 downto 0);
        grp_xFapplygaussian3x3_16_s_fu_560_p_dout0 : IN STD_LOGIC_VECTOR (7 downto 0);
        grp_xFapplygaussian3x3_16_s_fu_560_p_ce : OUT STD_LOGIC );
    end component;


    component reversi_accel_xFapplygaussian3x3_16_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        D1 : IN STD_LOGIC_VECTOR (7 downto 0);
        D2 : IN STD_LOGIC_VECTOR (7 downto 0);
        D3 : IN STD_LOGIC_VECTOR (7 downto 0);
        D4 : IN STD_LOGIC_VECTOR (7 downto 0);
        D5 : IN STD_LOGIC_VECTOR (7 downto 0);
        D6 : IN STD_LOGIC_VECTOR (7 downto 0);
        D7 : IN STD_LOGIC_VECTOR (7 downto 0);
        D8 : IN STD_LOGIC_VECTOR (7 downto 0);
        D9 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component reversi_accel_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_s_buf_V_RAM_S2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (23 downto 0) );
    end component;



begin
    buf_V_U : component reversi_accel_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_s_buf_V_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_address0,
        ce0 => buf_V_ce0,
        q0 => buf_V_q0,
        address1 => buf_V_address1,
        ce1 => buf_V_ce1,
        we1 => buf_V_we1,
        d1 => buf_V_d1);

    buf_V_17_U : component reversi_accel_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_s_buf_V_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_17_address0,
        ce0 => buf_V_17_ce0,
        q0 => buf_V_17_q0,
        address1 => buf_V_17_address1,
        ce1 => buf_V_17_ce1,
        we1 => buf_V_17_we1,
        d1 => buf_V_17_d1);

    buf_V_18_U : component reversi_accel_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_s_buf_V_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_18_address0,
        ce0 => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_18_ce0,
        q0 => buf_V_18_q0,
        address1 => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_18_address1,
        ce1 => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_18_ce1,
        we1 => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_18_we1,
        d1 => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_18_d1);

    grp_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop_fu_163 : component reversi_accel_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop_fu_163_ap_start,
        ap_done => grp_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop_fu_163_ap_done,
        ap_idle => grp_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop_fu_163_ap_idle,
        ap_ready => grp_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop_fu_163_ap_ready,
        mat_in_data323_dout => mat_in_data323_dout,
        mat_in_data323_num_data_valid => ap_const_lv2_0,
        mat_in_data323_fifo_cap => ap_const_lv2_0,
        mat_in_data323_empty_n => mat_in_data323_empty_n,
        mat_in_data323_read => grp_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop_fu_163_mat_in_data323_read,
        img_width => img_width,
        buf_V_17_address1 => grp_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop_fu_163_buf_V_17_address1,
        buf_V_17_ce1 => grp_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop_fu_163_buf_V_17_ce1,
        buf_V_17_we1 => grp_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop_fu_163_buf_V_17_we1,
        buf_V_17_d1 => grp_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop_fu_163_buf_V_17_d1,
        buf_V_address1 => grp_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop_fu_163_buf_V_address1,
        buf_V_ce1 => grp_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop_fu_163_buf_V_ce1,
        buf_V_we1 => grp_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop_fu_163_buf_V_we1,
        buf_V_d1 => grp_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop_fu_163_buf_V_d1);

    grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172 : component reversi_accel_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_ap_start,
        ap_done => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_ap_done,
        ap_idle => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_ap_idle,
        ap_ready => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_ap_ready,
        mat_in_data323_dout => mat_in_data323_dout,
        mat_in_data323_num_data_valid => ap_const_lv2_0,
        mat_in_data323_fifo_cap => ap_const_lv2_0,
        mat_in_data323_empty_n => mat_in_data323_empty_n,
        mat_in_data323_read => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_mat_in_data323_read,
        mat_blur_data324_din => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_mat_blur_data324_din,
        mat_blur_data324_num_data_valid => ap_const_lv2_0,
        mat_blur_data324_fifo_cap => ap_const_lv2_0,
        mat_blur_data324_full_n => mat_blur_data324_full_n,
        mat_blur_data324_write => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_mat_blur_data324_write,
        img_width => img_width,
        buf_V_address0 => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_address0,
        buf_V_ce0 => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_ce0,
        buf_V_q0 => buf_V_q0,
        buf_V_address1 => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_address1,
        buf_V_ce1 => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_ce1,
        buf_V_we1 => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_we1,
        buf_V_d1 => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_d1,
        buf_V_17_address0 => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_17_address0,
        buf_V_17_ce0 => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_17_ce0,
        buf_V_17_q0 => buf_V_17_q0,
        buf_V_17_address1 => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_17_address1,
        buf_V_17_ce1 => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_17_ce1,
        buf_V_17_we1 => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_17_we1,
        buf_V_17_d1 => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_17_d1,
        buf_V_18_address0 => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_18_address0,
        buf_V_18_ce0 => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_18_ce0,
        buf_V_18_q0 => buf_V_18_q0,
        buf_V_18_address1 => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_18_address1,
        buf_V_18_ce1 => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_18_ce1,
        buf_V_18_we1 => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_18_we1,
        buf_V_18_d1 => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_18_d1,
        tp_V => tp_V_reg_527,
        mid_V => mid_V_reg_532,
        bottom_V => bottom_V_reg_537,
        p_read => p_read,
        p_read1 => p_read1,
        cmp_i_i200_i => cmp_i_i200_i_reg_522,
        p_Val2_125_out => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_p_Val2_125_out,
        p_Val2_125_out_ap_vld => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_p_Val2_125_out_ap_vld,
        p_Val2_124_out => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_p_Val2_124_out,
        p_Val2_124_out_ap_vld => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_p_Val2_124_out_ap_vld,
        p_Val2_123_out => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_p_Val2_123_out,
        p_Val2_123_out_ap_vld => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_p_Val2_123_out_ap_vld,
        p_Val2_122_out => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_p_Val2_122_out,
        p_Val2_122_out_ap_vld => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_p_Val2_122_out_ap_vld,
        p_Val2_121_out => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_p_Val2_121_out,
        p_Val2_121_out_ap_vld => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_p_Val2_121_out_ap_vld,
        p_Val2_out => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_p_Val2_out,
        p_Val2_out_ap_vld => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_p_Val2_out_ap_vld,
        grp_xFapplygaussian3x3_16_s_fu_560_p_din1 => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_grp_xFapplygaussian3x3_16_s_fu_560_p_din1,
        grp_xFapplygaussian3x3_16_s_fu_560_p_din2 => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_grp_xFapplygaussian3x3_16_s_fu_560_p_din2,
        grp_xFapplygaussian3x3_16_s_fu_560_p_din3 => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_grp_xFapplygaussian3x3_16_s_fu_560_p_din3,
        grp_xFapplygaussian3x3_16_s_fu_560_p_din4 => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_grp_xFapplygaussian3x3_16_s_fu_560_p_din4,
        grp_xFapplygaussian3x3_16_s_fu_560_p_din5 => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_grp_xFapplygaussian3x3_16_s_fu_560_p_din5,
        grp_xFapplygaussian3x3_16_s_fu_560_p_din6 => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_grp_xFapplygaussian3x3_16_s_fu_560_p_din6,
        grp_xFapplygaussian3x3_16_s_fu_560_p_din7 => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_grp_xFapplygaussian3x3_16_s_fu_560_p_din7,
        grp_xFapplygaussian3x3_16_s_fu_560_p_din8 => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_grp_xFapplygaussian3x3_16_s_fu_560_p_din8,
        grp_xFapplygaussian3x3_16_s_fu_560_p_din9 => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_grp_xFapplygaussian3x3_16_s_fu_560_p_din9,
        grp_xFapplygaussian3x3_16_s_fu_560_p_din10 => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_grp_xFapplygaussian3x3_16_s_fu_560_p_din10,
        grp_xFapplygaussian3x3_16_s_fu_560_p_din11 => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_grp_xFapplygaussian3x3_16_s_fu_560_p_din11,
        grp_xFapplygaussian3x3_16_s_fu_560_p_dout0 => grp_xFapplygaussian3x3_16_s_fu_560_ap_return,
        grp_xFapplygaussian3x3_16_s_fu_560_p_ce => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_grp_xFapplygaussian3x3_16_s_fu_560_p_ce);

    grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196 : component reversi_accel_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_ap_start,
        ap_done => grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_ap_done,
        ap_idle => grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_ap_idle,
        ap_ready => grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_ap_ready,
        p_Val2_reload => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_p_Val2_out,
        p_Val2_121_reload => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_p_Val2_121_out,
        p_Val2_122_reload => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_p_Val2_122_out,
        p_Val2_123_reload => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_p_Val2_123_out,
        p_Val2_124_reload => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_p_Val2_124_out,
        p_Val2_125_reload => grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_p_Val2_125_out,
        p_read => p_read,
        p_read1 => p_read1,
        out_val1_V_1_out => grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_out_val1_V_1_out,
        out_val1_V_1_out_ap_vld => grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_out_val1_V_1_out_ap_vld,
        grp_xFapplygaussian3x3_16_s_fu_560_p_din1 => grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_grp_xFapplygaussian3x3_16_s_fu_560_p_din1,
        grp_xFapplygaussian3x3_16_s_fu_560_p_din2 => grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_grp_xFapplygaussian3x3_16_s_fu_560_p_din2,
        grp_xFapplygaussian3x3_16_s_fu_560_p_din3 => grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_grp_xFapplygaussian3x3_16_s_fu_560_p_din3,
        grp_xFapplygaussian3x3_16_s_fu_560_p_din4 => grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_grp_xFapplygaussian3x3_16_s_fu_560_p_din4,
        grp_xFapplygaussian3x3_16_s_fu_560_p_din5 => grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_grp_xFapplygaussian3x3_16_s_fu_560_p_din5,
        grp_xFapplygaussian3x3_16_s_fu_560_p_din6 => grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_grp_xFapplygaussian3x3_16_s_fu_560_p_din6,
        grp_xFapplygaussian3x3_16_s_fu_560_p_din7 => grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_grp_xFapplygaussian3x3_16_s_fu_560_p_din7,
        grp_xFapplygaussian3x3_16_s_fu_560_p_din8 => grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_grp_xFapplygaussian3x3_16_s_fu_560_p_din8,
        grp_xFapplygaussian3x3_16_s_fu_560_p_din9 => grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_grp_xFapplygaussian3x3_16_s_fu_560_p_din9,
        grp_xFapplygaussian3x3_16_s_fu_560_p_din10 => grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_grp_xFapplygaussian3x3_16_s_fu_560_p_din10,
        grp_xFapplygaussian3x3_16_s_fu_560_p_din11 => grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_grp_xFapplygaussian3x3_16_s_fu_560_p_din11,
        grp_xFapplygaussian3x3_16_s_fu_560_p_dout0 => grp_xFapplygaussian3x3_16_s_fu_560_ap_return,
        grp_xFapplygaussian3x3_16_s_fu_560_p_ce => grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_grp_xFapplygaussian3x3_16_s_fu_560_p_ce);

    grp_xFapplygaussian3x3_16_s_fu_560 : component reversi_accel_xFapplygaussian3x3_16_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        D1 => grp_xFapplygaussian3x3_16_s_fu_560_D1,
        D2 => grp_xFapplygaussian3x3_16_s_fu_560_D2,
        D3 => grp_xFapplygaussian3x3_16_s_fu_560_D3,
        D4 => grp_xFapplygaussian3x3_16_s_fu_560_D4,
        D5 => grp_xFapplygaussian3x3_16_s_fu_560_D5,
        D6 => grp_xFapplygaussian3x3_16_s_fu_560_D6,
        D7 => grp_xFapplygaussian3x3_16_s_fu_560_D7,
        D8 => grp_xFapplygaussian3x3_16_s_fu_560_D8,
        D9 => grp_xFapplygaussian3x3_16_s_fu_560_D9,
        p_read1 => grp_xFapplygaussian3x3_16_s_fu_560_p_read1,
        p_read2 => grp_xFapplygaussian3x3_16_s_fu_560_p_read2,
        ap_return => grp_xFapplygaussian3x3_16_s_fu_560_ap_return,
        ap_ce => grp_xFapplygaussian3x3_16_s_fu_560_ap_ce);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_ap_ready = ap_const_logic_1)) then 
                    grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop_fu_163_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop_fu_163_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop_fu_163_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop_fu_163_ap_ready = ap_const_logic_1)) then 
                    grp_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop_fu_163_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_ap_ready = ap_const_logic_1)) then 
                    grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    bottom_fu_88_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_fu_247_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                if ((not((row_ind_V_load_1_load_fu_252_p1 = ap_const_lv13_2)) and not((row_ind_V_load_1_load_fu_252_p1 = ap_const_lv13_0)))) then 
                    bottom_fu_88 <= bottom_1_fu_311_p3;
                elsif ((row_ind_V_load_1_load_fu_252_p1 = ap_const_lv13_2)) then 
                    bottom_fu_88 <= ap_const_lv2_2;
                elsif ((row_ind_V_load_1_load_fu_252_p1 = ap_const_lv13_0)) then 
                    bottom_fu_88 <= ap_const_lv2_0;
                end if;
            end if; 
        end if;
    end process;

    mid_fu_84_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_fu_247_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                if ((not((row_ind_V_load_1_load_fu_252_p1 = ap_const_lv13_2)) and not((row_ind_V_load_1_load_fu_252_p1 = ap_const_lv13_0)))) then 
                    mid_fu_84 <= mid_1_fu_303_p3;
                elsif ((row_ind_V_load_1_load_fu_252_p1 = ap_const_lv13_2)) then 
                    mid_fu_84 <= ap_const_lv2_1;
                elsif ((row_ind_V_load_1_load_fu_252_p1 = ap_const_lv13_0)) then 
                    mid_fu_84 <= ap_const_lv2_2;
                end if;
            end if; 
        end if;
    end process;

    row_V_fu_76_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                row_V_fu_76 <= ap_const_lv13_1;
            elsif (((icmp_ln1073_fu_247_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                row_V_fu_76 <= row_V_11_fu_362_p2;
            end if; 
        end if;
    end process;

    row_ind_V_fu_72_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                row_ind_V_fu_72 <= ap_const_lv13_2;
            elsif (((icmp_ln1073_fu_247_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                row_ind_V_fu_72 <= row_ind_V_24_fu_354_p3;
            end if; 
        end if;
    end process;

    tp_fu_80_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_fu_247_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                if ((not((row_ind_V_load_1_load_fu_252_p1 = ap_const_lv13_2)) and not((row_ind_V_load_1_load_fu_252_p1 = ap_const_lv13_0)))) then 
                    tp_fu_80 <= tp_1_fu_295_p3;
                elsif ((row_ind_V_load_1_load_fu_252_p1 = ap_const_lv13_2)) then 
                    tp_fu_80 <= ap_const_lv2_0;
                elsif ((row_ind_V_load_1_load_fu_252_p1 = ap_const_lv13_0)) then 
                    tp_fu_80 <= ap_const_lv2_1;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                bottom_V_reg_537 <= bottom_fu_88;
                mid_V_reg_532 <= mid_fu_84;
                tp_V_reg_527 <= tp_fu_80;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_fu_247_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                cmp_i_i200_i_reg_522 <= cmp_i_i200_i_fu_337_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                op2_assign_reg_511 <= op2_assign_fu_234_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, mat_blur_data324_full_n, ap_CS_fsm_state10, ap_CS_fsm_state5, icmp_ln1073_fu_247_p2, grp_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop_fu_163_ap_done, grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_ap_done, grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_ap_done, ap_CS_fsm_state3, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop_fu_163_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((icmp_ln1073_fu_247_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                if (((mat_blur_data324_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(mat_blur_data324_full_n)
    begin
        if ((mat_blur_data324_full_n = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop_fu_163_ap_done)
    begin
        if ((grp_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop_fu_163_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_ap_done)
    begin
        if ((grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_ap_done)
    begin
        if ((grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state5, icmp_ln1073_fu_247_p2)
    begin
        if ((((icmp_ln1073_fu_247_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state5, icmp_ln1073_fu_247_p2)
    begin
        if (((icmp_ln1073_fu_247_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bottom_1_fu_311_p3 <= 
        ap_const_lv2_1 when (icmp_ln1065_fu_289_p2(0) = '1') else 
        bottom_fu_88;

    buf_V_17_address1_assign_proc : process(grp_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop_fu_163_buf_V_17_address1, grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_17_address1, ap_CS_fsm_state3, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_17_address1 <= grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_17_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_V_17_address1 <= grp_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop_fu_163_buf_V_17_address1;
        else 
            buf_V_17_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    buf_V_17_ce0_assign_proc : process(grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_17_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_17_ce0 <= grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_17_ce0;
        else 
            buf_V_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_17_ce1_assign_proc : process(grp_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop_fu_163_buf_V_17_ce1, grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_17_ce1, ap_CS_fsm_state3, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_17_ce1 <= grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_17_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_V_17_ce1 <= grp_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop_fu_163_buf_V_17_ce1;
        else 
            buf_V_17_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_17_d1_assign_proc : process(grp_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop_fu_163_buf_V_17_d1, grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_17_d1, ap_CS_fsm_state3, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_17_d1 <= grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_17_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_V_17_d1 <= grp_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop_fu_163_buf_V_17_d1;
        else 
            buf_V_17_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buf_V_17_we1_assign_proc : process(grp_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop_fu_163_buf_V_17_we1, grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_17_we1, ap_CS_fsm_state3, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_17_we1 <= grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_17_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_V_17_we1 <= grp_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop_fu_163_buf_V_17_we1;
        else 
            buf_V_17_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_address1_assign_proc : process(grp_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop_fu_163_buf_V_address1, grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_address1, ap_CS_fsm_state3, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_address1 <= grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_V_address1 <= grp_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop_fu_163_buf_V_address1;
        else 
            buf_V_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    buf_V_ce0_assign_proc : process(grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_ce0 <= grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_ce0;
        else 
            buf_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_ce1_assign_proc : process(grp_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop_fu_163_buf_V_ce1, grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_ce1, ap_CS_fsm_state3, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_ce1 <= grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_V_ce1 <= grp_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop_fu_163_buf_V_ce1;
        else 
            buf_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_d1_assign_proc : process(grp_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop_fu_163_buf_V_d1, grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_d1, ap_CS_fsm_state3, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_d1 <= grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_V_d1 <= grp_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop_fu_163_buf_V_d1;
        else 
            buf_V_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buf_V_we1_assign_proc : process(grp_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop_fu_163_buf_V_we1, grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_we1, ap_CS_fsm_state3, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_we1 <= grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_buf_V_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_V_we1 <= grp_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop_fu_163_buf_V_we1;
        else 
            buf_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    cmp_i_i200_i_fu_337_p2 <= "1" when (unsigned(zext_ln1073_10_fu_255_p1) < unsigned(img_height)) else "0";

    grp_xFapplygaussian3x3_16_s_fu_560_D1_assign_proc : process(grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_grp_xFapplygaussian3x3_16_s_fu_560_p_din1, grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_grp_xFapplygaussian3x3_16_s_fu_560_p_din1, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_xFapplygaussian3x3_16_s_fu_560_D1 <= grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_grp_xFapplygaussian3x3_16_s_fu_560_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_xFapplygaussian3x3_16_s_fu_560_D1 <= grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_grp_xFapplygaussian3x3_16_s_fu_560_p_din1;
        else 
            grp_xFapplygaussian3x3_16_s_fu_560_D1 <= "XXXXXXXX";
        end if; 
    end process;


    grp_xFapplygaussian3x3_16_s_fu_560_D2_assign_proc : process(grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_grp_xFapplygaussian3x3_16_s_fu_560_p_din2, grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_grp_xFapplygaussian3x3_16_s_fu_560_p_din2, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_xFapplygaussian3x3_16_s_fu_560_D2 <= grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_grp_xFapplygaussian3x3_16_s_fu_560_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_xFapplygaussian3x3_16_s_fu_560_D2 <= grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_grp_xFapplygaussian3x3_16_s_fu_560_p_din2;
        else 
            grp_xFapplygaussian3x3_16_s_fu_560_D2 <= "XXXXXXXX";
        end if; 
    end process;


    grp_xFapplygaussian3x3_16_s_fu_560_D3_assign_proc : process(grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_grp_xFapplygaussian3x3_16_s_fu_560_p_din3, grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_grp_xFapplygaussian3x3_16_s_fu_560_p_din3, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_xFapplygaussian3x3_16_s_fu_560_D3 <= grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_grp_xFapplygaussian3x3_16_s_fu_560_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_xFapplygaussian3x3_16_s_fu_560_D3 <= grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_grp_xFapplygaussian3x3_16_s_fu_560_p_din3;
        else 
            grp_xFapplygaussian3x3_16_s_fu_560_D3 <= "XXXXXXXX";
        end if; 
    end process;


    grp_xFapplygaussian3x3_16_s_fu_560_D4_assign_proc : process(grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_grp_xFapplygaussian3x3_16_s_fu_560_p_din4, grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_grp_xFapplygaussian3x3_16_s_fu_560_p_din4, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_xFapplygaussian3x3_16_s_fu_560_D4 <= grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_grp_xFapplygaussian3x3_16_s_fu_560_p_din4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_xFapplygaussian3x3_16_s_fu_560_D4 <= grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_grp_xFapplygaussian3x3_16_s_fu_560_p_din4;
        else 
            grp_xFapplygaussian3x3_16_s_fu_560_D4 <= "XXXXXXXX";
        end if; 
    end process;


    grp_xFapplygaussian3x3_16_s_fu_560_D5_assign_proc : process(grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_grp_xFapplygaussian3x3_16_s_fu_560_p_din5, grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_grp_xFapplygaussian3x3_16_s_fu_560_p_din5, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_xFapplygaussian3x3_16_s_fu_560_D5 <= grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_grp_xFapplygaussian3x3_16_s_fu_560_p_din5;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_xFapplygaussian3x3_16_s_fu_560_D5 <= grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_grp_xFapplygaussian3x3_16_s_fu_560_p_din5;
        else 
            grp_xFapplygaussian3x3_16_s_fu_560_D5 <= "XXXXXXXX";
        end if; 
    end process;


    grp_xFapplygaussian3x3_16_s_fu_560_D6_assign_proc : process(grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_grp_xFapplygaussian3x3_16_s_fu_560_p_din6, grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_grp_xFapplygaussian3x3_16_s_fu_560_p_din6, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_xFapplygaussian3x3_16_s_fu_560_D6 <= grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_grp_xFapplygaussian3x3_16_s_fu_560_p_din6;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_xFapplygaussian3x3_16_s_fu_560_D6 <= grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_grp_xFapplygaussian3x3_16_s_fu_560_p_din6;
        else 
            grp_xFapplygaussian3x3_16_s_fu_560_D6 <= "XXXXXXXX";
        end if; 
    end process;


    grp_xFapplygaussian3x3_16_s_fu_560_D7_assign_proc : process(grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_grp_xFapplygaussian3x3_16_s_fu_560_p_din7, grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_grp_xFapplygaussian3x3_16_s_fu_560_p_din7, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_xFapplygaussian3x3_16_s_fu_560_D7 <= grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_grp_xFapplygaussian3x3_16_s_fu_560_p_din7;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_xFapplygaussian3x3_16_s_fu_560_D7 <= grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_grp_xFapplygaussian3x3_16_s_fu_560_p_din7;
        else 
            grp_xFapplygaussian3x3_16_s_fu_560_D7 <= "XXXXXXXX";
        end if; 
    end process;


    grp_xFapplygaussian3x3_16_s_fu_560_D8_assign_proc : process(grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_grp_xFapplygaussian3x3_16_s_fu_560_p_din8, grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_grp_xFapplygaussian3x3_16_s_fu_560_p_din8, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_xFapplygaussian3x3_16_s_fu_560_D8 <= grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_grp_xFapplygaussian3x3_16_s_fu_560_p_din8;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_xFapplygaussian3x3_16_s_fu_560_D8 <= grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_grp_xFapplygaussian3x3_16_s_fu_560_p_din8;
        else 
            grp_xFapplygaussian3x3_16_s_fu_560_D8 <= "XXXXXXXX";
        end if; 
    end process;


    grp_xFapplygaussian3x3_16_s_fu_560_D9_assign_proc : process(grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_grp_xFapplygaussian3x3_16_s_fu_560_p_din9, grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_grp_xFapplygaussian3x3_16_s_fu_560_p_din9, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_xFapplygaussian3x3_16_s_fu_560_D9 <= grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_grp_xFapplygaussian3x3_16_s_fu_560_p_din9;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_xFapplygaussian3x3_16_s_fu_560_D9 <= grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_grp_xFapplygaussian3x3_16_s_fu_560_p_din9;
        else 
            grp_xFapplygaussian3x3_16_s_fu_560_D9 <= "XXXXXXXX";
        end if; 
    end process;


    grp_xFapplygaussian3x3_16_s_fu_560_ap_ce_assign_proc : process(grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_grp_xFapplygaussian3x3_16_s_fu_560_p_ce, grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_grp_xFapplygaussian3x3_16_s_fu_560_p_ce, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_xFapplygaussian3x3_16_s_fu_560_ap_ce <= grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_grp_xFapplygaussian3x3_16_s_fu_560_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_xFapplygaussian3x3_16_s_fu_560_ap_ce <= grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_grp_xFapplygaussian3x3_16_s_fu_560_p_ce;
        elsif (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
            grp_xFapplygaussian3x3_16_s_fu_560_ap_ce <= ap_const_logic_0;
        else 
            grp_xFapplygaussian3x3_16_s_fu_560_ap_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_xFapplygaussian3x3_16_s_fu_560_p_read1_assign_proc : process(grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_grp_xFapplygaussian3x3_16_s_fu_560_p_din10, grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_grp_xFapplygaussian3x3_16_s_fu_560_p_din10, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_xFapplygaussian3x3_16_s_fu_560_p_read1 <= grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_grp_xFapplygaussian3x3_16_s_fu_560_p_din10;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_xFapplygaussian3x3_16_s_fu_560_p_read1 <= grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_grp_xFapplygaussian3x3_16_s_fu_560_p_din10;
        else 
            grp_xFapplygaussian3x3_16_s_fu_560_p_read1 <= "XXXXXXXX";
        end if; 
    end process;


    grp_xFapplygaussian3x3_16_s_fu_560_p_read2_assign_proc : process(grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_grp_xFapplygaussian3x3_16_s_fu_560_p_din11, grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_grp_xFapplygaussian3x3_16_s_fu_560_p_din11, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_xFapplygaussian3x3_16_s_fu_560_p_read2 <= grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_grp_xFapplygaussian3x3_16_s_fu_560_p_din11;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_xFapplygaussian3x3_16_s_fu_560_p_read2 <= grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_grp_xFapplygaussian3x3_16_s_fu_560_p_din11;
        else 
            grp_xFapplygaussian3x3_16_s_fu_560_p_read2 <= "XXXXXXXX";
        end if; 
    end process;

    grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_ap_start <= grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_ap_start_reg;
    grp_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop_fu_163_ap_start <= grp_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop_fu_163_ap_start_reg;
    grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_ap_start <= grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_ap_start_reg;
    icmp_ln1065_119_fu_348_p2 <= "1" when (row_ind_V_23_fu_342_p2 = ap_const_lv13_3) else "0";
    icmp_ln1065_fu_289_p2 <= "1" when (row_ind_V_fu_72 = ap_const_lv13_1) else "0";
    icmp_ln1073_fu_247_p2 <= "1" when (unsigned(zext_ln1073_fu_243_p1) < unsigned(op2_assign_reg_511)) else "0";
    img_height_cast_fu_231_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(img_height),17));

    mat_blur_data324_blk_n_assign_proc : process(mat_blur_data324_full_n, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            mat_blur_data324_blk_n <= mat_blur_data324_full_n;
        else 
            mat_blur_data324_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    mat_blur_data324_din_assign_proc : process(mat_blur_data324_full_n, ap_CS_fsm_state10, grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_mat_blur_data324_din, grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_out_val1_V_1_out, ap_CS_fsm_state7)
    begin
        if (((mat_blur_data324_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            mat_blur_data324_din <= grp_xfGaussianFilter3x3_Pipeline_VITIS_LOOP_529_1_fu_196_out_val1_V_1_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            mat_blur_data324_din <= grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_mat_blur_data324_din;
        else 
            mat_blur_data324_din <= grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_mat_blur_data324_din;
        end if; 
    end process;


    mat_blur_data324_write_assign_proc : process(mat_blur_data324_full_n, ap_CS_fsm_state10, grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_mat_blur_data324_write, ap_CS_fsm_state7)
    begin
        if (((mat_blur_data324_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            mat_blur_data324_write <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            mat_blur_data324_write <= grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_mat_blur_data324_write;
        else 
            mat_blur_data324_write <= ap_const_logic_0;
        end if; 
    end process;


    mat_in_data323_read_assign_proc : process(grp_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop_fu_163_mat_in_data323_read, grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_mat_in_data323_read, ap_CS_fsm_state3, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            mat_in_data323_read <= grp_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop_fu_172_mat_in_data323_read;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            mat_in_data323_read <= grp_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop_fu_163_mat_in_data323_read;
        else 
            mat_in_data323_read <= ap_const_logic_0;
        end if; 
    end process;

    mid_1_fu_303_p3 <= 
        ap_const_lv2_0 when (icmp_ln1065_fu_289_p2(0) = '1') else 
        mid_fu_84;
    op2_assign_fu_234_p2 <= std_logic_vector(unsigned(img_height_cast_fu_231_p1) + unsigned(ap_const_lv17_1));
    row_V_11_fu_362_p2 <= std_logic_vector(unsigned(row_V_fu_76) + unsigned(ap_const_lv13_1));
    row_ind_V_23_fu_342_p2 <= std_logic_vector(unsigned(row_ind_V_fu_72) + unsigned(ap_const_lv13_1));
    row_ind_V_24_fu_354_p3 <= 
        ap_const_lv13_0 when (icmp_ln1065_119_fu_348_p2(0) = '1') else 
        row_ind_V_23_fu_342_p2;
    row_ind_V_load_1_load_fu_252_p1 <= row_ind_V_fu_72;
    tp_1_fu_295_p3 <= 
        ap_const_lv2_2 when (icmp_ln1065_fu_289_p2(0) = '1') else 
        tp_fu_80;
    zext_ln1073_10_fu_255_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(row_V_fu_76),16));
    zext_ln1073_fu_243_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(row_V_fu_76),17));
end behav;
