/* Generated by Yosys 0.18+10 (git sha1 07c42e625, gcc 11.4.0-1ubuntu1~22.04 -fPIC -Os) */

module primitive_example_design_4(ibuf1_en, i_buf_out, rst_i_buf_out, dffre_out, clk_buf_out);
  input clk_buf_out;
  output [2:0] dffre_out;
  input ibuf1_en;
  input [2:0] i_buf_out;
  input rst_i_buf_out;
  (* src = "./rtl/primitive_example_design_4.v:13.38-13.49" *)
  (* src = "./rtl/primitive_example_design_4.v:13.38-13.49" *)
  wire clk_buf_out;
  (* src = "./rtl/primitive_example_design_4.v:11.16-11.25" *)
  (* src = "./rtl/primitive_example_design_4.v:11.16-11.25" *)
  wire [2:0] dffre_out;
  (* src = "./rtl/primitive_example_design_4.v:4.11-4.19" *)
  (* src = "./rtl/primitive_example_design_4.v:4.11-4.19" *)
  wire ibuf1_en;
  (* src = "./rtl/primitive_example_design_4.v:9.16-9.25" *)
  (* src = "./rtl/primitive_example_design_4.v:9.16-9.25" *)
  wire [2:0] i_buf_out;
  (* src = "./rtl/primitive_example_design_4.v:10.10-10.23" *)
  (* src = "./rtl/primitive_example_design_4.v:10.10-10.23" *)
  wire rst_i_buf_out;
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_4.v:25.11-25.98" *)
  DFFRE ff_inst2 (
    .C(clk_buf_out),
    .D(i_buf_out[1]),
    .E(1'h1),
    .Q(dffre_out[1]),
    .R(rst_i_buf_out)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_4.v:26.11-26.98" *)
  DFFRE ff_inst3 (
    .C(clk_buf_out),
    .D(i_buf_out[2]),
    .E(1'h1),
    .Q(dffre_out[2]),
    .R(rst_i_buf_out)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_4.v:24.11-24.98" *)
  DFFRE ff_inst1 (
    .C(clk_buf_out),
    .D(i_buf_out[0]),
    .E(1'h1),
    .Q(dffre_out[0]),
    .R(rst_i_buf_out)
  );
endmodule
