// Seed: 522771313
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = id_9 == id_5;
  wire id_10, id_11, id_12, id_13, id_14, id_15, id_16;
  wire id_17, id_18;
endmodule
module module_1 (
    input uwire id_0,
    output tri0 id_1,
    output tri0 id_2,
    output uwire id_3,
    input wire id_4,
    input supply0 id_5,
    output supply0 id_6,
    output tri1 id_7
    , id_13,
    output tri1 id_8,
    input tri id_9,
    input wand id_10,
    output supply1 id_11
);
  assign (pull1, highz0) id_8 = id_0;
  module_0(
      id_13, id_13, id_13, id_13, id_13, id_13, id_13, id_13, id_13
  );
  assign id_8 = 1;
  wire id_14;
  id_15(
      1'b0, id_2, 1
  );
endmodule
