TOPLEVEL_LANG ?= verilog

VERILOG_SOURCES += $(SPINALROOT)/HMACCoreStdTester.v

TOPLEVEL=HMACCoreStdTester
MODULE=HMACCoreStdTester

include ../../common/Makefile.sim
