m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/18.1
vnot_gate
Z0 !s110 1728107289
!i10b 1
!s100 a[B5l1i:`n7J802LI=b001
II=U62?_0=5O1hL3Xz3b161
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/USER/Desktop/skriped/verilog/notgate_prj
w1728107287
8C:/Users/USER/Desktop/skriped/verilog/notgate_prj/not_gate.v
FC:/Users/USER/Desktop/skriped/verilog/notgate_prj/not_gate.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1728107289.000000
!s107 C:/Users/USER/Desktop/skriped/verilog/notgate_prj/not_gate.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/USER/Desktop/skriped/verilog/notgate_prj/not_gate.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vTB_not_gate
R0
!i10b 1
!s100 GIUa_hEz>Ec;@;X1cz0Ch3
Ige]KXCJPbVHNFOM@75fmk0
R1
R2
w1728107085
8C:/Users/USER/Desktop/skriped/verilog/notgate_prj/tb_not_gate.v
FC:/Users/USER/Desktop/skriped/verilog/notgate_prj/tb_not_gate.v
L0 2
R3
r1
!s85 0
31
R4
!s107 C:/Users/USER/Desktop/skriped/verilog/notgate_prj/tb_not_gate.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/USER/Desktop/skriped/verilog/notgate_prj/tb_not_gate.v|
!i113 1
R5
R6
n@t@b_not_gate
