

================================================================
== Vivado HLS Report for 'create_codeword'
================================================================
* Date:           Tue Aug  3 15:22:56 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        huffman_encoding_core_build
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.950 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |      822|     1078| 8.220 us | 10.780 us |  822|  1078|   none  |
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- first_codewords   |       52|       52|         2|          -|          -|    26|    no    |
        |- assign_codewords  |      768|     1024|   3 ~ 4  |          -|          -|   256|    no    |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 
5 --> 6 7 
6 --> 7 
7 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.64>
ST_1 : Operation 8 [1/1] (2.32ns)   --->   "%first_codeword_V = alloca [27 x i27], align 4" [./hls-src/huffman_create_codeword.cpp:9]   --->   Operation 8 'alloca' 'first_codeword_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 27> <RAM>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%first_codeword_V_add = getelementptr [27 x i27]* %first_codeword_V, i64 0, i64 0" [./hls-src/huffman_create_codeword.cpp:12]   --->   Operation 9 'getelementptr' 'first_codeword_V_add' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (2.32ns)   --->   "store i27 0, i27* %first_codeword_V_add, align 16" [./hls-src/huffman_create_codeword.cpp:12]   --->   Operation 10 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 27> <RAM>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "br label %1" [./hls-src/huffman_create_codeword.cpp:14]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.03>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 1, %0 ], [ %i, %_ZlsILi33ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ]"   --->   Operation 12 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.36ns)   --->   "%icmp_ln14 = icmp eq i5 %i_0, -5" [./hls-src/huffman_create_codeword.cpp:14]   --->   Operation 13 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26)"   --->   Operation 14 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %.preheader.preheader, label %_ZlsILi33ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit" [./hls-src/huffman_create_codeword.cpp:14]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.78ns)   --->   "%add_ln16 = add i5 -1, %i_0" [./hls-src/huffman_create_codeword.cpp:16]   --->   Operation 16 'add' 'add_ln16' <Predicate = (!icmp_ln14)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i5 %add_ln16 to i64" [./hls-src/huffman_create_codeword.cpp:16]   --->   Operation 17 'zext' 'zext_ln16_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%first_codeword_V_add_1 = getelementptr [27 x i27]* %first_codeword_V, i64 0, i64 %zext_ln16_1" [./hls-src/huffman_create_codeword.cpp:16]   --->   Operation 18 'getelementptr' 'first_codeword_V_add_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (2.32ns)   --->   "%first_codeword_V_loa = load i27* %first_codeword_V_add_1, align 4" [./hls-src/huffman_create_codeword.cpp:16]   --->   Operation 19 'load' 'first_codeword_V_loa' <Predicate = (!icmp_ln14)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 27> <RAM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%codeword_length_hist = getelementptr [64 x i32]* %codeword_length_histogram_V, i64 0, i64 %zext_ln16_1" [./hls-src/huffman_create_codeword.cpp:16]   --->   Operation 20 'getelementptr' 'codeword_length_hist' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (3.25ns)   --->   "%codeword_length_hist_1 = load i32* %codeword_length_hist, align 4" [./hls-src/huffman_create_codeword.cpp:16]   --->   Operation 21 'load' 'codeword_length_hist_1' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 27> <RAM>
ST_2 : Operation 22 [1/1] (1.76ns)   --->   "br label %.preheader" [./hls-src/huffman_create_codeword.cpp:22]   --->   Operation 22 'br' <Predicate = (icmp_ln14)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 7.94>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str9) nounwind" [./hls-src/huffman_create_codeword.cpp:14]   --->   Operation 23 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i5 %i_0 to i64" [./hls-src/huffman_create_codeword.cpp:16]   --->   Operation 24 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/2] (2.32ns)   --->   "%first_codeword_V_loa = load i27* %first_codeword_V_add_1, align 4" [./hls-src/huffman_create_codeword.cpp:16]   --->   Operation 25 'load' 'first_codeword_V_loa' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 27> <RAM>
ST_3 : Operation 26 [1/2] (3.25ns)   --->   "%codeword_length_hist_1 = load i32* %codeword_length_hist, align 4" [./hls-src/huffman_create_codeword.cpp:16]   --->   Operation 26 'load' 'codeword_length_hist_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 27> <RAM>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln1503 = trunc i32 %codeword_length_hist_1 to i26" [./hls-src/huffman_create_codeword.cpp:16]   --->   Operation 27 'trunc' 'trunc_ln1503' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln1503_1 = trunc i27 %first_codeword_V_loa to i26" [./hls-src/huffman_create_codeword.cpp:16]   --->   Operation 28 'trunc' 'trunc_ln1503_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (2.37ns)   --->   "%add_ln1503 = add i26 %trunc_ln1503, %trunc_ln1503_1" [./hls-src/huffman_create_codeword.cpp:16]   --->   Operation 29 'add' 'add_ln1503' <Predicate = true> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%shl_ln = call i27 @_ssdm_op_BitConcatenate.i27.i26.i1(i26 %add_ln1503, i1 false)" [./hls-src/huffman_create_codeword.cpp:16]   --->   Operation 30 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%first_codeword_V_add_2 = getelementptr [27 x i27]* %first_codeword_V, i64 0, i64 %zext_ln16" [./hls-src/huffman_create_codeword.cpp:16]   --->   Operation 31 'getelementptr' 'first_codeword_V_add_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (2.32ns)   --->   "store i27 %shl_ln, i27* %first_codeword_V_add_2, align 4" [./hls-src/huffman_create_codeword.cpp:16]   --->   Operation 32 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 27> <RAM>
ST_3 : Operation 33 [1/1] (1.78ns)   --->   "%i = add i5 1, %i_0" [./hls-src/huffman_create_codeword.cpp:14]   --->   Operation 33 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br label %1" [./hls-src/huffman_create_codeword.cpp:14]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 3.25>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%i1_0 = phi i9 [ %i_6, %4 ], [ 0, %.preheader.preheader ]"   --->   Operation 35 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.66ns)   --->   "%icmp_ln22 = icmp eq i9 %i1_0, -256" [./hls-src/huffman_create_codeword.cpp:22]   --->   Operation 36 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 37 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.82ns)   --->   "%i_6 = add i9 %i1_0, 1" [./hls-src/huffman_create_codeword.cpp:22]   --->   Operation 38 'add' 'i_6' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln22, label %5, label %2" [./hls-src/huffman_create_codeword.cpp:22]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i9 %i1_0 to i64" [./hls-src/huffman_create_codeword.cpp:24]   --->   Operation 40 'zext' 'zext_ln24' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%symbol_bits_V_addr = getelementptr [256 x i5]* %symbol_bits_V, i64 0, i64 %zext_ln24" [./hls-src/huffman_create_codeword.cpp:24]   --->   Operation 41 'getelementptr' 'symbol_bits_V_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_4 : Operation 42 [2/2] (3.25ns)   --->   "%length_V = load i5* %symbol_bits_V_addr, align 1" [./hls-src/huffman_create_codeword.cpp:24]   --->   Operation 42 'load' 'length_V' <Predicate = (!icmp_ln22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 27> <RAM>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "ret void" [./hls-src/huffman_create_codeword.cpp:39]   --->   Operation 43 'ret' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 5.57>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str210) nounwind" [./hls-src/huffman_create_codeword.cpp:22]   --->   Operation 44 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/2] (3.25ns)   --->   "%length_V = load i5* %symbol_bits_V_addr, align 1" [./hls-src/huffman_create_codeword.cpp:24]   --->   Operation 45 'load' 'length_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 27> <RAM>
ST_5 : Operation 46 [1/1] (1.36ns)   --->   "%icmp_ln883 = icmp eq i5 %length_V, 0" [./hls-src/huffman_create_codeword.cpp:27]   --->   Operation 46 'icmp' 'icmp_ln883' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln883, label %3, label %_ifconv" [./hls-src/huffman_create_codeword.cpp:27]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i5 %length_V to i64" [./hls-src/huffman_create_codeword.cpp:29]   --->   Operation 48 'zext' 'zext_ln544' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%first_codeword_V_add_3 = getelementptr [27 x i27]* %first_codeword_V, i64 0, i64 %zext_ln544" [./hls-src/huffman_create_codeword.cpp:29]   --->   Operation 49 'getelementptr' 'first_codeword_V_add_3' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_5 : Operation 50 [2/2] (2.32ns)   --->   "%out_reversed_V_1 = load i27* %first_codeword_V_add_3, align 4" [./hls-src/huffman_create_codeword.cpp:29]   --->   Operation 50 'load' 'out_reversed_V_1' <Predicate = (!icmp_ln883)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 27> <RAM>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%encoding_V_addr = getelementptr [256 x i32]* %encoding_V, i64 0, i64 %zext_ln24" [./hls-src/huffman_create_codeword.cpp:36]   --->   Operation 51 'getelementptr' 'encoding_V_addr' <Predicate = (icmp_ln883)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (3.25ns)   --->   "store i32 0, i32* %encoding_V_addr, align 4" [./hls-src/huffman_create_codeword.cpp:36]   --->   Operation 52 'store' <Predicate = (icmp_ln883)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 27> <RAM>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 53 'br' <Predicate = (icmp_ln883)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 7.93>
ST_6 : Operation 54 [1/2] (2.32ns)   --->   "%out_reversed_V_1 = load i27* %first_codeword_V_add_3, align 4" [./hls-src/huffman_create_codeword.cpp:29]   --->   Operation 54 'load' 'out_reversed_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 27> <RAM>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%p_Result_s = call i27 @llvm.part.select.i27(i27 %out_reversed_V_1, i32 26, i32 0) nounwind" [./hls-src/huffman_create_codeword.cpp:30]   --->   Operation 55 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i5 %length_V to i6" [./hls-src/huffman_create_codeword.cpp:31]   --->   Operation 56 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (1.82ns)   --->   "%ret_V = sub i6 27, %zext_ln215" [./hls-src/huffman_create_codeword.cpp:31]   --->   Operation 57 'sub' 'ret_V' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln796)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %ret_V, i32 5)" [./hls-src/huffman_create_codeword.cpp:31]   --->   Operation 58 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln796)   --->   "%sext_ln790 = sext i6 %ret_V to i27" [./hls-src/huffman_create_codeword.cpp:31]   --->   Operation 59 'sext' 'sext_ln790' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln796)   --->   "%zext_ln790 = zext i27 %p_Result_s to i32" [./hls-src/huffman_create_codeword.cpp:31]   --->   Operation 60 'zext' 'zext_ln790' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (1.82ns)   --->   "%sub_ln556 = sub i6 0, %ret_V" [./hls-src/huffman_create_codeword.cpp:31]   --->   Operation 61 'sub' 'sub_ln556' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln796)   --->   "%sext_ln556 = sext i6 %sub_ln556 to i32" [./hls-src/huffman_create_codeword.cpp:31]   --->   Operation 62 'sext' 'sext_ln556' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln796)   --->   "%shl_ln790 = shl i32 %zext_ln790, %sext_ln556" [./hls-src/huffman_create_codeword.cpp:31]   --->   Operation 63 'shl' 'shl_ln790' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln796)   --->   "%lshr_ln808 = lshr i27 %p_Result_s, %sext_ln790" [./hls-src/huffman_create_codeword.cpp:31]   --->   Operation 64 'lshr' 'lshr_ln808' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln796)   --->   "%trunc_ln1353 = trunc i32 %shl_ln790 to i22" [./hls-src/huffman_create_codeword.cpp:33]   --->   Operation 65 'trunc' 'trunc_ln1353' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln796)   --->   "%trunc_ln1353_1 = trunc i27 %lshr_ln808 to i22" [./hls-src/huffman_create_codeword.cpp:33]   --->   Operation 66 'trunc' 'trunc_ln1353_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (4.28ns) (out node of the LUT)   --->   "%select_ln796 = select i1 %p_Result_1, i22 %trunc_ln1353, i22 %trunc_ln1353_1" [./hls-src/huffman_create_codeword.cpp:31]   --->   Operation 67 'select' 'select_ln796' <Predicate = true> <Delay = 4.28> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (2.40ns)   --->   "%add_ln700 = add i27 1, %out_reversed_V_1" [./hls-src/huffman_create_codeword.cpp:34]   --->   Operation 68 'add' 'add_ln700' <Predicate = true> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (2.32ns)   --->   "store i27 %add_ln700, i27* %first_codeword_V_add_3, align 4" [./hls-src/huffman_create_codeword.cpp:34]   --->   Operation 69 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 27> <RAM>

State 7 <SV = 5> <Delay = 3.25>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_3 = call i27 @_ssdm_op_BitConcatenate.i27.i22.i5(i22 %select_ln796, i5 %length_V)" [./hls-src/huffman_create_codeword.cpp:33]   --->   Operation 70 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i27 %tmp_3 to i32" [./hls-src/huffman_create_codeword.cpp:33]   --->   Operation 71 'zext' 'zext_ln209' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%encoding_V_addr_1 = getelementptr [256 x i32]* %encoding_V, i64 0, i64 %zext_ln24" [./hls-src/huffman_create_codeword.cpp:33]   --->   Operation 72 'getelementptr' 'encoding_V_addr_1' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (3.25ns)   --->   "store i32 %zext_ln209, i32* %encoding_V_addr_1, align 4" [./hls-src/huffman_create_codeword.cpp:33]   --->   Operation 73 'store' <Predicate = (!icmp_ln883)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 27> <RAM>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "br label %4" [./hls-src/huffman_create_codeword.cpp:35]   --->   Operation 74 'br' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "br label %.preheader" [./hls-src/huffman_create_codeword.cpp:22]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ symbol_bits_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ codeword_length_histogram_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ encoding_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
first_codeword_V       (alloca           ) [ 00111111]
first_codeword_V_add   (getelementptr    ) [ 00000000]
store_ln12             (store            ) [ 00000000]
br_ln14                (br               ) [ 01110000]
i_0                    (phi              ) [ 00110000]
icmp_ln14              (icmp             ) [ 00110000]
speclooptripcount_ln0  (speclooptripcount) [ 00000000]
br_ln14                (br               ) [ 00000000]
add_ln16               (add              ) [ 00000000]
zext_ln16_1            (zext             ) [ 00000000]
first_codeword_V_add_1 (getelementptr    ) [ 00010000]
codeword_length_hist   (getelementptr    ) [ 00010000]
br_ln22                (br               ) [ 00111111]
specloopname_ln14      (specloopname     ) [ 00000000]
zext_ln16              (zext             ) [ 00000000]
first_codeword_V_loa   (load             ) [ 00000000]
codeword_length_hist_1 (load             ) [ 00000000]
trunc_ln1503           (trunc            ) [ 00000000]
trunc_ln1503_1         (trunc            ) [ 00000000]
add_ln1503             (add              ) [ 00000000]
shl_ln                 (bitconcatenate   ) [ 00000000]
first_codeword_V_add_2 (getelementptr    ) [ 00000000]
store_ln16             (store            ) [ 00000000]
i                      (add              ) [ 01110000]
br_ln14                (br               ) [ 01110000]
i1_0                   (phi              ) [ 00001000]
icmp_ln22              (icmp             ) [ 00001111]
speclooptripcount_ln0  (speclooptripcount) [ 00000000]
i_6                    (add              ) [ 00101111]
br_ln22                (br               ) [ 00000000]
zext_ln24              (zext             ) [ 00000111]
symbol_bits_V_addr     (getelementptr    ) [ 00000100]
ret_ln39               (ret              ) [ 00000000]
specloopname_ln22      (specloopname     ) [ 00000000]
length_V               (load             ) [ 00000011]
icmp_ln883             (icmp             ) [ 00001111]
br_ln27                (br               ) [ 00000000]
zext_ln544             (zext             ) [ 00000000]
first_codeword_V_add_3 (getelementptr    ) [ 00000010]
encoding_V_addr        (getelementptr    ) [ 00000000]
store_ln36             (store            ) [ 00000000]
br_ln0                 (br               ) [ 00000000]
out_reversed_V_1       (load             ) [ 00000000]
p_Result_s             (partselect       ) [ 00000000]
zext_ln215             (zext             ) [ 00000000]
ret_V                  (sub              ) [ 00000000]
p_Result_1             (bitselect        ) [ 00000000]
sext_ln790             (sext             ) [ 00000000]
zext_ln790             (zext             ) [ 00000000]
sub_ln556              (sub              ) [ 00000000]
sext_ln556             (sext             ) [ 00000000]
shl_ln790              (shl              ) [ 00000000]
lshr_ln808             (lshr             ) [ 00000000]
trunc_ln1353           (trunc            ) [ 00000000]
trunc_ln1353_1         (trunc            ) [ 00000000]
select_ln796           (select           ) [ 00001101]
add_ln700              (add              ) [ 00000000]
store_ln34             (store            ) [ 00000000]
tmp_3                  (bitconcatenate   ) [ 00000000]
zext_ln209             (zext             ) [ 00000000]
encoding_V_addr_1      (getelementptr    ) [ 00000000]
store_ln33             (store            ) [ 00000000]
br_ln35                (br               ) [ 00000000]
br_ln22                (br               ) [ 00101111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="symbol_bits_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="symbol_bits_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="codeword_length_histogram_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codeword_length_histogram_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="encoding_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="encoding_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i27.i26.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str210"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i27"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i27.i22.i5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="first_codeword_V_alloca_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="first_codeword_V/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="first_codeword_V_add_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="27" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="1" slack="0"/>
<pin id="68" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="first_codeword_V_add/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="5" slack="0"/>
<pin id="74" dir="0" index="1" bw="27" slack="0"/>
<pin id="75" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln12/1 first_codeword_V_loa/2 store_ln16/3 out_reversed_V_1/5 store_ln34/6 "/>
</bind>
</comp>

<comp id="79" class="1004" name="first_codeword_V_add_1_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="27" slack="2147483647"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="5" slack="0"/>
<pin id="83" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="first_codeword_V_add_1/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="codeword_length_hist_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="5" slack="0"/>
<pin id="90" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="codeword_length_hist/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="6" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="codeword_length_hist_1/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="first_codeword_V_add_2_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="27" slack="2147483647"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="5" slack="0"/>
<pin id="103" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="first_codeword_V_add_2/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="symbol_bits_V_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="5" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="9" slack="0"/>
<pin id="110" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="symbol_bits_V_addr/4 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="0"/>
<pin id="115" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="length_V/4 "/>
</bind>
</comp>

<comp id="119" class="1004" name="first_codeword_V_add_3_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="27" slack="2147483647"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="5" slack="0"/>
<pin id="123" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="first_codeword_V_add_3/5 "/>
</bind>
</comp>

<comp id="126" class="1004" name="encoding_V_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="9" slack="1"/>
<pin id="130" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="encoding_V_addr/5 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="0"/>
<pin id="136" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/5 store_ln33/7 "/>
</bind>
</comp>

<comp id="140" class="1004" name="encoding_V_addr_1_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="9" slack="3"/>
<pin id="144" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="encoding_V_addr_1/7 "/>
</bind>
</comp>

<comp id="148" class="1005" name="i_0_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="5" slack="1"/>
<pin id="150" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="i_0_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="5" slack="1"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="160" class="1005" name="i1_0_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="9" slack="1"/>
<pin id="162" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="i1_0_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="9" slack="0"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="1" slack="1"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/4 "/>
</bind>
</comp>

<comp id="171" class="1004" name="icmp_ln14_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="5" slack="0"/>
<pin id="173" dir="0" index="1" bw="4" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="add_ln16_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="5" slack="0"/>
<pin id="180" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="zext_ln16_1_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="5" slack="0"/>
<pin id="185" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_1/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="zext_ln16_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="5" slack="1"/>
<pin id="191" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="trunc_ln1503_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1503/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="trunc_ln1503_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="27" slack="0"/>
<pin id="200" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1503_1/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="add_ln1503_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="26" slack="0"/>
<pin id="204" dir="0" index="1" bw="26" slack="0"/>
<pin id="205" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1503/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="shl_ln_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="27" slack="0"/>
<pin id="210" dir="0" index="1" bw="26" slack="0"/>
<pin id="211" dir="0" index="2" bw="1" slack="0"/>
<pin id="212" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="i_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="5" slack="1"/>
<pin id="220" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="icmp_ln22_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="9" slack="0"/>
<pin id="225" dir="0" index="1" bw="9" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/4 "/>
</bind>
</comp>

<comp id="229" class="1004" name="i_6_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="9" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="zext_ln24_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="9" slack="0"/>
<pin id="237" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/4 "/>
</bind>
</comp>

<comp id="240" class="1004" name="icmp_ln883_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="5" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln883/5 "/>
</bind>
</comp>

<comp id="246" class="1004" name="zext_ln544_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="5" slack="0"/>
<pin id="248" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/5 "/>
</bind>
</comp>

<comp id="251" class="1004" name="p_Result_s_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="27" slack="0"/>
<pin id="253" dir="0" index="1" bw="27" slack="0"/>
<pin id="254" dir="0" index="2" bw="6" slack="0"/>
<pin id="255" dir="0" index="3" bw="1" slack="0"/>
<pin id="256" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/6 "/>
</bind>
</comp>

<comp id="261" class="1004" name="zext_ln215_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="5" slack="1"/>
<pin id="263" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/6 "/>
</bind>
</comp>

<comp id="264" class="1004" name="ret_V_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="6" slack="0"/>
<pin id="266" dir="0" index="1" bw="5" slack="0"/>
<pin id="267" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/6 "/>
</bind>
</comp>

<comp id="270" class="1004" name="p_Result_1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="6" slack="0"/>
<pin id="273" dir="0" index="2" bw="4" slack="0"/>
<pin id="274" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_1/6 "/>
</bind>
</comp>

<comp id="278" class="1004" name="sext_ln790_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="6" slack="0"/>
<pin id="280" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln790/6 "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln790_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="27" slack="0"/>
<pin id="284" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln790/6 "/>
</bind>
</comp>

<comp id="286" class="1004" name="sub_ln556_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="6" slack="0"/>
<pin id="289" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln556/6 "/>
</bind>
</comp>

<comp id="292" class="1004" name="sext_ln556_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="6" slack="0"/>
<pin id="294" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln556/6 "/>
</bind>
</comp>

<comp id="296" class="1004" name="shl_ln790_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="27" slack="0"/>
<pin id="298" dir="0" index="1" bw="6" slack="0"/>
<pin id="299" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln790/6 "/>
</bind>
</comp>

<comp id="302" class="1004" name="lshr_ln808_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="27" slack="0"/>
<pin id="304" dir="0" index="1" bw="6" slack="0"/>
<pin id="305" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln808/6 "/>
</bind>
</comp>

<comp id="308" class="1004" name="trunc_ln1353_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1353/6 "/>
</bind>
</comp>

<comp id="312" class="1004" name="trunc_ln1353_1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="27" slack="0"/>
<pin id="314" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1353_1/6 "/>
</bind>
</comp>

<comp id="316" class="1004" name="select_ln796_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="22" slack="0"/>
<pin id="319" dir="0" index="2" bw="22" slack="0"/>
<pin id="320" dir="1" index="3" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln796/6 "/>
</bind>
</comp>

<comp id="324" class="1004" name="add_ln700_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="27" slack="0"/>
<pin id="327" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/6 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_3_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="27" slack="0"/>
<pin id="333" dir="0" index="1" bw="22" slack="1"/>
<pin id="334" dir="0" index="2" bw="5" slack="2"/>
<pin id="335" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="337" class="1004" name="zext_ln209_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="27" slack="0"/>
<pin id="339" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209/7 "/>
</bind>
</comp>

<comp id="345" class="1005" name="first_codeword_V_add_1_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="5" slack="1"/>
<pin id="347" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="first_codeword_V_add_1 "/>
</bind>
</comp>

<comp id="350" class="1005" name="codeword_length_hist_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="6" slack="1"/>
<pin id="352" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="codeword_length_hist "/>
</bind>
</comp>

<comp id="355" class="1005" name="i_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="5" slack="1"/>
<pin id="357" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="363" class="1005" name="i_6_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="9" slack="0"/>
<pin id="365" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="368" class="1005" name="zext_ln24_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="64" slack="1"/>
<pin id="370" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln24 "/>
</bind>
</comp>

<comp id="374" class="1005" name="symbol_bits_V_addr_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="1"/>
<pin id="376" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="symbol_bits_V_addr "/>
</bind>
</comp>

<comp id="379" class="1005" name="length_V_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="5" slack="1"/>
<pin id="381" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="length_V "/>
</bind>
</comp>

<comp id="385" class="1005" name="icmp_ln883_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="2"/>
<pin id="387" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln883 "/>
</bind>
</comp>

<comp id="389" class="1005" name="first_codeword_V_add_3_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="5" slack="1"/>
<pin id="391" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="first_codeword_V_add_3 "/>
</bind>
</comp>

<comp id="394" class="1005" name="select_ln796_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="22" slack="1"/>
<pin id="396" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="select_ln796 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="69"><net_src comp="60" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="8" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="78"><net_src comp="64" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="85"><net_src comp="79" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="8" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="104"><net_src comp="8" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="105"><net_src comp="99" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="8" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="106" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="124"><net_src comp="8" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="125"><net_src comp="119" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="8" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="42" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="139"><net_src comp="126" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="8" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="140" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="151"><net_src comp="12" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="152" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="163"><net_src comp="30" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="175"><net_src comp="152" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="14" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="20" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="152" pin="4"/><net_sink comp="177" pin=1"/></net>

<net id="186"><net_src comp="177" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="188"><net_src comp="183" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="192"><net_src comp="148" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="197"><net_src comp="93" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="72" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="194" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="198" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="213"><net_src comp="26" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="202" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="28" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="216"><net_src comp="208" pin="3"/><net_sink comp="72" pin=1"/></net>

<net id="221"><net_src comp="12" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="148" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="164" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="32" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="164" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="36" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="238"><net_src comp="164" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="244"><net_src comp="113" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="40" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="249"><net_src comp="113" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="257"><net_src comp="44" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="72" pin="3"/><net_sink comp="251" pin=1"/></net>

<net id="259"><net_src comp="46" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="260"><net_src comp="42" pin="0"/><net_sink comp="251" pin=3"/></net>

<net id="268"><net_src comp="48" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="261" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="275"><net_src comp="50" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="264" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="52" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="281"><net_src comp="264" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="251" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="54" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="264" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="295"><net_src comp="286" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="300"><net_src comp="282" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="292" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="251" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="278" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="311"><net_src comp="296" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="302" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="321"><net_src comp="270" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="308" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="312" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="328"><net_src comp="56" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="72" pin="3"/><net_sink comp="324" pin=1"/></net>

<net id="330"><net_src comp="324" pin="2"/><net_sink comp="72" pin=1"/></net>

<net id="336"><net_src comp="58" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="340"><net_src comp="331" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="348"><net_src comp="79" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="353"><net_src comp="86" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="358"><net_src comp="217" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="366"><net_src comp="229" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="371"><net_src comp="235" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="373"><net_src comp="368" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="377"><net_src comp="106" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="382"><net_src comp="113" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="384"><net_src comp="379" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="388"><net_src comp="240" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="119" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="397"><net_src comp="316" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="331" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: encoding_V | {5 7 }
 - Input state : 
	Port: create_codeword : symbol_bits_V | {4 5 }
	Port: create_codeword : codeword_length_histogram_V | {2 3 }
  - Chain level:
	State 1
		first_codeword_V_add : 1
		store_ln12 : 2
	State 2
		icmp_ln14 : 1
		br_ln14 : 2
		add_ln16 : 1
		zext_ln16_1 : 2
		first_codeword_V_add_1 : 3
		first_codeword_V_loa : 4
		codeword_length_hist : 3
		codeword_length_hist_1 : 4
	State 3
		trunc_ln1503 : 1
		trunc_ln1503_1 : 1
		add_ln1503 : 2
		shl_ln : 3
		first_codeword_V_add_2 : 1
		store_ln16 : 4
	State 4
		icmp_ln22 : 1
		i_6 : 1
		br_ln22 : 2
		zext_ln24 : 1
		symbol_bits_V_addr : 2
		length_V : 3
	State 5
		icmp_ln883 : 1
		br_ln27 : 2
		zext_ln544 : 1
		first_codeword_V_add_3 : 2
		out_reversed_V_1 : 3
		store_ln36 : 1
	State 6
		p_Result_s : 1
		ret_V : 1
		p_Result_1 : 2
		sext_ln790 : 2
		zext_ln790 : 2
		sub_ln556 : 2
		sext_ln556 : 3
		shl_ln790 : 4
		lshr_ln808 : 3
		trunc_ln1353 : 5
		trunc_ln1353_1 : 4
		select_ln796 : 6
		add_ln700 : 1
		store_ln34 : 2
	State 7
		zext_ln209 : 1
		store_ln33 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    add_ln16_fu_177    |    0    |    15   |
|          |   add_ln1503_fu_202   |    0    |    33   |
|    add   |        i_fu_217       |    0    |    15   |
|          |       i_6_fu_229      |    0    |    15   |
|          |    add_ln700_fu_324   |    0    |    34   |
|----------|-----------------------|---------|---------|
|    shl   |    shl_ln790_fu_296   |    0    |    81   |
|----------|-----------------------|---------|---------|
|   lshr   |   lshr_ln808_fu_302   |    0    |    81   |
|----------|-----------------------|---------|---------|
|          |    icmp_ln14_fu_171   |    0    |    11   |
|   icmp   |    icmp_ln22_fu_223   |    0    |    13   |
|          |   icmp_ln883_fu_240   |    0    |    11   |
|----------|-----------------------|---------|---------|
|    sub   |      ret_V_fu_264     |    0    |    15   |
|          |    sub_ln556_fu_286   |    0    |    15   |
|----------|-----------------------|---------|---------|
|  select  |  select_ln796_fu_316  |    0    |    22   |
|----------|-----------------------|---------|---------|
|          |   zext_ln16_1_fu_183  |    0    |    0    |
|          |    zext_ln16_fu_189   |    0    |    0    |
|          |    zext_ln24_fu_235   |    0    |    0    |
|   zext   |   zext_ln544_fu_246   |    0    |    0    |
|          |   zext_ln215_fu_261   |    0    |    0    |
|          |   zext_ln790_fu_282   |    0    |    0    |
|          |   zext_ln209_fu_337   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |  trunc_ln1503_fu_194  |    0    |    0    |
|   trunc  | trunc_ln1503_1_fu_198 |    0    |    0    |
|          |  trunc_ln1353_fu_308  |    0    |    0    |
|          | trunc_ln1353_1_fu_312 |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|     shl_ln_fu_208     |    0    |    0    |
|          |      tmp_3_fu_331     |    0    |    0    |
|----------|-----------------------|---------|---------|
|partselect|   p_Result_s_fu_251   |    0    |    0    |
|----------|-----------------------|---------|---------|
| bitselect|   p_Result_1_fu_270   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   sext   |   sext_ln790_fu_278   |    0    |    0    |
|          |   sext_ln556_fu_292   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   361   |
|----------|-----------------------|---------|---------|

Memories:
+----------------+--------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------+--------+--------+--------+--------+
|first_codeword_V|    0   |   54   |   12   |    0   |
+----------------+--------+--------+--------+--------+
|      Total     |    0   |   54   |   12   |    0   |
+----------------+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
| codeword_length_hist_reg_350 |    6   |
|first_codeword_V_add_1_reg_345|    5   |
|first_codeword_V_add_3_reg_389|    5   |
|         i1_0_reg_160         |    9   |
|          i_0_reg_148         |    5   |
|          i_6_reg_363         |    9   |
|           i_reg_355          |    5   |
|      icmp_ln883_reg_385      |    1   |
|       length_V_reg_379       |    5   |
|     select_ln796_reg_394     |   22   |
|  symbol_bits_V_addr_reg_374  |    8   |
|       zext_ln24_reg_368      |   64   |
+------------------------------+--------+
|             Total            |   144  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_72 |  p0  |   6  |   5  |   30   ||    33   |
|  grp_access_fu_72 |  p1  |   3  |  27  |   81   ||    15   |
|  grp_access_fu_93 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_113 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_133 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_133 |  p1  |   2  |  32  |   64   ||    9    |
|    i_0_reg_148    |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   229  || 12.6118 ||    93   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   361  |    -   |
|   Memory  |    0   |    -   |   54   |   12   |    0   |
|Multiplexer|    -   |   12   |    -   |   93   |    -   |
|  Register |    -   |    -   |   144  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   12   |   198  |   466  |    0   |
+-----------+--------+--------+--------+--------+--------+
