#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x11ff065f0 .scope module, "tb" "tb" 2 6;
 .timescale 0 0;
v0x11ff1f300_0 .var "clk", 0 0;
v0x11ff1f3c0_0 .var "ena", 0 0;
v0x11ff1f450_0 .var "rst_n", 0 0;
v0x11ff1f500_0 .var "ui_in", 7 0;
v0x11ff1f5b0_0 .var "uio_in", 7 0;
L_0x110068010 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x11ff1f680_0 .net "uio_oe", 7 0, L_0x110068010;  1 drivers
L_0x110068058 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x11ff1f730_0 .net "uio_out", 7 0, L_0x110068058;  1 drivers
v0x11ff1f7e0_0 .net "uo_out", 7 0, L_0x11ff1f890;  1 drivers
S_0x11ff0ea30 .scope module, "dut" "tt_um_user_module" 2 21, 3 10 0, S_0x11ff065f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "ui_in";
    .port_info 1 /OUTPUT 8 "uo_out";
    .port_info 2 /INPUT 8 "uio_in";
    .port_info 3 /OUTPUT 8 "uio_out";
    .port_info 4 /OUTPUT 8 "uio_oe";
    .port_info 5 /INPUT 1 "ena";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst_n";
L_0x11ff1f890 .functor BUFZ 8, v0x11ff1edc0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x11ff0ec60_0 .net "clk", 0 0, v0x11ff1f300_0;  1 drivers
v0x11ff1ec90_0 .net "ena", 0 0, v0x11ff1f3c0_0;  1 drivers
v0x11ff1ed30_0 .net "rst_n", 0 0, v0x11ff1f450_0;  1 drivers
v0x11ff1edc0_0 .var "shift_reg", 7 0;
v0x11ff1ee70_0 .net "ui_in", 7 0, v0x11ff1f500_0;  1 drivers
v0x11ff1ef60_0 .net "uio_in", 7 0, v0x11ff1f5b0_0;  1 drivers
v0x11ff1f010_0 .net "uio_oe", 7 0, L_0x110068010;  alias, 1 drivers
v0x11ff1f0c0_0 .net "uio_out", 7 0, L_0x110068058;  alias, 1 drivers
v0x11ff1f170_0 .net "uo_out", 7 0, L_0x11ff1f890;  alias, 1 drivers
E_0x11ff06c90/0 .event negedge, v0x11ff1ed30_0;
E_0x11ff06c90/1 .event posedge, v0x11ff0ec60_0;
E_0x11ff06c90 .event/or E_0x11ff06c90/0, E_0x11ff06c90/1;
    .scope S_0x11ff0ea30;
T_0 ;
    %wait E_0x11ff06c90;
    %load/vec4 v0x11ff1ed30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x11ff1edc0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x11ff1edc0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x11ff1ee70_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x11ff1edc0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x11ff065f0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ff1f300_0, 0, 1;
T_1.0 ;
    %delay 10, 0;
    %load/vec4 v0x11ff1f300_0;
    %inv;
    %store/vec4 v0x11ff1f300_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x11ff065f0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ff1f450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ff1f3c0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ff1f500_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11ff1f5b0_0, 0, 8;
    %delay 25, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ff1f450_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 51 "$display", "=== Shift Register Test ===" {0 0 0};
    %vpi_call 2 52 "$display", "After reset: Q[7:0] = %b", v0x11ff1f7e0_0 {0 0 0};
    %vpi_call 2 53 "$display", "\000" {0 0 0};
    %vpi_call 2 56 "$display", "Test 1: Shifting in 1, then zeros" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ff1f500_0, 4, 1;
    %delay 20, 0;
    %vpi_call 2 59 "$display", "Cycle 1: Input=1, Q[7:0] = %b (expected: 00000001)", v0x11ff1f7e0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ff1f500_0, 4, 1;
    %delay 20, 0;
    %vpi_call 2 63 "$display", "Cycle 2: Input=0, Q[7:0] = %b (expected: 00000010)", v0x11ff1f7e0_0 {0 0 0};
    %delay 20, 0;
    %vpi_call 2 66 "$display", "Cycle 3: Input=0, Q[7:0] = %b (expected: 00000100)", v0x11ff1f7e0_0 {0 0 0};
    %delay 20, 0;
    %vpi_call 2 69 "$display", "Cycle 4: Input=0, Q[7:0] = %b (expected: 00001000)", v0x11ff1f7e0_0 {0 0 0};
    %delay 20, 0;
    %vpi_call 2 72 "$display", "Cycle 5: Input=0, Q[7:0] = %b (expected: 00010000)", v0x11ff1f7e0_0 {0 0 0};
    %delay 20, 0;
    %vpi_call 2 75 "$display", "Cycle 6: Input=0, Q[7:0] = %b (expected: 00100000)", v0x11ff1f7e0_0 {0 0 0};
    %delay 20, 0;
    %vpi_call 2 78 "$display", "Cycle 7: Input=0, Q[7:0] = %b (expected: 01000000)", v0x11ff1f7e0_0 {0 0 0};
    %delay 20, 0;
    %vpi_call 2 81 "$display", "Cycle 8: Input=0, Q[7:0] = %b (expected: 10000000)", v0x11ff1f7e0_0 {0 0 0};
    %delay 20, 0;
    %vpi_call 2 84 "$display", "Cycle 9: Input=0, Q[7:0] = %b (expected: 00000000)", v0x11ff1f7e0_0 {0 0 0};
    %vpi_call 2 85 "$display", "\000" {0 0 0};
    %vpi_call 2 88 "$display", "Test 2: Shifting in pattern 10110110" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ff1f450_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ff1f450_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ff1f500_0, 4, 1;
    %delay 20, 0;
    %vpi_call 2 96 "$display", "Cycle 1: Input=1, Q[7:0] = %b", v0x11ff1f7e0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ff1f500_0, 4, 1;
    %delay 20, 0;
    %vpi_call 2 100 "$display", "Cycle 2: Input=0, Q[7:0] = %b", v0x11ff1f7e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ff1f500_0, 4, 1;
    %delay 20, 0;
    %vpi_call 2 104 "$display", "Cycle 3: Input=1, Q[7:0] = %b", v0x11ff1f7e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ff1f500_0, 4, 1;
    %delay 20, 0;
    %vpi_call 2 108 "$display", "Cycle 4: Input=1, Q[7:0] = %b", v0x11ff1f7e0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ff1f500_0, 4, 1;
    %delay 20, 0;
    %vpi_call 2 112 "$display", "Cycle 5: Input=0, Q[7:0] = %b", v0x11ff1f7e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ff1f500_0, 4, 1;
    %delay 20, 0;
    %vpi_call 2 116 "$display", "Cycle 6: Input=1, Q[7:0] = %b", v0x11ff1f7e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ff1f500_0, 4, 1;
    %delay 20, 0;
    %vpi_call 2 120 "$display", "Cycle 7: Input=1, Q[7:0] = %b", v0x11ff1f7e0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ff1f500_0, 4, 1;
    %delay 20, 0;
    %vpi_call 2 124 "$display", "Cycle 8: Input=0, Q[7:0] = %b (expected: 10110110)", v0x11ff1f7e0_0 {0 0 0};
    %vpi_call 2 125 "$display", "Expected pattern: 10110110" {0 0 0};
    %load/vec4 v0x11ff1f7e0_0;
    %cmpi/e 182, 0, 8;
    %jmp/0xz  T_2.0, 4;
    %vpi_call 2 129 "$display", "PASS: Pattern matches expected value!" {0 0 0};
    %jmp T_2.1;
T_2.0 ;
    %vpi_call 2 131 "$display", "FAIL: Pattern mismatch! Expected 10110110, got %b", v0x11ff1f7e0_0 {0 0 0};
T_2.1 ;
    %vpi_call 2 133 "$display", "\000" {0 0 0};
    %vpi_call 2 136 "$display", "Test 3: Testing reset functionality" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ff1f450_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 139 "$display", "After reset: Q[7:0] = %b (expected: 00000000)", v0x11ff1f7e0_0 {0 0 0};
    %load/vec4 v0x11ff1f7e0_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_2.2, 4;
    %vpi_call 2 141 "$display", "PASS: Reset works correctly!" {0 0 0};
    %jmp T_2.3;
T_2.2 ;
    %vpi_call 2 143 "$display", "FAIL: Reset failed! Expected 00000000, got %b", v0x11ff1f7e0_0 {0 0 0};
T_2.3 ;
    %delay 100, 0;
    %vpi_call 2 147 "$display", "\000" {0 0 0};
    %vpi_call 2 148 "$display", "=== Simulation complete ===" {0 0 0};
    %vpi_call 2 149 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x11ff065f0;
T_3 ;
    %vpi_call 2 154 "$dumpfile", "tb.vcd" {0 0 0};
    %vpi_call 2 155 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x11ff065f0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb.v";
    "../src/tt_um_user_module.v";
