# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 590 3.2e-05 512 0.029 1020 475136 62.1776 18.0777 281.174 516.999 878.706 878.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 590 3.2e-05 512 0.029 1020 479232 62.2734 16.6572 333.499 519.687 932.399 932.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 590 3.2e-05 512 0.029 1020 471040 63.5456 16.6666 341.371 522.567 944.435 944.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 590 3.2e-05 512 0.029 1020 466944 61.6376 16.4291 314.758 511.087 904.19 904.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 590 3.2e-05 512 0.029 1020 460800 63.3306 16.6033 314.187 515.215 909.621 909.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 590 3.2e-05 512 0.029 1020 458752 64.2246 16.638 323.267 519.337 923.742 923.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 590 3.2e-05 512 0.029 1020 460800 63.3412 19.7837 325.615 515.616 924.643 924.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 590 3.2e-05 512 0.029 1020 458752 61.2855 16.2222 313.087 505.704 896.578 896.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 590 3.2e-05 512 0.029 1020 442368 60.5778 16.0557 305.277 494.765 876.954 877.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 590 3.2e-05 512 0.029 1020 460800 63.2988 19.3012 343.585 515.655 942.112 942.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 590 3.2e-05 512 0.029 1020 393216 63.2991 15.5725 342.076 483.749 904.975 905.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 590 3.2e-05 512 0.029 1020 483328 62.3047 16.6476 287.025 521.974 888.223 888.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 590 3.2e-05 512 0.029 1020 481280 62.6314 16.6852 289.196 522.128 890.919 891.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 590 3.2e-05 512 0.029 1020 479232 62.2784 16.637 286.424 519.304 884.93 885.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 590 3.2e-05 512 0.029 1020 473088 62.9218 16.6508 290.16 519.285 889.292 889.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 590 3.2e-05 512 0.029 1020 475136 62.1482 16.6118 289.839 517.059 885.943 886.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 590 3.2e-05 512 0.029 1020 479232 62.228 16.6535 341.537 519.638 940.339 940.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 590 3.2e-05 512 0.029 1020 471040 63.5099 16.6745 327.507 522.562 930.523 930.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 590 3.2e-05 512 0.029 1020 466944 61.5905 19.2271 348.766 511.101 940.965 941.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 590 3.2e-05 512 0.029 1020 460800 63.3035 16.597 341.388 515.293 936.856 937.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 590 3.2e-05 512 0.029 1020 458752 64.2129 16.6397 340.553 519.943 941.625 941.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 590 3.2e-05 512 0.029 1020 460800 63.3231 16.587 336.291 515.716 932.189 932.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 590 3.2e-05 512 0.029 1020 458752 61.2523 16.2304 320.374 505.707 903.834 904.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 590 3.2e-05 512 0.029 1020 442368 60.5552 16.0512 362.489 495.152 934.52 934.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 590 3.2e-05 512 0.029 1020 460800 63.3074 17.834 382.628 515.301 979.339 979.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 590 3.2e-05 512 0.029 1020 393216 63.3167 15.5692 293.099 483.664 855.928 856.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 590 3.2e-05 512 0.029 1020 475136 63.1338 16.6554 268.326 522.532 870.937 871.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 590 3.2e-05 512 0.029 1020 471040 63.6357 16.6872 298.99 522.488 902.077 902.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 590 3.2e-05 512 0.029 1020 466944 63.5309 16.6424 276.324 519.392 876.178 876.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 590 3.2e-05 512 0.029 1020 473088 62.8543 16.6523 286.301 519.754 885.838 886.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 590 3.2e-05 512 0.029 1020 458752 63.7949 16.6224 271.47 516.641 868.816 869.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 590 3.2e-05 512 0.029 1020 460800 64.0292 16.6543 347.489 519.337 947.787 947.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 590 3.2e-05 512 0.029 1020 442368 66.0377 16.6431 233.541 519.445 835.94 836.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 590 3.2e-05 512 0.029 1020 471040 63.5054 16.6707 340.264 522.443 943.162 943.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 590 3.2e-05 512 0.029 1020 450560 65.6675 16.6564 230.323 522.213 835.135 835.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 590 3.2e-05 512 0.029 1020 442368 64.1593 16.4244 300.222 511.094 892.171 892.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 590 3.2e-05 512 0.029 1020 393216 65.9659 16.0532 192.65 495.106 770.049 770.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 590 3.2e-05 512 0.029 1020 460800 63.2623 16.5982 326.025 515.225 921.386 921.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 590 3.2e-05 512 0.029 1020 460800 63.3365 17.0974 231.878 515.775 828.367 828.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 590 3.2e-05 512 0.029 1020 458752 64.1867 16.6318 416.173 519.854 1017.12 1017.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 590 3.2e-05 512 0.029 1020 401408 66.1913 16.1075 239.949 500.619 823.145 823.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 590 3.2e-05 512 0.029 1020 460800 63.3278 16.697 401.865 515.658 997.822 998.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 590 3.2e-05 512 0.029 1020 430080 61.8047 16.0754 253.577 495.084 826.815 827.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 590 3.2e-05 512 0.029 1020 425984 64.7615 16.2243 359.78 506.062 947.103 947.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 590 3.2e-05 512 0.029 1020 393216 63.2844 15.5785 223.61 483.755 786.5 786.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 590 3.2e-05 512 0.029 1020 393216 65.9476 16.0583 288.064 495.067 865.415 865.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 590 3.2e-05 512 0.029 1020 294912 69.8385 14.8296 153.224 462.246 700.408 700.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 590 3.2e-05 512 0.029 1020 460800 63.3169 16.5886 354.995 515.772 950.951 951.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 590 3.2e-05 512 0.029 1020 409600 61.0393 15.7107 227.664 481.502 786.192 786.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 590 3.2e-05 512 0.029 1032 466944 63.9195 16.6477 262.893 522.421 866.174 866.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 590 3.2e-05 512 0.029 1032 471040 63.6433 16.6849 281.325 521.975 883.898 884.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 590 3.2e-05 512 0.029 1032 466944 63.4631 16.6339 276.752 519.303 876.428 876.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 590 3.2e-05 512 0.029 1032 442368 64.1607 16.4267 169.19 510.976 761.028 761.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 590 3.2e-05 512 0.029 1032 458752 64.3019 16.6504 315.348 519.753 916.342 916.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 590 3.2e-05 512 0.029 1032 458752 64.2452 16.6389 200.444 519.434 801.036 801.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 590 3.2e-05 512 0.029 1032 458752 63.7548 16.6094 296.034 516.591 893.268 893.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 590 3.2e-05 512 0.029 1032 425984 64.8233 16.2266 180.703 506.108 768.146 768.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 590 3.2e-05 512 0.029 1032 460800 64.0368 16.6523 335.071 519.813 935.848 936.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 590 3.2e-05 512 0.029 1032 442368 66.0543 16.6419 226.763 519.762 829.495 829.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 590 3.2e-05 512 0.029 1032 471040 63.4964 16.6666 325.352 521.983 927.77 927.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 590 3.2e-05 512 0.029 1032 450560 65.664 16.6555 224.571 522.139 829.302 829.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 590 3.2e-05 512 0.029 1032 442368 64.077 16.4247 392.821 511.098 984.697 984.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 590 3.2e-05 512 0.029 1032 393216 65.9352 16.0504 227.104 494.67 804.038 804.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 590 3.2e-05 512 0.029 1032 460800 63.3004 16.5966 404.295 515.098 999.566 999.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 590 3.2e-05 512 0.029 1032 460800 63.3196 16.597 273.204 515.745 869.136 869.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 590 3.2e-05 512 0.029 1032 458752 64.1801 16.6339 391.928 519.782 992.81 993.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 590 3.2e-05 512 0.029 1032 401408 66.2185 16.1071 228.07 500.201 810.869 811.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 590 3.2e-05 512 0.029 1032 460800 63.2914 16.579 381.967 515.212 977.326 977.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 590 3.2e-05 512 0.029 1032 430080 61.779 16.0604 233.775 494.796 806.686 806.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 590 3.2e-05 512 0.029 1032 425984 64.7969 16.2241 341.164 505.608 928.074 928.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 590 3.2e-05 512 0.029 1032 393216 63.3281 15.57 211.981 484.106 775.265 775.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 590 3.2e-05 512 0.029 1025 475136 63.05 16.6516 299.01 522.125 901.113 901.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 590 3.2e-05 512 0.029 1025 471040 63.6739 16.6912 267.369 522.037 870.044 870.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 590 3.2e-05 512 0.029 1025 471040 63.5962 16.6706 173.639 522.511 776.698 776.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 590 3.2e-05 512 0.029 1025 466944 63.4957 16.6484 281.906 519.231 881.551 881.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 590 3.2e-05 512 0.029 1025 442368 64.136 16.4291 172.387 511.099 764.323 764.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 590 3.2e-05 512 0.029 1025 473088 62.8302 16.6461 308.272 519.799 907.82 908.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 590 3.2e-05 512 0.029 1025 458752 64.1914 16.6312 189.838 519.35 790.286 790.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 590 3.2e-05 512 0.029 1025 458752 63.7495 17.8409 304.963 516.554 903.383 903.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 590 3.2e-05 512 0.029 1025 425984 64.8217 16.2239 184.879 506.107 772.312 772.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 590 3.2e-05 512 0.029 1025 460800 64.0513 16.6586 330.589 519.391 930.965 931.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 590 3.2e-05 512 0.029 1025 442368 66.0554 16.6318 229.61 519.868 832.428 832.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 590 3.2e-05 512 0.029 1025 471040 63.5098 16.6673 327.874 522.509 930.84 931.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 590 3.2e-05 512 0.029 1025 450560 65.6736 16.6468 222.446 522.626 827.667 827.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 590 3.2e-05 512 0.029 1025 442368 64.0804 16.4327 378.989 511.18 970.957 971.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 590 3.2e-05 512 0.029 1025 393216 65.9483 16.0543 225.711 495.163 803.155 803.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 590 3.2e-05 512 0.029 1025 460800 63.2641 16.5902 394.134 515.704 989.964 990.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 590 3.2e-05 512 0.029 1025 460800 63.3165 17.2957 264.263 515.298 860.45 860.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 590 3.2e-05 512 0.029 1025 458752 64.2016 16.64 377.819 519.832 978.777 978.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 590 3.2e-05 512 0.029 1025 401408 66.2467 16.102 220.091 500.12 802.837 803.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 590 3.2e-05 512 0.029 1025 460800 63.3091 16.5831 372.599 515.324 968.094 968.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 590 3.2e-05 512 0.029 1025 430080 61.7757 16.0591 230.415 494.714 803.243 803.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 590 3.2e-05 512 0.029 1025 425984 64.7587 16.2281 328.523 506.104 915.897 916.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 590 3.2e-05 512 0.029 1025 393216 63.2795 15.574 213.491 484.153 776.772 776.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 590 3.2e-05 512 0.029 1024 458752 64.7308 16.6474 254.194 522.476 858.324 858.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 590 3.2e-05 512 0.029 1024 442368 65.5898 16.6061 159.213 516.575 758.261 758.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 590 3.2e-05 512 0.029 1024 460800 64.5857 16.6872 262.691 522.045 866.289 866.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 590 3.2e-05 512 0.029 1024 450560 65.7776 16.6668 166.073 522.08 770.878 771.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 590 3.2e-05 512 0.029 1024 454656 64.635 16.64 281.026 519.672 882.25 882.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 590 3.2e-05 512 0.029 1024 442368 64.1742 16.4287 177.941 511.101 769.917 770.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 590 3.2e-05 512 0.029 1024 458752 64.2956 16.6583 278.01 519.739 878.985 879.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 590 3.2e-05 512 0.029 1024 458752 64.2224 16.6277 179.712 519.734 780.574 780.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 590 3.2e-05 512 0.029 1024 430080 67.4637 16.6524 139.171 519.879 743.444 743.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 590 3.2e-05 512 0.029 1024 442368 65.5132 16.6088 266.906 517.065 866.369 866.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 590 3.2e-05 512 0.029 1024 425984 64.8094 16.2282 170.038 505.496 756.849 757.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 590 3.2e-05 512 0.029 1024 393216 65.9409 16.0502 131.428 495.107 708.803 708.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 590 3.2e-05 512 0.029 1024 460800 64.0504 16.6496 405.386 519.669 1006.03 1006.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 590 3.2e-05 512 0.029 1024 442368 66.0536 16.6433 251.683 519.812 854.464 854.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 590 3.2e-05 512 0.029 1024 442368 66.0851 19.3208 208.495 519.798 813.983 814.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 590 3.2e-05 512 0.029 1024 450560 65.7166 16.6713 373.016 522.697 978.383 978.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 590 3.2e-05 512 0.029 1024 450560 65.6665 16.6542 250.331 522.565 855.5 855.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 590 3.2e-05 512 0.029 1024 368640 68.7793 16.0625 173.002 495.129 753.245 753.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 590 3.2e-05 512 0.029 1024 442368 64.1079 16.43 349.835 511.588 942.238 942.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 590 3.2e-05 512 0.029 1024 393216 65.9371 16.0528 202.11 495.109 779.493 779.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 590 3.2e-05 512 0.029 1024 368640 68.7242 16.04 164.716 494.757 744.508 744.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 590 3.2e-05 512 0.029 1024 435200 66.1009 16.599 337.63 515.704 936.311 936.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 590 3.2e-05 512 0.029 1024 409600 69.0783 16.5973 220.855 515.717 822.527 822.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 590 3.2e-05 512 0.029 1024 384000 71.9036 16.6162 173.05 515.369 777.213 777.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 590 3.2e-05 512 0.029 1024 458752 64.2089 16.6368 343.508 519.353 943.976 944.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 590 3.2e-05 512 0.029 1024 401408 66.2263 16.1054 209.931 500.674 793.21 793.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 590 3.2e-05 512 0.029 1024 430080 67.4575 16.6339 187.236 519.569 791.17 791.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 590 3.2e-05 512 0.029 1024 430080 66.6745 23.2755 312.699 515.31 918.23 918.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 590 3.2e-05 512 0.029 1024 368640 68.784 16.0648 194.38 495.188 774.69 774.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 590 3.2e-05 512 0.029 1024 368640 68.8466 16.0804 161.772 494.873 741.844 742.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 590 3.2e-05 512 0.029 1024 425984 64.7708 16.2238 314.194 505.627 901.097 901.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 590 3.2e-05 512 0.029 1024 393216 63.2911 15.5714 198.51 484.195 761.848 762.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 590 3.2e-05 512 0.029 1024 294912 69.8057 14.8251 133.235 462.191 680.33 680.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 590 3.2e-05 512 0.029 1040 450560 65.701 16.6452 260.173 522.486 865.276 865.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 590 3.2e-05 512 0.029 1040 442368 65.532 16.6134 163.903 517.154 763.47 763.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 590 3.2e-05 512 0.029 1040 450560 65.8358 16.6846 292.98 522.486 898.261 898.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 590 3.2e-05 512 0.029 1040 450560 65.7342 16.6709 190.929 522.146 795.753 795.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 590 3.2e-05 512 0.029 1040 430080 66.6895 22.1082 150.303 515.235 754.608 754.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 590 3.2e-05 512 0.029 1040 442368 66.033 16.6401 267.92 519.385 870.252 870.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 590 3.2e-05 512 0.029 1040 417792 67.058 16.436 166.428 511.587 761.791 762.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 590 3.2e-05 512 0.029 1040 442368 66.079 16.6402 146.71 519.8 749.507 749.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 590 3.2e-05 512 0.029 1040 444416 65.8579 16.6487 382.478 519.75 985.01 985.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 590 3.2e-05 512 0.029 1040 430080 67.4081 16.6339 239.528 519.841 843.69 843.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 590 3.2e-05 512 0.029 1040 430080 67.4592 16.6598 195.633 519.774 799.802 800.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 590 3.2e-05 512 0.029 1040 442368 65.4821 16.6136 354.359 516.437 953.171 953.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 590 3.2e-05 512 0.029 1040 425984 64.7707 16.2284 220.14 505.629 807.043 807.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 590 3.2e-05 512 0.029 1040 393216 65.9173 16.0489 163.843 494.683 740.769 740.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 590 3.2e-05 512 0.029 1040 442368 66.1029 16.6472 364.8 519.816 967.646 967.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 590 3.2e-05 512 0.029 1040 442368 66.0468 16.6356 242.181 519.348 844.487 844.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 590 3.2e-05 512 0.029 1040 442368 66.0972 16.6441 211.849 519.674 814.543 814.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 590 3.2e-05 512 0.029 1040 368640 68.7104 16.055 158.813 495.349 739.207 739.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 590 3.2e-05 512 0.029 1040 450560 65.7091 16.6728 354.264 522.288 959.205 959.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 590 3.2e-05 512 0.029 1040 450560 65.6702 16.9533 242.478 522.117 847.491 847.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 590 3.2e-05 512 0.029 1040 368640 68.8055 16.0666 166.763 495.087 747 747.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 590 3.2e-05 512 0.029 1040 409600 64.107 16.0563 177.937 494.847 753.22 753.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 590 3.2e-05 512 0.029 1040 417792 66.9932 16.4183 307.294 511.582 902.567 902.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 590 3.2e-05 512 0.029 1040 393216 65.934 16.0612 205.951 494.578 782.807 783.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 590 3.2e-05 512 0.029 1040 368640 68.7103 16.0561 161.96 494.764 741.763 741.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 590 3.2e-05 512 0.029 1040 294912 69.827 14.8232 121.822 462.307 669.059 669.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 590 3.2e-05 512 0.029 1040 435200 66.1148 16.6339 331.373 515.696 930.097 930.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 590 3.2e-05 512 0.029 1040 409600 69.0842 16.5846 215.053 515.717 816.71 816.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 590 3.2e-05 512 0.029 1040 384000 71.86 16.6052 174.271 515.374 778.389 778.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 590 3.2e-05 512 0.029 1040 307200 72.8486 15.7106 128.693 481.436 698.974 699.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 590 3.2e-05 512 0.029 1056 450560 65.6357 16.6504 284.707 522.479 889.75 889.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 590 3.2e-05 512 0.029 1056 442368 65.6723 16.6091 181.936 516.575 781.067 781.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 590 3.2e-05 512 0.029 1056 417792 67.0118 16.4291 141.957 511.586 737.255 737.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 590 3.2e-05 512 0.029 1056 450560 65.7912 16.6918 276.322 522.044 881.128 881.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 590 3.2e-05 512 0.029 1056 450560 65.7377 16.6734 181.754 522.693 787.128 787.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 590 3.2e-05 512 0.029 1056 430080 66.7102 16.5843 144.366 515.88 743.817 744.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 590 3.2e-05 512 0.029 1056 442368 65.9878 16.6422 374.738 519.39 977.029 977.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 590 3.2e-05 512 0.029 1056 417792 66.987 16.8186 229.499 511.536 825.114 825.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 590 3.2e-05 512 0.029 1056 442368 66.019 16.638 198.048 519.241 800.227 800.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 590 3.2e-05 512 0.029 1056 393216 65.9688 16.0508 148.609 494.759 725.666 725.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 590 3.2e-05 512 0.029 1056 444416 65.8792 16.6484 352.015 519.227 954.045 954.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 590 3.2e-05 512 0.029 1056 430080 67.3899 16.6298 223.133 519.429 826.858 827.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 590 3.2e-05 512 0.029 1056 430080 67.4985 16.6463 181.802 519.824 786.053 786.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 590 3.2e-05 512 0.029 1056 401408 66.2572 16.0993 152.992 500.679 736.299 736.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 590 3.2e-05 512 0.029 1056 442368 65.5048 16.6111 342.572 517.061 942.02 942.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 590 3.2e-05 512 0.029 1056 425984 64.7823 16.2288 213.305 505.62 800.217 800.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 590 3.2e-05 512 0.029 1056 393216 65.9675 16.058 161.255 495.108 738.665 738.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 590 3.2e-05 512 0.029 1056 393216 63.296 15.5729 141.854 484.151 705.147 705.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 590 3.2e-05 512 0.029 1056 442368 66.0998 16.6594 334.95 519.307 937.286 937.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 590 3.2e-05 512 0.029 1056 442368 66.0289 16.64 235.207 519.864 838.011 838.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 590 3.2e-05 512 0.029 1056 442368 66.1105 16.6402 199.226 519.848 802.099 802.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 590 3.2e-05 512 0.029 1056 368640 68.725 16.0555 164.493 495.156 744.7 744.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 590 3.2e-05 512 0.029 1056 450560 65.7178 16.6684 336.38 522.034 941.078 941.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 590 3.2e-05 512 0.029 1056 450560 65.6534 16.6577 241.138 522.125 845.848 846.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 590 3.2e-05 512 0.029 1056 368640 68.771 16.0647 165.664 495.182 745.952 746.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 590 3.2e-05 512 0.029 1056 409600 64.0831 16.0527 171.251 495.185 746.844 747.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 590 3.2e-05 512 0.029 1050 466944 63.8027 16.6408 301.476 522.474 904.67 904.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 590 3.2e-05 512 0.029 1050 458752 63.7506 16.6101 193.08 516.441 790.159 790.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 590 3.2e-05 512 0.029 1050 442368 64.1568 18.0244 153.854 511.091 747.407 747.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 590 3.2e-05 512 0.029 1050 471040 63.5814 16.6842 287.53 522.483 890.552 890.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 590 3.2e-05 512 0.029 1050 471040 63.5379 16.6695 185.714 522.083 788.272 788.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 590 3.2e-05 512 0.029 1050 460800 63.3708 16.5869 152.839 515.162 748.242 748.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 590 3.2e-05 512 0.029 1050 450560 65.6979 21.4482 128.351 522.135 737.912 738.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 590 3.2e-05 512 0.029 1050 466944 63.4241 16.638 383.244 519.695 983.276 983.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 590 3.2e-05 512 0.029 1050 442368 64.1379 16.4209 232.439 510.961 824.235 824.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 590 3.2e-05 512 0.029 1050 442368 66.0823 16.6348 190.504 519.286 792.782 792.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 590 3.2e-05 512 0.029 1050 393216 65.9461 16.056 144.894 495.104 722.277 722.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 590 3.2e-05 512 0.029 1050 458752 64.2778 16.6588 347.035 520.013 948.263 948.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 590 3.2e-05 512 0.029 1050 458752 64.1954 16.64 230.582 519.73 831.42 831.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 590 3.2e-05 512 0.029 1050 430080 67.4726 16.6423 175.415 519.297 779.11 779.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 590 3.2e-05 512 0.029 1050 401408 66.2576 16.1006 147.047 500.684 730.371 730.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 590 3.2e-05 512 0.029 1050 458752 63.7253 16.6084 349.245 516.96 946.809 947.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 590 3.2e-05 512 0.029 1050 425984 64.7702 16.2262 209.636 506.062 796.972 797.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 590 3.2e-05 512 0.029 1050 393216 65.9327 16.0493 163.518 495.106 740.878 741.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 590 3.2e-05 512 0.029 1050 393216 63.284 15.5685 142.819 483.754 705.7 705.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 590 3.2e-05 512 0.029 1050 460800 64.0636 16.6502 359.804 519.701 960.497 960.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 590 3.2e-05 512 0.029 1050 442368 66.0454 16.6462 245.427 519.814 848.21 848.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 590 3.2e-05 512 0.029 1050 442368 66.1028 16.653 204.187 519.415 806.636 806.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 590 3.2e-05 512 0.029 1050 368640 68.7396 16.0476 161.755 494.639 741.467 741.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 590 3.2e-05 512 0.029 1050 368640 68.887 16.087 148.592 495.154 728.997 729.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 590 3.2e-05 512 0.029 1050 471040 63.5182 16.6692 353.417 521.949 955.83 956.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 590 3.2e-05 512 0.029 1050 450560 65.6719 16.6502 235.788 522.56 840.95 841.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 590 3.2e-05 512 0.029 1050 430080 61.8134 16.0645 191.187 495.191 764.527 764.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 590 3.2e-05 512 0.029 1050 409600 64.0905 16.0413 168.499 494.771 743.672 743.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 590 3.2e-05 512 0.029 1050 409600 61.0458 15.7108 161.246 481.44 719.708 719.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 590 3.2e-05 512 0.029 1020 425984 68.5188 16.649 254.273 522.115 861.837 862.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 590 3.2e-05 512 0.029 1020 409600 69.2331 16.6091 161.084 517.06 764.264 764.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 590 3.2e-05 512 0.029 1020 393216 69.7186 16.4233 127.914 511.578 725.909 726.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 590 3.2e-05 512 0.029 1020 393216 68.5819 16.2262 110.358 506.006 701.448 701.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 590 3.2e-05 512 0.029 1020 430080 68.0413 16.6881 348.551 522.034 955.595 955.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 590 3.2e-05 512 0.029 1020 430080 67.9841 16.6665 224.976 522.546 832.444 832.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 590 3.2e-05 512 0.029 1020 399360 70.113 16.5811 171.494 515.242 773.708 773.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 590 3.2e-05 512 0.029 1020 409600 70.182 16.6527 149.575 522.125 758.819 759.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 590 3.2e-05 512 0.029 1020 417792 68.8661 16.64 310.142 519.3 915.226 915.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 590 3.2e-05 512 0.029 1020 393216 69.711 16.4335 194.76 511.102 792.283 792.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 590 3.2e-05 512 0.029 1020 405504 70.1269 16.631 162.918 519.453 769.405 769.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 590 3.2e-05 512 0.029 1020 344064 71.6196 16.0481 123.806 494.747 706.496 706.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 590 3.2e-05 512 0.029 1020 368640 68.7958 16.0686 115.705 494.593 695.434 695.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 590 3.2e-05 512 0.029 1020 415744 69.2001 16.6591 305.537 519.378 911.053 911.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 590 3.2e-05 512 0.029 1020 401408 70.5823 16.6287 188.905 519.36 795.754 795.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 590 3.2e-05 512 0.029 1020 387072 72.2221 16.6541 153.573 519.338 762.071 762.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 590 3.2e-05 512 0.029 1020 344064 72.7989 16.113 119.448 500.67 709.31 709.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 590 3.2e-05 512 0.029 1020 358400 67.032 15.7191 110.587 481.37 674.983 675.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 590 3.2e-05 512 0.029 1020 409600 69.198 16.6052 284.268 517.002 887.349 887.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 590 3.2e-05 512 0.029 1020 393216 68.571 16.2281 182.12 506.111 773.302 773.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 590 3.2e-05 512 0.029 1020 344064 71.6176 16.0558 132.423 495.158 715.531 715.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 590 3.2e-05 512 0.029 1020 327680 70.8898 15.5732 114.49 483.746 684.978 685.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 590 3.2e-05 512 0.029 1020 327680 73.5178 16.0568 105.583 495.124 690.564 690.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 590 3.2e-05 512 0.029 1024 442368 66.5614 16.6397 259.294 522.472 865.255 865.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 590 3.2e-05 512 0.029 1024 425984 67.2846 16.6185 161.649 516.487 762.317 762.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 590 3.2e-05 512 0.029 1024 417792 67.0548 16.427 132.189 511.103 727.053 727.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 590 3.2e-05 512 0.029 1024 393216 68.5478 16.2268 107.267 505.713 698.044 698.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 590 3.2e-05 512 0.029 1024 440320 66.8836 16.6857 341.646 522.54 948.03 948.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 590 3.2e-05 512 0.029 1024 430080 68.0026 16.6668 214.378 521.926 821.243 821.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 590 3.2e-05 512 0.029 1024 430080 66.695 17.6669 175.135 515.665 775.444 775.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 590 3.2e-05 512 0.029 1024 409600 70.1668 16.6545 144.368 522.096 753.564 753.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 590 3.2e-05 512 0.029 1024 409600 69.1071 22.977 131.602 515.727 739.693 739.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 590 3.2e-05 512 0.029 1024 430080 67.4235 16.6438 307.221 519.298 910.868 911.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 590 3.2e-05 512 0.029 1024 417792 67.0073 18.3501 199.106 511.032 795.77 795.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 590 3.2e-05 512 0.029 1024 405504 70.1191 16.64 156.067 519.808 762.904 763.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 590 3.2e-05 512 0.029 1024 393216 65.9822 16.0606 133.721 495.092 711.123 711.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 590 3.2e-05 512 0.029 1024 368640 68.8049 16.0603 111.165 494.594 690.895 691.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 590 3.2e-05 512 0.029 1024 430080 67.489 16.6556 299.027 519.399 902.841 903.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 590 3.2e-05 512 0.029 1024 430080 67.4139 16.6374 191.189 519.834 795.358 795.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 590 3.2e-05 512 0.029 1024 430080 67.4847 16.6557 162.618 519.815 766.854 767.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 590 3.2e-05 512 0.029 1024 401408 66.2348 16.1075 133.204 500.29 716.113 716.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 590 3.2e-05 512 0.029 1024 358400 66.9959 15.7244 105.637 481.018 669.657 669.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 590 3.2e-05 512 0.029 1024 425984 67.3024 16.6126 291.362 516.57 892.129 892.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 590 3.2e-05 512 0.029 1024 393216 68.5465 16.2292 177.432 506.098 768.591 768.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 590 3.2e-05 512 0.029 1024 393216 65.9287 16.0533 146.011 495.102 723.368 723.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 590 3.2e-05 512 0.029 1024 327680 70.8806 15.5726 110.725 484.205 681.664 681.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 590 3.2e-05 512 0.029 1024 327680 73.5123 16.0566 102.521 495.19 687.551 687.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 590 3.2e-05 512 0.029 1024 294912 69.8188 14.8234 85.9719 462.252 633.135 633.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 590 3.2e-05 512 0.029 1024 385024 73.2489 16.6647 225.465 522.461 838.116 838.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 590 3.2e-05 512 0.029 1024 385024 73.1503 16.6502 246.233 522.48 858.794 858.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 590 3.2e-05 512 0.029 1024 376832 72.9691 16.6153 165.001 516.939 771.804 772.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 590 3.2e-05 512 0.029 1024 368640 72.5612 16.4352 131.914 511.085 732.279 732.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 590 3.2e-05 512 0.029 1024 360448 72.2392 16.2356 114.843 505.997 709.586 709.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 590 3.2e-05 512 0.029 1024 368640 75.1437 16.6537 108.577 522.553 723.204 723.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 590 3.2e-05 512 0.029 1024 344064 71.5916 16.0581 93.3118 494.582 675.82 676.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 590 3.2e-05 512 0.029 1024 344064 72.8044 16.1116 88.1689 500.675 678.044 678.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 590 3.2e-05 512 0.029 1024 327680 70.8949 15.5752 79.4947 483.735 649.98 650.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 590 3.2e-05 512 0.029 1020 344064 72.8036 16.1112 80.3013 500.572 670.058 670.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 590 3.2e-05 512 0.029 1024 401408 66.2551 16.1093 91.4081 500.131 674.183 674.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 590 3.2e-05 512 0.029 1050 358400 66.9781 15.7161 85.171 480.91 649.045 649.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 590 3.2e-05 512 0.029 1056 358400 66.9899 15.7179 85.6243 481.48 650.088 650.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 590 3.2e-05 512 0.029 1024 425984 64.8197 16.2278 110.758 505.711 697.785 697.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 590 3.2e-05 512 0.029 1024 368640 68.7256 16.0536 147.819 495.294 728.17 728.377
