// Seed: 1161349279
module module_0 (
    output supply0 id_0,
    output wor id_1,
    input wand id_2,
    input tri0 id_3,
    input tri1 id_4,
    output tri0 id_5,
    input wor id_6,
    input uwire id_7,
    input tri1 id_8,
    output wor id_9
);
  assign id_9 = -1'b0;
endmodule
module module_1 (
    output tri id_0,
    input wor id_1,
    output uwire id_2,
    output tri0 id_3,
    input tri id_4,
    output wor id_5,
    input supply1 id_6,
    output supply0 id_7,
    input wand id_8
    , id_11,
    output tri0 id_9
);
  logic id_12;
  module_0 modCall_1 (
      id_5,
      id_0,
      id_8,
      id_8,
      id_6,
      id_5,
      id_4,
      id_8,
      id_1,
      id_0
  );
  assign modCall_1.id_2 = 0;
endmodule
