// Seed: 1597884226
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_0 #(
    parameter id_1 = 32'd22,
    parameter id_2 = 32'd83
) (
    output wor  id_0,
    input  tri1 _id_1,
    output wor  sample,
    output wand id_3
);
  assign id_0 = -1;
  logic [!  id_2 : -1] id_5;
  logic id_6;
  ;
  wire [module_1 : ""] id_7;
  wire id_8;
  wire id_9;
  assign id_3#(.id_5(1)) = id_6[""] > id_1;
  logic [id_1 : 1] id_10;
  ;
  module_0 modCall_1 (
      id_9,
      id_7,
      id_7,
      id_10,
      id_8,
      id_8,
      id_7,
      id_8
  );
  wire id_11;
  wire id_12;
  wire id_13;
endmodule
