# Reading pref.tcl
# OpenFile E:/Documents/GitHub/AES-verilog/test_benches/shift_rows_tb.v
