
*** Running vivado
    with args -log riscv_ethernet_stream_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source riscv_ethernet_stream_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source riscv_ethernet_stream_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1280.965 ; gain = 0.023 ; free physical = 470 ; free virtual = 13081
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ashraf/tools/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: riscv_ethernet_stream_0_0
Command: synth_design -top riscv_ethernet_stream_0_0 -part xc7vx485tffg1761-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 58063
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/ashraf/tools/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11065] parameter 'ADDR_WIDTH' becomes localparam in 'axis_async_fifo' with formal parameter declaration list [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/rtl/axis_async_fifo.v:145]
WARNING: [Synth 8-11065] parameter 'OUTPUT_FIFO_ADDR_WIDTH' becomes localparam in 'axis_async_fifo' with formal parameter declaration list [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/rtl/axis_async_fifo.v:147]
WARNING: [Synth 8-11065] parameter 'MIN_LEN_WIDTH' becomes localparam in 'axis_gmii_tx' with formal parameter declaration list [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/axis_gmii_tx.v:93]
WARNING: [Synth 8-11065] parameter 'MAC_CTRL_ENABLE' becomes localparam in 'eth_mac_1g' with formal parameter declaration list [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g.v:191]
WARNING: [Synth 8-11065] parameter 'TX_USER_WIDTH_INT' becomes localparam in 'eth_mac_1g' with formal parameter declaration list [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g.v:192]
WARNING: [Synth 8-11065] parameter 'STYLE_INT' becomes localparam in 'lfsr' with formal parameter declaration list [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/lfsr.v:355]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:35 . Memory (MB): peak = 2145.426 ; gain = 370.770 ; free physical = 131 ; free virtual = 11271
Synthesis current peak Physical Memory [PSS] (MB): peak = 1333.781; parent = 1322.086; children = 11.695
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2875.508; parent = 2151.367; children = 724.141
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'riscv_ethernet_stream_0_0' [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_ethernet_stream_0_0/synth/riscv_ethernet_stream_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ethernet_vc707' [/home/ashraf/vivado-risc-v/board/vc707/ethernet-vc707.v:1]
INFO: [Synth 8-6157] synthesizing module 'eth_mac_1g_fifo' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:34]
INFO: [Synth 8-6157] synthesizing module 'eth_mac_1g' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g.v:34]
INFO: [Synth 8-6157] synthesizing module 'axis_gmii_rx' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/axis_gmii_rx.v:34]
INFO: [Synth 8-6157] synthesizing module 'lfsr' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/lfsr.v:34]
INFO: [Synth 8-6155] done synthesizing module 'lfsr' (0#1) [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/lfsr.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/axis_gmii_rx.v:189]
INFO: [Synth 8-6155] done synthesizing module 'axis_gmii_rx' (0#1) [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/axis_gmii_rx.v:34]
INFO: [Synth 8-6157] synthesizing module 'axis_gmii_tx' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/axis_gmii_tx.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/axis_gmii_tx.v:367]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/axis_gmii_tx.v:241]
INFO: [Synth 8-6155] done synthesizing module 'axis_gmii_tx' (0#1) [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/axis_gmii_tx.v:34]
INFO: [Synth 8-6155] done synthesizing module 'eth_mac_1g' (0#1) [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g.v:34]
WARNING: [Synth 8-7071] port 'tx_ptp_ts' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'rx_ptp_ts' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'tx_axis_ptp_ts' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'tx_axis_ptp_ts_tag' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'tx_axis_ptp_ts_valid' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'tx_lfc_req' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'tx_lfc_resend' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'rx_lfc_en' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'rx_lfc_req' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'rx_lfc_ack' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'tx_pfc_req' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'tx_pfc_resend' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'rx_pfc_en' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'rx_pfc_req' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'rx_pfc_ack' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'tx_lfc_pause_en' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'tx_pause_req' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'tx_pause_ack' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'tx_start_packet' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'rx_start_packet' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'stat_tx_mcf' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'stat_rx_mcf' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'stat_tx_lfc_pkt' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'stat_tx_lfc_xon' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'stat_tx_lfc_xoff' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'stat_tx_lfc_paused' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'stat_tx_pfc_pkt' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'stat_tx_pfc_xon' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'stat_tx_pfc_xoff' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'stat_tx_pfc_paused' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'stat_rx_lfc_pkt' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'stat_rx_lfc_xon' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'stat_rx_lfc_xoff' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'stat_rx_lfc_paused' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'stat_rx_pfc_pkt' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'stat_rx_pfc_xon' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'stat_rx_pfc_xoff' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'stat_rx_pfc_paused' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_eth_dst_mcast' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_check_eth_dst_mcast' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_eth_dst_ucast' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_check_eth_dst_ucast' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_eth_src' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_check_eth_src' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_eth_type' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_opcode_lfc' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_check_opcode_lfc' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_opcode_pfc' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_check_opcode_pfc' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_forward' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_enable' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'cfg_tx_lfc_eth_dst' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'cfg_tx_lfc_eth_src' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'cfg_tx_lfc_eth_type' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'cfg_tx_lfc_opcode' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'cfg_tx_lfc_en' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'cfg_tx_lfc_quanta' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'cfg_tx_lfc_refresh' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'cfg_tx_pfc_eth_dst' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'cfg_tx_pfc_eth_src' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'cfg_tx_pfc_eth_type' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'cfg_tx_pfc_opcode' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'cfg_tx_pfc_en' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'cfg_tx_pfc_quanta' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'cfg_tx_pfc_refresh' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'cfg_rx_lfc_opcode' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'cfg_rx_lfc_en' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'cfg_rx_pfc_opcode' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7071] port 'cfg_rx_pfc_en' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
WARNING: [Synth 8-7023] instance 'eth_mac_1g_inst' of module 'eth_mac_1g' has 98 connections declared, but only 29 given [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:197]
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo_adapter' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/rtl/axis_async_fifo_adapter.v:34]
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/rtl/axis_async_fifo.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo' (0#1) [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/rtl/axis_async_fifo.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo_adapter' (0#1) [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/rtl/axis_async_fifo_adapter.v:34]
WARNING: [Synth 8-7071] port 's_pause_req' of module 'axis_async_fifo_adapter' is unconnected for instance 'tx_fifo' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:248]
WARNING: [Synth 8-7071] port 's_pause_ack' of module 'axis_async_fifo_adapter' is unconnected for instance 'tx_fifo' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:248]
WARNING: [Synth 8-7071] port 'm_pause_req' of module 'axis_async_fifo_adapter' is unconnected for instance 'tx_fifo' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:248]
WARNING: [Synth 8-7071] port 'm_pause_ack' of module 'axis_async_fifo_adapter' is unconnected for instance 'tx_fifo' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:248]
WARNING: [Synth 8-7071] port 's_status_depth' of module 'axis_async_fifo_adapter' is unconnected for instance 'tx_fifo' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:248]
WARNING: [Synth 8-7071] port 's_status_depth_commit' of module 'axis_async_fifo_adapter' is unconnected for instance 'tx_fifo' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:248]
WARNING: [Synth 8-7071] port 'm_status_depth' of module 'axis_async_fifo_adapter' is unconnected for instance 'tx_fifo' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:248]
WARNING: [Synth 8-7071] port 'm_status_depth_commit' of module 'axis_async_fifo_adapter' is unconnected for instance 'tx_fifo' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:248]
WARNING: [Synth 8-7023] instance 'tx_fifo' of module 'axis_async_fifo_adapter' has 34 connections declared, but only 26 given [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:248]
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo_adapter__parameterized0' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/rtl/axis_async_fifo_adapter.v:34]
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo__parameterized0' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/rtl/axis_async_fifo.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo__parameterized0' (0#1) [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/rtl/axis_async_fifo.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo_adapter__parameterized0' (0#1) [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/rtl/axis_async_fifo_adapter.v:34]
WARNING: [Synth 8-7071] port 's_pause_req' of module 'axis_async_fifo_adapter' is unconnected for instance 'rx_fifo' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:299]
WARNING: [Synth 8-7071] port 's_pause_ack' of module 'axis_async_fifo_adapter' is unconnected for instance 'rx_fifo' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:299]
WARNING: [Synth 8-7071] port 'm_pause_req' of module 'axis_async_fifo_adapter' is unconnected for instance 'rx_fifo' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:299]
WARNING: [Synth 8-7071] port 'm_pause_ack' of module 'axis_async_fifo_adapter' is unconnected for instance 'rx_fifo' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:299]
WARNING: [Synth 8-7071] port 's_status_depth' of module 'axis_async_fifo_adapter' is unconnected for instance 'rx_fifo' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:299]
WARNING: [Synth 8-7071] port 's_status_depth_commit' of module 'axis_async_fifo_adapter' is unconnected for instance 'rx_fifo' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:299]
WARNING: [Synth 8-7071] port 'm_status_depth' of module 'axis_async_fifo_adapter' is unconnected for instance 'rx_fifo' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:299]
WARNING: [Synth 8-7071] port 'm_status_depth_commit' of module 'axis_async_fifo_adapter' is unconnected for instance 'rx_fifo' [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:299]
WARNING: [Synth 8-7023] instance 'rx_fifo' of module 'axis_async_fifo_adapter' has 34 connections declared, but only 26 given [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:299]
INFO: [Synth 8-6155] done synthesizing module 'eth_mac_1g_fifo' (0#1) [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_fifo.v:34]
WARNING: [Synth 8-7071] port 'tx_error_underflow' of module 'eth_mac_1g_fifo' is unconnected for instance 'eth_mac_inst' [/home/ashraf/vivado-risc-v/board/vc707/ethernet-vc707.v:103]
WARNING: [Synth 8-7023] instance 'eth_mac_inst' of module 'eth_mac_1g_fifo' has 40 connections declared, but only 39 given [/home/ashraf/vivado-risc-v/board/vc707/ethernet-vc707.v:103]
INFO: [Synth 8-6155] done synthesizing module 'ethernet_vc707' (0#1) [/home/ashraf/vivado-risc-v/board/vc707/ethernet-vc707.v:1]
INFO: [Synth 8-6155] done synthesizing module 'riscv_ethernet_stream_0_0' (0#1) [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_ethernet_stream_0_0/synth/riscv_ethernet_stream_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element ptp_ts_reg_reg was removed.  [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/axis_gmii_rx.v:259]
WARNING: [Synth 8-6014] Unused sequential element m_axis_ptp_ts_reg_reg was removed.  [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/axis_gmii_tx.v:413]
WARNING: [Synth 8-6014] Unused sequential element m_axis_ptp_ts_tag_reg_reg was removed.  [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/axis_gmii_tx.v:414]
WARNING: [Synth 8-6014] Unused sequential element m_axis_ptp_ts_valid_reg_reg was removed.  [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/rtl/axis_gmii_tx.v:415]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_temp_reg was removed.  [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/rtl/axis_async_fifo.v:423]
WARNING: [Synth 8-6014] Unused sequential element send_frame_reg_reg was removed.  [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/rtl/axis_async_fifo.v:436]
WARNING: [Synth 8-6014] Unused sequential element rd_ptr_temp_reg was removed.  [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/rtl/axis_async_fifo.v:670]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_temp_reg was removed.  [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/rtl/axis_async_fifo.v:423]
WARNING: [Synth 8-6014] Unused sequential element send_frame_reg_reg was removed.  [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/rtl/axis_async_fifo.v:436]
WARNING: [Synth 8-6014] Unused sequential element rd_ptr_temp_reg was removed.  [/home/ashraf/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/rtl/axis_async_fifo.v:670]
WARNING: [Synth 8-7129] Port s_axis_tkeep[0] in module axis_async_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[7] in module axis_async_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[6] in module axis_async_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[5] in module axis_async_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[4] in module axis_async_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[3] in module axis_async_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[2] in module axis_async_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[1] in module axis_async_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[0] in module axis_async_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[7] in module axis_async_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[6] in module axis_async_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[5] in module axis_async_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[4] in module axis_async_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[3] in module axis_async_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[2] in module axis_async_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[1] in module axis_async_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[0] in module axis_async_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_pause_req in module axis_async_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_pause_req in module axis_async_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[0] in module axis_async_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[7] in module axis_async_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[6] in module axis_async_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[5] in module axis_async_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[4] in module axis_async_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[3] in module axis_async_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[2] in module axis_async_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[1] in module axis_async_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[0] in module axis_async_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[7] in module axis_async_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[6] in module axis_async_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[5] in module axis_async_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[4] in module axis_async_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[3] in module axis_async_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[2] in module axis_async_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[1] in module axis_async_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[0] in module axis_async_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_pause_req in module axis_async_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_pause_req in module axis_async_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[95] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[94] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[93] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[92] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[91] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[90] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[89] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[88] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[87] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[86] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[85] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[84] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[83] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[82] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[81] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[80] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[79] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[78] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[77] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[76] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[75] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[74] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[73] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[72] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[71] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[70] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[69] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[68] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[67] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[66] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[65] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[64] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[63] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[62] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[61] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[60] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[59] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[58] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[57] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[56] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[55] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[54] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[53] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[52] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[51] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[50] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[49] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[48] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[47] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[46] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[45] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[44] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[43] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[42] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[41] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[40] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[39] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[38] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[37] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[36] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[35] in module axis_gmii_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ptp_ts[34] in module axis_gmii_tx is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:39 . Memory (MB): peak = 2256.332 ; gain = 481.676 ; free physical = 386 ; free virtual = 11293
Synthesis current peak Physical Memory [PSS] (MB): peak = 1333.781; parent = 1322.086; children = 88.193
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2982.469; parent = 2256.336; children = 726.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:39 . Memory (MB): peak = 2274.145 ; gain = 499.488 ; free physical = 378 ; free virtual = 11294
Synthesis current peak Physical Memory [PSS] (MB): peak = 1333.781; parent = 1322.086; children = 91.680
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3000.281; parent = 2274.148; children = 726.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:39 . Memory (MB): peak = 2274.145 ; gain = 499.488 ; free physical = 377 ; free virtual = 11293
Synthesis current peak Physical Memory [PSS] (MB): peak = 1333.781; parent = 1322.086; children = 92.127
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3000.281; parent = 2274.148; children = 726.133
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2274.145 ; gain = 0.000 ; free physical = 360 ; free virtual = 11285
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2406.887 ; gain = 0.000 ; free physical = 117 ; free virtual = 10939
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2406.887 ; gain = 0.000 ; free physical = 213 ; free virtual = 11038
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/ashraf/tools/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:49 . Memory (MB): peak = 2406.887 ; gain = 632.230 ; free physical = 387 ; free virtual = 11078
Synthesis current peak Physical Memory [PSS] (MB): peak = 1412.327; parent = 1322.086; children = 228.477
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3390.016; parent = 2390.883; children = 999.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:49 . Memory (MB): peak = 2406.887 ; gain = 632.230 ; free physical = 387 ; free virtual = 11077
Synthesis current peak Physical Memory [PSS] (MB): peak = 1412.534; parent = 1322.086; children = 228.477
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3390.016; parent = 2390.883; children = 999.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:49 . Memory (MB): peak = 2406.887 ; gain = 632.230 ; free physical = 368 ; free virtual = 11058
Synthesis current peak Physical Memory [PSS] (MB): peak = 1412.628; parent = 1322.086; children = 228.477
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3390.016; parent = 2390.883; children = 999.133
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'axis_gmii_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'axis_gmii_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              001 |                              000
           STATE_PAYLOAD |                              010 |                              001
         STATE_WAIT_LAST |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'axis_gmii_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              000 |                              000
          STATE_PREAMBLE |                              001 |                              001
           STATE_PAYLOAD |                              010 |                              010
              STATE_LAST |                              011 |                              011
               STATE_PAD |                              100 |                              100
               STATE_FCS |                              101 |                              101
               STATE_IFG |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'axis_gmii_tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:50 . Memory (MB): peak = 2406.887 ; gain = 632.230 ; free physical = 208 ; free virtual = 10986
Synthesis current peak Physical Memory [PSS] (MB): peak = 1420.977; parent = 1322.086; children = 228.477
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3390.016; parent = 2390.883; children = 999.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 2     
	   3 Input   15 Bit       Adders := 4     
	   2 Input   13 Bit       Adders := 2     
	   3 Input   13 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
+---XORs : 
	   2 Input     15 Bit         XORs := 5     
	   2 Input     13 Bit         XORs := 5     
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 61    
	   3 Input      1 Bit         XORs := 14    
	   4 Input      1 Bit         XORs := 14    
	   5 Input      1 Bit         XORs := 14    
	   6 Input      1 Bit         XORs := 12    
	   8 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 6     
	   9 Input      1 Bit         XORs := 6     
+---XORs : 
	               15 Bit    Wide XORs := 28    
	               13 Bit    Wide XORs := 24    
+---Registers : 
	               32 Bit    Registers := 2     
	               15 Bit    Registers := 15    
	               13 Bit    Registers := 15    
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 9     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 100   
+---RAMs : 
	             160K Bit	(16384 X 10 bit)          RAMs := 1     
	              40K Bit	(4096 X 10 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   15 Bit        Muxes := 5     
	   2 Input   13 Bit        Muxes := 12    
	   2 Input    8 Bit        Muxes := 10    
	   3 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   7 Input    8 Bit        Muxes := 3     
	   7 Input    6 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 10    
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 10    
	   2 Input    1 Bit        Muxes := 98    
	   3 Input    1 Bit        Muxes := 3     
	   7 Input    1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design riscv_ethernet_stream_0_0 has port configuration_vector[4] driven by constant 1
INFO: [Synth 8-3917] design riscv_ethernet_stream_0_0 has port configuration_vector[3] driven by constant 0
INFO: [Synth 8-3917] design riscv_ethernet_stream_0_0 has port configuration_vector[2] driven by constant 0
INFO: [Synth 8-3917] design riscv_ethernet_stream_0_0 has port configuration_vector[1] driven by constant 0
INFO: [Synth 8-3917] design riscv_ethernet_stream_0_0 has port configuration_vector[0] driven by constant 0
INFO: [Synth 8-3917] design riscv_ethernet_stream_0_0 has port an_adv_config_vector[15] driven by constant 1
INFO: [Synth 8-3917] design riscv_ethernet_stream_0_0 has port an_adv_config_vector[14] driven by constant 1
INFO: [Synth 8-3917] design riscv_ethernet_stream_0_0 has port an_adv_config_vector[13] driven by constant 0
INFO: [Synth 8-3917] design riscv_ethernet_stream_0_0 has port an_adv_config_vector[12] driven by constant 1
INFO: [Synth 8-3917] design riscv_ethernet_stream_0_0 has port an_adv_config_vector[11] driven by constant 1
INFO: [Synth 8-3917] design riscv_ethernet_stream_0_0 has port an_adv_config_vector[10] driven by constant 0
INFO: [Synth 8-3917] design riscv_ethernet_stream_0_0 has port an_adv_config_vector[9] driven by constant 0
INFO: [Synth 8-3917] design riscv_ethernet_stream_0_0 has port an_adv_config_vector[8] driven by constant 0
INFO: [Synth 8-3917] design riscv_ethernet_stream_0_0 has port an_adv_config_vector[7] driven by constant 0
INFO: [Synth 8-3917] design riscv_ethernet_stream_0_0 has port an_adv_config_vector[6] driven by constant 0
INFO: [Synth 8-3917] design riscv_ethernet_stream_0_0 has port an_adv_config_vector[5] driven by constant 0
INFO: [Synth 8-3917] design riscv_ethernet_stream_0_0 has port an_adv_config_vector[4] driven by constant 0
INFO: [Synth 8-3917] design riscv_ethernet_stream_0_0 has port an_adv_config_vector[3] driven by constant 0
INFO: [Synth 8-3917] design riscv_ethernet_stream_0_0 has port an_adv_config_vector[2] driven by constant 0
INFO: [Synth 8-3917] design riscv_ethernet_stream_0_0 has port an_adv_config_vector[1] driven by constant 0
INFO: [Synth 8-3917] design riscv_ethernet_stream_0_0 has port an_adv_config_vector[0] driven by constant 1
INFO: [Synth 8-3917] design riscv_ethernet_stream_0_0 has port an_restart_config driven by constant 0
INFO: [Synth 8-3917] design riscv_ethernet_stream_0_0 has port signal_detect driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:54 . Memory (MB): peak = 2406.887 ; gain = 632.230 ; free physical = 150 ; free virtual = 10876
Synthesis current peak Physical Memory [PSS] (MB): peak = 1420.977; parent = 1322.086; children = 228.477
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3390.016; parent = 2390.883; children = 999.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+--------------------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object                                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|riscv_ethernet_stream_0_0 | inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|riscv_ethernet_stream_0_0 | inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg | 16 K x 10(READ_FIRST)  | W |   | 16 K x 10(WRITE_FIRST) |   | R | Port A and B     | 0      | 5      | 
+--------------------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:01:02 . Memory (MB): peak = 2406.887 ; gain = 632.230 ; free physical = 116 ; free virtual = 10711
Synthesis current peak Physical Memory [PSS] (MB): peak = 1503.735; parent = 1322.086; children = 228.477
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3390.016; parent = 2390.883; children = 999.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:01:02 . Memory (MB): peak = 2406.887 ; gain = 632.230 ; free physical = 117 ; free virtual = 10708
Synthesis current peak Physical Memory [PSS] (MB): peak = 1504.032; parent = 1322.086; children = 228.477
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3390.016; parent = 2390.883; children = 999.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+--------------------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object                                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|riscv_ethernet_stream_0_0 | inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|riscv_ethernet_stream_0_0 | inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg | 16 K x 10(READ_FIRST)  | W |   | 16 K x 10(WRITE_FIRST) |   | R | Port A and B     | 0      | 5      | 
+--------------------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:01:02 . Memory (MB): peak = 2406.887 ; gain = 632.230 ; free physical = 123 ; free virtual = 10707
Synthesis current peak Physical Memory [PSS] (MB): peak = 1507.696; parent = 1322.086; children = 228.477
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3390.016; parent = 2390.883; children = 999.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:01:06 . Memory (MB): peak = 2406.887 ; gain = 632.230 ; free physical = 139 ; free virtual = 10700
Synthesis current peak Physical Memory [PSS] (MB): peak = 1507.696; parent = 1322.086; children = 228.477
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3390.016; parent = 2390.883; children = 999.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:01:06 . Memory (MB): peak = 2406.887 ; gain = 632.230 ; free physical = 138 ; free virtual = 10697
Synthesis current peak Physical Memory [PSS] (MB): peak = 1507.696; parent = 1322.086; children = 228.477
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3390.016; parent = 2390.883; children = 999.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:01:06 . Memory (MB): peak = 2406.887 ; gain = 632.230 ; free physical = 140 ; free virtual = 10699
Synthesis current peak Physical Memory [PSS] (MB): peak = 1507.696; parent = 1322.086; children = 228.477
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3390.016; parent = 2390.883; children = 999.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:01:06 . Memory (MB): peak = 2406.887 ; gain = 632.230 ; free physical = 139 ; free virtual = 10699
Synthesis current peak Physical Memory [PSS] (MB): peak = 1507.696; parent = 1322.086; children = 228.477
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3390.016; parent = 2390.883; children = 999.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:01:06 . Memory (MB): peak = 2406.887 ; gain = 632.230 ; free physical = 139 ; free virtual = 10698
Synthesis current peak Physical Memory [PSS] (MB): peak = 1507.696; parent = 1322.086; children = 228.477
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3390.016; parent = 2390.883; children = 999.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:01:06 . Memory (MB): peak = 2406.887 ; gain = 632.230 ; free physical = 139 ; free virtual = 10698
Synthesis current peak Physical Memory [PSS] (MB): peak = 1507.696; parent = 1322.086; children = 228.477
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3390.016; parent = 2390.883; children = 999.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    42|
|2     |LUT1     |     9|
|3     |LUT2     |    73|
|4     |LUT3     |    47|
|5     |LUT4     |    36|
|6     |LUT5     |    87|
|7     |LUT6     |   153|
|8     |RAMB18E1 |     1|
|9     |RAMB36E1 |     6|
|11    |FDPE     |     1|
|12    |FDRE     |   408|
|13    |FDSE     |    65|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:01:06 . Memory (MB): peak = 2406.887 ; gain = 632.230 ; free physical = 137 ; free virtual = 10696
Synthesis current peak Physical Memory [PSS] (MB): peak = 1507.696; parent = 1322.086; children = 228.477
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3390.016; parent = 2390.883; children = 999.133
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1060 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:01:01 . Memory (MB): peak = 2406.887 ; gain = 499.488 ; free physical = 159 ; free virtual = 10719
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:01:06 . Memory (MB): peak = 2406.887 ; gain = 632.230 ; free physical = 159 ; free virtual = 10720
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2406.887 ; gain = 0.000 ; free physical = 151 ; free virtual = 10719
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2406.887 ; gain = 0.000 ; free physical = 183 ; free virtual = 10771
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: cee68642
INFO: [Common 17-83] Releasing license: Synthesis
74 Infos, 207 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:01:32 . Memory (MB): peak = 2406.887 ; gain = 1097.172 ; free physical = 381 ; free virtual = 10972
INFO: [Common 17-1381] The checkpoint '/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.runs/riscv_ethernet_stream_0_0_synth_1/riscv_ethernet_stream_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP riscv_ethernet_stream_0_0, cache-ID = 4e82bf9777be2201
INFO: [Coretcl 2-1174] Renamed 11 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.runs/riscv_ethernet_stream_0_0_synth_1/riscv_ethernet_stream_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file riscv_ethernet_stream_0_0_utilization_synth.rpt -pb riscv_ethernet_stream_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct  6 10:39:07 2024...
