{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 21 03:53:19 2021 " "Info: Processing started: Sun Mar 21 03:53:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off computer -c computer --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off computer -c computer --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "osc_clock " "Info: Assuming node \"osc_clock\" is an undefined clock" {  } { { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 7 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "osc_clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "prog_clk " "Info: Assuming node \"prog_clk\" is an undefined clock" {  } { { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 11 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "prog_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "osc_clock register ADD\[3\] register ZF 57.53 MHz 17.382 ns Internal " "Info: Clock \"osc_clock\" has Internal fmax of 57.53 MHz between source register \"ADD\[3\]\" and destination register \"ZF\" (period= 17.382 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.408 ns + Longest register register " "Info: + Longest register to register delay is 8.408 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ADD\[3\] 1 REG LCFF_X24_Y8_N17 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y8_N17; Fanout = 18; REG Node = 'ADD\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADD[3] } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.564 ns) + CELL(0.624 ns) 2.188 ns DATA_MEM~94 2 COMB LCCOMB_X22_Y6_N0 1 " "Info: 2: + IC(1.564 ns) + CELL(0.624 ns) = 2.188 ns; Loc. = LCCOMB_X22_Y6_N0; Fanout = 1; COMB Node = 'DATA_MEM~94'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.188 ns" { ADD[3] DATA_MEM~94 } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 2.763 ns DATA_MEM~95 3 COMB LCCOMB_X22_Y6_N6 1 " "Info: 3: + IC(0.369 ns) + CELL(0.206 ns) = 2.763 ns; Loc. = LCCOMB_X22_Y6_N6; Fanout = 1; COMB Node = 'DATA_MEM~95'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { DATA_MEM~94 DATA_MEM~95 } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.084 ns) + CELL(0.624 ns) 4.471 ns DATA_MEM~103 4 COMB LCCOMB_X22_Y7_N16 4 " "Info: 4: + IC(1.084 ns) + CELL(0.624 ns) = 4.471 ns; Loc. = LCCOMB_X22_Y7_N16; Fanout = 4; COMB Node = 'DATA_MEM~103'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.708 ns" { DATA_MEM~95 DATA_MEM~103 } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.370 ns) 5.546 ns ZF~37 5 COMB LCCOMB_X21_Y7_N10 1 " "Info: 5: + IC(0.705 ns) + CELL(0.370 ns) = 5.546 ns; Loc. = LCCOMB_X21_Y7_N10; Fanout = 1; COMB Node = 'ZF~37'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { DATA_MEM~103 ZF~37 } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 6.118 ns ZF~38 6 COMB LCCOMB_X21_Y7_N28 1 " "Info: 6: + IC(0.366 ns) + CELL(0.206 ns) = 6.118 ns; Loc. = LCCOMB_X21_Y7_N28; Fanout = 1; COMB Node = 'ZF~38'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { ZF~37 ZF~38 } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 6.684 ns ZF~45 7 COMB LCCOMB_X21_Y7_N14 1 " "Info: 7: + IC(0.360 ns) + CELL(0.206 ns) = 6.684 ns; Loc. = LCCOMB_X21_Y7_N14; Fanout = 1; COMB Node = 'ZF~45'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { ZF~38 ZF~45 } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.366 ns) 7.420 ns ZF~50 8 COMB LCCOMB_X21_Y7_N4 1 " "Info: 8: + IC(0.370 ns) + CELL(0.366 ns) = 7.420 ns; Loc. = LCCOMB_X21_Y7_N4; Fanout = 1; COMB Node = 'ZF~50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.736 ns" { ZF~45 ZF~50 } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.206 ns) 8.300 ns ZF~52 9 COMB LCCOMB_X20_Y7_N10 1 " "Info: 9: + IC(0.674 ns) + CELL(0.206 ns) = 8.300 ns; Loc. = LCCOMB_X20_Y7_N10; Fanout = 1; COMB Node = 'ZF~52'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.880 ns" { ZF~50 ZF~52 } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.408 ns ZF 10 REG LCFF_X20_Y7_N11 11 " "Info: 10: + IC(0.000 ns) + CELL(0.108 ns) = 8.408 ns; Loc. = LCFF_X20_Y7_N11; Fanout = 11; REG Node = 'ZF'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ZF~52 ZF } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.916 ns ( 34.68 % ) " "Info: Total cell delay = 2.916 ns ( 34.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.492 ns ( 65.32 % ) " "Info: Total interconnect delay = 5.492 ns ( 65.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.408 ns" { ADD[3] DATA_MEM~94 DATA_MEM~95 DATA_MEM~103 ZF~37 ZF~38 ZF~45 ZF~50 ZF~52 ZF } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.408 ns" { ADD[3] {} DATA_MEM~94 {} DATA_MEM~95 {} DATA_MEM~103 {} ZF~37 {} ZF~38 {} ZF~45 {} ZF~50 {} ZF~52 {} ZF {} } { 0.000ns 1.564ns 0.369ns 1.084ns 0.705ns 0.366ns 0.360ns 0.370ns 0.674ns 0.000ns } { 0.000ns 0.624ns 0.206ns 0.624ns 0.370ns 0.206ns 0.206ns 0.366ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.019 ns - Smallest " "Info: - Smallest clock skew is -0.019 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "osc_clock destination 2.722 ns + Shortest register " "Info: + Shortest clock path from clock \"osc_clock\" to destination register is 2.722 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns osc_clock 1 CLK PIN_18 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 1; CLK Node = 'osc_clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { osc_clock } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.233 ns osc_clock~clkctrl 2 COMB CLKCTRL_G1 98 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.233 ns; Loc. = CLKCTRL_G1; Fanout = 98; COMB Node = 'osc_clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { osc_clock osc_clock~clkctrl } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.823 ns) + CELL(0.666 ns) 2.722 ns ZF 3 REG LCFF_X20_Y7_N11 11 " "Info: 3: + IC(0.823 ns) + CELL(0.666 ns) = 2.722 ns; Loc. = LCFF_X20_Y7_N11; Fanout = 11; REG Node = 'ZF'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.489 ns" { osc_clock~clkctrl ZF } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 64.51 % ) " "Info: Total cell delay = 1.756 ns ( 64.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.966 ns ( 35.49 % ) " "Info: Total interconnect delay = 0.966 ns ( 35.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.722 ns" { osc_clock osc_clock~clkctrl ZF } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.722 ns" { osc_clock {} osc_clock~combout {} osc_clock~clkctrl {} ZF {} } { 0.000ns 0.000ns 0.143ns 0.823ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "osc_clock source 2.741 ns - Longest register " "Info: - Longest clock path from clock \"osc_clock\" to source register is 2.741 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns osc_clock 1 CLK PIN_18 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 1; CLK Node = 'osc_clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { osc_clock } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.233 ns osc_clock~clkctrl 2 COMB CLKCTRL_G1 98 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.233 ns; Loc. = CLKCTRL_G1; Fanout = 98; COMB Node = 'osc_clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { osc_clock osc_clock~clkctrl } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 2.741 ns ADD\[3\] 3 REG LCFF_X24_Y8_N17 18 " "Info: 3: + IC(0.842 ns) + CELL(0.666 ns) = 2.741 ns; Loc. = LCFF_X24_Y8_N17; Fanout = 18; REG Node = 'ADD\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { osc_clock~clkctrl ADD[3] } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 64.06 % ) " "Info: Total cell delay = 1.756 ns ( 64.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.985 ns ( 35.94 % ) " "Info: Total interconnect delay = 0.985 ns ( 35.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.741 ns" { osc_clock osc_clock~clkctrl ADD[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.741 ns" { osc_clock {} osc_clock~combout {} osc_clock~clkctrl {} ADD[3] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.722 ns" { osc_clock osc_clock~clkctrl ZF } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.722 ns" { osc_clock {} osc_clock~combout {} osc_clock~clkctrl {} ZF {} } { 0.000ns 0.000ns 0.143ns 0.823ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.741 ns" { osc_clock osc_clock~clkctrl ADD[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.741 ns" { osc_clock {} osc_clock~combout {} osc_clock~clkctrl {} ADD[3] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 42 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 28 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 42 -1 0 } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 28 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.408 ns" { ADD[3] DATA_MEM~94 DATA_MEM~95 DATA_MEM~103 ZF~37 ZF~38 ZF~45 ZF~50 ZF~52 ZF } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.408 ns" { ADD[3] {} DATA_MEM~94 {} DATA_MEM~95 {} DATA_MEM~103 {} ZF~37 {} ZF~38 {} ZF~45 {} ZF~50 {} ZF~52 {} ZF {} } { 0.000ns 1.564ns 0.369ns 1.084ns 0.705ns 0.366ns 0.360ns 0.370ns 0.674ns 0.000ns } { 0.000ns 0.624ns 0.206ns 0.624ns 0.370ns 0.206ns 0.206ns 0.366ns 0.206ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.722 ns" { osc_clock osc_clock~clkctrl ZF } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.722 ns" { osc_clock {} osc_clock~combout {} osc_clock~clkctrl {} ZF {} } { 0.000ns 0.000ns 0.143ns 0.823ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.741 ns" { osc_clock osc_clock~clkctrl ADD[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.741 ns" { osc_clock {} osc_clock~combout {} osc_clock~clkctrl {} ADD[3] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "prog_clk " "Info: No valid register-to-register data paths exist for clock \"prog_clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ZF data_in\[3\] osc_clock 13.214 ns register " "Info: tsu for register \"ZF\" (data pin = \"data_in\[3\]\", clock pin = \"osc_clock\") is 13.214 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.976 ns + Longest pin register " "Info: + Longest pin to register delay is 15.976 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns data_in\[3\] 1 PIN PIN_113 18 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_113; Fanout = 18; PIN Node = 'data_in\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[3] } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.821 ns) + CELL(0.651 ns) 9.416 ns ZF~31 2 COMB LCCOMB_X22_Y7_N20 1 " "Info: 2: + IC(7.821 ns) + CELL(0.651 ns) = 9.416 ns; Loc. = LCCOMB_X22_Y7_N20; Fanout = 1; COMB Node = 'ZF~31'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.472 ns" { data_in[3] ZF~31 } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.085 ns) + CELL(0.624 ns) 11.125 ns ZF~33 3 COMB LCCOMB_X19_Y7_N18 1 " "Info: 3: + IC(1.085 ns) + CELL(0.624 ns) = 11.125 ns; Loc. = LCCOMB_X19_Y7_N18; Fanout = 1; COMB Node = 'ZF~33'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { ZF~31 ZF~33 } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.910 ns) + CELL(0.651 ns) 13.686 ns ZF~38 4 COMB LCCOMB_X21_Y7_N28 1 " "Info: 4: + IC(1.910 ns) + CELL(0.651 ns) = 13.686 ns; Loc. = LCCOMB_X21_Y7_N28; Fanout = 1; COMB Node = 'ZF~38'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.561 ns" { ZF~33 ZF~38 } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 14.252 ns ZF~45 5 COMB LCCOMB_X21_Y7_N14 1 " "Info: 5: + IC(0.360 ns) + CELL(0.206 ns) = 14.252 ns; Loc. = LCCOMB_X21_Y7_N14; Fanout = 1; COMB Node = 'ZF~45'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { ZF~38 ZF~45 } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.366 ns) 14.988 ns ZF~50 6 COMB LCCOMB_X21_Y7_N4 1 " "Info: 6: + IC(0.370 ns) + CELL(0.366 ns) = 14.988 ns; Loc. = LCCOMB_X21_Y7_N4; Fanout = 1; COMB Node = 'ZF~50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.736 ns" { ZF~45 ZF~50 } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.206 ns) 15.868 ns ZF~52 7 COMB LCCOMB_X20_Y7_N10 1 " "Info: 7: + IC(0.674 ns) + CELL(0.206 ns) = 15.868 ns; Loc. = LCCOMB_X20_Y7_N10; Fanout = 1; COMB Node = 'ZF~52'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.880 ns" { ZF~50 ZF~52 } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 15.976 ns ZF 8 REG LCFF_X20_Y7_N11 11 " "Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 15.976 ns; Loc. = LCFF_X20_Y7_N11; Fanout = 11; REG Node = 'ZF'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ZF~52 ZF } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.756 ns ( 23.51 % ) " "Info: Total cell delay = 3.756 ns ( 23.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.220 ns ( 76.49 % ) " "Info: Total interconnect delay = 12.220 ns ( 76.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.976 ns" { data_in[3] ZF~31 ZF~33 ZF~38 ZF~45 ZF~50 ZF~52 ZF } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.976 ns" { data_in[3] {} data_in[3]~combout {} ZF~31 {} ZF~33 {} ZF~38 {} ZF~45 {} ZF~50 {} ZF~52 {} ZF {} } { 0.000ns 0.000ns 7.821ns 1.085ns 1.910ns 0.360ns 0.370ns 0.674ns 0.000ns } { 0.000ns 0.944ns 0.651ns 0.624ns 0.651ns 0.206ns 0.366ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 28 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "osc_clock destination 2.722 ns - Shortest register " "Info: - Shortest clock path from clock \"osc_clock\" to destination register is 2.722 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns osc_clock 1 CLK PIN_18 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 1; CLK Node = 'osc_clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { osc_clock } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.233 ns osc_clock~clkctrl 2 COMB CLKCTRL_G1 98 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.233 ns; Loc. = CLKCTRL_G1; Fanout = 98; COMB Node = 'osc_clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { osc_clock osc_clock~clkctrl } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.823 ns) + CELL(0.666 ns) 2.722 ns ZF 3 REG LCFF_X20_Y7_N11 11 " "Info: 3: + IC(0.823 ns) + CELL(0.666 ns) = 2.722 ns; Loc. = LCFF_X20_Y7_N11; Fanout = 11; REG Node = 'ZF'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.489 ns" { osc_clock~clkctrl ZF } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 64.51 % ) " "Info: Total cell delay = 1.756 ns ( 64.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.966 ns ( 35.49 % ) " "Info: Total interconnect delay = 0.966 ns ( 35.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.722 ns" { osc_clock osc_clock~clkctrl ZF } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.722 ns" { osc_clock {} osc_clock~combout {} osc_clock~clkctrl {} ZF {} } { 0.000ns 0.000ns 0.143ns 0.823ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.976 ns" { data_in[3] ZF~31 ZF~33 ZF~38 ZF~45 ZF~50 ZF~52 ZF } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.976 ns" { data_in[3] {} data_in[3]~combout {} ZF~31 {} ZF~33 {} ZF~38 {} ZF~45 {} ZF~50 {} ZF~52 {} ZF {} } { 0.000ns 0.000ns 7.821ns 1.085ns 1.910ns 0.360ns 0.370ns 0.674ns 0.000ns } { 0.000ns 0.944ns 0.651ns 0.624ns 0.651ns 0.206ns 0.366ns 0.206ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.722 ns" { osc_clock osc_clock~clkctrl ZF } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.722 ns" { osc_clock {} osc_clock~combout {} osc_clock~clkctrl {} ZF {} } { 0.000ns 0.000ns 0.143ns 0.823ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "osc_clock data_out\[0\] data_out\[0\]~reg0 8.686 ns register " "Info: tco from clock \"osc_clock\" to destination pin \"data_out\[0\]\" through register \"data_out\[0\]~reg0\" is 8.686 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "osc_clock source 2.731 ns + Longest register " "Info: + Longest clock path from clock \"osc_clock\" to source register is 2.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns osc_clock 1 CLK PIN_18 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 1; CLK Node = 'osc_clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { osc_clock } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.233 ns osc_clock~clkctrl 2 COMB CLKCTRL_G1 98 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.233 ns; Loc. = CLKCTRL_G1; Fanout = 98; COMB Node = 'osc_clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { osc_clock osc_clock~clkctrl } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.731 ns data_out\[0\]~reg0 3 REG LCFF_X20_Y5_N7 1 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.731 ns; Loc. = LCFF_X20_Y5_N7; Fanout = 1; REG Node = 'data_out\[0\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { osc_clock~clkctrl data_out[0]~reg0 } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 49 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 64.30 % ) " "Info: Total cell delay = 1.756 ns ( 64.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.975 ns ( 35.70 % ) " "Info: Total interconnect delay = 0.975 ns ( 35.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { osc_clock osc_clock~clkctrl data_out[0]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.731 ns" { osc_clock {} osc_clock~combout {} osc_clock~clkctrl {} data_out[0]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.832ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 49 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.651 ns + Longest register pin " "Info: + Longest register to pin delay is 5.651 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data_out\[0\]~reg0 1 REG LCFF_X20_Y5_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y5_N7; Fanout = 1; REG Node = 'data_out\[0\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out[0]~reg0 } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 49 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.595 ns) + CELL(3.056 ns) 5.651 ns data_out\[0\] 2 PIN PIN_24 0 " "Info: 2: + IC(2.595 ns) + CELL(3.056 ns) = 5.651 ns; Loc. = PIN_24; Fanout = 0; PIN Node = 'data_out\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.651 ns" { data_out[0]~reg0 data_out[0] } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.056 ns ( 54.08 % ) " "Info: Total cell delay = 3.056 ns ( 54.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.595 ns ( 45.92 % ) " "Info: Total interconnect delay = 2.595 ns ( 45.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.651 ns" { data_out[0]~reg0 data_out[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.651 ns" { data_out[0]~reg0 {} data_out[0] {} } { 0.000ns 2.595ns } { 0.000ns 3.056ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { osc_clock osc_clock~clkctrl data_out[0]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.731 ns" { osc_clock {} osc_clock~combout {} osc_clock~clkctrl {} data_out[0]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.832ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.651 ns" { data_out[0]~reg0 data_out[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.651 ns" { data_out[0]~reg0 {} data_out[0] {} } { 0.000ns 2.595ns } { 0.000ns 3.056ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "PROG_MEM\[6\]\[5\] prog_in\[5\] prog_clk 0.493 ns register " "Info: th for register \"PROG_MEM\[6\]\[5\]\" (data pin = \"prog_in\[5\]\", clock pin = \"prog_clk\") is 0.493 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "prog_clk destination 2.737 ns + Longest register " "Info: + Longest clock path from clock \"prog_clk\" to destination register is 2.737 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns prog_clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'prog_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { prog_clk } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns prog_clk~clkctrl 2 COMB CLKCTRL_G2 192 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 192; COMB Node = 'prog_clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { prog_clk prog_clk~clkctrl } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.666 ns) 2.737 ns PROG_MEM\[6\]\[5\] 3 REG LCFF_X24_Y7_N9 1 " "Info: 3: + IC(0.828 ns) + CELL(0.666 ns) = 2.737 ns; Loc. = LCFF_X24_Y7_N9; Fanout = 1; REG Node = 'PROG_MEM\[6\]\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { prog_clk~clkctrl PROG_MEM[6][5] } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.52 % ) " "Info: Total cell delay = 1.766 ns ( 64.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.971 ns ( 35.48 % ) " "Info: Total interconnect delay = 0.971 ns ( 35.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.737 ns" { prog_clk prog_clk~clkctrl PROG_MEM[6][5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.737 ns" { prog_clk {} prog_clk~combout {} prog_clk~clkctrl {} PROG_MEM[6][5] {} } { 0.000ns 0.000ns 0.143ns 0.828ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 33 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.550 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.550 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns prog_in\[5\] 1 PIN PIN_91 16 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 16; PIN Node = 'prog_in\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { prog_in[5] } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.460 ns) 2.550 ns PROG_MEM\[6\]\[5\] 2 REG LCFF_X24_Y7_N9 1 " "Info: 2: + IC(0.980 ns) + CELL(0.460 ns) = 2.550 ns; Loc. = LCFF_X24_Y7_N9; Fanout = 1; REG Node = 'PROG_MEM\[6\]\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { prog_in[5] PROG_MEM[6][5] } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.570 ns ( 61.57 % ) " "Info: Total cell delay = 1.570 ns ( 61.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.980 ns ( 38.43 % ) " "Info: Total interconnect delay = 0.980 ns ( 38.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.550 ns" { prog_in[5] PROG_MEM[6][5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.550 ns" { prog_in[5] {} prog_in[5]~combout {} PROG_MEM[6][5] {} } { 0.000ns 0.000ns 0.980ns } { 0.000ns 1.110ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.737 ns" { prog_clk prog_clk~clkctrl PROG_MEM[6][5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.737 ns" { prog_clk {} prog_clk~combout {} prog_clk~clkctrl {} PROG_MEM[6][5] {} } { 0.000ns 0.000ns 0.143ns 0.828ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.550 ns" { prog_in[5] PROG_MEM[6][5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.550 ns" { prog_in[5] {} prog_in[5]~combout {} PROG_MEM[6][5] {} } { 0.000ns 0.000ns 0.980ns } { 0.000ns 1.110ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "199 " "Info: Peak virtual memory: 199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 21 03:53:20 2021 " "Info: Processing ended: Sun Mar 21 03:53:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
