# Asynchronous-FIFO
◦ ASynchronous FIFO refers to a FIFO design where data values are written & read out sequentially from a memory array using  different clock signals
◦ Implemented asynchronous FIFO having 8 bit data width, 16 depth and two status signals full and empty using Verilog HDL
