<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p163" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_163{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_163{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_163{left:549px;bottom:1141px;letter-spacing:-0.14px;}
#t4_163{left:96px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t5_163{left:96px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-1.24px;}
#t6_163{left:96px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t7_163{left:96px;bottom:1037px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t8_163{left:96px;bottom:1020px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_163{left:834px;bottom:1027px;}
#ta_163{left:96px;bottom:1004px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tb_163{left:96px;bottom:979px;}
#tc_163{left:122px;bottom:979px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#td_163{left:96px;bottom:955px;}
#te_163{left:122px;bottom:955px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tf_163{left:96px;bottom:930px;}
#tg_163{left:122px;bottom:930px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#th_163{left:96px;bottom:907px;letter-spacing:-0.14px;word-spacing:-0.66px;}
#ti_163{left:96px;bottom:891px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tj_163{left:96px;bottom:874px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tk_163{left:393px;bottom:881px;}
#tl_163{left:70px;bottom:849px;letter-spacing:-0.14px;}
#tm_163{left:96px;bottom:849px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tn_163{left:96px;bottom:833px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#to_163{left:70px;bottom:808px;letter-spacing:-0.15px;}
#tp_163{left:96px;bottom:808px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tq_163{left:70px;bottom:784px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tr_163{left:70px;bottom:759px;letter-spacing:-0.14px;}
#ts_163{left:96px;bottom:759px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#tt_163{left:70px;bottom:735px;letter-spacing:-0.14px;}
#tu_163{left:96px;bottom:735px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tv_163{left:96px;bottom:712px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tw_163{left:96px;bottom:687px;}
#tx_163{left:122px;bottom:687px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#ty_163{left:96px;bottom:663px;}
#tz_163{left:122px;bottom:663px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t10_163{left:122px;bottom:636px;}
#t11_163{left:148px;bottom:639px;letter-spacing:-0.15px;word-spacing:-0.73px;}
#t12_163{left:147px;bottom:622px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t13_163{left:147px;bottom:605px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t14_163{left:122px;bottom:578px;}
#t15_163{left:148px;bottom:580px;letter-spacing:-0.18px;word-spacing:-0.47px;}
#t16_163{left:96px;bottom:556px;}
#t17_163{left:122px;bottom:556px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t18_163{left:122px;bottom:539px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t19_163{left:466px;bottom:546px;}
#t1a_163{left:482px;bottom:539px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1b_163{left:122px;bottom:522px;letter-spacing:-0.19px;word-spacing:-0.47px;}
#t1c_163{left:96px;bottom:498px;}
#t1d_163{left:122px;bottom:498px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1e_163{left:122px;bottom:481px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t1f_163{left:96px;bottom:457px;}
#t1g_163{left:122px;bottom:457px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1h_163{left:122px;bottom:440px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1i_163{left:70px;bottom:415px;letter-spacing:-0.14px;}
#t1j_163{left:96px;bottom:415px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t1k_163{left:355px;bottom:415px;}
#t1l_163{left:368px;bottom:415px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1m_163{left:96px;bottom:399px;letter-spacing:-0.12px;word-spacing:-0.88px;}
#t1n_163{left:220px;bottom:399px;}
#t1o_163{left:232px;bottom:399px;letter-spacing:-0.14px;word-spacing:-0.86px;}
#t1p_163{left:96px;bottom:382px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#t1q_163{left:547px;bottom:382px;}
#t1r_163{left:560px;bottom:382px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1s_163{left:96px;bottom:365px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#t1t_163{left:369px;bottom:365px;}
#t1u_163{left:382px;bottom:365px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#t1v_163{left:96px;bottom:348px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1w_163{left:503px;bottom:348px;}
#t1x_163{left:516px;bottom:348px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1y_163{left:96px;bottom:331px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1z_163{left:70px;bottom:307px;letter-spacing:-0.14px;}
#t20_163{left:96px;bottom:307px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t21_163{left:96px;bottom:290px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t22_163{left:70px;bottom:266px;letter-spacing:-0.14px;}
#t23_163{left:96px;bottom:266px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t24_163{left:355px;bottom:266px;}
#t25_163{left:368px;bottom:266px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t26_163{left:96px;bottom:249px;letter-spacing:-0.12px;word-spacing:-0.47px;}
#t27_163{left:221px;bottom:249px;}
#t28_163{left:234px;bottom:249px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t29_163{left:70px;bottom:224px;letter-spacing:-0.13px;}
#t2a_163{left:96px;bottom:224px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t2b_163{left:70px;bottom:200px;letter-spacing:-0.13px;word-spacing:-1.2px;}
#t2c_163{left:340px;bottom:207px;}
#t2d_163{left:354px;bottom:200px;letter-spacing:-0.15px;word-spacing:-1.17px;}
#t2e_163{left:70px;bottom:183px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t2f_163{left:70px;bottom:116px;letter-spacing:-0.16px;}
#t2g_163{left:92px;bottom:116px;letter-spacing:-0.12px;}

.s1_163{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_163{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_163{font-size:14px;font-family:Verdana_13-;color:#000;}
.s4_163{font-size:11px;font-family:Verdana_13-;color:#000;}
.s5_163{font-size:18px;font-family:TimesNewRoman_143;color:#000;}
.s6_163{font-size:14px;font-family:Verdana-Italic_142;color:#000;}
.s7_163{font-size:14px;font-family:NeoSansIntel_pgv;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts163" type="text/css" >

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_143;
	src: url("fonts/TimesNewRoman_143.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_142;
	src: url("fonts/Verdana-Italic_142.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg163Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg163" style="-webkit-user-select: none;"><object width="935" height="1210" data="163/163.svg" type="image/svg+xml" id="pdf163" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_163" class="t s1_163">Vol. 1 </span><span id="t2_163" class="t s1_163">6-11 </span>
<span id="t3_163" class="t s2_163">PROCEDURE CALLS, INTERRUPTS, AND EXCEPTIONS </span>
<span id="t4_163" class="t s3_163">If shadow stack is enabled at the privilege level of the called procedure, then the SSP for the called procedure </span>
<span id="t5_163" class="t s3_163">is obtained from one of the MSRs listed below, depending on the target privilege level. The SSP obtained is then </span>
<span id="t6_163" class="t s3_163">verified to ensure it points to a valid supervisor shadow stack that is not currently active by verifying a </span>
<span id="t7_163" class="t s3_163">supervisor shadow stack token at the address pointed to by the SSP. The operations performed to verify and </span>
<span id="t8_163" class="t s3_163">acquire the supervisor shadow stack token by making it busy are as described in Section 17.2.3 of the Intel </span>
<span id="t9_163" class="t s4_163">® </span>
<span id="ta_163" class="t s3_163">64 and IA-32 Architectures Software Developer’s Manual, Volume 1. </span>
<span id="tb_163" class="t s3_163">— </span><span id="tc_163" class="t s3_163">IA32_PL2_SSP if transitioning to ring 2. </span>
<span id="td_163" class="t s3_163">— </span><span id="te_163" class="t s3_163">IA32_PL1_SSP if transitioning to ring 1. </span>
<span id="tf_163" class="t s3_163">— </span><span id="tg_163" class="t s3_163">IA32_PL0_SSP if transitioning to ring 0. </span>
<span id="th_163" class="t s3_163">If shadow stack is enabled at the privilege level of the called procedure and the calling procedure was not at </span>
<span id="ti_163" class="t s3_163">privilege level 3, then the processor pushes the temporarily saved CS, LIP (CS.base + EIP), and SSP of the </span>
<span id="tj_163" class="t s3_163">calling procedure to the new shadow stack. </span>
<span id="tk_163" class="t s4_163">1 </span>
<span id="tl_163" class="t s3_163">7. </span><span id="tm_163" class="t s3_163">Loads the segment selector for the new code segment and the new instruction pointer from the call gate into </span>
<span id="tn_163" class="t s3_163">the CS and EIP registers, respectively. </span>
<span id="to_163" class="t s3_163">8. </span><span id="tp_163" class="t s3_163">Begins execution of the called procedure at the new privilege level. </span>
<span id="tq_163" class="t s3_163">When executing a return from the privileged procedure, the processor performs these actions: </span>
<span id="tr_163" class="t s3_163">1. </span><span id="ts_163" class="t s3_163">Performs a privilege check. </span>
<span id="tt_163" class="t s3_163">2. </span><span id="tu_163" class="t s3_163">Restores the CS and EIP registers to their values prior to the call. </span>
<span id="tv_163" class="t s3_163">If shadow stack is enabled at the current privilege level: </span>
<span id="tw_163" class="t s3_163">— </span><span id="tx_163" class="t s3_163">Causes a control protection exception (#CP(FAR-RET/IRET)) if SSP is not aligned to 8 bytes. </span>
<span id="ty_163" class="t s3_163">— </span><span id="tz_163" class="t s3_163">If the privilege level of the procedure being returned to is less than 3 (returning to supervisor mode): </span>
<span id="t10_163" class="t s5_163">• </span><span id="t11_163" class="t s3_163">Compares the values on shadow stack at address SSP+8 (the LIP) and SSP+16 (the CS) to the CS and </span>
<span id="t12_163" class="t s3_163">(CS.base + EIP) popped from the stack and causes a control protection exception (#CP(FAR- </span>
<span id="t13_163" class="t s3_163">RET/IRET)) if they do not match. </span>
<span id="t14_163" class="t s5_163">• </span><span id="t15_163" class="t s3_163">Temporarily saves the top-of-stack value (the SSP of the procedure being returned to) internally. </span>
<span id="t16_163" class="t s3_163">— </span><span id="t17_163" class="t s3_163">If a busy supervisor shadow stack token is present at address SSP+24, then marks the token free using </span>
<span id="t18_163" class="t s3_163">operations described in Section 17.2.3 of the Intel </span>
<span id="t19_163" class="t s4_163">® </span>
<span id="t1a_163" class="t s3_163">64 and IA-32 Architectures Software Developer’s </span>
<span id="t1b_163" class="t s3_163">Manual, Volume 1. </span>
<span id="t1c_163" class="t s3_163">— </span><span id="t1d_163" class="t s3_163">If the privilege level of the procedure being returned to is less than 3 (returning to supervisor mode), re- </span>
<span id="t1e_163" class="t s3_163">stores the SSP register from the internally saved value. </span>
<span id="t1f_163" class="t s3_163">— </span><span id="t1g_163" class="t s3_163">If the privilege level of the procedure being returned to is 3 (returning to user mode) and shadow stack is </span>
<span id="t1h_163" class="t s3_163">enabled at privilege level 3, then restores the SSP register with value of IA32_PL3_SSP MSR. </span>
<span id="t1i_163" class="t s3_163">3. </span><span id="t1j_163" class="t s3_163">If the RET instruction has an optional </span><span id="t1k_163" class="t s6_163">n </span><span id="t1l_163" class="t s3_163">argument, increments the stack pointer by the number of bytes </span>
<span id="t1m_163" class="t s3_163">specified with the </span><span id="t1n_163" class="t s6_163">n </span><span id="t1o_163" class="t s3_163">operand to release parameters from the stack. If the call gate descriptor specifies that one </span>
<span id="t1p_163" class="t s3_163">or more parameters be copied from one stack to the other, a RET </span><span id="t1q_163" class="t s6_163">n </span><span id="t1r_163" class="t s3_163">instruction must be used to release the </span>
<span id="t1s_163" class="t s3_163">parameters from both stacks. Here, the </span><span id="t1t_163" class="t s6_163">n </span><span id="t1u_163" class="t s3_163">operand specifies the number of bytes occupied on each stack by the </span>
<span id="t1v_163" class="t s3_163">parameters. On a return, the processor increments ESP by </span><span id="t1w_163" class="t s6_163">n </span><span id="t1x_163" class="t s3_163">for each stack to step over (effectively remove) </span>
<span id="t1y_163" class="t s3_163">these parameters from the stacks. </span>
<span id="t1z_163" class="t s3_163">4. </span><span id="t20_163" class="t s3_163">Restores the SS and ESP registers to their values prior to the call, which causes a switch back to the stack of </span>
<span id="t21_163" class="t s3_163">the calling procedure. </span>
<span id="t22_163" class="t s3_163">5. </span><span id="t23_163" class="t s3_163">If the RET instruction has an optional </span><span id="t24_163" class="t s6_163">n </span><span id="t25_163" class="t s3_163">argument, increments the stack pointer by the number of bytes </span>
<span id="t26_163" class="t s3_163">specified with the </span><span id="t27_163" class="t s6_163">n </span><span id="t28_163" class="t s3_163">operand to release parameters from the stack (see explanation in step 3). </span>
<span id="t29_163" class="t s3_163">6. </span><span id="t2a_163" class="t s3_163">Resumes execution of the calling procedure. </span>
<span id="t2b_163" class="t s3_163">See Chapter 5, “Protection,” in the Intel </span>
<span id="t2c_163" class="t s4_163">® </span>
<span id="t2d_163" class="t s3_163">64 and IA-32 Architectures Software Developer’s Manual, Volume 3A, for </span>
<span id="t2e_163" class="t s3_163">detailed information on calls to privileged levels and the call gate descriptor. </span>
<span id="t2f_163" class="t s7_163">1. </span><span id="t2g_163" class="t s7_163">If any of these pushes leads to an exception or a VM exit, the supervisor shadow-stack token remains busy. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
