.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* CS */
.set CS__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set CS__0__MASK, 0x40
.set CS__0__PC, CYREG_PRT0_PC6
.set CS__0__PORT, 0
.set CS__0__SHIFT, 6
.set CS__AG, CYREG_PRT0_AG
.set CS__AMUX, CYREG_PRT0_AMUX
.set CS__BIE, CYREG_PRT0_BIE
.set CS__BIT_MASK, CYREG_PRT0_BIT_MASK
.set CS__BYP, CYREG_PRT0_BYP
.set CS__CTL, CYREG_PRT0_CTL
.set CS__DM0, CYREG_PRT0_DM0
.set CS__DM1, CYREG_PRT0_DM1
.set CS__DM2, CYREG_PRT0_DM2
.set CS__DR, CYREG_PRT0_DR
.set CS__INP_DIS, CYREG_PRT0_INP_DIS
.set CS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set CS__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set CS__LCD_EN, CYREG_PRT0_LCD_EN
.set CS__MASK, 0x40
.set CS__PORT, 0
.set CS__PRT, CYREG_PRT0_PRT
.set CS__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set CS__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set CS__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set CS__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set CS__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set CS__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set CS__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set CS__PS, CYREG_PRT0_PS
.set CS__SHIFT, 6
.set CS__SLW, CYREG_PRT0_SLW

/* LCD_LCDPort */
.set LCD_LCDPort__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set LCD_LCDPort__0__MASK, 0x01
.set LCD_LCDPort__0__PC, CYREG_PRT2_PC0
.set LCD_LCDPort__0__PORT, 2
.set LCD_LCDPort__0__SHIFT, 0
.set LCD_LCDPort__1__INTTYPE, CYREG_PICU2_INTTYPE1
.set LCD_LCDPort__1__MASK, 0x02
.set LCD_LCDPort__1__PC, CYREG_PRT2_PC1
.set LCD_LCDPort__1__PORT, 2
.set LCD_LCDPort__1__SHIFT, 1
.set LCD_LCDPort__2__INTTYPE, CYREG_PICU2_INTTYPE2
.set LCD_LCDPort__2__MASK, 0x04
.set LCD_LCDPort__2__PC, CYREG_PRT2_PC2
.set LCD_LCDPort__2__PORT, 2
.set LCD_LCDPort__2__SHIFT, 2
.set LCD_LCDPort__3__INTTYPE, CYREG_PICU2_INTTYPE3
.set LCD_LCDPort__3__MASK, 0x08
.set LCD_LCDPort__3__PC, CYREG_PRT2_PC3
.set LCD_LCDPort__3__PORT, 2
.set LCD_LCDPort__3__SHIFT, 3
.set LCD_LCDPort__4__INTTYPE, CYREG_PICU2_INTTYPE4
.set LCD_LCDPort__4__MASK, 0x10
.set LCD_LCDPort__4__PC, CYREG_PRT2_PC4
.set LCD_LCDPort__4__PORT, 2
.set LCD_LCDPort__4__SHIFT, 4
.set LCD_LCDPort__5__INTTYPE, CYREG_PICU2_INTTYPE5
.set LCD_LCDPort__5__MASK, 0x20
.set LCD_LCDPort__5__PC, CYREG_PRT2_PC5
.set LCD_LCDPort__5__PORT, 2
.set LCD_LCDPort__5__SHIFT, 5
.set LCD_LCDPort__6__INTTYPE, CYREG_PICU2_INTTYPE6
.set LCD_LCDPort__6__MASK, 0x40
.set LCD_LCDPort__6__PC, CYREG_PRT2_PC6
.set LCD_LCDPort__6__PORT, 2
.set LCD_LCDPort__6__SHIFT, 6
.set LCD_LCDPort__AG, CYREG_PRT2_AG
.set LCD_LCDPort__AMUX, CYREG_PRT2_AMUX
.set LCD_LCDPort__BIE, CYREG_PRT2_BIE
.set LCD_LCDPort__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LCD_LCDPort__BYP, CYREG_PRT2_BYP
.set LCD_LCDPort__CTL, CYREG_PRT2_CTL
.set LCD_LCDPort__DM0, CYREG_PRT2_DM0
.set LCD_LCDPort__DM1, CYREG_PRT2_DM1
.set LCD_LCDPort__DM2, CYREG_PRT2_DM2
.set LCD_LCDPort__DR, CYREG_PRT2_DR
.set LCD_LCDPort__INP_DIS, CYREG_PRT2_INP_DIS
.set LCD_LCDPort__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LCD_LCDPort__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LCD_LCDPort__LCD_EN, CYREG_PRT2_LCD_EN
.set LCD_LCDPort__MASK, 0x7F
.set LCD_LCDPort__PORT, 2
.set LCD_LCDPort__PRT, CYREG_PRT2_PRT
.set LCD_LCDPort__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LCD_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LCD_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LCD_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LCD_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LCD_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LCD_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LCD_LCDPort__PS, CYREG_PRT2_PS
.set LCD_LCDPort__SHIFT, 0
.set LCD_LCDPort__SLW, CYREG_PRT2_SLW

/* SPIM_BSPIM */
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set SPIM_BSPIM_BitCounter__CONTROL_REG, CYREG_B1_UDB06_CTL
.set SPIM_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set SPIM_BSPIM_BitCounter__COUNT_REG, CYREG_B1_UDB06_CTL
.set SPIM_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set SPIM_BSPIM_BitCounter__PERIOD_REG, CYREG_B1_UDB06_MSK
.set SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set SPIM_BSPIM_BitCounter_ST__MASK_REG, CYREG_B1_UDB06_MSK
.set SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB06_ST_CTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB06_ST_CTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B1_UDB06_ST
.set SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set SPIM_BSPIM_RxStsReg__4__MASK, 0x10
.set SPIM_BSPIM_RxStsReg__4__POS, 4
.set SPIM_BSPIM_RxStsReg__5__MASK, 0x20
.set SPIM_BSPIM_RxStsReg__5__POS, 5
.set SPIM_BSPIM_RxStsReg__6__MASK, 0x40
.set SPIM_BSPIM_RxStsReg__6__POS, 6
.set SPIM_BSPIM_RxStsReg__MASK, 0x70
.set SPIM_BSPIM_RxStsReg__MASK_REG, CYREG_B1_UDB07_MSK
.set SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set SPIM_BSPIM_RxStsReg__STATUS_REG, CYREG_B1_UDB07_ST
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set SPIM_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B1_UDB06_A0
.set SPIM_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B1_UDB06_A1
.set SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set SPIM_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B1_UDB06_D0
.set SPIM_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B1_UDB06_D1
.set SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set SPIM_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B1_UDB06_F0
.set SPIM_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B1_UDB06_F1
.set SPIM_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set SPIM_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set SPIM_BSPIM_TxStsReg__0__MASK, 0x01
.set SPIM_BSPIM_TxStsReg__0__POS, 0
.set SPIM_BSPIM_TxStsReg__1__MASK, 0x02
.set SPIM_BSPIM_TxStsReg__1__POS, 1
.set SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set SPIM_BSPIM_TxStsReg__2__MASK, 0x04
.set SPIM_BSPIM_TxStsReg__2__POS, 2
.set SPIM_BSPIM_TxStsReg__3__MASK, 0x08
.set SPIM_BSPIM_TxStsReg__3__POS, 3
.set SPIM_BSPIM_TxStsReg__4__MASK, 0x10
.set SPIM_BSPIM_TxStsReg__4__POS, 4
.set SPIM_BSPIM_TxStsReg__MASK, 0x1F
.set SPIM_BSPIM_TxStsReg__MASK_REG, CYREG_B1_UDB05_MSK
.set SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set SPIM_BSPIM_TxStsReg__STATUS_REG, CYREG_B1_UDB05_ST

/* SPIM_RxInternalInterrupt */
.set SPIM_RxInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set SPIM_RxInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set SPIM_RxInternalInterrupt__INTC_MASK, 0x01
.set SPIM_RxInternalInterrupt__INTC_NUMBER, 0
.set SPIM_RxInternalInterrupt__INTC_PRIOR_NUM, 7
.set SPIM_RxInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set SPIM_RxInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set SPIM_RxInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* SPIM_TxInternalInterrupt */
.set SPIM_TxInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set SPIM_TxInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set SPIM_TxInternalInterrupt__INTC_MASK, 0x02
.set SPIM_TxInternalInterrupt__INTC_NUMBER, 1
.set SPIM_TxInternalInterrupt__INTC_PRIOR_NUM, 7
.set SPIM_TxInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set SPIM_TxInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set SPIM_TxInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* SPIS_BSPIS */
.set SPIS_BSPIS_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set SPIS_BSPIS_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set SPIS_BSPIS_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set SPIS_BSPIS_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set SPIS_BSPIS_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set SPIS_BSPIS_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set SPIS_BSPIS_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set SPIS_BSPIS_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set SPIS_BSPIS_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set SPIS_BSPIS_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set SPIS_BSPIS_BitCounter__CONTROL_REG, CYREG_B0_UDB07_CTL
.set SPIS_BSPIS_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set SPIS_BSPIS_BitCounter__COUNT_REG, CYREG_B0_UDB07_CTL
.set SPIS_BSPIS_BitCounter__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set SPIS_BSPIS_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set SPIS_BSPIS_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set SPIS_BSPIS_BitCounter__PERIOD_REG, CYREG_B0_UDB07_MSK
.set SPIS_BSPIS_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set SPIS_BSPIS_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set SPIS_BSPIS_BitCounter_ST__MASK_REG, CYREG_B0_UDB07_MSK
.set SPIS_BSPIS_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set SPIS_BSPIS_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set SPIS_BSPIS_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set SPIS_BSPIS_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB07_ST_CTL
.set SPIS_BSPIS_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB07_ST_CTL
.set SPIS_BSPIS_BitCounter_ST__STATUS_REG, CYREG_B0_UDB07_ST
.set SPIS_BSPIS_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set SPIS_BSPIS_RxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set SPIS_BSPIS_RxStsReg__3__MASK, 0x08
.set SPIS_BSPIS_RxStsReg__3__POS, 3
.set SPIS_BSPIS_RxStsReg__4__MASK, 0x10
.set SPIS_BSPIS_RxStsReg__4__POS, 4
.set SPIS_BSPIS_RxStsReg__5__MASK, 0x20
.set SPIS_BSPIS_RxStsReg__5__POS, 5
.set SPIS_BSPIS_RxStsReg__6__MASK, 0x40
.set SPIS_BSPIS_RxStsReg__6__POS, 6
.set SPIS_BSPIS_RxStsReg__MASK, 0x78
.set SPIS_BSPIS_RxStsReg__MASK_REG, CYREG_B0_UDB05_MSK
.set SPIS_BSPIS_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set SPIS_BSPIS_RxStsReg__STATUS_REG, CYREG_B0_UDB05_ST
.set SPIS_BSPIS_sR8_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set SPIS_BSPIS_sR8_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set SPIS_BSPIS_sR8_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set SPIS_BSPIS_sR8_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set SPIS_BSPIS_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set SPIS_BSPIS_sR8_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set SPIS_BSPIS_sR8_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set SPIS_BSPIS_sR8_Dp_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set SPIS_BSPIS_sR8_Dp_u0__A0_REG, CYREG_B0_UDB04_A0
.set SPIS_BSPIS_sR8_Dp_u0__A1_REG, CYREG_B0_UDB04_A1
.set SPIS_BSPIS_sR8_Dp_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set SPIS_BSPIS_sR8_Dp_u0__D0_REG, CYREG_B0_UDB04_D0
.set SPIS_BSPIS_sR8_Dp_u0__D1_REG, CYREG_B0_UDB04_D1
.set SPIS_BSPIS_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set SPIS_BSPIS_sR8_Dp_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set SPIS_BSPIS_sR8_Dp_u0__F0_REG, CYREG_B0_UDB04_F0
.set SPIS_BSPIS_sR8_Dp_u0__F1_REG, CYREG_B0_UDB04_F1
.set SPIS_BSPIS_TxStsReg__0__MASK, 0x01
.set SPIS_BSPIS_TxStsReg__0__POS, 0
.set SPIS_BSPIS_TxStsReg__1__MASK, 0x02
.set SPIS_BSPIS_TxStsReg__1__POS, 1
.set SPIS_BSPIS_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set SPIS_BSPIS_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set SPIS_BSPIS_TxStsReg__2__MASK, 0x04
.set SPIS_BSPIS_TxStsReg__2__POS, 2
.set SPIS_BSPIS_TxStsReg__6__MASK, 0x40
.set SPIS_BSPIS_TxStsReg__6__POS, 6
.set SPIS_BSPIS_TxStsReg__MASK, 0x47
.set SPIS_BSPIS_TxStsReg__MASK_REG, CYREG_B0_UDB06_MSK
.set SPIS_BSPIS_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set SPIS_BSPIS_TxStsReg__STATUS_REG, CYREG_B0_UDB06_ST

/* SPIS_RxInternalInterrupt */
.set SPIS_RxInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set SPIS_RxInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set SPIS_RxInternalInterrupt__INTC_MASK, 0x04
.set SPIS_RxInternalInterrupt__INTC_NUMBER, 2
.set SPIS_RxInternalInterrupt__INTC_PRIOR_NUM, 7
.set SPIS_RxInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set SPIS_RxInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set SPIS_RxInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* SPIS_TxInternalInterrupt */
.set SPIS_TxInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set SPIS_TxInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set SPIS_TxInternalInterrupt__INTC_MASK, 0x08
.set SPIS_TxInternalInterrupt__INTC_NUMBER, 3
.set SPIS_TxInternalInterrupt__INTC_PRIOR_NUM, 7
.set SPIS_TxInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set SPIS_TxInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set SPIS_TxInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Clock */
.set Clock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock__CFG2_SRC_SEL_MASK, 0x07
.set Clock__INDEX, 0x00
.set Clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock__PM_ACT_MSK, 0x01
.set Clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock__PM_STBY_MSK, 0x01

/* s_ss_pin */
.set s_ss_pin__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set s_ss_pin__0__MASK, 0x80
.set s_ss_pin__0__PC, CYREG_PRT0_PC7
.set s_ss_pin__0__PORT, 0
.set s_ss_pin__0__SHIFT, 7
.set s_ss_pin__AG, CYREG_PRT0_AG
.set s_ss_pin__AMUX, CYREG_PRT0_AMUX
.set s_ss_pin__BIE, CYREG_PRT0_BIE
.set s_ss_pin__BIT_MASK, CYREG_PRT0_BIT_MASK
.set s_ss_pin__BYP, CYREG_PRT0_BYP
.set s_ss_pin__CTL, CYREG_PRT0_CTL
.set s_ss_pin__DM0, CYREG_PRT0_DM0
.set s_ss_pin__DM1, CYREG_PRT0_DM1
.set s_ss_pin__DM2, CYREG_PRT0_DM2
.set s_ss_pin__DR, CYREG_PRT0_DR
.set s_ss_pin__INP_DIS, CYREG_PRT0_INP_DIS
.set s_ss_pin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set s_ss_pin__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set s_ss_pin__LCD_EN, CYREG_PRT0_LCD_EN
.set s_ss_pin__MASK, 0x80
.set s_ss_pin__PORT, 0
.set s_ss_pin__PRT, CYREG_PRT0_PRT
.set s_ss_pin__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set s_ss_pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set s_ss_pin__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set s_ss_pin__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set s_ss_pin__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set s_ss_pin__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set s_ss_pin__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set s_ss_pin__PS, CYREG_PRT0_PS
.set s_ss_pin__SHIFT, 7
.set s_ss_pin__SLW, CYREG_PRT0_SLW

/* m_miso_pin */
.set m_miso_pin__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set m_miso_pin__0__MASK, 0x04
.set m_miso_pin__0__PC, CYREG_PRT0_PC2
.set m_miso_pin__0__PORT, 0
.set m_miso_pin__0__SHIFT, 2
.set m_miso_pin__AG, CYREG_PRT0_AG
.set m_miso_pin__AMUX, CYREG_PRT0_AMUX
.set m_miso_pin__BIE, CYREG_PRT0_BIE
.set m_miso_pin__BIT_MASK, CYREG_PRT0_BIT_MASK
.set m_miso_pin__BYP, CYREG_PRT0_BYP
.set m_miso_pin__CTL, CYREG_PRT0_CTL
.set m_miso_pin__DM0, CYREG_PRT0_DM0
.set m_miso_pin__DM1, CYREG_PRT0_DM1
.set m_miso_pin__DM2, CYREG_PRT0_DM2
.set m_miso_pin__DR, CYREG_PRT0_DR
.set m_miso_pin__INP_DIS, CYREG_PRT0_INP_DIS
.set m_miso_pin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set m_miso_pin__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set m_miso_pin__LCD_EN, CYREG_PRT0_LCD_EN
.set m_miso_pin__MASK, 0x04
.set m_miso_pin__PORT, 0
.set m_miso_pin__PRT, CYREG_PRT0_PRT
.set m_miso_pin__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set m_miso_pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set m_miso_pin__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set m_miso_pin__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set m_miso_pin__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set m_miso_pin__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set m_miso_pin__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set m_miso_pin__PS, CYREG_PRT0_PS
.set m_miso_pin__SHIFT, 2
.set m_miso_pin__SLW, CYREG_PRT0_SLW

/* m_mosi_pin */
.set m_mosi_pin__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set m_mosi_pin__0__MASK, 0x01
.set m_mosi_pin__0__PC, CYREG_PRT0_PC0
.set m_mosi_pin__0__PORT, 0
.set m_mosi_pin__0__SHIFT, 0
.set m_mosi_pin__AG, CYREG_PRT0_AG
.set m_mosi_pin__AMUX, CYREG_PRT0_AMUX
.set m_mosi_pin__BIE, CYREG_PRT0_BIE
.set m_mosi_pin__BIT_MASK, CYREG_PRT0_BIT_MASK
.set m_mosi_pin__BYP, CYREG_PRT0_BYP
.set m_mosi_pin__CTL, CYREG_PRT0_CTL
.set m_mosi_pin__DM0, CYREG_PRT0_DM0
.set m_mosi_pin__DM1, CYREG_PRT0_DM1
.set m_mosi_pin__DM2, CYREG_PRT0_DM2
.set m_mosi_pin__DR, CYREG_PRT0_DR
.set m_mosi_pin__INP_DIS, CYREG_PRT0_INP_DIS
.set m_mosi_pin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set m_mosi_pin__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set m_mosi_pin__LCD_EN, CYREG_PRT0_LCD_EN
.set m_mosi_pin__MASK, 0x01
.set m_mosi_pin__PORT, 0
.set m_mosi_pin__PRT, CYREG_PRT0_PRT
.set m_mosi_pin__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set m_mosi_pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set m_mosi_pin__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set m_mosi_pin__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set m_mosi_pin__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set m_mosi_pin__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set m_mosi_pin__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set m_mosi_pin__PS, CYREG_PRT0_PS
.set m_mosi_pin__SHIFT, 0
.set m_mosi_pin__SLW, CYREG_PRT0_SLW

/* m_sclk_pin */
.set m_sclk_pin__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set m_sclk_pin__0__MASK, 0x10
.set m_sclk_pin__0__PC, CYREG_PRT0_PC4
.set m_sclk_pin__0__PORT, 0
.set m_sclk_pin__0__SHIFT, 4
.set m_sclk_pin__AG, CYREG_PRT0_AG
.set m_sclk_pin__AMUX, CYREG_PRT0_AMUX
.set m_sclk_pin__BIE, CYREG_PRT0_BIE
.set m_sclk_pin__BIT_MASK, CYREG_PRT0_BIT_MASK
.set m_sclk_pin__BYP, CYREG_PRT0_BYP
.set m_sclk_pin__CTL, CYREG_PRT0_CTL
.set m_sclk_pin__DM0, CYREG_PRT0_DM0
.set m_sclk_pin__DM1, CYREG_PRT0_DM1
.set m_sclk_pin__DM2, CYREG_PRT0_DM2
.set m_sclk_pin__DR, CYREG_PRT0_DR
.set m_sclk_pin__INP_DIS, CYREG_PRT0_INP_DIS
.set m_sclk_pin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set m_sclk_pin__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set m_sclk_pin__LCD_EN, CYREG_PRT0_LCD_EN
.set m_sclk_pin__MASK, 0x10
.set m_sclk_pin__PORT, 0
.set m_sclk_pin__PRT, CYREG_PRT0_PRT
.set m_sclk_pin__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set m_sclk_pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set m_sclk_pin__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set m_sclk_pin__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set m_sclk_pin__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set m_sclk_pin__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set m_sclk_pin__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set m_sclk_pin__PS, CYREG_PRT0_PS
.set m_sclk_pin__SHIFT, 4
.set m_sclk_pin__SLW, CYREG_PRT0_SLW

/* s_miso_pin */
.set s_miso_pin__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set s_miso_pin__0__MASK, 0x08
.set s_miso_pin__0__PC, CYREG_PRT0_PC3
.set s_miso_pin__0__PORT, 0
.set s_miso_pin__0__SHIFT, 3
.set s_miso_pin__AG, CYREG_PRT0_AG
.set s_miso_pin__AMUX, CYREG_PRT0_AMUX
.set s_miso_pin__BIE, CYREG_PRT0_BIE
.set s_miso_pin__BIT_MASK, CYREG_PRT0_BIT_MASK
.set s_miso_pin__BYP, CYREG_PRT0_BYP
.set s_miso_pin__CTL, CYREG_PRT0_CTL
.set s_miso_pin__DM0, CYREG_PRT0_DM0
.set s_miso_pin__DM1, CYREG_PRT0_DM1
.set s_miso_pin__DM2, CYREG_PRT0_DM2
.set s_miso_pin__DR, CYREG_PRT0_DR
.set s_miso_pin__INP_DIS, CYREG_PRT0_INP_DIS
.set s_miso_pin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set s_miso_pin__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set s_miso_pin__LCD_EN, CYREG_PRT0_LCD_EN
.set s_miso_pin__MASK, 0x08
.set s_miso_pin__PORT, 0
.set s_miso_pin__PRT, CYREG_PRT0_PRT
.set s_miso_pin__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set s_miso_pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set s_miso_pin__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set s_miso_pin__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set s_miso_pin__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set s_miso_pin__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set s_miso_pin__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set s_miso_pin__PS, CYREG_PRT0_PS
.set s_miso_pin__SHIFT, 3
.set s_miso_pin__SLW, CYREG_PRT0_SLW

/* s_mosi_pin */
.set s_mosi_pin__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set s_mosi_pin__0__MASK, 0x02
.set s_mosi_pin__0__PC, CYREG_PRT0_PC1
.set s_mosi_pin__0__PORT, 0
.set s_mosi_pin__0__SHIFT, 1
.set s_mosi_pin__AG, CYREG_PRT0_AG
.set s_mosi_pin__AMUX, CYREG_PRT0_AMUX
.set s_mosi_pin__BIE, CYREG_PRT0_BIE
.set s_mosi_pin__BIT_MASK, CYREG_PRT0_BIT_MASK
.set s_mosi_pin__BYP, CYREG_PRT0_BYP
.set s_mosi_pin__CTL, CYREG_PRT0_CTL
.set s_mosi_pin__DM0, CYREG_PRT0_DM0
.set s_mosi_pin__DM1, CYREG_PRT0_DM1
.set s_mosi_pin__DM2, CYREG_PRT0_DM2
.set s_mosi_pin__DR, CYREG_PRT0_DR
.set s_mosi_pin__INP_DIS, CYREG_PRT0_INP_DIS
.set s_mosi_pin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set s_mosi_pin__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set s_mosi_pin__LCD_EN, CYREG_PRT0_LCD_EN
.set s_mosi_pin__MASK, 0x02
.set s_mosi_pin__PORT, 0
.set s_mosi_pin__PRT, CYREG_PRT0_PRT
.set s_mosi_pin__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set s_mosi_pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set s_mosi_pin__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set s_mosi_pin__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set s_mosi_pin__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set s_mosi_pin__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set s_mosi_pin__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set s_mosi_pin__PS, CYREG_PRT0_PS
.set s_mosi_pin__SHIFT, 1
.set s_mosi_pin__SLW, CYREG_PRT0_SLW

/* s_sclk_pin */
.set s_sclk_pin__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set s_sclk_pin__0__MASK, 0x20
.set s_sclk_pin__0__PC, CYREG_PRT0_PC5
.set s_sclk_pin__0__PORT, 0
.set s_sclk_pin__0__SHIFT, 5
.set s_sclk_pin__AG, CYREG_PRT0_AG
.set s_sclk_pin__AMUX, CYREG_PRT0_AMUX
.set s_sclk_pin__BIE, CYREG_PRT0_BIE
.set s_sclk_pin__BIT_MASK, CYREG_PRT0_BIT_MASK
.set s_sclk_pin__BYP, CYREG_PRT0_BYP
.set s_sclk_pin__CTL, CYREG_PRT0_CTL
.set s_sclk_pin__DM0, CYREG_PRT0_DM0
.set s_sclk_pin__DM1, CYREG_PRT0_DM1
.set s_sclk_pin__DM2, CYREG_PRT0_DM2
.set s_sclk_pin__DR, CYREG_PRT0_DR
.set s_sclk_pin__INP_DIS, CYREG_PRT0_INP_DIS
.set s_sclk_pin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set s_sclk_pin__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set s_sclk_pin__LCD_EN, CYREG_PRT0_LCD_EN
.set s_sclk_pin__MASK, 0x20
.set s_sclk_pin__PORT, 0
.set s_sclk_pin__PRT, CYREG_PRT0_PRT
.set s_sclk_pin__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set s_sclk_pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set s_sclk_pin__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set s_sclk_pin__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set s_sclk_pin__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set s_sclk_pin__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set s_sclk_pin__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set s_sclk_pin__PS, CYREG_PRT0_PS
.set s_sclk_pin__SHIFT, 5
.set s_sclk_pin__SLW, CYREG_PRT0_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 18
.set CYDEV_CHIP_DIE_PSOC4A, 10
.set CYDEV_CHIP_DIE_PSOC5LP, 17
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 10
.set CYDEV_CHIP_MEMBER_4C, 15
.set CYDEV_CHIP_MEMBER_4D, 6
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 11
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 9
.set CYDEV_CHIP_MEMBER_4I, 14
.set CYDEV_CHIP_MEMBER_4J, 7
.set CYDEV_CHIP_MEMBER_4K, 8
.set CYDEV_CHIP_MEMBER_4L, 13
.set CYDEV_CHIP_MEMBER_4M, 12
.set CYDEV_CHIP_MEMBER_4N, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 17
.set CYDEV_CHIP_MEMBER_5B, 16
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 0
.set CYDEV_CONFIGURATION_DMA, 1
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_DMA
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 0
.set CYDEV_INTR_RISING, 0x0000000F
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
