INFO: [VRFC 10-163] Analyzing VHDL file "D:/6740_github/seq_sqrt/seq_sqrt.srcs/sim_1/new/design1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_tb'
