

================================================================
== Vivado HLS Report for 'filt_Mat2AXIvideo'
================================================================
* Date:           Fri Aug 26 09:20:25 2016

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        filt_hls_proj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|      6.47|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |    1|  308641|    1|  308641|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+--------+----------+-----------+-----------+---------+----------+
        |               |    Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        |   Loop Name   | min |   max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------+-----+--------+----------+-----------+-----------+---------+----------+
        |- loop_height  |    0|  308640|  3 ~ 643 |          -|          -| 0 ~ 480 |    no    |
        | + loop_width  |    0|     640|         2|          1|          1| 0 ~ 640 |    yes   |
        +---------------+-----+--------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4_i)
3 --> 
	5  / (exitcond5_i)
	4  / (!exitcond5_i)
4 --> 
	3  / true
5 --> 
	2  / true
* FSM state operations: 

 <State 1>: 6.47ns
ST_1: tmp_user_V [1/1] 0.00ns
entry:0  %tmp_user_V = alloca i1

ST_1: stg_7 [1/1] 0.00ns
entry:1  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_8 [1/1] 0.00ns
entry:2  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_9 [1/1] 0.00ns
entry:3  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_10 [1/1] 0.00ns
entry:4  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_11 [1/1] 0.00ns
entry:5  call void (...)* @_ssdm_op_SpecInterface(i32* %AXI_video_strm_V_data_V, i4* %AXI_video_strm_V_keep_V, i4* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [14 x i8]* @p_str1808, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1807) nounwind

ST_1: stg_12 [1/1] 0.00ns
entry:6  call void (...)* @_ssdm_op_SpecInterface(i32* %AXI_video_strm_V_data_V, i4* %AXI_video_strm_V_keep_V, i4* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [14 x i8]* @p_str1808, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1807) nounwind

ST_1: stg_13 [1/1] 0.00ns
entry:7  call void (...)* @_ssdm_op_SpecInterface(i32* %AXI_video_strm_V_data_V, i4* %AXI_video_strm_V_keep_V, i4* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [14 x i8]* @p_str1808, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1807) nounwind

ST_1: stg_14 [1/1] 0.00ns
entry:8  call void (...)* @_ssdm_op_SpecInterface(i32* %AXI_video_strm_V_data_V, i4* %AXI_video_strm_V_keep_V, i4* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [14 x i8]* @p_str1808, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1807) nounwind

ST_1: stg_15 [1/1] 0.00ns
entry:9  call void (...)* @_ssdm_op_SpecInterface(i32* %AXI_video_strm_V_data_V, i4* %AXI_video_strm_V_keep_V, i4* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [14 x i8]* @p_str1808, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1807) nounwind

ST_1: stg_16 [1/1] 0.00ns
entry:10  call void (...)* @_ssdm_op_SpecInterface(i32* %AXI_video_strm_V_data_V, i4* %AXI_video_strm_V_keep_V, i4* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [14 x i8]* @p_str1808, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1807) nounwind

ST_1: stg_17 [1/1] 0.00ns
entry:11  call void (...)* @_ssdm_op_SpecInterface(i32* %AXI_video_strm_V_data_V, i4* %AXI_video_strm_V_keep_V, i4* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [14 x i8]* @p_str1808, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1807) nounwind

ST_1: stg_18 [1/1] 0.00ns
entry:12  call void (...)* @_ssdm_op_SpecInterface(i10* %img_rows_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_19 [1/1] 0.00ns
entry:13  call void (...)* @_ssdm_op_SpecInterface(i11* %img_cols_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_20 [1/1] 0.00ns
entry:14  call void (...)* @_ssdm_op_SpecInterface(i32* %AXI_video_strm_V_data_V, i4* %AXI_video_strm_V_keep_V, i4* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [14 x i8]* @p_str1808, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1807) nounwind

ST_1: img_rows_V_read [1/1] 4.63ns
entry:15  %img_rows_V_read = call i10 @_ssdm_op_Read.ap_fifo.i10P(i10* %img_rows_V)

ST_1: img_cols_V_read [1/1] 4.63ns
entry:16  %img_cols_V_read = call i11 @_ssdm_op_Read.ap_fifo.i11P(i11* %img_cols_V)

ST_1: r_V [1/1] 1.84ns
entry:17  %r_V = add i11 %img_cols_V_read, -1

ST_1: stg_24 [1/1] 1.57ns
entry:18  store i1 true, i1* %tmp_user_V

ST_1: stg_25 [1/1] 1.57ns
entry:19  br label %.preheader.i


 <State 2>: 3.44ns
ST_2: p_i [1/1] 0.00ns
.preheader.i:0  %p_i = phi i9 [ %i_V, %2 ], [ 0, %entry ]

ST_2: p_cast_cast_i [1/1] 0.00ns
.preheader.i:1  %p_cast_cast_i = zext i9 %p_i to i10

ST_2: exitcond4_i [1/1] 2.07ns
.preheader.i:2  %exitcond4_i = icmp eq i10 %p_cast_cast_i, %img_rows_V_read

ST_2: stg_29 [1/1] 0.00ns
.preheader.i:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 480, i64 0)

ST_2: i_V [1/1] 1.84ns
.preheader.i:4  %i_V = add i9 %p_i, 1

ST_2: stg_31 [1/1] 0.00ns
.preheader.i:5  br i1 %exitcond4_i, label %.exit, label %0

ST_2: stg_32 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1816) nounwind

ST_2: tmp_i [1/1] 0.00ns
:1  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1816)

ST_2: stg_34 [1/1] 1.57ns
:2  br label %1

ST_2: stg_35 [1/1] 0.00ns
.exit:0  ret void


 <State 3>: 3.48ns
ST_3: p_3_i [1/1] 0.00ns
:0  %p_3_i = phi i10 [ 0, %0 ], [ %j_V, %"operator>>.exit.i" ]

ST_3: p_3_cast_cast_i [1/1] 0.00ns
:1  %p_3_cast_cast_i = zext i10 %p_3_i to i11

ST_3: exitcond5_i [1/1] 2.11ns
:2  %exitcond5_i = icmp eq i11 %p_3_cast_cast_i, %img_cols_V_read

ST_3: stg_39 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 640, i64 0)

ST_3: j_V [1/1] 1.84ns
:4  %j_V = add i10 %p_3_i, 1

ST_3: stg_41 [1/1] 0.00ns
:5  br i1 %exitcond5_i, label %2, label %"operator>>.exit.i"

ST_3: axi_last_V [1/1] 2.11ns
operator>>.exit.i:4  %axi_last_V = icmp eq i11 %p_3_cast_cast_i, %r_V


 <State 4>: 4.63ns
ST_4: tmp_user_V_load [1/1] 0.00ns
operator>>.exit.i:0  %tmp_user_V_load = load i1* %tmp_user_V

ST_4: stg_44 [1/1] 0.00ns
operator>>.exit.i:1  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1817) nounwind

ST_4: tmp_148_i [1/1] 0.00ns
operator>>.exit.i:2  %tmp_148_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1817)

ST_4: stg_46 [1/1] 0.00ns
operator>>.exit.i:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1807) nounwind

ST_4: tmp_149_i [1/1] 0.00ns
operator>>.exit.i:5  %tmp_149_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1821)

ST_4: stg_48 [1/1] 0.00ns
operator>>.exit.i:6  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1807) nounwind

ST_4: tmp_103 [1/1] 4.63ns
operator>>.exit.i:7  %tmp_103 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_data_stream_0_V)

ST_4: tmp_104 [1/1] 4.63ns
operator>>.exit.i:8  %tmp_104 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_data_stream_1_V)

ST_4: tmp_105 [1/1] 4.63ns
operator>>.exit.i:9  %tmp_105 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_data_stream_2_V)

ST_4: tmp [1/1] 4.63ns
operator>>.exit.i:10  %tmp = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_data_stream_3_V)

ST_4: empty [1/1] 0.00ns
operator>>.exit.i:11  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1821, i32 %tmp_149_i)

ST_4: tmp_data_V [1/1] 0.00ns
operator>>.exit.i:12  %tmp_data_V = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %tmp, i8 %tmp_105, i8 %tmp_104, i8 %tmp_103)

ST_4: stg_55 [1/1] 0.00ns
operator>>.exit.i:13  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %AXI_video_strm_V_data_V, i4* %AXI_video_strm_V_keep_V, i4* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, i32 %tmp_data_V, i4 -1, i4 undef, i1 %tmp_user_V_load, i1 %axi_last_V, i1 undef, i1 undef)

ST_4: empty_134 [1/1] 0.00ns
operator>>.exit.i:14  %empty_134 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1817, i32 %tmp_148_i)

ST_4: stg_57 [1/1] 1.57ns
operator>>.exit.i:15  store i1 false, i1* %tmp_user_V

ST_4: stg_58 [1/1] 0.00ns
operator>>.exit.i:16  br label %1


 <State 5>: 0.00ns
ST_5: empty_135 [1/1] 0.00ns
:0  %empty_135 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1816, i32 %tmp_i)

ST_5: stg_60 [1/1] 0.00ns
:1  br label %.preheader.i



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img_rows_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_cols_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_data_stream_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ AXI_video_strm_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_user_V      (alloca           ) [ 011111]
stg_7           (specinterface    ) [ 000000]
stg_8           (specinterface    ) [ 000000]
stg_9           (specinterface    ) [ 000000]
stg_10          (specinterface    ) [ 000000]
stg_11          (specinterface    ) [ 000000]
stg_12          (specinterface    ) [ 000000]
stg_13          (specinterface    ) [ 000000]
stg_14          (specinterface    ) [ 000000]
stg_15          (specinterface    ) [ 000000]
stg_16          (specinterface    ) [ 000000]
stg_17          (specinterface    ) [ 000000]
stg_18          (specinterface    ) [ 000000]
stg_19          (specinterface    ) [ 000000]
stg_20          (specinterface    ) [ 000000]
img_rows_V_read (read             ) [ 001111]
img_cols_V_read (read             ) [ 001111]
r_V             (add              ) [ 001111]
stg_24          (store            ) [ 000000]
stg_25          (br               ) [ 011111]
p_i             (phi              ) [ 001000]
p_cast_cast_i   (zext             ) [ 000000]
exitcond4_i     (icmp             ) [ 001111]
stg_29          (speclooptripcount) [ 000000]
i_V             (add              ) [ 011111]
stg_31          (br               ) [ 000000]
stg_32          (specloopname     ) [ 000000]
tmp_i           (specregionbegin  ) [ 000111]
stg_34          (br               ) [ 001111]
stg_35          (ret              ) [ 000000]
p_3_i           (phi              ) [ 000100]
p_3_cast_cast_i (zext             ) [ 000000]
exitcond5_i     (icmp             ) [ 001111]
stg_39          (speclooptripcount) [ 000000]
j_V             (add              ) [ 001111]
stg_41          (br               ) [ 000000]
axi_last_V      (icmp             ) [ 000110]
tmp_user_V_load (load             ) [ 000000]
stg_44          (specloopname     ) [ 000000]
tmp_148_i       (specregionbegin  ) [ 000000]
stg_46          (specpipeline     ) [ 000000]
tmp_149_i       (specregionbegin  ) [ 000000]
stg_48          (specprotocol     ) [ 000000]
tmp_103         (read             ) [ 000000]
tmp_104         (read             ) [ 000000]
tmp_105         (read             ) [ 000000]
tmp             (read             ) [ 000000]
empty           (specregionend    ) [ 000000]
tmp_data_V      (bitconcatenate   ) [ 000000]
stg_55          (write            ) [ 000000]
empty_134       (specregionend    ) [ 000000]
stg_57          (store            ) [ 000000]
stg_58          (br               ) [ 001111]
empty_135       (specregionend    ) [ 000000]
stg_60          (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img_rows_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_rows_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="img_cols_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_cols_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="img_data_stream_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="img_data_stream_1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="img_data_stream_2_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="img_data_stream_3_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_3_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="AXI_video_strm_V_data_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="AXI_video_strm_V_keep_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="AXI_video_strm_V_strb_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="AXI_video_strm_V_user_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="AXI_video_strm_V_last_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="AXI_video_strm_V_id_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="AXI_video_strm_V_dest_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1805"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1808"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1807"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i10P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i11P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1816"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1817"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1821"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="tmp_user_V_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_user_V/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="img_rows_V_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="10" slack="0"/>
<pin id="106" dir="0" index="1" bw="10" slack="0"/>
<pin id="107" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_rows_V_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="img_cols_V_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="11" slack="0"/>
<pin id="112" dir="0" index="1" bw="11" slack="0"/>
<pin id="113" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_cols_V_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_103_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="0"/>
<pin id="119" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_103/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_104_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="0"/>
<pin id="125" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_104/4 "/>
</bind>
</comp>

<comp id="128" class="1004" name="tmp_105_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="0"/>
<pin id="131" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_105/4 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="8" slack="0"/>
<pin id="137" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="140" class="1004" name="stg_55_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="4" slack="0"/>
<pin id="144" dir="0" index="3" bw="4" slack="0"/>
<pin id="145" dir="0" index="4" bw="1" slack="0"/>
<pin id="146" dir="0" index="5" bw="1" slack="0"/>
<pin id="147" dir="0" index="6" bw="1" slack="0"/>
<pin id="148" dir="0" index="7" bw="1" slack="0"/>
<pin id="149" dir="0" index="8" bw="32" slack="0"/>
<pin id="150" dir="0" index="9" bw="1" slack="0"/>
<pin id="151" dir="0" index="10" bw="1" slack="0"/>
<pin id="152" dir="0" index="11" bw="1" slack="0"/>
<pin id="153" dir="0" index="12" bw="1" slack="1"/>
<pin id="154" dir="0" index="13" bw="1" slack="0"/>
<pin id="155" dir="0" index="14" bw="1" slack="0"/>
<pin id="156" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_55/4 "/>
</bind>
</comp>

<comp id="169" class="1005" name="p_i_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="9" slack="1"/>
<pin id="171" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_i (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="p_i_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="9" slack="0"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="1" slack="1"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_i/2 "/>
</bind>
</comp>

<comp id="180" class="1005" name="p_3_i_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="10" slack="1"/>
<pin id="182" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_3_i (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="p_3_i_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="1"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="10" slack="0"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_3_i/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="r_V_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="11" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="stg_24_store_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_24/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="p_cast_cast_i_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="9" slack="0"/>
<pin id="204" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast_cast_i/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="exitcond4_i_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="9" slack="0"/>
<pin id="208" dir="0" index="1" bw="10" slack="1"/>
<pin id="209" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4_i/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="i_V_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="9" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="p_3_cast_cast_i_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="10" slack="0"/>
<pin id="219" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_3_cast_cast_i/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="exitcond5_i_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="10" slack="0"/>
<pin id="223" dir="0" index="1" bw="11" slack="2"/>
<pin id="224" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5_i/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="j_V_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="10" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="axi_last_V_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="10" slack="0"/>
<pin id="234" dir="0" index="1" bw="11" slack="2"/>
<pin id="235" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="axi_last_V/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_user_V_load_load_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="3"/>
<pin id="239" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_user_V_load/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_data_V_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="8" slack="0"/>
<pin id="244" dir="0" index="2" bw="8" slack="0"/>
<pin id="245" dir="0" index="3" bw="8" slack="0"/>
<pin id="246" dir="0" index="4" bw="8" slack="0"/>
<pin id="247" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_data_V/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="stg_57_store_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="3"/>
<pin id="257" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_57/4 "/>
</bind>
</comp>

<comp id="259" class="1005" name="tmp_user_V_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="266" class="1005" name="img_rows_V_read_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="10" slack="1"/>
<pin id="268" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="img_rows_V_read "/>
</bind>
</comp>

<comp id="271" class="1005" name="img_cols_V_read_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="11" slack="2"/>
<pin id="273" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="img_cols_V_read "/>
</bind>
</comp>

<comp id="276" class="1005" name="r_V_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="11" slack="2"/>
<pin id="278" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="281" class="1005" name="exitcond4_i_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="1"/>
<pin id="283" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond4_i "/>
</bind>
</comp>

<comp id="285" class="1005" name="i_V_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="9" slack="0"/>
<pin id="287" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="290" class="1005" name="exitcond5_i_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="1"/>
<pin id="292" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond5_i "/>
</bind>
</comp>

<comp id="294" class="1005" name="j_V_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="10" slack="0"/>
<pin id="296" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="299" class="1005" name="axi_last_V_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="1"/>
<pin id="301" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="26" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="46" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="48" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="84" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="84" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="84" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="84" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="157"><net_src comp="90" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="158"><net_src comp="12" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="159"><net_src comp="14" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="160"><net_src comp="16" pin="0"/><net_sink comp="140" pin=3"/></net>

<net id="161"><net_src comp="18" pin="0"/><net_sink comp="140" pin=4"/></net>

<net id="162"><net_src comp="20" pin="0"/><net_sink comp="140" pin=5"/></net>

<net id="163"><net_src comp="22" pin="0"/><net_sink comp="140" pin=6"/></net>

<net id="164"><net_src comp="24" pin="0"/><net_sink comp="140" pin=7"/></net>

<net id="165"><net_src comp="92" pin="0"/><net_sink comp="140" pin=9"/></net>

<net id="166"><net_src comp="94" pin="0"/><net_sink comp="140" pin=10"/></net>

<net id="167"><net_src comp="96" pin="0"/><net_sink comp="140" pin=13"/></net>

<net id="168"><net_src comp="96" pin="0"/><net_sink comp="140" pin=14"/></net>

<net id="172"><net_src comp="54" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="183"><net_src comp="70" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="195"><net_src comp="110" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="50" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="52" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="173" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="202" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="173" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="62" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="220"><net_src comp="184" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="217" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="230"><net_src comp="184" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="74" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="217" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="237" pin="1"/><net_sink comp="140" pin=11"/></net>

<net id="248"><net_src comp="88" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="134" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="128" pin="2"/><net_sink comp="241" pin=2"/></net>

<net id="251"><net_src comp="122" pin="2"/><net_sink comp="241" pin=3"/></net>

<net id="252"><net_src comp="116" pin="2"/><net_sink comp="241" pin=4"/></net>

<net id="253"><net_src comp="241" pin="5"/><net_sink comp="140" pin=8"/></net>

<net id="258"><net_src comp="98" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="100" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="264"><net_src comp="259" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="265"><net_src comp="259" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="269"><net_src comp="104" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="274"><net_src comp="110" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="279"><net_src comp="191" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="284"><net_src comp="206" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="211" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="293"><net_src comp="221" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="226" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="302"><net_src comp="232" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="140" pin=12"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: AXI_video_strm_V_data_V | {4 }
	Port: AXI_video_strm_V_keep_V | {4 }
	Port: AXI_video_strm_V_strb_V | {4 }
	Port: AXI_video_strm_V_user_V | {4 }
	Port: AXI_video_strm_V_last_V | {4 }
	Port: AXI_video_strm_V_id_V | {4 }
	Port: AXI_video_strm_V_dest_V | {4 }
 - Input state : 
	Port: filt_Mat2AXIvideo : img_rows_V | {1 }
	Port: filt_Mat2AXIvideo : img_cols_V | {1 }
	Port: filt_Mat2AXIvideo : img_data_stream_0_V | {4 }
	Port: filt_Mat2AXIvideo : img_data_stream_1_V | {4 }
	Port: filt_Mat2AXIvideo : img_data_stream_2_V | {4 }
	Port: filt_Mat2AXIvideo : img_data_stream_3_V | {4 }
  - Chain level:
	State 1
		stg_24 : 1
	State 2
		p_cast_cast_i : 1
		exitcond4_i : 2
		i_V : 1
		stg_31 : 3
	State 3
		p_3_cast_cast_i : 1
		exitcond5_i : 2
		j_V : 1
		stg_41 : 3
		axi_last_V : 2
	State 4
		empty : 1
		stg_55 : 1
		empty_134 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |          r_V_fu_191         |    0    |    11   |
|    add   |          i_V_fu_211         |    0    |    9    |
|          |          j_V_fu_226         |    0    |    10   |
|----------|-----------------------------|---------|---------|
|          |      exitcond4_i_fu_206     |    0    |    4    |
|   icmp   |      exitcond5_i_fu_221     |    0    |    4    |
|          |      axi_last_V_fu_232      |    0    |    4    |
|----------|-----------------------------|---------|---------|
|          | img_rows_V_read_read_fu_104 |    0    |    0    |
|          | img_cols_V_read_read_fu_110 |    0    |    0    |
|   read   |     tmp_103_read_fu_116     |    0    |    0    |
|          |     tmp_104_read_fu_122     |    0    |    0    |
|          |     tmp_105_read_fu_128     |    0    |    0    |
|          |       tmp_read_fu_134       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |     stg_55_write_fu_140     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |     p_cast_cast_i_fu_202    |    0    |    0    |
|          |    p_3_cast_cast_i_fu_217   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|      tmp_data_V_fu_241      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    42   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   axi_last_V_reg_299  |    1   |
|  exitcond4_i_reg_281  |    1   |
|  exitcond5_i_reg_290  |    1   |
|      i_V_reg_285      |    9   |
|img_cols_V_read_reg_271|   11   |
|img_rows_V_read_reg_266|   10   |
|      j_V_reg_294      |   10   |
|     p_3_i_reg_180     |   10   |
|      p_i_reg_169      |    9   |
|      r_V_reg_276      |   11   |
|   tmp_user_V_reg_259  |    1   |
+-----------------------+--------+
|         Total         |   74   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   42   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   74   |    -   |
+-----------+--------+--------+
|   Total   |   74   |   42   |
+-----------+--------+--------+
