/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Samsung Exynos SoC series Pablo driver
 *
 * Copyright (c) 2020 Samsung Electronics Co., Ltd
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef IS_SFR_TAA_H
#define IS_SFR_TAA_H

enum taa_interrupt_map1 {
	INTR1_TAA_FRAME_START = 0,
	INTR1_TAA_FRAME_END_INTERRUPT = 1,
	INTR1_TAA_FRAME_INT_ON_ROW_COL_INFO = 2,
	INTR1_TAA_IRQ_CORRUPTED = 3,
	INTR1_TAA_COREX_ERROR_INT = 4,
	INTR1_TAA_NA = 5,
	INTR1_TAA_PRE_FRAME_END_INTERRUPT = 6,
	INTR1_TAA_COUTFIFO_DATA_OUT_END_INT = 7,
	INTR1_TAA_COUTFIFO_FRAME_OUT_END_INT = 8,
	INTR1_TAA_STRP_OUT_DMA_IN_LAST = 9,
	INTR1_TAA_BDS_DATA_OUT_LAST = 10,
	INTR1_TAA_ZSL_OUT_DMA_IN_LAST = 11,
	INTR1_TAA_BCROP1_DATA_IN_LAST = 12,
	INTR1_TAA_BCROP0_DATA_IN_LAST = 13,
	INTR1_TAA_RGBYHIST2DMA_DONE = 14,
	INTR1_TAA_RGBYHIST_DATA_OUT_LAST = 15,
	INTR1_TAA_THSTAT_DATA_IN_LAST = 16,
	INTR1_TAA_YDS_DATA_IN_LAST = 17,
	INTR1_TAA_CINFIFO_DATA_OUT_END_INT = 18,
	INTR1_TAA_CINFIFO_FRAME_OUT_END_INT = 19,
	INTR1_TAA_COREX_END_INT_0 = 20,
	INTR1_TAA_COREX_END_INT_1 = 21,
	INTR1_TAA_COUTFIFO_SIZE_ERROR = 22,
	INTR1_TAA_COUTFIFO_LINE_ERROR = 23,
	INTR1_TAA_COUTFIFO_COL_ERROR = 24,
	INTR1_TAA_COUTFIFO_OVERFLOW_ERROR = 25,
	INTR1_TAA_CINFIFO_TOTAL_SIZE_ERROR_INT = 26,
	INTR1_TAA_CINFIFO_LINES_ERROR_INT = 27,
	INTR1_TAA_CINFIFO_COLUMNS_ERROR_INT = 28,
	INTR1_TAA_CINFIFO_STREAM_OVERFLOW_SIG = 29,
	INTR1_TAA_FRAME_START_BEFORE_FRAME_END_CORRUPTED = 30,
	INTR1_TAA_AUTO_FLUSH_IRQ = 31,
	INTR1_TAA_MAX = 32
};

static const char * const taa_int1_str[INTR1_TAA_MAX] = {
	[INTR1_TAA_FRAME_START ... INTR1_TAA_MAX-1]		= "UNKNOWN",
	[INTR1_TAA_FRAME_START]					= "FRAME_START",
	[INTR1_TAA_FRAME_END_INTERRUPT]				= "FRAME_END",
	[INTR1_TAA_FRAME_INT_ON_ROW_COL_INFO]			= "FRAME_INT_ON_ROW_COL",
	[INTR1_TAA_IRQ_CORRUPTED]				= "IRQ_CORRUPTED",
	[INTR1_TAA_COREX_ERROR_INT]				= "COREX_ERROR",
	[INTR1_TAA_COREX_END_INT_0]				= "COREX_END",
	[INTR1_TAA_COUTFIFO_SIZE_ERROR]				= "COUTFIFO_SIZE_ERROR",
	[INTR1_TAA_COUTFIFO_LINE_ERROR]				= "COUTFIFO_LINE_ERROR",
	[INTR1_TAA_COUTFIFO_COL_ERROR]				= "COUTFIFO_COL_ERROR",
	[INTR1_TAA_COUTFIFO_OVERFLOW_ERROR]			= "COUTFIFO_OVERFLOW_ERROR",
	[INTR1_TAA_CINFIFO_TOTAL_SIZE_ERROR_INT]		= "CINFIFO_TOTAL_SIZE_ERROR",
	[INTR1_TAA_CINFIFO_LINES_ERROR_INT]			= "CINFIFO_LINES_ERROR",
	[INTR1_TAA_CINFIFO_COLUMNS_ERROR_INT]			= "CINFIFO_COLUMNS_ERROR",
	[INTR1_TAA_CINFIFO_STREAM_OVERFLOW_SIG]			= "CINFIFO_STREAM_OVERFLOW_ERROR",
	[INTR1_TAA_FRAME_START_BEFORE_FRAME_END_CORRUPTED]	= "START_BEFORE_END_CORRUPTED",
	[INTR1_TAA_AUTO_FLUSH_IRQ]				= "AUTO_FLUSH_IRQ",
};

enum taa_interrupt_map2 {
	INTR2_TAA_CDAF_INT = 0,
	INTR2_TAA_COUTFIFO_FRAME_OUT_START_INFO = 1,
	INTR2_TAA_CINFIFO_FRAME_IN_END_INFO = 2,
	INTR2_TAA_CINFIFO_FRAME_IN_START_INFO = 3,
	INTR2_TAA_THSTATPRE_STATISTICS_DONE = 4,
	INTR2_TAA_THSTAT_STATISTICS_DONE = 5,
	INTR2_TAA_C2S_STAT_SLOW_RING_PULSE = 6,
	INTR2_TAA_FRO_GROUP2_INT_RGBYHIST_THSTAT = 7,
	INTR2_TAA_FRO_GROUP4_INT_FDPIG = 8,
	INTR2_TAA_FRO_GROUP5_INT_YDS = 9,
	INTR2_TAA_C2S_YDS_SLOW_RING_PULSE = 10,
	INTR2_TAA_AUTO_FLUSH_OCCURRED_FROM_THSTAT_PRE = 11,
	INTR2_TAA_AUTO_FLUSH_OCCURRED_FROM_THSTAT = 12,
	INTR2_TAA_AUTO_FLUSH_OCCURRED_FROM_DRCCLCT = 13,
	INTR2_TAA_AUTO_FLUSH_OCCURRED_FROM_FDPIG = 14,
	INTR2_TAA_AUTO_FLUSH_OCCURRED_FROM_LMEDS = 15,
	INTR2_TAA_AUTO_FLUSH_OCCURRED_FROM_YDS0 = 16,
	INTR2_TAA_AUTO_FLUSH_OCCURRED_FROM_YDS1 = 17,
	INTR2_TAA_VOTF_LOST_FLUSH_OCCURRED = 18,
	INTR2_TAA_MAX = 19
};

static const char * const taa_int2_str[INTR2_TAA_MAX] = {
	[INTR2_TAA_CDAF_INT ... INTR2_TAA_MAX-1]	= "UNKNOWN",
	[INTR2_TAA_CDAF_INT]				= "CDAF",
	[INTR2_TAA_C2S_STAT_SLOW_RING_PULSE]		= "C2S_STAT_SLOW_RING_PULSE",
	[INTR2_TAA_C2S_YDS_SLOW_RING_PULSE]		= "C2S_YDS_SLOW_RING_PULSE",
	[INTR2_TAA_AUTO_FLUSH_OCCURRED_FROM_THSTAT_PRE]	= "AUTO_FLUSH_OCCURRED_FROM_THSTAT_PRE",
	[INTR2_TAA_AUTO_FLUSH_OCCURRED_FROM_THSTAT]	= "AUTO_FLUSH_OCCURRED_FROM_THSTAT",
	[INTR2_TAA_AUTO_FLUSH_OCCURRED_FROM_DRCCLCT]	= "AUTO_FLUSH_OCCURRED_FROM_DRCCLCT",
	[INTR2_TAA_AUTO_FLUSH_OCCURRED_FROM_FDPIG]	= "AUTO_FLUSH_OCCURRED_FROM_FDPIG",
	[INTR2_TAA_AUTO_FLUSH_OCCURRED_FROM_LMEDS]	= "AUTO_FLUSH_OCCURRED_FROM_LMEDS",
	[INTR2_TAA_AUTO_FLUSH_OCCURRED_FROM_YDS0]	= "AUTO_FLUSH_OCCURRED_FROM_YDS0",
	[INTR2_TAA_AUTO_FLUSH_OCCURRED_FROM_YDS1]	= "AUTO_FLUSH_OCCURRED_FROM_YDS1",
	[INTR2_TAA_VOTF_LOST_FLUSH_OCCURRED]		= "VOTF_LOST_FLUSH_OCCURRED",
};

#define INT1_EN_MASK	((0)\
			|(1 << INTR1_TAA_FRAME_START)\
			|(1 << INTR1_TAA_FRAME_END_INTERRUPT)\
			|(1 << INTR1_TAA_FRAME_INT_ON_ROW_COL_INFO)\
			|(1 << INTR1_TAA_IRQ_CORRUPTED)\
			|(1 << INTR1_TAA_COREX_ERROR_INT)\
			/* |(1 << INTR1_TAA_NA) */\
			/* |(1 << INTR1_TAA_PRE_FRAME_END_INTERRUPT) */\
			/* |(1 << INTR1_TAA_COUTFIFO_DATA_OUT_END_INT) */\
			/* |(1 << INTR1_TAA_COUTFIFO_FRAME_OUT_END_INT) */\
			/* |(1 << INTR1_TAA_STRP_OUT_DMA_IN_LAST) */\
			/* |(1 << INTR1_TAA_BDS_DATA_OUT_LAST) */\
			/* |(1 << INTR1_TAA_ZSL_OUT_DMA_IN_LAST) */\
			/* |(1 << INTR1_TAA_BCROP1_DATA_IN_LAST) */\
			/* |(1 << INTR1_TAA_BCROP0_DATA_IN_LAST) */\
			/* |(1 << INTR1_TAA_RGBYHIST2DMA_DONE) */\
			/* |(1 << INTR1_TAA_RGBYHIST_DATA_OUT_LAST) */\
			/* |(1 << INTR1_TAA_THSTAT_DATA_IN_LAST) */\
			/* |(1 << INTR1_TAA_YDS_DATA_IN_LAST) */\
			/* |(1 << INTR1_TAA_CINFIFO_DATA_OUT_END_INT) */\
			/* |(1 << INTR1_TAA_CINFIFO_FRAME_OUT_END_INT) */\
			|(1 << INTR1_TAA_COREX_END_INT_0)\
			/* |(1 << INTR1_TAA_COREX_END_INT_1) */\
			|(1 << INTR1_TAA_COUTFIFO_SIZE_ERROR)\
			|(1 << INTR1_TAA_COUTFIFO_LINE_ERROR)\
			|(1 << INTR1_TAA_COUTFIFO_COL_ERROR)\
			|(1 << INTR1_TAA_COUTFIFO_OVERFLOW_ERROR)\
			|(1 << INTR1_TAA_CINFIFO_TOTAL_SIZE_ERROR_INT)\
			|(1 << INTR1_TAA_CINFIFO_LINES_ERROR_INT)\
			|(1 << INTR1_TAA_CINFIFO_COLUMNS_ERROR_INT)\
			|(1 << INTR1_TAA_CINFIFO_STREAM_OVERFLOW_SIG)\
			|(1 << INTR1_TAA_FRAME_START_BEFORE_FRAME_END_CORRUPTED)\
			|(1 << INTR1_TAA_AUTO_FLUSH_IRQ)\
			)

#define INT1_ERR_MASK	((0)\
			/*|(1 << INTR1_TAA_FRAME_START)*/\
			/*|(1 << INTR1_TAA_FRAME_END_INTERRUPT)*/\
			/*|(1 << INTR1_TAA_FRAME_INT_ON_ROW_COL_INFO)*/\
			|(1 << INTR1_TAA_IRQ_CORRUPTED)\
			|(1 << INTR1_TAA_COREX_ERROR_INT)\
			/*|(1 << INTR1_TAA_NA)*/\
			/*|(1 << INTR1_TAA_PRE_FRAME_END_INTERRUPT)*/\
			/*|(1 << INTR1_TAA_COUTFIFO_DATA_OUT_END_INT)*/\
			/*|(1 << INTR1_TAA_COUTFIFO_FRAME_OUT_END_INT)*/\
			/*|(1 << INTR1_TAA_STRP_OUT_DMA_IN_LAST)*/\
			/*|(1 << INTR1_TAA_BDS_DATA_OUT_LAST)*/\
			/*|(1 << INTR1_TAA_ZSL_OUT_DMA_IN_LAST)*/\
			/*|(1 << INTR1_TAA_BCROP1_DATA_IN_LAST)*/\
			/*|(1 << INTR1_TAA_BCROP0_DATA_IN_LAST)*/\
			/*|(1 << INTR1_TAA_RGBYHIST2DMA_DONE)*/\
			/*|(1 << INTR1_TAA_RGBYHIST_DATA_OUT_LAST)*/\
			/*|(1 << INTR1_TAA_THSTAT_DATA_IN_LAST)*/\
			/*|(1 << INTR1_TAA_YDS_DATA_IN_LAST)*/\
			/*|(1 << INTR1_TAA_CINFIFO_DATA_OUT_END_INT)*/\
			/*|(1 << INTR1_TAA_CINFIFO_FRAME_OUT_END_INT)*/\
			/*|(1 << INTR1_TAA_COREX_END_INT_0)*/\
			/*|(1 << INTR1_TAA_COREX_END_INT_1)*/\
			|(1 << INTR1_TAA_COUTFIFO_SIZE_ERROR)\
			|(1 << INTR1_TAA_COUTFIFO_LINE_ERROR)\
			|(1 << INTR1_TAA_COUTFIFO_COL_ERROR)\
			|(1 << INTR1_TAA_COUTFIFO_OVERFLOW_ERROR)\
			|(1 << INTR1_TAA_CINFIFO_TOTAL_SIZE_ERROR_INT)\
			|(1 << INTR1_TAA_CINFIFO_LINES_ERROR_INT)\
			|(1 << INTR1_TAA_CINFIFO_COLUMNS_ERROR_INT)\
			|(1 << INTR1_TAA_CINFIFO_STREAM_OVERFLOW_SIG)\
			|(1 << INTR1_TAA_FRAME_START_BEFORE_FRAME_END_CORRUPTED)\
			|(1 << INTR1_TAA_AUTO_FLUSH_IRQ)\
			)

#define INT2_EN_MASK	((0)\
			 |(1 << INTR2_TAA_CDAF_INT) \
			/* |(1 << INTR2_TAA_COUTFIFO_FRAME_OUT_START_INFO) */\
			/* |(1 << INTR2_TAA_CINFIFO_FRAME_IN_END_INFO) */\
			/* |(1 << INTR2_TAA_CINFIFO_FRAME_IN_START_INFO) */\
			/* |(1 << INTR2_TAA_THSTATPRE_STATISTICS_DONE) */\
			/* |(1 << INTR2_TAA_THSTAT_STATISTICS_DONE) */\
			|(1 << INTR2_TAA_C2S_STAT_SLOW_RING_PULSE)\
			/* |(1 << INTR2_TAA_FRO_GROUP2_INT_RGBYHIST_THSTAT) */\
			/* |(1 << INTR2_TAA_FRO_GROUP4_INT_FDPIG) */\
			/* |(1 << INTR2_TAA_FRO_GROUP5_INT_YDS) */\
			|(1 << INTR2_TAA_C2S_YDS_SLOW_RING_PULSE)\
			|(1 << INTR2_TAA_AUTO_FLUSH_OCCURRED_FROM_THSTAT_PRE)\
			|(1 << INTR2_TAA_AUTO_FLUSH_OCCURRED_FROM_THSTAT)\
			|(1 << INTR2_TAA_AUTO_FLUSH_OCCURRED_FROM_DRCCLCT)\
			|(1 << INTR2_TAA_AUTO_FLUSH_OCCURRED_FROM_FDPIG)\
			|(1 << INTR2_TAA_AUTO_FLUSH_OCCURRED_FROM_LMEDS)\
			|(1 << INTR2_TAA_AUTO_FLUSH_OCCURRED_FROM_YDS0)\
			|(1 << INTR2_TAA_AUTO_FLUSH_OCCURRED_FROM_YDS1)\
			|(1 << INTR2_TAA_VOTF_LOST_FLUSH_OCCURRED)\
			)

#define INT2_ERR_MASK	((0)\
			/* |(1 << INTR2_TAA_CDAF_INT) */\
			/* |(1 << INTR2_TAA_COUTFIFO_FRAME_OUT_START_INFO) */\
			/* |(1 << INTR2_TAA_CINFIFO_FRAME_IN_END_INFO) */\
			/* |(1 << INTR2_TAA_CINFIFO_FRAME_IN_START_INFO) */\
			/*|(1 << INTR2_TAA_THSTATPRE_STATISTICS_DONE)*/\
			/*|(1 << INTR2_TAA_THSTAT_STATISTICS_DONE)*/\
			|(1 << INTR2_TAA_C2S_STAT_SLOW_RING_PULSE)\
			/*|(1 << INTR2_TAA_FRO_GROUP2_INT_RGBYHIST_THSTAT)*/\
			/*|(1 << INTR2_TAA_FRO_GROUP4_INT_FDPIG)*/\
			/*|(1 << INTR2_TAA_FRO_GROUP5_INT_YDS)*/\
			|(1 << INTR2_TAA_C2S_YDS_SLOW_RING_PULSE)\
			|(1 << INTR2_TAA_AUTO_FLUSH_OCCURRED_FROM_THSTAT_PRE)\
			|(1 << INTR2_TAA_AUTO_FLUSH_OCCURRED_FROM_THSTAT)\
			|(1 << INTR2_TAA_AUTO_FLUSH_OCCURRED_FROM_DRCCLCT)\
			|(1 << INTR2_TAA_AUTO_FLUSH_OCCURRED_FROM_FDPIG)\
			|(1 << INTR2_TAA_AUTO_FLUSH_OCCURRED_FROM_LMEDS)\
			|(1 << INTR2_TAA_AUTO_FLUSH_OCCURRED_FROM_YDS0)\
			|(1 << INTR2_TAA_AUTO_FLUSH_OCCURRED_FROM_YDS1)\
			|(1 << INTR2_TAA_VOTF_LOST_FLUSH_OCCURRED)\
			)

enum is_taa_corex_type {
	COREX_IGNORE = 0,
	COREX_COPY = 1,
	COREX_SWAP = 2,
};

enum is_taa_corex_trigger {
	HW_TRIGGER = 0,
	SW_TRIGGER = 1,
};

enum is_taa_reg_name {
	TAA_R_GLOBAL_ENABLE,
	TAA_R_ONE_SHOT_ENABLE,
	TAA_R_GLOBAL_ENABLE_STOP_CRPT,
	TAA_R_SW_RESET,
	TAA_R_SW_CORE_RESET,
	TAA_R_HW_RESET,
	TAA_R_FORCE_INTERNAL_CLOCK,
	TAA_R_TRANS_STOP_REQ,
	TAA_R_TRANS_STOP_REQ_RDY,
	TAA_R_IDLENESS_STATUS,
	TAA_R_SHADOW_CONTROL,
	TAA_R_SHADOW_SW_TRIGGER,
	TAA_R_AUTO_MASK_PREADY,
	TAA_R_INTERRUPT_AUTO_MASK,
	TAA_R_IP_POST_FRAME_GAP,
	TAA_R_IP_USE_END_INTERRUPT_ENABLE,
	TAA_R_IP_END_INTERRUPT_ENABLE,
	TAA_R_IP_CORRUPTED_INTERRUPT_ENABLE,
	TAA_R_IP_STALL_OUT_STAT,
	TAA_R_IP_COUTFIFO_END_ON_VSYNC_FALL,
	TAA_R_IP_CINFIFO_END_ON_VSYNC_FALL,
	TAA_R_IP_INT_ON_COL_ROW,
	TAA_R_IP_INT_ON_COL_ROW_CORD,
	TAA_R_IP_DBG_CORE_FREEZE_ON_COL_ROW,
	TAA_R_IP_DBG_CORE_FREEZE_ON_COL_ROW_TARGET,
	TAA_R_IP_DBG_CORE_FREEZE_ON_COL_ROW_POS,
	TAA_R_IP_USE_CINFIFO_FRAME_START_IN,
	TAA_R_IP_ROL_SELECT,
	TAA_R_IP_ROL_MODE,
	TAA_R_IP_ROL_RESET,
	TAA_R_IP_PROCESSING,
	TAA_R_SEL_TAA_CLKGATING,
	TAA_R_YDSSELREGISTER,
	TAA_R_YDSSELREGISTERMODE,
	TAA_R_YDS_SHADOW_CONTROL,
	TAA_R_YDS_SHADOW_SW_TRIGGER,
	TAA_R_APB_RESET,
	TAA_R_CAFSELREGISTER,
	TAA_R_CAFSELREGISTERMODE,
	TAA_R_CAF_SHADOW_CONTROL,
	TAA_R_CAF_SHADOW_SW_TRIGGER,
	TAA_R_COREX_DELAY_HW_TRIGGER,
	TAA_R_IP_FREEZE_VERSION,
	TAA_R_IP_ISP_VERSION,
	TAA_R_REG_INTERFACE_VER,
	TAA_R_PATH_ME_EN_SETA,
	TAA_R_PATH_ME_EN_SETB,
	TAA_R_PATH_OTF_OUT_ZSL_OUT_CONFIG,
	TAA_R_PATH_OTF_OUT_STRP_OUT_CONFIG,
	TAA_R_PATH_SEL_BLC_ZSL_INPUT,
	TAA_R_DRAIN_TOT_LINE,
	TAA_R_LIC_3CH_BUFFER_CONFIG,
	TAA_R_LIC_3CH_BUFFER_CONFIG2,
	TAA_R_LIC_3CH_BUFFER_TRIGGER,
	TAA_R_LINE_BUFFER_OFFSET_SET_MONITOR,
	TAA_R_FRAME_SEQ_COUNTER,
	TAA_R_FRAME_SEQ_COUNTER_RESET,
	TAA_R_FRAME_SEQ_COUNTER_LAST_SHADOW_TRIG,
	TAA_R_STOPEN_CRC_STOP_VALID_COUNT,
	TAA_R_STOPEN_CRC_SEED,
	TAA_R_STOPEN_CRC_RESULT_POINT_0,
	TAA_R_STOPEN_CRC_RESULT_POINT_1,
	TAA_R_STOPEN_CRC_RESULT_POINT_2,
	TAA_R_STOPEN_CRC_RESULT_POINT_3,
	TAA_R_STOPEN_CRC_RESULT_POINT_4,
	TAA_R_STOPEN_CRC_RESULT_POINT_5,
	TAA_R_STOPEN_CRC_RESULT_POINT_6,
	TAA_R_STOPEN_CRC_RESULT_POINT_7,
	TAA_R_STOPEN_CRC_RESULT_POINT_8,
	TAA_R_STOPEN_CRC_RESULT_POINT_9,
	TAA_R_CONTINT_LEVEL_PULSE_N_SEL,
	TAA_R_CONTINT_INT1,
	TAA_R_CONTINT_INT1_ENABLE,
	TAA_R_CONTINT_INT1_STATUS,
	TAA_R_CONTINT_INT1_CLEAR,
	TAA_R_CONTINT_INT2,
	TAA_R_CONTINT_INT2_ENABLE,
	TAA_R_CONTINT_INT2_STATUS,
	TAA_R_CONTINT_INT2_CLEAR,
	TAA_R_CONTINT_REG_INTERFACE_VER,
	TAA_R_BITMASK_BYPASS,
	TAA_R_BITMASK_MASK,
	TAA_R_BITMASK_BIT14_MODE_EN,
	TAA_R_BITMASK_REG_INTERFACE_VER,
	TAA_R_BITMASK_BLOCK_ID_CODE,
	TAA_R_BITMASK_STREAM_CRC,
	TAA_R_CINFIFO_INPUT_CINFIFO_ENABLE,
	TAA_R_CINFIFO_INPUT_IMAGE_DIMENSIONS,
	TAA_R_CINFIFO_INPUT_T1_INTERVAL,
	TAA_R_CINFIFO_INPUT_T2_INTERVAL,
	TAA_R_CINFIFO_INPUT_T3_INTERVAL,
	TAA_R_CINFIFO_INPUT_T4_INTERVAL,
	TAA_R_CINFIFO_INPUT_T5_INTERVAL,
	TAA_R_CINFIFO_INPUT_T6_INTERVAL,
	TAA_R_CINFIFO_INPUT_T7_INTERVAL,
	TAA_R_CINFIFO_INPUT_T2_WAIT_FOR_FS,
	TAA_R_CINFIFO_INPUT_START_STALL,
	TAA_R_CINFIFO_INPUT_STOP_STALL,
	TAA_R_CINFIFO_INPUT_STALL_EN_THR,
	TAA_R_CINFIFO_INPUT_COL_CNT,
	TAA_R_CINFIFO_INPUT_LINE_CNT,
	TAA_R_CINFIFO_INPUT_TOTAL_SIZE_CNT,
	TAA_R_CINFIFO_INPUT_ERROR_ENABLE,
	TAA_R_CINFIFO_INPUT_ERROR_STATE,
	TAA_R_CINFIFO_INPUT_ERROR_STATE_CLR,
	TAA_R_CINFIFO_INPUT_IDLE,
	TAA_R_CINFIFO_INPUT_BIT14_MODE_EN,
	TAA_R_CINFIFO_INPUT_REG_INTERFACE_VER,
	TAA_R_CINFIFO_INPUT_BLOCK_ID_CODE,
	TAA_R_CINFIFO_OUTPUT_CINFIFO_ENABLE,
	TAA_R_CINFIFO_OUTPUT_IMAGE_DIMENSIONS,
	TAA_R_CINFIFO_OUTPUT_T1_INTERVAL,
	TAA_R_CINFIFO_OUTPUT_T2_INTERVAL,
	TAA_R_CINFIFO_OUTPUT_T3_INTERVAL,
	TAA_R_CINFIFO_OUTPUT_T4_INTERVAL,
	TAA_R_CINFIFO_OUTPUT_T5_INTERVAL,
	TAA_R_CINFIFO_OUTPUT_T6_INTERVAL,
	TAA_R_CINFIFO_OUTPUT_T7_INTERVAL,
	TAA_R_CINFIFO_OUTPUT_COUNT_AT_STALL,
	TAA_R_CINFIFO_OUTPUT_T2_WAIT_FOR_FS,
	TAA_R_CINFIFO_OUTPUT_START_STALL,
	TAA_R_CINFIFO_OUTPUT_STOP_STALL,
	TAA_R_CINFIFO_OUTPUT_STALL_EN_THR,
	TAA_R_CINFIFO_OUTPUT_COL_CNT,
	TAA_R_CINFIFO_OUTPUT_LINE_CNT,
	TAA_R_CINFIFO_OUTPUT_TOTAL_SIZE_CNT,
	TAA_R_CINFIFO_OUTPUT_ERROR_ENABLE,
	TAA_R_CINFIFO_OUTPUT_ERROR_STATE,
	TAA_R_CINFIFO_OUTPUT_ERROR_STATE_CLR,
	TAA_R_CINFIFO_OUTPUT_IDLE,
	TAA_R_CINFIFO_OUTPUT_STALL_CNT,
	TAA_R_CINFIFO_OUTPUT_BIT15_MODE_EN,
	TAA_R_CINFIFO_OUTPUT_REG_INTERFACE_VER,
	TAA_R_CINFIFO_OUTPUT_BLOCK_ID_CODE,
	TAA_R_AFIDENT_0_BYPASS,
	TAA_R_AFIDENT_0_START_ACTIVE,
	TAA_R_AFIDENT_0_ACTIVE_SIZE,
	TAA_R_AFIDENT_0_OFFSET,
	TAA_R_AFIDENT_0_UNITS,
	TAA_R_AFIDENT_0_PTRN_XY_0,
	TAA_R_AFIDENT_0_PTRN_XY_1,
	TAA_R_AFIDENT_0_PTRN_XY_2,
	TAA_R_AFIDENT_0_PTRN_XY_3,
	TAA_R_AFIDENT_0_PTRN_XY_4,
	TAA_R_AFIDENT_0_PTRN_XY_5,
	TAA_R_AFIDENT_0_PTRN_XY_6,
	TAA_R_AFIDENT_0_PTRN_XY_7,
	TAA_R_AFIDENT_0_PTRN_0,
	TAA_R_AFIDENT_0_PTRN_1,
	TAA_R_AFIDENT_0_SWITCHED_PTRN,
	TAA_R_AFIDENT_0_REG_INTERFACE_VER,
	TAA_R_AFIDENT_0_BLOCK_ID_CODE,
	TAA_R_AFIDENT_0_STREAM_CRC,
	TAA_R_AFIDENT_1_BYPASS,
	TAA_R_AFIDENT_1_START_ACTIVE,
	TAA_R_AFIDENT_1_ACTIVE_SIZE,
	TAA_R_AFIDENT_1_OFFSET,
	TAA_R_AFIDENT_1_UNITS,
	TAA_R_AFIDENT_1_PTRN_XY_0,
	TAA_R_AFIDENT_1_PTRN_XY_1,
	TAA_R_AFIDENT_1_PTRN_XY_2,
	TAA_R_AFIDENT_1_PTRN_XY_3,
	TAA_R_AFIDENT_1_PTRN_XY_4,
	TAA_R_AFIDENT_1_PTRN_XY_5,
	TAA_R_AFIDENT_1_PTRN_XY_6,
	TAA_R_AFIDENT_1_PTRN_XY_7,
	TAA_R_AFIDENT_1_PTRN_0,
	TAA_R_AFIDENT_1_PTRN_1,
	TAA_R_AFIDENT_1_SWITCHED_PTRN,
	TAA_R_AFIDENT_1_REG_INTERFACE_VER,
	TAA_R_AFIDENT_1_BLOCK_ID_CODE,
	TAA_R_AFIDENT_1_STREAM_CRC,
	TAA_R_ME_NR0_BYPASS,
	TAA_R_ME_NR0_CENTER_CIRCLE_SQUARED,
	TAA_R_ME_NR0_CROP,
	TAA_R_ME_NR0_HSUPPORT,
	TAA_R_ME_NR0_LUMA_DEP_THRESH_EN,
	TAA_R_ME_NR0_MAPY,
	TAA_R_ME_NR0_MAPYMULT,
	TAA_R_ME_NR0_MAPYTHRESH,
	TAA_R_ME_NR0_NORM_SHIFTY,
	TAA_R_ME_NR0_RADIAL_GAIN,
	TAA_R_ME_NR0_DFILTER_ROWS,
	TAA_R_ME_NR0_VERTFILTERLENGTH,
	TAA_R_ME_NR0_WLUMA_IIR_LENGTH_FACTOR,
	TAA_R_ME_NR0_WLUMA_LUMA_KNEE,
	TAA_R_ME_NR0_WLUMA_MAPY_THRESH_FACTOR,
	TAA_R_ME_NR0_WLUMA_MAX_VER_IIR_LENGTH,
	TAA_R_ME_NR0_WLUMA_MIN_MAPY_THRESH,
	TAA_R_ME_NR0_X_IMAGE_SIZE,
	TAA_R_ME_NR0_Y_IMAGE_SIZE,
	TAA_R_ME_NR0_YMULT_EN,
	TAA_R_ME_NR0_YNORM,
	TAA_R_ME_NR0_MENR_XPNTSTBL_0_0,
	TAA_R_ME_NR0_MENR_XPNTSTBL_0_2,
	TAA_R_ME_NR0_MENR_XPNTSTBL_0_4,
	TAA_R_ME_NR0_MENR_XPNTSTBL_0_6,
	TAA_R_ME_NR0_MENR_H_RGAINTBL_0_0,
	TAA_R_ME_NR0_MENR_H_RGAINTBL_0_2,
	TAA_R_ME_NR0_MENR_H_RGAINTBL_0_4,
	TAA_R_ME_NR0_MENR_H_RGAINTBL_0_6,
	TAA_R_ME_NR0_MENR_V_RGAINTBL_0_0,
	TAA_R_ME_NR0_MENR_V_RGAINTBL_0_2,
	TAA_R_ME_NR0_MENR_V_RGAINTBL_0_4,
	TAA_R_ME_NR0_MENR_V_RGAINTBL_0_6,
	TAA_R_ME_NR0_CRC,
	TAA_R_WDRDTP_BYPASS,
	TAA_R_WDRDTP_CONFIG,
	TAA_R_WDRDTP_MODE,
	TAA_R_WDRDTP_SOLID_GR,
	TAA_R_WDRDTP_SOLID_R,
	TAA_R_WDRDTP_SOLID_B,
	TAA_R_WDRDTP_SOLID_GB,
	TAA_R_WDRDTP_RANDOM_SHIFT,
	TAA_R_WDRDTP_GLOBAL_OFFSET,
	TAA_R_WDRDTP_PIXEL_ORDER,
	TAA_R_WDRDTP_VIRTUAL_COL_START,
	TAA_R_WDRDTP_VIRTUAL_ROW_START,
	TAA_R_WDRDTP_STEP_X,
	TAA_R_WDRDTP_STEP_Y,
	TAA_R_WDRDTP_SPECKLE_VALUE,
	TAA_R_WDRDTP_SPECKLE_X_START,
	TAA_R_WDRDTP_SPECKLE_X_START_1,
	TAA_R_WDRDTP_SPECKLE_X_START_2,
	TAA_R_WDRDTP_SPECKLE_X_START_3,
	TAA_R_WDRDTP_SPECKLE_X_START_4,
	TAA_R_WDRDTP_SPECKLE_X_START_5,
	TAA_R_WDRDTP_SPECKLE_X_START_6,
	TAA_R_WDRDTP_SPECKLE_X_START_7,
	TAA_R_WDRDTP_SPECKLE_Y_START,
	TAA_R_WDRDTP_SPECKLE_CHANNEL_EN,
	TAA_R_WDRDTP_SPECKLE_CHANNEL_EN_1,
	TAA_R_WDRDTP_SPECKLE_H_OFFSETS,
	TAA_R_WDRDTP_SPECKLE_H_OFFSETS_1,
	TAA_R_WDRDTP_SPECKLE_H_OFFSETS_2,
	TAA_R_WDRDTP_SPECKLE_H_OFFSETS_3,
	TAA_R_WDRDTP_SPECKLE_H_OFFSETS_4,
	TAA_R_WDRDTP_SPECKLE_H_OFFSETS_5,
	TAA_R_WDRDTP_SPECKLE_H_OFFSETS_6,
	TAA_R_WDRDTP_SPECKLE_H_OFFSETS_7,
	TAA_R_WDRDTP_EXPOSURES_RATIO,
	TAA_R_WDRDTP_AF_FACTOR,
	TAA_R_WDRDTP_LAYER_WEIGHTS,
	TAA_R_WDRDTP_LAYER_WEIGHTS_1,
	TAA_R_WDRDTP_PATTERN_SIZE_X,
	TAA_R_WDRDTP_PATTERN_SIZE_Y,
	TAA_R_WDRDTP_QUANT_LEVEL,
	TAA_R_WDRDTP_FADE_FACTOR,
	TAA_R_WDRDTP_BIT14_MODE_EN,
	TAA_R_WDRDTP_REG_INTERFACE_VER,
	TAA_R_WDRDTP_BLOCK_ID_CODE,
	TAA_R_WDRDTP_STREAM_CRC,
	TAA_R_BCROP_0_BYPASS,
	TAA_R_BCROP_0_START_X,
	TAA_R_BCROP_0_START_Y,
	TAA_R_BCROP_0_SIZE_X,
	TAA_R_BCROP_0_SIZE_Y,
	TAA_R_BCROP_0_REG_INTERFACE_VER,
	TAA_R_BCROP_0_BLOCK_ID_CODE,
	TAA_R_BCROP_0_STREAM_CRC,
	TAA_R_BLC_BYPASS,
	TAA_R_BLC_PERIODIC_GAIN_SHIFT,
	TAA_R_BLC_PERIODIC_OFFSETS_BEFORE_GAIN_0,
	TAA_R_BLC_PERIODIC_OFFSETS_BEFORE_GAIN_1,
	TAA_R_BLC_PERIODIC_OFFSETS_BEFORE_GAIN_2,
	TAA_R_BLC_PERIODIC_OFFSETS_BEFORE_GAIN_3,
	TAA_R_BLC_PERIODIC_OFFSETS_BEFORE_GAIN_4,
	TAA_R_BLC_PERIODIC_OFFSETS_BEFORE_GAIN_5,
	TAA_R_BLC_PERIODIC_OFFSETS_BEFORE_GAIN_6,
	TAA_R_BLC_PERIODIC_OFFSETS_BEFORE_GAIN_7,
	TAA_R_BLC_PERIODIC_OFFSETS_AFTER_GAIN_0,
	TAA_R_BLC_PERIODIC_OFFSETS_AFTER_GAIN_1,
	TAA_R_BLC_PERIODIC_OFFSETS_AFTER_GAIN_2,
	TAA_R_BLC_PERIODIC_OFFSETS_AFTER_GAIN_3,
	TAA_R_BLC_PERIODIC_OFFSETS_AFTER_GAIN_4,
	TAA_R_BLC_PERIODIC_OFFSETS_AFTER_GAIN_5,
	TAA_R_BLC_PERIODIC_OFFSETS_AFTER_GAIN_6,
	TAA_R_BLC_PERIODIC_OFFSETS_AFTER_GAIN_7,
	TAA_R_BLC_PERIODIC_GAINS_0,
	TAA_R_BLC_PERIODIC_GAINS_1,
	TAA_R_BLC_PERIODIC_GAINS_2,
	TAA_R_BLC_PERIODIC_GAINS_3,
	TAA_R_BLC_PERIODIC_GAINS_4,
	TAA_R_BLC_PERIODIC_GAINS_5,
	TAA_R_BLC_PERIODIC_GAINS_6,
	TAA_R_BLC_PERIODIC_GAINS_7,
	TAA_R_BLC_LOWER_LIMIT,
	TAA_R_BLC_HIGHER_LIMIT,
	TAA_R_BLC_CONFIG,
	TAA_R_BLC_STREAM_CRC,
	TAA_R_CGRAS_BYPASS_REG,
	TAA_R_CGRAS_CONFIG,
	TAA_R_CGRAS_BINNING_X,
	TAA_R_CGRAS_PIXEL_ORDER,
	TAA_R_CGRAS_STEP_X,
	TAA_R_CGRAS_ALFA1_R_GR,
	TAA_R_CGRAS_ALFA1_GB_B,
	TAA_R_CGRAS_CROP_START_X,
	TAA_R_CGRAS_CROP_START_Y,
	TAA_R_CGRAS_CROP_START_REAL,
	TAA_R_CGRAS_BIQUAD_FACTOR_A,
	TAA_R_CGRAS_BIQUAD_FACTOR_B,
	TAA_R_CGRAS_BIQUAD_SCAL_SHIFT_ADDER,
	TAA_R_CGRAS_PEDESTAL,
	TAA_R_CGRAS_STEP_Y,
	TAA_R_CGRAS_GAIN_SHIFTER,
	TAA_R_CGRAS_LUT_SET_SELECT,
	TAA_R_CGRAS_LUT_START_ADD_0,
	TAA_R_CGRAS_LUT_START_ADD_1,
	TAA_R_CGRAS_LUT_ACCESS_0,
	TAA_R_CGRAS_LUT_ACCESS_1,
	TAA_R_CGRAS_LUT_ACCESS_0_SETB,
	TAA_R_CGRAS_LUT_ACCESS_1_SETB,
	TAA_R_CGRAS_REG_INTERFACE_VER,
	TAA_R_CGRAS_BLOCK_ID_CODE,
	TAA_R_CGRAS_STREAM_CRC,
	TAA_R_DSPCLTOP_BYPASS,
	TAA_R_DSPCLTOP_BURNT_PARAMS0,
	TAA_R_DSPCLTOP_BURNT_PARAMS1,
	TAA_R_DSPCLTOP_LCN_PARAM0,
	TAA_R_DSPCLTOP_LCN_PARAM1,
	TAA_R_DSPCLTOP_LCN_PARAM2,
	TAA_R_DSPCLTOP_MISMATCH_EN,
	TAA_R_DSPCLTOP_MISMATCH_DETECTOR_1,
	TAA_R_DSPCLTOP_SHOW_DYN_SPECKLES_EN,
	TAA_R_DSPCLTOP_SHOW_MEMORY_SPECKLES_EN,
	TAA_R_DSPCLTOP_STATIC_CORRECTION_EN,
	TAA_R_DSPCLTOP_DYNAMIC_CORRECTION_EN,
	TAA_R_DSPCLTOP_IS_WDR,
	TAA_R_DSPCLTOP_EXPOSURE_ORDER,
	TAA_R_DSPCLTOP_WDR_PARAMS,
	TAA_R_DSPCLTOP_WDR_PARAMS_1,
	TAA_R_DSPCLTOP_WDR_PARAMS_2,
	TAA_R_DSPCLTOP_WDR_PARAMS_3,
	TAA_R_DSPCLTOP_WDR_PARAMS_4,
	TAA_R_DSPCLTOP_LOCAL_CONTRAST_LUMA,
	TAA_R_DSPCLTOP_CONTRAST_THRESH_LONG,
	TAA_R_DSPCLTOP_LUMA_CONST,
	TAA_R_DSPCLTOP_UPDATE_MASK_EN,
	TAA_R_DSPCLTOP_MAX_MASK_LEVEL,
	TAA_R_DSPCLTOP_ORIENTATION_2,
	TAA_R_DSPCLTOP_RADIAL_COMPENSATION,
	TAA_R_DSPCLTOP_RADIAL_COMPENSATION_1,
	TAA_R_DSPCLTOP_RADIAL_COMPENSATION_2,
	TAA_R_DSPCLTOP_MEMORY_SPECKLES_CORR,
	TAA_R_DSPCLTOP_MEMORY_SPECKLES_CORR_1,
	TAA_R_DSPCLTOP_MEMORY_SPECKLES_CORR_2,
	TAA_R_DSPCLTOP_DEBUG_BYPASS,
	TAA_R_DSPCLTOP_MISMATCH_REDUCTIONFACT,
	TAA_R_DSPCLTOP_PREDSPCL,
	TAA_R_DSPCLTOP_REDUCEPDTHRESH,
	TAA_R_DSPCLTOP_DIRMAXNUMMASKED,
	TAA_R_DSPCLTOP_USEMEDIANFORSTD,
	TAA_R_DSPCLTOP_DYNAMICLVLLIMITHOT,
	TAA_R_DSPCLTOP_BSTDTOAVGTH,
	TAA_R_DSPCLTOP_MAINNBERRFACT,
	TAA_R_DSPCLTOP_MAINMEMMINDIRSCORE,
	TAA_R_DSPCLTOP_PDMAINTHRESH00,
	TAA_R_DSPCLTOP_PDMAINTHRESH02,
	TAA_R_DSPCLTOP_PDMAINTHRESH04,
	TAA_R_DSPCLTOP_DIRECTMAINDIRTHRESH,
	TAA_R_DSPCLTOP_DIREFFECTIVETHRESH00,
	TAA_R_DSPCLTOP_DIREFFECTIVETHRESH04,
	TAA_R_DSPCLTOP_MAINOMNISTDTHRESH00,
	TAA_R_DSPCLTOP_MAINOMNISTDTHRESH02,
	TAA_R_DSPCLTOP_MAINOMNISTDTHRESH04,
	TAA_R_DSPCLTOP_MAINOMNIDYNAMICTHRESH00,
	TAA_R_DSPCLTOP_MAINOMNIDYNAMICTHRESH02,
	TAA_R_DSPCLTOP_MAINOMNIDYNAMICTHRESH04,
	TAA_R_DSPCLTOP_MAINOMNITOLVATSCALEGREEN00,
	TAA_R_DSPCLTOP_MAINOMNITOLVATSCALEGREEN04,
	TAA_R_DSPCLTOP_MAINOMNITOLVARSCALERB00,
	TAA_R_DSPCLTOP_MAINOMNITOLVARSCALERB04,
	TAA_R_DSPCLTOP_MAINOMNITOLTHESHGREEN00,
	TAA_R_DSPCLTOP_MAINOMNITOLTHESHGREEN02,
	TAA_R_DSPCLTOP_MAINOMNITOLTHESHGREEN04,
	TAA_R_DSPCLTOP_MAINOMNITOLTHRESHRB00,
	TAA_R_DSPCLTOP_MAINOMNITOLTHRESHRB02,
	TAA_R_DSPCLTOP_MAINOMNITOLTHRESHRB04,
	TAA_R_DSPCLTOP_MAINBASETHRESH00,
	TAA_R_DSPCLTOP_MAINBASETHRESH02,
	TAA_R_DSPCLTOP_MAINBASETHRESH04,
	TAA_R_DSPCLTOP_MISC_MODE_EN,
	TAA_R_DSPCLTOP_LBCTRL_HBI,
	TAA_R_DSPCLTOP_REG_INTERFACE_VER,
	TAA_R_DSPCLTOP_BLOCK_ID_CODE,
	TAA_R_DSPCLTOP_STREAM_CRC,
	TAA_R_RECONST_BYPASS,
	TAA_R_RECONST_EXPOSURE_MERGE_CONFIG,
	TAA_R_RECONST_H_BLANK_CYCLE,
	TAA_R_RECONST_LUMA_WEIGHTS_VECTOR,
	TAA_R_RECONST_LUMA_WEIGHTS_VECTOR_EN,
	TAA_R_RECONST_PIXEL_ORDER,
	TAA_R_RECONST_DISPARITY_CONFIG,
	TAA_R_RECONST_DISP_THRESH_LOW,
	TAA_R_RECONST_DISP_THRESH_HIGH,
	TAA_R_RECONST_MAX_SLOPE_ALLOWED_LOW,
	TAA_R_RECONST_MAX_SLOPE_ALLOWED_HIGH,
	TAA_R_RECONST_SLOPE_THRESH_LOW,
	TAA_R_RECONST_SLOPE_THRESH_HIGH,
	TAA_R_RECONST_RADIAL,
	TAA_R_RECONST_SENSOR_WIDTH,
	TAA_R_RECONST_SENSOR_HEIGHT,
	TAA_R_RECONST_CROP_X,
	TAA_R_RECONST_CROP_Y,
	TAA_R_RECONST_BINNING,
	TAA_R_RECONST_REG_INTERFACE_VER,
	TAA_R_RECONST_BLOCK_ID_CODE,
	TAA_R_RECONST_STREAM_CRC,
	TAA_R_WDMA_THSTATPRE_EN,
	TAA_R_WDMA_THSTATPRE_COMP_EN,
	TAA_R_WDMA_THSTATPRE_DATA_FORMAT,
	TAA_R_WDMA_THSTATPRE_MONO_MODE,
	TAA_R_WDMA_THSTATPRE_AUTO_FLUSH_EN,
	TAA_R_WDMA_THSTATPRE_WIDTH,
	TAA_R_WDMA_THSTATPRE_HEIGHT,
	TAA_R_WDMA_THSTATPRE_IMG_STRIDE_1P,
	TAA_R_WDMA_THSTATPRE_VOTF_EN,
	TAA_R_WDMA_THSTATPRE_MAX_MO,
	TAA_R_WDMA_THSTATPRE_LINEGAP,
	TAA_R_WDMA_THSTATPRE_MAX_BL,
	TAA_R_WDMA_THSTATPRE_BUSINFO,
	TAA_R_WDMA_THSTATPRE_IMG_BASE_ADDR_1P_FRO0,
	TAA_R_WDMA_THSTATPRE_IMG_BASE_ADDR_1P_FRO1,
	TAA_R_WDMA_THSTATPRE_IMG_BASE_ADDR_1P_FRO2,
	TAA_R_WDMA_THSTATPRE_IMG_BASE_ADDR_1P_FRO3,
	TAA_R_WDMA_THSTATPRE_IMG_BASE_ADDR_1P_FRO4,
	TAA_R_WDMA_THSTATPRE_IMG_BASE_ADDR_1P_FRO5,
	TAA_R_WDMA_THSTATPRE_IMG_BASE_ADDR_1P_FRO6,
	TAA_R_WDMA_THSTATPRE_IMG_BASE_ADDR_1P_FRO7,
	TAA_R_WDMA_THSTATPRE_IMG_CRC_1P,
	TAA_R_WDMA_THSTATPRE_MON_STATUS0,
	TAA_R_WDMA_THSTATPRE_MON_STATUS1,
	TAA_R_WDMA_THSTATPRE_MON_STATUS2,
	TAA_R_WDMA_THSTATPRE_MON_STATUS3,
	TAA_R_THSTAT_BYPASS,
	TAA_R_THSTAT_ENABLE_CONFIG,
	TAA_R_THSTAT_INPUT_TYPE,
	TAA_R_THSTAT_GREEN_VALUE,
	TAA_R_THSTAT_PIXEL_ORDER,
	TAA_R_THSTAT_NCELLS,
	TAA_R_THSTAT_NSTRIPS,
	TAA_R_THSTAT_START,
	TAA_R_THSTAT_PATCH_SIZE,
	TAA_R_THSTAT_SAT_THRESH,
	TAA_R_THSTAT_SAT_THRESH_1,
	TAA_R_THSTAT_SAT_THRESH_Y,
	TAA_R_THSTAT_THRESH_R,
	TAA_R_THSTAT_THRESH_GR,
	TAA_R_THSTAT_THRESH_GB,
	TAA_R_THSTAT_THRESH_B,
	TAA_R_THSTAT_THRESH_Y,
	TAA_R_THSTAT_NORM_SHIFTS,
	TAA_R_THSTAT_BUSY,
	TAA_R_THSTAT_STRETCH_GAIN_Y,
	TAA_R_THSTAT_STRETCH_GAIN_R,
	TAA_R_THSTAT_STRETCH_GAIN_GR,
	TAA_R_THSTAT_STRETCH_GAIN_B,
	TAA_R_THSTAT_STRETCH_GAIN_GB,
	TAA_R_THSTAT_MONO_MODE_EN,
	TAA_R_THSTAT_BIT14_MODE_EN,
	TAA_R_THSTAT_STRETCH_SHIFT_UP,
	TAA_R_THSTAT_CRC,
	TAA_R_WBG_RWC_14BIT_BYPASS,
	TAA_R_WBG_RWC_14BIT_WB_LIMIT_MAIN_EN,
	TAA_R_WBG_RWC_14BIT_PEDESTAL_EN,
	TAA_R_WBG_RWC_14BIT_WB_GAIN_R,
	TAA_R_WBG_RWC_14BIT_WB_GAIN_GR,
	TAA_R_WBG_RWC_14BIT_WB_GAIN_GB,
	TAA_R_WBG_RWC_14BIT_WB_GAIN_B,
	TAA_R_WBG_RWC_14BIT_WB_OFFSET_R,
	TAA_R_WBG_RWC_14BIT_WB_OFFSET_GR,
	TAA_R_WBG_RWC_14BIT_WB_OFFSET_GB,
	TAA_R_WBG_RWC_14BIT_WB_OFFSET_B,
	TAA_R_WBG_RWC_14BIT_WB_SHIFT_R,
	TAA_R_WBG_RWC_14BIT_WB_SHIFT_GR,
	TAA_R_WBG_RWC_14BIT_WB_SHIFT_GB,
	TAA_R_WBG_RWC_14BIT_WB_SHIFT_B,
	TAA_R_WBG_RWC_14BIT_WB_LIMIT_MAIN,
	TAA_R_WBG_RWC_14BIT_PIXEL_ORDER,
	TAA_R_WBG_RWC_14BIT_PEDESTAL,
	TAA_R_WBG_RWC_14BIT_REG_INTERFACE_VER,
	TAA_R_WBG_RWC_14BIT_BLOCK_ID_CODE,
	TAA_R_WBG_RWC_14BIT_STREAM_CRC,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_BYPASS,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_PEDESTAL_EN,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_PEDESTAL,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_1,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_2,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_3,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_4,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_5,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_6,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_7,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_8,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_9,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_10,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_11,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_12,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_13,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_14,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_15,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_16,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_17,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_18,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_19,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_20,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_21,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_22,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_23,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_24,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_25,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_26,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_27,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_28,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_29,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_30,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_31,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_32,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_1,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_2,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_3,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_4,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_5,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_6,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_7,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_8,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_9,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_10,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_11,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_12,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_13,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_14,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_15,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_16,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_17,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_18,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_19,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_20,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_21,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_22,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_23,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_24,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_25,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_26,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_27,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_28,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_29,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_30,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_31,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_32,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_REG_INTERFACE_VER,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_BLOCK_ID_CODE,
	TAA_R_GAMMA_15BIT_BAYER_3_RWC_STREAM_CRC,
	TAA_R_BCROP_1_BYPASS,
	TAA_R_BCROP_1_START_X,
	TAA_R_BCROP_1_START_Y,
	TAA_R_BCROP_1_SIZE_X,
	TAA_R_BCROP_1_SIZE_Y,
	TAA_R_BCROP_1_BIT15_MODE_EN,
	TAA_R_BCROP_1_REG_INTERFACE_VER,
	TAA_R_BCROP_1_BLOCK_ID_CODE,
	TAA_R_BCROP_1_STREAM_CRC,
	TAA_R_BDS_BPLH_ENABLE,
	TAA_R_BDS_BPLH_IN_SIZE_H,
	TAA_R_BDS_BPLH_IN_SIZE_V,
	TAA_R_BDS_BPLH_DST_SIZE_H,
	TAA_R_BDS_BPLH_RATIO_H,
	TAA_R_BDS_BPLH_INIT_PHASE_OFFSET_H,
	TAA_R_BDS_CONTROL,
	TAA_R_BDS_OUT_SIZE,
	TAA_R_BDS_DMSC_COEFF_0_01,
	TAA_R_BDS_DMSC_COEFF_0_23,
	TAA_R_BDS_DMSC_COEFF_0_45,
	TAA_R_BDS_DMSC_COEFF_1_01,
	TAA_R_BDS_DMSC_COEFF_1_23,
	TAA_R_BDS_DMSC_COEFF_1_45,
	TAA_R_BDS_DMSC_COEFF_2_01,
	TAA_R_BDS_DMSC_COEFF_2_23,
	TAA_R_BDS_DMSC_COEFF_2_45,
	TAA_R_BDS_DMSC_COEFF_3_01,
	TAA_R_BDS_DMSC_COEFF_3_23,
	TAA_R_BDS_DMSC_COEFF_3_45,
	TAA_R_BDS_WB_EN,
	TAA_R_BDS_WB_RED,
	TAA_R_BDS_WB_GREEN,
	TAA_R_BDS_WB_BLUE,
	TAA_R_BDS_Y_SCALE,
	TAA_R_BDS_INV_Y,
	TAA_R_BDS_RGB_OUTPUT_EN,
	TAA_R_BDS_RGB_OUTPUT,
	TAA_R_BDS_RGB_SCALE_X,
	TAA_R_BDS_RGB_INV_X,
	TAA_R_BDS_RGB_SCALE_Y,
	TAA_R_BDS_RGB_INV_Y,
	TAA_R_BDS_RGB_CROP_EN,
	TAA_R_BDS_RGB_CROP_START,
	TAA_R_BDS_RGB_CROP_SIZE,
	TAA_R_BDS_PEDESTAL,
	TAA_R_BDS_REG_INTERFACE_VER,
	TAA_R_BDS_BLOCK_ID_CODE,
	TAA_R_BDS_STREAM_CRC,
	TAA_R_CDAF_BYPASS,
	TAA_R_CDAF_AUTO_FOCUS_STATISTICS_CONFIG,
	TAA_R_CDAF_WINDOW_EN,
	TAA_R_CDAF_XSTART,
	TAA_R_CDAF_XSTART_1,
	TAA_R_CDAF_XSTART_2,
	TAA_R_CDAF_XSTART_3,
	TAA_R_CDAF_XSTART_4,
	TAA_R_CDAF_XSTART_5,
	TAA_R_CDAF_YSTART,
	TAA_R_CDAF_YSTART_1,
	TAA_R_CDAF_YSTART_2,
	TAA_R_CDAF_YSTART_3,
	TAA_R_CDAF_YSTART_4,
	TAA_R_CDAF_YSTART_5,
	TAA_R_CDAF_WIDTH,
	TAA_R_CDAF_WIDTH_1,
	TAA_R_CDAF_WIDTH_2,
	TAA_R_CDAF_WIDTH_3,
	TAA_R_CDAF_WIDTH_4,
	TAA_R_CDAF_WIDTH_5,
	TAA_R_CDAF_HEIGHT,
	TAA_R_CDAF_HEIGHT_1,
	TAA_R_CDAF_HEIGHT_2,
	TAA_R_CDAF_HEIGHT_3,
	TAA_R_CDAF_HEIGHT_4,
	TAA_R_CDAF_HEIGHT_5,
	TAA_R_CDAF_SAT_THRESH,
	TAA_R_CDAF_LPF_FILTER_CONFIG,
	TAA_R_CDAF_X_PNTS_TBL,
	TAA_R_CDAF_X_PNTS_TBL_1,
	TAA_R_CDAF_X_PNTS_TBL_2,
	TAA_R_CDAF_X_PNTS_TBL_3,
	TAA_R_CDAF_X_PNTS_TBL_4,
	TAA_R_CDAF_X_PNTS_TBL_5,
	TAA_R_CDAF_X_PNTS_TBL_6,
	TAA_R_CDAF_X_PNTS_TBL_7,
	TAA_R_CDAF_X_PNTS_TBL_8,
	TAA_R_CDAF_X_PNTS_TBL_9,
	TAA_R_CDAF_X_PNTS_TBL_10,
	TAA_R_CDAF_X_PNTS_TBL_11,
	TAA_R_CDAF_X_PNTS_TBL_12,
	TAA_R_CDAF_X_PNTS_TBL_13,
	TAA_R_CDAF_X_PNTS_TBL_14,
	TAA_R_CDAF_X_PNTS_TBL_15,
	TAA_R_CDAF_Y_PNTS_TBL,
	TAA_R_CDAF_Y_PNTS_TBL_1,
	TAA_R_CDAF_Y_PNTS_TBL_2,
	TAA_R_CDAF_Y_PNTS_TBL_3,
	TAA_R_CDAF_Y_PNTS_TBL_4,
	TAA_R_CDAF_Y_PNTS_TBL_5,
	TAA_R_CDAF_Y_PNTS_TBL_6,
	TAA_R_CDAF_Y_PNTS_TBL_7,
	TAA_R_CDAF_Y_PNTS_TBL_8,
	TAA_R_CDAF_Y_PNTS_TBL_9,
	TAA_R_CDAF_Y_PNTS_TBL_10,
	TAA_R_CDAF_Y_PNTS_TBL_11,
	TAA_R_CDAF_Y_PNTS_TBL_12,
	TAA_R_CDAF_Y_PNTS_TBL_13,
	TAA_R_CDAF_Y_PNTS_TBL_14,
	TAA_R_CDAF_Y_PNTS_TBL_15,
	TAA_R_CDAF_ROW_FILTER_0,
	TAA_R_CDAF_ROW_FILTER_0_1,
	TAA_R_CDAF_ROW_FILTER_0_2,
	TAA_R_CDAF_ROW_FILTER_0_3,
	TAA_R_CDAF_ROW_FILTER_0_4,
	TAA_R_CDAF_ROW_FILTER_0_5,
	TAA_R_CDAF_ROW_FILTER_0_6,
	TAA_R_CDAF_ROW_FILTER_0_7,
	TAA_R_CDAF_ROW_FILTER_0_8,
	TAA_R_CDAF_ROW_FILTER_0_HIGH_THRESH,
	TAA_R_CDAF_ROW_FILTER_0_LOW_THRESH,
	TAA_R_CDAF_ROW_FILTER_1,
	TAA_R_CDAF_ROW_FILTER_1_1,
	TAA_R_CDAF_ROW_FILTER_1_2,
	TAA_R_CDAF_ROW_FILTER_1_3,
	TAA_R_CDAF_ROW_FILTER_1_4,
	TAA_R_CDAF_ROW_FILTER_1_5,
	TAA_R_CDAF_ROW_FILTER_1_6,
	TAA_R_CDAF_ROW_FILTER_1_7,
	TAA_R_CDAF_ROW_FILTER_1_8,
	TAA_R_CDAF_ROW_FILTER_1_HIGH_THRESH,
	TAA_R_CDAF_ROW_FILTER_1_LOW_THRESH,
	TAA_R_CDAF_IIR_0_SIGNAL_COEFFICIENTS,
	TAA_R_CDAF_IIR_0_SIGNAL_COEFFICIENTS_1,
	TAA_R_CDAF_IIR_0_SIGNAL_COEFFICIENTS_2,
	TAA_R_CDAF_IIR_0_FEEDBACK_COEFFICIENTS,
	TAA_R_CDAF_IIR_0_FEEDBACK_COEFFICIENTS_1,
	TAA_R_CDAF_IIR_0_FEEDBACK_COEFFICIENTS_2,
	TAA_R_CDAF_IIR_0_FILTER_HIGH_THRESH,
	TAA_R_CDAF_IIR_0_FILTER_LOW_THRESH,
	TAA_R_CDAF_IIR_1_SIGNAL_COEFFICIENTS,
	TAA_R_CDAF_IIR_1_SIGNAL_COEFFICIENTS_1,
	TAA_R_CDAF_IIR_1_SIGNAL_COEFFICIENTS_2,
	TAA_R_CDAF_IIR_1_FEEDBACK_COEFFICIENTS,
	TAA_R_CDAF_IIR_1_FEEDBACK_COEFFICIENTS_1,
	TAA_R_CDAF_IIR_1_FEEDBACK_COEFFICIENTS_2,
	TAA_R_CDAF_IIR_1_FILTER_HIGH_THRESH,
	TAA_R_CDAF_IIR_1_FILTER_LOW_THRESH,
	TAA_R_CDAF_IIR_SAMPLEDLB_START_X,
	TAA_R_CDAF_IIR_SAMPLEDLB_GAP_X,
	TAA_R_CDAF_IIR_SAMPLEDLB_WIDTH,
	TAA_R_CDAF_IIR_LPF_FILTER_CONFIG,
	TAA_R_CDAF_STAT_START_ADD,
	TAA_R_CDAF_STAT_ACCESS,
	TAA_R_CDAF_STAT_ACCESS_END,
	TAA_R_CDAF_B2Y_WEIGHT_R,
	TAA_R_CDAF_B2Y_WEIGHT_G,
	TAA_R_CDAF_B2Y_WEIGHT_B,
	TAA_R_CDAF_B2Y_BAYER_PATTERN,
	TAA_R_CDAF_Y_HIGH_THRESH,
	TAA_R_CDAF_Y_LOW_THRESH,
	TAA_R_CDAF_REG_INTERFACE_VER,
	TAA_R_CDAF_BLOCK_ID_CODE,
	TAA_R_DRCCLCT_BYPASS,
	TAA_R_DRCCLCT_CONFIG,
	TAA_R_DRCCLCT_INPUT_INV_X_PNTS_TBL,
	TAA_R_DRCCLCT_INPUT_INV_X_PNTS_TBL_1,
	TAA_R_DRCCLCT_INPUT_INV_X_PNTS_TBL_2,
	TAA_R_DRCCLCT_INPUT_INV_X_PNTS_TBL_3,
	TAA_R_DRCCLCT_INPUT_INV_X_PNTS_TBL_4,
	TAA_R_DRCCLCT_INPUT_INV_X_PNTS_TBL_5,
	TAA_R_DRCCLCT_INPUT_INV_X_PNTS_TBL_6,
	TAA_R_DRCCLCT_INPUT_INV_X_PNTS_TBL_7,
	TAA_R_DRCCLCT_INPUT_INV_X_PNTS_TBL_8,
	TAA_R_DRCCLCT_INPUT_INV_X_PNTS_TBL_9,
	TAA_R_DRCCLCT_INPUT_INV_X_PNTS_TBL_10,
	TAA_R_DRCCLCT_INPUT_INV_X_PNTS_TBL_11,
	TAA_R_DRCCLCT_INPUT_INV_X_PNTS_TBL_12,
	TAA_R_DRCCLCT_INPUT_INV_X_PNTS_TBL_13,
	TAA_R_DRCCLCT_INPUT_INV_X_PNTS_TBL_14,
	TAA_R_DRCCLCT_INPUT_INV_X_PNTS_TBL_15,
	TAA_R_DRCCLCT_INPUT_INV_Y_PNTS_TBL,
	TAA_R_DRCCLCT_INPUT_INV_Y_PNTS_TBL_1,
	TAA_R_DRCCLCT_INPUT_INV_Y_PNTS_TBL_2,
	TAA_R_DRCCLCT_INPUT_INV_Y_PNTS_TBL_3,
	TAA_R_DRCCLCT_INPUT_INV_Y_PNTS_TBL_4,
	TAA_R_DRCCLCT_INPUT_INV_Y_PNTS_TBL_5,
	TAA_R_DRCCLCT_INPUT_INV_Y_PNTS_TBL_6,
	TAA_R_DRCCLCT_INPUT_INV_Y_PNTS_TBL_7,
	TAA_R_DRCCLCT_INPUT_INV_Y_PNTS_TBL_8,
	TAA_R_DRCCLCT_INPUT_INV_Y_PNTS_TBL_9,
	TAA_R_DRCCLCT_INPUT_INV_Y_PNTS_TBL_10,
	TAA_R_DRCCLCT_INPUT_INV_Y_PNTS_TBL_11,
	TAA_R_DRCCLCT_INPUT_INV_Y_PNTS_TBL_12,
	TAA_R_DRCCLCT_INPUT_INV_Y_PNTS_TBL_13,
	TAA_R_DRCCLCT_INPUT_INV_Y_PNTS_TBL_14,
	TAA_R_DRCCLCT_INPUT_INV_Y_PNTS_TBL_15,
	TAA_R_DRCCLCT_X_PNTS_TBL,
	TAA_R_DRCCLCT_X_PNTS_TBL_1,
	TAA_R_DRCCLCT_X_PNTS_TBL_2,
	TAA_R_DRCCLCT_X_PNTS_TBL_3,
	TAA_R_DRCCLCT_X_PNTS_TBL_4,
	TAA_R_DRCCLCT_X_PNTS_TBL_5,
	TAA_R_DRCCLCT_X_PNTS_TBL_6,
	TAA_R_DRCCLCT_X_PNTS_TBL_7,
	TAA_R_DRCCLCT_X_PNTS_TBL_8,
	TAA_R_DRCCLCT_X_PNTS_TBL_9,
	TAA_R_DRCCLCT_X_PNTS_TBL_10,
	TAA_R_DRCCLCT_X_PNTS_TBL_11,
	TAA_R_DRCCLCT_X_PNTS_TBL_12,
	TAA_R_DRCCLCT_X_PNTS_TBL_13,
	TAA_R_DRCCLCT_X_PNTS_TBL_14,
	TAA_R_DRCCLCT_X_PNTS_TBL_15,
	TAA_R_DRCCLCT_Y_PNTS_TBL,
	TAA_R_DRCCLCT_Y_PNTS_TBL_1,
	TAA_R_DRCCLCT_Y_PNTS_TBL_2,
	TAA_R_DRCCLCT_Y_PNTS_TBL_3,
	TAA_R_DRCCLCT_Y_PNTS_TBL_4,
	TAA_R_DRCCLCT_Y_PNTS_TBL_5,
	TAA_R_DRCCLCT_Y_PNTS_TBL_6,
	TAA_R_DRCCLCT_Y_PNTS_TBL_7,
	TAA_R_DRCCLCT_Y_PNTS_TBL_8,
	TAA_R_DRCCLCT_Y_PNTS_TBL_9,
	TAA_R_DRCCLCT_Y_PNTS_TBL_10,
	TAA_R_DRCCLCT_Y_PNTS_TBL_11,
	TAA_R_DRCCLCT_Y_PNTS_TBL_12,
	TAA_R_DRCCLCT_Y_PNTS_TBL_13,
	TAA_R_DRCCLCT_Y_PNTS_TBL_14,
	TAA_R_DRCCLCT_Y_PNTS_TBL_15,
	TAA_R_DRCCLCT_GRID_EN,
	TAA_R_DRCCLCT_GRID_STEP,
	TAA_R_DRCCLCT_GRID_STEP_2,
	TAA_R_DRCCLCT_GRID_START_OFFSET_EN,
	TAA_R_DRCCLCT_GRID_END,
	TAA_R_DRCCLCT_GRID_END_2,
	TAA_R_DRCCLCT_GRID_SIZE,
	TAA_R_DRCCLCT_GRID_CHAR_WIN_RADIUS,
	TAA_R_DRCCLCT_GRID_COUNT_V0_H0,
	TAA_R_DRCCLCT_GRID_COUNT_V0_H1,
	TAA_R_DRCCLCT_GRID_COUNT_V0_H2,
	TAA_R_DRCCLCT_GRID_COUNT_V1_H0,
	TAA_R_DRCCLCT_GRID_COUNT_V1_H1,
	TAA_R_DRCCLCT_GRID_COUNT_V1_H2,
	TAA_R_DRCCLCT_GRID_COUNT_V2_H0,
	TAA_R_DRCCLCT_GRID_COUNT_V2_H1,
	TAA_R_DRCCLCT_GRID_COUNT_V2_H2,
	TAA_R_DRCCLCT_V_MODE_CFG0,
	TAA_R_DRCCLCT_Y_WEIGHT0,
	TAA_R_DRCCLCT_Y_WEIGHT1,
	TAA_R_DRCCLCT_REG_INTERFACE_VER,
	TAA_R_DRCCLCT_BLOCK_ID_CODE,
	TAA_R_DRCCLCT_STREAM_CRC,
	TAA_R_ORBDS_PRE_GAMMA_BYPASS,
	TAA_R_ORBDS_PRE_GAMMA_PEDESTAL_EN,
	TAA_R_ORBDS_PRE_GAMMA_PEDESTAL,
	TAA_R_ORBDS_PRE_GAMMA_GAMMA_TBL_0,
	TAA_R_ORBDS_PRE_GAMMA_GAMMA_TBL_1,
	TAA_R_ORBDS_PRE_GAMMA_GAMMA_TBL_2,
	TAA_R_ORBDS_PRE_GAMMA_GAMMA_TBL_3,
	TAA_R_ORBDS_PRE_GAMMA_GAMMA_TBL_4,
	TAA_R_ORBDS_PRE_GAMMA_GAMMA_TBL_5,
	TAA_R_ORBDS_PRE_GAMMA_GAMMA_TBL_6,
	TAA_R_ORBDS_PRE_GAMMA_GAMMA_TBL_7,
	TAA_R_ORBDS_PRE_GAMMA_GAMMA_TBL_8,
	TAA_R_ORBDS_PRE_GAMMA_GAMMA_TBL_9,
	TAA_R_ORBDS_PRE_GAMMA_GAMMA_TBL_10,
	TAA_R_ORBDS_PRE_GAMMA_GAMMA_TBL_11,
	TAA_R_ORBDS_PRE_GAMMA_GAMMA_TBL_12,
	TAA_R_ORBDS_PRE_GAMMA_GAMMA_TBL_13,
	TAA_R_ORBDS_PRE_GAMMA_GAMMA_TBL_14,
	TAA_R_ORBDS_PRE_GAMMA_GAMMA_TBL_15,
	TAA_R_ORBDS_PRE_GAMMA_X_PNTS_TBL_0,
	TAA_R_ORBDS_PRE_GAMMA_X_PNTS_TBL_1,
	TAA_R_ORBDS_PRE_GAMMA_X_PNTS_TBL_2,
	TAA_R_ORBDS_PRE_GAMMA_X_PNTS_TBL_3,
	TAA_R_ORBDS_PRE_GAMMA_X_PNTS_TBL_4,
	TAA_R_ORBDS_PRE_GAMMA_X_PNTS_TBL_5,
	TAA_R_ORBDS_PRE_GAMMA_X_PNTS_TBL_6,
	TAA_R_ORBDS_PRE_GAMMA_X_PNTS_TBL_7,
	TAA_R_ORBDS_PRE_GAMMA_X_PNTS_TBL_8,
	TAA_R_ORBDS_PRE_GAMMA_X_PNTS_TBL_9,
	TAA_R_ORBDS_PRE_GAMMA_X_PNTS_TBL_10,
	TAA_R_ORBDS_PRE_GAMMA_X_PNTS_TBL_11,
	TAA_R_ORBDS_PRE_GAMMA_X_PNTS_TBL_12,
	TAA_R_ORBDS_PRE_GAMMA_X_PNTS_TBL_13,
	TAA_R_ORBDS_PRE_GAMMA_X_PNTS_TBL_14,
	TAA_R_ORBDS_PRE_GAMMA_X_PNTS_TBL_15,
	TAA_R_B2Y_PIXEL_ORDER,
	TAA_R_B2Y_WEIGHT0,
	TAA_R_B2Y_WEIGHT1,
	TAA_R_ORBDS_PRE_GAMMA_REG_INTERFACE_VER,
	TAA_R_ORBDS_PRE_GAMMA_BLOCK_ID_CODE,
	TAA_R_ORBDS_PRE_GAMMA_STREAM_CRC,
	TAA_R_ORB_DS_BYPASS,
	TAA_R_ORB_DS_OUTPUT_EN,
	TAA_R_ORB_DS_L1_CROP_EN,
	TAA_R_ORB_DS_L1_CROP_START_X,
	TAA_R_ORB_DS_L1_CROP_START_Y,
	TAA_R_ORB_DS_L1_CROP_SIZE_X,
	TAA_R_ORB_DS_L1_CROP_SIZE_Y,
	TAA_R_ORB_DS_L1_OUT_W,
	TAA_R_ORB_DS_L1_OUT_H,
	TAA_R_ORB_DS_L1_SCALE_FACTOR_X,
	TAA_R_ORB_DS_L1_SCALE_FACTOR_Y,
	TAA_R_ORB_DS_L1_TAP_SIZE,
	TAA_R_ORB_DS_L1_INV_SCALE_X,
	TAA_R_ORB_DS_L1_INV_SCALE_Y,
	TAA_R_ORB_DS_L1_INV_SHIFT,
	TAA_R_ORB_DS_L2_CROP_EN,
	TAA_R_ORB_DS_L2_CROP_START_X,
	TAA_R_ORB_DS_L2_CROP_START_Y,
	TAA_R_ORB_DS_L2_CROP_SIZE_X,
	TAA_R_ORB_DS_L2_CROP_SIZE_Y,
	TAA_R_ORB_DS_L2_OUT_W,
	TAA_R_ORB_DS_L2_OUT_H,
	TAA_R_ORB_DS_L2_SCALE_FACTOR_X,
	TAA_R_ORB_DS_L2_SCALE_FACTOR_Y,
	TAA_R_ORB_DS_L2_TAP_SIZE,
	TAA_R_ORB_DS_L2_INV_SCALE_X,
	TAA_R_ORB_DS_L2_INV_SCALE_Y,
	TAA_R_ORB_DS_L2_INV_SHIFT,
	TAA_R_ORB_DS_STREAM_CRC,
	TAA_R_FDPIG_POST_GAMMA_BYPASS,
	TAA_R_FDPIG_POST_GAMMA_PEDESTAL_EN,
	TAA_R_FDPIG_POST_GAMMA_PEDESTAL,
	TAA_R_FDPIG_POST_GAMMA_GAMMA_TBL_0,
	TAA_R_FDPIG_POST_GAMMA_GAMMA_TBL_1,
	TAA_R_FDPIG_POST_GAMMA_GAMMA_TBL_2,
	TAA_R_FDPIG_POST_GAMMA_GAMMA_TBL_3,
	TAA_R_FDPIG_POST_GAMMA_GAMMA_TBL_4,
	TAA_R_FDPIG_POST_GAMMA_GAMMA_TBL_5,
	TAA_R_FDPIG_POST_GAMMA_GAMMA_TBL_6,
	TAA_R_FDPIG_POST_GAMMA_GAMMA_TBL_7,
	TAA_R_FDPIG_POST_GAMMA_GAMMA_TBL_8,
	TAA_R_FDPIG_POST_GAMMA_GAMMA_TBL_9,
	TAA_R_FDPIG_POST_GAMMA_GAMMA_TBL_10,
	TAA_R_FDPIG_POST_GAMMA_GAMMA_TBL_11,
	TAA_R_FDPIG_POST_GAMMA_GAMMA_TBL_12,
	TAA_R_FDPIG_POST_GAMMA_GAMMA_TBL_13,
	TAA_R_FDPIG_POST_GAMMA_GAMMA_TBL_14,
	TAA_R_FDPIG_POST_GAMMA_GAMMA_TBL_15,
	TAA_R_FDPIG_POST_GAMMA_X_PNTS_TBL_0,
	TAA_R_FDPIG_POST_GAMMA_X_PNTS_TBL_1,
	TAA_R_FDPIG_POST_GAMMA_X_PNTS_TBL_2,
	TAA_R_FDPIG_POST_GAMMA_X_PNTS_TBL_3,
	TAA_R_FDPIG_POST_GAMMA_X_PNTS_TBL_4,
	TAA_R_FDPIG_POST_GAMMA_X_PNTS_TBL_5,
	TAA_R_FDPIG_POST_GAMMA_X_PNTS_TBL_6,
	TAA_R_FDPIG_POST_GAMMA_X_PNTS_TBL_7,
	TAA_R_FDPIG_POST_GAMMA_X_PNTS_TBL_8,
	TAA_R_FDPIG_POST_GAMMA_X_PNTS_TBL_9,
	TAA_R_FDPIG_POST_GAMMA_X_PNTS_TBL_10,
	TAA_R_FDPIG_POST_GAMMA_X_PNTS_TBL_11,
	TAA_R_FDPIG_POST_GAMMA_X_PNTS_TBL_12,
	TAA_R_FDPIG_POST_GAMMA_X_PNTS_TBL_13,
	TAA_R_FDPIG_POST_GAMMA_X_PNTS_TBL_14,
	TAA_R_FDPIG_POST_GAMMA_X_PNTS_TBL_15,
	TAA_R_FDPIG_POST_GAMMA_REG_INTERFACE_VER,
	TAA_R_FDPIG_POST_GAMMA_BLOCK_ID_CODE,
	TAA_R_FDPIG_POST_GAMMA_STREAM_CRC,
	TAA_R_FDPIG_CCM9_BYPASS,
	TAA_R_FDPIG_CCM9_13_CONFIG,
	TAA_R_FDPIG_CCM9_SINGLE_MATRIX,
	TAA_R_FDPIG_CCM9_CCM_VECTORS_0,
	TAA_R_FDPIG_CCM9_CCM_VECTORS_1,
	TAA_R_FDPIG_CCM9_CCM_VECTORS_2,
	TAA_R_FDPIG_CCM9_CCM_VECTORS_3,
	TAA_R_FDPIG_CCM9_CCM_VECTORS_4,
	TAA_R_FDPIG_CCM9_CCM_VECTORS_5,
	TAA_R_FDPIG_CCM9_CCM_VECTORS_6,
	TAA_R_FDPIG_CCM9_CCM_VECTORS_7,
	TAA_R_FDPIG_CCM9_CCM_VECTORS_8,
	TAA_R_FDPIG_CCM9_CCM_VECTORS_9,
	TAA_R_FDPIG_CCM9_CCM_VECTORS_10,
	TAA_R_FDPIG_CCM9_CCM_VECTORS_11,
	TAA_R_FDPIG_CCM9_CCM_VECTORS_12,
	TAA_R_FDPIG_CCM9_CCM_VECTORS_13,
	TAA_R_FDPIG_CCM9_CCM_VECTORS_14,
	TAA_R_FDPIG_CCM9_CCM_VECTORS_15,
	TAA_R_FDPIG_CCM9_CCM_VECTORS_16,
	TAA_R_FDPIG_CCM9_CCM_VECTORS_17,
	TAA_R_FDPIG_CCM9_CCM_VECTORS_18,
	TAA_R_FDPIG_CCM9_CCM_VECTORS_19,
	TAA_R_FDPIG_CCM9_CCM_VECTORS_20,
	TAA_R_FDPIG_CCM9_CCM_VECTORS_21,
	TAA_R_FDPIG_CCM9_CCM_VECTORS_22,
	TAA_R_FDPIG_CCM9_CCM_VECTORS_23,
	TAA_R_FDPIG_CCM9_CCM_VECTORS_24,
	TAA_R_FDPIG_CCM9_CCM_VECTORS_25,
	TAA_R_FDPIG_CCM9_CCM_VECTORS_26,
	TAA_R_FDPIG_CCM9_RED_ACC_SHIFT,
	TAA_R_FDPIG_CCM9_GREEN_ACC_SHIFT,
	TAA_R_FDPIG_CCM9_BLUE_ACC_SHIFT,
	TAA_R_FDPIG_CCM9_OUTER_CCM,
	TAA_R_FDPIG_CCM9_OUTER_CCM_1,
	TAA_R_FDPIG_CCM9_OUTER_CCM_2,
	TAA_R_FDPIG_CCM9_OUTER_CCM_3,
	TAA_R_FDPIG_CCM9_OUTER_CCM_4,
	TAA_R_FDPIG_CCM9_RED_ACC_SHIFT_OUTER,
	TAA_R_FDPIG_CCM9_GREEN_ACC_SHIFT_OUTER,
	TAA_R_FDPIG_CCM9_BLUE_ACC_SHIFT_OUTER,
	TAA_R_FDPIG_CCM9_SAT_INPUT_THRESHOLD,
	TAA_R_FDPIG_CCM9_REG_INTERFACE_VER,
	TAA_R_FDPIG_CCM9_BLOCK_ID_CODE,
	TAA_R_FDPIG_CCM9_STREAM_CRC,
	TAA_R_FDPIG_RGB_GAMMA_BYPASS,
	TAA_R_FDPIG_RGB_GAMMA_PEDESTAL_EN,
	TAA_R_FDPIG_RGB_GAMMA_PEDESTAL,
	TAA_R_FDPIG_RGB_GAMMA_R_GAMMA_TBL_0,
	TAA_R_FDPIG_RGB_GAMMA_R_GAMMA_TBL_1,
	TAA_R_FDPIG_RGB_GAMMA_R_GAMMA_TBL_2,
	TAA_R_FDPIG_RGB_GAMMA_R_GAMMA_TBL_3,
	TAA_R_FDPIG_RGB_GAMMA_R_GAMMA_TBL_4,
	TAA_R_FDPIG_RGB_GAMMA_R_GAMMA_TBL_5,
	TAA_R_FDPIG_RGB_GAMMA_R_GAMMA_TBL_6,
	TAA_R_FDPIG_RGB_GAMMA_R_GAMMA_TBL_7,
	TAA_R_FDPIG_RGB_GAMMA_R_GAMMA_TBL_8,
	TAA_R_FDPIG_RGB_GAMMA_R_GAMMA_TBL_9,
	TAA_R_FDPIG_RGB_GAMMA_R_GAMMA_TBL_10,
	TAA_R_FDPIG_RGB_GAMMA_R_GAMMA_TBL_11,
	TAA_R_FDPIG_RGB_GAMMA_R_GAMMA_TBL_12,
	TAA_R_FDPIG_RGB_GAMMA_R_GAMMA_TBL_13,
	TAA_R_FDPIG_RGB_GAMMA_R_GAMMA_TBL_14,
	TAA_R_FDPIG_RGB_GAMMA_R_GAMMA_TBL_15,
	TAA_R_FDPIG_RGB_GAMMA_G_GAMMA_TBL_0,
	TAA_R_FDPIG_RGB_GAMMA_G_GAMMA_TBL_1,
	TAA_R_FDPIG_RGB_GAMMA_G_GAMMA_TBL_2,
	TAA_R_FDPIG_RGB_GAMMA_G_GAMMA_TBL_3,
	TAA_R_FDPIG_RGB_GAMMA_G_GAMMA_TBL_4,
	TAA_R_FDPIG_RGB_GAMMA_G_GAMMA_TBL_5,
	TAA_R_FDPIG_RGB_GAMMA_G_GAMMA_TBL_6,
	TAA_R_FDPIG_RGB_GAMMA_G_GAMMA_TBL_7,
	TAA_R_FDPIG_RGB_GAMMA_G_GAMMA_TBL_8,
	TAA_R_FDPIG_RGB_GAMMA_G_GAMMA_TBL_9,
	TAA_R_FDPIG_RGB_GAMMA_G_GAMMA_TBL_10,
	TAA_R_FDPIG_RGB_GAMMA_G_GAMMA_TBL_11,
	TAA_R_FDPIG_RGB_GAMMA_G_GAMMA_TBL_12,
	TAA_R_FDPIG_RGB_GAMMA_G_GAMMA_TBL_13,
	TAA_R_FDPIG_RGB_GAMMA_G_GAMMA_TBL_14,
	TAA_R_FDPIG_RGB_GAMMA_G_GAMMA_TBL_15,
	TAA_R_FDPIG_RGB_GAMMA_B_GAMMA_TBL_0,
	TAA_R_FDPIG_RGB_GAMMA_B_GAMMA_TBL_1,
	TAA_R_FDPIG_RGB_GAMMA_B_GAMMA_TBL_2,
	TAA_R_FDPIG_RGB_GAMMA_B_GAMMA_TBL_3,
	TAA_R_FDPIG_RGB_GAMMA_B_GAMMA_TBL_4,
	TAA_R_FDPIG_RGB_GAMMA_B_GAMMA_TBL_5,
	TAA_R_FDPIG_RGB_GAMMA_B_GAMMA_TBL_6,
	TAA_R_FDPIG_RGB_GAMMA_B_GAMMA_TBL_7,
	TAA_R_FDPIG_RGB_GAMMA_B_GAMMA_TBL_8,
	TAA_R_FDPIG_RGB_GAMMA_B_GAMMA_TBL_9,
	TAA_R_FDPIG_RGB_GAMMA_B_GAMMA_TBL_10,
	TAA_R_FDPIG_RGB_GAMMA_B_GAMMA_TBL_11,
	TAA_R_FDPIG_RGB_GAMMA_B_GAMMA_TBL_12,
	TAA_R_FDPIG_RGB_GAMMA_B_GAMMA_TBL_13,
	TAA_R_FDPIG_RGB_GAMMA_B_GAMMA_TBL_14,
	TAA_R_FDPIG_RGB_GAMMA_B_GAMMA_TBL_15,
	TAA_R_FDPIG_RGB_GAMMA_X_PNTS_TBL_0,
	TAA_R_FDPIG_RGB_GAMMA_X_PNTS_TBL_1,
	TAA_R_FDPIG_RGB_GAMMA_X_PNTS_TBL_2,
	TAA_R_FDPIG_RGB_GAMMA_X_PNTS_TBL_3,
	TAA_R_FDPIG_RGB_GAMMA_X_PNTS_TBL_4,
	TAA_R_FDPIG_RGB_GAMMA_X_PNTS_TBL_5,
	TAA_R_FDPIG_RGB_GAMMA_X_PNTS_TBL_6,
	TAA_R_FDPIG_RGB_GAMMA_X_PNTS_TBL_7,
	TAA_R_FDPIG_RGB_GAMMA_X_PNTS_TBL_8,
	TAA_R_FDPIG_RGB_GAMMA_X_PNTS_TBL_9,
	TAA_R_FDPIG_RGB_GAMMA_X_PNTS_TBL_10,
	TAA_R_FDPIG_RGB_GAMMA_X_PNTS_TBL_11,
	TAA_R_FDPIG_RGB_GAMMA_X_PNTS_TBL_12,
	TAA_R_FDPIG_RGB_GAMMA_X_PNTS_TBL_13,
	TAA_R_FDPIG_RGB_GAMMA_X_PNTS_TBL_14,
	TAA_R_FDPIG_RGB_GAMMA_X_PNTS_TBL_15,
	TAA_R_FDPIG_RGB_GAMMA_R_DELTA_SIGN,
	TAA_R_FDPIG_RGB_GAMMA_G_DELTA_SIGN,
	TAA_R_FDPIG_RGB_GAMMA_B_DELTA_SIGN,
	TAA_R_FDPIG_RGB_GAMMA_REG_INTERFACE_VER,
	TAA_R_FDPIG_RGB_GAMMA_BLOCK_ID_CODE,
	TAA_R_FDPIG_RGB_GAMMA_STREAM_CRC,
	TAA_R_FDPIG_RGB2YUV_BYPASS,
	TAA_R_FDPIG_RGB2YUV_COEFF_R1,
	TAA_R_FDPIG_RGB2YUV_COEFF_R2,
	TAA_R_FDPIG_RGB2YUV_COEFF_R3,
	TAA_R_FDPIG_RGB2YUV_COEFF_G1,
	TAA_R_FDPIG_RGB2YUV_COEFF_G2,
	TAA_R_FDPIG_RGB2YUV_COEFF_G3,
	TAA_R_FDPIG_RGB2YUV_COEFF_B1,
	TAA_R_FDPIG_RGB2YUV_COEFF_B2,
	TAA_R_FDPIG_RGB2YUV_COEFF_B3,
	TAA_R_FDPIG_RGB2YUV_LIMITS_YMIN,
	TAA_R_FDPIG_RGB2YUV_LIMITS_YMAX,
	TAA_R_FDPIG_RGB2YUV_LIMITS_UMIN,
	TAA_R_FDPIG_RGB2YUV_LIMITS_UMAX,
	TAA_R_FDPIG_RGB2YUV_LIMITS_VMIN,
	TAA_R_FDPIG_RGB2YUV_LIMITS_VMAX,
	TAA_R_FDPIG_RGB2YUV_LSHIFT,
	TAA_R_FDPIG_RGB2YUV_OFFSET_Y,
	TAA_R_FDPIG_RGB2YUV_OFFSET_U,
	TAA_R_FDPIG_RGB2YUV_OFFSET_V,
	TAA_R_FDPIG_RGB2YUV_REG_INTERFACE_VER,
	TAA_R_FDPIG_RGB2YUV_BLOCK_ID_CODE,
	TAA_R_FDPIG_RGB2YUV_STREAM_CRC,
	TAA_R_FDPIG_YUV444TO422_BYPASS,
	TAA_R_FDPIG_YUV444TO422_YUV444TO422_CONTROL,
	TAA_R_FDPIG_YUV444TO422_COEFFS,
	TAA_R_FDPIG_YUV444TO422_COEFFS_1,
	TAA_R_FDPIG_YUV444TO422_REG_INTERFACE_VER,
	TAA_R_FDPIG_YUV444TO422_BLOCK_ID_CODE,
	TAA_R_FDPIG_YUV444TO422_STREAM_CRC,
	TAA_R_BCROP_2_BYPASS,
	TAA_R_BCROP_2_START_X,
	TAA_R_BCROP_2_START_Y,
	TAA_R_BCROP_2_SIZE_X,
	TAA_R_BCROP_2_SIZE_Y,
	TAA_R_BCROP_2_REG_INTERFACE_VER,
	TAA_R_BCROP_2_BLOCK_ID_CODE,
	TAA_R_BCROP_2_STREAM_CRC,
	TAA_R_WDMA_RGBHIST_EN,
	TAA_R_WDMA_RGBHIST_COMP_EN,
	TAA_R_WDMA_RGBHIST_DATA_FORMAT,
	TAA_R_WDMA_RGBHIST_MONO_MODE,
	TAA_R_WDMA_RGBHIST_AUTO_FLUSH_EN,
	TAA_R_WDMA_RGBHIST_WIDTH,
	TAA_R_WDMA_RGBHIST_HEIGHT,
	TAA_R_WDMA_RGBHIST_IMG_STRIDE_1P,
	TAA_R_WDMA_RGBHIST_VOTF_EN,
	TAA_R_WDMA_RGBHIST_MAX_MO,
	TAA_R_WDMA_RGBHIST_LINEGAP,
	TAA_R_WDMA_RGBHIST_MAX_BL,
	TAA_R_WDMA_RGBHIST_BUSINFO,
	TAA_R_WDMA_RGBHIST_IMG_BASE_ADDR_1P_FRO0,
	TAA_R_WDMA_RGBHIST_IMG_BASE_ADDR_1P_FRO1,
	TAA_R_WDMA_RGBHIST_IMG_BASE_ADDR_1P_FRO2,
	TAA_R_WDMA_RGBHIST_IMG_BASE_ADDR_1P_FRO3,
	TAA_R_WDMA_RGBHIST_IMG_BASE_ADDR_1P_FRO4,
	TAA_R_WDMA_RGBHIST_IMG_BASE_ADDR_1P_FRO5,
	TAA_R_WDMA_RGBHIST_IMG_BASE_ADDR_1P_FRO6,
	TAA_R_WDMA_RGBHIST_IMG_BASE_ADDR_1P_FRO7,
	TAA_R_WDMA_RGBHIST_IMG_CRC_1P,
	TAA_R_WDMA_RGBHIST_MON_STATUS0,
	TAA_R_WDMA_RGBHIST_MON_STATUS1,
	TAA_R_WDMA_RGBHIST_MON_STATUS2,
	TAA_R_WDMA_RGBHIST_MON_STATUS3,
	TAA_R_WDMA_THSTAT_EN,
	TAA_R_WDMA_THSTAT_COMP_EN,
	TAA_R_WDMA_THSTAT_DATA_FORMAT,
	TAA_R_WDMA_THSTAT_MONO_MODE,
	TAA_R_WDMA_THSTAT_AUTO_FLUSH_EN,
	TAA_R_WDMA_THSTAT_WIDTH,
	TAA_R_WDMA_THSTAT_HEIGHT,
	TAA_R_WDMA_THSTAT_IMG_STRIDE_1P,
	TAA_R_WDMA_THSTAT_VOTF_EN,
	TAA_R_WDMA_THSTAT_MAX_MO,
	TAA_R_WDMA_THSTAT_LINEGAP,
	TAA_R_WDMA_THSTAT_MAX_BL,
	TAA_R_WDMA_THSTAT_BUSINFO,
	TAA_R_WDMA_THSTAT_IMG_BASE_ADDR_1P_FRO0,
	TAA_R_WDMA_THSTAT_IMG_BASE_ADDR_1P_FRO1,
	TAA_R_WDMA_THSTAT_IMG_BASE_ADDR_1P_FRO2,
	TAA_R_WDMA_THSTAT_IMG_BASE_ADDR_1P_FRO3,
	TAA_R_WDMA_THSTAT_IMG_BASE_ADDR_1P_FRO4,
	TAA_R_WDMA_THSTAT_IMG_BASE_ADDR_1P_FRO5,
	TAA_R_WDMA_THSTAT_IMG_BASE_ADDR_1P_FRO6,
	TAA_R_WDMA_THSTAT_IMG_BASE_ADDR_1P_FRO7,
	TAA_R_WDMA_THSTAT_IMG_CRC_1P,
	TAA_R_WDMA_THSTAT_MON_STATUS0,
	TAA_R_WDMA_THSTAT_MON_STATUS1,
	TAA_R_WDMA_THSTAT_MON_STATUS2,
	TAA_R_WDMA_THSTAT_MON_STATUS3,
	TAA_R_WDMA_DRC_EN,
	TAA_R_WDMA_DRC_COMP_EN,
	TAA_R_WDMA_DRC_DATA_FORMAT,
	TAA_R_WDMA_DRC_MONO_MODE,
	TAA_R_WDMA_DRC_AUTO_FLUSH_EN,
	TAA_R_WDMA_DRC_WIDTH,
	TAA_R_WDMA_DRC_HEIGHT,
	TAA_R_WDMA_DRC_IMG_STRIDE_1P,
	TAA_R_WDMA_DRC_VOTF_EN,
	TAA_R_WDMA_DRC_MAX_MO,
	TAA_R_WDMA_DRC_LINEGAP,
	TAA_R_WDMA_DRC_MAX_BL,
	TAA_R_WDMA_DRC_BUSINFO,
	TAA_R_WDMA_DRC_IMG_BASE_ADDR_1P_FRO0,
	TAA_R_WDMA_DRC_IMG_BASE_ADDR_1P_FRO1,
	TAA_R_WDMA_DRC_IMG_BASE_ADDR_1P_FRO2,
	TAA_R_WDMA_DRC_IMG_BASE_ADDR_1P_FRO3,
	TAA_R_WDMA_DRC_IMG_BASE_ADDR_1P_FRO4,
	TAA_R_WDMA_DRC_IMG_BASE_ADDR_1P_FRO5,
	TAA_R_WDMA_DRC_IMG_BASE_ADDR_1P_FRO6,
	TAA_R_WDMA_DRC_IMG_BASE_ADDR_1P_FRO7,
	TAA_R_WDMA_DRC_IMG_CRC_1P,
	TAA_R_WDMA_DRC_MON_STATUS0,
	TAA_R_WDMA_DRC_MON_STATUS1,
	TAA_R_WDMA_DRC_MON_STATUS2,
	TAA_R_WDMA_DRC_MON_STATUS3,
	TAA_R_BLC_ZSL_BYPASS,
	TAA_R_BLC_ZSL_PERIODIC_GAIN_SHIFT,
	TAA_R_BLC_ZSL_PERIODIC_OFFSETS_BEFORE_GAIN_0,
	TAA_R_BLC_ZSL_PERIODIC_OFFSETS_BEFORE_GAIN_1,
	TAA_R_BLC_ZSL_PERIODIC_OFFSETS_BEFORE_GAIN_2,
	TAA_R_BLC_ZSL_PERIODIC_OFFSETS_BEFORE_GAIN_3,
	TAA_R_BLC_ZSL_PERIODIC_OFFSETS_BEFORE_GAIN_4,
	TAA_R_BLC_ZSL_PERIODIC_OFFSETS_BEFORE_GAIN_5,
	TAA_R_BLC_ZSL_PERIODIC_OFFSETS_BEFORE_GAIN_6,
	TAA_R_BLC_ZSL_PERIODIC_OFFSETS_BEFORE_GAIN_7,
	TAA_R_BLC_ZSL_PERIODIC_OFFSETS_AFTER_GAIN_0,
	TAA_R_BLC_ZSL_PERIODIC_OFFSETS_AFTER_GAIN_1,
	TAA_R_BLC_ZSL_PERIODIC_OFFSETS_AFTER_GAIN_2,
	TAA_R_BLC_ZSL_PERIODIC_OFFSETS_AFTER_GAIN_3,
	TAA_R_BLC_ZSL_PERIODIC_OFFSETS_AFTER_GAIN_4,
	TAA_R_BLC_ZSL_PERIODIC_OFFSETS_AFTER_GAIN_5,
	TAA_R_BLC_ZSL_PERIODIC_OFFSETS_AFTER_GAIN_6,
	TAA_R_BLC_ZSL_PERIODIC_OFFSETS_AFTER_GAIN_7,
	TAA_R_BLC_ZSL_PERIODIC_GAINS_0,
	TAA_R_BLC_ZSL_PERIODIC_GAINS_1,
	TAA_R_BLC_ZSL_PERIODIC_GAINS_2,
	TAA_R_BLC_ZSL_PERIODIC_GAINS_3,
	TAA_R_BLC_ZSL_PERIODIC_GAINS_4,
	TAA_R_BLC_ZSL_PERIODIC_GAINS_5,
	TAA_R_BLC_ZSL_PERIODIC_GAINS_6,
	TAA_R_BLC_ZSL_PERIODIC_GAINS_7,
	TAA_R_BLC_ZSL_LOWER_LIMIT,
	TAA_R_BLC_ZSL_HIGHER_LIMIT,
	TAA_R_BLC_ZSL_CONFIG,
	TAA_R_BLC_ZSL_STREAM_CRC,
	TAA_R_BLC_STRP_BYPASS,
	TAA_R_BLC_STRP_PERIODIC_GAIN_SHIFT,
	TAA_R_BLC_STRP_PERIODIC_OFFSETS_BEFORE_GAIN_0,
	TAA_R_BLC_STRP_PERIODIC_OFFSETS_BEFORE_GAIN_1,
	TAA_R_BLC_STRP_PERIODIC_OFFSETS_BEFORE_GAIN_2,
	TAA_R_BLC_STRP_PERIODIC_OFFSETS_BEFORE_GAIN_3,
	TAA_R_BLC_STRP_PERIODIC_OFFSETS_BEFORE_GAIN_4,
	TAA_R_BLC_STRP_PERIODIC_OFFSETS_BEFORE_GAIN_5,
	TAA_R_BLC_STRP_PERIODIC_OFFSETS_BEFORE_GAIN_6,
	TAA_R_BLC_STRP_PERIODIC_OFFSETS_BEFORE_GAIN_7,
	TAA_R_BLC_STRP_PERIODIC_OFFSETS_AFTER_GAIN_0,
	TAA_R_BLC_STRP_PERIODIC_OFFSETS_AFTER_GAIN_1,
	TAA_R_BLC_STRP_PERIODIC_OFFSETS_AFTER_GAIN_2,
	TAA_R_BLC_STRP_PERIODIC_OFFSETS_AFTER_GAIN_3,
	TAA_R_BLC_STRP_PERIODIC_OFFSETS_AFTER_GAIN_4,
	TAA_R_BLC_STRP_PERIODIC_OFFSETS_AFTER_GAIN_5,
	TAA_R_BLC_STRP_PERIODIC_OFFSETS_AFTER_GAIN_6,
	TAA_R_BLC_STRP_PERIODIC_OFFSETS_AFTER_GAIN_7,
	TAA_R_BLC_STRP_PERIODIC_GAINS_0,
	TAA_R_BLC_STRP_PERIODIC_GAINS_1,
	TAA_R_BLC_STRP_PERIODIC_GAINS_2,
	TAA_R_BLC_STRP_PERIODIC_GAINS_3,
	TAA_R_BLC_STRP_PERIODIC_GAINS_4,
	TAA_R_BLC_STRP_PERIODIC_GAINS_5,
	TAA_R_BLC_STRP_PERIODIC_GAINS_6,
	TAA_R_BLC_STRP_PERIODIC_GAINS_7,
	TAA_R_BLC_STRP_LOWER_LIMIT,
	TAA_R_BLC_STRP_HIGHER_LIMIT,
	TAA_R_BLC_STRP_CONFIG,
	TAA_R_BLC_STRP_STREAM_CRC,
	TAA_R_BLC_DNS_BYPASS,
	TAA_R_BLC_DNS_PERIODIC_GAIN_SHIFT,
	TAA_R_BLC_DNS_PERIODIC_OFFSETS_BEFORE_GAIN_0,
	TAA_R_BLC_DNS_PERIODIC_OFFSETS_BEFORE_GAIN_1,
	TAA_R_BLC_DNS_PERIODIC_OFFSETS_BEFORE_GAIN_2,
	TAA_R_BLC_DNS_PERIODIC_OFFSETS_BEFORE_GAIN_3,
	TAA_R_BLC_DNS_PERIODIC_OFFSETS_BEFORE_GAIN_4,
	TAA_R_BLC_DNS_PERIODIC_OFFSETS_BEFORE_GAIN_5,
	TAA_R_BLC_DNS_PERIODIC_OFFSETS_BEFORE_GAIN_6,
	TAA_R_BLC_DNS_PERIODIC_OFFSETS_BEFORE_GAIN_7,
	TAA_R_BLC_DNS_PERIODIC_OFFSETS_AFTER_GAIN_0,
	TAA_R_BLC_DNS_PERIODIC_OFFSETS_AFTER_GAIN_1,
	TAA_R_BLC_DNS_PERIODIC_OFFSETS_AFTER_GAIN_2,
	TAA_R_BLC_DNS_PERIODIC_OFFSETS_AFTER_GAIN_3,
	TAA_R_BLC_DNS_PERIODIC_OFFSETS_AFTER_GAIN_4,
	TAA_R_BLC_DNS_PERIODIC_OFFSETS_AFTER_GAIN_5,
	TAA_R_BLC_DNS_PERIODIC_OFFSETS_AFTER_GAIN_6,
	TAA_R_BLC_DNS_PERIODIC_OFFSETS_AFTER_GAIN_7,
	TAA_R_BLC_DNS_PERIODIC_GAINS_0,
	TAA_R_BLC_DNS_PERIODIC_GAINS_1,
	TAA_R_BLC_DNS_PERIODIC_GAINS_2,
	TAA_R_BLC_DNS_PERIODIC_GAINS_3,
	TAA_R_BLC_DNS_PERIODIC_GAINS_4,
	TAA_R_BLC_DNS_PERIODIC_GAINS_5,
	TAA_R_BLC_DNS_PERIODIC_GAINS_6,
	TAA_R_BLC_DNS_PERIODIC_GAINS_7,
	TAA_R_BLC_DNS_LOWER_LIMIT,
	TAA_R_BLC_DNS_HIGHER_LIMIT,
	TAA_R_BLC_DNS_CONFIG,
	TAA_R_BLC_DNS_STREAM_CRC,
	TAA_R_WDMA_DS0_EN,
	TAA_R_WDMA_DS0_COMP_EN,
	TAA_R_WDMA_DS0_DATA_FORMAT,
	TAA_R_WDMA_DS0_MONO_MODE,
	TAA_R_WDMA_DS0_AUTO_FLUSH_EN,
	TAA_R_WDMA_DS0_WIDTH,
	TAA_R_WDMA_DS0_HEIGHT,
	TAA_R_WDMA_DS0_IMG_STRIDE_1P,
	TAA_R_WDMA_DS0_VOTF_EN,
	TAA_R_WDMA_DS0_MAX_MO,
	TAA_R_WDMA_DS0_LINEGAP,
	TAA_R_WDMA_DS0_MAX_BL,
	TAA_R_WDMA_DS0_BUSINFO,
	TAA_R_WDMA_DS0_IMG_BASE_ADDR_1P_FRO0,
	TAA_R_WDMA_DS0_IMG_BASE_ADDR_1P_FRO1,
	TAA_R_WDMA_DS0_IMG_BASE_ADDR_1P_FRO2,
	TAA_R_WDMA_DS0_IMG_BASE_ADDR_1P_FRO3,
	TAA_R_WDMA_DS0_IMG_BASE_ADDR_1P_FRO4,
	TAA_R_WDMA_DS0_IMG_BASE_ADDR_1P_FRO5,
	TAA_R_WDMA_DS0_IMG_BASE_ADDR_1P_FRO6,
	TAA_R_WDMA_DS0_IMG_BASE_ADDR_1P_FRO7,
	TAA_R_WDMA_DS0_IMG_CRC_1P,
	TAA_R_WDMA_DS0_MON_STATUS0,
	TAA_R_WDMA_DS0_MON_STATUS1,
	TAA_R_WDMA_DS0_MON_STATUS2,
	TAA_R_WDMA_DS0_MON_STATUS3,
	TAA_R_WDMA_DS1_EN,
	TAA_R_WDMA_DS1_COMP_EN,
	TAA_R_WDMA_DS1_DATA_FORMAT,
	TAA_R_WDMA_DS1_MONO_MODE,
	TAA_R_WDMA_DS1_AUTO_FLUSH_EN,
	TAA_R_WDMA_DS1_WIDTH,
	TAA_R_WDMA_DS1_HEIGHT,
	TAA_R_WDMA_DS1_IMG_STRIDE_1P,
	TAA_R_WDMA_DS1_VOTF_EN,
	TAA_R_WDMA_DS1_MAX_MO,
	TAA_R_WDMA_DS1_LINEGAP,
	TAA_R_WDMA_DS1_MAX_BL,
	TAA_R_WDMA_DS1_BUSINFO,
	TAA_R_WDMA_DS1_IMG_BASE_ADDR_1P_FRO0,
	TAA_R_WDMA_DS1_IMG_BASE_ADDR_1P_FRO1,
	TAA_R_WDMA_DS1_IMG_BASE_ADDR_1P_FRO2,
	TAA_R_WDMA_DS1_IMG_BASE_ADDR_1P_FRO3,
	TAA_R_WDMA_DS1_IMG_BASE_ADDR_1P_FRO4,
	TAA_R_WDMA_DS1_IMG_BASE_ADDR_1P_FRO5,
	TAA_R_WDMA_DS1_IMG_BASE_ADDR_1P_FRO6,
	TAA_R_WDMA_DS1_IMG_BASE_ADDR_1P_FRO7,
	TAA_R_WDMA_DS1_IMG_CRC_1P,
	TAA_R_WDMA_DS1_MON_STATUS0,
	TAA_R_WDMA_DS1_MON_STATUS1,
	TAA_R_WDMA_DS1_MON_STATUS2,
	TAA_R_WDMA_DS1_MON_STATUS3,
	TAA_R_WDMA_FDPIG_EN,
	TAA_R_WDMA_FDPIG_COMP_EN,
	TAA_R_WDMA_FDPIG_DATA_FORMAT,
	TAA_R_WDMA_FDPIG_MONO_MODE,
	TAA_R_WDMA_FDPIG_AUTO_FLUSH_EN,
	TAA_R_WDMA_FDPIG_WIDTH,
	TAA_R_WDMA_FDPIG_HEIGHT,
	TAA_R_WDMA_FDPIG_IMG_STRIDE_1P,
	TAA_R_WDMA_FDPIG_IMG_STRIDE_2P,
	TAA_R_WDMA_FDPIG_IMG_STRIDE_3P,
	TAA_R_WDMA_FDPIG_VOTF_EN,
	TAA_R_WDMA_FDPIG_MAX_MO,
	TAA_R_WDMA_FDPIG_LINEGAP,
	TAA_R_WDMA_FDPIG_MAX_BL,
	TAA_R_WDMA_FDPIG_BUSINFO,
	TAA_R_WDMA_FDPIG_IMG_BASE_ADDR_1P_FRO0,
	TAA_R_WDMA_FDPIG_IMG_BASE_ADDR_1P_FRO1,
	TAA_R_WDMA_FDPIG_IMG_BASE_ADDR_1P_FRO2,
	TAA_R_WDMA_FDPIG_IMG_BASE_ADDR_1P_FRO3,
	TAA_R_WDMA_FDPIG_IMG_BASE_ADDR_1P_FRO4,
	TAA_R_WDMA_FDPIG_IMG_BASE_ADDR_1P_FRO5,
	TAA_R_WDMA_FDPIG_IMG_BASE_ADDR_1P_FRO6,
	TAA_R_WDMA_FDPIG_IMG_BASE_ADDR_1P_FRO7,
	TAA_R_WDMA_FDPIG_IMG_BASE_ADDR_2P_FRO0,
	TAA_R_WDMA_FDPIG_IMG_BASE_ADDR_2P_FRO1,
	TAA_R_WDMA_FDPIG_IMG_BASE_ADDR_2P_FRO2,
	TAA_R_WDMA_FDPIG_IMG_BASE_ADDR_2P_FRO3,
	TAA_R_WDMA_FDPIG_IMG_BASE_ADDR_2P_FRO4,
	TAA_R_WDMA_FDPIG_IMG_BASE_ADDR_2P_FRO5,
	TAA_R_WDMA_FDPIG_IMG_BASE_ADDR_2P_FRO6,
	TAA_R_WDMA_FDPIG_IMG_BASE_ADDR_2P_FRO7,
	TAA_R_WDMA_FDPIG_IMG_BASE_ADDR_3P_FRO0,
	TAA_R_WDMA_FDPIG_IMG_BASE_ADDR_3P_FRO1,
	TAA_R_WDMA_FDPIG_IMG_BASE_ADDR_3P_FRO2,
	TAA_R_WDMA_FDPIG_IMG_BASE_ADDR_3P_FRO3,
	TAA_R_WDMA_FDPIG_IMG_BASE_ADDR_3P_FRO4,
	TAA_R_WDMA_FDPIG_IMG_BASE_ADDR_3P_FRO5,
	TAA_R_WDMA_FDPIG_IMG_BASE_ADDR_3P_FRO6,
	TAA_R_WDMA_FDPIG_IMG_BASE_ADDR_3P_FRO7,
	TAA_R_WDMA_FDPIG_IMG_CRC_1P,
	TAA_R_WDMA_FDPIG_IMG_CRC_2P,
	TAA_R_WDMA_FDPIG_IMG_CRC_3P,
	TAA_R_WDMA_FDPIG_MON_STATUS0,
	TAA_R_WDMA_FDPIG_MON_STATUS1,
	TAA_R_WDMA_FDPIG_MON_STATUS2,
	TAA_R_WDMA_FDPIG_MON_STATUS3,
	TAA_R_SECU_CTRL_SEQID,
	TAA_R_SECU_CTRL_TZINFO_SEQID_0,
	TAA_R_SECU_CTRL_TZINFO_SEQID_1,
	TAA_R_SECU_CTRL_TZINFO_SEQID_2,
	TAA_R_SECU_CTRL_TZINFO_SEQID_3,
	TAA_R_SECU_CTRL_TZINFO_SEQID_4,
	TAA_R_SECU_CTRL_TZINFO_SEQID_5,
	TAA_R_SECU_CTRL_TZINFO_SEQID_6,
	TAA_R_SECU_CTRL_TZINFO_SEQID_7,
	TAA_R_THSTATPRE_BYPASS,
	TAA_R_THSTATPRE_ENABLE_CONFIG,
	TAA_R_THSTATPRE_INPUT_TYPE,
	TAA_R_THSTATPRE_GREEN_VALUE,
	TAA_R_THSTATPRE_PIXEL_ORDER,
	TAA_R_THSTATPRE_NCELLS,
	TAA_R_THSTATPRE_NSTRIPS,
	TAA_R_THSTATPRE_START,
	TAA_R_THSTATPRE_PATCH_SIZE,
	TAA_R_THSTATPRE_SAT_THRESH,
	TAA_R_THSTATPRE_SAT_THRESH_1,
	TAA_R_THSTATPRE_SAT_THRESH_Y,
	TAA_R_THSTATPRE_THRESH_R,
	TAA_R_THSTATPRE_THRESH_GR,
	TAA_R_THSTATPRE_THRESH_GB,
	TAA_R_THSTATPRE_THRESH_B,
	TAA_R_THSTATPRE_THRESH_Y,
	TAA_R_THSTATPRE_NORM_SHIFTS,
	TAA_R_THSTATPRE_BUSY,
	TAA_R_THSTATPRE_STRETCH_GAIN_Y,
	TAA_R_THSTATPRE_STRETCH_GAIN_R,
	TAA_R_THSTATPRE_STRETCH_GAIN_GR,
	TAA_R_THSTATPRE_STRETCH_GAIN_B,
	TAA_R_THSTATPRE_STRETCH_GAIN_GB,
	TAA_R_THSTATPRE_MONO_MODE_EN,
	TAA_R_THSTATPRE_BIT14_MODE_EN,
	TAA_R_THSTATPRE_STRETCH_SHIFT_UP,
	TAA_R_THSTATPRE_CRC,
	TAA_R_FRO_MODE_ENABLE,
	TAA_R_FRO_GLOBAL_ENABLE,
	TAA_R_FRO_ONE_SHOT_ENABLE,
	TAA_R_FRO_FRAME_COUNT,
	TAA_R_FRO_FRAME_COUNT_TO_RUN_MINUS1,
	TAA_R_FRO_FRAME_COUNT_TO_RUN_MINUS1_SHADOW,
	TAA_R_FRO_RUN_FRAME_NUMBER_FOR_GROUP1,
	TAA_R_FRO_RUN_FRAME_NUMBER_FOR_GROUP2,
	TAA_R_FRO_RUN_FRAME_NUMBER_FOR_GROUP3,
	TAA_R_FRO_RUN_FRAME_NUMBER_FOR_GROUP4,
	TAA_R_FRO_RUN_FRAME_NUMBER_FOR_GROUP5,
	TAA_R_FRO_DONE,
	TAA_R_FRO_BUSY,
	TAA_R_FRO_HISTORY_INT0_0,
	TAA_R_FRO_HISTORY_INT0_1,
	TAA_R_FRO_HISTORY_INT0_2,
	TAA_R_FRO_HISTORY_INT0_3,
	TAA_R_FRO_HISTORY_INT0_4,
	TAA_R_FRO_HISTORY_INT0_5,
	TAA_R_FRO_HISTORY_INT0_6,
	TAA_R_FRO_HISTORY_INT0_7,
	TAA_R_FRO_HISTORY_INT0_8,
	TAA_R_FRO_HISTORY_INT0_9,
	TAA_R_FRO_HISTORY_INT0_10,
	TAA_R_FRO_HISTORY_INT0_11,
	TAA_R_FRO_HISTORY_INT0_12,
	TAA_R_FRO_HISTORY_INT0_13,
	TAA_R_FRO_HISTORY_INT0_14,
	TAA_R_FRO_HISTORY_INT0_15,
	TAA_R_FRO_HISTORY_INT1_0,
	TAA_R_FRO_HISTORY_INT1_1,
	TAA_R_FRO_HISTORY_INT1_2,
	TAA_R_FRO_HISTORY_INT1_3,
	TAA_R_FRO_HISTORY_INT1_4,
	TAA_R_FRO_HISTORY_INT1_5,
	TAA_R_FRO_HISTORY_INT1_6,
	TAA_R_FRO_HISTORY_INT1_7,
	TAA_R_FRO_HISTORY_INT1_8,
	TAA_R_FRO_HISTORY_INT1_9,
	TAA_R_FRO_HISTORY_INT1_10,
	TAA_R_FRO_HISTORY_INT1_11,
	TAA_R_FRO_HISTORY_INT1_12,
	TAA_R_FRO_HISTORY_INT1_13,
	TAA_R_FRO_HISTORY_INT1_14,
	TAA_R_FRO_HISTORY_INT1_15,
	TAA_R_FRO_SW_RESET,
	TAA_R_FRO_INT0_CLEAR,
	TAA_R_FRO_INT1_CLEAR,
	TAA_R_FRO_INT0,
	TAA_R_FRO_INT1,
	TAA_R_RGBYHIST_BYPASS,
	TAA_R_RGBYHIST_RGB_GAINS_MIXED,
	TAA_R_RGBYHIST_RGB_GAINS_MIXED_1,
	TAA_R_RGBYHIST_RGB_WEIGHTS_SHORT,
	TAA_R_RGBYHIST_RGB_WEIGHTS_SHORT_1,
	TAA_R_RGBYHIST_RGB_WEIGHTS_LONG,
	TAA_R_RGBYHIST_RGB_WEIGHTS_LONG_1,
	TAA_R_RGBYHIST_RGB_WEIGHTS_MIXED,
	TAA_R_RGBYHIST_RGB_WEIGHTS_MIXED_1,
	TAA_R_RGBYHIST_Y_SHIFT_UP,
	TAA_R_RGBYHIST_PEDESTAL,
	TAA_R_RGBYHIST_PEDESTAL_EN,
	TAA_R_RGBYHIST_WIN_EN,
	TAA_R_RGBYHIST_START_X,
	TAA_R_RGBYHIST_START_Y,
	TAA_R_RGBYHIST_END_X,
	TAA_R_RGBYHIST_END_Y,
	TAA_R_RGBYHIST_MEM_EN_RGB,
	TAA_R_RGBYHIST_MEM_EN_Y,
	TAA_R_RGBYHIST_MEM_DATA_TYPE,
	TAA_R_RGBYHIST_MEM_SHIFT_RGB,
	TAA_R_RGBYHIST_MEM_SHIFT_Y,
	TAA_R_RGBYHIST_MEM_GRID_EN_RGB,
	TAA_R_RGBYHIST_MEM_GRID_EN,
	TAA_R_RGBYHIST_MEM_LUM_CALC_MODE,
	TAA_R_RGBYHIST_GRID_SIZE,
	TAA_R_RGBYHIST_GRID_SIZE_BLOCK_X,
	TAA_R_RGBYHIST_GRID_SIZE_BLOCK_Y,
	TAA_R_RGBYHIST_GRID_START_X,
	TAA_R_RGBYHIST_GRID_START_Y,
	TAA_R_RGBYHIST_GRID_END_X,
	TAA_R_RGBYHIST_GRID_END_Y,
	TAA_R_RGBYHIST_GRID_TBL_SET_SELECT,
	TAA_R_RGBYHIST_GRID_TBL_START_ADD,
	TAA_R_RGBYHIST_GRID_TBL_ACCESS,
	TAA_R_RGBYHIST_GRID_TBL_ACCESS_SETB,
	TAA_R_RGBYHIST_Y_GAIN,
	TAA_R_RGBYHIST_MONO_MODE_EN,
	TAA_R_RGBYHIST_BIT14_MODE_EN,
	TAA_R_RGBYHIST_RGB_SHIFT_UP_MIXED,
	TAA_R_RGBYHIST_REG_INTERFACE_VER,
	TAA_R_RGBYHIST_BLOCK_ID_CODE,
	TAA_R_COREX_ENABLE,
	TAA_R_COREX_RESET,
	TAA_R_COREX_FAST_MODE,
	TAA_R_COREX_UPDATE_TYPE_0,
	TAA_R_COREX_UPDATE_TYPE_1,
	TAA_R_COREX_UPDATE_MODE_0,
	TAA_R_COREX_UPDATE_MODE_1,
	TAA_R_COREX_START_0,
	TAA_R_COREX_START_1,
	TAA_R_COREX_COPY_FROM_IP_0,
	TAA_R_COREX_COPY_FROM_IP_1,
	TAA_R_COREX_STATUS_0,
	TAA_R_COREX_STATUS_1,
	TAA_R_COREX_PRE_ADDR_CONFIG,
	TAA_R_COREX_PRE_DATA_CONFIG,
	TAA_R_COREX_POST_ADDR_CONFIG,
	TAA_R_COREX_POST_DATA_CONFIG,
	TAA_R_COREX_PRE_POST_CONFIG_EN,
	TAA_R_COREX_TYPE_WRITE,
	TAA_R_COREX_TYPE_WRITE_TRIGGER,
	TAA_R_COREX_TYPE_READ,
	TAA_R_COREX_TYPE_READ_OFFSET,
	TAA_R_COREX_INTERRUPT_VECTOR_MASKED,
	TAA_R_COREX_INTERRUPT_VECTOR,
	TAA_R_COREX_INTERRUPT_VECTOR_CLEAR,
	TAA_R_COREX_INTERRUPT_MASK,
	TAA_R_COREX_REG_INTERFACE_VER,
	TAA_REG_CNT
};

enum is_taa_field_name {
	TAA_F_GLOBAL_ENABLE,
	TAA_F_GLOBAL_ENABLE_CLEAR,
	TAA_F_ONE_SHOT_ENABLE,
	TAA_F_GLOBAL_ENABLE_STOP_CRPT,
	TAA_F_SW_RESET,
	TAA_F_SW_CORE_RESET,
	TAA_F_HW_RESET,
	TAA_F_FORCE_INTERNAL_CLOCK,
	TAA_F_TRANS_STOP_REQ,
	TAA_F_TRANS_STOP_REQ_RDY,
	TAA_F_IDLENESS_STATUS,
	TAA_F_CHAIN_IDLENESS_STATUS,
	TAA_F_SHADOW_DISABLE,
	TAA_F_SHADOW_SW_TRIGGER,
	TAA_F_AUTO_MASK_PREADY,
	TAA_F_INTERRUPT_AUTO_MASK,
	TAA_F_IP_POST_FRAME_GAP,
	TAA_F_IP_USE_END_INTERRUPT_ENABLE,
	TAA_F_IP_END_INTERRUPT_ENABLE,
	TAA_F_IP_CORRUPTED_INTERRUPT_ENABLE,
	TAA_F_IP_STALL_OUT_STAT,
	TAA_F_IP_COUTFIFO_END_ON_VSYNC_FALL,
	TAA_F_IP_CINFIFO_END_ON_VSYNC_FALL,
	TAA_F_IP_INT_SRC_SEL,
	TAA_F_IP_INT_COL_EN,
	TAA_F_IP_INT_ROW_EN,
	TAA_F_IP_INT_COL_CORD,
	TAA_F_IP_INT_ROW_CORD,
	TAA_F_IP_DBG_CORE_FREEZE_ENABLE,
	TAA_F_IP_DBG_CORE_FREEZE_SRC_SEL,
	TAA_F_IP_DBG_CORE_FREEZE_TARGET_COL,
	TAA_F_IP_DBG_CORE_FREEZE_TARGET_ROW,
	TAA_F_IP_DBG_CORE_FREEZE_POS_COL,
	TAA_F_IP_DBG_CORE_FREEZE_POS_ROW,
	TAA_F_IP_USE_CINFIFO_FRAME_START_IN,
	TAA_F_IP_ROL_SELECT,
	TAA_F_IP_ROL_MODE,
	TAA_F_IP_ROL_RESET,
	TAA_F_IP_PROCESSING,
	TAA_F_SEL_TAA_CLKGATING,
	TAA_F_YDSSELREGISTER,
	TAA_F_YDSSELREGISTER_ROS,
	TAA_F_YDSSELREGISTERMODE,
	TAA_F_YDS_SHADOW_DISABLE,
	TAA_F_YDS_SHADOW_SW_TRIGGER,
	TAA_F_APB_RESET,
	TAA_F_CAFSELREGISTER,
	TAA_F_CAFSELREGISTER_ROS,
	TAA_F_CAFSELREGISTERMODE,
	TAA_F_CAF_SHADOW_DISABLE,
	TAA_F_CAF_SHADOW_SW_TRIGGER,
	TAA_F_COREX_DELAY_HW_TRIGGER,
	TAA_F_IP_FREEZE_NUMBER,
	TAA_F_IP_MICRO,
	TAA_F_IP_MINOR,
	TAA_F_IP_MAJOR,
	TAA_F_REG_INTERFACE_VER,
	TAA_F_PATH_ME_EN_SETA,
	TAA_F_PATH_ME_EN_SETB,
	TAA_F_PATH_OTF_OUT_ZSL_OUT_EN,
	TAA_F_PATH_OTF_OUT_ZSL_OUT_DISABLE_POST_STALL,
	TAA_F_PATH_OTF_OUT_STRP_OUT_EN,
	TAA_F_PATH_OTF_OUT_STRP_OUT_DISABLE_POST_STALL,
	TAA_F_PATH_SEL_BLC_ZSL_INPUT,
	TAA_F_DRAIN_TOT_LINE,
	TAA_F_LINE_BUFFER_OFFSET1_SETA,
	TAA_F_LINE_BUFFER_OFFSET2_SETA,
	TAA_F_LINE_BUFFER_OFFSET1_SETB,
	TAA_F_LINE_BUFFER_OFFSET2_SETB,
	TAA_F_LINE_BUFFER_OFFSET_TRIGGER_A_TO_B,
	TAA_F_LINE_BUFFER_OFFSET_TRIGGER_B_TO_A,
	TAA_F_LINE_BUFFER_SET_DIRECT_A,
	TAA_F_LINE_BUFFER_SET_DIRECT_B,
	TAA_F_LINE_BUFFER_OFFSET_SET_MONITOR,
	TAA_F_FRAME_SEQ_COUNTER,
	TAA_F_FRAME_SEQ_COUNTER_RESET,
	TAA_F_FRAME_SEQ_COUNTER_LAST_SHADOW_TRIG,
	TAA_F_STOPEN_CRC_STOP_VALID_COUNT,
	TAA_F_STOPEN_CRC_SEED,
	TAA_F_STOPEN_CRC_RESULT_POINT_0,
	TAA_F_STOPEN_CRC_RESULT_POINT_1,
	TAA_F_STOPEN_CRC_RESULT_POINT_2,
	TAA_F_STOPEN_CRC_RESULT_POINT_3,
	TAA_F_STOPEN_CRC_RESULT_POINT_4,
	TAA_F_STOPEN_CRC_RESULT_POINT_5,
	TAA_F_STOPEN_CRC_RESULT_POINT_6,
	TAA_F_STOPEN_CRC_RESULT_POINT_7,
	TAA_F_STOPEN_CRC_RESULT_POINT_8,
	TAA_F_STOPEN_CRC_RESULT_POINT_9,
	TAA_F_CONTINT_LEVEL_PULSE_N_SEL,
	TAA_F_CONTINT_INT1,
	TAA_F_CONTINT_INT1_ENABLE,
	TAA_F_CONTINT_INT1_STATUS,
	TAA_F_CONTINT_INT1_CLEAR,
	TAA_F_CONTINT_INT2,
	TAA_F_CONTINT_INT2_ENABLE,
	TAA_F_CONTINT_INT2_STATUS,
	TAA_F_CONTINT_INT2_CLEAR,
	TAA_F_CONTINT_REG_INTERFACE_VER,
	TAA_F_BITMASK_BYPASS,
	TAA_F_BITMASK_MASK,
	TAA_F_BITMASK_BIT14_MODE_EN,
	TAA_F_BITMASK_REG_INTERFACE_VER,
	TAA_F_BITMASK_BLOCK_ID_CODE,
	TAA_F_BITMASK_CRC_SEED,
	TAA_F_BITMASK_CRC_RESULT,
	TAA_F_CINFIFO_INPUT_ENABLE,
	TAA_F_CINFIFO_INPUT_IMAGE_WIDTH,
	TAA_F_CINFIFO_INPUT_IMAGE_HEIGHT,
	TAA_F_CINFIFO_INPUT_T1_INTERVAL,
	TAA_F_CINFIFO_INPUT_T2_INTERVAL,
	TAA_F_CINFIFO_INPUT_T3_INTERVAL,
	TAA_F_CINFIFO_INPUT_T4_INTERVAL,
	TAA_F_CINFIFO_INPUT_T5_INTERVAL,
	TAA_F_CINFIFO_INPUT_T6_INTERVAL,
	TAA_F_CINFIFO_INPUT_T7_INTERVAL,
	TAA_F_CINFIFO_INPUT_T2_DISABLE_WAIT_FOR_FS,
	TAA_F_CINFIFO_INPUT_T2_RESET_COUNTER_AT_FS,
	TAA_F_CINFIFO_INPUT_START_STALL,
	TAA_F_CINFIFO_INPUT_STOP_STALL,
	TAA_F_CINFIFO_INPUT_STALL_EN_THR,
	TAA_F_CINFIFO_INPUT_COL_CNT,
	TAA_F_CINFIFO_INPUT_LINE_CNT,
	TAA_F_CINFIFO_INPUT_TOTAL_SIZE_CNT,
	TAA_F_CINFIFO_INPUT_COL_ERROR_EN,
	TAA_F_CINFIFO_INPUT_LINE_ERROR_EN,
	TAA_F_CINFIFO_INPUT_TOTAL_SIZE_ERROR_EN,
	TAA_F_CINFIFO_INPUT_ERROR_STATE,
	TAA_F_CINFIFO_INPUT_ERROR_STATE_CLR,
	TAA_F_CINFIFO_INPUT_IDLE,
	TAA_F_CINFIFO_INPUT_BIT14_MODE_EN,
	TAA_F_CINFIFO_INPUT_REG_INTERFACE_VER,
	TAA_F_CINFIFO_INPUT_BLOCK_ID_CODE,
	TAA_F_CINFIFO_OUTPUT_ENABLE,
	TAA_F_CINFIFO_OUTPUT_IMAGE_WIDTH,
	TAA_F_CINFIFO_OUTPUT_IMAGE_HEIGHT,
	TAA_F_CINFIFO_OUTPUT_T1_INTERVAL,
	TAA_F_CINFIFO_OUTPUT_T2_INTERVAL,
	TAA_F_CINFIFO_OUTPUT_T3_INTERVAL,
	TAA_F_CINFIFO_OUTPUT_T4_INTERVAL,
	TAA_F_CINFIFO_OUTPUT_T5_INTERVAL,
	TAA_F_CINFIFO_OUTPUT_T6_INTERVAL,
	TAA_F_CINFIFO_OUTPUT_T7_INTERVAL,
	TAA_F_CINFIFO_OUTPUT_COUNT_AT_STALL,
	TAA_F_CINFIFO_OUTPUT_T2_DISABLE_WAIT_FOR_FS,
	TAA_F_CINFIFO_OUTPUT_T2_RESET_COUNTER_AT_FS,
	TAA_F_CINFIFO_OUTPUT_START_STALL,
	TAA_F_CINFIFO_OUTPUT_STOP_STALL,
	TAA_F_CINFIFO_OUTPUT_STALL_EN_THR,
	TAA_F_CINFIFO_OUTPUT_COL_CNT,
	TAA_F_CINFIFO_OUTPUT_LINE_CNT,
	TAA_F_CINFIFO_OUTPUT_TOTAL_SIZE_CNT,
	TAA_F_CINFIFO_OUTPUT_COL_ERROR_EN,
	TAA_F_CINFIFO_OUTPUT_LINE_ERROR_EN,
	TAA_F_CINFIFO_OUTPUT_TOTAL_SIZE_ERROR_EN,
	TAA_F_CINFIFO_OUTPUT_ERROR_STATE,
	TAA_F_CINFIFO_OUTPUT_ERROR_STATE_CLR,
	TAA_F_CINFIFO_OUTPUT_IDLE,
	TAA_F_CINFIFO_OUTPUT_STALL_CNT,
	TAA_F_CINFIFO_OUTPUT_BIT15_MODE_EN,
	TAA_F_CINFIFO_OUTPUT_REG_INTERFACE_VER,
	TAA_F_CINFIFO_OUTPUT_BLOCK_ID_CODE,
	TAA_F_AFIDENT_0_BYPASS,
	TAA_F_AFIDENT_0_START_ACTIVE_X,
	TAA_F_AFIDENT_0_START_ACTIVE_Y,
	TAA_F_AFIDENT_0_ACTIVE_WIDTH,
	TAA_F_AFIDENT_0_ACTIVE_HEIGHT,
	TAA_F_AFIDENT_0_UNIT_OFFSET_X,
	TAA_F_AFIDENT_0_UNIT_OFFSET_Y,
	TAA_F_AFIDENT_0_RELATIVE_OFFSET_X,
	TAA_F_AFIDENT_0_RELATIVE_OFFSET_Y,
	TAA_F_AFIDENT_0_UNITS_PER_BLOCK_X,
	TAA_F_AFIDENT_0_UNITS_PER_BLOCK_Y,
	TAA_F_AFIDENT_0_UNIT_SIZE_X,
	TAA_F_AFIDENT_0_UNIT_SIZE_Y,
	TAA_F_AFIDENT_0_PTRN_X_0_0,
	TAA_F_AFIDENT_0_PTRN_Y_0_0,
	TAA_F_AFIDENT_0_PTRN_X_0_1,
	TAA_F_AFIDENT_0_PTRN_Y_0_1,
	TAA_F_AFIDENT_0_PTRN_X_1_0,
	TAA_F_AFIDENT_0_PTRN_Y_1_0,
	TAA_F_AFIDENT_0_PTRN_X_1_1,
	TAA_F_AFIDENT_0_PTRN_Y_1_1,
	TAA_F_AFIDENT_0_PTRN_X_2_0,
	TAA_F_AFIDENT_0_PTRN_Y_2_0,
	TAA_F_AFIDENT_0_PTRN_X_2_1,
	TAA_F_AFIDENT_0_PTRN_Y_2_1,
	TAA_F_AFIDENT_0_PTRN_X_3_0,
	TAA_F_AFIDENT_0_PTRN_Y_3_0,
	TAA_F_AFIDENT_0_PTRN_X_3_1,
	TAA_F_AFIDENT_0_PTRN_Y_3_1,
	TAA_F_AFIDENT_0_PTRN_X_4_0,
	TAA_F_AFIDENT_0_PTRN_Y_4_0,
	TAA_F_AFIDENT_0_PTRN_X_4_1,
	TAA_F_AFIDENT_0_PTRN_Y_4_1,
	TAA_F_AFIDENT_0_PTRN_X_5_0,
	TAA_F_AFIDENT_0_PTRN_Y_5_0,
	TAA_F_AFIDENT_0_PTRN_X_5_1,
	TAA_F_AFIDENT_0_PTRN_Y_5_1,
	TAA_F_AFIDENT_0_PTRN_X_6_0,
	TAA_F_AFIDENT_0_PTRN_Y_6_0,
	TAA_F_AFIDENT_0_PTRN_X_6_1,
	TAA_F_AFIDENT_0_PTRN_Y_6_1,
	TAA_F_AFIDENT_0_PTRN_X_7_0,
	TAA_F_AFIDENT_0_PTRN_Y_7_0,
	TAA_F_AFIDENT_0_PTRN_X_7_1,
	TAA_F_AFIDENT_0_PTRN_Y_7_1,
	TAA_F_AFIDENT_0_PTRN_TYPE_0_0,
	TAA_F_AFIDENT_0_PTRN_TYPE_0_1,
	TAA_F_AFIDENT_0_PTRN_TYPE_0_2,
	TAA_F_AFIDENT_0_PTRN_TYPE_0_3,
	TAA_F_AFIDENT_0_PTRN_TYPE_0_4,
	TAA_F_AFIDENT_0_PTRN_TYPE_0_5,
	TAA_F_AFIDENT_0_PTRN_TYPE_0_6,
	TAA_F_AFIDENT_0_PTRN_TYPE_0_7,
	TAA_F_AFIDENT_0_PTRN_TYPE_0_8,
	TAA_F_AFIDENT_0_PTRN_TYPE_0_9,
	TAA_F_AFIDENT_0_PTRN_TYPE_0_10,
	TAA_F_AFIDENT_0_PTRN_TYPE_0_11,
	TAA_F_AFIDENT_0_PTRN_TYPE_0_12,
	TAA_F_AFIDENT_0_PTRN_TYPE_0_13,
	TAA_F_AFIDENT_0_PTRN_TYPE_0_14,
	TAA_F_AFIDENT_0_PTRN_TYPE_0_15,
	TAA_F_AFIDENT_0_SWITCHED_PTRN_0_0,
	TAA_F_AFIDENT_0_SWITCHED_PTRN_0_1,
	TAA_F_AFIDENT_0_SWITCHED_PTRN_0_2,
	TAA_F_AFIDENT_0_SWITCHED_PTRN_0_3,
	TAA_F_AFIDENT_0_SWITCHED_PTRN_0_4,
	TAA_F_AFIDENT_0_SWITCHED_PTRN_0_5,
	TAA_F_AFIDENT_0_SWITCHED_PTRN_0_6,
	TAA_F_AFIDENT_0_SWITCHED_PTRN_0_7,
	TAA_F_AFIDENT_0_SWITCHED_PTRN_0_8,
	TAA_F_AFIDENT_0_SWITCHED_PTRN_0_9,
	TAA_F_AFIDENT_0_SWITCHED_PTRN_0_10,
	TAA_F_AFIDENT_0_SWITCHED_PTRN_0_11,
	TAA_F_AFIDENT_0_SWITCHED_PTRN_0_12,
	TAA_F_AFIDENT_0_SWITCHED_PTRN_0_13,
	TAA_F_AFIDENT_0_SWITCHED_PTRN_0_14,
	TAA_F_AFIDENT_0_SWITCHED_PTRN_0_15,
	TAA_F_AFIDENT_0_REG_INTERFACE_VER,
	TAA_F_AFIDENT_0_BLOCK_ID_CODE,
	TAA_F_AFIDENT_0_CRC_RESULT,
	TAA_F_AFIDENT_0_CRC_SEED,
	TAA_F_AFIDENT_1_BYPASS,
	TAA_F_AFIDENT_1_START_ACTIVE_X,
	TAA_F_AFIDENT_1_START_ACTIVE_Y,
	TAA_F_AFIDENT_1_ACTIVE_WIDTH,
	TAA_F_AFIDENT_1_ACTIVE_HEIGHT,
	TAA_F_AFIDENT_1_UNIT_OFFSET_X,
	TAA_F_AFIDENT_1_UNIT_OFFSET_Y,
	TAA_F_AFIDENT_1_RELATIVE_OFFSET_X,
	TAA_F_AFIDENT_1_RELATIVE_OFFSET_Y,
	TAA_F_AFIDENT_1_UNITS_PER_BLOCK_X,
	TAA_F_AFIDENT_1_UNITS_PER_BLOCK_Y,
	TAA_F_AFIDENT_1_UNIT_SIZE_X,
	TAA_F_AFIDENT_1_UNIT_SIZE_Y,
	TAA_F_AFIDENT_1_PTRN_X_0_0,
	TAA_F_AFIDENT_1_PTRN_Y_0_0,
	TAA_F_AFIDENT_1_PTRN_X_0_1,
	TAA_F_AFIDENT_1_PTRN_Y_0_1,
	TAA_F_AFIDENT_1_PTRN_X_1_0,
	TAA_F_AFIDENT_1_PTRN_Y_1_0,
	TAA_F_AFIDENT_1_PTRN_X_1_1,
	TAA_F_AFIDENT_1_PTRN_Y_1_1,
	TAA_F_AFIDENT_1_PTRN_X_2_0,
	TAA_F_AFIDENT_1_PTRN_Y_2_0,
	TAA_F_AFIDENT_1_PTRN_X_2_1,
	TAA_F_AFIDENT_1_PTRN_Y_2_1,
	TAA_F_AFIDENT_1_PTRN_X_3_0,
	TAA_F_AFIDENT_1_PTRN_Y_3_0,
	TAA_F_AFIDENT_1_PTRN_X_3_1,
	TAA_F_AFIDENT_1_PTRN_Y_3_1,
	TAA_F_AFIDENT_1_PTRN_X_4_0,
	TAA_F_AFIDENT_1_PTRN_Y_4_0,
	TAA_F_AFIDENT_1_PTRN_X_4_1,
	TAA_F_AFIDENT_1_PTRN_Y_4_1,
	TAA_F_AFIDENT_1_PTRN_X_5_0,
	TAA_F_AFIDENT_1_PTRN_Y_5_0,
	TAA_F_AFIDENT_1_PTRN_X_5_1,
	TAA_F_AFIDENT_1_PTRN_Y_5_1,
	TAA_F_AFIDENT_1_PTRN_X_6_0,
	TAA_F_AFIDENT_1_PTRN_Y_6_0,
	TAA_F_AFIDENT_1_PTRN_X_6_1,
	TAA_F_AFIDENT_1_PTRN_Y_6_1,
	TAA_F_AFIDENT_1_PTRN_X_7_0,
	TAA_F_AFIDENT_1_PTRN_Y_7_0,
	TAA_F_AFIDENT_1_PTRN_X_7_1,
	TAA_F_AFIDENT_1_PTRN_Y_7_1,
	TAA_F_AFIDENT_1_PTRN_TYPE_0_0,
	TAA_F_AFIDENT_1_PTRN_TYPE_0_1,
	TAA_F_AFIDENT_1_PTRN_TYPE_0_2,
	TAA_F_AFIDENT_1_PTRN_TYPE_0_3,
	TAA_F_AFIDENT_1_PTRN_TYPE_0_4,
	TAA_F_AFIDENT_1_PTRN_TYPE_0_5,
	TAA_F_AFIDENT_1_PTRN_TYPE_0_6,
	TAA_F_AFIDENT_1_PTRN_TYPE_0_7,
	TAA_F_AFIDENT_1_PTRN_TYPE_0_8,
	TAA_F_AFIDENT_1_PTRN_TYPE_0_9,
	TAA_F_AFIDENT_1_PTRN_TYPE_0_10,
	TAA_F_AFIDENT_1_PTRN_TYPE_0_11,
	TAA_F_AFIDENT_1_PTRN_TYPE_0_12,
	TAA_F_AFIDENT_1_PTRN_TYPE_0_13,
	TAA_F_AFIDENT_1_PTRN_TYPE_0_14,
	TAA_F_AFIDENT_1_PTRN_TYPE_0_15,
	TAA_F_AFIDENT_1_SWITCHED_PTRN_0_0,
	TAA_F_AFIDENT_1_SWITCHED_PTRN_0_1,
	TAA_F_AFIDENT_1_SWITCHED_PTRN_0_2,
	TAA_F_AFIDENT_1_SWITCHED_PTRN_0_3,
	TAA_F_AFIDENT_1_SWITCHED_PTRN_0_4,
	TAA_F_AFIDENT_1_SWITCHED_PTRN_0_5,
	TAA_F_AFIDENT_1_SWITCHED_PTRN_0_6,
	TAA_F_AFIDENT_1_SWITCHED_PTRN_0_7,
	TAA_F_AFIDENT_1_SWITCHED_PTRN_0_8,
	TAA_F_AFIDENT_1_SWITCHED_PTRN_0_9,
	TAA_F_AFIDENT_1_SWITCHED_PTRN_0_10,
	TAA_F_AFIDENT_1_SWITCHED_PTRN_0_11,
	TAA_F_AFIDENT_1_SWITCHED_PTRN_0_12,
	TAA_F_AFIDENT_1_SWITCHED_PTRN_0_13,
	TAA_F_AFIDENT_1_SWITCHED_PTRN_0_14,
	TAA_F_AFIDENT_1_SWITCHED_PTRN_0_15,
	TAA_F_AFIDENT_1_REG_INTERFACE_VER,
	TAA_F_AFIDENT_1_BLOCK_ID_CODE,
	TAA_F_AFIDENT_1_CRC_RESULT,
	TAA_F_AFIDENT_1_CRC_SEED,
	TAA_F_ME_NR0_BYPASS,
	TAA_F_ME_NR0_BYPASSFALLBACKCALC,
	TAA_F_ME_NR0_BYPASSVERTICALCALC,
	TAA_F_ME_NR0_CENTER_CIRCLE_SQUARED,
	TAA_F_ME_NR0_CROPX,
	TAA_F_ME_NR0_CROPY,
	TAA_F_ME_NR0_HSUPPORT,
	TAA_F_ME_NR0_LUMA_DEP_THRESH_EN,
	TAA_F_ME_NR0_MAPY,
	TAA_F_ME_NR0_MAPYMULT,
	TAA_F_ME_NR0_MAPYMULT_UP,
	TAA_F_ME_NR0_MAPYTHRESH,
	TAA_F_ME_NR0_MAPYTHRESH_UP,
	TAA_F_ME_NR0_NORM_SHIFTY,
	TAA_F_ME_NR0_RADIAL_GAIN,
	TAA_F_ME_NR0_RADIAL_GAIN_SHIFTER,
	TAA_F_ME_NR0_RADIALGAIN_EN,
	TAA_F_ME_NR0_DFILTER_ROWS,
	TAA_F_ME_NR0_VERTFILTERLENGTH,
	TAA_F_ME_NR0_VERTFILTERLENGTH_MAX_ROW,
	TAA_F_ME_NR0_VERTFILTERLENGTH_MIN_ROW,
	TAA_F_ME_NR0_VERTFILTERLENGTH_UP,
	TAA_F_ME_NR0_WLUMA_IIR_LENGTH_FACTOR,
	TAA_F_ME_NR0_WLUMA_LUMA_KNEE,
	TAA_F_ME_NR0_WLUMA_MAPY_THRESH_FACTOR,
	TAA_F_ME_NR0_WLUMA_MAX_VER_IIR_LENGTH,
	TAA_F_ME_NR0_WLUMA_MIN_MAPY_THRESH,
	TAA_F_ME_NR0_X_IMAGE_SIZE,
	TAA_F_ME_NR0_XBIN,
	TAA_F_ME_NR0_Y_IMAGE_SIZE,
	TAA_F_ME_NR0_YBIN,
	TAA_F_ME_NR0_YMULT_EN,
	TAA_F_ME_NR0_YNORM,
	TAA_F_ME_NR0_YNORM_UP,
	TAA_F_ME_NR0_MENR_XPNTSTBL_0_0,
	TAA_F_ME_NR0_MENR_XPNTSTBL_0_1,
	TAA_F_ME_NR0_MENR_XPNTSTBL_0_2,
	TAA_F_ME_NR0_MENR_XPNTSTBL_0_3,
	TAA_F_ME_NR0_MENR_XPNTSTBL_0_4,
	TAA_F_ME_NR0_MENR_XPNTSTBL_0_5,
	TAA_F_ME_NR0_MENR_XPNTSTBL_0_6,
	TAA_F_ME_NR0_MENR_XPNTSTBL_0_7,
	TAA_F_ME_NR0_MENR_H_RGAINTBL_0_0,
	TAA_F_ME_NR0_MENR_H_RGAINTBL_0_1,
	TAA_F_ME_NR0_MENR_H_RGAINTBL_0_2,
	TAA_F_ME_NR0_MENR_H_RGAINTBL_0_3,
	TAA_F_ME_NR0_MENR_H_RGAINTBL_0_4,
	TAA_F_ME_NR0_MENR_H_RGAINTBL_0_5,
	TAA_F_ME_NR0_MENR_H_RGAINTBL_0_6,
	TAA_F_ME_NR0_MENR_H_RGAINTBL_0_7,
	TAA_F_ME_NR0_MENR_V_RGAINTBL_0_0,
	TAA_F_ME_NR0_MENR_V_RGAINTBL_0_1,
	TAA_F_ME_NR0_MENR_V_RGAINTBL_0_2,
	TAA_F_ME_NR0_MENR_V_RGAINTBL_0_3,
	TAA_F_ME_NR0_MENR_V_RGAINTBL_0_4,
	TAA_F_ME_NR0_MENR_V_RGAINTBL_0_5,
	TAA_F_ME_NR0_MENR_V_RGAINTBL_0_6,
	TAA_F_ME_NR0_MENR_V_RGAINTBL_0_7,
	TAA_F_ME_NR0_CRC_SEED,
	TAA_F_ME_NR0_CRC_RESULT,
	TAA_F_WDRDTP_BYPASS,
	TAA_F_WDRDTP_GRADIENT_HORZ,
	TAA_F_WDRDTP_GRADIENT_VERT,
	TAA_F_WDRDTP_GRADIENT_HORZ_INV,
	TAA_F_WDRDTP_GRADIENT_VERT_INV,
	TAA_F_WDRDTP_EXPOSURE_ORDER_GREEN,
	TAA_F_WDRDTP_EXPOSURE_ORDER_RED,
	TAA_F_WDRDTP_EXPOSURE_ORDER_BLUE,
	TAA_F_WDRDTP_SPECKLE_EN,
	TAA_F_WDRDTP_LONG_EXP_FACTOR_EN,
	TAA_F_WDRDTP_AF_FACTOR_EN,
	TAA_F_WDRDTP_MODE,
	TAA_F_WDRDTP_SOLID_GR,
	TAA_F_WDRDTP_SOLID_R,
	TAA_F_WDRDTP_SOLID_B,
	TAA_F_WDRDTP_SOLID_GB,
	TAA_F_WDRDTP_RANDOM_SHIFT_RIGHT,
	TAA_F_WDRDTP_MODE56_SHIFT_RIGHT,
	TAA_F_WDRDTP_GLOBAL_OFST,
	TAA_F_WDRDTP_PIXEL_ORDER,
	TAA_F_WDRDTP_VIRTUAL_COL_START,
	TAA_F_WDRDTP_VIRTUAL_ROW_START,
	TAA_F_WDRDTP_STEP_X,
	TAA_F_WDRDTP_STEP_Y,
	TAA_F_WDRDTP_SPECKLE_VALUE,
	TAA_F_WDRDTP_SPECKLE_X_START_0_0,
	TAA_F_WDRDTP_SPECKLE_X_START_0_1,
	TAA_F_WDRDTP_SPECKLE_X_START_0_2,
	TAA_F_WDRDTP_SPECKLE_X_START_0_3,
	TAA_F_WDRDTP_SPECKLE_X_START_0_4,
	TAA_F_WDRDTP_SPECKLE_X_START_0_5,
	TAA_F_WDRDTP_SPECKLE_X_START_0_6,
	TAA_F_WDRDTP_SPECKLE_X_START_0_7,
	TAA_F_WDRDTP_SPECKLE_X_START_0_8,
	TAA_F_WDRDTP_SPECKLE_X_START_0_9,
	TAA_F_WDRDTP_SPECKLE_X_START_0_10,
	TAA_F_WDRDTP_SPECKLE_X_START_0_11,
	TAA_F_WDRDTP_SPECKLE_X_START_0_12,
	TAA_F_WDRDTP_SPECKLE_X_START_0_13,
	TAA_F_WDRDTP_SPECKLE_X_START_0_14,
	TAA_F_WDRDTP_SPECKLE_X_START_0_15,
	TAA_F_WDRDTP_SPECKLE_Y_START,
	TAA_F_WDRDTP_SPECKLE_CHANNEL_EN_0_0,
	TAA_F_WDRDTP_SPECKLE_CHANNEL_EN_0_1,
	TAA_F_WDRDTP_SPECKLE_CHANNEL_EN_0_2,
	TAA_F_WDRDTP_SPECKLE_CHANNEL_EN_0_3,
	TAA_F_WDRDTP_SPECKLE_CHANNEL_EN_0_4,
	TAA_F_WDRDTP_SPECKLE_CHANNEL_EN_0_5,
	TAA_F_WDRDTP_SPECKLE_CHANNEL_EN_0_6,
	TAA_F_WDRDTP_SPECKLE_CHANNEL_EN_0_7,
	TAA_F_WDRDTP_SPECKLE_CHANNEL_EN_0_8,
	TAA_F_WDRDTP_SPECKLE_CHANNEL_EN_0_9,
	TAA_F_WDRDTP_SPECKLE_CHANNEL_EN_0_10,
	TAA_F_WDRDTP_SPECKLE_CHANNEL_EN_0_11,
	TAA_F_WDRDTP_SPECKLE_CHANNEL_EN_0_12,
	TAA_F_WDRDTP_SPECKLE_CHANNEL_EN_0_13,
	TAA_F_WDRDTP_SPECKLE_CHANNEL_EN_0_14,
	TAA_F_WDRDTP_SPECKLE_CHANNEL_EN_0_15,
	TAA_F_WDRDTP_SPECKLE_H_OFFSETS_0_0,
	TAA_F_WDRDTP_SPECKLE_H_OFFSETS_0_1,
	TAA_F_WDRDTP_SPECKLE_H_OFFSETS_0_2,
	TAA_F_WDRDTP_SPECKLE_H_OFFSETS_0_3,
	TAA_F_WDRDTP_SPECKLE_H_OFFSETS_0_4,
	TAA_F_WDRDTP_SPECKLE_H_OFFSETS_0_5,
	TAA_F_WDRDTP_SPECKLE_H_OFFSETS_0_6,
	TAA_F_WDRDTP_SPECKLE_H_OFFSETS_0_7,
	TAA_F_WDRDTP_SPECKLE_H_OFFSETS_0_8,
	TAA_F_WDRDTP_SPECKLE_H_OFFSETS_0_9,
	TAA_F_WDRDTP_SPECKLE_H_OFFSETS_0_10,
	TAA_F_WDRDTP_SPECKLE_H_OFFSETS_0_11,
	TAA_F_WDRDTP_SPECKLE_H_OFFSETS_0_12,
	TAA_F_WDRDTP_SPECKLE_H_OFFSETS_0_13,
	TAA_F_WDRDTP_SPECKLE_H_OFFSETS_0_14,
	TAA_F_WDRDTP_SPECKLE_H_OFFSETS_0_15,
	TAA_F_WDRDTP_EXPOSURES_RATIO,
	TAA_F_WDRDTP_AF_FACTOR,
	TAA_F_WDRDTP_LAYER_WEIGHTS_0_0,
	TAA_F_WDRDTP_LAYER_WEIGHTS_0_1,
	TAA_F_WDRDTP_LAYER_WEIGHTS_0_2,
	TAA_F_WDRDTP_LAYER_WEIGHTS_0_3,
	TAA_F_WDRDTP_LAYER_WEIGHTS_0_4,
	TAA_F_WDRDTP_PATTERN_SIZE_X,
	TAA_F_WDRDTP_PATTERN_SIZE_Y,
	TAA_F_WDRDTP_QUANT_LEVEL,
	TAA_F_WDRDTP_FADE_FACTOR,
	TAA_F_WDRDTP_BIT14_MODE_EN,
	TAA_F_WDRDTP_REG_INTERFACE_VER,
	TAA_F_WDRDTP_BLOCK_ID_CODE,
	TAA_F_WDRDTP_CRC_SEED,
	TAA_F_WDRDTP_CRC_RESULT,
	TAA_F_BCROP_0_BYPASS,
	TAA_F_BCROP_0_START_X,
	TAA_F_BCROP_0_START_Y,
	TAA_F_BCROP_0_SIZE_X,
	TAA_F_BCROP_0_SIZE_Y,
	TAA_F_BCROP_0_REG_INTERFACE_VER,
	TAA_F_BCROP_0_BLOCK_ID_CODE,
	TAA_F_BCROP_0_CRC_SEED,
	TAA_F_BCROP_0_CRC_RESULT,
	TAA_F_BLC_BYPASS,
	TAA_F_BLC_PERIODIC_GAIN_SHIFT,
	TAA_F_BLC_PERIODIC_OFFSETS_BEFORE_GAIN_0_0,
	TAA_F_BLC_PERIODIC_OFFSETS_BEFORE_GAIN_0_1,
	TAA_F_BLC_PERIODIC_OFFSETS_BEFORE_GAIN_0_2,
	TAA_F_BLC_PERIODIC_OFFSETS_BEFORE_GAIN_0_3,
	TAA_F_BLC_PERIODIC_OFFSETS_BEFORE_GAIN_1_0,
	TAA_F_BLC_PERIODIC_OFFSETS_BEFORE_GAIN_1_1,
	TAA_F_BLC_PERIODIC_OFFSETS_BEFORE_GAIN_1_2,
	TAA_F_BLC_PERIODIC_OFFSETS_BEFORE_GAIN_1_3,
	TAA_F_BLC_PERIODIC_OFFSETS_BEFORE_GAIN_2_0,
	TAA_F_BLC_PERIODIC_OFFSETS_BEFORE_GAIN_2_1,
	TAA_F_BLC_PERIODIC_OFFSETS_BEFORE_GAIN_2_2,
	TAA_F_BLC_PERIODIC_OFFSETS_BEFORE_GAIN_2_3,
	TAA_F_BLC_PERIODIC_OFFSETS_BEFORE_GAIN_3_0,
	TAA_F_BLC_PERIODIC_OFFSETS_BEFORE_GAIN_3_1,
	TAA_F_BLC_PERIODIC_OFFSETS_BEFORE_GAIN_3_2,
	TAA_F_BLC_PERIODIC_OFFSETS_BEFORE_GAIN_3_3,
	TAA_F_BLC_PERIODIC_OFFSETS_AFTER_GAIN_0_0,
	TAA_F_BLC_PERIODIC_OFFSETS_AFTER_GAIN_0_1,
	TAA_F_BLC_PERIODIC_OFFSETS_AFTER_GAIN_0_2,
	TAA_F_BLC_PERIODIC_OFFSETS_AFTER_GAIN_0_3,
	TAA_F_BLC_PERIODIC_OFFSETS_AFTER_GAIN_1_0,
	TAA_F_BLC_PERIODIC_OFFSETS_AFTER_GAIN_1_1,
	TAA_F_BLC_PERIODIC_OFFSETS_AFTER_GAIN_1_2,
	TAA_F_BLC_PERIODIC_OFFSETS_AFTER_GAIN_1_3,
	TAA_F_BLC_PERIODIC_OFFSETS_AFTER_GAIN_2_0,
	TAA_F_BLC_PERIODIC_OFFSETS_AFTER_GAIN_2_1,
	TAA_F_BLC_PERIODIC_OFFSETS_AFTER_GAIN_2_2,
	TAA_F_BLC_PERIODIC_OFFSETS_AFTER_GAIN_2_3,
	TAA_F_BLC_PERIODIC_OFFSETS_AFTER_GAIN_3_0,
	TAA_F_BLC_PERIODIC_OFFSETS_AFTER_GAIN_3_1,
	TAA_F_BLC_PERIODIC_OFFSETS_AFTER_GAIN_3_2,
	TAA_F_BLC_PERIODIC_OFFSETS_AFTER_GAIN_3_3,
	TAA_F_BLC_PERIODIC_GAINS_0_0,
	TAA_F_BLC_PERIODIC_GAINS_0_1,
	TAA_F_BLC_PERIODIC_GAINS_0_2,
	TAA_F_BLC_PERIODIC_GAINS_0_3,
	TAA_F_BLC_PERIODIC_GAINS_1_0,
	TAA_F_BLC_PERIODIC_GAINS_1_1,
	TAA_F_BLC_PERIODIC_GAINS_1_2,
	TAA_F_BLC_PERIODIC_GAINS_1_3,
	TAA_F_BLC_PERIODIC_GAINS_2_0,
	TAA_F_BLC_PERIODIC_GAINS_2_1,
	TAA_F_BLC_PERIODIC_GAINS_2_2,
	TAA_F_BLC_PERIODIC_GAINS_2_3,
	TAA_F_BLC_PERIODIC_GAINS_3_0,
	TAA_F_BLC_PERIODIC_GAINS_3_1,
	TAA_F_BLC_PERIODIC_GAINS_3_2,
	TAA_F_BLC_PERIODIC_GAINS_3_3,
	TAA_F_BLC_LOWER_LIMIT,
	TAA_F_BLC_HIGHER_LIMIT,
	TAA_F_BLC_MONO_MODE_EN,
	TAA_F_BLC_PERIODIC_GAINS_EN,
	TAA_F_BLC_PERIODIC_OFFSETS_BEFORE_GAIN_EN,
	TAA_F_BLC_PERIODIC_OFFSETS_AFTER_GAIN_EN,
	TAA_F_BLC_CRC_SEED,
	TAA_F_BLC_CRC_RESULT,
	TAA_F_CGRAS_BYPASS,
	TAA_F_CGRAS_GRID_CORRECTION_EN,
	TAA_F_CGRAS_BIQUAD_EST_EN,
	TAA_F_CGRAS_COMP_CONFIG,
	TAA_F_CGRAS_GAIN_INCREMENT,
	TAA_F_CGRAS_MIRROR_X,
	TAA_F_CGRAS_MIRROR_Y,
	TAA_F_CGRAS_MONO_MODE_EN,
	TAA_F_CGRAS_BIT14_MODE_EN,
	TAA_F_CGRAS_BINNING_X,
	TAA_F_CGRAS_BINNING_Y,
	TAA_F_CGRAS_PIXEL_ORDER,
	TAA_F_CGRAS_STEP_X,
	TAA_F_CGRAS_ALFA_R,
	TAA_F_CGRAS_ALFA_GR,
	TAA_F_CGRAS_ALFA_GB,
	TAA_F_CGRAS_ALFA_B,
	TAA_F_CGRAS_CROP_START_X,
	TAA_F_CGRAS_CROP_START_Y,
	TAA_F_CGRAS_CROP_RADIAL_X,
	TAA_F_CGRAS_CROP_RADIAL_Y,
	TAA_F_CGRAS_BIQUAD_FACTOR_A,
	TAA_F_CGRAS_BIQUAD_FACTOR_B,
	TAA_F_CGRAS_BIQUAD_SCAL_SHIFT_ADDER,
	TAA_F_CGRAS_BPEDESTAL,
	TAA_F_CGRAS_PEDESTAL,
	TAA_F_CGRAS_STEP_Y,
	TAA_F_CGRAS_GAIN_SHIFTER,
	TAA_F_CGRAS_LUT_SET_SELECT,
	TAA_F_CGRAS_LUT_START_ADD_0,
	TAA_F_CGRAS_LUT_START_ADD_1,
	TAA_F_CGRAS_LUT_ACCESS_0,
	TAA_F_CGRAS_LUT_ACCESS_1,
	TAA_F_CGRAS_LUT_ACCESS_0_SETB,
	TAA_F_CGRAS_LUT_ACCESS_1_SETB,
	TAA_F_CGRAS_REG_INTERFACE_VER,
	TAA_F_CGRAS_BLOCK_ID_CODE,
	TAA_F_CGRAS_CRC_SEED,
	TAA_F_CGRAS_CRC_RESULT,
	TAA_F_DSPCLTOP_BYPASS,
	TAA_F_DSPCLTOP_CORE_BYPASS,
	TAA_F_DSPCLTOP_BURNT_SHORT_THRESH_UPPER,
	TAA_F_DSPCLTOP_BURNT_SHORT_THRESH_LOWER,
	TAA_F_DSPCLTOP_BURNT_SHORT_LONG_DIFF,
	TAA_F_DSPCLTOP_LCN_LUMA_TOL,
	TAA_F_DSPCLTOP_LCN_DELTA_THRES00,
	TAA_F_DSPCLTOP_LCN_DELTA_THRES01,
	TAA_F_DSPCLTOP_LCN_DELTA_THRES02,
	TAA_F_DSPCLTOP_LCN_DELTA_THRES03,
	TAA_F_DSPCLTOP_LCN_DELTA_THRES04,
	TAA_F_DSPCLTOP_MISMATCH_EN,
	TAA_F_DSPCLTOP_MISMATCH_DETECT_THRESH,
	TAA_F_DSPCLTOP_SHOW_DYN_SPECKLES_EN,
	TAA_F_DSPCLTOP_SHOW_MEMORY_SPECKLES_EN,
	TAA_F_DSPCLTOP_STATIC_CORRECTION_EN,
	TAA_F_DSPCLTOP_DYNAMIC_CORRECTION_EN,
	TAA_F_DSPCLTOP_IS_WDR,
	TAA_F_DSPCLTOP_PIXEL_ORDER,
	TAA_F_DSPCLTOP_EXPOSURE_ORDER_GREEN,
	TAA_F_DSPCLTOP_EXPOSURE_ORDER_RED,
	TAA_F_DSPCLTOP_EXPOSURE_ORDER_BLUE,
	TAA_F_DSPCLTOP_BURNT_LONG_THRESH,
	TAA_F_DSPCLTOP_LONG_MULT,
	TAA_F_DSPCLTOP_SHORT_MULT,
	TAA_F_DSPCLTOP_SHORT_SHIFT,
	TAA_F_DSPCLTOP_PEDESTAL,
	TAA_F_DSPCLTOP_PEDESTAL_EN,
	TAA_F_DSPCLTOP_PEDESTAL_BNM_LONG_CONST,
	TAA_F_DSPCLTOP_PEDESTAL_BNM_SHORT_CONST,
	TAA_F_DSPCLTOP_DYNAMIC_DESPECKLE_EN,
	TAA_F_DSPCLTOP_WRITE_BACK_CORRECTED_EN,
	TAA_F_DSPCLTOP_CONTRAST_DIFF_FACTOR_SHORT,
	TAA_F_DSPCLTOP_CONTRAST_DIFF_FACTOR_LONG,
	TAA_F_DSPCLTOP_MIN_CONTRAST_DIFF_6B,
	TAA_F_DSPCLTOP_INITIAL_MIN_CONTRAST_DIFF_6B,
	TAA_F_DSPCLTOP_UPDATE_MASK_EN,
	TAA_F_DSPCLTOP_MAX_MASK_LEVEL,
	TAA_F_DSPCLTOP_ORIENTATION_PRIOR_EN,
	TAA_F_DSPCLTOP_PRIOR_INFLUENCE,
	TAA_F_DSPCLTOP_RADIAL_COMPENSATION_EN,
	TAA_F_DSPCLTOP_SENSOR_WIDTH,
	TAA_F_DSPCLTOP_SENSOR_HEIGHT,
	TAA_F_DSPCLTOP_RADIAL_STRETCH,
	TAA_F_DSPCLTOP_RADIAL_WEIGHT_CUTOFF,
	TAA_F_DSPCLTOP_BURNT_CENTRAL_LEVEL,
	TAA_F_DSPCLTOP_PD_BPR_EN,
	TAA_F_DSPCLTOP_START_X,
	TAA_F_DSPCLTOP_START_Y,
	TAA_F_DSPCLTOP_CROP_WIDTH,
	TAA_F_DSPCLTOP_CROP_HEIGHT,
	TAA_F_DSPCLTOP_BPR_MIRROR_X_EN,
	TAA_F_DSPCLTOP_BPR_MIRROR_Y_EN,
	TAA_F_DSPCLTOP_CONTRAST_LUMA_BP_EN,
	TAA_F_DSPCLTOP_LCN_BP_EN,
	TAA_F_DSPCLTOP_BURNT_BP_EN,
	TAA_F_DSPCLTOP_DIR_DET_BP_EN,
	TAA_F_DSPCLTOP_MISMATCH_REDUCTION_FACTOR,
	TAA_F_DSPCLTOP_MISMATCH_SATURATION_LEVEL_6B,
	TAA_F_DSPCLTOP_MISMATCH_MAX_NUM_SATURATED,
	TAA_F_DSPCLTOP_MISMATCH_MAX_2ND_AUX_CONTRAST,
	TAA_F_DSPCLTOP_PRE_DESPECKLE_EN,
	TAA_F_DSPCLTOP_PD_REDUCE_THRES,
	TAA_F_DSPCLTOP_PD_REDUCE_FACTOR,
	TAA_F_DSPCLTOP_DIRECT_MAX_NUM_MASKED,
	TAA_F_DSPCLTOP_MAIN_OMNI_USE_MEDIAN_FOR_STD_EN,
	TAA_F_DSPCLTOP_MAIN_OMNI_DYN_LEVEL_LIMIT_HOT,
	TAA_F_DSPCLTOP_MAIN_OMNI_DYN_LEVEL_LIMIT_COLD,
	TAA_F_DSPCLTOP_MAIN_OMNI_STD_TO_AVG_EN,
	TAA_F_DSPCLTOP_MAIN_OMNI_STD_TO_AVG_THRES,
	TAA_F_DSPCLTOP_MAIN_DIR_NEIGHBOR_THRES_FACTOR,
	TAA_F_DSPCLTOP_MAIN_MEM_MIN_DIR_SCORE,
	TAA_F_DSPCLTOP_MAIN_MEM_MIX_RANGE,
	TAA_F_DSPCLTOP_PD_MAIN_THRES00,
	TAA_F_DSPCLTOP_PD_MAIN_THRES01,
	TAA_F_DSPCLTOP_PD_MAIN_THRES02,
	TAA_F_DSPCLTOP_PD_MAIN_THRES03,
	TAA_F_DSPCLTOP_PD_MAIN_THRES04,
	TAA_F_DSPCLTOP_DIRECT_MAIN_DIR_THRESH,
	TAA_F_DSPCLTOP_DIRECT_AUX_DIR_THRESH,
	TAA_F_DSPCLTOP_DIRECT_ADDITIONAL_EFFECTIVE_THRES,
	TAA_F_DSPCLTOP_DIRECT_EFFECTIVE_THRES00,
	TAA_F_DSPCLTOP_DIRECT_EFFECTIVE_THRES01,
	TAA_F_DSPCLTOP_DIRECT_EFFECTIVE_THRES02,
	TAA_F_DSPCLTOP_DIRECT_EFFECTIVE_THRES03,
	TAA_F_DSPCLTOP_DIRECT_EFFECTIVE_THRES04,
	TAA_F_DSPCLTOP_MAIN_OMNI_STD_THRES00,
	TAA_F_DSPCLTOP_MAIN_OMNI_STD_THRES01,
	TAA_F_DSPCLTOP_MAIN_OMNI_STD_THRES02,
	TAA_F_DSPCLTOP_MAIN_OMNI_STD_THRES03,
	TAA_F_DSPCLTOP_MAIN_OMNI_STD_THRES04,
	TAA_F_DSPCLTOP_MAIN_OMNI_DYNAMIC_THRES_FACTOR00,
	TAA_F_DSPCLTOP_MAIN_OMNI_DYNAMIC_THRES_FACTOR01,
	TAA_F_DSPCLTOP_MAIN_OMNI_DYNAMIC_THRES_FACTOR02,
	TAA_F_DSPCLTOP_MAIN_OMNI_DYNAMIC_THRES_FACTOR03,
	TAA_F_DSPCLTOP_MAIN_OMNI_DYNAMIC_THRES_FACTOR04,
	TAA_F_DSPCLTOP_MAIN_OMNI_TOL_VAR_SCALE_GREEN00,
	TAA_F_DSPCLTOP_MAIN_OMNI_TOL_VAR_SCALE_GREEN01,
	TAA_F_DSPCLTOP_MAIN_OMNI_TOL_VAR_SCALE_GREEN02,
	TAA_F_DSPCLTOP_MAIN_OMNI_TOL_VAR_SCALE_GREEN03,
	TAA_F_DSPCLTOP_MAIN_OMNI_TOL_VAR_SCALE_GREEN04,
	TAA_F_DSPCLTOP_MAIN_OMNI_TOL_VAR_SCALE_RB00,
	TAA_F_DSPCLTOP_MAIN_OMNI_TOL_VAR_SCALE_RB01,
	TAA_F_DSPCLTOP_MAIN_OMNI_TOL_VAR_SCALE_RB02,
	TAA_F_DSPCLTOP_MAIN_OMNI_TOL_VAR_SCALE_RB03,
	TAA_F_DSPCLTOP_MAIN_OMNI_TOL_VAR_SCALE_RB04,
	TAA_F_DSPCLTOP_MAIN_OMNI_TOL_THRES_GREEN00,
	TAA_F_DSPCLTOP_MAIN_OMNI_TOL_THRES_GREEN01,
	TAA_F_DSPCLTOP_MAIN_OMNI_TOL_THRES_GREEN02,
	TAA_F_DSPCLTOP_MAIN_OMNI_TOL_THRES_GREEN03,
	TAA_F_DSPCLTOP_MAIN_OMNI_TOL_THRES_GREEN04,
	TAA_F_DSPCLTOP_MAIN_OMNI_TOL_THRES_RB00,
	TAA_F_DSPCLTOP_MAIN_OMNI_TOL_THRES_RB01,
	TAA_F_DSPCLTOP_MAIN_OMNI_TOL_THRES_RB02,
	TAA_F_DSPCLTOP_MAIN_OMNI_TOL_THRES_RB03,
	TAA_F_DSPCLTOP_MAIN_OMNI_TOL_THRES_RB04,
	TAA_F_DSPCLTOP_MAIN_DIR_BASE_THRES00,
	TAA_F_DSPCLTOP_MAIN_DIR_BASE_THRES01,
	TAA_F_DSPCLTOP_MAIN_DIR_BASE_THRES02,
	TAA_F_DSPCLTOP_MAIN_DIR_BASE_THRES03,
	TAA_F_DSPCLTOP_MAIN_DIR_BASE_THRES04,
	TAA_F_DSPCLTOP_BIT14_MODE_EN,
	TAA_F_DSPCLTOP_MONO_MODE_EN,
	TAA_F_DSPCLTOP_LBCTRL_HBI,
	TAA_F_DSPCLTOP_REG_INTERFACE_VER,
	TAA_F_DSPCLTOP_BLOCK_ID_CODE,
	TAA_F_DSPCLTOP_CRC_SEED,
	TAA_F_DSPCLTOP_CRC_RESULT,
	TAA_F_RECONST_BYPASS,
	TAA_F_RECONST_BYPASS_RECONSTRUCTION,
	TAA_F_RECONST_MONO_MODE_EN,
	TAA_F_RECONST_BIT14_MODE_EN,
	TAA_F_RECONST_BIT_REDUCED_SHIFT_EN,
	TAA_F_RECONST_H_BLANK_CYCLE,
	TAA_F_RECONST_LUMA_WEIGHTS_VECTOR_0_0,
	TAA_F_RECONST_LUMA_WEIGHTS_VECTOR_0_1,
	TAA_F_RECONST_LUMA_WEIGHTS_VECTOR_0_2,
	TAA_F_RECONST_LUMA_WEIGHTS_VECTOR_0_3,
	TAA_F_RECONST_LUMA_WEIGHTS_VECTOR_EN,
	TAA_F_RECONST_PIXEL_ORDER,
	TAA_F_RECONST_DISPARITY_EN,
	TAA_F_RECONST_SUPPORT5BY7_EN,
	TAA_F_RECONST_SLOPE_ESTM_EN,
	TAA_F_RECONST_SLOPE_THRESH_EN,
	TAA_F_RECONST_RADIAL_THRESH_EN,
	TAA_F_RECONST_DISP_THRESH_LOW,
	TAA_F_RECONST_DISP_THRESH_HIGH,
	TAA_F_RECONST_MAX_SLOPE_ALLOWED_LOW,
	TAA_F_RECONST_MAX_SLOPE_ALLOWED_HIGH,
	TAA_F_RECONST_SLOPE_THRESH_LOW,
	TAA_F_RECONST_SLOPE_THRESH_HIGH,
	TAA_F_RECONST_RADIAL_POWER,
	TAA_F_RECONST_RADIAL_LIMIT,
	TAA_F_RECONST_SENSOR_WIDTH,
	TAA_F_RECONST_SENSOR_HEIGHT,
	TAA_F_RECONST_CROP_X,
	TAA_F_RECONST_CROP_Y,
	TAA_F_RECONST_BINNING_X,
	TAA_F_RECONST_BINNING_Y,
	TAA_F_RECONST_REG_INTERFACE_VER,
	TAA_F_RECONST_BLOCK_ID_CODE,
	TAA_F_RECONST_CRC_SEED,
	TAA_F_RECONST_CRC_RESULT,
	TAA_F_WDMA_THSTATPRE_EN,
	TAA_F_WDMA_THSTATPRE_COMP_EN,
	TAA_F_WDMA_THSTATPRE_DATA_FORMAT_BAYER,
	TAA_F_WDMA_THSTATPRE_MONO_MODE,
	TAA_F_WDMA_THSTATPRE_AUTO_FLUSH_EN,
	TAA_F_WDMA_THSTATPRE_WIDTH,
	TAA_F_WDMA_THSTATPRE_HEIGHT,
	TAA_F_WDMA_THSTATPRE_IMG_STRIDE_1P,
	TAA_F_WDMA_THSTATPRE_VOTF_EN,
	TAA_F_WDMA_THSTATPRE_MAX_MO,
	TAA_F_WDMA_THSTATPRE_LINEGAP,
	TAA_F_WDMA_THSTATPRE_MAX_BL,
	TAA_F_WDMA_THSTATPRE_BUSINFO,
	TAA_F_WDMA_THSTATPRE_IMG_BASE_ADDR_1P_FRO0,
	TAA_F_WDMA_THSTATPRE_IMG_BASE_ADDR_1P_FRO1,
	TAA_F_WDMA_THSTATPRE_IMG_BASE_ADDR_1P_FRO2,
	TAA_F_WDMA_THSTATPRE_IMG_BASE_ADDR_1P_FRO3,
	TAA_F_WDMA_THSTATPRE_IMG_BASE_ADDR_1P_FRO4,
	TAA_F_WDMA_THSTATPRE_IMG_BASE_ADDR_1P_FRO5,
	TAA_F_WDMA_THSTATPRE_IMG_BASE_ADDR_1P_FRO6,
	TAA_F_WDMA_THSTATPRE_IMG_BASE_ADDR_1P_FRO7,
	TAA_F_WDMA_THSTATPRE_IMG_CRC_1P,
	TAA_F_WDMA_THSTATPRE_MON_STATUS0,
	TAA_F_WDMA_THSTATPRE_MON_STATUS1,
	TAA_F_WDMA_THSTATPRE_MON_STATUS2,
	TAA_F_WDMA_THSTATPRE_MON_STATUS3,
	TAA_F_THSTAT_BYPASS,
	TAA_F_THSTAT_BYPASS_COV_MATRIX,
	TAA_F_THSTAT_COV_SUM_ALL,
	TAA_F_THSTAT_B_STRETCH,
	TAA_F_THSTAT_INPUT_TYPE,
	TAA_F_THSTAT_GREEN_VALUE,
	TAA_F_THSTAT_PIXEL_ORDER,
	TAA_F_THSTAT_NCELLS,
	TAA_F_THSTAT_NSTRIPS,
	TAA_F_THSTAT_START_X,
	TAA_F_THSTAT_START_Y,
	TAA_F_THSTAT_PW,
	TAA_F_THSTAT_PH,
	TAA_F_THSTAT_SAT_THRESH_GR,
	TAA_F_THSTAT_SAT_THRESH_R,
	TAA_F_THSTAT_SAT_THRESH_B,
	TAA_F_THSTAT_SAT_THRESH_GB,
	TAA_F_THSTAT_SAT_THRESH_Y,
	TAA_F_THSTAT_THRESH_R_HIGH,
	TAA_F_THSTAT_THRESH_R_LOW,
	TAA_F_THSTAT_THRESH_GR_HIGH,
	TAA_F_THSTAT_THRESH_GR_LOW,
	TAA_F_THSTAT_THRESH_GB_HIGH,
	TAA_F_THSTAT_THRESH_GB_LOW,
	TAA_F_THSTAT_THRESH_B_HIGH,
	TAA_F_THSTAT_THRESH_B_LOW,
	TAA_F_THSTAT_THRESH_Y_HIGH,
	TAA_F_THSTAT_THRESH_Y_LOW,
	TAA_F_THSTAT_NORM_SHIFT,
	TAA_F_THSTAT_COV_NORM_SHIFT,
	TAA_F_THSTAT_BUSY,
	TAA_F_THSTAT_STRETCH_GAIN_Y,
	TAA_F_THSTAT_STRETCH_GAIN_R,
	TAA_F_THSTAT_STRETCH_GAIN_GR,
	TAA_F_THSTAT_STRETCH_GAIN_B,
	TAA_F_THSTAT_STRETCH_GAIN_GB,
	TAA_F_THSTAT_MONO_MODE_EN,
	TAA_F_THSTAT_BIT14_MODE_EN,
	TAA_F_THSTAT_STRETCH_SHIFT_UP_Y,
	TAA_F_THSTAT_STRETCH_SHIFT_UP_R,
	TAA_F_THSTAT_STRETCH_SHIFT_UP_GR,
	TAA_F_THSTAT_STRETCH_SHIFT_UP_B,
	TAA_F_THSTAT_STRETCH_SHIFT_UP_GB,
	TAA_F_THSTAT_CRC_SEED,
	TAA_F_THSTAT_CRC_RESULT,
	TAA_F_WBG_RWC_14BIT_BYPASS,
	TAA_F_WBG_RWC_14BIT_WB_LIMIT_MAIN_EN,
	TAA_F_WBG_RWC_14BIT_PEDESTAL_EN,
	TAA_F_WBG_RWC_14BIT_WB_GAIN_R,
	TAA_F_WBG_RWC_14BIT_WB_GAIN_GR,
	TAA_F_WBG_RWC_14BIT_WB_GAIN_GB,
	TAA_F_WBG_RWC_14BIT_WB_GAIN_B,
	TAA_F_WBG_RWC_14BIT_WB_OFFSET_R,
	TAA_F_WBG_RWC_14BIT_WB_OFFSET_GR,
	TAA_F_WBG_RWC_14BIT_WB_OFFSET_GB,
	TAA_F_WBG_RWC_14BIT_WB_OFFSET_B,
	TAA_F_WBG_RWC_14BIT_WB_SHIFT_R,
	TAA_F_WBG_RWC_14BIT_WB_SHIFT_GR,
	TAA_F_WBG_RWC_14BIT_WB_SHIFT_GB,
	TAA_F_WBG_RWC_14BIT_WB_SHIFT_B,
	TAA_F_WBG_RWC_14BIT_WB_LIMIT_MAIN,
	TAA_F_WBG_RWC_14BIT_PIXEL_ORDER,
	TAA_F_WBG_RWC_14BIT_PEDESTAL,
	TAA_F_WBG_RWC_14BIT_REG_INTERFACE_VER,
	TAA_F_WBG_RWC_14BIT_BLOCK_ID_CODE,
	TAA_F_WBG_RWC_14BIT_CRC_SEED,
	TAA_F_WBG_RWC_14BIT_CRC_RESULT,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_BYPASS,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_PEDESTAL_EN,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_PEDESTAL_IN,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_PEDESTAL_OUT,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_0,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_1,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_2,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_3,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_4,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_5,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_6,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_7,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_8,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_9,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_10,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_11,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_12,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_13,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_14,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_15,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_16,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_17,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_18,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_19,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_20,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_21,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_22,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_23,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_24,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_25,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_26,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_27,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_28,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_29,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_30,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_31,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_32,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_33,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_34,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_35,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_36,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_37,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_38,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_39,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_40,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_41,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_42,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_43,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_44,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_45,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_46,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_47,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_48,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_49,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_50,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_51,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_52,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_53,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_54,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_55,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_56,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_57,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_58,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_59,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_60,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_61,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_62,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_63,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_64,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_0,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_1,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_2,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_3,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_4,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_5,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_6,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_7,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_8,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_9,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_10,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_11,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_12,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_13,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_14,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_15,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_16,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_17,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_18,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_19,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_20,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_21,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_22,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_23,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_24,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_25,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_26,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_27,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_28,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_29,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_30,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_31,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_32,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_33,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_34,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_35,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_36,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_37,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_38,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_39,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_40,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_41,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_42,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_43,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_44,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_45,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_46,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_47,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_48,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_49,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_50,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_51,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_52,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_53,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_54,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_55,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_56,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_57,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_58,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_59,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_60,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_61,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_62,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_63,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_64,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_REG_INTERFACE_VER,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_BLOCK_ID_CODE,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_CRC_SEED,
	TAA_F_GAMMA_15BIT_BAYER_3_RWC_CRC_RESULT,
	TAA_F_BCROP_1_BYPASS,
	TAA_F_BCROP_1_START_X,
	TAA_F_BCROP_1_START_Y,
	TAA_F_BCROP_1_SIZE_X,
	TAA_F_BCROP_1_SIZE_Y,
	TAA_F_BCROP_1_BIT15_MODE_EN,
	TAA_F_BCROP_1_REG_INTERFACE_VER,
	TAA_F_BCROP_1_BLOCK_ID_CODE,
	TAA_F_BCROP_1_CRC_SEED,
	TAA_F_BCROP_1_CRC_RESULT,
	TAA_F_BDS_BYPASS,
	TAA_F_BDS_OPERATIONAL_MODE,
	TAA_F_BDS_PIXEL_ORDER,
	TAA_F_BDS_BIT15_MODE_EN,
	TAA_F_BDS_LINE_GAP,
	TAA_F_BDS_OUTPUT_W,
	TAA_F_BDS_OUTPUT_H,
	TAA_F_BDS_DMSC_COEFF_0_0,
	TAA_F_BDS_DMSC_COEFF_0_1,
	TAA_F_BDS_DMSC_COEFF_0_2,
	TAA_F_BDS_DMSC_COEFF_0_3,
	TAA_F_BDS_DMSC_COEFF_0_4,
	TAA_F_BDS_DMSC_COEFF_0_5,
	TAA_F_BDS_DMSC_COEFF_1_0,
	TAA_F_BDS_DMSC_COEFF_1_1,
	TAA_F_BDS_DMSC_COEFF_1_2,
	TAA_F_BDS_DMSC_COEFF_1_3,
	TAA_F_BDS_DMSC_COEFF_1_4,
	TAA_F_BDS_DMSC_COEFF_1_5,
	TAA_F_BDS_DMSC_COEFF_2_0,
	TAA_F_BDS_DMSC_COEFF_2_1,
	TAA_F_BDS_DMSC_COEFF_2_2,
	TAA_F_BDS_DMSC_COEFF_2_3,
	TAA_F_BDS_DMSC_COEFF_2_4,
	TAA_F_BDS_DMSC_COEFF_2_5,
	TAA_F_BDS_DMSC_COEFF_3_0,
	TAA_F_BDS_DMSC_COEFF_3_1,
	TAA_F_BDS_DMSC_COEFF_3_2,
	TAA_F_BDS_DMSC_COEFF_3_3,
	TAA_F_BDS_DMSC_COEFF_3_4,
	TAA_F_BDS_DMSC_COEFF_3_5,
	TAA_F_BDS_WB_EN,
	TAA_F_BDS_WB_GAIN_R,
	TAA_F_BDS_WB_INV_GAIN_R,
	TAA_F_BDS_WB_GAIN_G,
	TAA_F_BDS_WB_INV_GAIN_G,
	TAA_F_BDS_WB_GAIN_B,
	TAA_F_BDS_WB_INV_GAIN_B,
	TAA_F_BDS_SCALE_Y,
	TAA_F_BDS_INV_SCALE_Y,
	TAA_F_BDS_INV_SHIFT_Y,
	TAA_F_BDS_RGB_OUTPUT_EN,
	TAA_F_BDS_RGB_OUTPUT_W,
	TAA_F_BDS_RGB_OUTPUT_H,
	TAA_F_BDS_RGB_SCALE_X,
	TAA_F_BDS_RGB_INV_SCALE_X,
	TAA_F_BDS_RGB_INV_SHIFT_X,
	TAA_F_BDS_RGB_SCALE_Y,
	TAA_F_BDS_RGB_INV_SCALE_Y,
	TAA_F_BDS_RGB_INV_SHIFT_Y,
	TAA_F_BDS_RGB_CROP_EN,
	TAA_F_BDS_RGB_CROP_START_X,
	TAA_F_BDS_RGB_CROP_START_Y,
	TAA_F_BDS_RGB_CROP_SIZE_X,
	TAA_F_BDS_RGB_CROP_SIZE_Y,
	TAA_F_BDS_PEDESTAL,
	TAA_F_BDS_REG_INTERFACE_VER,
	TAA_F_BDS_BLOCK_ID_CODE,
	TAA_F_BDS_CRC_SEED,
	TAA_F_BDS_CRC_RESULT,
	TAA_F_CDAF_BYPASS,
	TAA_F_CDAF_HIST_EN,
	TAA_F_CDAF_LPF_PREFILTER_EN,
	TAA_F_CDAF_PREGAMMA_EN,
	TAA_F_CDAF_ROW_FILTER_INPUT_SEL,
	TAA_F_CDAF_IIR_FILTER_INPUT_SEL,
	TAA_F_CDAF_ROW_FILTER_0_EN,
	TAA_F_CDAF_ROW_FILTER_1_EN,
	TAA_F_CDAF_IIR_0_FILTER_EN,
	TAA_F_CDAF_IIR_1_FILTER_EN,
	TAA_F_CDAF_IIR_LPF_PREFILTER_EN,
	TAA_F_CDAF_MONO_MODE_EN,
	TAA_F_CDAF_WINDOW_EN_0_0,
	TAA_F_CDAF_WINDOW_EN_0_1,
	TAA_F_CDAF_WINDOW_EN_0_2,
	TAA_F_CDAF_WINDOW_EN_0_3,
	TAA_F_CDAF_WINDOW_EN_0_4,
	TAA_F_CDAF_WINDOW_EN_0_5,
	TAA_F_CDAF_WINDOW_EN_0_6,
	TAA_F_CDAF_WINDOW_EN_0_7,
	TAA_F_CDAF_WINDOW_EN_0_8,
	TAA_F_CDAF_WINDOW_EN_0_9,
	TAA_F_CDAF_WINDOW_EN_0_10,
	TAA_F_CDAF_XSTART_0_0,
	TAA_F_CDAF_XSTART_0_1,
	TAA_F_CDAF_XSTART_0_2,
	TAA_F_CDAF_XSTART_0_3,
	TAA_F_CDAF_XSTART_0_4,
	TAA_F_CDAF_XSTART_0_5,
	TAA_F_CDAF_XSTART_0_6,
	TAA_F_CDAF_XSTART_0_7,
	TAA_F_CDAF_XSTART_0_8,
	TAA_F_CDAF_XSTART_0_9,
	TAA_F_CDAF_XSTART_0_10,
	TAA_F_CDAF_YSTART_0_0,
	TAA_F_CDAF_YSTART_0_1,
	TAA_F_CDAF_YSTART_0_2,
	TAA_F_CDAF_YSTART_0_3,
	TAA_F_CDAF_YSTART_0_4,
	TAA_F_CDAF_YSTART_0_5,
	TAA_F_CDAF_YSTART_0_6,
	TAA_F_CDAF_YSTART_0_7,
	TAA_F_CDAF_YSTART_0_8,
	TAA_F_CDAF_YSTART_0_9,
	TAA_F_CDAF_YSTART_0_10,
	TAA_F_CDAF_WIDTH_0_0,
	TAA_F_CDAF_WIDTH_0_1,
	TAA_F_CDAF_WIDTH_0_2,
	TAA_F_CDAF_WIDTH_0_3,
	TAA_F_CDAF_WIDTH_0_4,
	TAA_F_CDAF_WIDTH_0_5,
	TAA_F_CDAF_WIDTH_0_6,
	TAA_F_CDAF_WIDTH_0_7,
	TAA_F_CDAF_WIDTH_0_8,
	TAA_F_CDAF_WIDTH_0_9,
	TAA_F_CDAF_WIDTH_0_10,
	TAA_F_CDAF_HEIGHT_0_0,
	TAA_F_CDAF_HEIGHT_0_1,
	TAA_F_CDAF_HEIGHT_0_2,
	TAA_F_CDAF_HEIGHT_0_3,
	TAA_F_CDAF_HEIGHT_0_4,
	TAA_F_CDAF_HEIGHT_0_5,
	TAA_F_CDAF_HEIGHT_0_6,
	TAA_F_CDAF_HEIGHT_0_7,
	TAA_F_CDAF_HEIGHT_0_8,
	TAA_F_CDAF_HEIGHT_0_9,
	TAA_F_CDAF_HEIGHT_0_10,
	TAA_F_CDAF_SAT_THRESH,
	TAA_F_CDAF_LPF_FILTER_CENTER,
	TAA_F_CDAF_LPF_FILTER_LR,
	TAA_F_CDAF_LPF_FILTER_SHIFT,
	TAA_F_CDAF_LPF_FILTER_LLRR,
	TAA_F_CDAF_X_PNTS_TBL_0_0,
	TAA_F_CDAF_X_PNTS_TBL_0_1,
	TAA_F_CDAF_X_PNTS_TBL_0_2,
	TAA_F_CDAF_X_PNTS_TBL_0_3,
	TAA_F_CDAF_X_PNTS_TBL_0_4,
	TAA_F_CDAF_X_PNTS_TBL_0_5,
	TAA_F_CDAF_X_PNTS_TBL_0_6,
	TAA_F_CDAF_X_PNTS_TBL_0_7,
	TAA_F_CDAF_X_PNTS_TBL_0_8,
	TAA_F_CDAF_X_PNTS_TBL_0_9,
	TAA_F_CDAF_X_PNTS_TBL_0_10,
	TAA_F_CDAF_X_PNTS_TBL_0_11,
	TAA_F_CDAF_X_PNTS_TBL_0_12,
	TAA_F_CDAF_X_PNTS_TBL_0_13,
	TAA_F_CDAF_X_PNTS_TBL_0_14,
	TAA_F_CDAF_X_PNTS_TBL_0_15,
	TAA_F_CDAF_X_PNTS_TBL_0_16,
	TAA_F_CDAF_X_PNTS_TBL_0_17,
	TAA_F_CDAF_X_PNTS_TBL_0_18,
	TAA_F_CDAF_X_PNTS_TBL_0_19,
	TAA_F_CDAF_X_PNTS_TBL_0_20,
	TAA_F_CDAF_X_PNTS_TBL_0_21,
	TAA_F_CDAF_X_PNTS_TBL_0_22,
	TAA_F_CDAF_X_PNTS_TBL_0_23,
	TAA_F_CDAF_X_PNTS_TBL_0_24,
	TAA_F_CDAF_X_PNTS_TBL_0_25,
	TAA_F_CDAF_X_PNTS_TBL_0_26,
	TAA_F_CDAF_X_PNTS_TBL_0_27,
	TAA_F_CDAF_X_PNTS_TBL_0_28,
	TAA_F_CDAF_X_PNTS_TBL_0_29,
	TAA_F_CDAF_X_PNTS_TBL_0_30,
	TAA_F_CDAF_X_PNTS_TBL_0_31,
	TAA_F_CDAF_Y_PNTS_TBL_0_0,
	TAA_F_CDAF_Y_PNTS_TBL_0_1,
	TAA_F_CDAF_Y_PNTS_TBL_0_2,
	TAA_F_CDAF_Y_PNTS_TBL_0_3,
	TAA_F_CDAF_Y_PNTS_TBL_0_4,
	TAA_F_CDAF_Y_PNTS_TBL_0_5,
	TAA_F_CDAF_Y_PNTS_TBL_0_6,
	TAA_F_CDAF_Y_PNTS_TBL_0_7,
	TAA_F_CDAF_Y_PNTS_TBL_0_8,
	TAA_F_CDAF_Y_PNTS_TBL_0_9,
	TAA_F_CDAF_Y_PNTS_TBL_0_10,
	TAA_F_CDAF_Y_PNTS_TBL_0_11,
	TAA_F_CDAF_Y_PNTS_TBL_0_12,
	TAA_F_CDAF_Y_PNTS_TBL_0_13,
	TAA_F_CDAF_Y_PNTS_TBL_0_14,
	TAA_F_CDAF_Y_PNTS_TBL_0_15,
	TAA_F_CDAF_Y_PNTS_TBL_0_16,
	TAA_F_CDAF_Y_PNTS_TBL_0_17,
	TAA_F_CDAF_Y_PNTS_TBL_0_18,
	TAA_F_CDAF_Y_PNTS_TBL_0_19,
	TAA_F_CDAF_Y_PNTS_TBL_0_20,
	TAA_F_CDAF_Y_PNTS_TBL_0_21,
	TAA_F_CDAF_Y_PNTS_TBL_0_22,
	TAA_F_CDAF_Y_PNTS_TBL_0_23,
	TAA_F_CDAF_Y_PNTS_TBL_0_24,
	TAA_F_CDAF_Y_PNTS_TBL_0_25,
	TAA_F_CDAF_Y_PNTS_TBL_0_26,
	TAA_F_CDAF_Y_PNTS_TBL_0_27,
	TAA_F_CDAF_Y_PNTS_TBL_0_28,
	TAA_F_CDAF_Y_PNTS_TBL_0_29,
	TAA_F_CDAF_Y_PNTS_TBL_0_30,
	TAA_F_CDAF_Y_PNTS_TBL_0_31,
	TAA_F_CDAF_ROW_FILTER_0_0_0,
	TAA_F_CDAF_ROW_FILTER_0_0_1,
	TAA_F_CDAF_ROW_FILTER_0_0_2,
	TAA_F_CDAF_ROW_FILTER_0_0_3,
	TAA_F_CDAF_ROW_FILTER_0_0_4,
	TAA_F_CDAF_ROW_FILTER_0_0_5,
	TAA_F_CDAF_ROW_FILTER_0_0_6,
	TAA_F_CDAF_ROW_FILTER_0_0_7,
	TAA_F_CDAF_ROW_FILTER_0_0_8,
	TAA_F_CDAF_ROW_FILTER_0_0_9,
	TAA_F_CDAF_ROW_FILTER_0_0_10,
	TAA_F_CDAF_ROW_FILTER_0_0_11,
	TAA_F_CDAF_ROW_FILTER_0_0_12,
	TAA_F_CDAF_ROW_FILTER_0_0_13,
	TAA_F_CDAF_ROW_FILTER_0_0_14,
	TAA_F_CDAF_ROW_FILTER_0_0_15,
	TAA_F_CDAF_ROW_FILTER_0_0_16,
	TAA_F_CDAF_ROW_FILTER_0_HIGH_THRESH,
	TAA_F_CDAF_ROW_FILTER_0_LOW_THRESH,
	TAA_F_CDAF_ROW_FILTER_1_0_0,
	TAA_F_CDAF_ROW_FILTER_1_0_1,
	TAA_F_CDAF_ROW_FILTER_1_0_2,
	TAA_F_CDAF_ROW_FILTER_1_0_3,
	TAA_F_CDAF_ROW_FILTER_1_0_4,
	TAA_F_CDAF_ROW_FILTER_1_0_5,
	TAA_F_CDAF_ROW_FILTER_1_0_6,
	TAA_F_CDAF_ROW_FILTER_1_0_7,
	TAA_F_CDAF_ROW_FILTER_1_0_8,
	TAA_F_CDAF_ROW_FILTER_1_0_9,
	TAA_F_CDAF_ROW_FILTER_1_0_10,
	TAA_F_CDAF_ROW_FILTER_1_0_11,
	TAA_F_CDAF_ROW_FILTER_1_0_12,
	TAA_F_CDAF_ROW_FILTER_1_0_13,
	TAA_F_CDAF_ROW_FILTER_1_0_14,
	TAA_F_CDAF_ROW_FILTER_1_0_15,
	TAA_F_CDAF_ROW_FILTER_1_0_16,
	TAA_F_CDAF_ROW_FILTER_1_HIGH_THRESH,
	TAA_F_CDAF_ROW_FILTER_1_LOW_THRESH,
	TAA_F_CDAF_IIR_0_SIGNAL_COEFFICIENTS_0_0,
	TAA_F_CDAF_IIR_0_SIGNAL_COEFFICIENTS_0_1,
	TAA_F_CDAF_IIR_0_SIGNAL_COEFFICIENTS_0_2,
	TAA_F_CDAF_IIR_0_SIGNAL_COEFFICIENTS_0_3,
	TAA_F_CDAF_IIR_0_SIGNAL_COEFFICIENTS_0_4,
	TAA_F_CDAF_IIR_0_SIGNAL_COEFFICIENTS_0_5,
	TAA_F_CDAF_IIR_0_FEEDBACK_COEFFICIENTS_0_0,
	TAA_F_CDAF_IIR_0_FEEDBACK_COEFFICIENTS_0_1,
	TAA_F_CDAF_IIR_0_FEEDBACK_COEFFICIENTS_0_2,
	TAA_F_CDAF_IIR_0_FEEDBACK_COEFFICIENTS_0_3,
	TAA_F_CDAF_IIR_0_FEEDBACK_COEFFICIENTS_0_4,
	TAA_F_CDAF_IIR_0_FILTER_HIGH_THRESH,
	TAA_F_CDAF_IIR_0_FILTER_LOW_THRESH,
	TAA_F_CDAF_IIR_1_SIGNAL_COEFFICIENTS_0_0,
	TAA_F_CDAF_IIR_1_SIGNAL_COEFFICIENTS_0_1,
	TAA_F_CDAF_IIR_1_SIGNAL_COEFFICIENTS_0_2,
	TAA_F_CDAF_IIR_1_SIGNAL_COEFFICIENTS_0_3,
	TAA_F_CDAF_IIR_1_SIGNAL_COEFFICIENTS_0_4,
	TAA_F_CDAF_IIR_1_SIGNAL_COEFFICIENTS_0_5,
	TAA_F_CDAF_IIR_1_FEEDBACK_COEFFICIENTS_0_0,
	TAA_F_CDAF_IIR_1_FEEDBACK_COEFFICIENTS_0_1,
	TAA_F_CDAF_IIR_1_FEEDBACK_COEFFICIENTS_0_2,
	TAA_F_CDAF_IIR_1_FEEDBACK_COEFFICIENTS_0_3,
	TAA_F_CDAF_IIR_1_FEEDBACK_COEFFICIENTS_0_4,
	TAA_F_CDAF_IIR_1_FILTER_HIGH_THRESH,
	TAA_F_CDAF_IIR_1_FILTER_LOW_THRESH,
	TAA_F_CDAF_IIR_SAMPLEDLB_START_X,
	TAA_F_CDAF_IIR_SAMPLEDLB_GAP_X,
	TAA_F_CDAF_IIR_SAMPLEDLB_WIDTH,
	TAA_F_CDAF_IIR_LPF_FILTER_CENTER,
	TAA_F_CDAF_IIR_LPF_FILTER_UD,
	TAA_F_CDAF_IIR_LPF_FILTER_UUDD,
	TAA_F_CDAF_IIR_LPF_FILTER_SHIFT,
	TAA_F_CDAF_STAT_START_ADD,
	TAA_F_CDAF_STAT_ACCESS,
	TAA_F_CDAF_STAT_ACCESS_END,
	TAA_F_CDAF_B2Y_WEIGHT_R,
	TAA_F_CDAF_B2Y_WEIGHT_G,
	TAA_F_CDAF_B2Y_WEIGHT_B,
	TAA_F_CDAF_B2Y_BAYER_PATTERN,
	TAA_F_CDAF_Y_HIGH_THRESH,
	TAA_F_CDAF_Y_LOW_THRESH,
	TAA_F_CDAF_REG_INTERFACE_VER,
	TAA_F_CDAF_BLOCK_ID_CODE,
	TAA_F_DRCCLCT_BYPASS,
	TAA_F_DRCCLCT_GRIDLAST_NEW_ON,
	TAA_F_DRCCLCT_INPUT_INV_GAMMA_EN,
	TAA_F_DRCCLCT_PRE_PROCESSING_GAMMA_EN,
	TAA_F_DRCCLCT_INPUT_INV_X_PNTS_TBL_0_0,
	TAA_F_DRCCLCT_INPUT_INV_X_PNTS_TBL_0_1,
	TAA_F_DRCCLCT_INPUT_INV_X_PNTS_TBL_0_2,
	TAA_F_DRCCLCT_INPUT_INV_X_PNTS_TBL_0_3,
	TAA_F_DRCCLCT_INPUT_INV_X_PNTS_TBL_0_4,
	TAA_F_DRCCLCT_INPUT_INV_X_PNTS_TBL_0_5,
	TAA_F_DRCCLCT_INPUT_INV_X_PNTS_TBL_0_6,
	TAA_F_DRCCLCT_INPUT_INV_X_PNTS_TBL_0_7,
	TAA_F_DRCCLCT_INPUT_INV_X_PNTS_TBL_0_8,
	TAA_F_DRCCLCT_INPUT_INV_X_PNTS_TBL_0_9,
	TAA_F_DRCCLCT_INPUT_INV_X_PNTS_TBL_0_10,
	TAA_F_DRCCLCT_INPUT_INV_X_PNTS_TBL_0_11,
	TAA_F_DRCCLCT_INPUT_INV_X_PNTS_TBL_0_12,
	TAA_F_DRCCLCT_INPUT_INV_X_PNTS_TBL_0_13,
	TAA_F_DRCCLCT_INPUT_INV_X_PNTS_TBL_0_14,
	TAA_F_DRCCLCT_INPUT_INV_X_PNTS_TBL_0_15,
	TAA_F_DRCCLCT_INPUT_INV_X_PNTS_TBL_0_16,
	TAA_F_DRCCLCT_INPUT_INV_X_PNTS_TBL_0_17,
	TAA_F_DRCCLCT_INPUT_INV_X_PNTS_TBL_0_18,
	TAA_F_DRCCLCT_INPUT_INV_X_PNTS_TBL_0_19,
	TAA_F_DRCCLCT_INPUT_INV_X_PNTS_TBL_0_20,
	TAA_F_DRCCLCT_INPUT_INV_X_PNTS_TBL_0_21,
	TAA_F_DRCCLCT_INPUT_INV_X_PNTS_TBL_0_22,
	TAA_F_DRCCLCT_INPUT_INV_X_PNTS_TBL_0_23,
	TAA_F_DRCCLCT_INPUT_INV_X_PNTS_TBL_0_24,
	TAA_F_DRCCLCT_INPUT_INV_X_PNTS_TBL_0_25,
	TAA_F_DRCCLCT_INPUT_INV_X_PNTS_TBL_0_26,
	TAA_F_DRCCLCT_INPUT_INV_X_PNTS_TBL_0_27,
	TAA_F_DRCCLCT_INPUT_INV_X_PNTS_TBL_0_28,
	TAA_F_DRCCLCT_INPUT_INV_X_PNTS_TBL_0_29,
	TAA_F_DRCCLCT_INPUT_INV_X_PNTS_TBL_0_30,
	TAA_F_DRCCLCT_INPUT_INV_X_PNTS_TBL_0_31,
	TAA_F_DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_0,
	TAA_F_DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_1,
	TAA_F_DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_2,
	TAA_F_DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_3,
	TAA_F_DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_4,
	TAA_F_DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_5,
	TAA_F_DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_6,
	TAA_F_DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_7,
	TAA_F_DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_8,
	TAA_F_DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_9,
	TAA_F_DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_10,
	TAA_F_DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_11,
	TAA_F_DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_12,
	TAA_F_DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_13,
	TAA_F_DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_14,
	TAA_F_DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_15,
	TAA_F_DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_16,
	TAA_F_DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_17,
	TAA_F_DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_18,
	TAA_F_DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_19,
	TAA_F_DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_20,
	TAA_F_DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_21,
	TAA_F_DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_22,
	TAA_F_DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_23,
	TAA_F_DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_24,
	TAA_F_DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_25,
	TAA_F_DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_26,
	TAA_F_DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_27,
	TAA_F_DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_28,
	TAA_F_DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_29,
	TAA_F_DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_30,
	TAA_F_DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_31,
	TAA_F_DRCCLCT_X_PNTS_TBL_0_0,
	TAA_F_DRCCLCT_X_PNTS_TBL_0_1,
	TAA_F_DRCCLCT_X_PNTS_TBL_0_2,
	TAA_F_DRCCLCT_X_PNTS_TBL_0_3,
	TAA_F_DRCCLCT_X_PNTS_TBL_0_4,
	TAA_F_DRCCLCT_X_PNTS_TBL_0_5,
	TAA_F_DRCCLCT_X_PNTS_TBL_0_6,
	TAA_F_DRCCLCT_X_PNTS_TBL_0_7,
	TAA_F_DRCCLCT_X_PNTS_TBL_0_8,
	TAA_F_DRCCLCT_X_PNTS_TBL_0_9,
	TAA_F_DRCCLCT_X_PNTS_TBL_0_10,
	TAA_F_DRCCLCT_X_PNTS_TBL_0_11,
	TAA_F_DRCCLCT_X_PNTS_TBL_0_12,
	TAA_F_DRCCLCT_X_PNTS_TBL_0_13,
	TAA_F_DRCCLCT_X_PNTS_TBL_0_14,
	TAA_F_DRCCLCT_X_PNTS_TBL_0_15,
	TAA_F_DRCCLCT_X_PNTS_TBL_0_16,
	TAA_F_DRCCLCT_X_PNTS_TBL_0_17,
	TAA_F_DRCCLCT_X_PNTS_TBL_0_18,
	TAA_F_DRCCLCT_X_PNTS_TBL_0_19,
	TAA_F_DRCCLCT_X_PNTS_TBL_0_20,
	TAA_F_DRCCLCT_X_PNTS_TBL_0_21,
	TAA_F_DRCCLCT_X_PNTS_TBL_0_22,
	TAA_F_DRCCLCT_X_PNTS_TBL_0_23,
	TAA_F_DRCCLCT_X_PNTS_TBL_0_24,
	TAA_F_DRCCLCT_X_PNTS_TBL_0_25,
	TAA_F_DRCCLCT_X_PNTS_TBL_0_26,
	TAA_F_DRCCLCT_X_PNTS_TBL_0_27,
	TAA_F_DRCCLCT_X_PNTS_TBL_0_28,
	TAA_F_DRCCLCT_X_PNTS_TBL_0_29,
	TAA_F_DRCCLCT_X_PNTS_TBL_0_30,
	TAA_F_DRCCLCT_X_PNTS_TBL_0_31,
	TAA_F_DRCCLCT_Y_PNTS_TBL_0_0,
	TAA_F_DRCCLCT_Y_PNTS_TBL_0_1,
	TAA_F_DRCCLCT_Y_PNTS_TBL_0_2,
	TAA_F_DRCCLCT_Y_PNTS_TBL_0_3,
	TAA_F_DRCCLCT_Y_PNTS_TBL_0_4,
	TAA_F_DRCCLCT_Y_PNTS_TBL_0_5,
	TAA_F_DRCCLCT_Y_PNTS_TBL_0_6,
	TAA_F_DRCCLCT_Y_PNTS_TBL_0_7,
	TAA_F_DRCCLCT_Y_PNTS_TBL_0_8,
	TAA_F_DRCCLCT_Y_PNTS_TBL_0_9,
	TAA_F_DRCCLCT_Y_PNTS_TBL_0_10,
	TAA_F_DRCCLCT_Y_PNTS_TBL_0_11,
	TAA_F_DRCCLCT_Y_PNTS_TBL_0_12,
	TAA_F_DRCCLCT_Y_PNTS_TBL_0_13,
	TAA_F_DRCCLCT_Y_PNTS_TBL_0_14,
	TAA_F_DRCCLCT_Y_PNTS_TBL_0_15,
	TAA_F_DRCCLCT_Y_PNTS_TBL_0_16,
	TAA_F_DRCCLCT_Y_PNTS_TBL_0_17,
	TAA_F_DRCCLCT_Y_PNTS_TBL_0_18,
	TAA_F_DRCCLCT_Y_PNTS_TBL_0_19,
	TAA_F_DRCCLCT_Y_PNTS_TBL_0_20,
	TAA_F_DRCCLCT_Y_PNTS_TBL_0_21,
	TAA_F_DRCCLCT_Y_PNTS_TBL_0_22,
	TAA_F_DRCCLCT_Y_PNTS_TBL_0_23,
	TAA_F_DRCCLCT_Y_PNTS_TBL_0_24,
	TAA_F_DRCCLCT_Y_PNTS_TBL_0_25,
	TAA_F_DRCCLCT_Y_PNTS_TBL_0_26,
	TAA_F_DRCCLCT_Y_PNTS_TBL_0_27,
	TAA_F_DRCCLCT_Y_PNTS_TBL_0_28,
	TAA_F_DRCCLCT_Y_PNTS_TBL_0_29,
	TAA_F_DRCCLCT_Y_PNTS_TBL_0_30,
	TAA_F_DRCCLCT_Y_PNTS_TBL_0_31,
	TAA_F_DRCCLCT_GRID_EN_0_0,
	TAA_F_DRCCLCT_GRID_STEP_0_0,
	TAA_F_DRCCLCT_GRID_STEP_0_1,
	TAA_F_DRCCLCT_GRID_START_OFFSET_EN_0_0,
	TAA_F_DRCCLCT_GRID_START_OFFSET_EN_0_1,
	TAA_F_DRCCLCT_GRID_END_0_0,
	TAA_F_DRCCLCT_GRID_END_0_1,
	TAA_F_DRCCLCT_GRID_SIZE_0_0,
	TAA_F_DRCCLCT_GRID_SIZE_0_1,
	TAA_F_DRCCLCT_GRID_CHAR_WIN_RADIUS_0_0,
	TAA_F_DRCCLCT_GRID_CHAR_WIN_RADIUS_0_1,
	TAA_F_DRCCLCT_GRID_COUNT_0_0,
	TAA_F_DRCCLCT_GRID_COUNT_0_1,
	TAA_F_DRCCLCT_GRID_COUNT_0_2,
	TAA_F_DRCCLCT_GRID_COUNT_1_0,
	TAA_F_DRCCLCT_GRID_COUNT_1_1,
	TAA_F_DRCCLCT_GRID_COUNT_1_2,
	TAA_F_DRCCLCT_GRID_COUNT_2_0,
	TAA_F_DRCCLCT_GRID_COUNT_2_1,
	TAA_F_DRCCLCT_GRID_COUNT_2_2,
	TAA_F_DRCCLCT_V_MODE_EN,
	TAA_F_DRCCLCT_PIXEL_ORDER,
	TAA_F_DRCCLCT_V_BLEND_RATIO,
	TAA_F_DRCCLCT_Y_WEIGHT_G,
	TAA_F_DRCCLCT_Y_WEIGHT_R,
	TAA_F_DRCCLCT_Y_WEIGHT_B,
	TAA_F_DRCCLCT_REG_INTERFACE_VER,
	TAA_F_DRCCLCT_BLOCK_ID_CODE,
	TAA_F_DRCCLCT_CRC_SEED,
	TAA_F_DRCCLCT_CRC_RESULT,
	TAA_F_ORBDS_PRE_GAMMA_BYPASS,
	TAA_F_ORBDS_PRE_GAMMA_PEDESTAL_EN,
	TAA_F_ORBDS_PRE_GAMMA_PEDESTAL_IN,
	TAA_F_ORBDS_PRE_GAMMA_PEDESTAL_OUT,
	TAA_F_ORBDS_PRE_GAMMA_GAMMA_TBL_0_0,
	TAA_F_ORBDS_PRE_GAMMA_GAMMA_TBL_0_1,
	TAA_F_ORBDS_PRE_GAMMA_GAMMA_TBL_0_2,
	TAA_F_ORBDS_PRE_GAMMA_GAMMA_TBL_0_3,
	TAA_F_ORBDS_PRE_GAMMA_GAMMA_TBL_0_4,
	TAA_F_ORBDS_PRE_GAMMA_GAMMA_TBL_0_5,
	TAA_F_ORBDS_PRE_GAMMA_GAMMA_TBL_0_6,
	TAA_F_ORBDS_PRE_GAMMA_GAMMA_TBL_0_7,
	TAA_F_ORBDS_PRE_GAMMA_GAMMA_TBL_0_8,
	TAA_F_ORBDS_PRE_GAMMA_GAMMA_TBL_0_9,
	TAA_F_ORBDS_PRE_GAMMA_GAMMA_TBL_0_10,
	TAA_F_ORBDS_PRE_GAMMA_GAMMA_TBL_0_11,
	TAA_F_ORBDS_PRE_GAMMA_GAMMA_TBL_0_12,
	TAA_F_ORBDS_PRE_GAMMA_GAMMA_TBL_0_13,
	TAA_F_ORBDS_PRE_GAMMA_GAMMA_TBL_0_14,
	TAA_F_ORBDS_PRE_GAMMA_GAMMA_TBL_0_15,
	TAA_F_ORBDS_PRE_GAMMA_GAMMA_TBL_0_16,
	TAA_F_ORBDS_PRE_GAMMA_GAMMA_TBL_0_17,
	TAA_F_ORBDS_PRE_GAMMA_GAMMA_TBL_0_18,
	TAA_F_ORBDS_PRE_GAMMA_GAMMA_TBL_0_19,
	TAA_F_ORBDS_PRE_GAMMA_GAMMA_TBL_0_20,
	TAA_F_ORBDS_PRE_GAMMA_GAMMA_TBL_0_21,
	TAA_F_ORBDS_PRE_GAMMA_GAMMA_TBL_0_22,
	TAA_F_ORBDS_PRE_GAMMA_GAMMA_TBL_0_23,
	TAA_F_ORBDS_PRE_GAMMA_GAMMA_TBL_0_24,
	TAA_F_ORBDS_PRE_GAMMA_GAMMA_TBL_0_25,
	TAA_F_ORBDS_PRE_GAMMA_GAMMA_TBL_0_26,
	TAA_F_ORBDS_PRE_GAMMA_GAMMA_TBL_0_27,
	TAA_F_ORBDS_PRE_GAMMA_GAMMA_TBL_0_28,
	TAA_F_ORBDS_PRE_GAMMA_GAMMA_TBL_0_29,
	TAA_F_ORBDS_PRE_GAMMA_GAMMA_TBL_0_30,
	TAA_F_ORBDS_PRE_GAMMA_GAMMA_TBL_0_31,
	TAA_F_ORBDS_PRE_GAMMA_X_PNTS_TBL_0_0,
	TAA_F_ORBDS_PRE_GAMMA_X_PNTS_TBL_0_1,
	TAA_F_ORBDS_PRE_GAMMA_X_PNTS_TBL_0_2,
	TAA_F_ORBDS_PRE_GAMMA_X_PNTS_TBL_0_3,
	TAA_F_ORBDS_PRE_GAMMA_X_PNTS_TBL_0_4,
	TAA_F_ORBDS_PRE_GAMMA_X_PNTS_TBL_0_5,
	TAA_F_ORBDS_PRE_GAMMA_X_PNTS_TBL_0_6,
	TAA_F_ORBDS_PRE_GAMMA_X_PNTS_TBL_0_7,
	TAA_F_ORBDS_PRE_GAMMA_X_PNTS_TBL_0_8,
	TAA_F_ORBDS_PRE_GAMMA_X_PNTS_TBL_0_9,
	TAA_F_ORBDS_PRE_GAMMA_X_PNTS_TBL_0_10,
	TAA_F_ORBDS_PRE_GAMMA_X_PNTS_TBL_0_11,
	TAA_F_ORBDS_PRE_GAMMA_X_PNTS_TBL_0_12,
	TAA_F_ORBDS_PRE_GAMMA_X_PNTS_TBL_0_13,
	TAA_F_ORBDS_PRE_GAMMA_X_PNTS_TBL_0_14,
	TAA_F_ORBDS_PRE_GAMMA_X_PNTS_TBL_0_15,
	TAA_F_ORBDS_PRE_GAMMA_X_PNTS_TBL_0_16,
	TAA_F_ORBDS_PRE_GAMMA_X_PNTS_TBL_0_17,
	TAA_F_ORBDS_PRE_GAMMA_X_PNTS_TBL_0_18,
	TAA_F_ORBDS_PRE_GAMMA_X_PNTS_TBL_0_19,
	TAA_F_ORBDS_PRE_GAMMA_X_PNTS_TBL_0_20,
	TAA_F_ORBDS_PRE_GAMMA_X_PNTS_TBL_0_21,
	TAA_F_ORBDS_PRE_GAMMA_X_PNTS_TBL_0_22,
	TAA_F_ORBDS_PRE_GAMMA_X_PNTS_TBL_0_23,
	TAA_F_ORBDS_PRE_GAMMA_X_PNTS_TBL_0_24,
	TAA_F_ORBDS_PRE_GAMMA_X_PNTS_TBL_0_25,
	TAA_F_ORBDS_PRE_GAMMA_X_PNTS_TBL_0_26,
	TAA_F_ORBDS_PRE_GAMMA_X_PNTS_TBL_0_27,
	TAA_F_ORBDS_PRE_GAMMA_X_PNTS_TBL_0_28,
	TAA_F_ORBDS_PRE_GAMMA_X_PNTS_TBL_0_29,
	TAA_F_ORBDS_PRE_GAMMA_X_PNTS_TBL_0_30,
	TAA_F_ORBDS_PRE_GAMMA_X_PNTS_TBL_0_31,
	TAA_F_B2Y_PIXEL_ORDER,
	TAA_F_B2Y_BYPASS,
	TAA_F_B2Y_WEIGHT_B,
	TAA_F_B2Y_WEIGHT_R,
	TAA_F_B2Y_WEIGHT_G,
	TAA_F_ORBDS_PRE_GAMMA_REG_INTERFACE_VER,
	TAA_F_ORBDS_PRE_GAMMA_BLOCK_ID_CODE,
	TAA_F_ORBDS_PRE_GAMMA_CRC_SEED,
	TAA_F_ORBDS_PRE_GAMMA_CRC_RESULT,
	TAA_F_ORB_DS_BYPASS,
	TAA_F_ORB_DS_OUTPUT_EN,
	TAA_F_ORB_DS_L1_CROP_EN,
	TAA_F_ORB_DS_L1_CROP_START_X,
	TAA_F_ORB_DS_L1_CROP_START_Y,
	TAA_F_ORB_DS_L1_CROP_SIZE_X,
	TAA_F_ORB_DS_L1_CROP_SIZE_Y,
	TAA_F_ORB_DS_L1_OUT_W,
	TAA_F_ORB_DS_L1_OUT_H,
	TAA_F_ORB_DS_L1_SCALE_FACTOR_X,
	TAA_F_ORB_DS_L1_SCALE_FACTOR_Y,
	TAA_F_ORB_DS_L1_TAP_SIZE,
	TAA_F_ORB_DS_L1_INV_SCALE_X,
	TAA_F_ORB_DS_L1_INV_SCALE_Y,
	TAA_F_ORB_DS_L1_INV_SHIFT_X,
	TAA_F_ORB_DS_L1_INV_SHIFT_Y,
	TAA_F_ORB_DS_L2_CROP_EN,
	TAA_F_ORB_DS_L2_CROP_START_X,
	TAA_F_ORB_DS_L2_CROP_START_Y,
	TAA_F_ORB_DS_L2_CROP_SIZE_X,
	TAA_F_ORB_DS_L2_CROP_SIZE_Y,
	TAA_F_ORB_DS_L2_OUT_W,
	TAA_F_ORB_DS_L2_OUT_H,
	TAA_F_ORB_DS_L2_SCALE_FACTOR_X,
	TAA_F_ORB_DS_L2_SCALE_FACTOR_Y,
	TAA_F_ORB_DS_L2_TAP_SIZE,
	TAA_F_ORB_DS_L2_INV_SCALE_X,
	TAA_F_ORB_DS_L2_INV_SCALE_Y,
	TAA_F_ORB_DS_L2_INV_SHIFT_X,
	TAA_F_ORB_DS_L2_INV_SHIFT_Y,
	TAA_F_ORB_DS_CRC_SEED,
	TAA_F_ORB_DS_CRC_RESULT,
	TAA_F_FDPIG_POST_GAMMA_BYPASS,
	TAA_F_FDPIG_POST_GAMMA_PEDESTAL_EN,
	TAA_F_FDPIG_POST_GAMMA_PEDESTAL_IN,
	TAA_F_FDPIG_POST_GAMMA_PEDESTAL_OUT,
	TAA_F_FDPIG_POST_GAMMA_GAMMA_TBL_0,
	TAA_F_FDPIG_POST_GAMMA_GAMMA_TBL_1,
	TAA_F_FDPIG_POST_GAMMA_GAMMA_TBL_2,
	TAA_F_FDPIG_POST_GAMMA_GAMMA_TBL_3,
	TAA_F_FDPIG_POST_GAMMA_GAMMA_TBL_4,
	TAA_F_FDPIG_POST_GAMMA_GAMMA_TBL_5,
	TAA_F_FDPIG_POST_GAMMA_GAMMA_TBL_6,
	TAA_F_FDPIG_POST_GAMMA_GAMMA_TBL_7,
	TAA_F_FDPIG_POST_GAMMA_GAMMA_TBL_8,
	TAA_F_FDPIG_POST_GAMMA_GAMMA_TBL_9,
	TAA_F_FDPIG_POST_GAMMA_GAMMA_TBL_10,
	TAA_F_FDPIG_POST_GAMMA_GAMMA_TBL_11,
	TAA_F_FDPIG_POST_GAMMA_GAMMA_TBL_12,
	TAA_F_FDPIG_POST_GAMMA_GAMMA_TBL_13,
	TAA_F_FDPIG_POST_GAMMA_GAMMA_TBL_14,
	TAA_F_FDPIG_POST_GAMMA_GAMMA_TBL_15,
	TAA_F_FDPIG_POST_GAMMA_GAMMA_TBL_16,
	TAA_F_FDPIG_POST_GAMMA_GAMMA_TBL_17,
	TAA_F_FDPIG_POST_GAMMA_GAMMA_TBL_18,
	TAA_F_FDPIG_POST_GAMMA_GAMMA_TBL_19,
	TAA_F_FDPIG_POST_GAMMA_GAMMA_TBL_20,
	TAA_F_FDPIG_POST_GAMMA_GAMMA_TBL_21,
	TAA_F_FDPIG_POST_GAMMA_GAMMA_TBL_22,
	TAA_F_FDPIG_POST_GAMMA_GAMMA_TBL_23,
	TAA_F_FDPIG_POST_GAMMA_GAMMA_TBL_24,
	TAA_F_FDPIG_POST_GAMMA_GAMMA_TBL_25,
	TAA_F_FDPIG_POST_GAMMA_GAMMA_TBL_26,
	TAA_F_FDPIG_POST_GAMMA_GAMMA_TBL_27,
	TAA_F_FDPIG_POST_GAMMA_GAMMA_TBL_28,
	TAA_F_FDPIG_POST_GAMMA_GAMMA_TBL_29,
	TAA_F_FDPIG_POST_GAMMA_GAMMA_TBL_30,
	TAA_F_FDPIG_POST_GAMMA_GAMMA_TBL_31,
	TAA_F_FDPIG_POST_GAMMA_X_PNTS_TBL_0,
	TAA_F_FDPIG_POST_GAMMA_X_PNTS_TBL_1,
	TAA_F_FDPIG_POST_GAMMA_X_PNTS_TBL_2,
	TAA_F_FDPIG_POST_GAMMA_X_PNTS_TBL_3,
	TAA_F_FDPIG_POST_GAMMA_X_PNTS_TBL_4,
	TAA_F_FDPIG_POST_GAMMA_X_PNTS_TBL_5,
	TAA_F_FDPIG_POST_GAMMA_X_PNTS_TBL_6,
	TAA_F_FDPIG_POST_GAMMA_X_PNTS_TBL_7,
	TAA_F_FDPIG_POST_GAMMA_X_PNTS_TBL_8,
	TAA_F_FDPIG_POST_GAMMA_X_PNTS_TBL_9,
	TAA_F_FDPIG_POST_GAMMA_X_PNTS_TBL_10,
	TAA_F_FDPIG_POST_GAMMA_X_PNTS_TBL_11,
	TAA_F_FDPIG_POST_GAMMA_X_PNTS_TBL_12,
	TAA_F_FDPIG_POST_GAMMA_X_PNTS_TBL_13,
	TAA_F_FDPIG_POST_GAMMA_X_PNTS_TBL_14,
	TAA_F_FDPIG_POST_GAMMA_X_PNTS_TBL_15,
	TAA_F_FDPIG_POST_GAMMA_X_PNTS_TBL_16,
	TAA_F_FDPIG_POST_GAMMA_X_PNTS_TBL_17,
	TAA_F_FDPIG_POST_GAMMA_X_PNTS_TBL_18,
	TAA_F_FDPIG_POST_GAMMA_X_PNTS_TBL_19,
	TAA_F_FDPIG_POST_GAMMA_X_PNTS_TBL_20,
	TAA_F_FDPIG_POST_GAMMA_X_PNTS_TBL_21,
	TAA_F_FDPIG_POST_GAMMA_X_PNTS_TBL_22,
	TAA_F_FDPIG_POST_GAMMA_X_PNTS_TBL_23,
	TAA_F_FDPIG_POST_GAMMA_X_PNTS_TBL_24,
	TAA_F_FDPIG_POST_GAMMA_X_PNTS_TBL_25,
	TAA_F_FDPIG_POST_GAMMA_X_PNTS_TBL_26,
	TAA_F_FDPIG_POST_GAMMA_X_PNTS_TBL_27,
	TAA_F_FDPIG_POST_GAMMA_X_PNTS_TBL_28,
	TAA_F_FDPIG_POST_GAMMA_X_PNTS_TBL_29,
	TAA_F_FDPIG_POST_GAMMA_X_PNTS_TBL_30,
	TAA_F_FDPIG_POST_GAMMA_X_PNTS_TBL_31,
	TAA_F_FDPIG_POST_GAMMA_REG_INTERFACE_VER,
	TAA_F_FDPIG_POST_GAMMA_BLOCK_ID_CODE,
	TAA_F_FDPIG_POST_GAMMA_CRC_SEED,
	TAA_F_FDPIG_POST_GAMMA_CRC_RESULT,
	TAA_F_FDPIG_CCM9_BYPASS,
	TAA_F_FDPIG_CCM9_SINGLE_MATRIX_EN,
	TAA_F_FDPIG_CCM9_SIGNED_OUTPUT_EN,
	TAA_F_FDPIG_CCM9_OUTER_SINGLE_CCM_EN,
	TAA_F_FDPIG_CCM9_SAT_INPUT_EN,
	TAA_F_FDPIG_CCM9_SINGLE_MATRIX,
	TAA_F_FDPIG_CCM9_CCM_VECTORS_0_0,
	TAA_F_FDPIG_CCM9_CCM_VECTORS_0_1,
	TAA_F_FDPIG_CCM9_CCM_VECTORS_0_2,
	TAA_F_FDPIG_CCM9_CCM_VECTORS_1_0,
	TAA_F_FDPIG_CCM9_CCM_VECTORS_1_1,
	TAA_F_FDPIG_CCM9_CCM_VECTORS_1_2,
	TAA_F_FDPIG_CCM9_CCM_VECTORS_2_0,
	TAA_F_FDPIG_CCM9_CCM_VECTORS_2_1,
	TAA_F_FDPIG_CCM9_CCM_VECTORS_2_2,
	TAA_F_FDPIG_CCM9_CCM_VECTORS_3_0,
	TAA_F_FDPIG_CCM9_CCM_VECTORS_3_1,
	TAA_F_FDPIG_CCM9_CCM_VECTORS_3_2,
	TAA_F_FDPIG_CCM9_CCM_VECTORS_4_0,
	TAA_F_FDPIG_CCM9_CCM_VECTORS_4_1,
	TAA_F_FDPIG_CCM9_CCM_VECTORS_4_2,
	TAA_F_FDPIG_CCM9_CCM_VECTORS_5_0,
	TAA_F_FDPIG_CCM9_CCM_VECTORS_5_1,
	TAA_F_FDPIG_CCM9_CCM_VECTORS_5_2,
	TAA_F_FDPIG_CCM9_CCM_VECTORS_6_0,
	TAA_F_FDPIG_CCM9_CCM_VECTORS_6_1,
	TAA_F_FDPIG_CCM9_CCM_VECTORS_6_2,
	TAA_F_FDPIG_CCM9_CCM_VECTORS_7_0,
	TAA_F_FDPIG_CCM9_CCM_VECTORS_7_1,
	TAA_F_FDPIG_CCM9_CCM_VECTORS_7_2,
	TAA_F_FDPIG_CCM9_CCM_VECTORS_8_0,
	TAA_F_FDPIG_CCM9_CCM_VECTORS_8_1,
	TAA_F_FDPIG_CCM9_CCM_VECTORS_8_2,
	TAA_F_FDPIG_CCM9_CCM_VECTORS_9_0,
	TAA_F_FDPIG_CCM9_CCM_VECTORS_9_1,
	TAA_F_FDPIG_CCM9_CCM_VECTORS_9_2,
	TAA_F_FDPIG_CCM9_CCM_VECTORS_10_0,
	TAA_F_FDPIG_CCM9_CCM_VECTORS_10_1,
	TAA_F_FDPIG_CCM9_CCM_VECTORS_10_2,
	TAA_F_FDPIG_CCM9_CCM_VECTORS_11_0,
	TAA_F_FDPIG_CCM9_CCM_VECTORS_11_1,
	TAA_F_FDPIG_CCM9_CCM_VECTORS_11_2,
	TAA_F_FDPIG_CCM9_CCM_VECTORS_12_0,
	TAA_F_FDPIG_CCM9_CCM_VECTORS_12_1,
	TAA_F_FDPIG_CCM9_CCM_VECTORS_12_2,
	TAA_F_FDPIG_CCM9_CCM_VECTORS_13_0,
	TAA_F_FDPIG_CCM9_CCM_VECTORS_13_1,
	TAA_F_FDPIG_CCM9_CCM_VECTORS_13_2,
	TAA_F_FDPIG_CCM9_CCM_VECTORS_14_0,
	TAA_F_FDPIG_CCM9_CCM_VECTORS_14_1,
	TAA_F_FDPIG_CCM9_CCM_VECTORS_14_2,
	TAA_F_FDPIG_CCM9_CCM_VECTORS_15_0,
	TAA_F_FDPIG_CCM9_CCM_VECTORS_15_1,
	TAA_F_FDPIG_CCM9_CCM_VECTORS_15_2,
	TAA_F_FDPIG_CCM9_CCM_VECTORS_16_0,
	TAA_F_FDPIG_CCM9_CCM_VECTORS_16_1,
	TAA_F_FDPIG_CCM9_CCM_VECTORS_16_2,
	TAA_F_FDPIG_CCM9_CCM_VECTORS_17_0,
	TAA_F_FDPIG_CCM9_CCM_VECTORS_17_1,
	TAA_F_FDPIG_CCM9_CCM_VECTORS_17_2,
	TAA_F_FDPIG_CCM9_RED_ACC_SHIFT,
	TAA_F_FDPIG_CCM9_GREEN_ACC_SHIFT,
	TAA_F_FDPIG_CCM9_BLUE_ACC_SHIFT,
	TAA_F_FDPIG_CCM9_OUTER_CCM_0_0,
	TAA_F_FDPIG_CCM9_OUTER_CCM_0_1,
	TAA_F_FDPIG_CCM9_OUTER_CCM_0_2,
	TAA_F_FDPIG_CCM9_OUTER_CCM_1_0,
	TAA_F_FDPIG_CCM9_OUTER_CCM_1_1,
	TAA_F_FDPIG_CCM9_OUTER_CCM_1_2,
	TAA_F_FDPIG_CCM9_OUTER_CCM_2_0,
	TAA_F_FDPIG_CCM9_OUTER_CCM_2_1,
	TAA_F_FDPIG_CCM9_OUTER_CCM_2_2,
	TAA_F_FDPIG_CCM9_RED_ACC_SHIFT_OUTER,
	TAA_F_FDPIG_CCM9_GREEN_ACC_SHIFT_OUTER,
	TAA_F_FDPIG_CCM9_BLUE_ACC_SHIFT_OUTER,
	TAA_F_FDPIG_CCM9_SAT_INPUT_THRESHOLD,
	TAA_F_FDPIG_CCM9_REG_INTERFACE_VER,
	TAA_F_FDPIG_CCM9_BLOCK_ID_CODE,
	TAA_F_FDPIG_CCM9_CRC_SEED,
	TAA_F_FDPIG_CCM9_CRC_RESULT,
	TAA_F_FDPIG_RGB_GAMMA_BYPASS,
	TAA_F_FDPIG_RGB_GAMMA_PEDESTAL_EN,
	TAA_F_FDPIG_RGB_GAMMA_PEDESTAL_IN,
	TAA_F_FDPIG_RGB_GAMMA_PEDESTAL_OUT,
	TAA_F_FDPIG_RGB_GAMMA_R_GAMMA_TBL_0,
	TAA_F_FDPIG_RGB_GAMMA_R_GAMMA_TBL_1,
	TAA_F_FDPIG_RGB_GAMMA_R_GAMMA_TBL_2,
	TAA_F_FDPIG_RGB_GAMMA_R_GAMMA_TBL_3,
	TAA_F_FDPIG_RGB_GAMMA_R_GAMMA_TBL_4,
	TAA_F_FDPIG_RGB_GAMMA_R_GAMMA_TBL_5,
	TAA_F_FDPIG_RGB_GAMMA_R_GAMMA_TBL_6,
	TAA_F_FDPIG_RGB_GAMMA_R_GAMMA_TBL_7,
	TAA_F_FDPIG_RGB_GAMMA_R_GAMMA_TBL_8,
	TAA_F_FDPIG_RGB_GAMMA_R_GAMMA_TBL_9,
	TAA_F_FDPIG_RGB_GAMMA_R_GAMMA_TBL_10,
	TAA_F_FDPIG_RGB_GAMMA_R_GAMMA_TBL_11,
	TAA_F_FDPIG_RGB_GAMMA_R_GAMMA_TBL_12,
	TAA_F_FDPIG_RGB_GAMMA_R_GAMMA_TBL_13,
	TAA_F_FDPIG_RGB_GAMMA_R_GAMMA_TBL_14,
	TAA_F_FDPIG_RGB_GAMMA_R_GAMMA_TBL_15,
	TAA_F_FDPIG_RGB_GAMMA_R_GAMMA_TBL_16,
	TAA_F_FDPIG_RGB_GAMMA_R_GAMMA_TBL_17,
	TAA_F_FDPIG_RGB_GAMMA_R_GAMMA_TBL_18,
	TAA_F_FDPIG_RGB_GAMMA_R_GAMMA_TBL_19,
	TAA_F_FDPIG_RGB_GAMMA_R_GAMMA_TBL_20,
	TAA_F_FDPIG_RGB_GAMMA_R_GAMMA_TBL_21,
	TAA_F_FDPIG_RGB_GAMMA_R_GAMMA_TBL_22,
	TAA_F_FDPIG_RGB_GAMMA_R_GAMMA_TBL_23,
	TAA_F_FDPIG_RGB_GAMMA_R_GAMMA_TBL_24,
	TAA_F_FDPIG_RGB_GAMMA_R_GAMMA_TBL_25,
	TAA_F_FDPIG_RGB_GAMMA_R_GAMMA_TBL_26,
	TAA_F_FDPIG_RGB_GAMMA_R_GAMMA_TBL_27,
	TAA_F_FDPIG_RGB_GAMMA_R_GAMMA_TBL_28,
	TAA_F_FDPIG_RGB_GAMMA_R_GAMMA_TBL_29,
	TAA_F_FDPIG_RGB_GAMMA_R_GAMMA_TBL_30,
	TAA_F_FDPIG_RGB_GAMMA_R_GAMMA_TBL_31,
	TAA_F_FDPIG_RGB_GAMMA_G_GAMMA_TBL_0,
	TAA_F_FDPIG_RGB_GAMMA_G_GAMMA_TBL_1,
	TAA_F_FDPIG_RGB_GAMMA_G_GAMMA_TBL_2,
	TAA_F_FDPIG_RGB_GAMMA_G_GAMMA_TBL_3,
	TAA_F_FDPIG_RGB_GAMMA_G_GAMMA_TBL_4,
	TAA_F_FDPIG_RGB_GAMMA_G_GAMMA_TBL_5,
	TAA_F_FDPIG_RGB_GAMMA_G_GAMMA_TBL_6,
	TAA_F_FDPIG_RGB_GAMMA_G_GAMMA_TBL_7,
	TAA_F_FDPIG_RGB_GAMMA_G_GAMMA_TBL_8,
	TAA_F_FDPIG_RGB_GAMMA_G_GAMMA_TBL_9,
	TAA_F_FDPIG_RGB_GAMMA_G_GAMMA_TBL_10,
	TAA_F_FDPIG_RGB_GAMMA_G_GAMMA_TBL_11,
	TAA_F_FDPIG_RGB_GAMMA_G_GAMMA_TBL_12,
	TAA_F_FDPIG_RGB_GAMMA_G_GAMMA_TBL_13,
	TAA_F_FDPIG_RGB_GAMMA_G_GAMMA_TBL_14,
	TAA_F_FDPIG_RGB_GAMMA_G_GAMMA_TBL_15,
	TAA_F_FDPIG_RGB_GAMMA_G_GAMMA_TBL_16,
	TAA_F_FDPIG_RGB_GAMMA_G_GAMMA_TBL_17,
	TAA_F_FDPIG_RGB_GAMMA_G_GAMMA_TBL_18,
	TAA_F_FDPIG_RGB_GAMMA_G_GAMMA_TBL_19,
	TAA_F_FDPIG_RGB_GAMMA_G_GAMMA_TBL_20,
	TAA_F_FDPIG_RGB_GAMMA_G_GAMMA_TBL_21,
	TAA_F_FDPIG_RGB_GAMMA_G_GAMMA_TBL_22,
	TAA_F_FDPIG_RGB_GAMMA_G_GAMMA_TBL_23,
	TAA_F_FDPIG_RGB_GAMMA_G_GAMMA_TBL_24,
	TAA_F_FDPIG_RGB_GAMMA_G_GAMMA_TBL_25,
	TAA_F_FDPIG_RGB_GAMMA_G_GAMMA_TBL_26,
	TAA_F_FDPIG_RGB_GAMMA_G_GAMMA_TBL_27,
	TAA_F_FDPIG_RGB_GAMMA_G_GAMMA_TBL_28,
	TAA_F_FDPIG_RGB_GAMMA_G_GAMMA_TBL_29,
	TAA_F_FDPIG_RGB_GAMMA_G_GAMMA_TBL_30,
	TAA_F_FDPIG_RGB_GAMMA_G_GAMMA_TBL_31,
	TAA_F_FDPIG_RGB_GAMMA_B_GAMMA_TBL_0,
	TAA_F_FDPIG_RGB_GAMMA_B_GAMMA_TBL_1,
	TAA_F_FDPIG_RGB_GAMMA_B_GAMMA_TBL_2,
	TAA_F_FDPIG_RGB_GAMMA_B_GAMMA_TBL_3,
	TAA_F_FDPIG_RGB_GAMMA_B_GAMMA_TBL_4,
	TAA_F_FDPIG_RGB_GAMMA_B_GAMMA_TBL_5,
	TAA_F_FDPIG_RGB_GAMMA_B_GAMMA_TBL_6,
	TAA_F_FDPIG_RGB_GAMMA_B_GAMMA_TBL_7,
	TAA_F_FDPIG_RGB_GAMMA_B_GAMMA_TBL_8,
	TAA_F_FDPIG_RGB_GAMMA_B_GAMMA_TBL_9,
	TAA_F_FDPIG_RGB_GAMMA_B_GAMMA_TBL_10,
	TAA_F_FDPIG_RGB_GAMMA_B_GAMMA_TBL_11,
	TAA_F_FDPIG_RGB_GAMMA_B_GAMMA_TBL_12,
	TAA_F_FDPIG_RGB_GAMMA_B_GAMMA_TBL_13,
	TAA_F_FDPIG_RGB_GAMMA_B_GAMMA_TBL_14,
	TAA_F_FDPIG_RGB_GAMMA_B_GAMMA_TBL_15,
	TAA_F_FDPIG_RGB_GAMMA_B_GAMMA_TBL_16,
	TAA_F_FDPIG_RGB_GAMMA_B_GAMMA_TBL_17,
	TAA_F_FDPIG_RGB_GAMMA_B_GAMMA_TBL_18,
	TAA_F_FDPIG_RGB_GAMMA_B_GAMMA_TBL_19,
	TAA_F_FDPIG_RGB_GAMMA_B_GAMMA_TBL_20,
	TAA_F_FDPIG_RGB_GAMMA_B_GAMMA_TBL_21,
	TAA_F_FDPIG_RGB_GAMMA_B_GAMMA_TBL_22,
	TAA_F_FDPIG_RGB_GAMMA_B_GAMMA_TBL_23,
	TAA_F_FDPIG_RGB_GAMMA_B_GAMMA_TBL_24,
	TAA_F_FDPIG_RGB_GAMMA_B_GAMMA_TBL_25,
	TAA_F_FDPIG_RGB_GAMMA_B_GAMMA_TBL_26,
	TAA_F_FDPIG_RGB_GAMMA_B_GAMMA_TBL_27,
	TAA_F_FDPIG_RGB_GAMMA_B_GAMMA_TBL_28,
	TAA_F_FDPIG_RGB_GAMMA_B_GAMMA_TBL_29,
	TAA_F_FDPIG_RGB_GAMMA_B_GAMMA_TBL_30,
	TAA_F_FDPIG_RGB_GAMMA_B_GAMMA_TBL_31,
	TAA_F_FDPIG_RGB_GAMMA_X_PNTS_TBL_0,
	TAA_F_FDPIG_RGB_GAMMA_X_PNTS_TBL_1,
	TAA_F_FDPIG_RGB_GAMMA_X_PNTS_TBL_2,
	TAA_F_FDPIG_RGB_GAMMA_X_PNTS_TBL_3,
	TAA_F_FDPIG_RGB_GAMMA_X_PNTS_TBL_4,
	TAA_F_FDPIG_RGB_GAMMA_X_PNTS_TBL_5,
	TAA_F_FDPIG_RGB_GAMMA_X_PNTS_TBL_6,
	TAA_F_FDPIG_RGB_GAMMA_X_PNTS_TBL_7,
	TAA_F_FDPIG_RGB_GAMMA_X_PNTS_TBL_8,
	TAA_F_FDPIG_RGB_GAMMA_X_PNTS_TBL_9,
	TAA_F_FDPIG_RGB_GAMMA_X_PNTS_TBL_10,
	TAA_F_FDPIG_RGB_GAMMA_X_PNTS_TBL_11,
	TAA_F_FDPIG_RGB_GAMMA_X_PNTS_TBL_12,
	TAA_F_FDPIG_RGB_GAMMA_X_PNTS_TBL_13,
	TAA_F_FDPIG_RGB_GAMMA_X_PNTS_TBL_14,
	TAA_F_FDPIG_RGB_GAMMA_X_PNTS_TBL_15,
	TAA_F_FDPIG_RGB_GAMMA_X_PNTS_TBL_16,
	TAA_F_FDPIG_RGB_GAMMA_X_PNTS_TBL_17,
	TAA_F_FDPIG_RGB_GAMMA_X_PNTS_TBL_18,
	TAA_F_FDPIG_RGB_GAMMA_X_PNTS_TBL_19,
	TAA_F_FDPIG_RGB_GAMMA_X_PNTS_TBL_20,
	TAA_F_FDPIG_RGB_GAMMA_X_PNTS_TBL_21,
	TAA_F_FDPIG_RGB_GAMMA_X_PNTS_TBL_22,
	TAA_F_FDPIG_RGB_GAMMA_X_PNTS_TBL_23,
	TAA_F_FDPIG_RGB_GAMMA_X_PNTS_TBL_24,
	TAA_F_FDPIG_RGB_GAMMA_X_PNTS_TBL_25,
	TAA_F_FDPIG_RGB_GAMMA_X_PNTS_TBL_26,
	TAA_F_FDPIG_RGB_GAMMA_X_PNTS_TBL_27,
	TAA_F_FDPIG_RGB_GAMMA_X_PNTS_TBL_28,
	TAA_F_FDPIG_RGB_GAMMA_X_PNTS_TBL_29,
	TAA_F_FDPIG_RGB_GAMMA_X_PNTS_TBL_30,
	TAA_F_FDPIG_RGB_GAMMA_X_PNTS_TBL_31,
	TAA_F_FDPIG_RGB_GAMMA_R_DELTA_SIGN,
	TAA_F_FDPIG_RGB_GAMMA_G_DELTA_SIGN,
	TAA_F_FDPIG_RGB_GAMMA_B_DELTA_SIGN,
	TAA_F_FDPIG_RGB_GAMMA_REG_INTERFACE_VER,
	TAA_F_FDPIG_RGB_GAMMA_BLOCK_ID_CODE,
	TAA_F_FDPIG_RGB_GAMMA_CRC_SEED,
	TAA_F_FDPIG_RGB_GAMMA_CRC_RESULT,
	TAA_F_FDPIG_RGB2YUV_BYPASS,
	TAA_F_FDPIG_RGB2YUV_COEFF_0_0,
	TAA_F_FDPIG_RGB2YUV_COEFF_0_1,
	TAA_F_FDPIG_RGB2YUV_COEFF_0_2,
	TAA_F_FDPIG_RGB2YUV_COEFF_1_0,
	TAA_F_FDPIG_RGB2YUV_COEFF_1_1,
	TAA_F_FDPIG_RGB2YUV_COEFF_1_2,
	TAA_F_FDPIG_RGB2YUV_COEFF_2_0,
	TAA_F_FDPIG_RGB2YUV_COEFF_2_1,
	TAA_F_FDPIG_RGB2YUV_COEFF_2_2,
	TAA_F_FDPIG_RGB2YUV_LIMITS_0_0,
	TAA_F_FDPIG_RGB2YUV_LIMITS_0_1,
	TAA_F_FDPIG_RGB2YUV_LIMITS_1_0,
	TAA_F_FDPIG_RGB2YUV_LIMITS_1_1,
	TAA_F_FDPIG_RGB2YUV_LIMITS_2_0,
	TAA_F_FDPIG_RGB2YUV_LIMITS_2_1,
	TAA_F_FDPIG_RGB2YUV_LSHIFT,
	TAA_F_FDPIG_RGB2YUV_OFFSET_0_0,
	TAA_F_FDPIG_RGB2YUV_OFFSET_0_1,
	TAA_F_FDPIG_RGB2YUV_OFFSET_0_2,
	TAA_F_FDPIG_RGB2YUV_REG_INTERFACE_VER,
	TAA_F_FDPIG_RGB2YUV_BLOCK_ID_CODE,
	TAA_F_FDPIG_RGB2YUV_CRC_SEED,
	TAA_F_FDPIG_RGB2YUV_CRC_RESULT,
	TAA_F_FDPIG_YUV444TO422_BYPASS,
	TAA_F_FDPIG_YUV444TO422_ORDER,
	TAA_F_FDPIG_YUV444TO422_CH3_INV_EN,
	TAA_F_FDPIG_YUV444TO422_COEFFS_0,
	TAA_F_FDPIG_YUV444TO422_COEFFS_1,
	TAA_F_FDPIG_YUV444TO422_COEFFS_2,
	TAA_F_FDPIG_YUV444TO422_COEFFS_3,
	TAA_F_FDPIG_YUV444TO422_COEFFS_4,
	TAA_F_FDPIG_YUV444TO422_REG_INTERFACE_VER,
	TAA_F_FDPIG_YUV444TO422_BLOCK_ID_CODE,
	TAA_F_FDPIG_YUV444TO422_CRC_SEED,
	TAA_F_FDPIG_YUV444TO422_CRC_RESULT,
	TAA_F_BCROP_2_BYPASS,
	TAA_F_BCROP_2_START_X,
	TAA_F_BCROP_2_START_Y,
	TAA_F_BCROP_2_SIZE_X,
	TAA_F_BCROP_2_SIZE_Y,
	TAA_F_BCROP_2_REG_INTERFACE_VER,
	TAA_F_BCROP_2_BLOCK_ID_CODE,
	TAA_F_BCROP_2_CRC_SEED,
	TAA_F_BCROP_2_CRC_RESULT,
	TAA_F_WDMA_RGBHIST_EN,
	TAA_F_WDMA_RGBHIST_COMP_EN,
	TAA_F_WDMA_RGBHIST_DATA_FORMAT_BAYER,
	TAA_F_WDMA_RGBHIST_MONO_MODE,
	TAA_F_WDMA_RGBHIST_AUTO_FLUSH_EN,
	TAA_F_WDMA_RGBHIST_WIDTH,
	TAA_F_WDMA_RGBHIST_HEIGHT,
	TAA_F_WDMA_RGBHIST_IMG_STRIDE_1P,
	TAA_F_WDMA_RGBHIST_VOTF_EN,
	TAA_F_WDMA_RGBHIST_MAX_MO,
	TAA_F_WDMA_RGBHIST_LINEGAP,
	TAA_F_WDMA_RGBHIST_MAX_BL,
	TAA_F_WDMA_RGBHIST_BUSINFO,
	TAA_F_WDMA_RGBHIST_IMG_BASE_ADDR_1P_FRO0,
	TAA_F_WDMA_RGBHIST_IMG_BASE_ADDR_1P_FRO1,
	TAA_F_WDMA_RGBHIST_IMG_BASE_ADDR_1P_FRO2,
	TAA_F_WDMA_RGBHIST_IMG_BASE_ADDR_1P_FRO3,
	TAA_F_WDMA_RGBHIST_IMG_BASE_ADDR_1P_FRO4,
	TAA_F_WDMA_RGBHIST_IMG_BASE_ADDR_1P_FRO5,
	TAA_F_WDMA_RGBHIST_IMG_BASE_ADDR_1P_FRO6,
	TAA_F_WDMA_RGBHIST_IMG_BASE_ADDR_1P_FRO7,
	TAA_F_WDMA_RGBHIST_IMG_CRC_1P,
	TAA_F_WDMA_RGBHIST_MON_STATUS0,
	TAA_F_WDMA_RGBHIST_MON_STATUS1,
	TAA_F_WDMA_RGBHIST_MON_STATUS2,
	TAA_F_WDMA_RGBHIST_MON_STATUS3,
	TAA_F_WDMA_THSTAT_EN,
	TAA_F_WDMA_THSTAT_COMP_EN,
	TAA_F_WDMA_THSTAT_DATA_FORMAT_BAYER,
	TAA_F_WDMA_THSTAT_MONO_MODE,
	TAA_F_WDMA_THSTAT_AUTO_FLUSH_EN,
	TAA_F_WDMA_THSTAT_WIDTH,
	TAA_F_WDMA_THSTAT_HEIGHT,
	TAA_F_WDMA_THSTAT_IMG_STRIDE_1P,
	TAA_F_WDMA_THSTAT_VOTF_EN,
	TAA_F_WDMA_THSTAT_MAX_MO,
	TAA_F_WDMA_THSTAT_LINEGAP,
	TAA_F_WDMA_THSTAT_MAX_BL,
	TAA_F_WDMA_THSTAT_BUSINFO,
	TAA_F_WDMA_THSTAT_IMG_BASE_ADDR_1P_FRO0,
	TAA_F_WDMA_THSTAT_IMG_BASE_ADDR_1P_FRO1,
	TAA_F_WDMA_THSTAT_IMG_BASE_ADDR_1P_FRO2,
	TAA_F_WDMA_THSTAT_IMG_BASE_ADDR_1P_FRO3,
	TAA_F_WDMA_THSTAT_IMG_BASE_ADDR_1P_FRO4,
	TAA_F_WDMA_THSTAT_IMG_BASE_ADDR_1P_FRO5,
	TAA_F_WDMA_THSTAT_IMG_BASE_ADDR_1P_FRO6,
	TAA_F_WDMA_THSTAT_IMG_BASE_ADDR_1P_FRO7,
	TAA_F_WDMA_THSTAT_IMG_CRC_1P,
	TAA_F_WDMA_THSTAT_MON_STATUS0,
	TAA_F_WDMA_THSTAT_MON_STATUS1,
	TAA_F_WDMA_THSTAT_MON_STATUS2,
	TAA_F_WDMA_THSTAT_MON_STATUS3,
	TAA_F_WDMA_DRC_EN,
	TAA_F_WDMA_DRC_COMP_EN,
	TAA_F_WDMA_DRC_DATA_FORMAT_BAYER,
	TAA_F_WDMA_DRC_MONO_MODE,
	TAA_F_WDMA_DRC_AUTO_FLUSH_EN,
	TAA_F_WDMA_DRC_WIDTH,
	TAA_F_WDMA_DRC_HEIGHT,
	TAA_F_WDMA_DRC_IMG_STRIDE_1P,
	TAA_F_WDMA_DRC_VOTF_EN,
	TAA_F_WDMA_DRC_MAX_MO,
	TAA_F_WDMA_DRC_LINEGAP,
	TAA_F_WDMA_DRC_MAX_BL,
	TAA_F_WDMA_DRC_BUSINFO,
	TAA_F_WDMA_DRC_IMG_BASE_ADDR_1P_FRO0,
	TAA_F_WDMA_DRC_IMG_BASE_ADDR_1P_FRO1,
	TAA_F_WDMA_DRC_IMG_BASE_ADDR_1P_FRO2,
	TAA_F_WDMA_DRC_IMG_BASE_ADDR_1P_FRO3,
	TAA_F_WDMA_DRC_IMG_BASE_ADDR_1P_FRO4,
	TAA_F_WDMA_DRC_IMG_BASE_ADDR_1P_FRO5,
	TAA_F_WDMA_DRC_IMG_BASE_ADDR_1P_FRO6,
	TAA_F_WDMA_DRC_IMG_BASE_ADDR_1P_FRO7,
	TAA_F_WDMA_DRC_IMG_CRC_1P,
	TAA_F_WDMA_DRC_MON_STATUS0,
	TAA_F_WDMA_DRC_MON_STATUS1,
	TAA_F_WDMA_DRC_MON_STATUS2,
	TAA_F_WDMA_DRC_MON_STATUS3,
	TAA_F_BLC_ZSL_BYPASS,
	TAA_F_BLC_ZSL_PERIODIC_GAIN_SHIFT,
	TAA_F_BLC_ZSL_PERIODIC_OFFSETS_BEFORE_GAIN_0_0,
	TAA_F_BLC_ZSL_PERIODIC_OFFSETS_BEFORE_GAIN_0_1,
	TAA_F_BLC_ZSL_PERIODIC_OFFSETS_BEFORE_GAIN_0_2,
	TAA_F_BLC_ZSL_PERIODIC_OFFSETS_BEFORE_GAIN_0_3,
	TAA_F_BLC_ZSL_PERIODIC_OFFSETS_BEFORE_GAIN_1_0,
	TAA_F_BLC_ZSL_PERIODIC_OFFSETS_BEFORE_GAIN_1_1,
	TAA_F_BLC_ZSL_PERIODIC_OFFSETS_BEFORE_GAIN_1_2,
	TAA_F_BLC_ZSL_PERIODIC_OFFSETS_BEFORE_GAIN_1_3,
	TAA_F_BLC_ZSL_PERIODIC_OFFSETS_BEFORE_GAIN_2_0,
	TAA_F_BLC_ZSL_PERIODIC_OFFSETS_BEFORE_GAIN_2_1,
	TAA_F_BLC_ZSL_PERIODIC_OFFSETS_BEFORE_GAIN_2_2,
	TAA_F_BLC_ZSL_PERIODIC_OFFSETS_BEFORE_GAIN_2_3,
	TAA_F_BLC_ZSL_PERIODIC_OFFSETS_BEFORE_GAIN_3_0,
	TAA_F_BLC_ZSL_PERIODIC_OFFSETS_BEFORE_GAIN_3_1,
	TAA_F_BLC_ZSL_PERIODIC_OFFSETS_BEFORE_GAIN_3_2,
	TAA_F_BLC_ZSL_PERIODIC_OFFSETS_BEFORE_GAIN_3_3,
	TAA_F_BLC_ZSL_PERIODIC_OFFSETS_AFTER_GAIN_0_0,
	TAA_F_BLC_ZSL_PERIODIC_OFFSETS_AFTER_GAIN_0_1,
	TAA_F_BLC_ZSL_PERIODIC_OFFSETS_AFTER_GAIN_0_2,
	TAA_F_BLC_ZSL_PERIODIC_OFFSETS_AFTER_GAIN_0_3,
	TAA_F_BLC_ZSL_PERIODIC_OFFSETS_AFTER_GAIN_1_0,
	TAA_F_BLC_ZSL_PERIODIC_OFFSETS_AFTER_GAIN_1_1,
	TAA_F_BLC_ZSL_PERIODIC_OFFSETS_AFTER_GAIN_1_2,
	TAA_F_BLC_ZSL_PERIODIC_OFFSETS_AFTER_GAIN_1_3,
	TAA_F_BLC_ZSL_PERIODIC_OFFSETS_AFTER_GAIN_2_0,
	TAA_F_BLC_ZSL_PERIODIC_OFFSETS_AFTER_GAIN_2_1,
	TAA_F_BLC_ZSL_PERIODIC_OFFSETS_AFTER_GAIN_2_2,
	TAA_F_BLC_ZSL_PERIODIC_OFFSETS_AFTER_GAIN_2_3,
	TAA_F_BLC_ZSL_PERIODIC_OFFSETS_AFTER_GAIN_3_0,
	TAA_F_BLC_ZSL_PERIODIC_OFFSETS_AFTER_GAIN_3_1,
	TAA_F_BLC_ZSL_PERIODIC_OFFSETS_AFTER_GAIN_3_2,
	TAA_F_BLC_ZSL_PERIODIC_OFFSETS_AFTER_GAIN_3_3,
	TAA_F_BLC_ZSL_PERIODIC_GAINS_0_0,
	TAA_F_BLC_ZSL_PERIODIC_GAINS_0_1,
	TAA_F_BLC_ZSL_PERIODIC_GAINS_0_2,
	TAA_F_BLC_ZSL_PERIODIC_GAINS_0_3,
	TAA_F_BLC_ZSL_PERIODIC_GAINS_1_0,
	TAA_F_BLC_ZSL_PERIODIC_GAINS_1_1,
	TAA_F_BLC_ZSL_PERIODIC_GAINS_1_2,
	TAA_F_BLC_ZSL_PERIODIC_GAINS_1_3,
	TAA_F_BLC_ZSL_PERIODIC_GAINS_2_0,
	TAA_F_BLC_ZSL_PERIODIC_GAINS_2_1,
	TAA_F_BLC_ZSL_PERIODIC_GAINS_2_2,
	TAA_F_BLC_ZSL_PERIODIC_GAINS_2_3,
	TAA_F_BLC_ZSL_PERIODIC_GAINS_3_0,
	TAA_F_BLC_ZSL_PERIODIC_GAINS_3_1,
	TAA_F_BLC_ZSL_PERIODIC_GAINS_3_2,
	TAA_F_BLC_ZSL_PERIODIC_GAINS_3_3,
	TAA_F_BLC_ZSL_LOWER_LIMIT,
	TAA_F_BLC_ZSL_HIGHER_LIMIT,
	TAA_F_BLC_ZSL_MONO_MODE_EN,
	TAA_F_BLC_ZSL_PERIODIC_GAINS_EN,
	TAA_F_BLC_ZSL_PERIODIC_OFFSETS_BEFORE_GAIN_EN,
	TAA_F_BLC_ZSL_PERIODIC_OFFSETS_AFTER_GAIN_EN,
	TAA_F_BLC_ZSL_CRC_SEED,
	TAA_F_BLC_ZSL_CRC_RESULT,
	TAA_F_BLC_STRP_BYPASS,
	TAA_F_BLC_STRP_PERIODIC_GAIN_SHIFT,
	TAA_F_BLC_STRP_PERIODIC_OFFSETS_BEFORE_GAIN_0_0,
	TAA_F_BLC_STRP_PERIODIC_OFFSETS_BEFORE_GAIN_0_1,
	TAA_F_BLC_STRP_PERIODIC_OFFSETS_BEFORE_GAIN_0_2,
	TAA_F_BLC_STRP_PERIODIC_OFFSETS_BEFORE_GAIN_0_3,
	TAA_F_BLC_STRP_PERIODIC_OFFSETS_BEFORE_GAIN_1_0,
	TAA_F_BLC_STRP_PERIODIC_OFFSETS_BEFORE_GAIN_1_1,
	TAA_F_BLC_STRP_PERIODIC_OFFSETS_BEFORE_GAIN_1_2,
	TAA_F_BLC_STRP_PERIODIC_OFFSETS_BEFORE_GAIN_1_3,
	TAA_F_BLC_STRP_PERIODIC_OFFSETS_BEFORE_GAIN_2_0,
	TAA_F_BLC_STRP_PERIODIC_OFFSETS_BEFORE_GAIN_2_1,
	TAA_F_BLC_STRP_PERIODIC_OFFSETS_BEFORE_GAIN_2_2,
	TAA_F_BLC_STRP_PERIODIC_OFFSETS_BEFORE_GAIN_2_3,
	TAA_F_BLC_STRP_PERIODIC_OFFSETS_BEFORE_GAIN_3_0,
	TAA_F_BLC_STRP_PERIODIC_OFFSETS_BEFORE_GAIN_3_1,
	TAA_F_BLC_STRP_PERIODIC_OFFSETS_BEFORE_GAIN_3_2,
	TAA_F_BLC_STRP_PERIODIC_OFFSETS_BEFORE_GAIN_3_3,
	TAA_F_BLC_STRP_PERIODIC_OFFSETS_AFTER_GAIN_0_0,
	TAA_F_BLC_STRP_PERIODIC_OFFSETS_AFTER_GAIN_0_1,
	TAA_F_BLC_STRP_PERIODIC_OFFSETS_AFTER_GAIN_0_2,
	TAA_F_BLC_STRP_PERIODIC_OFFSETS_AFTER_GAIN_0_3,
	TAA_F_BLC_STRP_PERIODIC_OFFSETS_AFTER_GAIN_1_0,
	TAA_F_BLC_STRP_PERIODIC_OFFSETS_AFTER_GAIN_1_1,
	TAA_F_BLC_STRP_PERIODIC_OFFSETS_AFTER_GAIN_1_2,
	TAA_F_BLC_STRP_PERIODIC_OFFSETS_AFTER_GAIN_1_3,
	TAA_F_BLC_STRP_PERIODIC_OFFSETS_AFTER_GAIN_2_0,
	TAA_F_BLC_STRP_PERIODIC_OFFSETS_AFTER_GAIN_2_1,
	TAA_F_BLC_STRP_PERIODIC_OFFSETS_AFTER_GAIN_2_2,
	TAA_F_BLC_STRP_PERIODIC_OFFSETS_AFTER_GAIN_2_3,
	TAA_F_BLC_STRP_PERIODIC_OFFSETS_AFTER_GAIN_3_0,
	TAA_F_BLC_STRP_PERIODIC_OFFSETS_AFTER_GAIN_3_1,
	TAA_F_BLC_STRP_PERIODIC_OFFSETS_AFTER_GAIN_3_2,
	TAA_F_BLC_STRP_PERIODIC_OFFSETS_AFTER_GAIN_3_3,
	TAA_F_BLC_STRP_PERIODIC_GAINS_0_0,
	TAA_F_BLC_STRP_PERIODIC_GAINS_0_1,
	TAA_F_BLC_STRP_PERIODIC_GAINS_0_2,
	TAA_F_BLC_STRP_PERIODIC_GAINS_0_3,
	TAA_F_BLC_STRP_PERIODIC_GAINS_1_0,
	TAA_F_BLC_STRP_PERIODIC_GAINS_1_1,
	TAA_F_BLC_STRP_PERIODIC_GAINS_1_2,
	TAA_F_BLC_STRP_PERIODIC_GAINS_1_3,
	TAA_F_BLC_STRP_PERIODIC_GAINS_2_0,
	TAA_F_BLC_STRP_PERIODIC_GAINS_2_1,
	TAA_F_BLC_STRP_PERIODIC_GAINS_2_2,
	TAA_F_BLC_STRP_PERIODIC_GAINS_2_3,
	TAA_F_BLC_STRP_PERIODIC_GAINS_3_0,
	TAA_F_BLC_STRP_PERIODIC_GAINS_3_1,
	TAA_F_BLC_STRP_PERIODIC_GAINS_3_2,
	TAA_F_BLC_STRP_PERIODIC_GAINS_3_3,
	TAA_F_BLC_STRP_LOWER_LIMIT,
	TAA_F_BLC_STRP_HIGHER_LIMIT,
	TAA_F_BLC_STRP_MONO_MODE_EN,
	TAA_F_BLC_STRP_PERIODIC_GAINS_EN,
	TAA_F_BLC_STRP_PERIODIC_OFFSETS_BEFORE_GAIN_EN,
	TAA_F_BLC_STRP_PERIODIC_OFFSETS_AFTER_GAIN_EN,
	TAA_F_BLC_STRP_CRC_SEED,
	TAA_F_BLC_STRP_CRC_RESULT,
	TAA_F_BLC_DNS_BYPASS,
	TAA_F_BLC_DNS_PERIODIC_GAIN_SHIFT,
	TAA_F_BLC_DNS_PERIODIC_OFFSETS_BEFORE_GAIN_0_0,
	TAA_F_BLC_DNS_PERIODIC_OFFSETS_BEFORE_GAIN_0_1,
	TAA_F_BLC_DNS_PERIODIC_OFFSETS_BEFORE_GAIN_0_2,
	TAA_F_BLC_DNS_PERIODIC_OFFSETS_BEFORE_GAIN_0_3,
	TAA_F_BLC_DNS_PERIODIC_OFFSETS_BEFORE_GAIN_1_0,
	TAA_F_BLC_DNS_PERIODIC_OFFSETS_BEFORE_GAIN_1_1,
	TAA_F_BLC_DNS_PERIODIC_OFFSETS_BEFORE_GAIN_1_2,
	TAA_F_BLC_DNS_PERIODIC_OFFSETS_BEFORE_GAIN_1_3,
	TAA_F_BLC_DNS_PERIODIC_OFFSETS_BEFORE_GAIN_2_0,
	TAA_F_BLC_DNS_PERIODIC_OFFSETS_BEFORE_GAIN_2_1,
	TAA_F_BLC_DNS_PERIODIC_OFFSETS_BEFORE_GAIN_2_2,
	TAA_F_BLC_DNS_PERIODIC_OFFSETS_BEFORE_GAIN_2_3,
	TAA_F_BLC_DNS_PERIODIC_OFFSETS_BEFORE_GAIN_3_0,
	TAA_F_BLC_DNS_PERIODIC_OFFSETS_BEFORE_GAIN_3_1,
	TAA_F_BLC_DNS_PERIODIC_OFFSETS_BEFORE_GAIN_3_2,
	TAA_F_BLC_DNS_PERIODIC_OFFSETS_BEFORE_GAIN_3_3,
	TAA_F_BLC_DNS_PERIODIC_OFFSETS_AFTER_GAIN_0_0,
	TAA_F_BLC_DNS_PERIODIC_OFFSETS_AFTER_GAIN_0_1,
	TAA_F_BLC_DNS_PERIODIC_OFFSETS_AFTER_GAIN_0_2,
	TAA_F_BLC_DNS_PERIODIC_OFFSETS_AFTER_GAIN_0_3,
	TAA_F_BLC_DNS_PERIODIC_OFFSETS_AFTER_GAIN_1_0,
	TAA_F_BLC_DNS_PERIODIC_OFFSETS_AFTER_GAIN_1_1,
	TAA_F_BLC_DNS_PERIODIC_OFFSETS_AFTER_GAIN_1_2,
	TAA_F_BLC_DNS_PERIODIC_OFFSETS_AFTER_GAIN_1_3,
	TAA_F_BLC_DNS_PERIODIC_OFFSETS_AFTER_GAIN_2_0,
	TAA_F_BLC_DNS_PERIODIC_OFFSETS_AFTER_GAIN_2_1,
	TAA_F_BLC_DNS_PERIODIC_OFFSETS_AFTER_GAIN_2_2,
	TAA_F_BLC_DNS_PERIODIC_OFFSETS_AFTER_GAIN_2_3,
	TAA_F_BLC_DNS_PERIODIC_OFFSETS_AFTER_GAIN_3_0,
	TAA_F_BLC_DNS_PERIODIC_OFFSETS_AFTER_GAIN_3_1,
	TAA_F_BLC_DNS_PERIODIC_OFFSETS_AFTER_GAIN_3_2,
	TAA_F_BLC_DNS_PERIODIC_OFFSETS_AFTER_GAIN_3_3,
	TAA_F_BLC_DNS_PERIODIC_GAINS_0_0,
	TAA_F_BLC_DNS_PERIODIC_GAINS_0_1,
	TAA_F_BLC_DNS_PERIODIC_GAINS_0_2,
	TAA_F_BLC_DNS_PERIODIC_GAINS_0_3,
	TAA_F_BLC_DNS_PERIODIC_GAINS_1_0,
	TAA_F_BLC_DNS_PERIODIC_GAINS_1_1,
	TAA_F_BLC_DNS_PERIODIC_GAINS_1_2,
	TAA_F_BLC_DNS_PERIODIC_GAINS_1_3,
	TAA_F_BLC_DNS_PERIODIC_GAINS_2_0,
	TAA_F_BLC_DNS_PERIODIC_GAINS_2_1,
	TAA_F_BLC_DNS_PERIODIC_GAINS_2_2,
	TAA_F_BLC_DNS_PERIODIC_GAINS_2_3,
	TAA_F_BLC_DNS_PERIODIC_GAINS_3_0,
	TAA_F_BLC_DNS_PERIODIC_GAINS_3_1,
	TAA_F_BLC_DNS_PERIODIC_GAINS_3_2,
	TAA_F_BLC_DNS_PERIODIC_GAINS_3_3,
	TAA_F_BLC_DNS_LOWER_LIMIT,
	TAA_F_BLC_DNS_HIGHER_LIMIT,
	TAA_F_BLC_DNS_MONO_MODE_EN,
	TAA_F_BLC_DNS_PERIODIC_GAINS_EN,
	TAA_F_BLC_DNS_PERIODIC_OFFSETS_BEFORE_GAIN_EN,
	TAA_F_BLC_DNS_PERIODIC_OFFSETS_AFTER_GAIN_EN,
	TAA_F_BLC_DNS_CRC_SEED,
	TAA_F_BLC_DNS_CRC_RESULT,
	TAA_F_WDMA_DS0_EN,
	TAA_F_WDMA_DS0_COMP_EN,
	TAA_F_WDMA_DS0_DATA_FORMAT_BAYER,
	TAA_F_WDMA_DS0_MONO_MODE,
	TAA_F_WDMA_DS0_AUTO_FLUSH_EN,
	TAA_F_WDMA_DS0_WIDTH,
	TAA_F_WDMA_DS0_HEIGHT,
	TAA_F_WDMA_DS0_IMG_STRIDE_1P,
	TAA_F_WDMA_DS0_VOTF_EN,
	TAA_F_WDMA_DS0_MAX_MO,
	TAA_F_WDMA_DS0_LINEGAP,
	TAA_F_WDMA_DS0_MAX_BL,
	TAA_F_WDMA_DS0_BUSINFO,
	TAA_F_WDMA_DS0_IMG_BASE_ADDR_1P_FRO0,
	TAA_F_WDMA_DS0_IMG_BASE_ADDR_1P_FRO1,
	TAA_F_WDMA_DS0_IMG_BASE_ADDR_1P_FRO2,
	TAA_F_WDMA_DS0_IMG_BASE_ADDR_1P_FRO3,
	TAA_F_WDMA_DS0_IMG_BASE_ADDR_1P_FRO4,
	TAA_F_WDMA_DS0_IMG_BASE_ADDR_1P_FRO5,
	TAA_F_WDMA_DS0_IMG_BASE_ADDR_1P_FRO6,
	TAA_F_WDMA_DS0_IMG_BASE_ADDR_1P_FRO7,
	TAA_F_WDMA_DS0_IMG_CRC_1P,
	TAA_F_WDMA_DS0_MON_STATUS0,
	TAA_F_WDMA_DS0_MON_STATUS1,
	TAA_F_WDMA_DS0_MON_STATUS2,
	TAA_F_WDMA_DS0_MON_STATUS3,
	TAA_F_WDMA_DS1_EN,
	TAA_F_WDMA_DS1_COMP_EN,
	TAA_F_WDMA_DS1_DATA_FORMAT_BAYER,
	TAA_F_WDMA_DS1_MONO_MODE,
	TAA_F_WDMA_DS1_AUTO_FLUSH_EN,
	TAA_F_WDMA_DS1_WIDTH,
	TAA_F_WDMA_DS1_HEIGHT,
	TAA_F_WDMA_DS1_IMG_STRIDE_1P,
	TAA_F_WDMA_DS1_VOTF_EN,
	TAA_F_WDMA_DS1_MAX_MO,
	TAA_F_WDMA_DS1_LINEGAP,
	TAA_F_WDMA_DS1_MAX_BL,
	TAA_F_WDMA_DS1_BUSINFO,
	TAA_F_WDMA_DS1_IMG_BASE_ADDR_1P_FRO0,
	TAA_F_WDMA_DS1_IMG_BASE_ADDR_1P_FRO1,
	TAA_F_WDMA_DS1_IMG_BASE_ADDR_1P_FRO2,
	TAA_F_WDMA_DS1_IMG_BASE_ADDR_1P_FRO3,
	TAA_F_WDMA_DS1_IMG_BASE_ADDR_1P_FRO4,
	TAA_F_WDMA_DS1_IMG_BASE_ADDR_1P_FRO5,
	TAA_F_WDMA_DS1_IMG_BASE_ADDR_1P_FRO6,
	TAA_F_WDMA_DS1_IMG_BASE_ADDR_1P_FRO7,
	TAA_F_WDMA_DS1_IMG_CRC_1P,
	TAA_F_WDMA_DS1_MON_STATUS0,
	TAA_F_WDMA_DS1_MON_STATUS1,
	TAA_F_WDMA_DS1_MON_STATUS2,
	TAA_F_WDMA_DS1_MON_STATUS3,
	TAA_F_WDMA_FDPIG_EN,
	TAA_F_WDMA_FDPIG_COMP_EN,
	TAA_F_WDMA_FDPIG_DATA_FORMAT_YUV,
	TAA_F_WDMA_FDPIG_MONO_MODE,
	TAA_F_WDMA_FDPIG_AUTO_FLUSH_EN,
	TAA_F_WDMA_FDPIG_WIDTH,
	TAA_F_WDMA_FDPIG_HEIGHT,
	TAA_F_WDMA_FDPIG_IMG_STRIDE_1P,
	TAA_F_WDMA_FDPIG_IMG_STRIDE_2P,
	TAA_F_WDMA_FDPIG_IMG_STRIDE_3P,
	TAA_F_WDMA_FDPIG_VOTF_EN,
	TAA_F_WDMA_FDPIG_MAX_MO,
	TAA_F_WDMA_FDPIG_LINEGAP,
	TAA_F_WDMA_FDPIG_MAX_BL,
	TAA_F_WDMA_FDPIG_BUSINFO,
	TAA_F_WDMA_FDPIG_IMG_BASE_ADDR_1P_FRO0,
	TAA_F_WDMA_FDPIG_IMG_BASE_ADDR_1P_FRO1,
	TAA_F_WDMA_FDPIG_IMG_BASE_ADDR_1P_FRO2,
	TAA_F_WDMA_FDPIG_IMG_BASE_ADDR_1P_FRO3,
	TAA_F_WDMA_FDPIG_IMG_BASE_ADDR_1P_FRO4,
	TAA_F_WDMA_FDPIG_IMG_BASE_ADDR_1P_FRO5,
	TAA_F_WDMA_FDPIG_IMG_BASE_ADDR_1P_FRO6,
	TAA_F_WDMA_FDPIG_IMG_BASE_ADDR_1P_FRO7,
	TAA_F_WDMA_FDPIG_IMG_BASE_ADDR_2P_FRO0,
	TAA_F_WDMA_FDPIG_IMG_BASE_ADDR_2P_FRO1,
	TAA_F_WDMA_FDPIG_IMG_BASE_ADDR_2P_FRO2,
	TAA_F_WDMA_FDPIG_IMG_BASE_ADDR_2P_FRO3,
	TAA_F_WDMA_FDPIG_IMG_BASE_ADDR_2P_FRO4,
	TAA_F_WDMA_FDPIG_IMG_BASE_ADDR_2P_FRO5,
	TAA_F_WDMA_FDPIG_IMG_BASE_ADDR_2P_FRO6,
	TAA_F_WDMA_FDPIG_IMG_BASE_ADDR_2P_FRO7,
	TAA_F_WDMA_FDPIG_IMG_BASE_ADDR_3P_FRO0,
	TAA_F_WDMA_FDPIG_IMG_BASE_ADDR_3P_FRO1,
	TAA_F_WDMA_FDPIG_IMG_BASE_ADDR_3P_FRO2,
	TAA_F_WDMA_FDPIG_IMG_BASE_ADDR_3P_FRO3,
	TAA_F_WDMA_FDPIG_IMG_BASE_ADDR_3P_FRO4,
	TAA_F_WDMA_FDPIG_IMG_BASE_ADDR_3P_FRO5,
	TAA_F_WDMA_FDPIG_IMG_BASE_ADDR_3P_FRO6,
	TAA_F_WDMA_FDPIG_IMG_BASE_ADDR_3P_FRO7,
	TAA_F_WDMA_FDPIG_IMG_CRC_1P,
	TAA_F_WDMA_FDPIG_IMG_CRC_2P,
	TAA_F_WDMA_FDPIG_IMG_CRC_3P,
	TAA_F_WDMA_FDPIG_MON_STATUS0,
	TAA_F_WDMA_FDPIG_MON_STATUS1,
	TAA_F_WDMA_FDPIG_MON_STATUS2,
	TAA_F_WDMA_FDPIG_MON_STATUS3,
	TAA_F_SECU_CTRL_SEQID,
	TAA_F_SECU_CTRL_TZINFO_SEQID_0,
	TAA_F_SECU_CTRL_TZINFO_SEQID_1,
	TAA_F_SECU_CTRL_TZINFO_SEQID_2,
	TAA_F_SECU_CTRL_TZINFO_SEQID_3,
	TAA_F_SECU_CTRL_TZINFO_SEQID_4,
	TAA_F_SECU_CTRL_TZINFO_SEQID_5,
	TAA_F_SECU_CTRL_TZINFO_SEQID_6,
	TAA_F_SECU_CTRL_TZINFO_SEQID_7,
	TAA_F_THSTATPRE_BYPASS,
	TAA_F_THSTATPRE_BYPASS_COV_MATRIX,
	TAA_F_THSTATPRE_COV_SUM_ALL,
	TAA_F_THSTATPRE_B_STRETCH,
	TAA_F_THSTATPRE_INPUT_TYPE,
	TAA_F_THSTATPRE_GREEN_VALUE,
	TAA_F_THSTATPRE_PIXEL_ORDER,
	TAA_F_THSTATPRE_NCELLS,
	TAA_F_THSTATPRE_NSTRIPS,
	TAA_F_THSTATPRE_START_X,
	TAA_F_THSTATPRE_START_Y,
	TAA_F_THSTATPRE_PW,
	TAA_F_THSTATPRE_PH,
	TAA_F_THSTATPRE_SAT_THRESH_GR,
	TAA_F_THSTATPRE_SAT_THRESH_R,
	TAA_F_THSTATPRE_SAT_THRESH_B,
	TAA_F_THSTATPRE_SAT_THRESH_GB,
	TAA_F_THSTATPRE_SAT_THRESH_Y,
	TAA_F_THSTATPRE_THRESH_R_HIGH,
	TAA_F_THSTATPRE_THRESH_R_LOW,
	TAA_F_THSTATPRE_THRESH_GR_HIGH,
	TAA_F_THSTATPRE_THRESH_GR_LOW,
	TAA_F_THSTATPRE_THRESH_GB_HIGH,
	TAA_F_THSTATPRE_THRESH_GB_LOW,
	TAA_F_THSTATPRE_THRESH_B_HIGH,
	TAA_F_THSTATPRE_THRESH_B_LOW,
	TAA_F_THSTATPRE_THRESH_Y_HIGH,
	TAA_F_THSTATPRE_THRESH_Y_LOW,
	TAA_F_THSTATPRE_NORM_SHIFT,
	TAA_F_THSTATPRE_COV_NORM_SHIFT,
	TAA_F_THSTATPRE_BUSY,
	TAA_F_THSTATPRE_STRETCH_GAIN_Y,
	TAA_F_THSTATPRE_STRETCH_GAIN_R,
	TAA_F_THSTATPRE_STRETCH_GAIN_GR,
	TAA_F_THSTATPRE_STRETCH_GAIN_B,
	TAA_F_THSTATPRE_STRETCH_GAIN_GB,
	TAA_F_THSTATPRE_MONO_MODE_EN,
	TAA_F_THSTATPRE_BIT14_MODE_EN,
	TAA_F_THSTATPRE_STRETCH_SHIFT_UP_Y,
	TAA_F_THSTATPRE_STRETCH_SHIFT_UP_R,
	TAA_F_THSTATPRE_STRETCH_SHIFT_UP_GR,
	TAA_F_THSTATPRE_STRETCH_SHIFT_UP_B,
	TAA_F_THSTATPRE_STRETCH_SHIFT_UP_GB,
	TAA_F_THSTATPRE_CRC_SEED,
	TAA_F_THSTATPRE_CRC_RESULT,
	TAA_F_FRO_MODE_ENABLE,
	TAA_F_FRO_GLOBAL_ENABLE,
	TAA_F_FRO_ONE_SHOT_ENABLE,
	TAA_F_FRO_FRAME_COUNT,
	TAA_F_FRO_FRAME_COUNT_TO_RUN_MINUS1,
	TAA_F_FRO_FRAME_COUNT_TO_RUN_MINUS1_SHADOW,
	TAA_F_FRO_RUN_FRAME_NUMBER_FOR_GROUP1,
	TAA_F_FRO_RUN_FRAME_NUMBER_FOR_GROUP2,
	TAA_F_FRO_RUN_FRAME_NUMBER_FOR_GROUP3,
	TAA_F_FRO_RUN_FRAME_NUMBER_FOR_GROUP4,
	TAA_F_FRO_RUN_FRAME_NUMBER_FOR_GROUP5,
	TAA_F_FRO_DONE,
	TAA_F_FRO_BUSY,
	TAA_F_FRO_HISTORY_INT0_0,
	TAA_F_FRO_HISTORY_INT0_1,
	TAA_F_FRO_HISTORY_INT0_2,
	TAA_F_FRO_HISTORY_INT0_3,
	TAA_F_FRO_HISTORY_INT0_4,
	TAA_F_FRO_HISTORY_INT0_5,
	TAA_F_FRO_HISTORY_INT0_6,
	TAA_F_FRO_HISTORY_INT0_7,
	TAA_F_FRO_HISTORY_INT0_8,
	TAA_F_FRO_HISTORY_INT0_9,
	TAA_F_FRO_HISTORY_INT0_10,
	TAA_F_FRO_HISTORY_INT0_11,
	TAA_F_FRO_HISTORY_INT0_12,
	TAA_F_FRO_HISTORY_INT0_13,
	TAA_F_FRO_HISTORY_INT0_14,
	TAA_F_FRO_HISTORY_INT0_15,
	TAA_F_FRO_HISTORY_INT1_0,
	TAA_F_FRO_HISTORY_INT1_1,
	TAA_F_FRO_HISTORY_INT1_2,
	TAA_F_FRO_HISTORY_INT1_3,
	TAA_F_FRO_HISTORY_INT1_4,
	TAA_F_FRO_HISTORY_INT1_5,
	TAA_F_FRO_HISTORY_INT1_6,
	TAA_F_FRO_HISTORY_INT1_7,
	TAA_F_FRO_HISTORY_INT1_8,
	TAA_F_FRO_HISTORY_INT1_9,
	TAA_F_FRO_HISTORY_INT1_10,
	TAA_F_FRO_HISTORY_INT1_11,
	TAA_F_FRO_HISTORY_INT1_12,
	TAA_F_FRO_HISTORY_INT1_13,
	TAA_F_FRO_HISTORY_INT1_14,
	TAA_F_FRO_HISTORY_INT1_15,
	TAA_F_FRO_SW_RESET,
	TAA_F_FRO_INT0_CLEAR,
	TAA_F_FRO_INT1_CLEAR,
	TAA_F_FRO_INT0,
	TAA_F_FRO_INT1,
	TAA_F_RGBYHIST_BYPASS,
	TAA_F_RGBYHIST_RGB_GAINS_MIXED_0_0,
	TAA_F_RGBYHIST_RGB_GAINS_MIXED_0_1,
	TAA_F_RGBYHIST_RGB_GAINS_MIXED_0_2,
	TAA_F_RGBYHIST_RGB_WEIGHTS_SHORT_0_0,
	TAA_F_RGBYHIST_RGB_WEIGHTS_SHORT_0_1,
	TAA_F_RGBYHIST_RGB_WEIGHTS_SHORT_0_2,
	TAA_F_RGBYHIST_RGB_WEIGHTS_LONG_0_0,
	TAA_F_RGBYHIST_RGB_WEIGHTS_LONG_0_1,
	TAA_F_RGBYHIST_RGB_WEIGHTS_LONG_0_2,
	TAA_F_RGBYHIST_RGB_WEIGHTS_MIXED_0_0,
	TAA_F_RGBYHIST_RGB_WEIGHTS_MIXED_0_1,
	TAA_F_RGBYHIST_RGB_WEIGHTS_MIXED_0_2,
	TAA_F_RGBYHIST_Y_SHIFT_UP_0_0,
	TAA_F_RGBYHIST_Y_SHIFT_UP_0_1,
	TAA_F_RGBYHIST_Y_SHIFT_UP_0_2,
	TAA_F_RGBYHIST_PEDESTAL,
	TAA_F_RGBYHIST_PEDESTAL_EN,
	TAA_F_RGBYHIST_WIN_EN,
	TAA_F_RGBYHIST_START_X,
	TAA_F_RGBYHIST_START_Y,
	TAA_F_RGBYHIST_END_X,
	TAA_F_RGBYHIST_END_Y,
	TAA_F_RGBYHIST_MEM_EN_RGB_0_0,
	TAA_F_RGBYHIST_MEM_EN_RGB_1_0,
	TAA_F_RGBYHIST_MEM_EN_RGB_2_0,
	TAA_F_RGBYHIST_MEM_EN_Y_0_0,
	TAA_F_RGBYHIST_MEM_EN_Y_0_1,
	TAA_F_RGBYHIST_MEM_EN_Y_0_2,
	TAA_F_RGBYHIST_MEM_EN_Y_0_3,
	TAA_F_RGBYHIST_MEM_EN_Y_0_4,
	TAA_F_RGBYHIST_MEM_EN_Y_0_5,
	TAA_F_RGBYHIST_MEM_DATA_TYPE_0_0,
	TAA_F_RGBYHIST_MEM_DATA_TYPE_0_1,
	TAA_F_RGBYHIST_MEM_DATA_TYPE_0_2,
	TAA_F_RGBYHIST_MEM_DATA_TYPE_0_3,
	TAA_F_RGBYHIST_MEM_DATA_TYPE_0_4,
	TAA_F_RGBYHIST_MEM_DATA_TYPE_0_5,
	TAA_F_RGBYHIST_MEM_SHIFT_RGB_0_0,
	TAA_F_RGBYHIST_MEM_SHIFT_RGB_1_0,
	TAA_F_RGBYHIST_MEM_SHIFT_RGB_2_0,
	TAA_F_RGBYHIST_MEM_SHIFT_Y_0_0,
	TAA_F_RGBYHIST_MEM_SHIFT_Y_0_1,
	TAA_F_RGBYHIST_MEM_SHIFT_Y_0_2,
	TAA_F_RGBYHIST_MEM_SHIFT_Y_0_3,
	TAA_F_RGBYHIST_MEM_SHIFT_Y_0_4,
	TAA_F_RGBYHIST_MEM_SHIFT_Y_0_5,
	TAA_F_RGBYHIST_MEM_GRID_EN_R,
	TAA_F_RGBYHIST_MEM_GRID_EN_G,
	TAA_F_RGBYHIST_MEM_GRID_EN_B,
	TAA_F_RGBYHIST_MEM_GRID_EN_0_0,
	TAA_F_RGBYHIST_MEM_GRID_EN_0_1,
	TAA_F_RGBYHIST_MEM_GRID_EN_0_2,
	TAA_F_RGBYHIST_MEM_GRID_EN_0_3,
	TAA_F_RGBYHIST_MEM_GRID_EN_0_4,
	TAA_F_RGBYHIST_MEM_GRID_EN_0_5,
	TAA_F_RGBYHIST_MEM_LUM_CALC_MODE_0_0,
	TAA_F_RGBYHIST_MEM_LUM_CALC_MODE_0_1,
	TAA_F_RGBYHIST_MEM_LUM_CALC_MODE_0_2,
	TAA_F_RGBYHIST_MEM_LUM_CALC_MODE_0_3,
	TAA_F_RGBYHIST_MEM_LUM_CALC_MODE_0_4,
	TAA_F_RGBYHIST_MEM_LUM_CALC_MODE_0_5,
	TAA_F_RGBYHIST_GRID_NUM_X,
	TAA_F_RGBYHIST_GRID_NUM_Y,
	TAA_F_RGBYHIST_GRID_SIZE_BLOCK_X,
	TAA_F_RGBYHIST_GRID_SIZE_BLOCK_Y,
	TAA_F_RGBYHIST_GRID_START_X,
	TAA_F_RGBYHIST_GRID_START_Y,
	TAA_F_RGBYHIST_GRID_END_X,
	TAA_F_RGBYHIST_GRID_END_Y,
	TAA_F_RGBYHIST_GRID_TBL_SET_SELECT,
	TAA_F_RGBYHIST_GRID_TBL_START_ADD,
	TAA_F_RGBYHIST_GRID_TBL_ACCESS,
	TAA_F_RGBYHIST_GRID_TBL_ACCESS_SETB,
	TAA_F_RGBYHIST_Y_GAIN,
	TAA_F_RGBYHIST_MONO_MODE_EN,
	TAA_F_RGBYHIST_BIT14_MODE_EN,
	TAA_F_RGBYHIST_RGB_SHIFT_UP_MIXED_0_0,
	TAA_F_RGBYHIST_RGB_SHIFT_UP_MIXED_0_1,
	TAA_F_RGBYHIST_RGB_SHIFT_UP_MIXED_0_2,
	TAA_F_RGBYHIST_REG_INTERFACE_VER,
	TAA_F_RGBYHIST_BLOCK_ID_CODE,
	TAA_F_COREX_ENABLE,
	TAA_F_COREX_RESET,
	TAA_F_COREX_FAST_MODE,
	TAA_F_COREX_UPDATE_TYPE_0,
	TAA_F_COREX_UPDATE_TYPE_1,
	TAA_F_COREX_UPDATE_MODE_0,
	TAA_F_COREX_UPDATE_MODE_1,
	TAA_F_COREX_START_0,
	TAA_F_COREX_START_1,
	TAA_F_COREX_COPY_FROM_IP_0,
	TAA_F_COREX_COPY_FROM_IP_1,
	TAA_F_COREX_BUSY_0,
	TAA_F_COREX_IP_SET_0,
	TAA_F_COREX_BUSY_1,
	TAA_F_COREX_IP_SET_1,
	TAA_F_COREX_PRE_ADDR_CONFIG,
	TAA_F_COREX_PRE_DATA_CONFIG,
	TAA_F_COREX_POST_ADDR_CONFIG,
	TAA_F_COREX_POST_DATA_CONFIG,
	TAA_F_COREX_PRE_CONFIG_EN,
	TAA_F_COREX_POST_CONFIG_EN,
	TAA_F_COREX_TYPE_WRITE,
	TAA_F_COREX_TYPE_WRITE_TRIGGER,
	TAA_F_COREX_TYPE_READ,
	TAA_F_COREX_TYPE_READ_OFFSET,
	TAA_F_COREX_INTERRUPT_VECTOR_MASKED,
	TAA_F_COREX_INTERRUPT_VECTOR,
	TAA_F_COREX_INTERRUPT_VECTOR_CLEAR,
	TAA_F_COREX_INTERRUPT_MASK,
	TAA_F_COREX_REG_INTERFACE_VER,
	TAA_REG_FIELD_CNT
};

static const struct is_reg taa_regs[TAA_REG_CNT] = {
	{0x00000, "GLOBAL_ENABLE"},
	{0x00004, "ONE_SHOT_ENABLE"},
	{0x00008, "GLOBAL_ENABLE_STOP_CRPT"},
	{0x0000c, "SW_RESET"},
	{0x00010, "SW_CORE_RESET"},
	{0x00014, "HW_RESET"},
	{0x00018, "FORCE_INTERNAL_CLOCK"},
	{0x0001c, "TRANS_STOP_REQ"},
	{0x00020, "TRANS_STOP_REQ_RDY"},
	{0x00024, "IDLENESS_STATUS"},
	{0x00030, "SHADOW_CONTROL"},
	{0x00034, "SHADOW_SW_TRIGGER"},
	{0x00038, "AUTO_MASK_PREADY"},
	{0x0003c, "INTERRUPT_AUTO_MASK"},
	{0x00040, "IP_POST_FRAME_GAP"},
	{0x00044, "IP_USE_END_INTERRUPT_ENABLE"},
	{0x00048, "IP_END_INTERRUPT_ENABLE"},
	{0x0004c, "IP_CORRUPTED_INTERRUPT_ENABLE"},
	{0x00050, "IP_STALL_OUT_STAT"},
	{0x00054, "IP_COUTFIFO_END_ON_VSYNC_FALL"},
	{0x00058, "IP_CINFIFO_END_ON_VSYNC_FALL"},
	{0x0005c, "IP_INT_ON_COL_ROW"},
	{0x00060, "IP_INT_ON_COL_ROW_CORD"},
	{0x00064, "IP_DBG_CORE_FREEZE_ON_COL_ROW"},
	{0x00068, "IP_DBG_CORE_FREEZE_ON_COL_ROW_TARGET"},
	{0x0006c, "IP_DBG_CORE_FREEZE_ON_COL_ROW_POS"},
	{0x00070, "IP_USE_CINFIFO_FRAME_START_IN"},
	{0x00078, "IP_ROL_SELECT"},
	{0x0007c, "IP_ROL_MODE"},
	{0x00080, "IP_ROL_RESET"},
	{0x00084, "IP_PROCESSING"},
	{0x00088, "SEL_TAA_CLKGATING"},
	{0x000a8, "YDSSELREGISTER"},
	{0x000ac, "YDSSELREGISTERMODE"},
	{0x000b0, "YDS_SHADOW_CONTROL"},
	{0x000b4, "YDS_SHADOW_SW_TRIGGER"},
	{0x000c0, "APB_RESET"},
	{0x000c8, "CAFSELREGISTER"},
	{0x000cc, "CAFSELREGISTERMODE"},
	{0x000d0, "CAF_SHADOW_CONTROL"},
	{0x000d4, "CAF_SHADOW_SW_TRIGGER"},
	{0x000d8, "COREX_DELAY_HW_TRIGGER"},
	{0x000ec, "IP_FREEZE_VERSION"},
	{0x000f0, "IP_ISP_VERSION"},
	{0x000f4, "REG_INTERFACE_VER"},
	{0x00100, "PATH_ME_EN_SETA"},
	{0x00104, "PATH_ME_EN_SETB"},
	{0x00108, "PATH_OTF_OUT_ZSL_OUT_CONFIG"},
	{0x0010c, "PATH_OTF_OUT_STRP_OUT_CONFIG"},
	{0x00110, "PATH_SEL_BLC_ZSL_INPUT"},
	{0x0011c, "DRAIN_TOT_LINE"},
	{0x00120, "LIC_3CH_BUFFER_CONFIG"},
	{0x00124, "LIC_3CH_BUFFER_CONFIG2"},
	{0x00128, "LIC_3CH_BUFFER_TRIGGER"},
	{0x00134, "LINE_BUFFER_OFFSET_SET_MONITOR"},
	{0x00140, "FRAME_SEQ_COUNTER"},
	{0x00144, "FRAME_SEQ_COUNTER_RESET"},
	{0x00148, "FRAME_SEQ_COUNTER_LAST_SHADOW_TRIG"},
	{0x00180, "STOPEN_CRC_STOP_VALID_COUNT"},
	{0x00184, "STOPEN_CRC_SEED"},
	{0x00188, "STOPEN_CRC_RESULT_POINT_0"},
	{0x0018c, "STOPEN_CRC_RESULT_POINT_1"},
	{0x00190, "STOPEN_CRC_RESULT_POINT_2"},
	{0x00194, "STOPEN_CRC_RESULT_POINT_3"},
	{0x00198, "STOPEN_CRC_RESULT_POINT_4"},
	{0x0019c, "STOPEN_CRC_RESULT_POINT_5"},
	{0x001a0, "STOPEN_CRC_RESULT_POINT_6"},
	{0x001a4, "STOPEN_CRC_RESULT_POINT_7"},
	{0x001a8, "STOPEN_CRC_RESULT_POINT_8"},
	{0x001ac, "STOPEN_CRC_RESULT_POINT_9"},
	{0x00200, "CONTINT_LEVEL_PULSE_N_SEL"},
	{0x00204, "CONTINT_INT1"},
	{0x00208, "CONTINT_INT1_ENABLE"},
	{0x0020c, "CONTINT_INT1_STATUS"},
	{0x00210, "CONTINT_INT1_CLEAR"},
	{0x00214, "CONTINT_INT2"},
	{0x00218, "CONTINT_INT2_ENABLE"},
	{0x0021c, "CONTINT_INT2_STATUS"},
	{0x00220, "CONTINT_INT2_CLEAR"},
	{0x00274, "CONTINT_REG_INTERFACE_VER"},
	{0x00280, "BITMASK_BYPASS"},
	{0x00284, "BITMASK_MASK"},
	{0x002f0, "BITMASK_BIT14_MODE_EN"},
	{0x002f4, "BITMASK_REG_INTERFACE_VER"},
	{0x002f8, "BITMASK_BLOCK_ID_CODE"},
	{0x002fc, "BITMASK_STREAM_CRC"},
	{0x00400, "CINFIFO_INPUT_CINFIFO_ENABLE"},
	{0x00404, "CINFIFO_INPUT_IMAGE_DIMENSIONS"},
	{0x00408, "CINFIFO_INPUT_T1_INTERVAL"},
	{0x0040c, "CINFIFO_INPUT_T2_INTERVAL"},
	{0x00410, "CINFIFO_INPUT_T3_INTERVAL"},
	{0x00414, "CINFIFO_INPUT_T4_INTERVAL"},
	{0x00418, "CINFIFO_INPUT_T5_INTERVAL"},
	{0x0041c, "CINFIFO_INPUT_T6_INTERVAL"},
	{0x00420, "CINFIFO_INPUT_T7_INTERVAL"},
	{0x00428, "CINFIFO_INPUT_T2_WAIT_FOR_FS"},
	{0x0042c, "CINFIFO_INPUT_START_STALL"},
	{0x00430, "CINFIFO_INPUT_STOP_STALL"},
	{0x00434, "CINFIFO_INPUT_STALL_EN_THR"},
	{0x00438, "CINFIFO_INPUT_COL_CNT"},
	{0x0043c, "CINFIFO_INPUT_LINE_CNT"},
	{0x00440, "CINFIFO_INPUT_TOTAL_SIZE_CNT"},
	{0x00444, "CINFIFO_INPUT_ERROR_ENABLE"},
	{0x00454, "CINFIFO_INPUT_ERROR_STATE"},
	{0x00458, "CINFIFO_INPUT_ERROR_STATE_CLR"},
	{0x0045c, "CINFIFO_INPUT_IDLE"},
	{0x004f0, "CINFIFO_INPUT_BIT14_MODE_EN"},
	{0x004f4, "CINFIFO_INPUT_REG_INTERFACE_VER"},
	{0x004f8, "CINFIFO_INPUT_BLOCK_ID_CODE"},
	{0x00500, "CINFIFO_OUTPUT_CINFIFO_ENABLE"},
	{0x00504, "CINFIFO_OUTPUT_IMAGE_DIMENSIONS"},
	{0x00508, "CINFIFO_OUTPUT_T1_INTERVAL"},
	{0x0050c, "CINFIFO_OUTPUT_T2_INTERVAL"},
	{0x00510, "CINFIFO_OUTPUT_T3_INTERVAL"},
	{0x00514, "CINFIFO_OUTPUT_T4_INTERVAL"},
	{0x00518, "CINFIFO_OUTPUT_T5_INTERVAL"},
	{0x0051c, "CINFIFO_OUTPUT_T6_INTERVAL"},
	{0x00520, "CINFIFO_OUTPUT_T7_INTERVAL"},
	{0x00524, "CINFIFO_OUTPUT_COUNT_AT_STALL"},
	{0x00528, "CINFIFO_OUTPUT_T2_WAIT_FOR_FS"},
	{0x0052c, "CINFIFO_OUTPUT_START_STALL"},
	{0x00530, "CINFIFO_OUTPUT_STOP_STALL"},
	{0x00534, "CINFIFO_OUTPUT_STALL_EN_THR"},
	{0x00538, "CINFIFO_OUTPUT_COL_CNT"},
	{0x0053c, "CINFIFO_OUTPUT_LINE_CNT"},
	{0x00540, "CINFIFO_OUTPUT_TOTAL_SIZE_CNT"},
	{0x00544, "CINFIFO_OUTPUT_ERROR_ENABLE"},
	{0x00554, "CINFIFO_OUTPUT_ERROR_STATE"},
	{0x00558, "CINFIFO_OUTPUT_ERROR_STATE_CLR"},
	{0x0055c, "CINFIFO_OUTPUT_IDLE"},
	{0x00560, "CINFIFO_OUTPUT_STALL_CNT"},
	{0x005f0, "CINFIFO_OUTPUT_BIT15_MODE_EN"},
	{0x005f4, "CINFIFO_OUTPUT_REG_INTERFACE_VER"},
	{0x005f8, "CINFIFO_OUTPUT_BLOCK_ID_CODE"},
	{0x00600, "AFIDENT_0_BYPASS"},
	{0x00604, "AFIDENT_0_START_ACTIVE"},
	{0x00608, "AFIDENT_0_ACTIVE_SIZE"},
	{0x00610, "AFIDENT_0_OFFSET"},
	{0x00614, "AFIDENT_0_UNITS"},
	{0x00618, "AFIDENT_0_PTRN_XY_0"},
	{0x0061c, "AFIDENT_0_PTRN_XY_1"},
	{0x00620, "AFIDENT_0_PTRN_XY_2"},
	{0x00624, "AFIDENT_0_PTRN_XY_3"},
	{0x00628, "AFIDENT_0_PTRN_XY_4"},
	{0x0062c, "AFIDENT_0_PTRN_XY_5"},
	{0x00630, "AFIDENT_0_PTRN_XY_6"},
	{0x00634, "AFIDENT_0_PTRN_XY_7"},
	{0x00638, "AFIDENT_0_PTRN_0"},
	{0x0063c, "AFIDENT_0_PTRN_1"},
	{0x00640, "AFIDENT_0_SWITCHED_PTRN"},
	{0x00674, "AFIDENT_0_REG_INTERFACE_VER"},
	{0x00678, "AFIDENT_0_BLOCK_ID_CODE"},
	{0x0067c, "AFIDENT_0_STREAM_CRC"},
	{0x00680, "AFIDENT_1_BYPASS"},
	{0x00684, "AFIDENT_1_START_ACTIVE"},
	{0x00688, "AFIDENT_1_ACTIVE_SIZE"},
	{0x00690, "AFIDENT_1_OFFSET"},
	{0x00694, "AFIDENT_1_UNITS"},
	{0x00698, "AFIDENT_1_PTRN_XY_0"},
	{0x0069c, "AFIDENT_1_PTRN_XY_1"},
	{0x006a0, "AFIDENT_1_PTRN_XY_2"},
	{0x006a4, "AFIDENT_1_PTRN_XY_3"},
	{0x006a8, "AFIDENT_1_PTRN_XY_4"},
	{0x006ac, "AFIDENT_1_PTRN_XY_5"},
	{0x006b0, "AFIDENT_1_PTRN_XY_6"},
	{0x006b4, "AFIDENT_1_PTRN_XY_7"},
	{0x006b8, "AFIDENT_1_PTRN_0"},
	{0x006bc, "AFIDENT_1_PTRN_1"},
	{0x006c0, "AFIDENT_1_SWITCHED_PTRN"},
	{0x006f4, "AFIDENT_1_REG_INTERFACE_VER"},
	{0x006f8, "AFIDENT_1_BLOCK_ID_CODE"},
	{0x006fc, "AFIDENT_1_STREAM_CRC"},
	{0x00700, "ME_NR0_BYPASS"},
	{0x00704, "ME_NR0_CENTER_CIRCLE_SQUARED"},
	{0x00708, "ME_NR0_CROP"},
	{0x0070c, "ME_NR0_HSUPPORT"},
	{0x00710, "ME_NR0_LUMA_DEP_THRESH_EN"},
	{0x00714, "ME_NR0_MAPY"},
	{0x00718, "ME_NR0_MAPYMULT"},
	{0x0071c, "ME_NR0_MAPYTHRESH"},
	{0x00720, "ME_NR0_NORM_SHIFTY"},
	{0x00724, "ME_NR0_RADIAL_GAIN"},
	{0x00728, "ME_NR0_DFILTER_ROWS"},
	{0x0072c, "ME_NR0_VERTFILTERLENGTH"},
	{0x00734, "ME_NR0_WLUMA_IIR_LENGTH_FACTOR"},
	{0x00738, "ME_NR0_WLUMA_LUMA_KNEE"},
	{0x0073c, "ME_NR0_WLUMA_MAPY_THRESH_FACTOR"},
	{0x00744, "ME_NR0_WLUMA_MAX_VER_IIR_LENGTH"},
	{0x00748, "ME_NR0_WLUMA_MIN_MAPY_THRESH"},
	{0x0074c, "ME_NR0_X_IMAGE_SIZE"},
	{0x00750, "ME_NR0_Y_IMAGE_SIZE"},
	{0x00754, "ME_NR0_YMULT_EN"},
	{0x00758, "ME_NR0_YNORM"},
	{0x0075c, "ME_NR0_MENR_XPNTSTBL_0_0"},
	{0x00760, "ME_NR0_MENR_XPNTSTBL_0_2"},
	{0x00764, "ME_NR0_MENR_XPNTSTBL_0_4"},
	{0x00768, "ME_NR0_MENR_XPNTSTBL_0_6"},
	{0x0076c, "ME_NR0_MENR_H_RGAINTBL_0_0"},
	{0x00770, "ME_NR0_MENR_H_RGAINTBL_0_2"},
	{0x00774, "ME_NR0_MENR_H_RGAINTBL_0_4"},
	{0x00778, "ME_NR0_MENR_H_RGAINTBL_0_6"},
	{0x0077c, "ME_NR0_MENR_V_RGAINTBL_0_0"},
	{0x00780, "ME_NR0_MENR_V_RGAINTBL_0_2"},
	{0x00784, "ME_NR0_MENR_V_RGAINTBL_0_4"},
	{0x00788, "ME_NR0_MENR_V_RGAINTBL_0_6"},
	{0x0078c, "ME_NR0_CRC"},
	{0x00800, "WDRDTP_BYPASS"},
	{0x00804, "WDRDTP_CONFIG"},
	{0x00808, "WDRDTP_MODE"},
	{0x0080c, "WDRDTP_SOLID_GR"},
	{0x00810, "WDRDTP_SOLID_R"},
	{0x00814, "WDRDTP_SOLID_B"},
	{0x00818, "WDRDTP_SOLID_GB"},
	{0x0081c, "WDRDTP_RANDOM_SHIFT"},
	{0x00820, "WDRDTP_GLOBAL_OFFSET"},
	{0x00824, "WDRDTP_PIXEL_ORDER"},
	{0x00828, "WDRDTP_VIRTUAL_COL_START"},
	{0x0082c, "WDRDTP_VIRTUAL_ROW_START"},
	{0x00830, "WDRDTP_STEP_X"},
	{0x00834, "WDRDTP_STEP_Y"},
	{0x00838, "WDRDTP_SPECKLE_VALUE"},
	{0x0083c, "WDRDTP_SPECKLE_X_START"},
	{0x00840, "WDRDTP_SPECKLE_X_START_1"},
	{0x00844, "WDRDTP_SPECKLE_X_START_2"},
	{0x00848, "WDRDTP_SPECKLE_X_START_3"},
	{0x0084c, "WDRDTP_SPECKLE_X_START_4"},
	{0x00850, "WDRDTP_SPECKLE_X_START_5"},
	{0x00854, "WDRDTP_SPECKLE_X_START_6"},
	{0x00858, "WDRDTP_SPECKLE_X_START_7"},
	{0x0085c, "WDRDTP_SPECKLE_Y_START"},
	{0x00860, "WDRDTP_SPECKLE_CHANNEL_EN"},
	{0x00864, "WDRDTP_SPECKLE_CHANNEL_EN_1"},
	{0x00868, "WDRDTP_SPECKLE_H_OFFSETS"},
	{0x0086c, "WDRDTP_SPECKLE_H_OFFSETS_1"},
	{0x00870, "WDRDTP_SPECKLE_H_OFFSETS_2"},
	{0x00874, "WDRDTP_SPECKLE_H_OFFSETS_3"},
	{0x00878, "WDRDTP_SPECKLE_H_OFFSETS_4"},
	{0x0087c, "WDRDTP_SPECKLE_H_OFFSETS_5"},
	{0x00880, "WDRDTP_SPECKLE_H_OFFSETS_6"},
	{0x00884, "WDRDTP_SPECKLE_H_OFFSETS_7"},
	{0x00888, "WDRDTP_EXPOSURES_RATIO"},
	{0x0088c, "WDRDTP_AF_FACTOR"},
	{0x00890, "WDRDTP_LAYER_WEIGHTS"},
	{0x00894, "WDRDTP_LAYER_WEIGHTS_1"},
	{0x00898, "WDRDTP_PATTERN_SIZE_X"},
	{0x0089c, "WDRDTP_PATTERN_SIZE_Y"},
	{0x008a0, "WDRDTP_QUANT_LEVEL"},
	{0x008a4, "WDRDTP_FADE_FACTOR"},
	{0x008f0, "WDRDTP_BIT14_MODE_EN"},
	{0x008f4, "WDRDTP_REG_INTERFACE_VER"},
	{0x008f8, "WDRDTP_BLOCK_ID_CODE"},
	{0x008fc, "WDRDTP_STREAM_CRC"},
	{0x00900, "BCROP_0_BYPASS"},
	{0x00904, "BCROP_0_START_X"},
	{0x00908, "BCROP_0_START_Y"},
	{0x0090c, "BCROP_0_SIZE_X"},
	{0x00910, "BCROP_0_SIZE_Y"},
	{0x009f4, "BCROP_0_REG_INTERFACE_VER"},
	{0x009f8, "BCROP_0_BLOCK_ID_CODE"},
	{0x009fc, "BCROP_0_STREAM_CRC"},
	{0x00b00, "BLC_BYPASS"},
	{0x00b08, "BLC_PERIODIC_GAIN_SHIFT"},
	{0x00b10, "BLC_PERIODIC_OFFSETS_BEFORE_GAIN_0"},
	{0x00b14, "BLC_PERIODIC_OFFSETS_BEFORE_GAIN_1"},
	{0x00b18, "BLC_PERIODIC_OFFSETS_BEFORE_GAIN_2"},
	{0x00b1c, "BLC_PERIODIC_OFFSETS_BEFORE_GAIN_3"},
	{0x00b20, "BLC_PERIODIC_OFFSETS_BEFORE_GAIN_4"},
	{0x00b24, "BLC_PERIODIC_OFFSETS_BEFORE_GAIN_5"},
	{0x00b28, "BLC_PERIODIC_OFFSETS_BEFORE_GAIN_6"},
	{0x00b2c, "BLC_PERIODIC_OFFSETS_BEFORE_GAIN_7"},
	{0x00b30, "BLC_PERIODIC_OFFSETS_AFTER_GAIN_0"},
	{0x00b34, "BLC_PERIODIC_OFFSETS_AFTER_GAIN_1"},
	{0x00b38, "BLC_PERIODIC_OFFSETS_AFTER_GAIN_2"},
	{0x00b3c, "BLC_PERIODIC_OFFSETS_AFTER_GAIN_3"},
	{0x00b40, "BLC_PERIODIC_OFFSETS_AFTER_GAIN_4"},
	{0x00b44, "BLC_PERIODIC_OFFSETS_AFTER_GAIN_5"},
	{0x00b48, "BLC_PERIODIC_OFFSETS_AFTER_GAIN_6"},
	{0x00b4c, "BLC_PERIODIC_OFFSETS_AFTER_GAIN_7"},
	{0x00b50, "BLC_PERIODIC_GAINS_0"},
	{0x00b54, "BLC_PERIODIC_GAINS_1"},
	{0x00b58, "BLC_PERIODIC_GAINS_2"},
	{0x00b5c, "BLC_PERIODIC_GAINS_3"},
	{0x00b60, "BLC_PERIODIC_GAINS_4"},
	{0x00b64, "BLC_PERIODIC_GAINS_5"},
	{0x00b68, "BLC_PERIODIC_GAINS_6"},
	{0x00b6c, "BLC_PERIODIC_GAINS_7"},
	{0x00b70, "BLC_LOWER_LIMIT"},
	{0x00b74, "BLC_HIGHER_LIMIT"},
	{0x00b78, "BLC_CONFIG"},
	{0x00bfc, "BLC_STREAM_CRC"},
	{0x00c00, "CGRAS_BYPASS_REG"},
	{0x00c04, "CGRAS_CONFIG"},
	{0x00c08, "CGRAS_BINNING_X"},
	{0x00c0c, "CGRAS_PIXEL_ORDER"},
	{0x00c10, "CGRAS_STEP_X"},
	{0x00c14, "CGRAS_ALFA1_R_GR"},
	{0x00c18, "CGRAS_ALFA1_GB_B"},
	{0x00c24, "CGRAS_CROP_START_X"},
	{0x00c28, "CGRAS_CROP_START_Y"},
	{0x00c3c, "CGRAS_CROP_START_REAL"},
	{0x00c40, "CGRAS_BIQUAD_FACTOR_A"},
	{0x00c44, "CGRAS_BIQUAD_FACTOR_B"},
	{0x00c48, "CGRAS_BIQUAD_SCAL_SHIFT_ADDER"},
	{0x00c4c, "CGRAS_PEDESTAL"},
	{0x00c50, "CGRAS_STEP_Y"},
	{0x00c54, "CGRAS_GAIN_SHIFTER"},
	{0x00c58, "CGRAS_LUT_SET_SELECT"},
	{0x00c5c, "CGRAS_LUT_START_ADD_0"},
	{0x00c60, "CGRAS_LUT_START_ADD_1"},
	{0x00c64, "CGRAS_LUT_ACCESS_0"},
	{0x00c68, "CGRAS_LUT_ACCESS_1"},
	{0x00c6c, "CGRAS_LUT_ACCESS_0_SETB"},
	{0x00c70, "CGRAS_LUT_ACCESS_1_SETB"},
	{0x00cf4, "CGRAS_REG_INTERFACE_VER"},
	{0x00cf8, "CGRAS_BLOCK_ID_CODE"},
	{0x00cfc, "CGRAS_STREAM_CRC"},
	{0x00d00, "DSPCLTOP_BYPASS"},
	{0x00d20, "DSPCLTOP_BURNT_PARAMS0"},
	{0x00d24, "DSPCLTOP_BURNT_PARAMS1"},
	{0x00d28, "DSPCLTOP_LCN_PARAM0"},
	{0x00d2c, "DSPCLTOP_LCN_PARAM1"},
	{0x00d30, "DSPCLTOP_LCN_PARAM2"},
	{0x00d34, "DSPCLTOP_MISMATCH_EN"},
	{0x00d38, "DSPCLTOP_MISMATCH_DETECTOR_1"},
	{0x00d3c, "DSPCLTOP_SHOW_DYN_SPECKLES_EN"},
	{0x00d40, "DSPCLTOP_SHOW_MEMORY_SPECKLES_EN"},
	{0x00d44, "DSPCLTOP_STATIC_CORRECTION_EN"},
	{0x00d48, "DSPCLTOP_DYNAMIC_CORRECTION_EN"},
	{0x00d4c, "DSPCLTOP_IS_WDR"},
	{0x00d50, "DSPCLTOP_EXPOSURE_ORDER"},
	{0x00d54, "DSPCLTOP_WDR_PARAMS"},
	{0x00d58, "DSPCLTOP_WDR_PARAMS_1"},
	{0x00d5c, "DSPCLTOP_WDR_PARAMS_2"},
	{0x00d60, "DSPCLTOP_WDR_PARAMS_3"},
	{0x00d64, "DSPCLTOP_WDR_PARAMS_4"},
	{0x00d68, "DSPCLTOP_LOCAL_CONTRAST_LUMA"},
	{0x00d70, "DSPCLTOP_CONTRAST_THRESH_LONG"},
	{0x00d78, "DSPCLTOP_LUMA_CONST"},
	{0x00d80, "DSPCLTOP_UPDATE_MASK_EN"},
	{0x00d84, "DSPCLTOP_MAX_MASK_LEVEL"},
	{0x00db0, "DSPCLTOP_ORIENTATION_2"},
	{0x00db4, "DSPCLTOP_RADIAL_COMPENSATION"},
	{0x00db8, "DSPCLTOP_RADIAL_COMPENSATION_1"},
	{0x00dbc, "DSPCLTOP_RADIAL_COMPENSATION_2"},
	{0x00e54, "DSPCLTOP_MEMORY_SPECKLES_CORR"},
	{0x00e58, "DSPCLTOP_MEMORY_SPECKLES_CORR_1"},
	{0x00e5c, "DSPCLTOP_MEMORY_SPECKLES_CORR_2"},
	{0x00e6c, "DSPCLTOP_DEBUG_BYPASS"},
	{0x00e80, "DSPCLTOP_MISMATCH_REDUCTIONFACT"},
	{0x00e84, "DSPCLTOP_PREDSPCL"},
	{0x00e88, "DSPCLTOP_REDUCEPDTHRESH"},
	{0x00e8c, "DSPCLTOP_DIRMAXNUMMASKED"},
	{0x00e90, "DSPCLTOP_USEMEDIANFORSTD"},
	{0x00e9c, "DSPCLTOP_DYNAMICLVLLIMITHOT"},
	{0x00ea0, "DSPCLTOP_BSTDTOAVGTH"},
	{0x00eb4, "DSPCLTOP_MAINNBERRFACT"},
	{0x00ebc, "DSPCLTOP_MAINMEMMINDIRSCORE"},
	{0x00f00, "DSPCLTOP_PDMAINTHRESH00"},
	{0x00f04, "DSPCLTOP_PDMAINTHRESH02"},
	{0x00f08, "DSPCLTOP_PDMAINTHRESH04"},
	{0x00f0c, "DSPCLTOP_DIRECTMAINDIRTHRESH"},
	{0x00f10, "DSPCLTOP_DIREFFECTIVETHRESH00"},
	{0x00f14, "DSPCLTOP_DIREFFECTIVETHRESH04"},
	{0x00f18, "DSPCLTOP_MAINOMNISTDTHRESH00"},
	{0x00f1c, "DSPCLTOP_MAINOMNISTDTHRESH02"},
	{0x00f20, "DSPCLTOP_MAINOMNISTDTHRESH04"},
	{0x00f24, "DSPCLTOP_MAINOMNIDYNAMICTHRESH00"},
	{0x00f28, "DSPCLTOP_MAINOMNIDYNAMICTHRESH02"},
	{0x00f2c, "DSPCLTOP_MAINOMNIDYNAMICTHRESH04"},
	{0x00f30, "DSPCLTOP_MAINOMNITOLVATSCALEGREEN00"},
	{0x00f34, "DSPCLTOP_MAINOMNITOLVATSCALEGREEN04"},
	{0x00f38, "DSPCLTOP_MAINOMNITOLVARSCALERB00"},
	{0x00f3c, "DSPCLTOP_MAINOMNITOLVARSCALERB04"},
	{0x00f40, "DSPCLTOP_MAINOMNITOLTHESHGREEN00"},
	{0x00f44, "DSPCLTOP_MAINOMNITOLTHESHGREEN02"},
	{0x00f48, "DSPCLTOP_MAINOMNITOLTHESHGREEN04"},
	{0x00f4c, "DSPCLTOP_MAINOMNITOLTHRESHRB00"},
	{0x00f50, "DSPCLTOP_MAINOMNITOLTHRESHRB02"},
	{0x00f54, "DSPCLTOP_MAINOMNITOLTHRESHRB04"},
	{0x00f58, "DSPCLTOP_MAINBASETHRESH00"},
	{0x00f5c, "DSPCLTOP_MAINBASETHRESH02"},
	{0x00f60, "DSPCLTOP_MAINBASETHRESH04"},
	{0x00f8c, "DSPCLTOP_MISC_MODE_EN"},
	{0x00ff0, "DSPCLTOP_LBCTRL_HBI"},
	{0x00ff4, "DSPCLTOP_REG_INTERFACE_VER"},
	{0x00ff8, "DSPCLTOP_BLOCK_ID_CODE"},
	{0x00ffc, "DSPCLTOP_STREAM_CRC"},
	{0x01100, "RECONST_BYPASS"},
	{0x01104, "RECONST_EXPOSURE_MERGE_CONFIG"},
	{0x011d4, "RECONST_H_BLANK_CYCLE"},
	{0x0126c, "RECONST_LUMA_WEIGHTS_VECTOR"},
	{0x01270, "RECONST_LUMA_WEIGHTS_VECTOR_EN"},
	{0x01274, "RECONST_PIXEL_ORDER"},
	{0x01278, "RECONST_DISPARITY_CONFIG"},
	{0x0127c, "RECONST_DISP_THRESH_LOW"},
	{0x01280, "RECONST_DISP_THRESH_HIGH"},
	{0x01284, "RECONST_MAX_SLOPE_ALLOWED_LOW"},
	{0x01288, "RECONST_MAX_SLOPE_ALLOWED_HIGH"},
	{0x0128c, "RECONST_SLOPE_THRESH_LOW"},
	{0x01290, "RECONST_SLOPE_THRESH_HIGH"},
	{0x01294, "RECONST_RADIAL"},
	{0x01298, "RECONST_SENSOR_WIDTH"},
	{0x0129c, "RECONST_SENSOR_HEIGHT"},
	{0x012a0, "RECONST_CROP_X"},
	{0x012a4, "RECONST_CROP_Y"},
	{0x012a8, "RECONST_BINNING"},
	{0x012f4, "RECONST_REG_INTERFACE_VER"},
	{0x012f8, "RECONST_BLOCK_ID_CODE"},
	{0x012fc, "RECONST_STREAM_CRC"},
	{0x01400, "WDMA_THSTATPRE_EN"},
	{0x01404, "WDMA_THSTATPRE_COMP_EN"},
	{0x01410, "WDMA_THSTATPRE_DATA_FORMAT"},
	{0x01414, "WDMA_THSTATPRE_MONO_MODE"},
	{0x0141c, "WDMA_THSTATPRE_AUTO_FLUSH_EN"},
	{0x01420, "WDMA_THSTATPRE_WIDTH"},
	{0x01424, "WDMA_THSTATPRE_HEIGHT"},
	{0x01428, "WDMA_THSTATPRE_IMG_STRIDE_1P"},
	{0x0143c, "WDMA_THSTATPRE_VOTF_EN"},
	{0x01440, "WDMA_THSTATPRE_MAX_MO"},
	{0x01444, "WDMA_THSTATPRE_LINEGAP"},
	{0x01448, "WDMA_THSTATPRE_MAX_BL"},
	{0x0144c, "WDMA_THSTATPRE_BUSINFO"},
	{0x01450, "WDMA_THSTATPRE_IMG_BASE_ADDR_1P_FRO0"},
	{0x01454, "WDMA_THSTATPRE_IMG_BASE_ADDR_1P_FRO1"},
	{0x01458, "WDMA_THSTATPRE_IMG_BASE_ADDR_1P_FRO2"},
	{0x0145c, "WDMA_THSTATPRE_IMG_BASE_ADDR_1P_FRO3"},
	{0x01460, "WDMA_THSTATPRE_IMG_BASE_ADDR_1P_FRO4"},
	{0x01464, "WDMA_THSTATPRE_IMG_BASE_ADDR_1P_FRO5"},
	{0x01468, "WDMA_THSTATPRE_IMG_BASE_ADDR_1P_FRO6"},
	{0x0146c, "WDMA_THSTATPRE_IMG_BASE_ADDR_1P_FRO7"},
	{0x01590, "WDMA_THSTATPRE_IMG_CRC_1P"},
	{0x015b0, "WDMA_THSTATPRE_MON_STATUS0"},
	{0x015b4, "WDMA_THSTATPRE_MON_STATUS1"},
	{0x015b8, "WDMA_THSTATPRE_MON_STATUS2"},
	{0x015bc, "WDMA_THSTATPRE_MON_STATUS3"},
	{0x01600, "THSTAT_BYPASS"},
	{0x01604, "THSTAT_ENABLE_CONFIG"},
	{0x01608, "THSTAT_INPUT_TYPE"},
	{0x0160c, "THSTAT_GREEN_VALUE"},
	{0x01610, "THSTAT_PIXEL_ORDER"},
	{0x01614, "THSTAT_NCELLS"},
	{0x01618, "THSTAT_NSTRIPS"},
	{0x0161c, "THSTAT_START"},
	{0x01624, "THSTAT_PATCH_SIZE"},
	{0x0162c, "THSTAT_SAT_THRESH"},
	{0x01630, "THSTAT_SAT_THRESH_1"},
	{0x01634, "THSTAT_SAT_THRESH_Y"},
	{0x01638, "THSTAT_THRESH_R"},
	{0x0163c, "THSTAT_THRESH_GR"},
	{0x01640, "THSTAT_THRESH_GB"},
	{0x01644, "THSTAT_THRESH_B"},
	{0x01648, "THSTAT_THRESH_Y"},
	{0x0164c, "THSTAT_NORM_SHIFTS"},
	{0x0166c, "THSTAT_BUSY"},
	{0x01670, "THSTAT_STRETCH_GAIN_Y"},
	{0x01678, "THSTAT_STRETCH_GAIN_R"},
	{0x0167c, "THSTAT_STRETCH_GAIN_GR"},
	{0x01680, "THSTAT_STRETCH_GAIN_B"},
	{0x01684, "THSTAT_STRETCH_GAIN_GB"},
	{0x01688, "THSTAT_MONO_MODE_EN"},
	{0x0168c, "THSTAT_BIT14_MODE_EN"},
	{0x01690, "THSTAT_STRETCH_SHIFT_UP"},
	{0x016fc, "THSTAT_CRC"},
	{0x01900, "WBG_RWC_14BIT_BYPASS"},
	{0x01904, "WBG_RWC_14BIT_WB_LIMIT_MAIN_EN"},
	{0x01908, "WBG_RWC_14BIT_PEDESTAL_EN"},
	{0x0190c, "WBG_RWC_14BIT_WB_GAIN_R"},
	{0x01910, "WBG_RWC_14BIT_WB_GAIN_GR"},
	{0x01914, "WBG_RWC_14BIT_WB_GAIN_GB"},
	{0x01918, "WBG_RWC_14BIT_WB_GAIN_B"},
	{0x0191c, "WBG_RWC_14BIT_WB_OFFSET_R"},
	{0x01920, "WBG_RWC_14BIT_WB_OFFSET_GR"},
	{0x01924, "WBG_RWC_14BIT_WB_OFFSET_GB"},
	{0x01928, "WBG_RWC_14BIT_WB_OFFSET_B"},
	{0x0192c, "WBG_RWC_14BIT_WB_SHIFT_R"},
	{0x01930, "WBG_RWC_14BIT_WB_SHIFT_GR"},
	{0x01934, "WBG_RWC_14BIT_WB_SHIFT_GB"},
	{0x01938, "WBG_RWC_14BIT_WB_SHIFT_B"},
	{0x0193c, "WBG_RWC_14BIT_WB_LIMIT_MAIN"},
	{0x01940, "WBG_RWC_14BIT_PIXEL_ORDER"},
	{0x01944, "WBG_RWC_14BIT_PEDESTAL"},
	{0x019f4, "WBG_RWC_14BIT_REG_INTERFACE_VER"},
	{0x019f8, "WBG_RWC_14BIT_BLOCK_ID_CODE"},
	{0x019fc, "WBG_RWC_14BIT_STREAM_CRC"},
	{0x01a00, "GAMMA_15BIT_BAYER_3_RWC_BYPASS"},
	{0x01a04, "GAMMA_15BIT_BAYER_3_RWC_PEDESTAL_EN"},
	{0x01a08, "GAMMA_15BIT_BAYER_3_RWC_PEDESTAL"},
	{0x01a10, "GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL"},
	{0x01a14, "GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_1"},
	{0x01a18, "GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_2"},
	{0x01a1c, "GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_3"},
	{0x01a20, "GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_4"},
	{0x01a24, "GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_5"},
	{0x01a28, "GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_6"},
	{0x01a2c, "GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_7"},
	{0x01a30, "GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_8"},
	{0x01a34, "GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_9"},
	{0x01a38, "GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_10"},
	{0x01a3c, "GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_11"},
	{0x01a40, "GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_12"},
	{0x01a44, "GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_13"},
	{0x01a48, "GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_14"},
	{0x01a4c, "GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_15"},
	{0x01a50, "GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_16"},
	{0x01a54, "GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_17"},
	{0x01a58, "GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_18"},
	{0x01a5c, "GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_19"},
	{0x01a60, "GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_20"},
	{0x01a64, "GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_21"},
	{0x01a68, "GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_22"},
	{0x01a6c, "GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_23"},
	{0x01a70, "GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_24"},
	{0x01a74, "GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_25"},
	{0x01a78, "GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_26"},
	{0x01a7c, "GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_27"},
	{0x01a80, "GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_28"},
	{0x01a84, "GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_29"},
	{0x01a88, "GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_30"},
	{0x01a8c, "GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_31"},
	{0x01a90, "GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_32"},
	{0x01b00, "GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL"},
	{0x01b04, "GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_1"},
	{0x01b08, "GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_2"},
	{0x01b0c, "GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_3"},
	{0x01b10, "GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_4"},
	{0x01b14, "GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_5"},
	{0x01b18, "GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_6"},
	{0x01b1c, "GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_7"},
	{0x01b20, "GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_8"},
	{0x01b24, "GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_9"},
	{0x01b28, "GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_10"},
	{0x01b2c, "GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_11"},
	{0x01b30, "GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_12"},
	{0x01b34, "GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_13"},
	{0x01b38, "GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_14"},
	{0x01b3c, "GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_15"},
	{0x01b40, "GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_16"},
	{0x01b44, "GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_17"},
	{0x01b48, "GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_18"},
	{0x01b4c, "GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_19"},
	{0x01b50, "GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_20"},
	{0x01b54, "GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_21"},
	{0x01b58, "GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_22"},
	{0x01b5c, "GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_23"},
	{0x01b60, "GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_24"},
	{0x01b64, "GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_25"},
	{0x01b68, "GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_26"},
	{0x01b6c, "GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_27"},
	{0x01b70, "GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_28"},
	{0x01b74, "GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_29"},
	{0x01b78, "GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_30"},
	{0x01b7c, "GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_31"},
	{0x01b80, "GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_32"},
	{0x01bf4, "GAMMA_15BIT_BAYER_3_RWC_REG_INTERFACE_VER"},
	{0x01bf8, "GAMMA_15BIT_BAYER_3_RWC_BLOCK_ID_CODE"},
	{0x01bfc, "GAMMA_15BIT_BAYER_3_RWC_STREAM_CRC"},
	{0x01c00, "BCROP_1_BYPASS"},
	{0x01c04, "BCROP_1_START_X"},
	{0x01c08, "BCROP_1_START_Y"},
	{0x01c0c, "BCROP_1_SIZE_X"},
	{0x01c10, "BCROP_1_SIZE_Y"},
	{0x01cf0, "BCROP_1_BIT15_MODE_EN"},
	{0x01cf4, "BCROP_1_REG_INTERFACE_VER"},
	{0x01cf8, "BCROP_1_BLOCK_ID_CODE"},
	{0x01cfc, "BCROP_1_STREAM_CRC"},
	{0x00300, "BDS_BPLH_ENABLE"},
	{0x00304, "BDS_BPLH_IN_SIZE_H"},
	{0x00308, "BDS_BPLH_IN_SIZE_V"},
	{0x0030C, "BDS_BPLH_DST_SIZE_H"},
	{0x00310, "BDS_BPLH_RATIO_H"},
	{0x00314, "BDS_BPLH_INIT_PHASE_OFFSET_H"},
	{0x01d00, "BDS_CONTROL"},
	{0x01d04, "BDS_OUT_SIZE"},
	{0x01d08, "BDS_DMSC_COEFF_0_01"},
	{0x01d0c, "BDS_DMSC_COEFF_0_23"},
	{0x01d10, "BDS_DMSC_COEFF_0_45"},
	{0x01d14, "BDS_DMSC_COEFF_1_01"},
	{0x01d18, "BDS_DMSC_COEFF_1_23"},
	{0x01d1c, "BDS_DMSC_COEFF_1_45"},
	{0x01d20, "BDS_DMSC_COEFF_2_01"},
	{0x01d24, "BDS_DMSC_COEFF_2_23"},
	{0x01d28, "BDS_DMSC_COEFF_2_45"},
	{0x01d2c, "BDS_DMSC_COEFF_3_01"},
	{0x01d30, "BDS_DMSC_COEFF_3_23"},
	{0x01d34, "BDS_DMSC_COEFF_3_45"},
	{0x01d58, "BDS_WB_EN"},
	{0x01d5c, "BDS_WB_RED"},
	{0x01d60, "BDS_WB_GREEN"},
	{0x01d64, "BDS_WB_BLUE"},
	{0x01d70, "BDS_Y_SCALE"},
	{0x01d74, "BDS_INV_Y"},
	{0x01d90, "BDS_RGB_OUTPUT_EN"},
	{0x01d94, "BDS_RGB_OUTPUT"},
	{0x01d98, "BDS_RGB_SCALE_X"},
	{0x01d9c, "BDS_RGB_INV_X"},
	{0x01da0, "BDS_RGB_SCALE_Y"},
	{0x01da4, "BDS_RGB_INV_Y"},
	{0x01da8, "BDS_RGB_CROP_EN"},
	{0x01dac, "BDS_RGB_CROP_START"},
	{0x01db0, "BDS_RGB_CROP_SIZE"},
	{0x01dc0, "BDS_PEDESTAL"},
	{0x01df4, "BDS_REG_INTERFACE_VER"},
	{0x01df8, "BDS_BLOCK_ID_CODE"},
	{0x01dfc, "BDS_STREAM_CRC"},
	{0x01e00, "CDAF_BYPASS"},
	{0x01e04, "CDAF_AUTO_FOCUS_STATISTICS_CONFIG"},
	{0x01e08, "CDAF_WINDOW_EN"},
	{0x01e0c, "CDAF_XSTART"},
	{0x01e10, "CDAF_XSTART_1"},
	{0x01e14, "CDAF_XSTART_2"},
	{0x01e18, "CDAF_XSTART_3"},
	{0x01e1c, "CDAF_XSTART_4"},
	{0x01e20, "CDAF_XSTART_5"},
	{0x01e24, "CDAF_YSTART"},
	{0x01e28, "CDAF_YSTART_1"},
	{0x01e2c, "CDAF_YSTART_2"},
	{0x01e30, "CDAF_YSTART_3"},
	{0x01e34, "CDAF_YSTART_4"},
	{0x01e38, "CDAF_YSTART_5"},
	{0x01e3c, "CDAF_WIDTH"},
	{0x01e40, "CDAF_WIDTH_1"},
	{0x01e44, "CDAF_WIDTH_2"},
	{0x01e48, "CDAF_WIDTH_3"},
	{0x01e4c, "CDAF_WIDTH_4"},
	{0x01e50, "CDAF_WIDTH_5"},
	{0x01e54, "CDAF_HEIGHT"},
	{0x01e58, "CDAF_HEIGHT_1"},
	{0x01e5c, "CDAF_HEIGHT_2"},
	{0x01e60, "CDAF_HEIGHT_3"},
	{0x01e64, "CDAF_HEIGHT_4"},
	{0x01e68, "CDAF_HEIGHT_5"},
	{0x01e6c, "CDAF_SAT_THRESH"},
	{0x01e70, "CDAF_LPF_FILTER_CONFIG"},
	{0x01e74, "CDAF_X_PNTS_TBL"},
	{0x01e78, "CDAF_X_PNTS_TBL_1"},
	{0x01e7c, "CDAF_X_PNTS_TBL_2"},
	{0x01e80, "CDAF_X_PNTS_TBL_3"},
	{0x01e84, "CDAF_X_PNTS_TBL_4"},
	{0x01e88, "CDAF_X_PNTS_TBL_5"},
	{0x01e8c, "CDAF_X_PNTS_TBL_6"},
	{0x01e90, "CDAF_X_PNTS_TBL_7"},
	{0x01e94, "CDAF_X_PNTS_TBL_8"},
	{0x01e98, "CDAF_X_PNTS_TBL_9"},
	{0x01e9c, "CDAF_X_PNTS_TBL_10"},
	{0x01ea0, "CDAF_X_PNTS_TBL_11"},
	{0x01ea4, "CDAF_X_PNTS_TBL_12"},
	{0x01ea8, "CDAF_X_PNTS_TBL_13"},
	{0x01eac, "CDAF_X_PNTS_TBL_14"},
	{0x01eb0, "CDAF_X_PNTS_TBL_15"},
	{0x01eb4, "CDAF_Y_PNTS_TBL"},
	{0x01eb8, "CDAF_Y_PNTS_TBL_1"},
	{0x01ebc, "CDAF_Y_PNTS_TBL_2"},
	{0x01ec0, "CDAF_Y_PNTS_TBL_3"},
	{0x01ec4, "CDAF_Y_PNTS_TBL_4"},
	{0x01ec8, "CDAF_Y_PNTS_TBL_5"},
	{0x01ecc, "CDAF_Y_PNTS_TBL_6"},
	{0x01ed0, "CDAF_Y_PNTS_TBL_7"},
	{0x01ed4, "CDAF_Y_PNTS_TBL_8"},
	{0x01ed8, "CDAF_Y_PNTS_TBL_9"},
	{0x01edc, "CDAF_Y_PNTS_TBL_10"},
	{0x01ee0, "CDAF_Y_PNTS_TBL_11"},
	{0x01ee4, "CDAF_Y_PNTS_TBL_12"},
	{0x01f00, "CDAF_Y_PNTS_TBL_13"},
	{0x01f04, "CDAF_Y_PNTS_TBL_14"},
	{0x01f08, "CDAF_Y_PNTS_TBL_15"},
	{0x01f0c, "CDAF_ROW_FILTER_0"},
	{0x01f10, "CDAF_ROW_FILTER_0_1"},
	{0x01f14, "CDAF_ROW_FILTER_0_2"},
	{0x01f18, "CDAF_ROW_FILTER_0_3"},
	{0x01f1c, "CDAF_ROW_FILTER_0_4"},
	{0x01f20, "CDAF_ROW_FILTER_0_5"},
	{0x01f24, "CDAF_ROW_FILTER_0_6"},
	{0x01f28, "CDAF_ROW_FILTER_0_7"},
	{0x01f2c, "CDAF_ROW_FILTER_0_8"},
	{0x01f30, "CDAF_ROW_FILTER_0_HIGH_THRESH"},
	{0x01f34, "CDAF_ROW_FILTER_0_LOW_THRESH"},
	{0x01f38, "CDAF_ROW_FILTER_1"},
	{0x01f3c, "CDAF_ROW_FILTER_1_1"},
	{0x01f40, "CDAF_ROW_FILTER_1_2"},
	{0x01f44, "CDAF_ROW_FILTER_1_3"},
	{0x01f48, "CDAF_ROW_FILTER_1_4"},
	{0x01f4c, "CDAF_ROW_FILTER_1_5"},
	{0x01f50, "CDAF_ROW_FILTER_1_6"},
	{0x01f54, "CDAF_ROW_FILTER_1_7"},
	{0x01f58, "CDAF_ROW_FILTER_1_8"},
	{0x01f5c, "CDAF_ROW_FILTER_1_HIGH_THRESH"},
	{0x01f60, "CDAF_ROW_FILTER_1_LOW_THRESH"},
	{0x01f64, "CDAF_IIR_0_SIGNAL_COEFFICIENTS"},
	{0x01f68, "CDAF_IIR_0_SIGNAL_COEFFICIENTS_1"},
	{0x01f6c, "CDAF_IIR_0_SIGNAL_COEFFICIENTS_2"},
	{0x01f70, "CDAF_IIR_0_FEEDBACK_COEFFICIENTS"},
	{0x01f74, "CDAF_IIR_0_FEEDBACK_COEFFICIENTS_1"},
	{0x01f78, "CDAF_IIR_0_FEEDBACK_COEFFICIENTS_2"},
	{0x01f7c, "CDAF_IIR_0_FILTER_HIGH_THRESH"},
	{0x01f80, "CDAF_IIR_0_FILTER_LOW_THRESH"},
	{0x01f84, "CDAF_IIR_1_SIGNAL_COEFFICIENTS"},
	{0x01f88, "CDAF_IIR_1_SIGNAL_COEFFICIENTS_1"},
	{0x01f8c, "CDAF_IIR_1_SIGNAL_COEFFICIENTS_2"},
	{0x01f90, "CDAF_IIR_1_FEEDBACK_COEFFICIENTS"},
	{0x01f94, "CDAF_IIR_1_FEEDBACK_COEFFICIENTS_1"},
	{0x01f98, "CDAF_IIR_1_FEEDBACK_COEFFICIENTS_2"},
	{0x01f9c, "CDAF_IIR_1_FILTER_HIGH_THRESH"},
	{0x01fa0, "CDAF_IIR_1_FILTER_LOW_THRESH"},
	{0x01fa4, "CDAF_IIR_SAMPLEDLB_START_X"},
	{0x01fa8, "CDAF_IIR_SAMPLEDLB_GAP_X"},
	{0x01fb0, "CDAF_IIR_SAMPLEDLB_WIDTH"},
	{0x01fb4, "CDAF_IIR_LPF_FILTER_CONFIG"},
	{0x01fb8, "CDAF_STAT_START_ADD"},
	{0x01fbc, "CDAF_STAT_ACCESS"},
	{0x01fc0, "CDAF_STAT_ACCESS_END"},
	{0x01fc4, "CDAF_B2Y_WEIGHT_R"},
	{0x01fc8, "CDAF_B2Y_WEIGHT_G"},
	{0x01fcc, "CDAF_B2Y_WEIGHT_B"},
	{0x01fd0, "CDAF_B2Y_BAYER_PATTERN"},
	{0x01fd4, "CDAF_Y_HIGH_THRESH"},
	{0x01fd8, "CDAF_Y_LOW_THRESH"},
	{0x01ff4, "CDAF_REG_INTERFACE_VER"},
	{0x01ff8, "CDAF_BLOCK_ID_CODE"},
	{0x02000, "DRCCLCT_BYPASS"},
	{0x02004, "DRCCLCT_CONFIG"},
	{0x02008, "DRCCLCT_INPUT_INV_X_PNTS_TBL"},
	{0x0200c, "DRCCLCT_INPUT_INV_X_PNTS_TBL_1"},
	{0x02010, "DRCCLCT_INPUT_INV_X_PNTS_TBL_2"},
	{0x02014, "DRCCLCT_INPUT_INV_X_PNTS_TBL_3"},
	{0x02018, "DRCCLCT_INPUT_INV_X_PNTS_TBL_4"},
	{0x0201c, "DRCCLCT_INPUT_INV_X_PNTS_TBL_5"},
	{0x02020, "DRCCLCT_INPUT_INV_X_PNTS_TBL_6"},
	{0x02024, "DRCCLCT_INPUT_INV_X_PNTS_TBL_7"},
	{0x02028, "DRCCLCT_INPUT_INV_X_PNTS_TBL_8"},
	{0x0202c, "DRCCLCT_INPUT_INV_X_PNTS_TBL_9"},
	{0x02030, "DRCCLCT_INPUT_INV_X_PNTS_TBL_10"},
	{0x02034, "DRCCLCT_INPUT_INV_X_PNTS_TBL_11"},
	{0x02038, "DRCCLCT_INPUT_INV_X_PNTS_TBL_12"},
	{0x0203c, "DRCCLCT_INPUT_INV_X_PNTS_TBL_13"},
	{0x02040, "DRCCLCT_INPUT_INV_X_PNTS_TBL_14"},
	{0x02044, "DRCCLCT_INPUT_INV_X_PNTS_TBL_15"},
	{0x02048, "DRCCLCT_INPUT_INV_Y_PNTS_TBL"},
	{0x0204c, "DRCCLCT_INPUT_INV_Y_PNTS_TBL_1"},
	{0x02050, "DRCCLCT_INPUT_INV_Y_PNTS_TBL_2"},
	{0x02054, "DRCCLCT_INPUT_INV_Y_PNTS_TBL_3"},
	{0x02058, "DRCCLCT_INPUT_INV_Y_PNTS_TBL_4"},
	{0x0205c, "DRCCLCT_INPUT_INV_Y_PNTS_TBL_5"},
	{0x02060, "DRCCLCT_INPUT_INV_Y_PNTS_TBL_6"},
	{0x02064, "DRCCLCT_INPUT_INV_Y_PNTS_TBL_7"},
	{0x02068, "DRCCLCT_INPUT_INV_Y_PNTS_TBL_8"},
	{0x0206c, "DRCCLCT_INPUT_INV_Y_PNTS_TBL_9"},
	{0x02070, "DRCCLCT_INPUT_INV_Y_PNTS_TBL_10"},
	{0x02074, "DRCCLCT_INPUT_INV_Y_PNTS_TBL_11"},
	{0x02078, "DRCCLCT_INPUT_INV_Y_PNTS_TBL_12"},
	{0x0207c, "DRCCLCT_INPUT_INV_Y_PNTS_TBL_13"},
	{0x02080, "DRCCLCT_INPUT_INV_Y_PNTS_TBL_14"},
	{0x02084, "DRCCLCT_INPUT_INV_Y_PNTS_TBL_15"},
	{0x02088, "DRCCLCT_X_PNTS_TBL"},
	{0x0208c, "DRCCLCT_X_PNTS_TBL_1"},
	{0x02090, "DRCCLCT_X_PNTS_TBL_2"},
	{0x02094, "DRCCLCT_X_PNTS_TBL_3"},
	{0x02098, "DRCCLCT_X_PNTS_TBL_4"},
	{0x0209c, "DRCCLCT_X_PNTS_TBL_5"},
	{0x020a0, "DRCCLCT_X_PNTS_TBL_6"},
	{0x020a4, "DRCCLCT_X_PNTS_TBL_7"},
	{0x020a8, "DRCCLCT_X_PNTS_TBL_8"},
	{0x020ac, "DRCCLCT_X_PNTS_TBL_9"},
	{0x020b0, "DRCCLCT_X_PNTS_TBL_10"},
	{0x020b4, "DRCCLCT_X_PNTS_TBL_11"},
	{0x020b8, "DRCCLCT_X_PNTS_TBL_12"},
	{0x020bc, "DRCCLCT_X_PNTS_TBL_13"},
	{0x020c0, "DRCCLCT_X_PNTS_TBL_14"},
	{0x020c4, "DRCCLCT_X_PNTS_TBL_15"},
	{0x02100, "DRCCLCT_Y_PNTS_TBL"},
	{0x02104, "DRCCLCT_Y_PNTS_TBL_1"},
	{0x02108, "DRCCLCT_Y_PNTS_TBL_2"},
	{0x0210c, "DRCCLCT_Y_PNTS_TBL_3"},
	{0x02110, "DRCCLCT_Y_PNTS_TBL_4"},
	{0x02114, "DRCCLCT_Y_PNTS_TBL_5"},
	{0x02118, "DRCCLCT_Y_PNTS_TBL_6"},
	{0x0211c, "DRCCLCT_Y_PNTS_TBL_7"},
	{0x02120, "DRCCLCT_Y_PNTS_TBL_8"},
	{0x02124, "DRCCLCT_Y_PNTS_TBL_9"},
	{0x02128, "DRCCLCT_Y_PNTS_TBL_10"},
	{0x0212c, "DRCCLCT_Y_PNTS_TBL_11"},
	{0x02130, "DRCCLCT_Y_PNTS_TBL_12"},
	{0x02134, "DRCCLCT_Y_PNTS_TBL_13"},
	{0x02138, "DRCCLCT_Y_PNTS_TBL_14"},
	{0x0213c, "DRCCLCT_Y_PNTS_TBL_15"},
	{0x02150, "DRCCLCT_GRID_EN"},
	{0x02154, "DRCCLCT_GRID_STEP"},
	{0x02158, "DRCCLCT_GRID_STEP_2"},
	{0x0215c, "DRCCLCT_GRID_START_OFFSET_EN"},
	{0x02160, "DRCCLCT_GRID_END"},
	{0x02164, "DRCCLCT_GRID_END_2"},
	{0x02168, "DRCCLCT_GRID_SIZE"},
	{0x0216c, "DRCCLCT_GRID_CHAR_WIN_RADIUS"},
	{0x02170, "DRCCLCT_GRID_COUNT_V0_H0"},
	{0x02174, "DRCCLCT_GRID_COUNT_V0_H1"},
	{0x02178, "DRCCLCT_GRID_COUNT_V0_H2"},
	{0x0217c, "DRCCLCT_GRID_COUNT_V1_H0"},
	{0x02180, "DRCCLCT_GRID_COUNT_V1_H1"},
	{0x02184, "DRCCLCT_GRID_COUNT_V1_H2"},
	{0x02188, "DRCCLCT_GRID_COUNT_V2_H0"},
	{0x0218c, "DRCCLCT_GRID_COUNT_V2_H1"},
	{0x02190, "DRCCLCT_GRID_COUNT_V2_H2"},
	{0x02194, "DRCCLCT_V_MODE_CFG0"},
	{0x02198, "DRCCLCT_Y_WEIGHT0"},
	{0x0219c, "DRCCLCT_Y_WEIGHT1"},
	{0x021f4, "DRCCLCT_REG_INTERFACE_VER"},
	{0x021f8, "DRCCLCT_BLOCK_ID_CODE"},
	{0x021fc, "DRCCLCT_STREAM_CRC"},
	{0x02200, "ORBDS_PRE_GAMMA_BYPASS"},
	{0x02204, "ORBDS_PRE_GAMMA_PEDESTAL_EN"},
	{0x02208, "ORBDS_PRE_GAMMA_PEDESTAL"},
	{0x02210, "ORBDS_PRE_GAMMA_GAMMA_TBL_0"},
	{0x02214, "ORBDS_PRE_GAMMA_GAMMA_TBL_1"},
	{0x02218, "ORBDS_PRE_GAMMA_GAMMA_TBL_2"},
	{0x0221c, "ORBDS_PRE_GAMMA_GAMMA_TBL_3"},
	{0x02220, "ORBDS_PRE_GAMMA_GAMMA_TBL_4"},
	{0x02224, "ORBDS_PRE_GAMMA_GAMMA_TBL_5"},
	{0x02228, "ORBDS_PRE_GAMMA_GAMMA_TBL_6"},
	{0x0222c, "ORBDS_PRE_GAMMA_GAMMA_TBL_7"},
	{0x02230, "ORBDS_PRE_GAMMA_GAMMA_TBL_8"},
	{0x02234, "ORBDS_PRE_GAMMA_GAMMA_TBL_9"},
	{0x02238, "ORBDS_PRE_GAMMA_GAMMA_TBL_10"},
	{0x0223c, "ORBDS_PRE_GAMMA_GAMMA_TBL_11"},
	{0x02240, "ORBDS_PRE_GAMMA_GAMMA_TBL_12"},
	{0x02244, "ORBDS_PRE_GAMMA_GAMMA_TBL_13"},
	{0x02248, "ORBDS_PRE_GAMMA_GAMMA_TBL_14"},
	{0x0224c, "ORBDS_PRE_GAMMA_GAMMA_TBL_15"},
	{0x02250, "ORBDS_PRE_GAMMA_X_PNTS_TBL_0"},
	{0x02254, "ORBDS_PRE_GAMMA_X_PNTS_TBL_1"},
	{0x02258, "ORBDS_PRE_GAMMA_X_PNTS_TBL_2"},
	{0x0225c, "ORBDS_PRE_GAMMA_X_PNTS_TBL_3"},
	{0x02260, "ORBDS_PRE_GAMMA_X_PNTS_TBL_4"},
	{0x02264, "ORBDS_PRE_GAMMA_X_PNTS_TBL_5"},
	{0x02268, "ORBDS_PRE_GAMMA_X_PNTS_TBL_6"},
	{0x0226c, "ORBDS_PRE_GAMMA_X_PNTS_TBL_7"},
	{0x02270, "ORBDS_PRE_GAMMA_X_PNTS_TBL_8"},
	{0x02274, "ORBDS_PRE_GAMMA_X_PNTS_TBL_9"},
	{0x02278, "ORBDS_PRE_GAMMA_X_PNTS_TBL_10"},
	{0x0227c, "ORBDS_PRE_GAMMA_X_PNTS_TBL_11"},
	{0x02280, "ORBDS_PRE_GAMMA_X_PNTS_TBL_12"},
	{0x02284, "ORBDS_PRE_GAMMA_X_PNTS_TBL_13"},
	{0x02288, "ORBDS_PRE_GAMMA_X_PNTS_TBL_14"},
	{0x0228c, "ORBDS_PRE_GAMMA_X_PNTS_TBL_15"},
	{0x022e0, "B2Y_PIXEL_ORDER"},
	{0x022e4, "B2Y_WEIGHT0"},
	{0x022e8, "B2Y_WEIGHT1"},
	{0x022f4, "ORBDS_PRE_GAMMA_REG_INTERFACE_VER"},
	{0x022f8, "ORBDS_PRE_GAMMA_BLOCK_ID_CODE"},
	{0x022fc, "ORBDS_PRE_GAMMA_STREAM_CRC"},
	{0x02400, "ORB_DS_BYPASS"},
	{0x02404, "ORB_DS_OUTPUT_EN"},
	{0x02410, "ORB_DS_L1_CROP_EN"},
	{0x02414, "ORB_DS_L1_CROP_START_X"},
	{0x02418, "ORB_DS_L1_CROP_START_Y"},
	{0x0241c, "ORB_DS_L1_CROP_SIZE_X"},
	{0x02420, "ORB_DS_L1_CROP_SIZE_Y"},
	{0x02430, "ORB_DS_L1_OUT_W"},
	{0x02434, "ORB_DS_L1_OUT_H"},
	{0x02438, "ORB_DS_L1_SCALE_FACTOR_X"},
	{0x0243c, "ORB_DS_L1_SCALE_FACTOR_Y"},
	{0x02440, "ORB_DS_L1_TAP_SIZE"},
	{0x02444, "ORB_DS_L1_INV_SCALE_X"},
	{0x02448, "ORB_DS_L1_INV_SCALE_Y"},
	{0x0244c, "ORB_DS_L1_INV_SHIFT"},
	{0x02450, "ORB_DS_L2_CROP_EN"},
	{0x02454, "ORB_DS_L2_CROP_START_X"},
	{0x02458, "ORB_DS_L2_CROP_START_Y"},
	{0x0245c, "ORB_DS_L2_CROP_SIZE_X"},
	{0x02460, "ORB_DS_L2_CROP_SIZE_Y"},
	{0x02470, "ORB_DS_L2_OUT_W"},
	{0x02474, "ORB_DS_L2_OUT_H"},
	{0x02478, "ORB_DS_L2_SCALE_FACTOR_X"},
	{0x0247c, "ORB_DS_L2_SCALE_FACTOR_Y"},
	{0x02480, "ORB_DS_L2_TAP_SIZE"},
	{0x02484, "ORB_DS_L2_INV_SCALE_X"},
	{0x02488, "ORB_DS_L2_INV_SCALE_Y"},
	{0x0248c, "ORB_DS_L2_INV_SHIFT"},
	{0x024fc, "ORB_DS_STREAM_CRC"},
	{0x02500, "FDPIG_POST_GAMMA_BYPASS"},
	{0x02504, "FDPIG_POST_GAMMA_PEDESTAL_EN"},
	{0x02508, "FDPIG_POST_GAMMA_PEDESTAL"},
	{0x02510, "FDPIG_POST_GAMMA_GAMMA_TBL_0"},
	{0x02514, "FDPIG_POST_GAMMA_GAMMA_TBL_1"},
	{0x02518, "FDPIG_POST_GAMMA_GAMMA_TBL_2"},
	{0x0251c, "FDPIG_POST_GAMMA_GAMMA_TBL_3"},
	{0x02520, "FDPIG_POST_GAMMA_GAMMA_TBL_4"},
	{0x02524, "FDPIG_POST_GAMMA_GAMMA_TBL_5"},
	{0x02528, "FDPIG_POST_GAMMA_GAMMA_TBL_6"},
	{0x0252c, "FDPIG_POST_GAMMA_GAMMA_TBL_7"},
	{0x02530, "FDPIG_POST_GAMMA_GAMMA_TBL_8"},
	{0x02534, "FDPIG_POST_GAMMA_GAMMA_TBL_9"},
	{0x02538, "FDPIG_POST_GAMMA_GAMMA_TBL_10"},
	{0x0253c, "FDPIG_POST_GAMMA_GAMMA_TBL_11"},
	{0x02540, "FDPIG_POST_GAMMA_GAMMA_TBL_12"},
	{0x02544, "FDPIG_POST_GAMMA_GAMMA_TBL_13"},
	{0x02548, "FDPIG_POST_GAMMA_GAMMA_TBL_14"},
	{0x0254c, "FDPIG_POST_GAMMA_GAMMA_TBL_15"},
	{0x02550, "FDPIG_POST_GAMMA_X_PNTS_TBL_0"},
	{0x02554, "FDPIG_POST_GAMMA_X_PNTS_TBL_1"},
	{0x02558, "FDPIG_POST_GAMMA_X_PNTS_TBL_2"},
	{0x0255c, "FDPIG_POST_GAMMA_X_PNTS_TBL_3"},
	{0x02560, "FDPIG_POST_GAMMA_X_PNTS_TBL_4"},
	{0x02564, "FDPIG_POST_GAMMA_X_PNTS_TBL_5"},
	{0x02568, "FDPIG_POST_GAMMA_X_PNTS_TBL_6"},
	{0x0256c, "FDPIG_POST_GAMMA_X_PNTS_TBL_7"},
	{0x02570, "FDPIG_POST_GAMMA_X_PNTS_TBL_8"},
	{0x02574, "FDPIG_POST_GAMMA_X_PNTS_TBL_9"},
	{0x02578, "FDPIG_POST_GAMMA_X_PNTS_TBL_10"},
	{0x0257c, "FDPIG_POST_GAMMA_X_PNTS_TBL_11"},
	{0x02580, "FDPIG_POST_GAMMA_X_PNTS_TBL_12"},
	{0x02584, "FDPIG_POST_GAMMA_X_PNTS_TBL_13"},
	{0x02588, "FDPIG_POST_GAMMA_X_PNTS_TBL_14"},
	{0x0258c, "FDPIG_POST_GAMMA_X_PNTS_TBL_15"},
	{0x025f4, "FDPIG_POST_GAMMA_REG_INTERFACE_VER"},
	{0x025f8, "FDPIG_POST_GAMMA_BLOCK_ID_CODE"},
	{0x025fc, "FDPIG_POST_GAMMA_STREAM_CRC"},
	{0x02600, "FDPIG_CCM9_BYPASS"},
	{0x02604, "FDPIG_CCM9_13_CONFIG"},
	{0x02608, "FDPIG_CCM9_SINGLE_MATRIX"},
	{0x0260c, "FDPIG_CCM9_CCM_VECTORS_0"},
	{0x02610, "FDPIG_CCM9_CCM_VECTORS_1"},
	{0x02614, "FDPIG_CCM9_CCM_VECTORS_2"},
	{0x02618, "FDPIG_CCM9_CCM_VECTORS_3"},
	{0x0261c, "FDPIG_CCM9_CCM_VECTORS_4"},
	{0x02620, "FDPIG_CCM9_CCM_VECTORS_5"},
	{0x02624, "FDPIG_CCM9_CCM_VECTORS_6"},
	{0x02628, "FDPIG_CCM9_CCM_VECTORS_7"},
	{0x0262c, "FDPIG_CCM9_CCM_VECTORS_8"},
	{0x02630, "FDPIG_CCM9_CCM_VECTORS_9"},
	{0x02634, "FDPIG_CCM9_CCM_VECTORS_10"},
	{0x02638, "FDPIG_CCM9_CCM_VECTORS_11"},
	{0x0263c, "FDPIG_CCM9_CCM_VECTORS_12"},
	{0x02640, "FDPIG_CCM9_CCM_VECTORS_13"},
	{0x02644, "FDPIG_CCM9_CCM_VECTORS_14"},
	{0x02648, "FDPIG_CCM9_CCM_VECTORS_15"},
	{0x0264c, "FDPIG_CCM9_CCM_VECTORS_16"},
	{0x02650, "FDPIG_CCM9_CCM_VECTORS_17"},
	{0x02654, "FDPIG_CCM9_CCM_VECTORS_18"},
	{0x02658, "FDPIG_CCM9_CCM_VECTORS_19"},
	{0x0265c, "FDPIG_CCM9_CCM_VECTORS_20"},
	{0x02660, "FDPIG_CCM9_CCM_VECTORS_21"},
	{0x02664, "FDPIG_CCM9_CCM_VECTORS_22"},
	{0x02668, "FDPIG_CCM9_CCM_VECTORS_23"},
	{0x0266c, "FDPIG_CCM9_CCM_VECTORS_24"},
	{0x02670, "FDPIG_CCM9_CCM_VECTORS_25"},
	{0x02674, "FDPIG_CCM9_CCM_VECTORS_26"},
	{0x02678, "FDPIG_CCM9_RED_ACC_SHIFT"},
	{0x0267c, "FDPIG_CCM9_GREEN_ACC_SHIFT"},
	{0x02680, "FDPIG_CCM9_BLUE_ACC_SHIFT"},
	{0x02684, "FDPIG_CCM9_OUTER_CCM"},
	{0x02688, "FDPIG_CCM9_OUTER_CCM_1"},
	{0x0268c, "FDPIG_CCM9_OUTER_CCM_2"},
	{0x02690, "FDPIG_CCM9_OUTER_CCM_3"},
	{0x02694, "FDPIG_CCM9_OUTER_CCM_4"},
	{0x02698, "FDPIG_CCM9_RED_ACC_SHIFT_OUTER"},
	{0x0269c, "FDPIG_CCM9_GREEN_ACC_SHIFT_OUTER"},
	{0x026a0, "FDPIG_CCM9_BLUE_ACC_SHIFT_OUTER"},
	{0x026a4, "FDPIG_CCM9_SAT_INPUT_THRESHOLD"},
	{0x026f4, "FDPIG_CCM9_REG_INTERFACE_VER"},
	{0x026f8, "FDPIG_CCM9_BLOCK_ID_CODE"},
	{0x026fc, "FDPIG_CCM9_STREAM_CRC"},
	{0x02700, "FDPIG_RGB_GAMMA_BYPASS"},
	{0x02704, "FDPIG_RGB_GAMMA_PEDESTAL_EN"},
	{0x02708, "FDPIG_RGB_GAMMA_PEDESTAL"},
	{0x02710, "FDPIG_RGB_GAMMA_R_GAMMA_TBL_0"},
	{0x02714, "FDPIG_RGB_GAMMA_R_GAMMA_TBL_1"},
	{0x02718, "FDPIG_RGB_GAMMA_R_GAMMA_TBL_2"},
	{0x0271c, "FDPIG_RGB_GAMMA_R_GAMMA_TBL_3"},
	{0x02720, "FDPIG_RGB_GAMMA_R_GAMMA_TBL_4"},
	{0x02724, "FDPIG_RGB_GAMMA_R_GAMMA_TBL_5"},
	{0x02728, "FDPIG_RGB_GAMMA_R_GAMMA_TBL_6"},
	{0x0272c, "FDPIG_RGB_GAMMA_R_GAMMA_TBL_7"},
	{0x02730, "FDPIG_RGB_GAMMA_R_GAMMA_TBL_8"},
	{0x02734, "FDPIG_RGB_GAMMA_R_GAMMA_TBL_9"},
	{0x02738, "FDPIG_RGB_GAMMA_R_GAMMA_TBL_10"},
	{0x0273c, "FDPIG_RGB_GAMMA_R_GAMMA_TBL_11"},
	{0x02740, "FDPIG_RGB_GAMMA_R_GAMMA_TBL_12"},
	{0x02744, "FDPIG_RGB_GAMMA_R_GAMMA_TBL_13"},
	{0x02748, "FDPIG_RGB_GAMMA_R_GAMMA_TBL_14"},
	{0x0274c, "FDPIG_RGB_GAMMA_R_GAMMA_TBL_15"},
	{0x02750, "FDPIG_RGB_GAMMA_G_GAMMA_TBL_0"},
	{0x02754, "FDPIG_RGB_GAMMA_G_GAMMA_TBL_1"},
	{0x02758, "FDPIG_RGB_GAMMA_G_GAMMA_TBL_2"},
	{0x0275c, "FDPIG_RGB_GAMMA_G_GAMMA_TBL_3"},
	{0x02760, "FDPIG_RGB_GAMMA_G_GAMMA_TBL_4"},
	{0x02764, "FDPIG_RGB_GAMMA_G_GAMMA_TBL_5"},
	{0x02768, "FDPIG_RGB_GAMMA_G_GAMMA_TBL_6"},
	{0x0276c, "FDPIG_RGB_GAMMA_G_GAMMA_TBL_7"},
	{0x02770, "FDPIG_RGB_GAMMA_G_GAMMA_TBL_8"},
	{0x02774, "FDPIG_RGB_GAMMA_G_GAMMA_TBL_9"},
	{0x02778, "FDPIG_RGB_GAMMA_G_GAMMA_TBL_10"},
	{0x0277c, "FDPIG_RGB_GAMMA_G_GAMMA_TBL_11"},
	{0x02780, "FDPIG_RGB_GAMMA_G_GAMMA_TBL_12"},
	{0x02784, "FDPIG_RGB_GAMMA_G_GAMMA_TBL_13"},
	{0x02788, "FDPIG_RGB_GAMMA_G_GAMMA_TBL_14"},
	{0x0278c, "FDPIG_RGB_GAMMA_G_GAMMA_TBL_15"},
	{0x02800, "FDPIG_RGB_GAMMA_B_GAMMA_TBL_0"},
	{0x02804, "FDPIG_RGB_GAMMA_B_GAMMA_TBL_1"},
	{0x02808, "FDPIG_RGB_GAMMA_B_GAMMA_TBL_2"},
	{0x0280c, "FDPIG_RGB_GAMMA_B_GAMMA_TBL_3"},
	{0x02810, "FDPIG_RGB_GAMMA_B_GAMMA_TBL_4"},
	{0x02814, "FDPIG_RGB_GAMMA_B_GAMMA_TBL_5"},
	{0x02818, "FDPIG_RGB_GAMMA_B_GAMMA_TBL_6"},
	{0x0281c, "FDPIG_RGB_GAMMA_B_GAMMA_TBL_7"},
	{0x02820, "FDPIG_RGB_GAMMA_B_GAMMA_TBL_8"},
	{0x02824, "FDPIG_RGB_GAMMA_B_GAMMA_TBL_9"},
	{0x02828, "FDPIG_RGB_GAMMA_B_GAMMA_TBL_10"},
	{0x0282c, "FDPIG_RGB_GAMMA_B_GAMMA_TBL_11"},
	{0x02830, "FDPIG_RGB_GAMMA_B_GAMMA_TBL_12"},
	{0x02834, "FDPIG_RGB_GAMMA_B_GAMMA_TBL_13"},
	{0x02838, "FDPIG_RGB_GAMMA_B_GAMMA_TBL_14"},
	{0x0283c, "FDPIG_RGB_GAMMA_B_GAMMA_TBL_15"},
	{0x02840, "FDPIG_RGB_GAMMA_X_PNTS_TBL_0"},
	{0x02844, "FDPIG_RGB_GAMMA_X_PNTS_TBL_1"},
	{0x02848, "FDPIG_RGB_GAMMA_X_PNTS_TBL_2"},
	{0x0284c, "FDPIG_RGB_GAMMA_X_PNTS_TBL_3"},
	{0x02850, "FDPIG_RGB_GAMMA_X_PNTS_TBL_4"},
	{0x02854, "FDPIG_RGB_GAMMA_X_PNTS_TBL_5"},
	{0x02858, "FDPIG_RGB_GAMMA_X_PNTS_TBL_6"},
	{0x0285c, "FDPIG_RGB_GAMMA_X_PNTS_TBL_7"},
	{0x02860, "FDPIG_RGB_GAMMA_X_PNTS_TBL_8"},
	{0x02864, "FDPIG_RGB_GAMMA_X_PNTS_TBL_9"},
	{0x02868, "FDPIG_RGB_GAMMA_X_PNTS_TBL_10"},
	{0x0286c, "FDPIG_RGB_GAMMA_X_PNTS_TBL_11"},
	{0x02870, "FDPIG_RGB_GAMMA_X_PNTS_TBL_12"},
	{0x02874, "FDPIG_RGB_GAMMA_X_PNTS_TBL_13"},
	{0x02878, "FDPIG_RGB_GAMMA_X_PNTS_TBL_14"},
	{0x0287c, "FDPIG_RGB_GAMMA_X_PNTS_TBL_15"},
	{0x02880, "FDPIG_RGB_GAMMA_R_DELTA_SIGN"},
	{0x02884, "FDPIG_RGB_GAMMA_G_DELTA_SIGN"},
	{0x02888, "FDPIG_RGB_GAMMA_B_DELTA_SIGN"},
	{0x028f4, "FDPIG_RGB_GAMMA_REG_INTERFACE_VER"},
	{0x028f8, "FDPIG_RGB_GAMMA_BLOCK_ID_CODE"},
	{0x028fc, "FDPIG_RGB_GAMMA_STREAM_CRC"},
	{0x02900, "FDPIG_RGB2YUV_BYPASS"},
	{0x02904, "FDPIG_RGB2YUV_COEFF_R1"},
	{0x02908, "FDPIG_RGB2YUV_COEFF_R2"},
	{0x0290c, "FDPIG_RGB2YUV_COEFF_R3"},
	{0x02910, "FDPIG_RGB2YUV_COEFF_G1"},
	{0x02914, "FDPIG_RGB2YUV_COEFF_G2"},
	{0x02918, "FDPIG_RGB2YUV_COEFF_G3"},
	{0x0291c, "FDPIG_RGB2YUV_COEFF_B1"},
	{0x02920, "FDPIG_RGB2YUV_COEFF_B2"},
	{0x02924, "FDPIG_RGB2YUV_COEFF_B3"},
	{0x02928, "FDPIG_RGB2YUV_LIMITS_YMIN"},
	{0x0292c, "FDPIG_RGB2YUV_LIMITS_YMAX"},
	{0x02930, "FDPIG_RGB2YUV_LIMITS_UMIN"},
	{0x02934, "FDPIG_RGB2YUV_LIMITS_UMAX"},
	{0x02938, "FDPIG_RGB2YUV_LIMITS_VMIN"},
	{0x0293c, "FDPIG_RGB2YUV_LIMITS_VMAX"},
	{0x02940, "FDPIG_RGB2YUV_LSHIFT"},
	{0x02944, "FDPIG_RGB2YUV_OFFSET_Y"},
	{0x02948, "FDPIG_RGB2YUV_OFFSET_U"},
	{0x0294c, "FDPIG_RGB2YUV_OFFSET_V"},
	{0x029f4, "FDPIG_RGB2YUV_REG_INTERFACE_VER"},
	{0x029f8, "FDPIG_RGB2YUV_BLOCK_ID_CODE"},
	{0x029fc, "FDPIG_RGB2YUV_STREAM_CRC"},
	{0x02a00, "FDPIG_YUV444TO422_BYPASS"},
	{0x02a04, "FDPIG_YUV444TO422_YUV444TO422_CONTROL"},
	{0x02a08, "FDPIG_YUV444TO422_COEFFS"},
	{0x02a0c, "FDPIG_YUV444TO422_COEFFS_1"},
	{0x02af4, "FDPIG_YUV444TO422_REG_INTERFACE_VER"},
	{0x02af8, "FDPIG_YUV444TO422_BLOCK_ID_CODE"},
	{0x02afc, "FDPIG_YUV444TO422_STREAM_CRC"},
	{0x02b00, "BCROP_2_BYPASS"},
	{0x02b04, "BCROP_2_START_X"},
	{0x02b08, "BCROP_2_START_Y"},
	{0x02b0c, "BCROP_2_SIZE_X"},
	{0x02b10, "BCROP_2_SIZE_Y"},
	{0x02bf4, "BCROP_2_REG_INTERFACE_VER"},
	{0x02bf8, "BCROP_2_BLOCK_ID_CODE"},
	{0x02bfc, "BCROP_2_STREAM_CRC"},
	{0x02c00, "WDMA_RGBHIST_EN"},
	{0x02c04, "WDMA_RGBHIST_COMP_EN"},
	{0x02c10, "WDMA_RGBHIST_DATA_FORMAT"},
	{0x02c14, "WDMA_RGBHIST_MONO_MODE"},
	{0x02c1c, "WDMA_RGBHIST_AUTO_FLUSH_EN"},
	{0x02c20, "WDMA_RGBHIST_WIDTH"},
	{0x02c24, "WDMA_RGBHIST_HEIGHT"},
	{0x02c28, "WDMA_RGBHIST_IMG_STRIDE_1P"},
	{0x02c3c, "WDMA_RGBHIST_VOTF_EN"},
	{0x02c40, "WDMA_RGBHIST_MAX_MO"},
	{0x02c44, "WDMA_RGBHIST_LINEGAP"},
	{0x02c48, "WDMA_RGBHIST_MAX_BL"},
	{0x02c4c, "WDMA_RGBHIST_BUSINFO"},
	{0x02c50, "WDMA_RGBHIST_IMG_BASE_ADDR_1P_FRO0"},
	{0x02c54, "WDMA_RGBHIST_IMG_BASE_ADDR_1P_FRO1"},
	{0x02c58, "WDMA_RGBHIST_IMG_BASE_ADDR_1P_FRO2"},
	{0x02c5c, "WDMA_RGBHIST_IMG_BASE_ADDR_1P_FRO3"},
	{0x02c60, "WDMA_RGBHIST_IMG_BASE_ADDR_1P_FRO4"},
	{0x02c64, "WDMA_RGBHIST_IMG_BASE_ADDR_1P_FRO5"},
	{0x02c68, "WDMA_RGBHIST_IMG_BASE_ADDR_1P_FRO6"},
	{0x02c6c, "WDMA_RGBHIST_IMG_BASE_ADDR_1P_FRO7"},
	{0x02d90, "WDMA_RGBHIST_IMG_CRC_1P"},
	{0x02db0, "WDMA_RGBHIST_MON_STATUS0"},
	{0x02db4, "WDMA_RGBHIST_MON_STATUS1"},
	{0x02db8, "WDMA_RGBHIST_MON_STATUS2"},
	{0x02dbc, "WDMA_RGBHIST_MON_STATUS3"},
	{0x02e00, "WDMA_THSTAT_EN"},
	{0x02e04, "WDMA_THSTAT_COMP_EN"},
	{0x02e10, "WDMA_THSTAT_DATA_FORMAT"},
	{0x02e14, "WDMA_THSTAT_MONO_MODE"},
	{0x02e1c, "WDMA_THSTAT_AUTO_FLUSH_EN"},
	{0x02e20, "WDMA_THSTAT_WIDTH"},
	{0x02e24, "WDMA_THSTAT_HEIGHT"},
	{0x02e28, "WDMA_THSTAT_IMG_STRIDE_1P"},
	{0x02e3c, "WDMA_THSTAT_VOTF_EN"},
	{0x02e40, "WDMA_THSTAT_MAX_MO"},
	{0x02e44, "WDMA_THSTAT_LINEGAP"},
	{0x02e48, "WDMA_THSTAT_MAX_BL"},
	{0x02e4c, "WDMA_THSTAT_BUSINFO"},
	{0x02e50, "WDMA_THSTAT_IMG_BASE_ADDR_1P_FRO0"},
	{0x02e54, "WDMA_THSTAT_IMG_BASE_ADDR_1P_FRO1"},
	{0x02e58, "WDMA_THSTAT_IMG_BASE_ADDR_1P_FRO2"},
	{0x02e5c, "WDMA_THSTAT_IMG_BASE_ADDR_1P_FRO3"},
	{0x02e60, "WDMA_THSTAT_IMG_BASE_ADDR_1P_FRO4"},
	{0x02e64, "WDMA_THSTAT_IMG_BASE_ADDR_1P_FRO5"},
	{0x02e68, "WDMA_THSTAT_IMG_BASE_ADDR_1P_FRO6"},
	{0x02e6c, "WDMA_THSTAT_IMG_BASE_ADDR_1P_FRO7"},
	{0x02f90, "WDMA_THSTAT_IMG_CRC_1P"},
	{0x02fb0, "WDMA_THSTAT_MON_STATUS0"},
	{0x02fb4, "WDMA_THSTAT_MON_STATUS1"},
	{0x02fb8, "WDMA_THSTAT_MON_STATUS2"},
	{0x02fbc, "WDMA_THSTAT_MON_STATUS3"},
	{0x03000, "WDMA_DRC_EN"},
	{0x03004, "WDMA_DRC_COMP_EN"},
	{0x03010, "WDMA_DRC_DATA_FORMAT"},
	{0x03014, "WDMA_DRC_MONO_MODE"},
	{0x0301c, "WDMA_DRC_AUTO_FLUSH_EN"},
	{0x03020, "WDMA_DRC_WIDTH"},
	{0x03024, "WDMA_DRC_HEIGHT"},
	{0x03028, "WDMA_DRC_IMG_STRIDE_1P"},
	{0x0303c, "WDMA_DRC_VOTF_EN"},
	{0x03040, "WDMA_DRC_MAX_MO"},
	{0x03044, "WDMA_DRC_LINEGAP"},
	{0x03048, "WDMA_DRC_MAX_BL"},
	{0x0304c, "WDMA_DRC_BUSINFO"},
	{0x03050, "WDMA_DRC_IMG_BASE_ADDR_1P_FRO0"},
	{0x03054, "WDMA_DRC_IMG_BASE_ADDR_1P_FRO1"},
	{0x03058, "WDMA_DRC_IMG_BASE_ADDR_1P_FRO2"},
	{0x0305c, "WDMA_DRC_IMG_BASE_ADDR_1P_FRO3"},
	{0x03060, "WDMA_DRC_IMG_BASE_ADDR_1P_FRO4"},
	{0x03064, "WDMA_DRC_IMG_BASE_ADDR_1P_FRO5"},
	{0x03068, "WDMA_DRC_IMG_BASE_ADDR_1P_FRO6"},
	{0x0306c, "WDMA_DRC_IMG_BASE_ADDR_1P_FRO7"},
	{0x03190, "WDMA_DRC_IMG_CRC_1P"},
	{0x031b0, "WDMA_DRC_MON_STATUS0"},
	{0x031b4, "WDMA_DRC_MON_STATUS1"},
	{0x031b8, "WDMA_DRC_MON_STATUS2"},
	{0x031bc, "WDMA_DRC_MON_STATUS3"},
	{0x03200, "BLC_ZSL_BYPASS"},
	{0x03208, "BLC_ZSL_PERIODIC_GAIN_SHIFT"},
	{0x03210, "BLC_ZSL_PERIODIC_OFFSETS_BEFORE_GAIN_0"},
	{0x03214, "BLC_ZSL_PERIODIC_OFFSETS_BEFORE_GAIN_1"},
	{0x03218, "BLC_ZSL_PERIODIC_OFFSETS_BEFORE_GAIN_2"},
	{0x0321c, "BLC_ZSL_PERIODIC_OFFSETS_BEFORE_GAIN_3"},
	{0x03220, "BLC_ZSL_PERIODIC_OFFSETS_BEFORE_GAIN_4"},
	{0x03224, "BLC_ZSL_PERIODIC_OFFSETS_BEFORE_GAIN_5"},
	{0x03228, "BLC_ZSL_PERIODIC_OFFSETS_BEFORE_GAIN_6"},
	{0x0322c, "BLC_ZSL_PERIODIC_OFFSETS_BEFORE_GAIN_7"},
	{0x03230, "BLC_ZSL_PERIODIC_OFFSETS_AFTER_GAIN_0"},
	{0x03234, "BLC_ZSL_PERIODIC_OFFSETS_AFTER_GAIN_1"},
	{0x03238, "BLC_ZSL_PERIODIC_OFFSETS_AFTER_GAIN_2"},
	{0x0323c, "BLC_ZSL_PERIODIC_OFFSETS_AFTER_GAIN_3"},
	{0x03240, "BLC_ZSL_PERIODIC_OFFSETS_AFTER_GAIN_4"},
	{0x03244, "BLC_ZSL_PERIODIC_OFFSETS_AFTER_GAIN_5"},
	{0x03248, "BLC_ZSL_PERIODIC_OFFSETS_AFTER_GAIN_6"},
	{0x0324c, "BLC_ZSL_PERIODIC_OFFSETS_AFTER_GAIN_7"},
	{0x03250, "BLC_ZSL_PERIODIC_GAINS_0"},
	{0x03254, "BLC_ZSL_PERIODIC_GAINS_1"},
	{0x03258, "BLC_ZSL_PERIODIC_GAINS_2"},
	{0x0325c, "BLC_ZSL_PERIODIC_GAINS_3"},
	{0x03260, "BLC_ZSL_PERIODIC_GAINS_4"},
	{0x03264, "BLC_ZSL_PERIODIC_GAINS_5"},
	{0x03268, "BLC_ZSL_PERIODIC_GAINS_6"},
	{0x0326c, "BLC_ZSL_PERIODIC_GAINS_7"},
	{0x03270, "BLC_ZSL_LOWER_LIMIT"},
	{0x03274, "BLC_ZSL_HIGHER_LIMIT"},
	{0x03278, "BLC_ZSL_CONFIG"},
	{0x032fc, "BLC_ZSL_STREAM_CRC"},
	{0x03300, "BLC_STRP_BYPASS"},
	{0x03308, "BLC_STRP_PERIODIC_GAIN_SHIFT"},
	{0x03310, "BLC_STRP_PERIODIC_OFFSETS_BEFORE_GAIN_0"},
	{0x03314, "BLC_STRP_PERIODIC_OFFSETS_BEFORE_GAIN_1"},
	{0x03318, "BLC_STRP_PERIODIC_OFFSETS_BEFORE_GAIN_2"},
	{0x0331c, "BLC_STRP_PERIODIC_OFFSETS_BEFORE_GAIN_3"},
	{0x03320, "BLC_STRP_PERIODIC_OFFSETS_BEFORE_GAIN_4"},
	{0x03324, "BLC_STRP_PERIODIC_OFFSETS_BEFORE_GAIN_5"},
	{0x03328, "BLC_STRP_PERIODIC_OFFSETS_BEFORE_GAIN_6"},
	{0x0332c, "BLC_STRP_PERIODIC_OFFSETS_BEFORE_GAIN_7"},
	{0x03330, "BLC_STRP_PERIODIC_OFFSETS_AFTER_GAIN_0"},
	{0x03334, "BLC_STRP_PERIODIC_OFFSETS_AFTER_GAIN_1"},
	{0x03338, "BLC_STRP_PERIODIC_OFFSETS_AFTER_GAIN_2"},
	{0x0333c, "BLC_STRP_PERIODIC_OFFSETS_AFTER_GAIN_3"},
	{0x03340, "BLC_STRP_PERIODIC_OFFSETS_AFTER_GAIN_4"},
	{0x03344, "BLC_STRP_PERIODIC_OFFSETS_AFTER_GAIN_5"},
	{0x03348, "BLC_STRP_PERIODIC_OFFSETS_AFTER_GAIN_6"},
	{0x0334c, "BLC_STRP_PERIODIC_OFFSETS_AFTER_GAIN_7"},
	{0x03350, "BLC_STRP_PERIODIC_GAINS_0"},
	{0x03354, "BLC_STRP_PERIODIC_GAINS_1"},
	{0x03358, "BLC_STRP_PERIODIC_GAINS_2"},
	{0x0335c, "BLC_STRP_PERIODIC_GAINS_3"},
	{0x03360, "BLC_STRP_PERIODIC_GAINS_4"},
	{0x03364, "BLC_STRP_PERIODIC_GAINS_5"},
	{0x03368, "BLC_STRP_PERIODIC_GAINS_6"},
	{0x0336c, "BLC_STRP_PERIODIC_GAINS_7"},
	{0x03370, "BLC_STRP_LOWER_LIMIT"},
	{0x03374, "BLC_STRP_HIGHER_LIMIT"},
	{0x03378, "BLC_STRP_CONFIG"},
	{0x033fc, "BLC_STRP_STREAM_CRC"},
	{0x03400, "BLC_DNS_BYPASS"},
	{0x03408, "BLC_DNS_PERIODIC_GAIN_SHIFT"},
	{0x03410, "BLC_DNS_PERIODIC_OFFSETS_BEFORE_GAIN_0"},
	{0x03414, "BLC_DNS_PERIODIC_OFFSETS_BEFORE_GAIN_1"},
	{0x03418, "BLC_DNS_PERIODIC_OFFSETS_BEFORE_GAIN_2"},
	{0x0341c, "BLC_DNS_PERIODIC_OFFSETS_BEFORE_GAIN_3"},
	{0x03420, "BLC_DNS_PERIODIC_OFFSETS_BEFORE_GAIN_4"},
	{0x03424, "BLC_DNS_PERIODIC_OFFSETS_BEFORE_GAIN_5"},
	{0x03428, "BLC_DNS_PERIODIC_OFFSETS_BEFORE_GAIN_6"},
	{0x0342c, "BLC_DNS_PERIODIC_OFFSETS_BEFORE_GAIN_7"},
	{0x03430, "BLC_DNS_PERIODIC_OFFSETS_AFTER_GAIN_0"},
	{0x03434, "BLC_DNS_PERIODIC_OFFSETS_AFTER_GAIN_1"},
	{0x03438, "BLC_DNS_PERIODIC_OFFSETS_AFTER_GAIN_2"},
	{0x0343c, "BLC_DNS_PERIODIC_OFFSETS_AFTER_GAIN_3"},
	{0x03440, "BLC_DNS_PERIODIC_OFFSETS_AFTER_GAIN_4"},
	{0x03444, "BLC_DNS_PERIODIC_OFFSETS_AFTER_GAIN_5"},
	{0x03448, "BLC_DNS_PERIODIC_OFFSETS_AFTER_GAIN_6"},
	{0x0344c, "BLC_DNS_PERIODIC_OFFSETS_AFTER_GAIN_7"},
	{0x03450, "BLC_DNS_PERIODIC_GAINS_0"},
	{0x03454, "BLC_DNS_PERIODIC_GAINS_1"},
	{0x03458, "BLC_DNS_PERIODIC_GAINS_2"},
	{0x0345c, "BLC_DNS_PERIODIC_GAINS_3"},
	{0x03460, "BLC_DNS_PERIODIC_GAINS_4"},
	{0x03464, "BLC_DNS_PERIODIC_GAINS_5"},
	{0x03468, "BLC_DNS_PERIODIC_GAINS_6"},
	{0x0346c, "BLC_DNS_PERIODIC_GAINS_7"},
	{0x03470, "BLC_DNS_LOWER_LIMIT"},
	{0x03474, "BLC_DNS_HIGHER_LIMIT"},
	{0x03478, "BLC_DNS_CONFIG"},
	{0x034fc, "BLC_DNS_STREAM_CRC"},
	{0x03500, "WDMA_DS0_EN"},
	{0x03504, "WDMA_DS0_COMP_EN"},
	{0x03510, "WDMA_DS0_DATA_FORMAT"},
	{0x03514, "WDMA_DS0_MONO_MODE"},
	{0x0351c, "WDMA_DS0_AUTO_FLUSH_EN"},
	{0x03520, "WDMA_DS0_WIDTH"},
	{0x03524, "WDMA_DS0_HEIGHT"},
	{0x03528, "WDMA_DS0_IMG_STRIDE_1P"},
	{0x0353c, "WDMA_DS0_VOTF_EN"},
	{0x03540, "WDMA_DS0_MAX_MO"},
	{0x03544, "WDMA_DS0_LINEGAP"},
	{0x03548, "WDMA_DS0_MAX_BL"},
	{0x0354c, "WDMA_DS0_BUSINFO"},
	{0x03550, "WDMA_DS0_IMG_BASE_ADDR_1P_FRO0"},
	{0x03554, "WDMA_DS0_IMG_BASE_ADDR_1P_FRO1"},
	{0x03558, "WDMA_DS0_IMG_BASE_ADDR_1P_FRO2"},
	{0x0355c, "WDMA_DS0_IMG_BASE_ADDR_1P_FRO3"},
	{0x03560, "WDMA_DS0_IMG_BASE_ADDR_1P_FRO4"},
	{0x03564, "WDMA_DS0_IMG_BASE_ADDR_1P_FRO5"},
	{0x03568, "WDMA_DS0_IMG_BASE_ADDR_1P_FRO6"},
	{0x0356c, "WDMA_DS0_IMG_BASE_ADDR_1P_FRO7"},
	{0x03690, "WDMA_DS0_IMG_CRC_1P"},
	{0x036b0, "WDMA_DS0_MON_STATUS0"},
	{0x036b4, "WDMA_DS0_MON_STATUS1"},
	{0x036b8, "WDMA_DS0_MON_STATUS2"},
	{0x036bc, "WDMA_DS0_MON_STATUS3"},
	{0x03700, "WDMA_DS1_EN"},
	{0x03704, "WDMA_DS1_COMP_EN"},
	{0x03710, "WDMA_DS1_DATA_FORMAT"},
	{0x03714, "WDMA_DS1_MONO_MODE"},
	{0x0371c, "WDMA_DS1_AUTO_FLUSH_EN"},
	{0x03720, "WDMA_DS1_WIDTH"},
	{0x03724, "WDMA_DS1_HEIGHT"},
	{0x03728, "WDMA_DS1_IMG_STRIDE_1P"},
	{0x0373c, "WDMA_DS1_VOTF_EN"},
	{0x03740, "WDMA_DS1_MAX_MO"},
	{0x03744, "WDMA_DS1_LINEGAP"},
	{0x03748, "WDMA_DS1_MAX_BL"},
	{0x0374c, "WDMA_DS1_BUSINFO"},
	{0x03750, "WDMA_DS1_IMG_BASE_ADDR_1P_FRO0"},
	{0x03754, "WDMA_DS1_IMG_BASE_ADDR_1P_FRO1"},
	{0x03758, "WDMA_DS1_IMG_BASE_ADDR_1P_FRO2"},
	{0x0375c, "WDMA_DS1_IMG_BASE_ADDR_1P_FRO3"},
	{0x03760, "WDMA_DS1_IMG_BASE_ADDR_1P_FRO4"},
	{0x03764, "WDMA_DS1_IMG_BASE_ADDR_1P_FRO5"},
	{0x03768, "WDMA_DS1_IMG_BASE_ADDR_1P_FRO6"},
	{0x0376c, "WDMA_DS1_IMG_BASE_ADDR_1P_FRO7"},
	{0x03890, "WDMA_DS1_IMG_CRC_1P"},
	{0x038b0, "WDMA_DS1_MON_STATUS0"},
	{0x038b4, "WDMA_DS1_MON_STATUS1"},
	{0x038b8, "WDMA_DS1_MON_STATUS2"},
	{0x038bc, "WDMA_DS1_MON_STATUS3"},
	{0x03900, "WDMA_FDPIG_EN"},
	{0x03904, "WDMA_FDPIG_COMP_EN"},
	{0x03910, "WDMA_FDPIG_DATA_FORMAT"},
	{0x03914, "WDMA_FDPIG_MONO_MODE"},
	{0x0391c, "WDMA_FDPIG_AUTO_FLUSH_EN"},
	{0x03920, "WDMA_FDPIG_WIDTH"},
	{0x03924, "WDMA_FDPIG_HEIGHT"},
	{0x03928, "WDMA_FDPIG_IMG_STRIDE_1P"},
	{0x0392c, "WDMA_FDPIG_IMG_STRIDE_2P"},
	{0x03930, "WDMA_FDPIG_IMG_STRIDE_3P"},
	{0x0393c, "WDMA_FDPIG_VOTF_EN"},
	{0x03940, "WDMA_FDPIG_MAX_MO"},
	{0x03944, "WDMA_FDPIG_LINEGAP"},
	{0x03948, "WDMA_FDPIG_MAX_BL"},
	{0x0394c, "WDMA_FDPIG_BUSINFO"},
	{0x03950, "WDMA_FDPIG_IMG_BASE_ADDR_1P_FRO0"},
	{0x03954, "WDMA_FDPIG_IMG_BASE_ADDR_1P_FRO1"},
	{0x03958, "WDMA_FDPIG_IMG_BASE_ADDR_1P_FRO2"},
	{0x0395c, "WDMA_FDPIG_IMG_BASE_ADDR_1P_FRO3"},
	{0x03960, "WDMA_FDPIG_IMG_BASE_ADDR_1P_FRO4"},
	{0x03964, "WDMA_FDPIG_IMG_BASE_ADDR_1P_FRO5"},
	{0x03968, "WDMA_FDPIG_IMG_BASE_ADDR_1P_FRO6"},
	{0x0396c, "WDMA_FDPIG_IMG_BASE_ADDR_1P_FRO7"},
	{0x03990, "WDMA_FDPIG_IMG_BASE_ADDR_2P_FRO0"},
	{0x03994, "WDMA_FDPIG_IMG_BASE_ADDR_2P_FRO1"},
	{0x03998, "WDMA_FDPIG_IMG_BASE_ADDR_2P_FRO2"},
	{0x0399c, "WDMA_FDPIG_IMG_BASE_ADDR_2P_FRO3"},
	{0x039a0, "WDMA_FDPIG_IMG_BASE_ADDR_2P_FRO4"},
	{0x039a4, "WDMA_FDPIG_IMG_BASE_ADDR_2P_FRO5"},
	{0x039a8, "WDMA_FDPIG_IMG_BASE_ADDR_2P_FRO6"},
	{0x039ac, "WDMA_FDPIG_IMG_BASE_ADDR_2P_FRO7"},
	{0x039d0, "WDMA_FDPIG_IMG_BASE_ADDR_3P_FRO0"},
	{0x039d4, "WDMA_FDPIG_IMG_BASE_ADDR_3P_FRO1"},
	{0x039d8, "WDMA_FDPIG_IMG_BASE_ADDR_3P_FRO2"},
	{0x039dc, "WDMA_FDPIG_IMG_BASE_ADDR_3P_FRO3"},
	{0x039e0, "WDMA_FDPIG_IMG_BASE_ADDR_3P_FRO4"},
	{0x039e4, "WDMA_FDPIG_IMG_BASE_ADDR_3P_FRO5"},
	{0x039e8, "WDMA_FDPIG_IMG_BASE_ADDR_3P_FRO6"},
	{0x039ec, "WDMA_FDPIG_IMG_BASE_ADDR_3P_FRO7"},
	{0x03a90, "WDMA_FDPIG_IMG_CRC_1P"},
	{0x03a94, "WDMA_FDPIG_IMG_CRC_2P"},
	{0x03a98, "WDMA_FDPIG_IMG_CRC_3P"},
	{0x03ab0, "WDMA_FDPIG_MON_STATUS0"},
	{0x03ab4, "WDMA_FDPIG_MON_STATUS1"},
	{0x03ab8, "WDMA_FDPIG_MON_STATUS2"},
	{0x03abc, "WDMA_FDPIG_MON_STATUS3"},
	{0x03b00, "SECU_CTRL_SEQID"},
	{0x03b10, "SECU_CTRL_TZINFO_SEQID_0"},
	{0x03b14, "SECU_CTRL_TZINFO_SEQID_1"},
	{0x03b18, "SECU_CTRL_TZINFO_SEQID_2"},
	{0x03b1c, "SECU_CTRL_TZINFO_SEQID_3"},
	{0x03b20, "SECU_CTRL_TZINFO_SEQID_4"},
	{0x03b24, "SECU_CTRL_TZINFO_SEQID_5"},
	{0x03b28, "SECU_CTRL_TZINFO_SEQID_6"},
	{0x03b2c, "SECU_CTRL_TZINFO_SEQID_7"},
	{0x03c00, "THSTATPRE_BYPASS"},
	{0x03c04, "THSTATPRE_ENABLE_CONFIG"},
	{0x03c08, "THSTATPRE_INPUT_TYPE"},
	{0x03c0c, "THSTATPRE_GREEN_VALUE"},
	{0x03c10, "THSTATPRE_PIXEL_ORDER"},
	{0x03c14, "THSTATPRE_NCELLS"},
	{0x03c18, "THSTATPRE_NSTRIPS"},
	{0x03c1c, "THSTATPRE_START"},
	{0x03c24, "THSTATPRE_PATCH_SIZE"},
	{0x03c2c, "THSTATPRE_SAT_THRESH"},
	{0x03c30, "THSTATPRE_SAT_THRESH_1"},
	{0x03c34, "THSTATPRE_SAT_THRESH_Y"},
	{0x03c38, "THSTATPRE_THRESH_R"},
	{0x03c3c, "THSTATPRE_THRESH_GR"},
	{0x03c40, "THSTATPRE_THRESH_GB"},
	{0x03c44, "THSTATPRE_THRESH_B"},
	{0x03c48, "THSTATPRE_THRESH_Y"},
	{0x03c4c, "THSTATPRE_NORM_SHIFTS"},
	{0x03c6c, "THSTATPRE_BUSY"},
	{0x03c70, "THSTATPRE_STRETCH_GAIN_Y"},
	{0x03c78, "THSTATPRE_STRETCH_GAIN_R"},
	{0x03c7c, "THSTATPRE_STRETCH_GAIN_GR"},
	{0x03c80, "THSTATPRE_STRETCH_GAIN_B"},
	{0x03c84, "THSTATPRE_STRETCH_GAIN_GB"},
	{0x03c88, "THSTATPRE_MONO_MODE_EN"},
	{0x03c8c, "THSTATPRE_BIT14_MODE_EN"},
	{0x03c90, "THSTATPRE_STRETCH_SHIFT_UP"},
	{0x03cfc, "THSTATPRE_CRC"},
	{0x03d00, "FRO_MODE_ENABLE"},
	{0x03d04, "FRO_GLOBAL_ENABLE"},
	{0x03d08, "FRO_ONE_SHOT_ENABLE"},
	{0x03d0c, "FRO_FRAME_COUNT"},
	{0x03d10, "FRO_FRAME_COUNT_TO_RUN_MINUS1"},
	{0x03d14, "FRO_FRAME_COUNT_TO_RUN_MINUS1_SHADOW"},
	{0x03d18, "FRO_RUN_FRAME_NUMBER_FOR_GROUP1"},
	{0x03d1c, "FRO_RUN_FRAME_NUMBER_FOR_GROUP2"},
	{0x03d20, "FRO_RUN_FRAME_NUMBER_FOR_GROUP3"},
	{0x03d24, "FRO_RUN_FRAME_NUMBER_FOR_GROUP4"},
	{0x03d28, "FRO_RUN_FRAME_NUMBER_FOR_GROUP5"},
	{0x03d38, "FRO_DONE"},
	{0x03d3c, "FRO_BUSY"},
	{0x03d40, "FRO_HISTORY_INT0_0"},
	{0x03d44, "FRO_HISTORY_INT0_1"},
	{0x03d48, "FRO_HISTORY_INT0_2"},
	{0x03d4c, "FRO_HISTORY_INT0_3"},
	{0x03d50, "FRO_HISTORY_INT0_4"},
	{0x03d54, "FRO_HISTORY_INT0_5"},
	{0x03d58, "FRO_HISTORY_INT0_6"},
	{0x03d5c, "FRO_HISTORY_INT0_7"},
	{0x03d60, "FRO_HISTORY_INT0_8"},
	{0x03d64, "FRO_HISTORY_INT0_9"},
	{0x03d68, "FRO_HISTORY_INT0_10"},
	{0x03d6c, "FRO_HISTORY_INT0_11"},
	{0x03d70, "FRO_HISTORY_INT0_12"},
	{0x03d74, "FRO_HISTORY_INT0_13"},
	{0x03d78, "FRO_HISTORY_INT0_14"},
	{0x03d7c, "FRO_HISTORY_INT0_15"},
	{0x03d80, "FRO_HISTORY_INT1_0"},
	{0x03d84, "FRO_HISTORY_INT1_1"},
	{0x03d88, "FRO_HISTORY_INT1_2"},
	{0x03d8c, "FRO_HISTORY_INT1_3"},
	{0x03d90, "FRO_HISTORY_INT1_4"},
	{0x03d94, "FRO_HISTORY_INT1_5"},
	{0x03d98, "FRO_HISTORY_INT1_6"},
	{0x03d9c, "FRO_HISTORY_INT1_7"},
	{0x03da0, "FRO_HISTORY_INT1_8"},
	{0x03da4, "FRO_HISTORY_INT1_9"},
	{0x03da8, "FRO_HISTORY_INT1_10"},
	{0x03dac, "FRO_HISTORY_INT1_11"},
	{0x03db0, "FRO_HISTORY_INT1_12"},
	{0x03db4, "FRO_HISTORY_INT1_13"},
	{0x03db8, "FRO_HISTORY_INT1_14"},
	{0x03dbc, "FRO_HISTORY_INT1_15"},
	{0x03dc0, "FRO_SW_RESET"},
	{0x03dc4, "FRO_INT0_CLEAR"},
	{0x03dc8, "FRO_INT1_CLEAR"},
	{0x03dd0, "FRO_INT0"},
	{0x03dd4, "FRO_INT1"},
	{0x03e00, "RGBYHIST_BYPASS"},
	{0x03e04, "RGBYHIST_RGB_GAINS_MIXED"},
	{0x03e08, "RGBYHIST_RGB_GAINS_MIXED_1"},
	{0x03e0c, "RGBYHIST_RGB_WEIGHTS_SHORT"},
	{0x03e10, "RGBYHIST_RGB_WEIGHTS_SHORT_1"},
	{0x03e14, "RGBYHIST_RGB_WEIGHTS_LONG"},
	{0x03e18, "RGBYHIST_RGB_WEIGHTS_LONG_1"},
	{0x03e1c, "RGBYHIST_RGB_WEIGHTS_MIXED"},
	{0x03e20, "RGBYHIST_RGB_WEIGHTS_MIXED_1"},
	{0x03e24, "RGBYHIST_Y_SHIFT_UP"},
	{0x03e28, "RGBYHIST_PEDESTAL"},
	{0x03e2c, "RGBYHIST_PEDESTAL_EN"},
	{0x03e30, "RGBYHIST_WIN_EN"},
	{0x03e34, "RGBYHIST_START_X"},
	{0x03e38, "RGBYHIST_START_Y"},
	{0x03e3c, "RGBYHIST_END_X"},
	{0x03e40, "RGBYHIST_END_Y"},
	{0x03e44, "RGBYHIST_MEM_EN_RGB"},
	{0x03e48, "RGBYHIST_MEM_EN_Y"},
	{0x03e4c, "RGBYHIST_MEM_DATA_TYPE"},
	{0x03e50, "RGBYHIST_MEM_SHIFT_RGB"},
	{0x03e54, "RGBYHIST_MEM_SHIFT_Y"},
	{0x03e58, "RGBYHIST_MEM_GRID_EN_RGB"},
	{0x03e5c, "RGBYHIST_MEM_GRID_EN"},
	{0x03e60, "RGBYHIST_MEM_LUM_CALC_MODE"},
	{0x03e68, "RGBYHIST_GRID_SIZE"},
	{0x03e6c, "RGBYHIST_GRID_SIZE_BLOCK_X"},
	{0x03e70, "RGBYHIST_GRID_SIZE_BLOCK_Y"},
	{0x03e74, "RGBYHIST_GRID_START_X"},
	{0x03e78, "RGBYHIST_GRID_START_Y"},
	{0x03e7c, "RGBYHIST_GRID_END_X"},
	{0x03e80, "RGBYHIST_GRID_END_Y"},
	{0x03e84, "RGBYHIST_GRID_TBL_SET_SELECT"},
	{0x03e88, "RGBYHIST_GRID_TBL_START_ADD"},
	{0x03e8c, "RGBYHIST_GRID_TBL_ACCESS"},
	{0x03e90, "RGBYHIST_GRID_TBL_ACCESS_SETB"},
	{0x03e94, "RGBYHIST_Y_GAIN"},
	{0x03e98, "RGBYHIST_MONO_MODE_EN"},
	{0x03e9c, "RGBYHIST_BIT14_MODE_EN"},
	{0x03ea0, "RGBYHIST_RGB_SHIFT_UP_MIXED"},
	{0x03ef4, "RGBYHIST_REG_INTERFACE_VER"},
	{0x03ef8, "RGBYHIST_BLOCK_ID_CODE"},
	{0x03f00, "COREX_ENABLE"},
	{0x03f04, "COREX_RESET"},
	{0x03f08, "COREX_FAST_MODE"},
	{0x03f0c, "COREX_UPDATE_TYPE_0"},
	{0x03f10, "COREX_UPDATE_TYPE_1"},
	{0x03f14, "COREX_UPDATE_MODE_0"},
	{0x03f18, "COREX_UPDATE_MODE_1"},
	{0x03f1c, "COREX_START_0"},
	{0x03f20, "COREX_START_1"},
	{0x03f24, "COREX_COPY_FROM_IP_0"},
	{0x03f28, "COREX_COPY_FROM_IP_1"},
	{0x03f2c, "COREX_STATUS_0"},
	{0x03f30, "COREX_STATUS_1"},
	{0x03f34, "COREX_PRE_ADDR_CONFIG"},
	{0x03f38, "COREX_PRE_DATA_CONFIG"},
	{0x03f3c, "COREX_POST_ADDR_CONFIG"},
	{0x03f40, "COREX_POST_DATA_CONFIG"},
	{0x03f44, "COREX_PRE_POST_CONFIG_EN"},
	{0x03f48, "COREX_TYPE_WRITE"},
	{0x03f4c, "COREX_TYPE_WRITE_TRIGGER"},
	{0x03f50, "COREX_TYPE_READ"},
	{0x03f54, "COREX_TYPE_READ_OFFSET"},
	{0x03f58, "COREX_INTERRUPT_VECTOR_MASKED"},
	{0x03f5c, "COREX_INTERRUPT_VECTOR"},
	{0x03f60, "COREX_INTERRUPT_VECTOR_CLEAR"},
	{0x03f64, "COREX_INTERRUPT_MASK"},
	{0x03ff4, "COREX_REG_INTERFACE_VER"},
};

static const struct is_field taa_fields[TAA_REG_FIELD_CNT] = {
	{"GLOBAL_ENABLE", 0, 1, RW, 0x00000000},
	{"GLOBAL_ENABLE_CLEAR", 1, 1, XWTC, 0x00000000},
	{"ONE_SHOT_ENABLE", 0, 1, XWTC, 0x00000000},
	{"GLOBAL_ENABLE_STOP_CRPT", 0, 1, RW, 0x00000000},
	{"SW_RESET", 0, 1, XWTC, 0x00000000},
	{"SW_CORE_RESET", 0, 1, XWTC, 0x00000000},
	{"HW_RESET", 0, 1, XWTC, 0x00000000},
	{"FORCE_INTERNAL_CLOCK", 0, 1, RW, 0x00000000},
	{"TRANS_STOP_REQ", 0, 1, RW, 0x00000000},
	{"TRANS_STOP_REQ_RDY", 0, 1, RO, 0x00000001},
	{"IDLENESS_STATUS", 0, 1, RO, 0x00000001},
	{"CHAIN_IDLENESS_STATUS", 4, 1, RO, 0x00000001},
	{"SHADOW_DISABLE", 0, 1, RW, 0x00000000},
	{"SHADOW_SW_TRIGGER", 0, 1, WO, 0x00000000},
	{"AUTO_MASK_PREADY", 0, 1, RW, 0x00000000},
	{"INTERRUPT_AUTO_MASK", 0, 1, RW, 0x00000000},
	{"IP_POST_FRAME_GAP", 0, 32, RW, 0x00000010},
	{"IP_USE_END_INTERRUPT_ENABLE", 0, 1, RWC, 0x00000000},
	{"IP_END_INTERRUPT_ENABLE", 0, 13, RWC, 0x00000000},
	{"IP_CORRUPTED_INTERRUPT_ENABLE", 0, 10, RWC, 0x00000000},
	{"IP_STALL_OUT_STAT", 0, 16, RO, 0x00000000},
	{"IP_COUTFIFO_END_ON_VSYNC_FALL", 0, 1, RWC, 0x00000001},
	{"IP_CINFIFO_END_ON_VSYNC_FALL", 0, 1, RWC, 0x00000001},
	{"IP_INT_SRC_SEL", 0, 2, RWC, 0x00000000},
	{"IP_INT_COL_EN", 2, 1, RWC, 0x00000000},
	{"IP_INT_ROW_EN", 3, 1, RWC, 0x00000000},
	{"IP_INT_COL_CORD", 0, 14, RWC, 0x00000000},
	{"IP_INT_ROW_CORD", 16, 14, RWC, 0x00000000},
	{"IP_DBG_CORE_FREEZE_ENABLE", 0, 1, RWC, 0x00000000},
	{"IP_DBG_CORE_FREEZE_SRC_SEL", 4, 2, RWC, 0x00000000},
	{"IP_DBG_CORE_FREEZE_TARGET_COL", 0, 14, RWC, 0x00000000},
	{"IP_DBG_CORE_FREEZE_TARGET_ROW", 16, 14, RWC, 0x00000000},
	{"IP_DBG_CORE_FREEZE_POS_COL", 0, 14, RO, 0x00000000},
	{"IP_DBG_CORE_FREEZE_POS_ROW", 16, 14, RO, 0x00000000},
	{"IP_USE_CINFIFO_FRAME_START_IN", 0, 1, RWC, 0x00000000},
	{"IP_ROL_SELECT", 0, 10, RWC, 0x00000000},
	{"IP_ROL_MODE", 0, 2, RWC, 0x00000000},
	{"IP_ROL_RESET", 0, 1, XWTC, 0x00000000},
	{"IP_PROCESSING", 0, 1, RW, 0x00000000},
	{"SEL_TAA_CLKGATING", 0, 1, RW, 0x00000000},
	{"YDSSELREGISTER", 0, 1, RW, 0x00000000},
	{"YDSSELREGISTER_ROS", 1, 1, RW, 0x00000000},
	{"YDSSELREGISTERMODE", 0, 1, RW, 0x00000000},
	{"YDS_SHADOW_DISABLE", 0, 1, RW, 0x00000000},
	{"YDS_SHADOW_SW_TRIGGER", 0, 1, WO, 0x00000000},
	{"APB_RESET", 0, 1, XWTC, 0x00000000},
	{"CAFSELREGISTER", 0, 1, RW, 0x00000000},
	{"CAFSELREGISTER_ROS", 1, 1, RW, 0x00000000},
	{"CAFSELREGISTERMODE", 0, 1, RW, 0x00000000},
	{"CAF_SHADOW_DISABLE", 0, 1, RW, 0x00000000},
	{"CAF_SHADOW_SW_TRIGGER", 0, 1, WO, 0x00000000},
	{"COREX_DELAY_HW_TRIGGER", 0, 32, RW, 0x00000010},
	{"IP_FREEZE_NUMBER", 0, 16, RO, 0x00000001},
	{"IP_MICRO", 0, 16, RO, 0x00000000},
	{"IP_MINOR", 16, 8, RO, 0x00000020},
	{"IP_MAJOR", 24, 8, RO, 0x00000009},
	{"REG_INTERFACE_VER", 0, 16, RO, 0x0000cc12},
	{"PATH_ME_EN_SETA", 0, 4, RW, 0x00000003},
	{"PATH_ME_EN_SETB", 0, 4, RW, 0x00000003},
	{"PATH_OTF_OUT_ZSL_OUT_EN", 0, 1, RWC, 0x00000000},
	{"PATH_OTF_OUT_ZSL_OUT_DISABLE_POST_STALL", 4, 1, RWC, 0x00000000},
	{"PATH_OTF_OUT_STRP_OUT_EN", 0, 1, RWC, 0x00000000},
	{"PATH_OTF_OUT_STRP_OUT_DISABLE_POST_STALL", 4, 1, RWC, 0x00000000},
	{"PATH_SEL_BLC_ZSL_INPUT", 0, 1, RWC, 0x00000000},
	{"DRAIN_TOT_LINE", 0, 4, RWC, 0x0000000c},
	{"LINE_BUFFER_OFFSET1_SETA", 0, 14, RW, 0x00000fc0},
	{"LINE_BUFFER_OFFSET2_SETA", 16, 14, RW, 0x00001f80},
	{"LINE_BUFFER_OFFSET1_SETB", 0, 14, RW, 0x00000fc0},
	{"LINE_BUFFER_OFFSET2_SETB", 16, 14, RW, 0x00001f80},
	{"LINE_BUFFER_OFFSET_TRIGGER_A_TO_B", 0, 4, RW, 0x00000000},
	{"LINE_BUFFER_OFFSET_TRIGGER_B_TO_A", 4, 4, RW, 0x00000000},
	{"LINE_BUFFER_SET_DIRECT_A", 8, 1, RW, 0x0},
	{"LINE_BUFFER_SET_DIRECT_B", 9, 1, RW, 0x0},
	{"LINE_BUFFER_OFFSET_SET_MONITOR", 0, 1, RO, 0x0},
	{"FRAME_SEQ_COUNTER", 0, 32, RO, 0x00000000},
	{"FRAME_SEQ_COUNTER_RESET", 0, 1, XWTC, 0x00000000},
	{"FRAME_SEQ_COUNTER_LAST_SHADOW_TRIG", 0, 32, RO, 0x00000000},
	{"STOPEN_CRC_STOP_VALID_COUNT", 0, 28, RW, 0x0ffffffff},
	{"STOPEN_CRC_SEED", 0, 8, RW, 0x00000000},
	{"STOPEN_CRC_RESULT_POINT_0", 0, 8, RO, 0x00000000},
	{"STOPEN_CRC_RESULT_POINT_1", 0, 8, RO, 0x00000000},
	{"STOPEN_CRC_RESULT_POINT_2", 0, 8, RO, 0x00000000},
	{"STOPEN_CRC_RESULT_POINT_3", 0, 8, RO, 0x00000000},
	{"STOPEN_CRC_RESULT_POINT_4", 0, 8, RO, 0x00000000},
	{"STOPEN_CRC_RESULT_POINT_5", 0, 8, RO, 0x00000000},
	{"STOPEN_CRC_RESULT_POINT_6", 0, 8, RO, 0x00000000},
	{"STOPEN_CRC_RESULT_POINT_7", 0, 8, RO, 0x00000000},
	{"STOPEN_CRC_RESULT_POINT_8", 0, 8, RO, 0x00000000},
	{"STOPEN_CRC_RESULT_POINT_9", 0, 8, RO, 0x00000000},
	{"CONTINT_LEVEL_PULSE_N_SEL", 0, 2, RW, 0x00000000},
	{"CONTINT_INT1", 0, 32, RO, 0x00000000},
	{"CONTINT_INT1_ENABLE", 0, 32, RW, 0x00000000},
	{"CONTINT_INT1_STATUS", 0, 32, RO, 0x00000000},
	{"CONTINT_INT1_CLEAR", 0, 32, WO, 0x00000000},
	{"CONTINT_INT2", 0, 19, RO, 0x00000000},
	{"CONTINT_INT2_ENABLE", 0, 19, RW, 0x00000000},
	{"CONTINT_INT2_STATUS", 0, 19, RO, 0x00000000},
	{"CONTINT_INT2_CLEAR", 0, 19, WO, 0x00000000},
	{"CONTINT_REG_INTERFACE_VER", 0, 16, RO, 0x0000d2db},
	{"BITMASK_BYPASS", 0, 1, RWC, 0x00000001},
	{"BITMASK_MASK", 0, 14, RWC, 0x00003fff},
	{"BITMASK_BIT14_MODE_EN", 0, 1, RWC, 0x00000000},
	{"BITMASK_REG_INTERFACE_VER", 0, 16, RO, 0x0000a7b5},
	{"BITMASK_BLOCK_ID_CODE", 0, 32, RO, 0xc37d4179},
	{"BITMASK_CRC_SEED", 0, 8, RW, 0x00000000},
	{"BITMASK_CRC_RESULT", 8, 8, RO, 0x00000000},
	{"CINFIFO_INPUT_ENABLE", 0, 1, RWC, 0x00000000},
	{"CINFIFO_INPUT_IMAGE_WIDTH", 0, 15, RWC, 0x00000020},
	{"CINFIFO_INPUT_IMAGE_HEIGHT", 16, 14, RWC, 0x00000020},
	{"CINFIFO_INPUT_T1_INTERVAL", 0, 32, RWC, 0x00000020},
	{"CINFIFO_INPUT_T2_INTERVAL", 0, 16, RWC, 0x00000020},
	{"CINFIFO_INPUT_T3_INTERVAL", 0, 16, RWC, 0x0000002d},
	{"CINFIFO_INPUT_T4_INTERVAL", 0, 16, RWC, 0x00000000},
	{"CINFIFO_INPUT_T5_INTERVAL", 0, 8, RWC, 0x00000000},
	{"CINFIFO_INPUT_T6_INTERVAL", 0, 8, RWC, 0x00000000},
	{"CINFIFO_INPUT_T7_INTERVAL", 0, 8, RWC, 0x00000000},
	{"CINFIFO_INPUT_T2_DISABLE_WAIT_FOR_FS", 0, 1, RW, 0x00000000},
	{"CINFIFO_INPUT_T2_RESET_COUNTER_AT_FS", 1, 1, RW, 0x00000001},
	{"CINFIFO_INPUT_START_STALL", 0, 4, RW, 0x00000005},
	{"CINFIFO_INPUT_STOP_STALL", 0, 4, RW, 0x00000004},
	{"CINFIFO_INPUT_STALL_EN_THR", 0, 4, RW, 0x00000009},
	{"CINFIFO_INPUT_COL_CNT", 0, 14, RO, 0x00000000},
	{"CINFIFO_INPUT_LINE_CNT", 0, 14, RO, 0x00000000},
	{"CINFIFO_INPUT_TOTAL_SIZE_CNT", 0, 28, RO, 0x00000000},
	{"CINFIFO_INPUT_COL_ERROR_EN", 0, 1, RW, 0x00000000},
	{"CINFIFO_INPUT_LINE_ERROR_EN", 1, 1, RW, 0x00000000},
	{"CINFIFO_INPUT_TOTAL_SIZE_ERROR_EN", 2, 1, RW, 0x00000000},
	{"CINFIFO_INPUT_ERROR_STATE", 0, 1, RO, 0x00000000},
	{"CINFIFO_INPUT_ERROR_STATE_CLR", 0, 1, XWTC, 0x00000000},
	{"CINFIFO_INPUT_IDLE", 0, 1, RO, 0x00000001},
	{"CINFIFO_INPUT_BIT14_MODE_EN", 0, 1, RWC, 0x00000000},
	{"CINFIFO_INPUT_REG_INTERFACE_VER", 0, 16, RO, 0x00008eb9},
	{"CINFIFO_INPUT_BLOCK_ID_CODE", 0, 32, RO, 0xc907f815},
	{"CINFIFO_OUTPUT_ENABLE", 0, 1, RWC, 0x00000000},
	{"CINFIFO_OUTPUT_IMAGE_WIDTH", 0, 15, RWC, 0x00000020},
	{"CINFIFO_OUTPUT_IMAGE_HEIGHT", 16, 14, RWC, 0x00000020},
	{"CINFIFO_OUTPUT_T1_INTERVAL", 0, 32, RWC, 0x00000020},
	{"CINFIFO_OUTPUT_T2_INTERVAL", 0, 16, RWC, 0x00000020},
	{"CINFIFO_OUTPUT_T3_INTERVAL", 0, 16, RWC, 0x0000002d},
	{"CINFIFO_OUTPUT_T4_INTERVAL", 0, 16, RWC, 0x00000000},
	{"CINFIFO_OUTPUT_T5_INTERVAL", 0, 8, RWC, 0x00000000},
	{"CINFIFO_OUTPUT_T6_INTERVAL", 0, 8, RWC, 0x00000000},
	{"CINFIFO_OUTPUT_T7_INTERVAL", 0, 8, RWC, 0x00000000},
	{"CINFIFO_OUTPUT_COUNT_AT_STALL", 0, 1, RW, 0x00000001},
	{"CINFIFO_OUTPUT_T2_DISABLE_WAIT_FOR_FS", 0, 1, RW, 0x00000001},
	{"CINFIFO_OUTPUT_T2_RESET_COUNTER_AT_FS", 1, 1, RW, 0x00000001},
	{"CINFIFO_OUTPUT_START_STALL", 0, 4, RW, 0x00000005},
	{"CINFIFO_OUTPUT_STOP_STALL", 0, 4, RW, 0x00000004},
	{"CINFIFO_OUTPUT_STALL_EN_THR", 0, 4, RW, 0x00000003},
	{"CINFIFO_OUTPUT_COL_CNT", 0, 14, RO, 0x00000000},
	{"CINFIFO_OUTPUT_LINE_CNT", 0, 14, RO, 0x00000000},
	{"CINFIFO_OUTPUT_TOTAL_SIZE_CNT", 0, 28, RO, 0x00000000},
	{"CINFIFO_OUTPUT_COL_ERROR_EN", 0, 1, RW, 0x00000000},
	{"CINFIFO_OUTPUT_LINE_ERROR_EN", 1, 1, RW, 0x00000000},
	{"CINFIFO_OUTPUT_TOTAL_SIZE_ERROR_EN", 2, 1, RW, 0x00000000},
	{"CINFIFO_OUTPUT_ERROR_STATE", 0, 1, RO, 0x00000000},
	{"CINFIFO_OUTPUT_ERROR_STATE_CLR", 0, 1, XWTC, 0x00000000},
	{"CINFIFO_OUTPUT_IDLE", 0, 1, RO, 0x00000001},
	{"CINFIFO_OUTPUT_STALL_CNT", 0, 32, RO, 0x00000000},
	{"CINFIFO_OUTPUT_BIT15_MODE_EN", 0, 1, RWC, 0x00000000},
	{"CINFIFO_OUTPUT_REG_INTERFACE_VER", 0, 16, RO, 0x0000a95d},
	{"CINFIFO_OUTPUT_BLOCK_ID_CODE", 0, 32, RO, 0xc907f816},
	{"AFIDENT_0_BYPASS", 0, 1, RWC, 0x00000000},
	{"AFIDENT_0_START_ACTIVE_X", 16, 15, RWC, 0x00000000},
	{"AFIDENT_0_START_ACTIVE_Y", 0, 14, RWC, 0x00000000},
	{"AFIDENT_0_ACTIVE_WIDTH", 16, 15, RWC, 0x00000020},
	{"AFIDENT_0_ACTIVE_HEIGHT", 0, 14, RWC, 0x00000020},
	{"AFIDENT_0_UNIT_OFFSET_X", 24, 4, RWC, 0x00000000},
	{"AFIDENT_0_UNIT_OFFSET_Y", 16, 4, RWC, 0x00000000},
	{"AFIDENT_0_RELATIVE_OFFSET_X", 8, 6, RWC, 0x00000000},
	{"AFIDENT_0_RELATIVE_OFFSET_Y", 0, 6, RWC, 0x00000000},
	{"AFIDENT_0_UNITS_PER_BLOCK_X", 24, 5, RWC, 0x00000001},
	{"AFIDENT_0_UNITS_PER_BLOCK_Y", 16, 5, RWC, 0x00000001},
	{"AFIDENT_0_UNIT_SIZE_X", 8, 7, RWC, 0x00000008},
	{"AFIDENT_0_UNIT_SIZE_Y", 0, 7, RWC, 0x00000008},
	{"AFIDENT_0_PTRN_X_0_0", 24, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_Y_0_0", 16, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_X_0_1", 8, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_Y_0_1", 0, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_X_1_0", 24, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_Y_1_0", 16, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_X_1_1", 8, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_Y_1_1", 0, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_X_2_0", 24, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_Y_2_0", 16, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_X_2_1", 8, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_Y_2_1", 0, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_X_3_0", 24, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_Y_3_0", 16, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_X_3_1", 8, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_Y_3_1", 0, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_X_4_0", 24, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_Y_4_0", 16, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_X_4_1", 8, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_Y_4_1", 0, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_X_5_0", 24, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_Y_5_0", 16, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_X_5_1", 8, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_Y_5_1", 0, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_X_6_0", 24, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_Y_6_0", 16, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_X_6_1", 8, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_Y_6_1", 0, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_X_7_0", 24, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_Y_7_0", 16, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_X_7_1", 8, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_Y_7_1", 0, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_TYPE_0_0", 28, 3, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_TYPE_0_1", 24, 3, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_TYPE_0_2", 20, 3, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_TYPE_0_3", 16, 3, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_TYPE_0_4", 12, 3, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_TYPE_0_5", 8, 3, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_TYPE_0_6", 4, 3, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_TYPE_0_7", 0, 3, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_TYPE_0_8", 28, 3, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_TYPE_0_9", 24, 3, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_TYPE_0_10", 20, 3, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_TYPE_0_11", 16, 3, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_TYPE_0_12", 12, 3, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_TYPE_0_13", 8, 3, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_TYPE_0_14", 4, 3, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_TYPE_0_15", 0, 3, RWC, 0x00000000},
	{"AFIDENT_0_SWITCHED_PTRN_0_0", 15, 1, RWC, 0x00000000},
	{"AFIDENT_0_SWITCHED_PTRN_0_1", 14, 1, RWC, 0x00000000},
	{"AFIDENT_0_SWITCHED_PTRN_0_2", 13, 1, RWC, 0x00000000},
	{"AFIDENT_0_SWITCHED_PTRN_0_3", 12, 1, RWC, 0x00000000},
	{"AFIDENT_0_SWITCHED_PTRN_0_4", 11, 1, RWC, 0x00000000},
	{"AFIDENT_0_SWITCHED_PTRN_0_5", 10, 1, RWC, 0x00000000},
	{"AFIDENT_0_SWITCHED_PTRN_0_6", 9, 1, RWC, 0x00000000},
	{"AFIDENT_0_SWITCHED_PTRN_0_7", 8, 1, RWC, 0x00000000},
	{"AFIDENT_0_SWITCHED_PTRN_0_8", 7, 1, RWC, 0x00000000},
	{"AFIDENT_0_SWITCHED_PTRN_0_9", 6, 1, RWC, 0x00000000},
	{"AFIDENT_0_SWITCHED_PTRN_0_10", 5, 1, RWC, 0x00000000},
	{"AFIDENT_0_SWITCHED_PTRN_0_11", 4, 1, RWC, 0x00000000},
	{"AFIDENT_0_SWITCHED_PTRN_0_12", 3, 1, RWC, 0x00000000},
	{"AFIDENT_0_SWITCHED_PTRN_0_13", 2, 1, RWC, 0x00000000},
	{"AFIDENT_0_SWITCHED_PTRN_0_14", 1, 1, RWC, 0x00000000},
	{"AFIDENT_0_SWITCHED_PTRN_0_15", 0, 1, RWC, 0x00000000},
	{"AFIDENT_0_REG_INTERFACE_VER", 0, 16, RO, 0x00000000},
	{"AFIDENT_0_BLOCK_ID_CODE", 0, 32, RO, 0x00000000},
	{"AFIDENT_0_CRC_RESULT", 8, 8, RO, 0x00000000},
	{"AFIDENT_0_CRC_SEED", 0, 8, RW, 0x00000000},
	{"AFIDENT_1_BYPASS", 0, 1, RWC, 0x00000000},
	{"AFIDENT_1_START_ACTIVE_X", 16, 15, RWC, 0x00000000},
	{"AFIDENT_1_START_ACTIVE_Y", 0, 14, RWC, 0x00000000},
	{"AFIDENT_1_ACTIVE_WIDTH", 16, 15, RWC, 0x00000020},
	{"AFIDENT_1_ACTIVE_HEIGHT", 0, 14, RWC, 0x00000020},
	{"AFIDENT_1_UNIT_OFFSET_X", 24, 4, RWC, 0x00000000},
	{"AFIDENT_1_UNIT_OFFSET_Y", 16, 4, RWC, 0x00000000},
	{"AFIDENT_1_RELATIVE_OFFSET_X", 8, 6, RWC, 0x00000000},
	{"AFIDENT_1_RELATIVE_OFFSET_Y", 0, 6, RWC, 0x00000000},
	{"AFIDENT_1_UNITS_PER_BLOCK_X", 24, 5, RWC, 0x00000001},
	{"AFIDENT_1_UNITS_PER_BLOCK_Y", 16, 5, RWC, 0x00000001},
	{"AFIDENT_1_UNIT_SIZE_X", 8, 7, RWC, 0x00000008},
	{"AFIDENT_1_UNIT_SIZE_Y", 0, 7, RWC, 0x00000008},
	{"AFIDENT_1_PTRN_X_0_0", 24, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_Y_0_0", 16, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_X_0_1", 8, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_Y_0_1", 0, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_X_1_0", 24, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_Y_1_0", 16, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_X_1_1", 8, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_Y_1_1", 0, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_X_2_0", 24, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_Y_2_0", 16, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_X_2_1", 8, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_Y_2_1", 0, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_X_3_0", 24, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_Y_3_0", 16, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_X_3_1", 8, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_Y_3_1", 0, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_X_4_0", 24, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_Y_4_0", 16, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_X_4_1", 8, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_Y_4_1", 0, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_X_5_0", 24, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_Y_5_0", 16, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_X_5_1", 8, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_Y_5_1", 0, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_X_6_0", 24, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_Y_6_0", 16, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_X_6_1", 8, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_Y_6_1", 0, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_X_7_0", 24, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_Y_7_0", 16, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_X_7_1", 8, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_Y_7_1", 0, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_TYPE_0_0", 28, 3, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_TYPE_0_1", 24, 3, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_TYPE_0_2", 20, 3, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_TYPE_0_3", 16, 3, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_TYPE_0_4", 12, 3, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_TYPE_0_5", 8, 3, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_TYPE_0_6", 4, 3, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_TYPE_0_7", 0, 3, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_TYPE_0_8", 28, 3, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_TYPE_0_9", 24, 3, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_TYPE_0_10", 20, 3, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_TYPE_0_11", 16, 3, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_TYPE_0_12", 12, 3, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_TYPE_0_13", 8, 3, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_TYPE_0_14", 4, 3, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_TYPE_0_15", 0, 3, RWC, 0x00000000},
	{"AFIDENT_1_SWITCHED_PTRN_0_0", 15, 1, RWC, 0x00000000},
	{"AFIDENT_1_SWITCHED_PTRN_0_1", 14, 1, RWC, 0x00000000},
	{"AFIDENT_1_SWITCHED_PTRN_0_2", 13, 1, RWC, 0x00000000},
	{"AFIDENT_1_SWITCHED_PTRN_0_3", 12, 1, RWC, 0x00000000},
	{"AFIDENT_1_SWITCHED_PTRN_0_4", 11, 1, RWC, 0x00000000},
	{"AFIDENT_1_SWITCHED_PTRN_0_5", 10, 1, RWC, 0x00000000},
	{"AFIDENT_1_SWITCHED_PTRN_0_6", 9, 1, RWC, 0x00000000},
	{"AFIDENT_1_SWITCHED_PTRN_0_7", 8, 1, RWC, 0x00000000},
	{"AFIDENT_1_SWITCHED_PTRN_0_8", 7, 1, RWC, 0x00000000},
	{"AFIDENT_1_SWITCHED_PTRN_0_9", 6, 1, RWC, 0x00000000},
	{"AFIDENT_1_SWITCHED_PTRN_0_10", 5, 1, RWC, 0x00000000},
	{"AFIDENT_1_SWITCHED_PTRN_0_11", 4, 1, RWC, 0x00000000},
	{"AFIDENT_1_SWITCHED_PTRN_0_12", 3, 1, RWC, 0x00000000},
	{"AFIDENT_1_SWITCHED_PTRN_0_13", 2, 1, RWC, 0x00000000},
	{"AFIDENT_1_SWITCHED_PTRN_0_14", 1, 1, RWC, 0x00000000},
	{"AFIDENT_1_SWITCHED_PTRN_0_15", 0, 1, RWC, 0x00000000},
	{"AFIDENT_1_REG_INTERFACE_VER", 0, 16, RO, 0x00000000},
	{"AFIDENT_1_BLOCK_ID_CODE", 0, 32, RO, 0x00000000},
	{"AFIDENT_1_CRC_RESULT", 8, 8, RO, 0x00000000},
	{"AFIDENT_1_CRC_SEED", 0, 8, RW, 0x00000000},
	{"ME_NR0_BYPASS", 0, 1, RWC, 0x00000001},
	{"ME_NR0_BYPASSFALLBACKCALC", 1, 1, RWC, 0x00000000},
	{"ME_NR0_BYPASSVERTICALCALC", 2, 1, RWC, 0x00000000},
	{"ME_NR0_CENTER_CIRCLE_SQUARED", 0, 23, RWC, 0x00000bb8},
	{"ME_NR0_CROPX", 0, 12, RWC, 0x00000000},
	{"ME_NR0_CROPY", 15, 12, RWC, 0x00000000},
	{"ME_NR0_HSUPPORT", 0, 3, RWC, 0x00000004},
	{"ME_NR0_LUMA_DEP_THRESH_EN", 0, 1, RWC, 0x00000001},
	{"ME_NR0_MAPY", 0, 1, RWC, 0x00000001},
	{"ME_NR0_MAPYMULT", 0, 8, RWC, 0x00000050},
	{"ME_NR0_MAPYMULT_UP", 8, 8, RWC, 0x00000050},
	{"ME_NR0_MAPYTHRESH", 0, 10, RWC, 0x0000000a},
	{"ME_NR0_MAPYTHRESH_UP", 16, 10, RWC, 0x0000000a},
	{"ME_NR0_NORM_SHIFTY", 0, 4, RWC, 0x00000008},
	{"ME_NR0_RADIAL_GAIN", 0, 7, RWC, 0x0000007f},
	{"ME_NR0_RADIAL_GAIN_SHIFTER", 8, 3, RWC, 0x00000000},
	{"ME_NR0_RADIALGAIN_EN", 16, 1, RWC, 0x00000001},
	{"ME_NR0_DFILTER_ROWS", 0, 3, RWC, 0x00000000},
	{"ME_NR0_VERTFILTERLENGTH", 0, 3, RWC, 0x00000001},
	{"ME_NR0_VERTFILTERLENGTH_MAX_ROW", 8, 8, RWC, 0x00000000},
	{"ME_NR0_VERTFILTERLENGTH_MIN_ROW", 16, 8, RWC, 0x00000000},
	{"ME_NR0_VERTFILTERLENGTH_UP", 24, 3, RWC, 0x00000001},
	{"ME_NR0_WLUMA_IIR_LENGTH_FACTOR", 0, 10, RWC, 0x00000007},
	{"ME_NR0_WLUMA_LUMA_KNEE", 0, 12, RWC, 0x00000018},
	{"ME_NR0_WLUMA_MAPY_THRESH_FACTOR", 0, 10, RWC, 0x00000018},
	{"ME_NR0_WLUMA_MAX_VER_IIR_LENGTH", 0, 3, RWC, 0x00000007},
	{"ME_NR0_WLUMA_MIN_MAPY_THRESH", 0, 10, RWC, 0x00000018},
	{"ME_NR0_X_IMAGE_SIZE", 0, 11, RWC, 0x000003e0},
	{"ME_NR0_XBIN", 16, 14, RWC, 0x00000400},
	{"ME_NR0_Y_IMAGE_SIZE", 0, 11, RWC, 0x0000022e},
	{"ME_NR0_YBIN", 16, 14, RWC, 0x00000400},
	{"ME_NR0_YMULT_EN", 0, 1, RWC, 0x00000001},
	{"ME_NR0_YNORM", 0, 4, RWC, 0x00000009},
	{"ME_NR0_YNORM_UP", 8, 4, RWC, 0x0000000a},
	{"ME_NR0_MENR_XPNTSTBL_0_0", 0, 12, RWC, 0x00000000},
	{"ME_NR0_MENR_XPNTSTBL_0_1", 16, 12, RWC, 0x00000200},
	{"ME_NR0_MENR_XPNTSTBL_0_2", 0, 12, RWC, 0x00000400},
	{"ME_NR0_MENR_XPNTSTBL_0_3", 16, 12, RWC, 0x000005fe},
	{"ME_NR0_MENR_XPNTSTBL_0_4", 0, 12, RWC, 0x00000800},
	{"ME_NR0_MENR_XPNTSTBL_0_5", 16, 12, RWC, 0x00000a00},
	{"ME_NR0_MENR_XPNTSTBL_0_6", 0, 12, RWC, 0x00000c00},
	{"ME_NR0_MENR_XPNTSTBL_0_7", 16, 12, RWC, 0x00000400},
	{"ME_NR0_MENR_H_RGAINTBL_0_0", 0, 9, RWC, 0x00000080},
	{"ME_NR0_MENR_H_RGAINTBL_0_1", 16, 9, RWC, 0x000000a0},
	{"ME_NR0_MENR_H_RGAINTBL_0_2", 0, 9, RWC, 0x000000b4},
	{"ME_NR0_MENR_H_RGAINTBL_0_3", 16, 9, RWC, 0x000000c8},
	{"ME_NR0_MENR_H_RGAINTBL_0_4", 0, 9, RWC, 0x000000dc},
	{"ME_NR0_MENR_H_RGAINTBL_0_5", 16, 9, RWC, 0x000000f0},
	{"ME_NR0_MENR_H_RGAINTBL_0_6", 0, 9, RWC, 0x000000fa},
	{"ME_NR0_MENR_H_RGAINTBL_0_7", 16, 9, RWC, 0x00000006},
	{"ME_NR0_MENR_V_RGAINTBL_0_0", 0, 9, RWC, 0x00000080},
	{"ME_NR0_MENR_V_RGAINTBL_0_1", 16, 9, RWC, 0x000000a0},
	{"ME_NR0_MENR_V_RGAINTBL_0_2", 0, 9, RWC, 0x000000b4},
	{"ME_NR0_MENR_V_RGAINTBL_0_3", 16, 9, RWC, 0x000000c8},
	{"ME_NR0_MENR_V_RGAINTBL_0_4", 0, 9, RWC, 0x000000dc},
	{"ME_NR0_MENR_V_RGAINTBL_0_5", 16, 9, RWC, 0x000000f0},
	{"ME_NR0_MENR_V_RGAINTBL_0_6", 0, 9, RWC, 0x000000fa},
	{"ME_NR0_MENR_V_RGAINTBL_0_7", 16, 9, RWC, 0x00000006},
	{"ME_NR0_CRC_SEED", 0, 8, RW, 0x00000000},
	{"ME_NR0_CRC_RESULT", 16, 8, RO, 0x00000000},
	{"WDRDTP_BYPASS", 0, 1, RW, 0x00000001},
	{"WDRDTP_GRADIENT_HORZ", 0, 1, RW, 0x00000001},
	{"WDRDTP_GRADIENT_VERT", 1, 1, RW, 0x00000001},
	{"WDRDTP_GRADIENT_HORZ_INV", 2, 1, RW, 0x00000000},
	{"WDRDTP_GRADIENT_VERT_INV", 3, 1, RW, 0x00000000},
	{"WDRDTP_EXPOSURE_ORDER_GREEN", 4, 1, RW, 0x00000000},
	{"WDRDTP_EXPOSURE_ORDER_RED", 5, 1, RW, 0x00000000},
	{"WDRDTP_EXPOSURE_ORDER_BLUE", 6, 1, RW, 0x00000000},
	{"WDRDTP_SPECKLE_EN", 7, 1, RW, 0x00000000},
	{"WDRDTP_LONG_EXP_FACTOR_EN", 8, 1, RW, 0x00000000},
	{"WDRDTP_AF_FACTOR_EN", 9, 1, RW, 0x00000000},
	{"WDRDTP_MODE", 0, 4, RW, 0x00000000},
	{"WDRDTP_SOLID_GR", 0, 14, RW, 0x00000400},
	{"WDRDTP_SOLID_R", 0, 14, RW, 0x00000400},
	{"WDRDTP_SOLID_B", 0, 14, RW, 0x00000400},
	{"WDRDTP_SOLID_GB", 0, 14, RW, 0x00000400},
	{"WDRDTP_RANDOM_SHIFT_RIGHT", 0, 4, RW, 0x00000000},
	{"WDRDTP_MODE56_SHIFT_RIGHT", 4, 2, RW, 0x00000000},
	{"WDRDTP_GLOBAL_OFST", 0, 14, RW, 0x00000000},
	{"WDRDTP_PIXEL_ORDER", 0, 2, RW, 0x00000000},
	{"WDRDTP_VIRTUAL_COL_START", 0, 15, RW, 0x00000000},
	{"WDRDTP_VIRTUAL_ROW_START", 0, 15, RW, 0x00000000},
	{"WDRDTP_STEP_X", 0, 16, RW, 0x00000100},
	{"WDRDTP_STEP_Y", 0, 16, RW, 0x00000100},
	{"WDRDTP_SPECKLE_VALUE", 0, 15, RW, 0x00000000},
	{"WDRDTP_SPECKLE_X_START_0_0", 0, 15, RW, 0x00000000},
	{"WDRDTP_SPECKLE_X_START_0_1", 16, 15, RW, 0x00000000},
	{"WDRDTP_SPECKLE_X_START_0_2", 0, 15, RW, 0x00000000},
	{"WDRDTP_SPECKLE_X_START_0_3", 16, 15, RW, 0x00000000},
	{"WDRDTP_SPECKLE_X_START_0_4", 0, 15, RW, 0x00000000},
	{"WDRDTP_SPECKLE_X_START_0_5", 16, 15, RW, 0x00000000},
	{"WDRDTP_SPECKLE_X_START_0_6", 0, 15, RW, 0x00000000},
	{"WDRDTP_SPECKLE_X_START_0_7", 16, 15, RW, 0x00000000},
	{"WDRDTP_SPECKLE_X_START_0_8", 0, 15, RW, 0x00000000},
	{"WDRDTP_SPECKLE_X_START_0_9", 16, 15, RW, 0x00000000},
	{"WDRDTP_SPECKLE_X_START_0_10", 0, 15, RW, 0x00000000},
	{"WDRDTP_SPECKLE_X_START_0_11", 16, 15, RW, 0x00000000},
	{"WDRDTP_SPECKLE_X_START_0_12", 0, 15, RW, 0x00000000},
	{"WDRDTP_SPECKLE_X_START_0_13", 16, 15, RW, 0x00000000},
	{"WDRDTP_SPECKLE_X_START_0_14", 0, 15, RW, 0x00000000},
	{"WDRDTP_SPECKLE_X_START_0_15", 16, 15, RW, 0x00000000},
	{"WDRDTP_SPECKLE_Y_START", 0, 15, RW, 0x00000000},
	{"WDRDTP_SPECKLE_CHANNEL_EN_0_0", 0, 4, RW, 0x00000000},
	{"WDRDTP_SPECKLE_CHANNEL_EN_0_1", 4, 4, RW, 0x00000000},
	{"WDRDTP_SPECKLE_CHANNEL_EN_0_2", 8, 4, RW, 0x00000000},
	{"WDRDTP_SPECKLE_CHANNEL_EN_0_3", 12, 4, RW, 0x00000000},
	{"WDRDTP_SPECKLE_CHANNEL_EN_0_4", 16, 4, RW, 0x00000000},
	{"WDRDTP_SPECKLE_CHANNEL_EN_0_5", 20, 4, RW, 0x00000000},
	{"WDRDTP_SPECKLE_CHANNEL_EN_0_6", 24, 4, RW, 0x00000000},
	{"WDRDTP_SPECKLE_CHANNEL_EN_0_7", 28, 4, RW, 0x00000000},
	{"WDRDTP_SPECKLE_CHANNEL_EN_0_8", 0, 4, RW, 0x00000000},
	{"WDRDTP_SPECKLE_CHANNEL_EN_0_9", 4, 4, RW, 0x00000000},
	{"WDRDTP_SPECKLE_CHANNEL_EN_0_10", 8, 4, RW, 0x00000000},
	{"WDRDTP_SPECKLE_CHANNEL_EN_0_11", 12, 4, RW, 0x00000000},
	{"WDRDTP_SPECKLE_CHANNEL_EN_0_12", 16, 4, RW, 0x00000000},
	{"WDRDTP_SPECKLE_CHANNEL_EN_0_13", 20, 4, RW, 0x00000000},
	{"WDRDTP_SPECKLE_CHANNEL_EN_0_14", 24, 4, RW, 0x00000000},
	{"WDRDTP_SPECKLE_CHANNEL_EN_0_15", 28, 4, RW, 0x00000000},
	{"WDRDTP_SPECKLE_H_OFFSETS_0_0", 0, 15, RW, 0x00000000},
	{"WDRDTP_SPECKLE_H_OFFSETS_0_1", 16, 15, RW, 0x00000000},
	{"WDRDTP_SPECKLE_H_OFFSETS_0_2", 0, 15, RW, 0x00000000},
	{"WDRDTP_SPECKLE_H_OFFSETS_0_3", 16, 15, RW, 0x00000000},
	{"WDRDTP_SPECKLE_H_OFFSETS_0_4", 0, 15, RW, 0x00000000},
	{"WDRDTP_SPECKLE_H_OFFSETS_0_5", 16, 15, RW, 0x00000000},
	{"WDRDTP_SPECKLE_H_OFFSETS_0_6", 0, 15, RW, 0x00000000},
	{"WDRDTP_SPECKLE_H_OFFSETS_0_7", 16, 15, RW, 0x00000000},
	{"WDRDTP_SPECKLE_H_OFFSETS_0_8", 0, 15, RW, 0x00000000},
	{"WDRDTP_SPECKLE_H_OFFSETS_0_9", 16, 15, RW, 0x00000000},
	{"WDRDTP_SPECKLE_H_OFFSETS_0_10", 0, 15, RW, 0x00000000},
	{"WDRDTP_SPECKLE_H_OFFSETS_0_11", 16, 15, RW, 0x00000000},
	{"WDRDTP_SPECKLE_H_OFFSETS_0_12", 0, 15, RW, 0x00000000},
	{"WDRDTP_SPECKLE_H_OFFSETS_0_13", 16, 15, RW, 0x00000000},
	{"WDRDTP_SPECKLE_H_OFFSETS_0_14", 0, 15, RW, 0x00000000},
	{"WDRDTP_SPECKLE_H_OFFSETS_0_15", 16, 15, RW, 0x00000000},
	{"WDRDTP_EXPOSURES_RATIO", 0, 10, RW, 0x00000020},
	{"WDRDTP_AF_FACTOR", 0, 6, RW, 0x00000010},
	{"WDRDTP_LAYER_WEIGHTS_0_0", 0, 6, RW, 0x00000000},
	{"WDRDTP_LAYER_WEIGHTS_0_1", 8, 6, RW, 0x00000000},
	{"WDRDTP_LAYER_WEIGHTS_0_2", 16, 6, RW, 0x00000000},
	{"WDRDTP_LAYER_WEIGHTS_0_3", 24, 6, RW, 0x00000000},
	{"WDRDTP_LAYER_WEIGHTS_0_4", 0, 6, RW, 0x00000000},
	{"WDRDTP_PATTERN_SIZE_X", 0, 15, RW, 0x00004000},
	{"WDRDTP_PATTERN_SIZE_Y", 0, 15, RW, 0x00004000},
	{"WDRDTP_QUANT_LEVEL", 0, 4, RW, 0x00000008},
	{"WDRDTP_FADE_FACTOR", 0, 3, RW, 0x00000002},
	{"WDRDTP_BIT14_MODE_EN", 0, 1, RW, 0x00000000},
	{"WDRDTP_REG_INTERFACE_VER", 0, 16, RO, 0x0000e690},
	{"WDRDTP_BLOCK_ID_CODE", 0, 32, RO, 0xc8f31de3},
	{"WDRDTP_CRC_SEED", 0, 8, RW, 0x00000000},
	{"WDRDTP_CRC_RESULT", 8, 8, RO, 0x00000000},
	{"BCROP_0_BYPASS", 0, 1, RWC, 0x00000001},
	{"BCROP_0_START_X", 0, 15, RWC, 0x00000000},
	{"BCROP_0_START_Y", 0, 15, RWC, 0x00000000},
	{"BCROP_0_SIZE_X", 0, 15, RWC, 0x00002000},
	{"BCROP_0_SIZE_Y", 0, 15, RWC, 0x00002000},
	{"BCROP_0_REG_INTERFACE_VER", 0, 16, RO, 0x000091ea},
	{"BCROP_0_BLOCK_ID_CODE", 0, 32, RO, 0xc5b4f1d6},
	{"BCROP_0_CRC_SEED", 0, 8, RW, 0x00000000},
	{"BCROP_0_CRC_RESULT", 8, 8, RO, 0x00000000},
	{"BLC_BYPASS", 0, 1, RWC, 0x00000001},
	{"BLC_PERIODIC_GAIN_SHIFT", 0, 3, RWC, 0x00000000},
	{"BLC_PERIODIC_OFFSETS_BEFORE_GAIN_0_0", 0, 15, RWC, 0x00000000},
	{"BLC_PERIODIC_OFFSETS_BEFORE_GAIN_0_1", 16, 15, RWC, 0x00000000},
	{"BLC_PERIODIC_OFFSETS_BEFORE_GAIN_0_2", 0, 15, RWC, 0x00000000},
	{"BLC_PERIODIC_OFFSETS_BEFORE_GAIN_0_3", 16, 15, RWC, 0x00000000},
	{"BLC_PERIODIC_OFFSETS_BEFORE_GAIN_1_0", 0, 15, RWC, 0x00000000},
	{"BLC_PERIODIC_OFFSETS_BEFORE_GAIN_1_1", 16, 15, RWC, 0x00000000},
	{"BLC_PERIODIC_OFFSETS_BEFORE_GAIN_1_2", 0, 15, RWC, 0x00000000},
	{"BLC_PERIODIC_OFFSETS_BEFORE_GAIN_1_3", 16, 15, RWC, 0x00000000},
	{"BLC_PERIODIC_OFFSETS_BEFORE_GAIN_2_0", 0, 15, RWC, 0x00000000},
	{"BLC_PERIODIC_OFFSETS_BEFORE_GAIN_2_1", 16, 15, RWC, 0x00000000},
	{"BLC_PERIODIC_OFFSETS_BEFORE_GAIN_2_2", 0, 15, RWC, 0x00000000},
	{"BLC_PERIODIC_OFFSETS_BEFORE_GAIN_2_3", 16, 15, RWC, 0x00000000},
	{"BLC_PERIODIC_OFFSETS_BEFORE_GAIN_3_0", 0, 15, RWC, 0x00000000},
	{"BLC_PERIODIC_OFFSETS_BEFORE_GAIN_3_1", 16, 15, RWC, 0x00000000},
	{"BLC_PERIODIC_OFFSETS_BEFORE_GAIN_3_2", 0, 15, RWC, 0x00000000},
	{"BLC_PERIODIC_OFFSETS_BEFORE_GAIN_3_3", 16, 15, RWC, 0x00000000},
	{"BLC_PERIODIC_OFFSETS_AFTER_GAIN_0_0", 0, 15, RWC, 0x00000000},
	{"BLC_PERIODIC_OFFSETS_AFTER_GAIN_0_1", 16, 15, RWC, 0x00000000},
	{"BLC_PERIODIC_OFFSETS_AFTER_GAIN_0_2", 0, 15, RWC, 0x00000000},
	{"BLC_PERIODIC_OFFSETS_AFTER_GAIN_0_3", 16, 15, RWC, 0x00000000},
	{"BLC_PERIODIC_OFFSETS_AFTER_GAIN_1_0", 0, 15, RWC, 0x00000000},
	{"BLC_PERIODIC_OFFSETS_AFTER_GAIN_1_1", 16, 15, RWC, 0x00000000},
	{"BLC_PERIODIC_OFFSETS_AFTER_GAIN_1_2", 0, 15, RWC, 0x00000000},
	{"BLC_PERIODIC_OFFSETS_AFTER_GAIN_1_3", 16, 15, RWC, 0x00000000},
	{"BLC_PERIODIC_OFFSETS_AFTER_GAIN_2_0", 0, 15, RWC, 0x00000000},
	{"BLC_PERIODIC_OFFSETS_AFTER_GAIN_2_1", 16, 15, RWC, 0x00000000},
	{"BLC_PERIODIC_OFFSETS_AFTER_GAIN_2_2", 0, 15, RWC, 0x00000000},
	{"BLC_PERIODIC_OFFSETS_AFTER_GAIN_2_3", 16, 15, RWC, 0x00000000},
	{"BLC_PERIODIC_OFFSETS_AFTER_GAIN_3_0", 0, 15, RWC, 0x00000000},
	{"BLC_PERIODIC_OFFSETS_AFTER_GAIN_3_1", 16, 15, RWC, 0x00000000},
	{"BLC_PERIODIC_OFFSETS_AFTER_GAIN_3_2", 0, 15, RWC, 0x00000000},
	{"BLC_PERIODIC_OFFSETS_AFTER_GAIN_3_3", 16, 15, RWC, 0x00000000},
	{"BLC_PERIODIC_GAINS_0_0", 0, 14, RWC, 0x00002000},
	{"BLC_PERIODIC_GAINS_0_1", 16, 14, RWC, 0x00002000},
	{"BLC_PERIODIC_GAINS_0_2", 0, 14, RWC, 0x00002000},
	{"BLC_PERIODIC_GAINS_0_3", 16, 14, RWC, 0x00002000},
	{"BLC_PERIODIC_GAINS_1_0", 0, 14, RWC, 0x00002000},
	{"BLC_PERIODIC_GAINS_1_1", 16, 14, RWC, 0x00002000},
	{"BLC_PERIODIC_GAINS_1_2", 0, 14, RWC, 0x00002000},
	{"BLC_PERIODIC_GAINS_1_3", 16, 14, RWC, 0x00002000},
	{"BLC_PERIODIC_GAINS_2_0", 0, 14, RWC, 0x00002000},
	{"BLC_PERIODIC_GAINS_2_1", 16, 14, RWC, 0x00002000},
	{"BLC_PERIODIC_GAINS_2_2", 0, 14, RWC, 0x00002000},
	{"BLC_PERIODIC_GAINS_2_3", 16, 14, RWC, 0x00002000},
	{"BLC_PERIODIC_GAINS_3_0", 0, 14, RWC, 0x00002000},
	{"BLC_PERIODIC_GAINS_3_1", 16, 14, RWC, 0x00002000},
	{"BLC_PERIODIC_GAINS_3_2", 0, 14, RWC, 0x00002000},
	{"BLC_PERIODIC_GAINS_3_3", 16, 14, RWC, 0x00002000},
	{"BLC_LOWER_LIMIT", 0, 15, RWC, 0x00004001},
	{"BLC_HIGHER_LIMIT", 0, 15, RWC, 0x00003fff},
	{"BLC_MONO_MODE_EN", 0, 1, RWC, 0x00000000},
	{"BLC_PERIODIC_GAINS_EN", 1, 1, RWC, 0x00000000},
	{"BLC_PERIODIC_OFFSETS_BEFORE_GAIN_EN", 2, 1, RWC, 0x00000000},
	{"BLC_PERIODIC_OFFSETS_AFTER_GAIN_EN", 3, 1, RWC, 0x00000000},
	{"BLC_CRC_SEED", 0, 8, RW, 0x00000000},
	{"BLC_CRC_RESULT", 8, 8, RO, 0x00000000},
	{"CGRAS_BYPASS", 0, 1, RWC, 0x00000001},
	{"CGRAS_GRID_CORRECTION_EN", 0, 1, RWC, 0x00000001},
	{"CGRAS_BIQUAD_EST_EN", 1, 1, RWC, 0x00000001},
	{"CGRAS_COMP_CONFIG", 2, 2, RWC, 0x00000000},
	{"CGRAS_GAIN_INCREMENT", 4, 1, RWC, 0x00000001},
	{"CGRAS_MIRROR_X", 5, 1, RWC, 0x00000000},
	{"CGRAS_MIRROR_Y", 6, 1, RWC, 0x00000000},
	{"CGRAS_MONO_MODE_EN", 8, 1, RWC, 0x00000000},
	{"CGRAS_BIT14_MODE_EN", 9, 1, RWC, 0x00000000},
	{"CGRAS_BINNING_X", 0, 14, RWC, 0x00000400},
	{"CGRAS_BINNING_Y", 16, 14, RWC, 0x00000400},
	{"CGRAS_PIXEL_ORDER", 0, 2, RWC, 0x00000000},
	{"CGRAS_STEP_X", 0, 20, RWC, 0x00000600},
	{"CGRAS_ALFA_R", 0, 10, RWC, 0x00000100},
	{"CGRAS_ALFA_GR", 16, 10, RWC, 0x00000100},
	{"CGRAS_ALFA_GB", 0, 10, RWC, 0x00000100},
	{"CGRAS_ALFA_B", 16, 10, RWC, 0x00000100},
	{"CGRAS_CROP_START_X", 0, 25, RWC, 0x00000000},
	{"CGRAS_CROP_START_Y", 0, 25, RWC, 0x00000000},
	{"CGRAS_CROP_RADIAL_X", 0, 15, RWC, 0x00000000},
	{"CGRAS_CROP_RADIAL_Y", 16, 15, RWC, 0x00000000},
	{"CGRAS_BIQUAD_FACTOR_A", 0, 17, RWC, 0x00000000},
	{"CGRAS_BIQUAD_FACTOR_B", 0, 17, RWC, 0x00000000},
	{"CGRAS_BIQUAD_SCAL_SHIFT_ADDER", 0, 4, RWC, 0x00000000},
	{"CGRAS_BPEDESTAL", 0, 1, RWC, 0x00000000},
	{"CGRAS_PEDESTAL", 1, 14, RWC, 0x00003fff},
	{"CGRAS_STEP_Y", 0, 20, RWC, 0x00000600},
	{"CGRAS_GAIN_SHIFTER", 0, 2, RWC, 0x00000000},
	{"CGRAS_LUT_SET_SELECT", 0, 1, RWC, 0x00000000},
	{"CGRAS_LUT_START_ADD_0", 0, 10, RW, 0x00000000},
	{"CGRAS_LUT_START_ADD_1", 0, 10, RW, 0x00000000},
	{"CGRAS_LUT_ACCESS_0", 0, 30, WO, 0x00000028},
	{"CGRAS_LUT_ACCESS_1", 0, 30, WO, 0x00000028},
	{"CGRAS_LUT_ACCESS_0_SETB", 0, 30, WO, 0x00000028},
	{"CGRAS_LUT_ACCESS_1_SETB", 0, 30, WO, 0x00000028},
	{"CGRAS_REG_INTERFACE_VER", 0, 16, RO, 0x0000d107},
	{"CGRAS_BLOCK_ID_CODE", 0, 32, RO, 0xc67fe987},
	{"CGRAS_CRC_SEED", 0, 8, RW, 0x00000000},
	{"CGRAS_CRC_RESULT", 8, 8, RO, 0x00000000},
	{"DSPCLTOP_BYPASS", 0, 1, RWC, 0x00000001},
	{"DSPCLTOP_CORE_BYPASS", 4, 1, RWC, 0x00000000},
	{"DSPCLTOP_BURNT_SHORT_THRESH_UPPER", 0, 14, RWC, 0x0},
	{"DSPCLTOP_BURNT_SHORT_THRESH_LOWER", 16, 14, RWC, 0x0},
	{"DSPCLTOP_BURNT_SHORT_LONG_DIFF", 0, 5, RWC, 0x0},
	{"DSPCLTOP_LCN_LUMA_TOL", 0, 7, RWC, 0x0},
	{"DSPCLTOP_LCN_DELTA_THRES00", 16, 10, RWC, 0x0},
	{"DSPCLTOP_LCN_DELTA_THRES01", 0, 10, RWC, 0x0},
	{"DSPCLTOP_LCN_DELTA_THRES02", 16, 10, RWC, 0x0},
	{"DSPCLTOP_LCN_DELTA_THRES03", 0, 10, RWC, 0x0},
	{"DSPCLTOP_LCN_DELTA_THRES04", 16, 10, RWC, 0x0},
	{"DSPCLTOP_MISMATCH_EN", 0, 1, RWC, 0x00000001},
	{"DSPCLTOP_MISMATCH_DETECT_THRESH", 8, 8, RWC, 0x000000c8},
	{"DSPCLTOP_SHOW_DYN_SPECKLES_EN", 0, 1, RWC, 0x00000000},
	{"DSPCLTOP_SHOW_MEMORY_SPECKLES_EN", 0, 1, RWC, 0x00000000},
	{"DSPCLTOP_STATIC_CORRECTION_EN", 0, 1, RWC, 0x00000001},
	{"DSPCLTOP_DYNAMIC_CORRECTION_EN", 0, 1, RWC, 0x00000001},
	{"DSPCLTOP_IS_WDR", 0, 1, RWC, 0x00000001},
	{"DSPCLTOP_PIXEL_ORDER", 0, 2, RWC, 0x00000000},
	{"DSPCLTOP_EXPOSURE_ORDER_GREEN", 4, 1, RWC, 0x00000000},
	{"DSPCLTOP_EXPOSURE_ORDER_RED", 8, 1, RWC, 0x00000000},
	{"DSPCLTOP_EXPOSURE_ORDER_BLUE", 12, 1, RWC, 0x00000000},
	{"DSPCLTOP_BURNT_LONG_THRESH", 0, 14, RWC, 0x00003fff},
	{"DSPCLTOP_LONG_MULT", 16, 12, RWC, 0x00000400},
	{"DSPCLTOP_SHORT_MULT", 0, 12, RWC, 0x00000800},
	{"DSPCLTOP_SHORT_SHIFT", 16, 2, RWC, 0x00000001},
	{"DSPCLTOP_PEDESTAL", 0, 14, RWC, 0x00000000},
	{"DSPCLTOP_PEDESTAL_EN", 16, 1, RWC, 0x00000000},
	{"DSPCLTOP_PEDESTAL_BNM_LONG_CONST", 0, 14, RWC, 0x00000000},
	{"DSPCLTOP_PEDESTAL_BNM_SHORT_CONST", 16, 16, RWC, 0x00000000},
	{"DSPCLTOP_DYNAMIC_DESPECKLE_EN", 0, 1, RWC, 0x00000001},
	{"DSPCLTOP_WRITE_BACK_CORRECTED_EN", 4, 1, RWC, 0x00000000},
	{"DSPCLTOP_CONTRAST_DIFF_FACTOR_SHORT", 0, 7, RWC, 0x00000000},
	{"DSPCLTOP_CONTRAST_DIFF_FACTOR_LONG", 0, 7, RWC, 0x00000000},
	{"DSPCLTOP_MIN_CONTRAST_DIFF_6B", 0, 6, RWC, 0x00000000},
	{"DSPCLTOP_INITIAL_MIN_CONTRAST_DIFF_6B", 8, 6, RWC, 0x00000000},
	{"DSPCLTOP_UPDATE_MASK_EN", 0, 1, RWC, 0x00000001},
	{"DSPCLTOP_MAX_MASK_LEVEL", 0, 3, RWC, 0x00000002},
	{"DSPCLTOP_ORIENTATION_PRIOR_EN", 8, 1, RWC, 0x00000001},
	{"DSPCLTOP_PRIOR_INFLUENCE", 16, 5, RWC, 0x0000001f},
	{"DSPCLTOP_RADIAL_COMPENSATION_EN", 0, 1, RWC, 0x00000000},
	{"DSPCLTOP_SENSOR_WIDTH", 16, 15, RWC, 0x00000000},
	{"DSPCLTOP_SENSOR_HEIGHT", 0, 15, RWC, 0x00000000},
	{"DSPCLTOP_RADIAL_STRETCH", 16, 6, RWC, 0x00000001},
	{"DSPCLTOP_RADIAL_WEIGHT_CUTOFF", 0, 10, RWC, 0x00000000},
	{"DSPCLTOP_BURNT_CENTRAL_LEVEL", 28, 4, RWC, 0x00000005},
	{"DSPCLTOP_PD_BPR_EN", 0, 1, RWC, 0x00000001},
	{"DSPCLTOP_START_X", 16, 14, RWC, 0x00000000},
	{"DSPCLTOP_START_Y", 0, 14, RWC, 0x00000000},
	{"DSPCLTOP_CROP_WIDTH", 16, 15, RWC, 0x00000000},
	{"DSPCLTOP_CROP_HEIGHT", 0, 15, RWC, 0x00000000},
	{"DSPCLTOP_BPR_MIRROR_X_EN", 16, 1, RWC, 0x00000000},
	{"DSPCLTOP_BPR_MIRROR_Y_EN", 20, 1, RWC, 0x00000000},
	{"DSPCLTOP_CONTRAST_LUMA_BP_EN", 0, 1, RWC, 0x00000000},
	{"DSPCLTOP_LCN_BP_EN", 4, 1, RWC, 0x00000000},
	{"DSPCLTOP_BURNT_BP_EN", 8, 1, RWC, 0x00000000},
	{"DSPCLTOP_DIR_DET_BP_EN", 12, 1, RWC, 0x00000000},
	{"DSPCLTOP_MISMATCH_REDUCTION_FACTOR", 0, 8, RWC, 0x00000000},
	{"DSPCLTOP_MISMATCH_SATURATION_LEVEL_6B", 8, 7, RWC, 0x00000000},
	{"DSPCLTOP_MISMATCH_MAX_NUM_SATURATED", 15, 5, RWC, 0x00000000},
	{"DSPCLTOP_MISMATCH_MAX_2ND_AUX_CONTRAST", 20, 12, RWC, 0x00000fff},
	{"DSPCLTOP_PRE_DESPECKLE_EN", 0, 1, RWC, 0x00000000},
	{"DSPCLTOP_PD_REDUCE_THRES", 0, 15, RWC, 0x00000000},
	{"DSPCLTOP_PD_REDUCE_FACTOR", 16, 8, RWC, 0x00000000},
	{"DSPCLTOP_DIRECT_MAX_NUM_MASKED", 0, 5, RWC, 0x00000000},
	{"DSPCLTOP_MAIN_OMNI_USE_MEDIAN_FOR_STD_EN", 0, 1, RWC, 0x00000000},
	{"DSPCLTOP_MAIN_OMNI_DYN_LEVEL_LIMIT_HOT", 0, 3, RWC, 0x00000000},
	{"DSPCLTOP_MAIN_OMNI_DYN_LEVEL_LIMIT_COLD", 4, 3, RWC, 0x00000000},
	{"DSPCLTOP_MAIN_OMNI_STD_TO_AVG_EN", 0, 1, RWC, 0x00000000},
	{"DSPCLTOP_MAIN_OMNI_STD_TO_AVG_THRES", 16, 8, RWC, 0x00000000},
	{"DSPCLTOP_MAIN_DIR_NEIGHBOR_THRES_FACTOR", 0, 10, RWC, 0x00000000},
	{"DSPCLTOP_MAIN_MEM_MIN_DIR_SCORE", 0, 14, RWC, 0x00000000},
	{"DSPCLTOP_MAIN_MEM_MIX_RANGE", 16, 4, RWC, 0x00000000},
	{"DSPCLTOP_PD_MAIN_THRES00", 0, 14, RWC, 0x00000000},
	{"DSPCLTOP_PD_MAIN_THRES01", 16, 14, RWC, 0x00000000},
	{"DSPCLTOP_PD_MAIN_THRES02", 0, 14, RWC, 0x00000000},
	{"DSPCLTOP_PD_MAIN_THRES03", 16, 14, RWC, 0x00000000},
	{"DSPCLTOP_PD_MAIN_THRES04", 0, 14, RWC, 0x00000000},
	{"DSPCLTOP_DIRECT_MAIN_DIR_THRESH", 0, 8, RWC, 0x00000000},
	{"DSPCLTOP_DIRECT_AUX_DIR_THRESH", 8, 5, RWC, 0x00000000},
	{"DSPCLTOP_DIRECT_ADDITIONAL_EFFECTIVE_THRES", 16, 14, RWC, 0x00000000},
	{"DSPCLTOP_DIRECT_EFFECTIVE_THRES00", 0, 8, RWC, 0x00000000},
	{"DSPCLTOP_DIRECT_EFFECTIVE_THRES01", 8, 8, RWC, 0x00000000},
	{"DSPCLTOP_DIRECT_EFFECTIVE_THRES02", 16, 8, RWC, 0x00000000},
	{"DSPCLTOP_DIRECT_EFFECTIVE_THRES03", 24, 8, RWC, 0x00000000},
	{"DSPCLTOP_DIRECT_EFFECTIVE_THRES04", 0, 8, RWC, 0x00000000},
	{"DSPCLTOP_MAIN_OMNI_STD_THRES00", 0, 14, RWC, 0x00000000},
	{"DSPCLTOP_MAIN_OMNI_STD_THRES01", 16, 14, RWC, 0x00000000},
	{"DSPCLTOP_MAIN_OMNI_STD_THRES02", 0, 14, RWC, 0x00000000},
	{"DSPCLTOP_MAIN_OMNI_STD_THRES03", 16, 14, RWC, 0x00000000},
	{"DSPCLTOP_MAIN_OMNI_STD_THRES04", 0, 14, RWC, 0x00000000},
	{"DSPCLTOP_MAIN_OMNI_DYNAMIC_THRES_FACTOR00", 0, 14, RWC, 0x00000000},
	{"DSPCLTOP_MAIN_OMNI_DYNAMIC_THRES_FACTOR01", 16, 14, RWC, 0x00000000},
	{"DSPCLTOP_MAIN_OMNI_DYNAMIC_THRES_FACTOR02", 0, 14, RWC, 0x00000000},
	{"DSPCLTOP_MAIN_OMNI_DYNAMIC_THRES_FACTOR03", 16, 14, RWC, 0x00000000},
	{"DSPCLTOP_MAIN_OMNI_DYNAMIC_THRES_FACTOR04", 0, 14, RWC, 0x00000000},
	{"DSPCLTOP_MAIN_OMNI_TOL_VAR_SCALE_GREEN00", 0, 7, RWC, 0x00000000},
	{"DSPCLTOP_MAIN_OMNI_TOL_VAR_SCALE_GREEN01", 8, 7, RWC, 0x00000000},
	{"DSPCLTOP_MAIN_OMNI_TOL_VAR_SCALE_GREEN02", 16, 7, RWC, 0x00000000},
	{"DSPCLTOP_MAIN_OMNI_TOL_VAR_SCALE_GREEN03", 24, 7, RWC, 0x00000000},
	{"DSPCLTOP_MAIN_OMNI_TOL_VAR_SCALE_GREEN04", 0, 7, RWC, 0x00000000},
	{"DSPCLTOP_MAIN_OMNI_TOL_VAR_SCALE_RB00", 0, 7, RWC, 0x00000000},
	{"DSPCLTOP_MAIN_OMNI_TOL_VAR_SCALE_RB01", 8, 7, RWC, 0x00000000},
	{"DSPCLTOP_MAIN_OMNI_TOL_VAR_SCALE_RB02", 16, 7, RWC, 0x00000000},
	{"DSPCLTOP_MAIN_OMNI_TOL_VAR_SCALE_RB03", 24, 7, RWC, 0x00000000},
	{"DSPCLTOP_MAIN_OMNI_TOL_VAR_SCALE_RB04", 0, 7, RWC, 0x00000000},
	{"DSPCLTOP_MAIN_OMNI_TOL_THRES_GREEN00", 0, 14, RWC, 0x00000000},
	{"DSPCLTOP_MAIN_OMNI_TOL_THRES_GREEN01", 16, 14, RWC, 0x00000000},
	{"DSPCLTOP_MAIN_OMNI_TOL_THRES_GREEN02", 0, 14, RWC, 0x00000000},
	{"DSPCLTOP_MAIN_OMNI_TOL_THRES_GREEN03", 16, 14, RWC, 0x00000000},
	{"DSPCLTOP_MAIN_OMNI_TOL_THRES_GREEN04", 0, 14, RWC, 0x00000000},
	{"DSPCLTOP_MAIN_OMNI_TOL_THRES_RB00", 0, 14, RWC, 0x00000000},
	{"DSPCLTOP_MAIN_OMNI_TOL_THRES_RB01", 16, 14, RWC, 0x00000000},
	{"DSPCLTOP_MAIN_OMNI_TOL_THRES_RB02", 0, 14, RWC, 0x00000000},
	{"DSPCLTOP_MAIN_OMNI_TOL_THRES_RB03", 16, 14, RWC, 0x00000000},
	{"DSPCLTOP_MAIN_OMNI_TOL_THRES_RB04", 0, 14, RWC, 0x00000000},
	{"DSPCLTOP_MAIN_DIR_BASE_THRES00", 0, 14, RWC, 0x00000000},
	{"DSPCLTOP_MAIN_DIR_BASE_THRES01", 16, 14, RWC, 0x00000000},
	{"DSPCLTOP_MAIN_DIR_BASE_THRES02", 0, 14, RWC, 0x00000000},
	{"DSPCLTOP_MAIN_DIR_BASE_THRES03", 16, 14, RWC, 0x00000000},
	{"DSPCLTOP_MAIN_DIR_BASE_THRES04", 0, 14, RWC, 0x00000000},
	{"DSPCLTOP_BIT14_MODE_EN", 0, 1, RWC, 0x00000000},
	{"DSPCLTOP_MONO_MODE_EN", 1, 1, RWC, 0x00000000},
	{"DSPCLTOP_LBCTRL_HBI", 0, 16, RWC, 0x0000002e},
	{"DSPCLTOP_REG_INTERFACE_VER", 0, 16, RO, 0x0000f736},
	{"DSPCLTOP_BLOCK_ID_CODE", 0, 32, RO, 0xff9cf685},
	{"DSPCLTOP_CRC_SEED", 0, 8, RW, 0x00000000},
	{"DSPCLTOP_CRC_RESULT", 8, 8, RO, 0x00000000},
	{"RECONST_BYPASS", 0, 1, RWC, 0x00000001},
	{"RECONST_BYPASS_RECONSTRUCTION", 0, 1, RWC, 0x00000000},
	{"RECONST_MONO_MODE_EN", 16, 1, RWC, 0x00000000},
	{"RECONST_BIT14_MODE_EN", 17, 1, RWC, 0x00000000},
	{"RECONST_BIT_REDUCED_SHIFT_EN", 18, 1, RWC, 0x00000000},
	{"RECONST_H_BLANK_CYCLE", 0, 16, RWC, 0x00000000},
	{"RECONST_LUMA_WEIGHTS_VECTOR_0_0", 0, 8, RWC, 0x00000020},
	{"RECONST_LUMA_WEIGHTS_VECTOR_0_1", 8, 8, RWC, 0x00000020},
	{"RECONST_LUMA_WEIGHTS_VECTOR_0_2", 16, 8, RWC, 0x00000020},
	{"RECONST_LUMA_WEIGHTS_VECTOR_0_3", 24, 8, RWC, 0x00000020},
	{"RECONST_LUMA_WEIGHTS_VECTOR_EN", 0, 1, RWC, 0x00000000},
	{"RECONST_PIXEL_ORDER", 0, 2, RWC, 0x00000000},
	{"RECONST_DISPARITY_EN", 0, 1, RWC, 0x00000001},
	{"RECONST_SUPPORT5BY7_EN", 1, 1, RWC, 0x00000001},
	{"RECONST_SLOPE_ESTM_EN", 2, 1, RWC, 0x00000001},
	{"RECONST_SLOPE_THRESH_EN", 3, 1, RWC, 0x00000001},
	{"RECONST_RADIAL_THRESH_EN", 4, 1, RWC, 0x00000000},
	{"RECONST_DISP_THRESH_LOW", 0, 12, RWC, 0x00000100},
	{"RECONST_DISP_THRESH_HIGH", 0, 12, RWC, 0x00000100},
	{"RECONST_MAX_SLOPE_ALLOWED_LOW", 0, 12, RWC, 0x00000300},
	{"RECONST_MAX_SLOPE_ALLOWED_HIGH", 0, 12, RWC, 0x00000300},
	{"RECONST_SLOPE_THRESH_LOW", 0, 12, RWC, 0x00000300},
	{"RECONST_SLOPE_THRESH_HIGH", 0, 12, RWC, 0x00000300},
	{"RECONST_RADIAL_POWER", 0, 8, RWC, 0x0000000c},
	{"RECONST_RADIAL_LIMIT", 8, 8, RWC, 0x00000040},
	{"RECONST_SENSOR_WIDTH", 0, 15, RWC, 0x00004000},
	{"RECONST_SENSOR_HEIGHT", 0, 15, RWC, 0x00004000},
	{"RECONST_CROP_X", 0, 14, RWC, 0x00000000},
	{"RECONST_CROP_Y", 0, 14, RWC, 0x00000000},
	{"RECONST_BINNING_X", 0, 2, RWC, 0x00000000},
	{"RECONST_BINNING_Y", 4, 2, RWC, 0x00000000},
	{"RECONST_REG_INTERFACE_VER", 0, 16, RO, 0x0000e2ed},
	{"RECONST_BLOCK_ID_CODE", 0, 32, RO, 0xd5ad8e9e},
	{"RECONST_CRC_SEED", 0, 8, RW, 0x00000000},
	{"RECONST_CRC_RESULT", 8, 8, RO, 0x00000000},
	{"WDMA_THSTATPRE_EN", 0, 1, RWC, 0x00000000},
	{"WDMA_THSTATPRE_COMP_EN", 0, 4, RWC, 0x00000000},
	{"WDMA_THSTATPRE_DATA_FORMAT_BAYER", 0, 32, RWC, 0x00000000},
	{"WDMA_THSTATPRE_MONO_MODE", 0, 1, RWC, 0x00000000},
	{"WDMA_THSTATPRE_AUTO_FLUSH_EN", 0, 1, RWC, 0x00000000},
	{"WDMA_THSTATPRE_WIDTH", 0, 14, RWC, 0x00000020},
	{"WDMA_THSTATPRE_HEIGHT", 0, 14, RWC, 0x00000020},
	{"WDMA_THSTATPRE_IMG_STRIDE_1P", 0, 17, RWC, 0x00000020},
	{"WDMA_THSTATPRE_VOTF_EN", 0, 3, RWC, 0x00000000},
	{"WDMA_THSTATPRE_MAX_MO", 0, 9, RWC, 0x00000100},
	{"WDMA_THSTATPRE_LINEGAP", 0, 8, RWC, 0x00000001},
	{"WDMA_THSTATPRE_MAX_BL", 0, 5, RWC, 0x00000010},
	{"WDMA_THSTATPRE_BUSINFO", 0, 10, RWC, 0x00000000},
	{"WDMA_THSTATPRE_IMG_BASE_ADDR_1P_FRO0", 0, 32, RWC, 0x00000000},
	{"WDMA_THSTATPRE_IMG_BASE_ADDR_1P_FRO1", 0, 32, RWC, 0x00000000},
	{"WDMA_THSTATPRE_IMG_BASE_ADDR_1P_FRO2", 0, 32, RWC, 0x00000000},
	{"WDMA_THSTATPRE_IMG_BASE_ADDR_1P_FRO3", 0, 32, RWC, 0x00000000},
	{"WDMA_THSTATPRE_IMG_BASE_ADDR_1P_FRO4", 0, 32, RWC, 0x00000000},
	{"WDMA_THSTATPRE_IMG_BASE_ADDR_1P_FRO5", 0, 32, RWC, 0x00000000},
	{"WDMA_THSTATPRE_IMG_BASE_ADDR_1P_FRO6", 0, 32, RWC, 0x00000000},
	{"WDMA_THSTATPRE_IMG_BASE_ADDR_1P_FRO7", 0, 32, RWC, 0x00000000},
	{"WDMA_THSTATPRE_IMG_CRC_1P", 0, 32, RO, 0xffffffff},
	{"WDMA_THSTATPRE_MON_STATUS0", 0, 32, ROL, 0x00000000},
	{"WDMA_THSTATPRE_MON_STATUS1", 0, 32, ROL, 0x00000000},
	{"WDMA_THSTATPRE_MON_STATUS2", 0, 32, ROL, 0x00000000},
	{"WDMA_THSTATPRE_MON_STATUS3", 0, 32, ROL, 0x0001f800},
	{"THSTAT_BYPASS", 0, 1, RWC, 0x00000001},
	{"THSTAT_BYPASS_COV_MATRIX", 5, 1, RWC, 0x00000000},
	{"THSTAT_COV_SUM_ALL", 6, 1, RWC, 0x00000000},
	{"THSTAT_B_STRETCH", 7, 1, RWC, 0x00000000},
	{"THSTAT_INPUT_TYPE", 0, 2, RWC, 0x00000000},
	{"THSTAT_GREEN_VALUE", 0, 2, RWC, 0x00000000},
	{"THSTAT_PIXEL_ORDER", 0, 2, RWC, 0x00000000},
	{"THSTAT_NCELLS", 0, 7, RWC, 0x00000040},
	{"THSTAT_NSTRIPS", 0, 7, RWC, 0x00000040},
	{"THSTAT_START_X", 0, 14, RWC, 0x00000000},
	{"THSTAT_START_Y", 16, 14, RWC, 0x00000000},
	{"THSTAT_PW", 0, 9, RWC, 0x00000080},
	{"THSTAT_PH", 16, 9, RWC, 0x00000080},
	{"THSTAT_SAT_THRESH_GR", 0, 15, RWC, 0x00003fff},
	{"THSTAT_SAT_THRESH_R", 16, 15, RWC, 0x00003fff},
	{"THSTAT_SAT_THRESH_B", 0, 15, RWC, 0x00003fff},
	{"THSTAT_SAT_THRESH_GB", 16, 15, RWC, 0x00003fff},
	{"THSTAT_SAT_THRESH_Y", 0, 15, RWC, 0x00003fff},
	{"THSTAT_THRESH_R_HIGH", 0, 15, RWC, 0x00003fff},
	{"THSTAT_THRESH_R_LOW", 16, 15, RWC, 0x00004000},
	{"THSTAT_THRESH_GR_HIGH", 0, 15, RWC, 0x00003fff},
	{"THSTAT_THRESH_GR_LOW", 16, 15, RWC, 0x00004000},
	{"THSTAT_THRESH_GB_HIGH", 0, 15, RWC, 0x00003fff},
	{"THSTAT_THRESH_GB_LOW", 16, 15, RWC, 0x00004000},
	{"THSTAT_THRESH_B_HIGH", 0, 15, RWC, 0x00003fff},
	{"THSTAT_THRESH_B_LOW", 16, 15, RWC, 0x00004000},
	{"THSTAT_THRESH_Y_HIGH", 0, 15, RWC, 0x00003fff},
	{"THSTAT_THRESH_Y_LOW", 16, 15, RWC, 0x00004000},
	{"THSTAT_NORM_SHIFT", 0, 5, RWC, 0x00000000},
	{"THSTAT_COV_NORM_SHIFT", 16, 5, RWC, 0x0000000a},
	{"THSTAT_BUSY", 0, 1, RO, 0x00000000},
	{"THSTAT_STRETCH_GAIN_Y", 0, 13, RWC, 0x00000800},
	{"THSTAT_STRETCH_GAIN_R", 0, 13, RWC, 0x00000800},
	{"THSTAT_STRETCH_GAIN_GR", 0, 13, RWC, 0x00000800},
	{"THSTAT_STRETCH_GAIN_B", 0, 13, RWC, 0x00000800},
	{"THSTAT_STRETCH_GAIN_GB", 0, 13, RWC, 0x00000800},
	{"THSTAT_MONO_MODE_EN", 0, 1, RWC, 0x00000000},
	{"THSTAT_BIT14_MODE_EN", 0, 1, RWC, 0x00000000},
	{"THSTAT_STRETCH_SHIFT_UP_Y", 0, 3, RWC, 0x00000000},
	{"THSTAT_STRETCH_SHIFT_UP_R", 4, 3, RWC, 0x00000000},
	{"THSTAT_STRETCH_SHIFT_UP_GR", 8, 3, RWC, 0x00000000},
	{"THSTAT_STRETCH_SHIFT_UP_B", 12, 3, RWC, 0x00000000},
	{"THSTAT_STRETCH_SHIFT_UP_GB", 16, 3, RWC, 0x00000000},
	{"THSTAT_CRC_SEED", 0, 8, RW, 0x00000000},
	{"THSTAT_CRC_RESULT", 8, 8, RO, 0x00000000},
	{"WBG_RWC_14BIT_BYPASS", 0, 1, RWC, 0x00000001},
	{"WBG_RWC_14BIT_WB_LIMIT_MAIN_EN", 0, 1, RWC, 0x00000000},
	{"WBG_RWC_14BIT_PEDESTAL_EN", 0, 1, RWC, 0x00000000},
	{"WBG_RWC_14BIT_WB_GAIN_R", 0, 12, RWC, 0x00000800},
	{"WBG_RWC_14BIT_WB_GAIN_GR", 0, 12, RWC, 0x00000800},
	{"WBG_RWC_14BIT_WB_GAIN_GB", 0, 12, RWC, 0x00000800},
	{"WBG_RWC_14BIT_WB_GAIN_B", 0, 12, RWC, 0x00000800},
	{"WBG_RWC_14BIT_WB_OFFSET_R", 0, 15, RWC, 0x00000000},
	{"WBG_RWC_14BIT_WB_OFFSET_GR", 0, 15, RWC, 0x00000000},
	{"WBG_RWC_14BIT_WB_OFFSET_GB", 0, 15, RWC, 0x00000000},
	{"WBG_RWC_14BIT_WB_OFFSET_B", 0, 15, RWC, 0x00000000},
	{"WBG_RWC_14BIT_WB_SHIFT_R", 0, 4, RWC, 0x00000000},
	{"WBG_RWC_14BIT_WB_SHIFT_GR", 0, 4, RWC, 0x00000000},
	{"WBG_RWC_14BIT_WB_SHIFT_GB", 0, 4, RWC, 0x00000000},
	{"WBG_RWC_14BIT_WB_SHIFT_B", 0, 4, RWC, 0x00000000},
	{"WBG_RWC_14BIT_WB_LIMIT_MAIN", 0, 14, RWC, 0x000005ff},
	{"WBG_RWC_14BIT_PIXEL_ORDER", 0, 2, RWC, 0x00000000},
	{"WBG_RWC_14BIT_PEDESTAL", 0, 14, RWC, 0x00000000},
	{"WBG_RWC_14BIT_REG_INTERFACE_VER", 0, 16, RO, 0x00001103},
	{"WBG_RWC_14BIT_BLOCK_ID_CODE", 0, 32, RO, 0x11010109},
	{"WBG_RWC_14BIT_CRC_SEED", 0, 8, RW, 0x00000000},
	{"WBG_RWC_14BIT_CRC_RESULT", 8, 8, RO, 0x00000000},
	{"GAMMA_15BIT_BAYER_3_RWC_BYPASS", 0, 1, RWC, 0x00000001},
	{"GAMMA_15BIT_BAYER_3_RWC_PEDESTAL_EN", 0, 1, RWC, 0x00000000},
	{"GAMMA_15BIT_BAYER_3_RWC_PEDESTAL_IN", 0, 14, RWC, 0x00000000},
	{"GAMMA_15BIT_BAYER_3_RWC_PEDESTAL_OUT", 16, 14, RWC, 0x00000000},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_0", 0, 14, RWC, 0x00000000},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_1", 16, 14, RWC, 0x00000100},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_2", 0, 14, RWC, 0x00000200},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_3", 16, 14, RWC, 0x00000300},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_4", 0, 14, RWC, 0x00000400},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_5", 16, 14, RWC, 0x00000500},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_6", 0, 14, RWC, 0x00000600},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_7", 16, 14, RWC, 0x00000700},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_8", 0, 14, RWC, 0x00000800},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_9", 16, 14, RWC, 0x00000900},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_10", 0, 14, RWC, 0x00000a00},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_11", 16, 14, RWC, 0x00000b00},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_12", 0, 14, RWC, 0x00000c00},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_13", 16, 14, RWC, 0x00000d00},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_14", 0, 14, RWC, 0x00000e00},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_15", 16, 14, RWC, 0x00000f00},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_16", 0, 14, RWC, 0x00001000},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_17", 16, 14, RWC, 0x00001100},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_18", 0, 14, RWC, 0x00001200},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_19", 16, 14, RWC, 0x00001300},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_20", 0, 14, RWC, 0x00001400},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_21", 16, 14, RWC, 0x00001500},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_22", 0, 14, RWC, 0x00001600},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_23", 16, 14, RWC, 0x00001700},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_24", 0, 14, RWC, 0x00001800},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_25", 16, 14, RWC, 0x00001900},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_26", 0, 14, RWC, 0x00001a00},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_27", 16, 14, RWC, 0x00001b00},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_28", 0, 14, RWC, 0x00001c00},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_29", 16, 14, RWC, 0x00001d00},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_30", 0, 14, RWC, 0x00001e00},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_31", 16, 14, RWC, 0x00001f00},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_32", 0, 14, RWC, 0x00002000},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_33", 16, 14, RWC, 0x00002100},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_34", 0, 14, RWC, 0x00002200},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_35", 16, 14, RWC, 0x00002300},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_36", 0, 14, RWC, 0x00002400},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_37", 16, 14, RWC, 0x00002500},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_38", 0, 14, RWC, 0x00002600},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_39", 16, 14, RWC, 0x00002700},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_40", 0, 14, RWC, 0x00002800},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_41", 16, 14, RWC, 0x00002900},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_42", 0, 14, RWC, 0x00002a00},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_43", 16, 14, RWC, 0x00002b00},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_44", 0, 14, RWC, 0x00002c00},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_45", 16, 14, RWC, 0x00002d00},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_46", 0, 14, RWC, 0x00002e00},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_47", 16, 14, RWC, 0x00002f00},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_48", 0, 14, RWC, 0x00003000},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_49", 16, 14, RWC, 0x00003100},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_50", 0, 14, RWC, 0x00003200},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_51", 16, 14, RWC, 0x00003300},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_52", 0, 14, RWC, 0x00003400},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_53", 16, 14, RWC, 0x00003500},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_54", 0, 14, RWC, 0x00003600},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_55", 16, 14, RWC, 0x00003700},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_56", 0, 14, RWC, 0x00003800},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_57", 16, 14, RWC, 0x00003900},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_58", 0, 14, RWC, 0x00003a00},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_59", 16, 14, RWC, 0x00003b00},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_60", 0, 14, RWC, 0x00003c00},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_61", 16, 14, RWC, 0x00003d00},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_62", 0, 14, RWC, 0x00003e00},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_63", 16, 14, RWC, 0x00003f00},
	{"GAMMA_15BIT_BAYER_3_RWC_R_GAMMA_TBL_0_64", 0, 14, RWC, 0x00000100},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_0", 0, 14, RWC, 0x00000000},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_1", 16, 14, RWC, 0x00000100},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_2", 0, 14, RWC, 0x00000200},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_3", 16, 14, RWC, 0x00000300},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_4", 0, 14, RWC, 0x00000400},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_5", 16, 14, RWC, 0x00000500},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_6", 0, 14, RWC, 0x00000600},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_7", 16, 14, RWC, 0x00000700},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_8", 0, 14, RWC, 0x00000800},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_9", 16, 14, RWC, 0x00000900},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_10", 0, 14, RWC, 0x00000a00},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_11", 16, 14, RWC, 0x00000b00},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_12", 0, 14, RWC, 0x00000c00},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_13", 16, 14, RWC, 0x00000d00},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_14", 0, 14, RWC, 0x00000e00},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_15", 16, 14, RWC, 0x00000f00},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_16", 0, 14, RWC, 0x00001000},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_17", 16, 14, RWC, 0x00001100},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_18", 0, 14, RWC, 0x00001200},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_19", 16, 14, RWC, 0x00001300},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_20", 0, 14, RWC, 0x00001400},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_21", 16, 14, RWC, 0x00001500},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_22", 0, 14, RWC, 0x00001600},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_23", 16, 14, RWC, 0x00001700},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_24", 0, 14, RWC, 0x00001800},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_25", 16, 14, RWC, 0x00001900},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_26", 0, 14, RWC, 0x00001a00},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_27", 16, 14, RWC, 0x00001b00},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_28", 0, 14, RWC, 0x00001c00},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_29", 16, 14, RWC, 0x00001d00},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_30", 0, 14, RWC, 0x00001e00},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_31", 16, 14, RWC, 0x00001f00},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_32", 0, 14, RWC, 0x00002000},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_33", 16, 14, RWC, 0x00002100},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_34", 0, 14, RWC, 0x00002200},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_35", 16, 14, RWC, 0x00002300},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_36", 0, 14, RWC, 0x00002400},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_37", 16, 14, RWC, 0x00002500},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_38", 0, 14, RWC, 0x00002600},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_39", 16, 14, RWC, 0x00002700},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_40", 0, 14, RWC, 0x00002800},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_41", 16, 14, RWC, 0x00002900},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_42", 0, 14, RWC, 0x00002a00},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_43", 16, 14, RWC, 0x00002b00},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_44", 0, 14, RWC, 0x00002c00},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_45", 16, 14, RWC, 0x00002d00},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_46", 0, 14, RWC, 0x00002e00},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_47", 16, 14, RWC, 0x00002f00},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_48", 0, 14, RWC, 0x00003000},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_49", 16, 14, RWC, 0x00003100},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_50", 0, 14, RWC, 0x00003200},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_51", 16, 14, RWC, 0x00003300},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_52", 0, 14, RWC, 0x00003400},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_53", 16, 14, RWC, 0x00003500},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_54", 0, 14, RWC, 0x00003600},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_55", 16, 14, RWC, 0x00003700},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_56", 0, 14, RWC, 0x00003800},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_57", 16, 14, RWC, 0x00003900},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_58", 0, 14, RWC, 0x00003a00},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_59", 16, 14, RWC, 0x00003b00},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_60", 0, 14, RWC, 0x00003c00},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_61", 16, 14, RWC, 0x00003d00},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_62", 0, 14, RWC, 0x00003e00},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_63", 16, 14, RWC, 0x00003f00},
	{"GAMMA_15BIT_BAYER_3_RWC_X_PNTS_TBL_0_64", 0, 14, RWC, 0x00000100},
	{"GAMMA_15BIT_BAYER_3_RWC_REG_INTERFACE_VER", 0, 16, RO, 0x0000f608},
	{"GAMMA_15BIT_BAYER_3_RWC_BLOCK_ID_CODE", 0, 32, RO, 0xc592eaae},
	{"GAMMA_15BIT_BAYER_3_RWC_CRC_SEED", 0, 8, RW, 0x00000000},
	{"GAMMA_15BIT_BAYER_3_RWC_CRC_RESULT", 8, 8, RO, 0x00000000},
	{"BCROP_1_BYPASS", 0, 1, RWC, 0x00000001},
	{"BCROP_1_START_X", 0, 15, RWC, 0x00000000},
	{"BCROP_1_START_Y", 0, 15, RWC, 0x00000000},
	{"BCROP_1_SIZE_X", 0, 15, RWC, 0x00002000},
	{"BCROP_1_SIZE_Y", 0, 15, RWC, 0x00002000},
	{"BCROP_1_BIT15_MODE_EN", 0, 1, RWC, 0x00000000},
	{"BCROP_1_REG_INTERFACE_VER", 0, 16, RO, 0x000091ea},
	{"BCROP_1_BLOCK_ID_CODE", 0, 32, RO, 0xc5b4f1d6},
	{"BCROP_1_CRC_SEED", 0, 8, RW, 0x00000000},
	{"BCROP_1_CRC_RESULT", 8, 8, RO, 0x00000000},
	{"BDS_BYPASS", 0, 1, RWC, 0x00000001},
	{"BDS_OPERATIONAL_MODE", 4, 2, RWC, 0x00000000},
	{"BDS_PIXEL_ORDER", 8, 2, RWC, 0x00000000},
	{"BDS_BIT15_MODE_EN", 12, 1, RWC, 0x00000000},
	{"BDS_LINE_GAP", 16, 16, RWC, 0x000002d},
	{"BDS_OUTPUT_W", 0, 14, RWC, 0x00000200},
	{"BDS_OUTPUT_H", 16, 14, RWC, 0x00000200},
	{"BDS_DMSC_COEFF_0_0", 0, 12, RWC, 0x00000000},
	{"BDS_DMSC_COEFF_0_1", 16, 12, RWC, 0x00000ffd},
	{"BDS_DMSC_COEFF_0_2", 0, 12, RWC, 0x00000077},
	{"BDS_DMSC_COEFF_0_3", 16, 12, RWC, 0x00000f22},
	{"BDS_DMSC_COEFF_0_4", 0, 12, RWC, 0x00000189},
	{"BDS_DMSC_COEFF_0_5", 16, 12, RWC, 0x000001c8},
	{"BDS_DMSC_COEFF_1_0", 0, 12, RWC, 0x00000000},
	{"BDS_DMSC_COEFF_1_1", 16, 12, RWC, 0x00000100},
	{"BDS_DMSC_COEFF_1_2", 0, 12, RWC, 0x00000ff4},
	{"BDS_DMSC_COEFF_1_3", 16, 12, RWC, 0x00000eed},
	{"BDS_DMSC_COEFF_1_4", 0, 12, RWC, 0x00000ff4},
	{"BDS_DMSC_COEFF_1_5", 16, 12, RWC, 0x00000256},
	{"BDS_DMSC_COEFF_2_0", 0, 12, RWC, 0x00000000},
	{"BDS_DMSC_COEFF_2_1", 16, 12, RWC, 0x00000f24},
	{"BDS_DMSC_COEFF_2_2", 0, 12, RWC, 0x00000200},
	{"BDS_DMSC_COEFF_2_3", 16, 12, RWC, 0x00000067},
	{"BDS_DMSC_COEFF_2_4", 0, 12, RWC, 0x00000003},
	{"BDS_DMSC_COEFF_2_5", 16, 12, RWC, 0x0000029c},
	{"BDS_DMSC_COEFF_3_0", 0, 12, RWC, 0x00000000},
	{"BDS_DMSC_COEFF_3_1", 16, 12, RWC, 0x00000fc4},
	{"BDS_DMSC_COEFF_3_2", 0, 12, RWC, 0x00000007},
	{"BDS_DMSC_COEFF_3_3", 16, 12, RWC, 0x00000f51},
	{"BDS_DMSC_COEFF_3_4", 0, 12, RWC, 0x00000200},
	{"BDS_DMSC_COEFF_3_5", 16, 12, RWC, 0x00000240},
	{"BDS_WB_EN", 0, 1, RWC, 0x00000000},
	{"BDS_WB_GAIN_R", 0, 12, RWC, 0x00000800},
	{"BDS_WB_INV_GAIN_R", 12, 12, RWC, 0x00000800},
	{"BDS_WB_GAIN_G", 0, 12, RWC, 0x00000800},
	{"BDS_WB_INV_GAIN_G", 12, 12, RWC, 0x00000800},
	{"BDS_WB_GAIN_B", 0, 12, RWC, 0x00000800},
	{"BDS_WB_INV_GAIN_B", 12, 12, RWC, 0x00000800},
	{"BDS_SCALE_Y", 0, 17, RWC, 0x00001000},
	{"BDS_INV_SCALE_Y", 0, 15, RWC, 0x00004000},
	{"BDS_INV_SHIFT_Y", 16, 5, RWC, 0x0000001a},
	{"BDS_RGB_OUTPUT_EN", 0, 1, RWC, 0x00000000},
	{"BDS_RGB_OUTPUT_W", 0, 10, RWC, 0x00000280},
	{"BDS_RGB_OUTPUT_H", 16, 9, RWC, 0x000001e0},
	{"BDS_RGB_SCALE_X", 0, 17, RWC, 0x00001000},
	{"BDS_RGB_INV_SCALE_X", 0, 15, RWC, 0x00004000},
	{"BDS_RGB_INV_SHIFT_X", 16, 5, RWC, 0x0000001a},
	{"BDS_RGB_SCALE_Y", 0, 17, RWC, 0x00001000},
	{"BDS_RGB_INV_SCALE_Y", 0, 15, RWC, 0x00004000},
	{"BDS_RGB_INV_SHIFT_Y", 16, 5, RWC, 0x0000001a},
	{"BDS_RGB_CROP_EN", 0, 1, RWC, 0x00000000},
	{"BDS_RGB_CROP_START_X", 0, 14, RWC, 0x00000000},
	{"BDS_RGB_CROP_START_Y", 16, 14, RWC, 0x00000000},
	{"BDS_RGB_CROP_SIZE_X", 0, 14, RWC, 0x00002000},
	{"BDS_RGB_CROP_SIZE_Y", 16, 14, RWC, 0x00002000},
	{"BDS_PEDESTAL", 0, 14, RWC, 0x00000000},
	{"BDS_REG_INTERFACE_VER", 0, 16, RO, 0x0000e340},
	{"BDS_BLOCK_ID_CODE", 0, 32, RO, 0xc4811576},
	{"BDS_CRC_SEED", 0, 8, RW, 0x00000000},
	{"BDS_CRC_RESULT", 8, 8, RO, 0x00000000},
	{"CDAF_BYPASS", 0, 1, RWC, 0x00000001},
	{"CDAF_HIST_EN", 0, 1, RWC, 0x00000000},
	{"CDAF_LPF_PREFILTER_EN", 1, 1, RWC, 0x00000000},
	{"CDAF_PREGAMMA_EN", 2, 1, RWC, 0x00000000},
	{"CDAF_ROW_FILTER_INPUT_SEL", 3, 2, RWC, 0x00000000},
	{"CDAF_IIR_FILTER_INPUT_SEL", 5, 2, RWC, 0x00000000},
	{"CDAF_ROW_FILTER_0_EN", 7, 1, RWC, 0x00000000},
	{"CDAF_ROW_FILTER_1_EN", 8, 1, RWC, 0x00000000},
	{"CDAF_IIR_0_FILTER_EN", 9, 1, RWC, 0x00000000},
	{"CDAF_IIR_1_FILTER_EN", 10, 1, RWC, 0x00000000},
	{"CDAF_IIR_LPF_PREFILTER_EN", 11, 1, RWC, 0x00000000},
	{"CDAF_MONO_MODE_EN", 12, 1, RWC, 0x00000000},
	{"CDAF_WINDOW_EN_0_0", 0, 1, RWC, 0x00000000},
	{"CDAF_WINDOW_EN_0_1", 1, 1, RWC, 0x00000000},
	{"CDAF_WINDOW_EN_0_2", 2, 1, RWC, 0x00000000},
	{"CDAF_WINDOW_EN_0_3", 3, 1, RWC, 0x00000000},
	{"CDAF_WINDOW_EN_0_4", 4, 1, RWC, 0x00000000},
	{"CDAF_WINDOW_EN_0_5", 5, 1, RWC, 0x00000000},
	{"CDAF_WINDOW_EN_0_6", 6, 1, RWC, 0x00000000},
	{"CDAF_WINDOW_EN_0_7", 7, 1, RWC, 0x00000000},
	{"CDAF_WINDOW_EN_0_8", 8, 1, RWC, 0x00000000},
	{"CDAF_WINDOW_EN_0_9", 9, 1, RWC, 0x00000000},
	{"CDAF_WINDOW_EN_0_10", 10, 1, RWC, 0x00000000},
	{"CDAF_XSTART_0_0", 0, 14, RWC, 0x00000000},
	{"CDAF_XSTART_0_1", 16, 14, RWC, 0x00000000},
	{"CDAF_XSTART_0_2", 0, 14, RWC, 0x00000000},
	{"CDAF_XSTART_0_3", 16, 14, RWC, 0x00000000},
	{"CDAF_XSTART_0_4", 0, 14, RWC, 0x00000000},
	{"CDAF_XSTART_0_5", 16, 14, RWC, 0x00000000},
	{"CDAF_XSTART_0_6", 0, 14, RWC, 0x00000000},
	{"CDAF_XSTART_0_7", 16, 14, RWC, 0x00000000},
	{"CDAF_XSTART_0_8", 0, 14, RWC, 0x00000000},
	{"CDAF_XSTART_0_9", 16, 14, RWC, 0x00000000},
	{"CDAF_XSTART_0_10", 0, 14, RWC, 0x00000000},
	{"CDAF_YSTART_0_0", 0, 14, RWC, 0x00000000},
	{"CDAF_YSTART_0_1", 16, 14, RWC, 0x00000000},
	{"CDAF_YSTART_0_2", 0, 14, RWC, 0x00000000},
	{"CDAF_YSTART_0_3", 16, 14, RWC, 0x00000000},
	{"CDAF_YSTART_0_4", 0, 14, RWC, 0x00000000},
	{"CDAF_YSTART_0_5", 16, 14, RWC, 0x00000000},
	{"CDAF_YSTART_0_6", 0, 14, RWC, 0x00000000},
	{"CDAF_YSTART_0_7", 16, 14, RWC, 0x00000000},
	{"CDAF_YSTART_0_8", 0, 14, RWC, 0x00000000},
	{"CDAF_YSTART_0_9", 16, 14, RWC, 0x00000000},
	{"CDAF_YSTART_0_10", 0, 14, RWC, 0x00000000},
	{"CDAF_WIDTH_0_0", 0, 14, RWC, 0x00000024},
	{"CDAF_WIDTH_0_1", 16, 14, RWC, 0x00000024},
	{"CDAF_WIDTH_0_2", 0, 14, RWC, 0x00000024},
	{"CDAF_WIDTH_0_3", 16, 14, RWC, 0x00000024},
	{"CDAF_WIDTH_0_4", 0, 14, RWC, 0x00000024},
	{"CDAF_WIDTH_0_5", 16, 14, RWC, 0x00000024},
	{"CDAF_WIDTH_0_6", 0, 14, RWC, 0x00000024},
	{"CDAF_WIDTH_0_7", 16, 14, RWC, 0x00000024},
	{"CDAF_WIDTH_0_8", 0, 14, RWC, 0x00000024},
	{"CDAF_WIDTH_0_9", 16, 14, RWC, 0x00000024},
	{"CDAF_WIDTH_0_10", 0, 14, RWC, 0x00000024},
	{"CDAF_HEIGHT_0_0", 0, 14, RWC, 0x00000024},
	{"CDAF_HEIGHT_0_1", 16, 14, RWC, 0x00000024},
	{"CDAF_HEIGHT_0_2", 0, 14, RWC, 0x00000024},
	{"CDAF_HEIGHT_0_3", 16, 14, RWC, 0x00000024},
	{"CDAF_HEIGHT_0_4", 0, 14, RWC, 0x00000024},
	{"CDAF_HEIGHT_0_5", 16, 14, RWC, 0x00000024},
	{"CDAF_HEIGHT_0_6", 0, 14, RWC, 0x00000024},
	{"CDAF_HEIGHT_0_7", 16, 14, RWC, 0x00000024},
	{"CDAF_HEIGHT_0_8", 0, 14, RWC, 0x00000024},
	{"CDAF_HEIGHT_0_9", 16, 14, RWC, 0x00000024},
	{"CDAF_HEIGHT_0_10", 0, 14, RWC, 0x00000024},
	{"CDAF_SAT_THRESH", 0, 12, RWC, 0x00000000},
	{"CDAF_LPF_FILTER_CENTER", 0, 4, RWC, 0x00000000},
	{"CDAF_LPF_FILTER_LR", 4, 4, RWC, 0x00000000},
	{"CDAF_LPF_FILTER_SHIFT", 8, 3, RWC, 0x00000000},
	{"CDAF_LPF_FILTER_LLRR", 12, 4, RWC, 0x00000000},
	{"CDAF_X_PNTS_TBL_0_0", 0, 12, RWC, 0x00000000},
	{"CDAF_X_PNTS_TBL_0_1", 16, 12, RWC, 0x00000000},
	{"CDAF_X_PNTS_TBL_0_2", 0, 12, RWC, 0x00000000},
	{"CDAF_X_PNTS_TBL_0_3", 16, 12, RWC, 0x00000000},
	{"CDAF_X_PNTS_TBL_0_4", 0, 12, RWC, 0x00000000},
	{"CDAF_X_PNTS_TBL_0_5", 16, 12, RWC, 0x00000000},
	{"CDAF_X_PNTS_TBL_0_6", 0, 12, RWC, 0x00000000},
	{"CDAF_X_PNTS_TBL_0_7", 16, 12, RWC, 0x00000000},
	{"CDAF_X_PNTS_TBL_0_8", 0, 12, RWC, 0x00000000},
	{"CDAF_X_PNTS_TBL_0_9", 16, 12, RWC, 0x00000000},
	{"CDAF_X_PNTS_TBL_0_10", 0, 12, RWC, 0x00000000},
	{"CDAF_X_PNTS_TBL_0_11", 16, 12, RWC, 0x00000000},
	{"CDAF_X_PNTS_TBL_0_12", 0, 12, RWC, 0x00000000},
	{"CDAF_X_PNTS_TBL_0_13", 16, 12, RWC, 0x00000000},
	{"CDAF_X_PNTS_TBL_0_14", 0, 12, RWC, 0x00000000},
	{"CDAF_X_PNTS_TBL_0_15", 16, 12, RWC, 0x00000000},
	{"CDAF_X_PNTS_TBL_0_16", 0, 12, RWC, 0x00000000},
	{"CDAF_X_PNTS_TBL_0_17", 16, 12, RWC, 0x00000000},
	{"CDAF_X_PNTS_TBL_0_18", 0, 12, RWC, 0x00000000},
	{"CDAF_X_PNTS_TBL_0_19", 16, 12, RWC, 0x00000000},
	{"CDAF_X_PNTS_TBL_0_20", 0, 12, RWC, 0x00000000},
	{"CDAF_X_PNTS_TBL_0_21", 16, 12, RWC, 0x00000000},
	{"CDAF_X_PNTS_TBL_0_22", 0, 12, RWC, 0x00000000},
	{"CDAF_X_PNTS_TBL_0_23", 16, 12, RWC, 0x00000000},
	{"CDAF_X_PNTS_TBL_0_24", 0, 12, RWC, 0x00000000},
	{"CDAF_X_PNTS_TBL_0_25", 16, 12, RWC, 0x00000000},
	{"CDAF_X_PNTS_TBL_0_26", 0, 12, RWC, 0x00000000},
	{"CDAF_X_PNTS_TBL_0_27", 16, 12, RWC, 0x00000000},
	{"CDAF_X_PNTS_TBL_0_28", 0, 12, RWC, 0x00000000},
	{"CDAF_X_PNTS_TBL_0_29", 16, 12, RWC, 0x00000000},
	{"CDAF_X_PNTS_TBL_0_30", 0, 12, RWC, 0x00000000},
	{"CDAF_X_PNTS_TBL_0_31", 16, 12, RWC, 0x00000000},
	{"CDAF_Y_PNTS_TBL_0_0", 0, 12, RWC, 0x00000000},
	{"CDAF_Y_PNTS_TBL_0_1", 16, 12, RWC, 0x00000000},
	{"CDAF_Y_PNTS_TBL_0_2", 0, 12, RWC, 0x00000000},
	{"CDAF_Y_PNTS_TBL_0_3", 16, 12, RWC, 0x00000000},
	{"CDAF_Y_PNTS_TBL_0_4", 0, 12, RWC, 0x00000000},
	{"CDAF_Y_PNTS_TBL_0_5", 16, 12, RWC, 0x00000000},
	{"CDAF_Y_PNTS_TBL_0_6", 0, 12, RWC, 0x00000000},
	{"CDAF_Y_PNTS_TBL_0_7", 16, 12, RWC, 0x00000000},
	{"CDAF_Y_PNTS_TBL_0_8", 0, 12, RWC, 0x00000000},
	{"CDAF_Y_PNTS_TBL_0_9", 16, 12, RWC, 0x00000000},
	{"CDAF_Y_PNTS_TBL_0_10", 0, 12, RWC, 0x00000000},
	{"CDAF_Y_PNTS_TBL_0_11", 16, 12, RWC, 0x00000000},
	{"CDAF_Y_PNTS_TBL_0_12", 0, 12, RWC, 0x00000000},
	{"CDAF_Y_PNTS_TBL_0_13", 16, 12, RWC, 0x00000000},
	{"CDAF_Y_PNTS_TBL_0_14", 0, 12, RWC, 0x00000000},
	{"CDAF_Y_PNTS_TBL_0_15", 16, 12, RWC, 0x00000000},
	{"CDAF_Y_PNTS_TBL_0_16", 0, 12, RWC, 0x00000000},
	{"CDAF_Y_PNTS_TBL_0_17", 16, 12, RWC, 0x00000000},
	{"CDAF_Y_PNTS_TBL_0_18", 0, 12, RWC, 0x00000000},
	{"CDAF_Y_PNTS_TBL_0_19", 16, 12, RWC, 0x00000000},
	{"CDAF_Y_PNTS_TBL_0_20", 0, 12, RWC, 0x00000000},
	{"CDAF_Y_PNTS_TBL_0_21", 16, 12, RWC, 0x00000000},
	{"CDAF_Y_PNTS_TBL_0_22", 0, 12, RWC, 0x00000000},
	{"CDAF_Y_PNTS_TBL_0_23", 16, 12, RWC, 0x00000000},
	{"CDAF_Y_PNTS_TBL_0_24", 0, 12, RWC, 0x00000000},
	{"CDAF_Y_PNTS_TBL_0_25", 16, 12, RWC, 0x00000000},
	{"CDAF_Y_PNTS_TBL_0_26", 0, 12, RWC, 0x00000000},
	{"CDAF_Y_PNTS_TBL_0_27", 16, 12, RWC, 0x00000000},
	{"CDAF_Y_PNTS_TBL_0_28", 0, 12, RWC, 0x00000000},
	{"CDAF_Y_PNTS_TBL_0_29", 16, 12, RWC, 0x00000000},
	{"CDAF_Y_PNTS_TBL_0_30", 0, 12, RWC, 0x00000000},
	{"CDAF_Y_PNTS_TBL_0_31", 16, 12, RWC, 0x00000000},
	{"CDAF_ROW_FILTER_0_0_0", 0, 10, RWC, 0x00000000},
	{"CDAF_ROW_FILTER_0_0_1", 16, 10, RWC, 0x00000000},
	{"CDAF_ROW_FILTER_0_0_2", 0, 10, RWC, 0x00000000},
	{"CDAF_ROW_FILTER_0_0_3", 16, 10, RWC, 0x00000000},
	{"CDAF_ROW_FILTER_0_0_4", 0, 10, RWC, 0x00000000},
	{"CDAF_ROW_FILTER_0_0_5", 16, 10, RWC, 0x00000000},
	{"CDAF_ROW_FILTER_0_0_6", 0, 10, RWC, 0x00000000},
	{"CDAF_ROW_FILTER_0_0_7", 16, 10, RWC, 0x00000000},
	{"CDAF_ROW_FILTER_0_0_8", 0, 10, RWC, 0x00000000},
	{"CDAF_ROW_FILTER_0_0_9", 16, 10, RWC, 0x00000000},
	{"CDAF_ROW_FILTER_0_0_10", 0, 10, RWC, 0x00000000},
	{"CDAF_ROW_FILTER_0_0_11", 16, 10, RWC, 0x00000000},
	{"CDAF_ROW_FILTER_0_0_12", 0, 10, RWC, 0x00000000},
	{"CDAF_ROW_FILTER_0_0_13", 16, 10, RWC, 0x00000000},
	{"CDAF_ROW_FILTER_0_0_14", 0, 10, RWC, 0x00000000},
	{"CDAF_ROW_FILTER_0_0_15", 16, 10, RWC, 0x00000000},
	{"CDAF_ROW_FILTER_0_0_16", 0, 10, RWC, 0x00000000},
	{"CDAF_ROW_FILTER_0_HIGH_THRESH", 0, 18, RWC, 0x00000000},
	{"CDAF_ROW_FILTER_0_LOW_THRESH", 0, 12, RWC, 0x00000000},
	{"CDAF_ROW_FILTER_1_0_0", 0, 10, RWC, 0x00000000},
	{"CDAF_ROW_FILTER_1_0_1", 16, 10, RWC, 0x00000000},
	{"CDAF_ROW_FILTER_1_0_2", 0, 10, RWC, 0x00000000},
	{"CDAF_ROW_FILTER_1_0_3", 16, 10, RWC, 0x00000000},
	{"CDAF_ROW_FILTER_1_0_4", 0, 10, RWC, 0x00000000},
	{"CDAF_ROW_FILTER_1_0_5", 16, 10, RWC, 0x00000000},
	{"CDAF_ROW_FILTER_1_0_6", 0, 10, RWC, 0x00000000},
	{"CDAF_ROW_FILTER_1_0_7", 16, 10, RWC, 0x00000000},
	{"CDAF_ROW_FILTER_1_0_8", 0, 10, RWC, 0x00000000},
	{"CDAF_ROW_FILTER_1_0_9", 16, 10, RWC, 0x00000000},
	{"CDAF_ROW_FILTER_1_0_10", 0, 10, RWC, 0x00000000},
	{"CDAF_ROW_FILTER_1_0_11", 16, 10, RWC, 0x00000000},
	{"CDAF_ROW_FILTER_1_0_12", 0, 10, RWC, 0x00000000},
	{"CDAF_ROW_FILTER_1_0_13", 16, 10, RWC, 0x00000000},
	{"CDAF_ROW_FILTER_1_0_14", 0, 10, RWC, 0x00000000},
	{"CDAF_ROW_FILTER_1_0_15", 16, 10, RWC, 0x00000000},
	{"CDAF_ROW_FILTER_1_0_16", 0, 10, RWC, 0x00000000},
	{"CDAF_ROW_FILTER_1_HIGH_THRESH", 0, 18, RWC, 0x00000000},
	{"CDAF_ROW_FILTER_1_LOW_THRESH", 0, 12, RWC, 0x00000000},
	{"CDAF_IIR_0_SIGNAL_COEFFICIENTS_0_0", 0, 12, RWC, 0x00000000},
	{"CDAF_IIR_0_SIGNAL_COEFFICIENTS_0_1", 16, 12, RWC, 0x00000000},
	{"CDAF_IIR_0_SIGNAL_COEFFICIENTS_0_2", 0, 12, RWC, 0x00000000},
	{"CDAF_IIR_0_SIGNAL_COEFFICIENTS_0_3", 16, 12, RWC, 0x00000000},
	{"CDAF_IIR_0_SIGNAL_COEFFICIENTS_0_4", 0, 12, RWC, 0x00000000},
	{"CDAF_IIR_0_SIGNAL_COEFFICIENTS_0_5", 16, 12, RWC, 0x00000000},
	{"CDAF_IIR_0_FEEDBACK_COEFFICIENTS_0_0", 0, 12, RWC, 0x00000000},
	{"CDAF_IIR_0_FEEDBACK_COEFFICIENTS_0_1", 16, 12, RWC, 0x00000000},
	{"CDAF_IIR_0_FEEDBACK_COEFFICIENTS_0_2", 0, 12, RWC, 0x00000000},
	{"CDAF_IIR_0_FEEDBACK_COEFFICIENTS_0_3", 16, 12, RWC, 0x00000000},
	{"CDAF_IIR_0_FEEDBACK_COEFFICIENTS_0_4", 0, 12, RWC, 0x00000000},
	{"CDAF_IIR_0_FILTER_HIGH_THRESH", 0, 18, RWC, 0x0003ffff},
	{"CDAF_IIR_0_FILTER_LOW_THRESH", 0, 14, RWC, 0x00000000},
	{"CDAF_IIR_1_SIGNAL_COEFFICIENTS_0_0", 0, 12, RWC, 0x00000000},
	{"CDAF_IIR_1_SIGNAL_COEFFICIENTS_0_1", 16, 12, RWC, 0x00000000},
	{"CDAF_IIR_1_SIGNAL_COEFFICIENTS_0_2", 0, 12, RWC, 0x00000000},
	{"CDAF_IIR_1_SIGNAL_COEFFICIENTS_0_3", 16, 12, RWC, 0x00000000},
	{"CDAF_IIR_1_SIGNAL_COEFFICIENTS_0_4", 0, 12, RWC, 0x00000000},
	{"CDAF_IIR_1_SIGNAL_COEFFICIENTS_0_5", 16, 12, RWC, 0x00000000},
	{"CDAF_IIR_1_FEEDBACK_COEFFICIENTS_0_0", 0, 12, RWC, 0x00000000},
	{"CDAF_IIR_1_FEEDBACK_COEFFICIENTS_0_1", 16, 12, RWC, 0x00000000},
	{"CDAF_IIR_1_FEEDBACK_COEFFICIENTS_0_2", 0, 12, RWC, 0x00000000},
	{"CDAF_IIR_1_FEEDBACK_COEFFICIENTS_0_3", 16, 12, RWC, 0x00000000},
	{"CDAF_IIR_1_FEEDBACK_COEFFICIENTS_0_4", 0, 12, RWC, 0x00000000},
	{"CDAF_IIR_1_FILTER_HIGH_THRESH", 0, 18, RWC, 0x0003ffff},
	{"CDAF_IIR_1_FILTER_LOW_THRESH", 0, 14, RWC, 0x00000000},
	{"CDAF_IIR_SAMPLEDLB_START_X", 0, 14, RWC, 0x00000000},
	{"CDAF_IIR_SAMPLEDLB_GAP_X", 0, 4, RWC, 0x00000000},
	{"CDAF_IIR_SAMPLEDLB_WIDTH", 0, 11, RWC, 0x00000001},
	{"CDAF_IIR_LPF_FILTER_CENTER", 0, 4, RWC, 0x00000000},
	{"CDAF_IIR_LPF_FILTER_UD", 4, 4, RWC, 0x00000000},
	{"CDAF_IIR_LPF_FILTER_UUDD", 8, 4, RWC, 0x00000000},
	{"CDAF_IIR_LPF_FILTER_SHIFT", 12, 3, RWC, 0x00000000},
	{"CDAF_STAT_START_ADD", 0, 8, RW, 0x00000000},
	{"CDAF_STAT_ACCESS", 0, 32, ROS, 0x00000000},
	{"CDAF_STAT_ACCESS_END", 0, 1, WO, 0x00000000},
	{"CDAF_B2Y_WEIGHT_R", 0, 9, RWC, 0x00000020},
	{"CDAF_B2Y_WEIGHT_G", 0, 9, RWC, 0x00000020},
	{"CDAF_B2Y_WEIGHT_B", 0, 9, RWC, 0x00000020},
	{"CDAF_B2Y_BAYER_PATTERN", 0, 2, RWC, 0x00000000},
	{"CDAF_Y_HIGH_THRESH", 0, 12, RWC, 0x00000fff},
	{"CDAF_Y_LOW_THRESH", 0, 12, RWC, 0x00000000},
	{"CDAF_REG_INTERFACE_VER", 0, 16, RO, 0x00006513},
	{"CDAF_BLOCK_ID_CODE", 0, 32, RO, 0x17a30a13},
	{"DRCCLCT_BYPASS", 0, 1, RWC, 0x00000001},
	{"DRCCLCT_GRIDLAST_NEW_ON", 1, 1, RWC, 0x00000001},
	{"DRCCLCT_INPUT_INV_GAMMA_EN", 0, 1, RWC, 0x00000001},
	{"DRCCLCT_PRE_PROCESSING_GAMMA_EN", 1, 1, RWC, 0x00000001},
	{"DRCCLCT_INPUT_INV_X_PNTS_TBL_0_0", 0, 12, RWC, 0x00000001},
	{"DRCCLCT_INPUT_INV_X_PNTS_TBL_0_1", 16, 12, RWC, 0x00000002},
	{"DRCCLCT_INPUT_INV_X_PNTS_TBL_0_2", 0, 12, RWC, 0x00000003},
	{"DRCCLCT_INPUT_INV_X_PNTS_TBL_0_3", 16, 12, RWC, 0x00000004},
	{"DRCCLCT_INPUT_INV_X_PNTS_TBL_0_4", 0, 12, RWC, 0x00000005},
	{"DRCCLCT_INPUT_INV_X_PNTS_TBL_0_5", 16, 12, RWC, 0x00000006},
	{"DRCCLCT_INPUT_INV_X_PNTS_TBL_0_6", 0, 12, RWC, 0x00000007},
	{"DRCCLCT_INPUT_INV_X_PNTS_TBL_0_7", 16, 12, RWC, 0x00000008},
	{"DRCCLCT_INPUT_INV_X_PNTS_TBL_0_8", 0, 12, RWC, 0x00000009},
	{"DRCCLCT_INPUT_INV_X_PNTS_TBL_0_9", 16, 12, RWC, 0x0000000a},
	{"DRCCLCT_INPUT_INV_X_PNTS_TBL_0_10", 0, 12, RWC, 0x0000000b},
	{"DRCCLCT_INPUT_INV_X_PNTS_TBL_0_11", 16, 12, RWC, 0x0000000c},
	{"DRCCLCT_INPUT_INV_X_PNTS_TBL_0_12", 0, 12, RWC, 0x0000000d},
	{"DRCCLCT_INPUT_INV_X_PNTS_TBL_0_13", 16, 12, RWC, 0x0000000e},
	{"DRCCLCT_INPUT_INV_X_PNTS_TBL_0_14", 0, 12, RWC, 0x0000000f},
	{"DRCCLCT_INPUT_INV_X_PNTS_TBL_0_15", 16, 12, RWC, 0x00000010},
	{"DRCCLCT_INPUT_INV_X_PNTS_TBL_0_16", 0, 12, RWC, 0x00000011},
	{"DRCCLCT_INPUT_INV_X_PNTS_TBL_0_17", 16, 12, RWC, 0x00000012},
	{"DRCCLCT_INPUT_INV_X_PNTS_TBL_0_18", 0, 12, RWC, 0x00000013},
	{"DRCCLCT_INPUT_INV_X_PNTS_TBL_0_19", 16, 12, RWC, 0x00000014},
	{"DRCCLCT_INPUT_INV_X_PNTS_TBL_0_20", 0, 12, RWC, 0x00000015},
	{"DRCCLCT_INPUT_INV_X_PNTS_TBL_0_21", 16, 12, RWC, 0x00000016},
	{"DRCCLCT_INPUT_INV_X_PNTS_TBL_0_22", 0, 12, RWC, 0x00000017},
	{"DRCCLCT_INPUT_INV_X_PNTS_TBL_0_23", 16, 12, RWC, 0x00000018},
	{"DRCCLCT_INPUT_INV_X_PNTS_TBL_0_24", 0, 12, RWC, 0x00000019},
	{"DRCCLCT_INPUT_INV_X_PNTS_TBL_0_25", 16, 12, RWC, 0x0000001a},
	{"DRCCLCT_INPUT_INV_X_PNTS_TBL_0_26", 0, 12, RWC, 0x0000001b},
	{"DRCCLCT_INPUT_INV_X_PNTS_TBL_0_27", 16, 12, RWC, 0x0000001c},
	{"DRCCLCT_INPUT_INV_X_PNTS_TBL_0_28", 0, 12, RWC, 0x0000001d},
	{"DRCCLCT_INPUT_INV_X_PNTS_TBL_0_29", 16, 12, RWC, 0x0000001e},
	{"DRCCLCT_INPUT_INV_X_PNTS_TBL_0_30", 0, 12, RWC, 0x0000001f},
	{"DRCCLCT_INPUT_INV_X_PNTS_TBL_0_31", 16, 12, RWC, 0x00000020},
	{"DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_0", 0, 12, RWC, 0x00000000},
	{"DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_1", 16, 12, RWC, 0x00000000},
	{"DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_2", 0, 12, RWC, 0x00000000},
	{"DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_3", 16, 12, RWC, 0x00000000},
	{"DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_4", 0, 12, RWC, 0x00000000},
	{"DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_5", 16, 12, RWC, 0x00000000},
	{"DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_6", 0, 12, RWC, 0x00000000},
	{"DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_7", 16, 12, RWC, 0x00000000},
	{"DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_8", 0, 12, RWC, 0x00000000},
	{"DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_9", 16, 12, RWC, 0x00000000},
	{"DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_10", 0, 12, RWC, 0x00000000},
	{"DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_11", 16, 12, RWC, 0x00000000},
	{"DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_12", 0, 12, RWC, 0x00000000},
	{"DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_13", 16, 12, RWC, 0x00000000},
	{"DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_14", 0, 12, RWC, 0x00000000},
	{"DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_15", 16, 12, RWC, 0x00000000},
	{"DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_16", 0, 12, RWC, 0x00000000},
	{"DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_17", 16, 12, RWC, 0x00000000},
	{"DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_18", 0, 12, RWC, 0x00000000},
	{"DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_19", 16, 12, RWC, 0x00000000},
	{"DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_20", 0, 12, RWC, 0x00000000},
	{"DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_21", 16, 12, RWC, 0x00000000},
	{"DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_22", 0, 12, RWC, 0x00000000},
	{"DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_23", 16, 12, RWC, 0x00000000},
	{"DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_24", 0, 12, RWC, 0x00000000},
	{"DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_25", 16, 12, RWC, 0x00000000},
	{"DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_26", 0, 12, RWC, 0x00000000},
	{"DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_27", 16, 12, RWC, 0x00000000},
	{"DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_28", 0, 12, RWC, 0x00000000},
	{"DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_29", 16, 12, RWC, 0x00000000},
	{"DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_30", 0, 12, RWC, 0x00000000},
	{"DRCCLCT_INPUT_INV_Y_PNTS_TBL_0_31", 16, 12, RWC, 0x00000000},
	{"DRCCLCT_X_PNTS_TBL_0_0", 0, 14, RWC, 0x00000001},
	{"DRCCLCT_X_PNTS_TBL_0_1", 16, 14, RWC, 0x00000002},
	{"DRCCLCT_X_PNTS_TBL_0_2", 0, 14, RWC, 0x00000003},
	{"DRCCLCT_X_PNTS_TBL_0_3", 16, 14, RWC, 0x00000004},
	{"DRCCLCT_X_PNTS_TBL_0_4", 0, 14, RWC, 0x00000005},
	{"DRCCLCT_X_PNTS_TBL_0_5", 16, 14, RWC, 0x00000006},
	{"DRCCLCT_X_PNTS_TBL_0_6", 0, 14, RWC, 0x00000007},
	{"DRCCLCT_X_PNTS_TBL_0_7", 16, 14, RWC, 0x00000008},
	{"DRCCLCT_X_PNTS_TBL_0_8", 0, 14, RWC, 0x00000009},
	{"DRCCLCT_X_PNTS_TBL_0_9", 16, 14, RWC, 0x0000000a},
	{"DRCCLCT_X_PNTS_TBL_0_10", 0, 14, RWC, 0x0000000b},
	{"DRCCLCT_X_PNTS_TBL_0_11", 16, 14, RWC, 0x0000000c},
	{"DRCCLCT_X_PNTS_TBL_0_12", 0, 14, RWC, 0x0000000d},
	{"DRCCLCT_X_PNTS_TBL_0_13", 16, 14, RWC, 0x0000000e},
	{"DRCCLCT_X_PNTS_TBL_0_14", 0, 14, RWC, 0x0000000f},
	{"DRCCLCT_X_PNTS_TBL_0_15", 16, 14, RWC, 0x00000010},
	{"DRCCLCT_X_PNTS_TBL_0_16", 0, 14, RWC, 0x00000011},
	{"DRCCLCT_X_PNTS_TBL_0_17", 16, 14, RWC, 0x00000012},
	{"DRCCLCT_X_PNTS_TBL_0_18", 0, 14, RWC, 0x00000013},
	{"DRCCLCT_X_PNTS_TBL_0_19", 16, 14, RWC, 0x00000014},
	{"DRCCLCT_X_PNTS_TBL_0_20", 0, 14, RWC, 0x00000015},
	{"DRCCLCT_X_PNTS_TBL_0_21", 16, 14, RWC, 0x00000016},
	{"DRCCLCT_X_PNTS_TBL_0_22", 0, 14, RWC, 0x00000017},
	{"DRCCLCT_X_PNTS_TBL_0_23", 16, 14, RWC, 0x00000018},
	{"DRCCLCT_X_PNTS_TBL_0_24", 0, 14, RWC, 0x00000019},
	{"DRCCLCT_X_PNTS_TBL_0_25", 16, 14, RWC, 0x0000001a},
	{"DRCCLCT_X_PNTS_TBL_0_26", 0, 14, RWC, 0x0000001b},
	{"DRCCLCT_X_PNTS_TBL_0_27", 16, 14, RWC, 0x0000001c},
	{"DRCCLCT_X_PNTS_TBL_0_28", 0, 14, RWC, 0x0000001d},
	{"DRCCLCT_X_PNTS_TBL_0_29", 16, 14, RWC, 0x0000001e},
	{"DRCCLCT_X_PNTS_TBL_0_30", 0, 14, RWC, 0x0000001f},
	{"DRCCLCT_X_PNTS_TBL_0_31", 16, 14, RWC, 0x00000020},
	{"DRCCLCT_Y_PNTS_TBL_0_0", 0, 14, RWC, 0x00000000},
	{"DRCCLCT_Y_PNTS_TBL_0_1", 16, 14, RWC, 0x00000000},
	{"DRCCLCT_Y_PNTS_TBL_0_2", 0, 14, RWC, 0x00000000},
	{"DRCCLCT_Y_PNTS_TBL_0_3", 16, 14, RWC, 0x00000000},
	{"DRCCLCT_Y_PNTS_TBL_0_4", 0, 14, RWC, 0x00000000},
	{"DRCCLCT_Y_PNTS_TBL_0_5", 16, 14, RWC, 0x00000000},
	{"DRCCLCT_Y_PNTS_TBL_0_6", 0, 14, RWC, 0x00000000},
	{"DRCCLCT_Y_PNTS_TBL_0_7", 16, 14, RWC, 0x00000000},
	{"DRCCLCT_Y_PNTS_TBL_0_8", 0, 14, RWC, 0x00000000},
	{"DRCCLCT_Y_PNTS_TBL_0_9", 16, 14, RWC, 0x00000000},
	{"DRCCLCT_Y_PNTS_TBL_0_10", 0, 14, RWC, 0x00000000},
	{"DRCCLCT_Y_PNTS_TBL_0_11", 16, 14, RWC, 0x00000000},
	{"DRCCLCT_Y_PNTS_TBL_0_12", 0, 14, RWC, 0x00000000},
	{"DRCCLCT_Y_PNTS_TBL_0_13", 16, 14, RWC, 0x00000000},
	{"DRCCLCT_Y_PNTS_TBL_0_14", 0, 14, RWC, 0x00000000},
	{"DRCCLCT_Y_PNTS_TBL_0_15", 16, 14, RWC, 0x00000000},
	{"DRCCLCT_Y_PNTS_TBL_0_16", 0, 14, RWC, 0x00000000},
	{"DRCCLCT_Y_PNTS_TBL_0_17", 16, 14, RWC, 0x00000000},
	{"DRCCLCT_Y_PNTS_TBL_0_18", 0, 14, RWC, 0x00000000},
	{"DRCCLCT_Y_PNTS_TBL_0_19", 16, 14, RWC, 0x00000000},
	{"DRCCLCT_Y_PNTS_TBL_0_20", 0, 14, RWC, 0x00000000},
	{"DRCCLCT_Y_PNTS_TBL_0_21", 16, 14, RWC, 0x00000000},
	{"DRCCLCT_Y_PNTS_TBL_0_22", 0, 14, RWC, 0x00000000},
	{"DRCCLCT_Y_PNTS_TBL_0_23", 16, 14, RWC, 0x00000000},
	{"DRCCLCT_Y_PNTS_TBL_0_24", 0, 14, RWC, 0x00000000},
	{"DRCCLCT_Y_PNTS_TBL_0_25", 16, 14, RWC, 0x00000000},
	{"DRCCLCT_Y_PNTS_TBL_0_26", 0, 14, RWC, 0x00000000},
	{"DRCCLCT_Y_PNTS_TBL_0_27", 16, 14, RWC, 0x00000000},
	{"DRCCLCT_Y_PNTS_TBL_0_28", 0, 14, RWC, 0x00000000},
	{"DRCCLCT_Y_PNTS_TBL_0_29", 16, 14, RWC, 0x00000000},
	{"DRCCLCT_Y_PNTS_TBL_0_30", 0, 14, RWC, 0x00000000},
	{"DRCCLCT_Y_PNTS_TBL_0_31", 16, 14, RWC, 0x00000000},
	{"DRCCLCT_GRID_EN_0_0", 0, 1, RWC, 0x00000000},
	{"DRCCLCT_GRID_STEP_0_0", 0, 23, RWC, 0x00020000},
	{"DRCCLCT_GRID_STEP_0_1", 0, 23, RWC, 0x00020000},
	{"DRCCLCT_GRID_START_OFFSET_EN_0_0", 0, 1, RWC, 0x00000000},
	{"DRCCLCT_GRID_START_OFFSET_EN_0_1", 8, 1, RWC, 0x00000000},
	{"DRCCLCT_GRID_END_0_0", 0, 23, RWC, 0x00020000},
	{"DRCCLCT_GRID_END_0_1", 0, 23, RWC, 0x00020000},
	{"DRCCLCT_GRID_SIZE_0_0", 0, 9, RWC, 0x00000064},
	{"DRCCLCT_GRID_SIZE_0_1", 16, 9, RWC, 0x00000064},
	{"DRCCLCT_GRID_CHAR_WIN_RADIUS_0_0", 0, 10, RWC, 0x000003ff},
	{"DRCCLCT_GRID_CHAR_WIN_RADIUS_0_1", 16, 10, RWC, 0x000003ff},
	{"DRCCLCT_GRID_COUNT_0_0", 0, 22, RWC, 0x00000001},
	{"DRCCLCT_GRID_COUNT_0_1", 0, 22, RWC, 0x00000001},
	{"DRCCLCT_GRID_COUNT_0_2", 0, 22, RWC, 0x00000001},
	{"DRCCLCT_GRID_COUNT_1_0", 0, 22, RWC, 0x00000001},
	{"DRCCLCT_GRID_COUNT_1_1", 0, 22, RWC, 0x00000001},
	{"DRCCLCT_GRID_COUNT_1_2", 0, 22, RWC, 0x00000001},
	{"DRCCLCT_GRID_COUNT_2_0", 0, 22, RWC, 0x00000001},
	{"DRCCLCT_GRID_COUNT_2_1", 0, 22, RWC, 0x00000001},
	{"DRCCLCT_GRID_COUNT_2_2", 0, 22, RWC, 0x00000001},
	{"DRCCLCT_V_MODE_EN", 0, 1, RWC, 0x00000000},
	{"DRCCLCT_PIXEL_ORDER", 4, 2, RWC, 0x00000000},
	{"DRCCLCT_V_BLEND_RATIO", 0, 9, RWC, 0x00000000},
	{"DRCCLCT_Y_WEIGHT_G", 12, 9, RWC, 0x00000000},
	{"DRCCLCT_Y_WEIGHT_R", 0, 9, RWC, 0x00000000},
	{"DRCCLCT_Y_WEIGHT_B", 12, 9, RWC, 0x00000000},
	{"DRCCLCT_REG_INTERFACE_VER", 0, 16, RO, 0x00006519},
	{"DRCCLCT_BLOCK_ID_CODE", 0, 32, RO, 0x17630a19},
	{"DRCCLCT_CRC_SEED", 0, 8, RW, 0x00000000},
	{"DRCCLCT_CRC_RESULT", 8, 8, RO, 0x00000000},
	{"ORBDS_PRE_GAMMA_BYPASS", 0, 1, RWC, 0x00000001},
	{"ORBDS_PRE_GAMMA_PEDESTAL_EN", 0, 1, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_PEDESTAL_IN", 0, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_PEDESTAL_OUT", 16, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_GAMMA_TBL_0_0", 0, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_GAMMA_TBL_0_1", 16, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_GAMMA_TBL_0_2", 0, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_GAMMA_TBL_0_3", 16, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_GAMMA_TBL_0_4", 0, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_GAMMA_TBL_0_5", 16, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_GAMMA_TBL_0_6", 0, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_GAMMA_TBL_0_7", 16, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_GAMMA_TBL_0_8", 0, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_GAMMA_TBL_0_9", 16, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_GAMMA_TBL_0_10", 0, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_GAMMA_TBL_0_11", 16, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_GAMMA_TBL_0_12", 0, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_GAMMA_TBL_0_13", 16, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_GAMMA_TBL_0_14", 0, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_GAMMA_TBL_0_15", 16, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_GAMMA_TBL_0_16", 0, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_GAMMA_TBL_0_17", 16, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_GAMMA_TBL_0_18", 0, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_GAMMA_TBL_0_19", 16, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_GAMMA_TBL_0_20", 0, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_GAMMA_TBL_0_21", 16, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_GAMMA_TBL_0_22", 0, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_GAMMA_TBL_0_23", 16, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_GAMMA_TBL_0_24", 0, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_GAMMA_TBL_0_25", 16, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_GAMMA_TBL_0_26", 0, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_GAMMA_TBL_0_27", 16, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_GAMMA_TBL_0_28", 0, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_GAMMA_TBL_0_29", 16, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_GAMMA_TBL_0_30", 0, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_GAMMA_TBL_0_31", 16, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_X_PNTS_TBL_0_0", 0, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_X_PNTS_TBL_0_1", 16, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_X_PNTS_TBL_0_2", 0, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_X_PNTS_TBL_0_3", 16, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_X_PNTS_TBL_0_4", 0, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_X_PNTS_TBL_0_5", 16, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_X_PNTS_TBL_0_6", 0, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_X_PNTS_TBL_0_7", 16, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_X_PNTS_TBL_0_8", 0, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_X_PNTS_TBL_0_9", 16, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_X_PNTS_TBL_0_10", 0, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_X_PNTS_TBL_0_11", 16, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_X_PNTS_TBL_0_12", 0, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_X_PNTS_TBL_0_13", 16, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_X_PNTS_TBL_0_14", 0, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_X_PNTS_TBL_0_15", 16, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_X_PNTS_TBL_0_16", 0, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_X_PNTS_TBL_0_17", 16, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_X_PNTS_TBL_0_18", 0, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_X_PNTS_TBL_0_19", 16, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_X_PNTS_TBL_0_20", 0, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_X_PNTS_TBL_0_21", 16, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_X_PNTS_TBL_0_22", 0, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_X_PNTS_TBL_0_23", 16, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_X_PNTS_TBL_0_24", 0, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_X_PNTS_TBL_0_25", 16, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_X_PNTS_TBL_0_26", 0, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_X_PNTS_TBL_0_27", 16, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_X_PNTS_TBL_0_28", 0, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_X_PNTS_TBL_0_29", 16, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_X_PNTS_TBL_0_30", 0, 14, RWC, 0x00000000},
	{"ORBDS_PRE_GAMMA_X_PNTS_TBL_0_31", 16, 14, RWC, 0x00000000},
	{"B2Y_PIXEL_ORDER", 4, 2, RWC, 0x00000000},
	{"B2Y_BYPASS", 0, 1, RWC, 0x00000000},
	{"B2Y_WEIGHT_B", 16, 9, RWC, 0x00000100},
	{"B2Y_WEIGHT_R", 0, 9, RWC, 0x00000100},
	{"B2Y_WEIGHT_G", 0, 9, RWC, 0x00000100},
	{"ORBDS_PRE_GAMMA_REG_INTERFACE_VER", 0, 16, RO, 0x00001102},
	{"ORBDS_PRE_GAMMA_BLOCK_ID_CODE", 0, 32, RO, 0x11010108},
	{"ORBDS_PRE_GAMMA_CRC_SEED", 0, 8, RW, 0x00000000},
	{"ORBDS_PRE_GAMMA_CRC_RESULT", 8, 8, RO, 0x00000000},
	{"ORB_DS_BYPASS", 0, 1, RWC, 0x00000001},
	{"ORB_DS_OUTPUT_EN", 0, 1, RWC, 0x00000001},
	{"ORB_DS_L1_CROP_EN", 0, 1, RWC, 0x00000000},
	{"ORB_DS_L1_CROP_START_X", 0, 14, RWC, 0x00000000},
	{"ORB_DS_L1_CROP_START_Y", 0, 14, RWC, 0x00000000},
	{"ORB_DS_L1_CROP_SIZE_X", 0, 14, RWC, 0x00002000},
	{"ORB_DS_L1_CROP_SIZE_Y", 0, 14, RWC, 0x00002000},
	{"ORB_DS_L1_OUT_W", 0, 11, RWC, 0x00000200},
	{"ORB_DS_L1_OUT_H", 0, 11, RWC, 0x00000200},
	{"ORB_DS_L1_SCALE_FACTOR_X", 0, 5, RWC, 0x00000001},
	{"ORB_DS_L1_SCALE_FACTOR_Y", 0, 5, RWC, 0x00000001},
	{"ORB_DS_L1_TAP_SIZE", 0, 5, RWC, 0x00000001},
	{"ORB_DS_L1_INV_SCALE_X", 0, 15, RWC, 0x00004000},
	{"ORB_DS_L1_INV_SCALE_Y", 0, 15, RWC, 0x00004000},
	{"ORB_DS_L1_INV_SHIFT_X", 0, 5, RWC, 0x0000000e},
	{"ORB_DS_L1_INV_SHIFT_Y", 8, 5, RWC, 0x0000000e},
	{"ORB_DS_L2_CROP_EN", 0, 1, RWC, 0x00000000},
	{"ORB_DS_L2_CROP_START_X", 0, 14, RWC, 0x00000000},
	{"ORB_DS_L2_CROP_START_Y", 0, 14, RWC, 0x00000000},
	{"ORB_DS_L2_CROP_SIZE_X", 0, 14, RWC, 0x00002000},
	{"ORB_DS_L2_CROP_SIZE_Y", 0, 14, RWC, 0x00002000},
	{"ORB_DS_L2_OUT_W", 0, 10, RWC, 0x00000200},
	{"ORB_DS_L2_OUT_H", 0, 10, RWC, 0x00000200},
	{"ORB_DS_L2_SCALE_FACTOR_X", 0, 5, RWC, 0x00000001},
	{"ORB_DS_L2_SCALE_FACTOR_Y", 0, 5, RWC, 0x00000001},
	{"ORB_DS_L2_TAP_SIZE", 0, 5, RWC, 0x00000001},
	{"ORB_DS_L2_INV_SCALE_X", 0, 15, RWC, 0x00004000},
	{"ORB_DS_L2_INV_SCALE_Y", 0, 15, RWC, 0x00004000},
	{"ORB_DS_L2_INV_SHIFT_X", 0, 5, RWC, 0x0000000e},
	{"ORB_DS_L2_INV_SHIFT_Y", 8, 5, RWC, 0x0000000e},
	{"ORB_DS_CRC_SEED", 0, 8, RW, 0x00000000},
	{"ORB_DS_CRC_RESULT", 8, 8, RO, 0x00000000},
	{"FDPIG_POST_GAMMA_BYPASS", 0, 1, RWC, 0x00000001},
	{"FDPIG_POST_GAMMA_PEDESTAL_EN", 0, 1, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_PEDESTAL_IN", 0, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_PEDESTAL_OUT", 16, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_GAMMA_TBL_0", 0, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_GAMMA_TBL_1", 16, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_GAMMA_TBL_2", 0, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_GAMMA_TBL_3", 16, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_GAMMA_TBL_4", 0, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_GAMMA_TBL_5", 16, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_GAMMA_TBL_6", 0, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_GAMMA_TBL_7", 16, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_GAMMA_TBL_8", 0, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_GAMMA_TBL_9", 16, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_GAMMA_TBL_10", 0, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_GAMMA_TBL_11", 16, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_GAMMA_TBL_12", 0, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_GAMMA_TBL_13", 16, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_GAMMA_TBL_14", 0, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_GAMMA_TBL_15", 16, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_GAMMA_TBL_16", 0, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_GAMMA_TBL_17", 16, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_GAMMA_TBL_18", 0, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_GAMMA_TBL_19", 16, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_GAMMA_TBL_20", 0, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_GAMMA_TBL_21", 16, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_GAMMA_TBL_22", 0, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_GAMMA_TBL_23", 16, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_GAMMA_TBL_24", 0, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_GAMMA_TBL_25", 16, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_GAMMA_TBL_26", 0, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_GAMMA_TBL_27", 16, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_GAMMA_TBL_28", 0, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_GAMMA_TBL_29", 16, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_GAMMA_TBL_30", 0, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_GAMMA_TBL_31", 16, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_X_PNTS_TBL_0", 0, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_X_PNTS_TBL_1", 16, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_X_PNTS_TBL_2", 0, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_X_PNTS_TBL_3", 16, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_X_PNTS_TBL_4", 0, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_X_PNTS_TBL_5", 16, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_X_PNTS_TBL_6", 0, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_X_PNTS_TBL_7", 16, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_X_PNTS_TBL_8", 0, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_X_PNTS_TBL_9", 16, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_X_PNTS_TBL_10", 0, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_X_PNTS_TBL_11", 16, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_X_PNTS_TBL_12", 0, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_X_PNTS_TBL_13", 16, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_X_PNTS_TBL_14", 0, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_X_PNTS_TBL_15", 16, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_X_PNTS_TBL_16", 0, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_X_PNTS_TBL_17", 16, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_X_PNTS_TBL_18", 0, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_X_PNTS_TBL_19", 16, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_X_PNTS_TBL_20", 0, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_X_PNTS_TBL_21", 16, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_X_PNTS_TBL_22", 0, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_X_PNTS_TBL_23", 16, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_X_PNTS_TBL_24", 0, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_X_PNTS_TBL_25", 16, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_X_PNTS_TBL_26", 0, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_X_PNTS_TBL_27", 16, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_X_PNTS_TBL_28", 0, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_X_PNTS_TBL_29", 16, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_X_PNTS_TBL_30", 0, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_X_PNTS_TBL_31", 16, 10, RWC, 0x00000000},
	{"FDPIG_POST_GAMMA_REG_INTERFACE_VER", 0, 16, RO, 0x00001102},
	{"FDPIG_POST_GAMMA_BLOCK_ID_CODE", 0, 32, RO, 0x11010108},
	{"FDPIG_POST_GAMMA_CRC_SEED", 0, 8, RW, 0x00000000},
	{"FDPIG_POST_GAMMA_CRC_RESULT", 8, 8, RO, 0x00000000},
	{"FDPIG_CCM9_BYPASS", 0, 1, RWC, 0x00000001},
	{"FDPIG_CCM9_SINGLE_MATRIX_EN", 0, 1, RWC, 0x00000000},
	{"FDPIG_CCM9_SIGNED_OUTPUT_EN", 1, 1, RWC, 0x00000000},
	{"FDPIG_CCM9_OUTER_SINGLE_CCM_EN", 2, 1, RWC, 0x00000000},
	{"FDPIG_CCM9_SAT_INPUT_EN", 3, 1, RWC, 0x00000000},
	{"FDPIG_CCM9_SINGLE_MATRIX", 0, 4, RWC, 0x00000000},
	{"FDPIG_CCM9_CCM_VECTORS_0_0", 0, 11, RWC, 0x00000200},
	{"FDPIG_CCM9_CCM_VECTORS_0_1", 16, 11, RWC, 0x00000000},
	{"FDPIG_CCM9_CCM_VECTORS_0_2", 0, 11, RWC, 0x00000000},
	{"FDPIG_CCM9_CCM_VECTORS_1_0", 16, 11, RWC, 0x00000000},
	{"FDPIG_CCM9_CCM_VECTORS_1_1", 0, 11, RWC, 0x00000200},
	{"FDPIG_CCM9_CCM_VECTORS_1_2", 16, 11, RWC, 0x00000000},
	{"FDPIG_CCM9_CCM_VECTORS_2_0", 0, 11, RWC, 0x00000200},
	{"FDPIG_CCM9_CCM_VECTORS_2_1", 16, 11, RWC, 0x00000000},
	{"FDPIG_CCM9_CCM_VECTORS_2_2", 0, 11, RWC, 0x00000000},
	{"FDPIG_CCM9_CCM_VECTORS_3_0", 16, 11, RWC, 0x00000000},
	{"FDPIG_CCM9_CCM_VECTORS_3_1", 0, 11, RWC, 0x00000200},
	{"FDPIG_CCM9_CCM_VECTORS_3_2", 16, 11, RWC, 0x00000000},
	{"FDPIG_CCM9_CCM_VECTORS_4_0", 0, 11, RWC, 0x00000200},
	{"FDPIG_CCM9_CCM_VECTORS_4_1", 16, 11, RWC, 0x00000000},
	{"FDPIG_CCM9_CCM_VECTORS_4_2", 0, 11, RWC, 0x00000000},
	{"FDPIG_CCM9_CCM_VECTORS_5_0", 16, 11, RWC, 0x00000000},
	{"FDPIG_CCM9_CCM_VECTORS_5_1", 0, 11, RWC, 0x00000200},
	{"FDPIG_CCM9_CCM_VECTORS_5_2", 16, 11, RWC, 0x00000000},
	{"FDPIG_CCM9_CCM_VECTORS_6_0", 0, 11, RWC, 0x00000200},
	{"FDPIG_CCM9_CCM_VECTORS_6_1", 16, 11, RWC, 0x00000000},
	{"FDPIG_CCM9_CCM_VECTORS_6_2", 0, 11, RWC, 0x00000000},
	{"FDPIG_CCM9_CCM_VECTORS_7_0", 16, 11, RWC, 0x00000000},
	{"FDPIG_CCM9_CCM_VECTORS_7_1", 0, 11, RWC, 0x00000200},
	{"FDPIG_CCM9_CCM_VECTORS_7_2", 16, 11, RWC, 0x00000000},
	{"FDPIG_CCM9_CCM_VECTORS_8_0", 0, 11, RWC, 0x00000200},
	{"FDPIG_CCM9_CCM_VECTORS_8_1", 16, 11, RWC, 0x00000000},
	{"FDPIG_CCM9_CCM_VECTORS_8_2", 0, 11, RWC, 0x00000000},
	{"FDPIG_CCM9_CCM_VECTORS_9_0", 16, 11, RWC, 0x00000000},
	{"FDPIG_CCM9_CCM_VECTORS_9_1", 0, 11, RWC, 0x00000200},
	{"FDPIG_CCM9_CCM_VECTORS_9_2", 16, 11, RWC, 0x00000000},
	{"FDPIG_CCM9_CCM_VECTORS_10_0", 0, 11, RWC, 0x00000200},
	{"FDPIG_CCM9_CCM_VECTORS_10_1", 16, 11, RWC, 0x00000000},
	{"FDPIG_CCM9_CCM_VECTORS_10_2", 0, 11, RWC, 0x00000000},
	{"FDPIG_CCM9_CCM_VECTORS_11_0", 16, 11, RWC, 0x00000000},
	{"FDPIG_CCM9_CCM_VECTORS_11_1", 0, 11, RWC, 0x00000200},
	{"FDPIG_CCM9_CCM_VECTORS_11_2", 16, 11, RWC, 0x00000000},
	{"FDPIG_CCM9_CCM_VECTORS_12_0", 0, 11, RWC, 0x00000200},
	{"FDPIG_CCM9_CCM_VECTORS_12_1", 16, 11, RWC, 0x00000000},
	{"FDPIG_CCM9_CCM_VECTORS_12_2", 0, 11, RWC, 0x00000000},
	{"FDPIG_CCM9_CCM_VECTORS_13_0", 16, 11, RWC, 0x00000000},
	{"FDPIG_CCM9_CCM_VECTORS_13_1", 0, 11, RWC, 0x00000200},
	{"FDPIG_CCM9_CCM_VECTORS_13_2", 16, 11, RWC, 0x00000000},
	{"FDPIG_CCM9_CCM_VECTORS_14_0", 0, 11, RWC, 0x00000200},
	{"FDPIG_CCM9_CCM_VECTORS_14_1", 16, 11, RWC, 0x00000000},
	{"FDPIG_CCM9_CCM_VECTORS_14_2", 0, 11, RWC, 0x00000000},
	{"FDPIG_CCM9_CCM_VECTORS_15_0", 16, 11, RWC, 0x00000000},
	{"FDPIG_CCM9_CCM_VECTORS_15_1", 0, 11, RWC, 0x00000200},
	{"FDPIG_CCM9_CCM_VECTORS_15_2", 16, 11, RWC, 0x00000000},
	{"FDPIG_CCM9_CCM_VECTORS_16_0", 0, 11, RWC, 0x00000200},
	{"FDPIG_CCM9_CCM_VECTORS_16_1", 16, 11, RWC, 0x00000000},
	{"FDPIG_CCM9_CCM_VECTORS_16_2", 0, 11, RWC, 0x00000000},
	{"FDPIG_CCM9_CCM_VECTORS_17_0", 16, 11, RWC, 0x00000000},
	{"FDPIG_CCM9_CCM_VECTORS_17_1", 0, 11, RWC, 0x00000200},
	{"FDPIG_CCM9_CCM_VECTORS_17_2", 16, 11, RWC, 0x00000000},
	{"FDPIG_CCM9_RED_ACC_SHIFT", 0, 3, RWC, 0x00000001},
	{"FDPIG_CCM9_GREEN_ACC_SHIFT", 0, 3, RWC, 0x00000001},
	{"FDPIG_CCM9_BLUE_ACC_SHIFT", 0, 3, RWC, 0x00000001},
	{"FDPIG_CCM9_OUTER_CCM_0_0", 0, 11, RWC, 0x00000200},
	{"FDPIG_CCM9_OUTER_CCM_0_1", 16, 11, RWC, 0x00000000},
	{"FDPIG_CCM9_OUTER_CCM_0_2", 0, 11, RWC, 0x00000000},
	{"FDPIG_CCM9_OUTER_CCM_1_0", 16, 11, RWC, 0x00000000},
	{"FDPIG_CCM9_OUTER_CCM_1_1", 0, 11, RWC, 0x00000200},
	{"FDPIG_CCM9_OUTER_CCM_1_2", 16, 11, RWC, 0x00000000},
	{"FDPIG_CCM9_OUTER_CCM_2_0", 0, 11, RWC, 0x00000000},
	{"FDPIG_CCM9_OUTER_CCM_2_1", 16, 11, RWC, 0x00000000},
	{"FDPIG_CCM9_OUTER_CCM_2_2", 0, 11, RWC, 0x00000200},
	{"FDPIG_CCM9_RED_ACC_SHIFT_OUTER", 0, 3, RWC, 0x00000001},
	{"FDPIG_CCM9_GREEN_ACC_SHIFT_OUTER", 0, 3, RWC, 0x00000001},
	{"FDPIG_CCM9_BLUE_ACC_SHIFT_OUTER", 0, 3, RWC, 0x00000001},
	{"FDPIG_CCM9_SAT_INPUT_THRESHOLD", 0, 4, RWC, 0x00000000},
	{"FDPIG_CCM9_REG_INTERFACE_VER", 0, 16, RO, 0x00001102},
	{"FDPIG_CCM9_BLOCK_ID_CODE", 0, 32, RO, 0x11010108},
	{"FDPIG_CCM9_CRC_SEED", 0, 8, RW, 0x00000000},
	{"FDPIG_CCM9_CRC_RESULT", 8, 8, RO, 0x00000000},
	{"FDPIG_RGB_GAMMA_BYPASS", 0, 1, RWC, 0x00000001},
	{"FDPIG_RGB_GAMMA_PEDESTAL_EN", 0, 1, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_PEDESTAL_IN", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_PEDESTAL_OUT", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_R_GAMMA_TBL_0", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_R_GAMMA_TBL_1", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_R_GAMMA_TBL_2", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_R_GAMMA_TBL_3", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_R_GAMMA_TBL_4", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_R_GAMMA_TBL_5", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_R_GAMMA_TBL_6", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_R_GAMMA_TBL_7", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_R_GAMMA_TBL_8", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_R_GAMMA_TBL_9", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_R_GAMMA_TBL_10", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_R_GAMMA_TBL_11", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_R_GAMMA_TBL_12", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_R_GAMMA_TBL_13", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_R_GAMMA_TBL_14", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_R_GAMMA_TBL_15", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_R_GAMMA_TBL_16", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_R_GAMMA_TBL_17", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_R_GAMMA_TBL_18", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_R_GAMMA_TBL_19", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_R_GAMMA_TBL_20", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_R_GAMMA_TBL_21", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_R_GAMMA_TBL_22", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_R_GAMMA_TBL_23", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_R_GAMMA_TBL_24", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_R_GAMMA_TBL_25", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_R_GAMMA_TBL_26", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_R_GAMMA_TBL_27", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_R_GAMMA_TBL_28", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_R_GAMMA_TBL_29", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_R_GAMMA_TBL_30", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_R_GAMMA_TBL_31", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_G_GAMMA_TBL_0", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_G_GAMMA_TBL_1", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_G_GAMMA_TBL_2", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_G_GAMMA_TBL_3", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_G_GAMMA_TBL_4", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_G_GAMMA_TBL_5", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_G_GAMMA_TBL_6", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_G_GAMMA_TBL_7", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_G_GAMMA_TBL_8", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_G_GAMMA_TBL_9", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_G_GAMMA_TBL_10", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_G_GAMMA_TBL_11", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_G_GAMMA_TBL_12", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_G_GAMMA_TBL_13", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_G_GAMMA_TBL_14", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_G_GAMMA_TBL_15", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_G_GAMMA_TBL_16", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_G_GAMMA_TBL_17", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_G_GAMMA_TBL_18", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_G_GAMMA_TBL_19", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_G_GAMMA_TBL_20", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_G_GAMMA_TBL_21", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_G_GAMMA_TBL_22", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_G_GAMMA_TBL_23", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_G_GAMMA_TBL_24", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_G_GAMMA_TBL_25", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_G_GAMMA_TBL_26", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_G_GAMMA_TBL_27", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_G_GAMMA_TBL_28", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_G_GAMMA_TBL_29", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_G_GAMMA_TBL_30", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_G_GAMMA_TBL_31", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_B_GAMMA_TBL_0", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_B_GAMMA_TBL_1", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_B_GAMMA_TBL_2", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_B_GAMMA_TBL_3", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_B_GAMMA_TBL_4", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_B_GAMMA_TBL_5", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_B_GAMMA_TBL_6", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_B_GAMMA_TBL_7", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_B_GAMMA_TBL_8", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_B_GAMMA_TBL_9", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_B_GAMMA_TBL_10", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_B_GAMMA_TBL_11", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_B_GAMMA_TBL_12", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_B_GAMMA_TBL_13", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_B_GAMMA_TBL_14", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_B_GAMMA_TBL_15", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_B_GAMMA_TBL_16", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_B_GAMMA_TBL_17", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_B_GAMMA_TBL_18", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_B_GAMMA_TBL_19", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_B_GAMMA_TBL_20", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_B_GAMMA_TBL_21", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_B_GAMMA_TBL_22", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_B_GAMMA_TBL_23", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_B_GAMMA_TBL_24", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_B_GAMMA_TBL_25", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_B_GAMMA_TBL_26", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_B_GAMMA_TBL_27", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_B_GAMMA_TBL_28", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_B_GAMMA_TBL_29", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_B_GAMMA_TBL_30", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_B_GAMMA_TBL_31", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_X_PNTS_TBL_0", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_X_PNTS_TBL_1", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_X_PNTS_TBL_2", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_X_PNTS_TBL_3", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_X_PNTS_TBL_4", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_X_PNTS_TBL_5", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_X_PNTS_TBL_6", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_X_PNTS_TBL_7", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_X_PNTS_TBL_8", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_X_PNTS_TBL_9", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_X_PNTS_TBL_10", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_X_PNTS_TBL_11", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_X_PNTS_TBL_12", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_X_PNTS_TBL_13", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_X_PNTS_TBL_14", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_X_PNTS_TBL_15", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_X_PNTS_TBL_16", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_X_PNTS_TBL_17", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_X_PNTS_TBL_18", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_X_PNTS_TBL_19", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_X_PNTS_TBL_20", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_X_PNTS_TBL_21", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_X_PNTS_TBL_22", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_X_PNTS_TBL_23", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_X_PNTS_TBL_24", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_X_PNTS_TBL_25", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_X_PNTS_TBL_26", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_X_PNTS_TBL_27", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_X_PNTS_TBL_28", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_X_PNTS_TBL_29", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_X_PNTS_TBL_30", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_X_PNTS_TBL_31", 16, 10, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_R_DELTA_SIGN", 0, 1, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_G_DELTA_SIGN", 0, 1, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_B_DELTA_SIGN", 0, 1, RWC, 0x00000000},
	{"FDPIG_RGB_GAMMA_REG_INTERFACE_VER", 0, 16, RO, 0x00001102},
	{"FDPIG_RGB_GAMMA_BLOCK_ID_CODE", 0, 32, RO, 0x11010108},
	{"FDPIG_RGB_GAMMA_CRC_SEED", 0, 8, RW, 0x00000000},
	{"FDPIG_RGB_GAMMA_CRC_RESULT", 8, 8, RO, 0x00000000},
	{"FDPIG_RGB2YUV_BYPASS", 0, 1, RWC, 0x00000001},
	{"FDPIG_RGB2YUV_COEFF_0_0", 0, 11, RWC, 0x00000000},
	{"FDPIG_RGB2YUV_COEFF_0_1", 0, 11, RWC, 0x00000000},
	{"FDPIG_RGB2YUV_COEFF_0_2", 0, 11, RWC, 0x00000000},
	{"FDPIG_RGB2YUV_COEFF_1_0", 0, 11, RWC, 0x00000000},
	{"FDPIG_RGB2YUV_COEFF_1_1", 0, 11, RWC, 0x00000000},
	{"FDPIG_RGB2YUV_COEFF_1_2", 0, 11, RWC, 0x00000000},
	{"FDPIG_RGB2YUV_COEFF_2_0", 0, 11, RWC, 0x00000000},
	{"FDPIG_RGB2YUV_COEFF_2_1", 0, 11, RWC, 0x00000000},
	{"FDPIG_RGB2YUV_COEFF_2_2", 0, 11, RWC, 0x00000000},
	{"FDPIG_RGB2YUV_LIMITS_0_0", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB2YUV_LIMITS_0_1", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB2YUV_LIMITS_1_0", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB2YUV_LIMITS_1_1", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB2YUV_LIMITS_2_0", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB2YUV_LIMITS_2_1", 0, 10, RWC, 0x00000000},
	{"FDPIG_RGB2YUV_LSHIFT", 0, 2, RWC, 0x00000000},
	{"FDPIG_RGB2YUV_OFFSET_0_0", 0, 12, RWC, 0x00000000},
	{"FDPIG_RGB2YUV_OFFSET_0_1", 0, 12, RWC, 0x00000000},
	{"FDPIG_RGB2YUV_OFFSET_0_2", 0, 12, RWC, 0x00000000},
	{"FDPIG_RGB2YUV_REG_INTERFACE_VER", 0, 16, RO, 0x00001103},
	{"FDPIG_RGB2YUV_BLOCK_ID_CODE", 0, 32, RO, 0x11010109},
	{"FDPIG_RGB2YUV_CRC_SEED", 0, 8, RW, 0x00000000},
	{"FDPIG_RGB2YUV_CRC_RESULT", 8, 8, RO, 0x00000000},
	{"FDPIG_YUV444TO422_BYPASS", 0, 1, RWC, 0x00000001},
	{"FDPIG_YUV444TO422_ORDER", 0, 2, RWC, 0x00000000},
	{"FDPIG_YUV444TO422_CH3_INV_EN", 2, 1, RWC, 0x00000000},
	{"FDPIG_YUV444TO422_COEFFS_0", 0, 8, RWC, 0x00000000},
	{"FDPIG_YUV444TO422_COEFFS_1", 8, 8, RWC, 0x00000000},
	{"FDPIG_YUV444TO422_COEFFS_2", 16, 8, RWC, 0x00000000},
	{"FDPIG_YUV444TO422_COEFFS_3", 24, 8, RWC, 0x00000000},
	{"FDPIG_YUV444TO422_COEFFS_4", 0, 8, RWC, 0x00000000},
	{"FDPIG_YUV444TO422_REG_INTERFACE_VER", 0, 16, RO, 0x00001103},
	{"FDPIG_YUV444TO422_BLOCK_ID_CODE", 0, 32, RO, 0x11010109},
	{"FDPIG_YUV444TO422_CRC_SEED", 0, 8, RW, 0x00000000},
	{"FDPIG_YUV444TO422_CRC_RESULT", 8, 8, RO, 0x00000000},
	{"BCROP_2_BYPASS", 0, 1, RWC, 0x00000001},
	{"BCROP_2_START_X", 0, 15, RWC, 0x00000000},
	{"BCROP_2_START_Y", 0, 15, RWC, 0x00000000},
	{"BCROP_2_SIZE_X", 0, 15, RWC, 0x00002000},
	{"BCROP_2_SIZE_Y", 0, 15, RWC, 0x00002000},
	{"BCROP_2_REG_INTERFACE_VER", 0, 16, RO, 0x000091ea},
	{"BCROP_2_BLOCK_ID_CODE", 0, 32, RO, 0xc5b4f1d6},
	{"BCROP_2_CRC_SEED", 0, 8, RW, 0x00000000},
	{"BCROP_2_CRC_RESULT", 8, 8, RO, 0x00000000},
	{"WDMA_RGBHIST_EN", 0, 1, RWC, 0x00000000},
	{"WDMA_RGBHIST_COMP_EN", 0, 4, RWC, 0x00000000},
	{"WDMA_RGBHIST_DATA_FORMAT_BAYER", 0, 32, RWC, 0x00000000},
	{"WDMA_RGBHIST_MONO_MODE", 0, 1, RWC, 0x00000000},
	{"WDMA_RGBHIST_AUTO_FLUSH_EN", 0, 1, RWC, 0x00000000},
	{"WDMA_RGBHIST_WIDTH", 0, 14, RWC, 0x00000020},
	{"WDMA_RGBHIST_HEIGHT", 0, 14, RWC, 0x00000020},
	{"WDMA_RGBHIST_IMG_STRIDE_1P", 0, 17, RWC, 0x00000020},
	{"WDMA_RGBHIST_VOTF_EN", 0, 3, RWC, 0x00000000},
	{"WDMA_RGBHIST_MAX_MO", 0, 9, RWC, 0x00000100},
	{"WDMA_RGBHIST_LINEGAP", 0, 8, RWC, 0x00000001},
	{"WDMA_RGBHIST_MAX_BL", 0, 5, RWC, 0x00000010},
	{"WDMA_RGBHIST_BUSINFO", 0, 10, RWC, 0x00000000},
	{"WDMA_RGBHIST_IMG_BASE_ADDR_1P_FRO0", 0, 32, RWC, 0x00000000},
	{"WDMA_RGBHIST_IMG_BASE_ADDR_1P_FRO1", 0, 32, RWC, 0x00000000},
	{"WDMA_RGBHIST_IMG_BASE_ADDR_1P_FRO2", 0, 32, RWC, 0x00000000},
	{"WDMA_RGBHIST_IMG_BASE_ADDR_1P_FRO3", 0, 32, RWC, 0x00000000},
	{"WDMA_RGBHIST_IMG_BASE_ADDR_1P_FRO4", 0, 32, RWC, 0x00000000},
	{"WDMA_RGBHIST_IMG_BASE_ADDR_1P_FRO5", 0, 32, RWC, 0x00000000},
	{"WDMA_RGBHIST_IMG_BASE_ADDR_1P_FRO6", 0, 32, RWC, 0x00000000},
	{"WDMA_RGBHIST_IMG_BASE_ADDR_1P_FRO7", 0, 32, RWC, 0x00000000},
	{"WDMA_RGBHIST_IMG_CRC_1P", 0, 32, RO, 0xffffffff},
	{"WDMA_RGBHIST_MON_STATUS0", 0, 32, ROL, 0x00000000},
	{"WDMA_RGBHIST_MON_STATUS1", 0, 32, ROL, 0x00000000},
	{"WDMA_RGBHIST_MON_STATUS2", 0, 32, ROL, 0x00000000},
	{"WDMA_RGBHIST_MON_STATUS3", 0, 32, ROL, 0x0001f800},
	{"WDMA_THSTAT_EN", 0, 1, RWC, 0x00000000},
	{"WDMA_THSTAT_COMP_EN", 0, 4, RWC, 0x00000000},
	{"WDMA_THSTAT_DATA_FORMAT_BAYER", 0, 32, RWC, 0x00000000},
	{"WDMA_THSTAT_MONO_MODE", 0, 1, RWC, 0x00000000},
	{"WDMA_THSTAT_AUTO_FLUSH_EN", 0, 1, RWC, 0x00000000},
	{"WDMA_THSTAT_WIDTH", 0, 14, RWC, 0x00000020},
	{"WDMA_THSTAT_HEIGHT", 0, 14, RWC, 0x00000020},
	{"WDMA_THSTAT_IMG_STRIDE_1P", 0, 17, RWC, 0x00000020},
	{"WDMA_THSTAT_VOTF_EN", 0, 3, RWC, 0x00000000},
	{"WDMA_THSTAT_MAX_MO", 0, 9, RWC, 0x00000100},
	{"WDMA_THSTAT_LINEGAP", 0, 8, RWC, 0x00000001},
	{"WDMA_THSTAT_MAX_BL", 0, 5, RWC, 0x00000010},
	{"WDMA_THSTAT_BUSINFO", 0, 10, RWC, 0x00000000},
	{"WDMA_THSTAT_IMG_BASE_ADDR_1P_FRO0", 0, 32, RWC, 0x00000000},
	{"WDMA_THSTAT_IMG_BASE_ADDR_1P_FRO1", 0, 32, RWC, 0x00000000},
	{"WDMA_THSTAT_IMG_BASE_ADDR_1P_FRO2", 0, 32, RWC, 0x00000000},
	{"WDMA_THSTAT_IMG_BASE_ADDR_1P_FRO3", 0, 32, RWC, 0x00000000},
	{"WDMA_THSTAT_IMG_BASE_ADDR_1P_FRO4", 0, 32, RWC, 0x00000000},
	{"WDMA_THSTAT_IMG_BASE_ADDR_1P_FRO5", 0, 32, RWC, 0x00000000},
	{"WDMA_THSTAT_IMG_BASE_ADDR_1P_FRO6", 0, 32, RWC, 0x00000000},
	{"WDMA_THSTAT_IMG_BASE_ADDR_1P_FRO7", 0, 32, RWC, 0x00000000},
	{"WDMA_THSTAT_IMG_CRC_1P", 0, 32, RO, 0xffffffff},
	{"WDMA_THSTAT_MON_STATUS0", 0, 32, ROL, 0x00000000},
	{"WDMA_THSTAT_MON_STATUS1", 0, 32, ROL, 0x00000000},
	{"WDMA_THSTAT_MON_STATUS2", 0, 32, ROL, 0x00000000},
	{"WDMA_THSTAT_MON_STATUS3", 0, 32, ROL, 0x0001f800},
	{"WDMA_DRC_EN", 0, 1, RWC, 0x00000000},
	{"WDMA_DRC_COMP_EN", 0, 4, RWC, 0x00000000},
	{"WDMA_DRC_DATA_FORMAT_BAYER", 0, 32, RWC, 0x00000000},
	{"WDMA_DRC_MONO_MODE", 0, 1, RWC, 0x00000000},
	{"WDMA_DRC_AUTO_FLUSH_EN", 0, 1, RWC, 0x00000000},
	{"WDMA_DRC_WIDTH", 0, 14, RWC, 0x00000020},
	{"WDMA_DRC_HEIGHT", 0, 14, RWC, 0x00000020},
	{"WDMA_DRC_IMG_STRIDE_1P", 0, 17, RWC, 0x00000020},
	{"WDMA_DRC_VOTF_EN", 0, 3, RWC, 0x00000000},
	{"WDMA_DRC_MAX_MO", 0, 9, RWC, 0x00000100},
	{"WDMA_DRC_LINEGAP", 0, 8, RWC, 0x00000001},
	{"WDMA_DRC_MAX_BL", 0, 5, RWC, 0x00000010},
	{"WDMA_DRC_BUSINFO", 0, 10, RWC, 0x00000000},
	{"WDMA_DRC_IMG_BASE_ADDR_1P_FRO0", 0, 32, RWC, 0x00000000},
	{"WDMA_DRC_IMG_BASE_ADDR_1P_FRO1", 0, 32, RWC, 0x00000000},
	{"WDMA_DRC_IMG_BASE_ADDR_1P_FRO2", 0, 32, RWC, 0x00000000},
	{"WDMA_DRC_IMG_BASE_ADDR_1P_FRO3", 0, 32, RWC, 0x00000000},
	{"WDMA_DRC_IMG_BASE_ADDR_1P_FRO4", 0, 32, RWC, 0x00000000},
	{"WDMA_DRC_IMG_BASE_ADDR_1P_FRO5", 0, 32, RWC, 0x00000000},
	{"WDMA_DRC_IMG_BASE_ADDR_1P_FRO6", 0, 32, RWC, 0x00000000},
	{"WDMA_DRC_IMG_BASE_ADDR_1P_FRO7", 0, 32, RWC, 0x00000000},
	{"WDMA_DRC_IMG_CRC_1P", 0, 32, RO, 0xffffffff},
	{"WDMA_DRC_MON_STATUS0", 0, 32, ROL, 0x00000000},
	{"WDMA_DRC_MON_STATUS1", 0, 32, ROL, 0x00000000},
	{"WDMA_DRC_MON_STATUS2", 0, 32, ROL, 0x00000000},
	{"WDMA_DRC_MON_STATUS3", 0, 32, ROL, 0x0001f800},
	{"BLC_ZSL_BYPASS", 0, 1, RWC, 0x00000001},
	{"BLC_ZSL_PERIODIC_GAIN_SHIFT", 0, 3, RWC, 0x00000000},
	{"BLC_ZSL_PERIODIC_OFFSETS_BEFORE_GAIN_0_0", 0, 15, RWC, 0x00000000},
	{"BLC_ZSL_PERIODIC_OFFSETS_BEFORE_GAIN_0_1", 16, 15, RWC, 0x00000000},
	{"BLC_ZSL_PERIODIC_OFFSETS_BEFORE_GAIN_0_2", 0, 15, RWC, 0x00000000},
	{"BLC_ZSL_PERIODIC_OFFSETS_BEFORE_GAIN_0_3", 16, 15, RWC, 0x00000000},
	{"BLC_ZSL_PERIODIC_OFFSETS_BEFORE_GAIN_1_0", 0, 15, RWC, 0x00000000},
	{"BLC_ZSL_PERIODIC_OFFSETS_BEFORE_GAIN_1_1", 16, 15, RWC, 0x00000000},
	{"BLC_ZSL_PERIODIC_OFFSETS_BEFORE_GAIN_1_2", 0, 15, RWC, 0x00000000},
	{"BLC_ZSL_PERIODIC_OFFSETS_BEFORE_GAIN_1_3", 16, 15, RWC, 0x00000000},
	{"BLC_ZSL_PERIODIC_OFFSETS_BEFORE_GAIN_2_0", 0, 15, RWC, 0x00000000},
	{"BLC_ZSL_PERIODIC_OFFSETS_BEFORE_GAIN_2_1", 16, 15, RWC, 0x00000000},
	{"BLC_ZSL_PERIODIC_OFFSETS_BEFORE_GAIN_2_2", 0, 15, RWC, 0x00000000},
	{"BLC_ZSL_PERIODIC_OFFSETS_BEFORE_GAIN_2_3", 16, 15, RWC, 0x00000000},
	{"BLC_ZSL_PERIODIC_OFFSETS_BEFORE_GAIN_3_0", 0, 15, RWC, 0x00000000},
	{"BLC_ZSL_PERIODIC_OFFSETS_BEFORE_GAIN_3_1", 16, 15, RWC, 0x00000000},
	{"BLC_ZSL_PERIODIC_OFFSETS_BEFORE_GAIN_3_2", 0, 15, RWC, 0x00000000},
	{"BLC_ZSL_PERIODIC_OFFSETS_BEFORE_GAIN_3_3", 16, 15, RWC, 0x00000000},
	{"BLC_ZSL_PERIODIC_OFFSETS_AFTER_GAIN_0_0", 0, 15, RWC, 0x00000000},
	{"BLC_ZSL_PERIODIC_OFFSETS_AFTER_GAIN_0_1", 16, 15, RWC, 0x00000000},
	{"BLC_ZSL_PERIODIC_OFFSETS_AFTER_GAIN_0_2", 0, 15, RWC, 0x00000000},
	{"BLC_ZSL_PERIODIC_OFFSETS_AFTER_GAIN_0_3", 16, 15, RWC, 0x00000000},
	{"BLC_ZSL_PERIODIC_OFFSETS_AFTER_GAIN_1_0", 0, 15, RWC, 0x00000000},
	{"BLC_ZSL_PERIODIC_OFFSETS_AFTER_GAIN_1_1", 16, 15, RWC, 0x00000000},
	{"BLC_ZSL_PERIODIC_OFFSETS_AFTER_GAIN_1_2", 0, 15, RWC, 0x00000000},
	{"BLC_ZSL_PERIODIC_OFFSETS_AFTER_GAIN_1_3", 16, 15, RWC, 0x00000000},
	{"BLC_ZSL_PERIODIC_OFFSETS_AFTER_GAIN_2_0", 0, 15, RWC, 0x00000000},
	{"BLC_ZSL_PERIODIC_OFFSETS_AFTER_GAIN_2_1", 16, 15, RWC, 0x00000000},
	{"BLC_ZSL_PERIODIC_OFFSETS_AFTER_GAIN_2_2", 0, 15, RWC, 0x00000000},
	{"BLC_ZSL_PERIODIC_OFFSETS_AFTER_GAIN_2_3", 16, 15, RWC, 0x00000000},
	{"BLC_ZSL_PERIODIC_OFFSETS_AFTER_GAIN_3_0", 0, 15, RWC, 0x00000000},
	{"BLC_ZSL_PERIODIC_OFFSETS_AFTER_GAIN_3_1", 16, 15, RWC, 0x00000000},
	{"BLC_ZSL_PERIODIC_OFFSETS_AFTER_GAIN_3_2", 0, 15, RWC, 0x00000000},
	{"BLC_ZSL_PERIODIC_OFFSETS_AFTER_GAIN_3_3", 16, 15, RWC, 0x00000000},
	{"BLC_ZSL_PERIODIC_GAINS_0_0", 0, 14, RWC, 0x00002000},
	{"BLC_ZSL_PERIODIC_GAINS_0_1", 16, 14, RWC, 0x00002000},
	{"BLC_ZSL_PERIODIC_GAINS_0_2", 0, 14, RWC, 0x00002000},
	{"BLC_ZSL_PERIODIC_GAINS_0_3", 16, 14, RWC, 0x00002000},
	{"BLC_ZSL_PERIODIC_GAINS_1_0", 0, 14, RWC, 0x00002000},
	{"BLC_ZSL_PERIODIC_GAINS_1_1", 16, 14, RWC, 0x00002000},
	{"BLC_ZSL_PERIODIC_GAINS_1_2", 0, 14, RWC, 0x00002000},
	{"BLC_ZSL_PERIODIC_GAINS_1_3", 16, 14, RWC, 0x00002000},
	{"BLC_ZSL_PERIODIC_GAINS_2_0", 0, 14, RWC, 0x00002000},
	{"BLC_ZSL_PERIODIC_GAINS_2_1", 16, 14, RWC, 0x00002000},
	{"BLC_ZSL_PERIODIC_GAINS_2_2", 0, 14, RWC, 0x00002000},
	{"BLC_ZSL_PERIODIC_GAINS_2_3", 16, 14, RWC, 0x00002000},
	{"BLC_ZSL_PERIODIC_GAINS_3_0", 0, 14, RWC, 0x00002000},
	{"BLC_ZSL_PERIODIC_GAINS_3_1", 16, 14, RWC, 0x00002000},
	{"BLC_ZSL_PERIODIC_GAINS_3_2", 0, 14, RWC, 0x00002000},
	{"BLC_ZSL_PERIODIC_GAINS_3_3", 16, 14, RWC, 0x00002000},
	{"BLC_ZSL_LOWER_LIMIT", 0, 15, RWC, 0x00004001},
	{"BLC_ZSL_HIGHER_LIMIT", 0, 15, RWC, 0x00003fff},
	{"BLC_ZSL_MONO_MODE_EN", 0, 1, RWC, 0x00000000},
	{"BLC_ZSL_PERIODIC_GAINS_EN", 1, 1, RWC, 0x00000000},
	{"BLC_ZSL_PERIODIC_OFFSETS_BEFORE_GAIN_EN", 2, 1, RWC, 0x00000000},
	{"BLC_ZSL_PERIODIC_OFFSETS_AFTER_GAIN_EN", 3, 1, RWC, 0x00000000},
	{"BLC_ZSL_CRC_SEED", 0, 8, RW, 0x00000000},
	{"BLC_ZSL_CRC_RESULT", 8, 8, RO, 0x00000000},
	{"BLC_STRP_BYPASS", 0, 1, RWC, 0x00000001},
	{"BLC_STRP_PERIODIC_GAIN_SHIFT", 0, 3, RWC, 0x00000000},
	{"BLC_STRP_PERIODIC_OFFSETS_BEFORE_GAIN_0_0", 0, 15, RWC, 0x00000000},
	{"BLC_STRP_PERIODIC_OFFSETS_BEFORE_GAIN_0_1", 16, 15, RWC, 0x00000000},
	{"BLC_STRP_PERIODIC_OFFSETS_BEFORE_GAIN_0_2", 0, 15, RWC, 0x00000000},
	{"BLC_STRP_PERIODIC_OFFSETS_BEFORE_GAIN_0_3", 16, 15, RWC, 0x00000000},
	{"BLC_STRP_PERIODIC_OFFSETS_BEFORE_GAIN_1_0", 0, 15, RWC, 0x00000000},
	{"BLC_STRP_PERIODIC_OFFSETS_BEFORE_GAIN_1_1", 16, 15, RWC, 0x00000000},
	{"BLC_STRP_PERIODIC_OFFSETS_BEFORE_GAIN_1_2", 0, 15, RWC, 0x00000000},
	{"BLC_STRP_PERIODIC_OFFSETS_BEFORE_GAIN_1_3", 16, 15, RWC, 0x00000000},
	{"BLC_STRP_PERIODIC_OFFSETS_BEFORE_GAIN_2_0", 0, 15, RWC, 0x00000000},
	{"BLC_STRP_PERIODIC_OFFSETS_BEFORE_GAIN_2_1", 16, 15, RWC, 0x00000000},
	{"BLC_STRP_PERIODIC_OFFSETS_BEFORE_GAIN_2_2", 0, 15, RWC, 0x00000000},
	{"BLC_STRP_PERIODIC_OFFSETS_BEFORE_GAIN_2_3", 16, 15, RWC, 0x00000000},
	{"BLC_STRP_PERIODIC_OFFSETS_BEFORE_GAIN_3_0", 0, 15, RWC, 0x00000000},
	{"BLC_STRP_PERIODIC_OFFSETS_BEFORE_GAIN_3_1", 16, 15, RWC, 0x00000000},
	{"BLC_STRP_PERIODIC_OFFSETS_BEFORE_GAIN_3_2", 0, 15, RWC, 0x00000000},
	{"BLC_STRP_PERIODIC_OFFSETS_BEFORE_GAIN_3_3", 16, 15, RWC, 0x00000000},
	{"BLC_STRP_PERIODIC_OFFSETS_AFTER_GAIN_0_0", 0, 15, RWC, 0x00000000},
	{"BLC_STRP_PERIODIC_OFFSETS_AFTER_GAIN_0_1", 16, 15, RWC, 0x00000000},
	{"BLC_STRP_PERIODIC_OFFSETS_AFTER_GAIN_0_2", 0, 15, RWC, 0x00000000},
	{"BLC_STRP_PERIODIC_OFFSETS_AFTER_GAIN_0_3", 16, 15, RWC, 0x00000000},
	{"BLC_STRP_PERIODIC_OFFSETS_AFTER_GAIN_1_0", 0, 15, RWC, 0x00000000},
	{"BLC_STRP_PERIODIC_OFFSETS_AFTER_GAIN_1_1", 16, 15, RWC, 0x00000000},
	{"BLC_STRP_PERIODIC_OFFSETS_AFTER_GAIN_1_2", 0, 15, RWC, 0x00000000},
	{"BLC_STRP_PERIODIC_OFFSETS_AFTER_GAIN_1_3", 16, 15, RWC, 0x00000000},
	{"BLC_STRP_PERIODIC_OFFSETS_AFTER_GAIN_2_0", 0, 15, RWC, 0x00000000},
	{"BLC_STRP_PERIODIC_OFFSETS_AFTER_GAIN_2_1", 16, 15, RWC, 0x00000000},
	{"BLC_STRP_PERIODIC_OFFSETS_AFTER_GAIN_2_2", 0, 15, RWC, 0x00000000},
	{"BLC_STRP_PERIODIC_OFFSETS_AFTER_GAIN_2_3", 16, 15, RWC, 0x00000000},
	{"BLC_STRP_PERIODIC_OFFSETS_AFTER_GAIN_3_0", 0, 15, RWC, 0x00000000},
	{"BLC_STRP_PERIODIC_OFFSETS_AFTER_GAIN_3_1", 16, 15, RWC, 0x00000000},
	{"BLC_STRP_PERIODIC_OFFSETS_AFTER_GAIN_3_2", 0, 15, RWC, 0x00000000},
	{"BLC_STRP_PERIODIC_OFFSETS_AFTER_GAIN_3_3", 16, 15, RWC, 0x00000000},
	{"BLC_STRP_PERIODIC_GAINS_0_0", 0, 14, RWC, 0x00002000},
	{"BLC_STRP_PERIODIC_GAINS_0_1", 16, 14, RWC, 0x00002000},
	{"BLC_STRP_PERIODIC_GAINS_0_2", 0, 14, RWC, 0x00002000},
	{"BLC_STRP_PERIODIC_GAINS_0_3", 16, 14, RWC, 0x00002000},
	{"BLC_STRP_PERIODIC_GAINS_1_0", 0, 14, RWC, 0x00002000},
	{"BLC_STRP_PERIODIC_GAINS_1_1", 16, 14, RWC, 0x00002000},
	{"BLC_STRP_PERIODIC_GAINS_1_2", 0, 14, RWC, 0x00002000},
	{"BLC_STRP_PERIODIC_GAINS_1_3", 16, 14, RWC, 0x00002000},
	{"BLC_STRP_PERIODIC_GAINS_2_0", 0, 14, RWC, 0x00002000},
	{"BLC_STRP_PERIODIC_GAINS_2_1", 16, 14, RWC, 0x00002000},
	{"BLC_STRP_PERIODIC_GAINS_2_2", 0, 14, RWC, 0x00002000},
	{"BLC_STRP_PERIODIC_GAINS_2_3", 16, 14, RWC, 0x00002000},
	{"BLC_STRP_PERIODIC_GAINS_3_0", 0, 14, RWC, 0x00002000},
	{"BLC_STRP_PERIODIC_GAINS_3_1", 16, 14, RWC, 0x00002000},
	{"BLC_STRP_PERIODIC_GAINS_3_2", 0, 14, RWC, 0x00002000},
	{"BLC_STRP_PERIODIC_GAINS_3_3", 16, 14, RWC, 0x00002000},
	{"BLC_STRP_LOWER_LIMIT", 0, 15, RWC, 0x00004001},
	{"BLC_STRP_HIGHER_LIMIT", 0, 15, RWC, 0x00003fff},
	{"BLC_STRP_MONO_MODE_EN", 0, 1, RWC, 0x00000000},
	{"BLC_STRP_PERIODIC_GAINS_EN", 1, 1, RWC, 0x00000000},
	{"BLC_STRP_PERIODIC_OFFSETS_BEFORE_GAIN_EN", 2, 1, RWC, 0x00000000},
	{"BLC_STRP_PERIODIC_OFFSETS_AFTER_GAIN_EN", 3, 1, RWC, 0x00000000},
	{"BLC_STRP_CRC_SEED", 0, 8, RW, 0x00000000},
	{"BLC_STRP_CRC_RESULT", 8, 8, RO, 0x00000000},
	{"BLC_DNS_BYPASS", 0, 1, RWC, 0x00000001},
	{"BLC_DNS_PERIODIC_GAIN_SHIFT", 0, 3, RWC, 0x00000000},
	{"BLC_DNS_PERIODIC_OFFSETS_BEFORE_GAIN_0_0", 0, 15, RWC, 0x00000000},
	{"BLC_DNS_PERIODIC_OFFSETS_BEFORE_GAIN_0_1", 16, 15, RWC, 0x00000000},
	{"BLC_DNS_PERIODIC_OFFSETS_BEFORE_GAIN_0_2", 0, 15, RWC, 0x00000000},
	{"BLC_DNS_PERIODIC_OFFSETS_BEFORE_GAIN_0_3", 16, 15, RWC, 0x00000000},
	{"BLC_DNS_PERIODIC_OFFSETS_BEFORE_GAIN_1_0", 0, 15, RWC, 0x00000000},
	{"BLC_DNS_PERIODIC_OFFSETS_BEFORE_GAIN_1_1", 16, 15, RWC, 0x00000000},
	{"BLC_DNS_PERIODIC_OFFSETS_BEFORE_GAIN_1_2", 0, 15, RWC, 0x00000000},
	{"BLC_DNS_PERIODIC_OFFSETS_BEFORE_GAIN_1_3", 16, 15, RWC, 0x00000000},
	{"BLC_DNS_PERIODIC_OFFSETS_BEFORE_GAIN_2_0", 0, 15, RWC, 0x00000000},
	{"BLC_DNS_PERIODIC_OFFSETS_BEFORE_GAIN_2_1", 16, 15, RWC, 0x00000000},
	{"BLC_DNS_PERIODIC_OFFSETS_BEFORE_GAIN_2_2", 0, 15, RWC, 0x00000000},
	{"BLC_DNS_PERIODIC_OFFSETS_BEFORE_GAIN_2_3", 16, 15, RWC, 0x00000000},
	{"BLC_DNS_PERIODIC_OFFSETS_BEFORE_GAIN_3_0", 0, 15, RWC, 0x00000000},
	{"BLC_DNS_PERIODIC_OFFSETS_BEFORE_GAIN_3_1", 16, 15, RWC, 0x00000000},
	{"BLC_DNS_PERIODIC_OFFSETS_BEFORE_GAIN_3_2", 0, 15, RWC, 0x00000000},
	{"BLC_DNS_PERIODIC_OFFSETS_BEFORE_GAIN_3_3", 16, 15, RWC, 0x00000000},
	{"BLC_DNS_PERIODIC_OFFSETS_AFTER_GAIN_0_0", 0, 15, RWC, 0x00000000},
	{"BLC_DNS_PERIODIC_OFFSETS_AFTER_GAIN_0_1", 16, 15, RWC, 0x00000000},
	{"BLC_DNS_PERIODIC_OFFSETS_AFTER_GAIN_0_2", 0, 15, RWC, 0x00000000},
	{"BLC_DNS_PERIODIC_OFFSETS_AFTER_GAIN_0_3", 16, 15, RWC, 0x00000000},
	{"BLC_DNS_PERIODIC_OFFSETS_AFTER_GAIN_1_0", 0, 15, RWC, 0x00000000},
	{"BLC_DNS_PERIODIC_OFFSETS_AFTER_GAIN_1_1", 16, 15, RWC, 0x00000000},
	{"BLC_DNS_PERIODIC_OFFSETS_AFTER_GAIN_1_2", 0, 15, RWC, 0x00000000},
	{"BLC_DNS_PERIODIC_OFFSETS_AFTER_GAIN_1_3", 16, 15, RWC, 0x00000000},
	{"BLC_DNS_PERIODIC_OFFSETS_AFTER_GAIN_2_0", 0, 15, RWC, 0x00000000},
	{"BLC_DNS_PERIODIC_OFFSETS_AFTER_GAIN_2_1", 16, 15, RWC, 0x00000000},
	{"BLC_DNS_PERIODIC_OFFSETS_AFTER_GAIN_2_2", 0, 15, RWC, 0x00000000},
	{"BLC_DNS_PERIODIC_OFFSETS_AFTER_GAIN_2_3", 16, 15, RWC, 0x00000000},
	{"BLC_DNS_PERIODIC_OFFSETS_AFTER_GAIN_3_0", 0, 15, RWC, 0x00000000},
	{"BLC_DNS_PERIODIC_OFFSETS_AFTER_GAIN_3_1", 16, 15, RWC, 0x00000000},
	{"BLC_DNS_PERIODIC_OFFSETS_AFTER_GAIN_3_2", 0, 15, RWC, 0x00000000},
	{"BLC_DNS_PERIODIC_OFFSETS_AFTER_GAIN_3_3", 16, 15, RWC, 0x00000000},
	{"BLC_DNS_PERIODIC_GAINS_0_0", 0, 14, RWC, 0x00002000},
	{"BLC_DNS_PERIODIC_GAINS_0_1", 16, 14, RWC, 0x00002000},
	{"BLC_DNS_PERIODIC_GAINS_0_2", 0, 14, RWC, 0x00002000},
	{"BLC_DNS_PERIODIC_GAINS_0_3", 16, 14, RWC, 0x00002000},
	{"BLC_DNS_PERIODIC_GAINS_1_0", 0, 14, RWC, 0x00002000},
	{"BLC_DNS_PERIODIC_GAINS_1_1", 16, 14, RWC, 0x00002000},
	{"BLC_DNS_PERIODIC_GAINS_1_2", 0, 14, RWC, 0x00002000},
	{"BLC_DNS_PERIODIC_GAINS_1_3", 16, 14, RWC, 0x00002000},
	{"BLC_DNS_PERIODIC_GAINS_2_0", 0, 14, RWC, 0x00002000},
	{"BLC_DNS_PERIODIC_GAINS_2_1", 16, 14, RWC, 0x00002000},
	{"BLC_DNS_PERIODIC_GAINS_2_2", 0, 14, RWC, 0x00002000},
	{"BLC_DNS_PERIODIC_GAINS_2_3", 16, 14, RWC, 0x00002000},
	{"BLC_DNS_PERIODIC_GAINS_3_0", 0, 14, RWC, 0x00002000},
	{"BLC_DNS_PERIODIC_GAINS_3_1", 16, 14, RWC, 0x00002000},
	{"BLC_DNS_PERIODIC_GAINS_3_2", 0, 14, RWC, 0x00002000},
	{"BLC_DNS_PERIODIC_GAINS_3_3", 16, 14, RWC, 0x00002000},
	{"BLC_DNS_LOWER_LIMIT", 0, 15, RWC, 0x00004001},
	{"BLC_DNS_HIGHER_LIMIT", 0, 15, RWC, 0x00003fff},
	{"BLC_DNS_MONO_MODE_EN", 0, 1, RWC, 0x00000000},
	{"BLC_DNS_PERIODIC_GAINS_EN", 1, 1, RWC, 0x00000000},
	{"BLC_DNS_PERIODIC_OFFSETS_BEFORE_GAIN_EN", 2, 1, RWC, 0x00000000},
	{"BLC_DNS_PERIODIC_OFFSETS_AFTER_GAIN_EN", 3, 1, RWC, 0x00000000},
	{"BLC_DNS_CRC_SEED", 0, 8, RW, 0x00000000},
	{"BLC_DNS_CRC_RESULT", 8, 8, RO, 0x00000000},
	{"WDMA_DS0_EN", 0, 1, RWC, 0x00000000},
	{"WDMA_DS0_COMP_EN", 0, 2, RWC, 0x00000000},
	{"WDMA_DS0_DATA_FORMAT_BAYER", 0, 5, RWC, 0x00000000},
	{"WDMA_DS0_MONO_MODE", 0, 1, RWC, 0x00000000},
	{"WDMA_DS0_AUTO_FLUSH_EN", 0, 1, RWC, 0x00000000},
	{"WDMA_DS0_WIDTH", 0, 14, RWC, 0x00000020},
	{"WDMA_DS0_HEIGHT", 0, 14, RWC, 0x00000020},
	{"WDMA_DS0_IMG_STRIDE_1P", 0, 17, RWC, 0x00000020},
	{"WDMA_DS0_VOTF_EN", 0, 3, RWC, 0x00000000},
	{"WDMA_DS0_MAX_MO", 0, 9, RWC, 0x00000100},
	{"WDMA_DS0_LINEGAP", 0, 8, RWC, 0x00000001},
	{"WDMA_DS0_MAX_BL", 0, 5, RWC, 0x00000010},
	{"WDMA_DS0_BUSINFO", 0, 10, RWC, 0x00000000},
	{"WDMA_DS0_IMG_BASE_ADDR_1P_FRO0", 0, 32, RWC, 0x00000000},
	{"WDMA_DS0_IMG_BASE_ADDR_1P_FRO1", 0, 32, RWC, 0x00000000},
	{"WDMA_DS0_IMG_BASE_ADDR_1P_FRO2", 0, 32, RWC, 0x00000000},
	{"WDMA_DS0_IMG_BASE_ADDR_1P_FRO3", 0, 32, RWC, 0x00000000},
	{"WDMA_DS0_IMG_BASE_ADDR_1P_FRO4", 0, 32, RWC, 0x00000000},
	{"WDMA_DS0_IMG_BASE_ADDR_1P_FRO5", 0, 32, RWC, 0x00000000},
	{"WDMA_DS0_IMG_BASE_ADDR_1P_FRO6", 0, 32, RWC, 0x00000000},
	{"WDMA_DS0_IMG_BASE_ADDR_1P_FRO7", 0, 32, RWC, 0x00000000},
	{"WDMA_DS0_IMG_CRC_1P", 0, 32, RO, 0xffffffff},
	{"WDMA_DS0_MON_STATUS0", 0, 32, ROL, 0x00000000},
	{"WDMA_DS0_MON_STATUS1", 0, 32, ROL, 0x00000000},
	{"WDMA_DS0_MON_STATUS2", 0, 32, ROL, 0x00000000},
	{"WDMA_DS0_MON_STATUS3", 0, 32, ROL, 0x0001f800},
	{"WDMA_DS1_EN", 0, 1, RWC, 0x00000000},
	{"WDMA_DS1_COMP_EN", 0, 2, RWC, 0x00000000},
	{"WDMA_DS1_DATA_FORMAT_BAYER", 0, 5, RWC, 0x00000000},
	{"WDMA_DS1_MONO_MODE", 0, 1, RWC, 0x00000000},
	{"WDMA_DS1_AUTO_FLUSH_EN", 0, 1, RWC, 0x00000000},
	{"WDMA_DS1_WIDTH", 0, 14, RWC, 0x00000020},
	{"WDMA_DS1_HEIGHT", 0, 14, RWC, 0x00000020},
	{"WDMA_DS1_IMG_STRIDE_1P", 0, 17, RWC, 0x00000020},
	{"WDMA_DS1_VOTF_EN", 0, 3, RWC, 0x00000000},
	{"WDMA_DS1_MAX_MO", 0, 9, RWC, 0x00000100},
	{"WDMA_DS1_LINEGAP", 0, 8, RWC, 0x00000001},
	{"WDMA_DS1_MAX_BL", 0, 5, RWC, 0x00000010},
	{"WDMA_DS1_BUSINFO", 0, 10, RWC, 0x00000000},
	{"WDMA_DS1_IMG_BASE_ADDR_1P_FRO0", 0, 32, RWC, 0x00000000},
	{"WDMA_DS1_IMG_BASE_ADDR_1P_FRO1", 0, 32, RWC, 0x00000000},
	{"WDMA_DS1_IMG_BASE_ADDR_1P_FRO2", 0, 32, RWC, 0x00000000},
	{"WDMA_DS1_IMG_BASE_ADDR_1P_FRO3", 0, 32, RWC, 0x00000000},
	{"WDMA_DS1_IMG_BASE_ADDR_1P_FRO4", 0, 32, RWC, 0x00000000},
	{"WDMA_DS1_IMG_BASE_ADDR_1P_FRO5", 0, 32, RWC, 0x00000000},
	{"WDMA_DS1_IMG_BASE_ADDR_1P_FRO6", 0, 32, RWC, 0x00000000},
	{"WDMA_DS1_IMG_BASE_ADDR_1P_FRO7", 0, 32, RWC, 0x00000000},
	{"WDMA_DS1_IMG_CRC_1P", 0, 32, RO, 0xffffffff},
	{"WDMA_DS1_MON_STATUS0", 0, 32, ROL, 0x00000000},
	{"WDMA_DS1_MON_STATUS1", 0, 32, ROL, 0x00000000},
	{"WDMA_DS1_MON_STATUS2", 0, 32, ROL, 0x00000000},
	{"WDMA_DS1_MON_STATUS3", 0, 32, ROL, 0x0001f800},
	{"WDMA_FDPIG_EN", 0, 1, RWC, 0x00000000},
	{"WDMA_FDPIG_COMP_EN", 0, 4, RWC, 0x00000000},
	{"WDMA_FDPIG_DATA_FORMAT_YUV", 8, 6, RWC, 0x00000000},
	{"WDMA_FDPIG_MONO_MODE", 0, 1, RWC, 0x00000000},
	{"WDMA_FDPIG_AUTO_FLUSH_EN", 0, 1, RWC, 0x00000000},
	{"WDMA_FDPIG_WIDTH", 0, 14, RWC, 0x00000020},
	{"WDMA_FDPIG_HEIGHT", 0, 14, RWC, 0x00000020},
	{"WDMA_FDPIG_IMG_STRIDE_1P", 0, 17, RWC, 0x00000020},
	{"WDMA_FDPIG_IMG_STRIDE_2P", 0, 17, RWC, 0x00000020},
	{"WDMA_FDPIG_IMG_STRIDE_3P", 0, 17, RWC, 0x00000020},
	{"WDMA_FDPIG_VOTF_EN", 0, 3, RWC, 0x00000000},
	{"WDMA_FDPIG_MAX_MO", 0, 9, RWC, 0x00000100},
	{"WDMA_FDPIG_LINEGAP", 0, 8, RWC, 0x00000001},
	{"WDMA_FDPIG_MAX_BL", 0, 5, RWC, 0x00000010},
	{"WDMA_FDPIG_BUSINFO", 0, 10, RWC, 0x00000000},
	{"WDMA_FDPIG_IMG_BASE_ADDR_1P_FRO0", 0, 32, RWC, 0x00000000},
	{"WDMA_FDPIG_IMG_BASE_ADDR_1P_FRO1", 0, 32, RWC, 0x00000000},
	{"WDMA_FDPIG_IMG_BASE_ADDR_1P_FRO2", 0, 32, RWC, 0x00000000},
	{"WDMA_FDPIG_IMG_BASE_ADDR_1P_FRO3", 0, 32, RWC, 0x00000000},
	{"WDMA_FDPIG_IMG_BASE_ADDR_1P_FRO4", 0, 32, RWC, 0x00000000},
	{"WDMA_FDPIG_IMG_BASE_ADDR_1P_FRO5", 0, 32, RWC, 0x00000000},
	{"WDMA_FDPIG_IMG_BASE_ADDR_1P_FRO6", 0, 32, RWC, 0x00000000},
	{"WDMA_FDPIG_IMG_BASE_ADDR_1P_FRO7", 0, 32, RWC, 0x00000000},
	{"WDMA_FDPIG_IMG_BASE_ADDR_2P_FRO0", 0, 32, RWC, 0x00000000},
	{"WDMA_FDPIG_IMG_BASE_ADDR_2P_FRO1", 0, 32, RWC, 0x00000000},
	{"WDMA_FDPIG_IMG_BASE_ADDR_2P_FRO2", 0, 32, RWC, 0x00000000},
	{"WDMA_FDPIG_IMG_BASE_ADDR_2P_FRO3", 0, 32, RWC, 0x00000000},
	{"WDMA_FDPIG_IMG_BASE_ADDR_2P_FRO4", 0, 32, RWC, 0x00000000},
	{"WDMA_FDPIG_IMG_BASE_ADDR_2P_FRO5", 0, 32, RWC, 0x00000000},
	{"WDMA_FDPIG_IMG_BASE_ADDR_2P_FRO6", 0, 32, RWC, 0x00000000},
	{"WDMA_FDPIG_IMG_BASE_ADDR_2P_FRO7", 0, 32, RWC, 0x00000000},
	{"WDMA_FDPIG_IMG_BASE_ADDR_3P_FRO0", 0, 32, RWC, 0x00000000},
	{"WDMA_FDPIG_IMG_BASE_ADDR_3P_FRO1", 0, 32, RWC, 0x00000000},
	{"WDMA_FDPIG_IMG_BASE_ADDR_3P_FRO2", 0, 32, RWC, 0x00000000},
	{"WDMA_FDPIG_IMG_BASE_ADDR_3P_FRO3", 0, 32, RWC, 0x00000000},
	{"WDMA_FDPIG_IMG_BASE_ADDR_3P_FRO4", 0, 32, RWC, 0x00000000},
	{"WDMA_FDPIG_IMG_BASE_ADDR_3P_FRO5", 0, 32, RWC, 0x00000000},
	{"WDMA_FDPIG_IMG_BASE_ADDR_3P_FRO6", 0, 32, RWC, 0x00000000},
	{"WDMA_FDPIG_IMG_BASE_ADDR_3P_FRO7", 0, 32, RWC, 0x00000000},
	{"WDMA_FDPIG_IMG_CRC_1P", 0, 32, RO, 0xffffffff},
	{"WDMA_FDPIG_IMG_CRC_2P", 0, 32, RO, 0xffffffff},
	{"WDMA_FDPIG_IMG_CRC_3P", 0, 32, RO, 0xffffffff},
	{"WDMA_FDPIG_MON_STATUS0", 0, 32, ROL, 0x00000000},
	{"WDMA_FDPIG_MON_STATUS1", 0, 32, ROL, 0x00000000},
	{"WDMA_FDPIG_MON_STATUS2", 0, 32, ROL, 0x00000000},
	{"WDMA_FDPIG_MON_STATUS3", 0, 32, ROL, 0x0001f800},
	{"SECU_CTRL_SEQID", 0, 3, RWS, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_0", 0, 32, RWS, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_1", 0, 32, RWS, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_2", 0, 32, RWS, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_3", 0, 32, RWS, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_4", 0, 32, RWS, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_5", 0, 32, RWS, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_6", 0, 32, RWS, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_7", 0, 32, RWS, 0x00000000},
	{"THSTATPRE_BYPASS", 0, 1, RWC, 0x00000001},
	{"THSTATPRE_BYPASS_COV_MATRIX", 5, 1, RWC, 0x00000000},
	{"THSTATPRE_COV_SUM_ALL", 6, 1, RWC, 0x00000000},
	{"THSTATPRE_B_STRETCH", 7, 1, RWC, 0x00000000},
	{"THSTATPRE_INPUT_TYPE", 0, 2, RWC, 0x00000000},
	{"THSTATPRE_GREEN_VALUE", 0, 2, RWC, 0x00000000},
	{"THSTATPRE_PIXEL_ORDER", 0, 2, RWC, 0x00000000},
	{"THSTATPRE_NCELLS", 0, 7, RWC, 0x00000040},
	{"THSTATPRE_NSTRIPS", 0, 7, RWC, 0x00000040},
	{"THSTATPRE_START_X", 0, 14, RWC, 0x00000000},
	{"THSTATPRE_START_Y", 16, 14, RWC, 0x00000000},
	{"THSTATPRE_PW", 0, 9, RWC, 0x00000080},
	{"THSTATPRE_PH", 16, 9, RWC, 0x00000080},
	{"THSTATPRE_SAT_THRESH_GR", 0, 15, RWC, 0x00003fff},
	{"THSTATPRE_SAT_THRESH_R", 16, 15, RWC, 0x00003fff},
	{"THSTATPRE_SAT_THRESH_B", 0, 15, RWC, 0x00003fff},
	{"THSTATPRE_SAT_THRESH_GB", 16, 15, RWC, 0x00003fff},
	{"THSTATPRE_SAT_THRESH_Y", 0, 15, RWC, 0x00003fff},
	{"THSTATPRE_THRESH_R_HIGH", 0, 15, RWC, 0x00003fff},
	{"THSTATPRE_THRESH_R_LOW", 16, 15, RWC, 0x00004000},
	{"THSTATPRE_THRESH_GR_HIGH", 0, 15, RWC, 0x00003fff},
	{"THSTATPRE_THRESH_GR_LOW", 16, 15, RWC, 0x00004000},
	{"THSTATPRE_THRESH_GB_HIGH", 0, 15, RWC, 0x00003fff},
	{"THSTATPRE_THRESH_GB_LOW", 16, 15, RWC, 0x00004000},
	{"THSTATPRE_THRESH_B_HIGH", 0, 15, RWC, 0x00003fff},
	{"THSTATPRE_THRESH_B_LOW", 16, 15, RWC, 0x00004000},
	{"THSTATPRE_THRESH_Y_HIGH", 0, 15, RWC, 0x00003fff},
	{"THSTATPRE_THRESH_Y_LOW", 16, 15, RWC, 0x00004000},
	{"THSTATPRE_NORM_SHIFT", 0, 5, RWC, 0x00000000},
	{"THSTATPRE_COV_NORM_SHIFT", 16, 5, RWC, 0x0000000a},
	{"THSTATPRE_BUSY", 0, 1, RO, 0x00000000},
	{"THSTATPRE_STRETCH_GAIN_Y", 0, 13, RWC, 0x00000800},
	{"THSTATPRE_STRETCH_GAIN_R", 0, 13, RWC, 0x00000800},
	{"THSTATPRE_STRETCH_GAIN_GR", 0, 13, RWC, 0x00000800},
	{"THSTATPRE_STRETCH_GAIN_B", 0, 13, RWC, 0x00000800},
	{"THSTATPRE_STRETCH_GAIN_GB", 0, 13, RWC, 0x00000800},
	{"THSTATPRE_MONO_MODE_EN", 0, 1, RWC, 0x00000000},
	{"THSTATPRE_BIT14_MODE_EN", 0, 1, RWC, 0x00000000},
	{"THSTATPRE_STRETCH_SHIFT_UP_Y", 0, 3, RWC, 0x00000000},
	{"THSTATPRE_STRETCH_SHIFT_UP_R", 4, 3, RWC, 0x00000000},
	{"THSTATPRE_STRETCH_SHIFT_UP_GR", 8, 3, RWC, 0x00000000},
	{"THSTATPRE_STRETCH_SHIFT_UP_B", 12, 3, RWC, 0x00000000},
	{"THSTATPRE_STRETCH_SHIFT_UP_GB", 16, 3, RWC, 0x00000000},
	{"THSTATPRE_CRC_SEED", 0, 8, RW, 0x00000000},
	{"THSTATPRE_CRC_RESULT", 8, 8, RO, 0x00000000},
	{"FRO_MODE_ENABLE", 0, 1, RW, 0x00000000},
	{"FRO_GLOBAL_ENABLE", 0, 1, RW, 0x00000000},
	{"FRO_ONE_SHOT_ENABLE", 0, 1, XWTC, 0x00000000},
	{"FRO_FRAME_COUNT", 0, 3, RO, 0x00000000},
	{"FRO_FRAME_COUNT_TO_RUN_MINUS1", 0, 3, RO, 0x00000000},
	{"FRO_FRAME_COUNT_TO_RUN_MINUS1_SHADOW", 0, 3, RW, 0x00000000},
	{"FRO_RUN_FRAME_NUMBER_FOR_GROUP1", 0, 3, RW, 0x00000000},
	{"FRO_RUN_FRAME_NUMBER_FOR_GROUP2", 0, 3, RW, 0x00000000},
	{"FRO_RUN_FRAME_NUMBER_FOR_GROUP3", 0, 3, RW, 0x00000000},
	{"FRO_RUN_FRAME_NUMBER_FOR_GROUP4", 0, 3, RW, 0x00000000},
	{"FRO_RUN_FRAME_NUMBER_FOR_GROUP5", 0, 3, RW, 0x00000000},
	{"FRO_DONE", 0, 1, RO, 0x00000000},
	{"FRO_BUSY", 0, 1, RO, 0x00000000},
	{"FRO_HISTORY_INT0_0", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT0_1", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT0_2", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT0_3", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT0_4", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT0_5", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT0_6", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT0_7", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT0_8", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT0_9", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT0_10", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT0_11", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT0_12", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT0_13", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT0_14", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT0_15", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT1_0", 0, 19, RO, 0x00000000},
	{"FRO_HISTORY_INT1_1", 0, 19, RO, 0x00000000},
	{"FRO_HISTORY_INT1_2", 0, 19, RO, 0x00000000},
	{"FRO_HISTORY_INT1_3", 0, 19, RO, 0x00000000},
	{"FRO_HISTORY_INT1_4", 0, 19, RO, 0x00000000},
	{"FRO_HISTORY_INT1_5", 0, 19, RO, 0x00000000},
	{"FRO_HISTORY_INT1_6", 0, 19, RO, 0x00000000},
	{"FRO_HISTORY_INT1_7", 0, 19, RO, 0x00000000},
	{"FRO_HISTORY_INT1_8", 0, 19, RO, 0x00000000},
	{"FRO_HISTORY_INT1_9", 0, 19, RO, 0x00000000},
	{"FRO_HISTORY_INT1_10", 0, 19, RO, 0x00000000},
	{"FRO_HISTORY_INT1_11", 0, 19, RO, 0x00000000},
	{"FRO_HISTORY_INT1_12", 0, 19, RO, 0x00000000},
	{"FRO_HISTORY_INT1_13", 0, 19, RO, 0x00000000},
	{"FRO_HISTORY_INT1_14", 0, 19, RO, 0x00000000},
	{"FRO_HISTORY_INT1_15", 0, 19, RO, 0x00000000},
	{"FRO_SW_RESET", 0, 2, WO, 0x00000000},
	{"FRO_INT0_CLEAR", 0, 32, WO, 0x00000000},
	{"FRO_INT1_CLEAR", 0, 15, WO, 0x00000000},
	{"FRO_INT0", 0, 32, RO, 0x00000000},
	{"FRO_INT1", 0, 15, RO, 0x00000000},
	{"RGBYHIST_BYPASS", 0, 1, RWC, 0x00000001},
	{"RGBYHIST_RGB_GAINS_MIXED_0_0", 0, 13, RWC, 0x00000800},
	{"RGBYHIST_RGB_GAINS_MIXED_0_1", 16, 13, RWC, 0x00000800},
	{"RGBYHIST_RGB_GAINS_MIXED_0_2", 0, 13, RWC, 0x00000800},
	{"RGBYHIST_RGB_WEIGHTS_SHORT_0_0", 0, 13, RWC, 0x00000800},
	{"RGBYHIST_RGB_WEIGHTS_SHORT_0_1", 16, 13, RWC, 0x00000800},
	{"RGBYHIST_RGB_WEIGHTS_SHORT_0_2", 0, 13, RWC, 0x00000800},
	{"RGBYHIST_RGB_WEIGHTS_LONG_0_0", 0, 13, RWC, 0x00000800},
	{"RGBYHIST_RGB_WEIGHTS_LONG_0_1", 16, 13, RWC, 0x00000800},
	{"RGBYHIST_RGB_WEIGHTS_LONG_0_2", 0, 13, RWC, 0x00000800},
	{"RGBYHIST_RGB_WEIGHTS_MIXED_0_0", 0, 13, RWC, 0x00000800},
	{"RGBYHIST_RGB_WEIGHTS_MIXED_0_1", 16, 13, RWC, 0x00000800},
	{"RGBYHIST_RGB_WEIGHTS_MIXED_0_2", 0, 13, RWC, 0x00000800},
	{"RGBYHIST_Y_SHIFT_UP_0_0", 0, 3, RWC, 0x00000000},
	{"RGBYHIST_Y_SHIFT_UP_0_1", 4, 3, RWC, 0x00000000},
	{"RGBYHIST_Y_SHIFT_UP_0_2", 8, 3, RWC, 0x00000000},
	{"RGBYHIST_PEDESTAL", 0, 14, RWC, 0x00000000},
	{"RGBYHIST_PEDESTAL_EN", 0, 1, RWC, 0x00000000},
	{"RGBYHIST_WIN_EN", 0, 1, RWC, 0x00000000},
	{"RGBYHIST_START_X", 0, 14, RWC, 0x00000000},
	{"RGBYHIST_START_Y", 0, 14, RWC, 0x00000000},
	{"RGBYHIST_END_X", 0, 14, RWC, 0x00000fff},
	{"RGBYHIST_END_Y", 0, 14, RWC, 0x00003fff},
	{"RGBYHIST_MEM_EN_RGB_0_0", 0, 1, RWC, 0x00000000},
	{"RGBYHIST_MEM_EN_RGB_1_0", 1, 1, RWC, 0x00000000},
	{"RGBYHIST_MEM_EN_RGB_2_0", 2, 1, RWC, 0x00000000},
	{"RGBYHIST_MEM_EN_Y_0_0", 0, 1, RWC, 0x00000000},
	{"RGBYHIST_MEM_EN_Y_0_1", 1, 1, RWC, 0x00000000},
	{"RGBYHIST_MEM_EN_Y_0_2", 2, 1, RWC, 0x00000000},
	{"RGBYHIST_MEM_EN_Y_0_3", 3, 1, RWC, 0x00000000},
	{"RGBYHIST_MEM_EN_Y_0_4", 4, 1, RWC, 0x00000000},
	{"RGBYHIST_MEM_EN_Y_0_5", 5, 1, RWC, 0x00000000},
	{"RGBYHIST_MEM_DATA_TYPE_0_0", 0, 2, RWC, 0x00000000},
	{"RGBYHIST_MEM_DATA_TYPE_0_1", 2, 2, RWC, 0x00000000},
	{"RGBYHIST_MEM_DATA_TYPE_0_2", 4, 2, RWC, 0x00000000},
	{"RGBYHIST_MEM_DATA_TYPE_0_3", 6, 2, RWC, 0x00000000},
	{"RGBYHIST_MEM_DATA_TYPE_0_4", 8, 2, RWC, 0x00000000},
	{"RGBYHIST_MEM_DATA_TYPE_0_5", 10, 2, RWC, 0x00000000},
	{"RGBYHIST_MEM_SHIFT_RGB_0_0", 0, 4, RWC, 0x00000005},
	{"RGBYHIST_MEM_SHIFT_RGB_1_0", 4, 4, RWC, 0x00000005},
	{"RGBYHIST_MEM_SHIFT_RGB_2_0", 8, 4, RWC, 0x00000005},
	{"RGBYHIST_MEM_SHIFT_Y_0_0", 0, 4, RWC, 0x00000005},
	{"RGBYHIST_MEM_SHIFT_Y_0_1", 4, 4, RWC, 0x00000005},
	{"RGBYHIST_MEM_SHIFT_Y_0_2", 8, 4, RWC, 0x00000005},
	{"RGBYHIST_MEM_SHIFT_Y_0_3", 12, 4, RWC, 0x00000005},
	{"RGBYHIST_MEM_SHIFT_Y_0_4", 16, 4, RWC, 0x00000005},
	{"RGBYHIST_MEM_SHIFT_Y_0_5", 20, 4, RWC, 0x00000005},
	{"RGBYHIST_MEM_GRID_EN_R", 0, 1, RWC, 0x00000000},
	{"RGBYHIST_MEM_GRID_EN_G", 1, 1, RWC, 0x00000000},
	{"RGBYHIST_MEM_GRID_EN_B", 2, 1, RWC, 0x00000000},
	{"RGBYHIST_MEM_GRID_EN_0_0", 0, 1, RWC, 0x00000000},
	{"RGBYHIST_MEM_GRID_EN_0_1", 1, 1, RWC, 0x00000000},
	{"RGBYHIST_MEM_GRID_EN_0_2", 2, 1, RWC, 0x00000000},
	{"RGBYHIST_MEM_GRID_EN_0_3", 3, 1, RWC, 0x00000000},
	{"RGBYHIST_MEM_GRID_EN_0_4", 4, 1, RWC, 0x00000000},
	{"RGBYHIST_MEM_GRID_EN_0_5", 5, 1, RWC, 0x00000000},
	{"RGBYHIST_MEM_LUM_CALC_MODE_0_0", 0, 1, RWC, 0x00000000},
	{"RGBYHIST_MEM_LUM_CALC_MODE_0_1", 1, 1, RWC, 0x00000000},
	{"RGBYHIST_MEM_LUM_CALC_MODE_0_2", 2, 1, RWC, 0x00000000},
	{"RGBYHIST_MEM_LUM_CALC_MODE_0_3", 3, 1, RWC, 0x00000000},
	{"RGBYHIST_MEM_LUM_CALC_MODE_0_4", 4, 1, RWC, 0x00000000},
	{"RGBYHIST_MEM_LUM_CALC_MODE_0_5", 5, 1, RWC, 0x00000000},
	{"RGBYHIST_GRID_NUM_X", 0, 6, RWC, 0x00000020},
	{"RGBYHIST_GRID_NUM_Y", 8, 6, RWC, 0x00000020},
	{"RGBYHIST_GRID_SIZE_BLOCK_X", 0, 10, RWC, 0x00000020},
	{"RGBYHIST_GRID_SIZE_BLOCK_Y", 0, 10, RWC, 0x00000040},
	{"RGBYHIST_GRID_START_X", 0, 14, RWC, 0x00000000},
	{"RGBYHIST_GRID_START_Y", 0, 14, RWC, 0x00000000},
	{"RGBYHIST_GRID_END_X", 0, 14, RWC, 0x00000fff},
	{"RGBYHIST_GRID_END_Y", 0, 14, RWC, 0x00003fff},
	{"RGBYHIST_GRID_TBL_SET_SELECT", 0, 1, RWC, 0x00000000},
	{"RGBYHIST_GRID_TBL_START_ADD", 0, 7, RW, 0x00000000},
	{"RGBYHIST_GRID_TBL_ACCESS", 0, 32, WO, 0x00000000},
	{"RGBYHIST_GRID_TBL_ACCESS_SETB", 0, 32, WO, 0x00000000},
	{"RGBYHIST_Y_GAIN", 0, 13, RWC, 0x00000000},
	{"RGBYHIST_MONO_MODE_EN", 0, 1, RWC, 0x00000000},
	{"RGBYHIST_BIT14_MODE_EN", 0, 1, RWC, 0x00000000},
	{"RGBYHIST_RGB_SHIFT_UP_MIXED_0_0", 0, 3, RWC, 0x00000000},
	{"RGBYHIST_RGB_SHIFT_UP_MIXED_0_1", 4, 3, RWC, 0x00000000},
	{"RGBYHIST_RGB_SHIFT_UP_MIXED_0_2", 8, 3, RWC, 0x00000000},
	{"RGBYHIST_REG_INTERFACE_VER", 0, 16, RO, 0x00001103},
	{"RGBYHIST_BLOCK_ID_CODE", 0, 32, RO, 0x11010109},
	{"COREX_ENABLE", 0, 1, RW, 0x00000000},
	{"COREX_RESET", 0, 1, XWTC, 0x00000000},
	{"COREX_FAST_MODE", 0, 1, RW, 0x00000000},
	{"COREX_UPDATE_TYPE_0", 0, 2, RW, 0x00000001},
	{"COREX_UPDATE_TYPE_1", 0, 2, RW, 0x00000001},
	{"COREX_UPDATE_MODE_0", 0, 1, RW, 0x00000000},
	{"COREX_UPDATE_MODE_1", 0, 1, RW, 0x00000000},
	{"COREX_START_0", 0, 1, XWTC, 0x00000000},
	{"COREX_START_1", 0, 1, XWTC, 0x00000000},
	{"COREX_COPY_FROM_IP_0", 0, 1, XWTC, 0x00000000},
	{"COREX_COPY_FROM_IP_1", 0, 1, XWTC, 0x00000000},
	{"COREX_BUSY_0", 0, 1, RO, 0x00000000},
	{"COREX_IP_SET_0", 1, 1, RO, 0x00000000},
	{"COREX_BUSY_1", 0, 1, RO, 0x00000000},
	{"COREX_IP_SET_1", 1, 1, RO, 0x00000000},
	{"COREX_PRE_ADDR_CONFIG", 0, 32, RW, 0x00000000},
	{"COREX_PRE_DATA_CONFIG", 0, 32, RW, 0x00000000},
	{"COREX_POST_ADDR_CONFIG", 0, 32, RW, 0x00000000},
	{"COREX_POST_DATA_CONFIG", 0, 32, RW, 0x00000000},
	{"COREX_PRE_CONFIG_EN", 0, 1, RW, 0x00000000},
	{"COREX_POST_CONFIG_EN", 1, 1, RW, 0x00000000},
	{"COREX_TYPE_WRITE", 0, 32, WO, 0x00000000},
	{"COREX_TYPE_WRITE_TRIGGER", 0, 1, XWTC, 0x00000000},
	{"COREX_TYPE_READ", 0, 32, RO, 0x00000000},
	{"COREX_TYPE_READ_OFFSET", 0, 8, RW, 0x00000000},
	{"COREX_INTERRUPT_VECTOR_MASKED", 0, 9, RO, 0x00000000},
	{"COREX_INTERRUPT_VECTOR", 0, 9, RO, 0x00000000},
	{"COREX_INTERRUPT_VECTOR_CLEAR", 0, 9, WO, 0x00000000},
	{"COREX_INTERRUPT_MASK", 0, 9, RW, 0x00000000},
	{"COREX_REG_INTERFACE_VER", 0, 16, RO, 0x0000bfbc},
};
#endif
