.ALIASES
L_La            La(1=0 2=N00378 ) CN @UCC28C42_V3.Test(sch_1):INS384@ANALOG.L.Normal(chips)
R_Rstart4          Rstart4(1=0 2=N00378 ) CN @UCC28C42_V3.Test(sch_1):INS406@ANALOG.R.Normal(chips)
L_Ls            Ls(1=0 2=N00232 ) CN @UCC28C42_V3.Test(sch_1):INS254@ANALOG.L.Normal(chips)
Kn_K2            K2() CN @UCC28C42_V3.Test(sch_1):INS428@ANALOG.K_Linear.Normal(chips)
V_V3            V3(+=N00224 -=0 ) CN @UCC28C42_V3.Test(sch_1):INS302@SOURCE.VSIN.Normal(chips)
R_Rstart3          Rstart3(1=N00300 2=N02168 ) CN @UCC28C42_V3.Test(sch_1):INS276@ANALOG.R.Normal(chips)
L_Lm            Lm(1=N02256 2=0 ) CN @UCC28C42_V3.Test(sch_1):INS1947@ANALOG.L.Normal(chips)
R_ESR_Lm          ESR_Lm(1=N02256 2=N00224 ) CN @UCC28C42_V3.Test(sch_1):INS2089@ANALOG.R.Normal(chips)
R_ESR_Ls          ESR_Ls(1=N02168 2=N00232 ) CN @UCC28C42_V3.Test(sch_1):INS2142@ANALOG.R.Normal(chips)
R_Rstart5          Rstart5(1=0 2=N00300 ) CN @UCC28C42_V3.Test(sch_1):INS16740540@ANALOG.R.Normal(chips)
X_Dz            Dz(A=0 C=N16740864 ) CN @UCC28C42_V3.Test(sch_1):INS16740479@SPICE.DI_SMAZ16.Normal(chips)
V_V4            V4(+=N16740857 -=0 ) CN @UCC28C42_V3.Test(sch_1):INS16740772@SOURCE.VSIN.Normal(chips)
R_Rstart6          Rstart6(1=N16740864 2=N16740857 ) CN @UCC28C42_V3.Test(sch_1):INS16740835@ANALOG.R.Normal(chips)
C_Cin           Cin(1=0 2=N16776623 ) CN @UCC28C42_V3.Test(sch_1):INS16776667@ANALOG.C.Normal(chips)
X_U10           U10(AC1=N16776613 -=0 AC2=N16776741 +=N16776623 ) CN
+@UCC28C42_V3.Test(sch_1):INS16776633@DIODE_FULLBRIDGE.KBL06.Normal(chips)
V_V2            V2(+=N16776613 -=N16776741 ) CN @UCC28C42_V3.Test(sch_1):INS16776683@SOURCE.VSIN.Normal(chips)
V_V5            V5(+=N16777810 -=0 ) CN @UCC28C42_V3.Test(sch_1):INS16777828@SOURCE.VSIN.Normal(chips)
R_Rstart7          Rstart7(1=N16777815 2=N16777810 ) CN @UCC28C42_V3.Test(sch_1):INS16777798@ANALOG.R.Normal(chips)
X_U37           U37(ANODE=0 CATHODE=N16777815 ) CN @UCC28C42_V3.Test(sch_1):INS16777736@DFLZ18.DI_DFLZ18.Normal(chips)
R_Rstart8          Rstart8(1=0 2=N16778703 ) CN @UCC28C42_V3.Test(sch_1):INS16778555@ANALOG.R.Normal(chips)
L_L13           L13(1=0 2=IN ) CN @UCC28C42_V3.Test(sch_1):INS16778472@ANALOG.L.Normal(chips)
V_V6            V6(+=N16778537 -=0 ) CN @UCC28C42_V3.Test(sch_1):INS16778509@SOURCE.VSIN.Normal(chips)
R_Rstart9          Rstart9(1=0 2=OUT ) CN @UCC28C42_V3.Test(sch_1):INS16778566@ANALOG.R.Normal(chips)
X_U112          U112(1=IN 2=0 3=OUT 4=0 10=0 11=N16778703 ) CN @UCC28C42_V3.Test(sch_1):INS16778444@XTOF BOOK2.XFMR2.Normal(chips)
R_ESR_Lm1          ESR_Lm1(1=IN 2=N16778537 ) CN @UCC28C42_V3.Test(sch_1):INS16779043@ANALOG.R.Normal(chips)
_    _(IN=IN)
_    _(OUT=OUT)
.ENDALIASES
