// Seed: 4015995698
module module_0 (
    input wand id_0
);
  always begin : LABEL_0
    id_2 = id_0;
    id_3 = id_3;
    id_2 = id_0;
  end
  id_4(
      1, 1, 1
  );
  reg id_5, id_6, id_7, id_8;
  assign id_6 = id_7;
  assign id_6 = -1'h0;
  wand id_9 = 1;
  function id_10(input id_11, input id_12, input id_13);
    begin : LABEL_0
      begin : LABEL_0
        id_5 <= 1;
      end
    end
    id_8 <= id_11;
  endfunction
endmodule
module module_1 (
    output uwire id_0,
    output wor id_1,
    input uwire id_2,
    output logic id_3,
    output tri0 id_4,
    output wand id_5,
    input tri0 id_6,
    input wand id_7,
    input tri1 id_8,
    output wand id_9,
    output tri0 id_10,
    input wire id_11,
    output tri0 id_12,
    input supply0 id_13,
    output tri1 id_14,
    output tri id_15,
    output wor id_16,
    input supply1 id_17,
    input uwire id_18,
    id_26,
    id_27,
    input logic id_19,
    input tri1 id_20,
    output wire id_21,
    output supply1 id_22,
    output wor id_23,
    input wor id_24
);
  initial id_3 <= id_19;
  wire id_28;
  assign id_14 = -1;
  assign id_10 = id_6;
  supply1 id_29, id_30, id_31;
  assign id_23 = 1;
  assign id_16 = id_24 - id_20;
  tri0 id_32, id_33;
  wire id_34;
  wor id_35, id_36 = id_8 + -1, id_37, id_38, id_39;
  assign id_33 = -1'b0 == 1 !== id_18;
  wire id_40;
  assign id_14 = 1 == id_13;
  module_0 modCall_1 (id_8);
  assign modCall_1.id_7 = 0;
  tri id_41 = 1;
  always foreach (id_42) id_35 = id_32;
  assign id_36 = -1;
  assign id_33 = id_30;
endmodule
