library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity get_abs is
generic (
  data_bits                 : integer := 16;
  group_length              : integer := 2 );
port (
	  X                  : in  std_logic_vector(data_bits+group_length+1-1 downto 0);
	  output_abs	     : out std_logic_vector(data_bits-1 downto 0)  
	);
end get_abs;