Timing Analyzer report for or1420SingleCore
Mon Apr 15 14:00:22 2024
Quartus Prime Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clk2'
 14. Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[2]'
 15. Slow 1200mV 85C Model Setup: 'clk1'
 16. Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[3]'
 18. Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'
 19. Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[2]'
 20. Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[3]'
 21. Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'
 23. Slow 1200mV 85C Model Hold: 'clk2'
 24. Slow 1200mV 85C Model Hold: 'clk1'
 25. Slow 1200mV 85C Model Recovery: 'clk2'
 26. Slow 1200mV 85C Model Recovery: 'altpll_component|auto_generated|pll1|clk[2]'
 27. Slow 1200mV 85C Model Recovery: 'clk1'
 28. Slow 1200mV 85C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 85C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 85C Model Removal: 'clk1'
 31. Slow 1200mV 85C Model Removal: 'clk2'
 32. Slow 1200mV 85C Model Removal: 'altpll_component|auto_generated|pll1|clk[2]'
 33. Slow 1200mV 85C Model Metastability Summary
 34. Slow 1200mV 0C Model Fmax Summary
 35. Slow 1200mV 0C Model Setup Summary
 36. Slow 1200mV 0C Model Hold Summary
 37. Slow 1200mV 0C Model Recovery Summary
 38. Slow 1200mV 0C Model Removal Summary
 39. Slow 1200mV 0C Model Minimum Pulse Width Summary
 40. Slow 1200mV 0C Model Setup: 'clk2'
 41. Slow 1200mV 0C Model Setup: 'clk1'
 42. Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[2]'
 43. Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'
 44. Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[3]'
 45. Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'
 46. Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[2]'
 47. Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[3]'
 48. Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'
 49. Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'
 50. Slow 1200mV 0C Model Hold: 'clk2'
 51. Slow 1200mV 0C Model Hold: 'clk1'
 52. Slow 1200mV 0C Model Recovery: 'clk2'
 53. Slow 1200mV 0C Model Recovery: 'clk1'
 54. Slow 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[2]'
 55. Slow 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'
 56. Slow 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'
 57. Slow 1200mV 0C Model Removal: 'clk1'
 58. Slow 1200mV 0C Model Removal: 'clk2'
 59. Slow 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[2]'
 60. Slow 1200mV 0C Model Metastability Summary
 61. Fast 1200mV 0C Model Setup Summary
 62. Fast 1200mV 0C Model Hold Summary
 63. Fast 1200mV 0C Model Recovery Summary
 64. Fast 1200mV 0C Model Removal Summary
 65. Fast 1200mV 0C Model Minimum Pulse Width Summary
 66. Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[2]'
 67. Fast 1200mV 0C Model Setup: 'clk2'
 68. Fast 1200mV 0C Model Setup: 'clk1'
 69. Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[3]'
 70. Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'
 71. Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'
 72. Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[2]'
 73. Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'
 74. Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[3]'
 75. Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'
 76. Fast 1200mV 0C Model Hold: 'clk2'
 77. Fast 1200mV 0C Model Hold: 'clk1'
 78. Fast 1200mV 0C Model Recovery: 'clk2'
 79. Fast 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[2]'
 80. Fast 1200mV 0C Model Recovery: 'clk1'
 81. Fast 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'
 82. Fast 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'
 83. Fast 1200mV 0C Model Removal: 'clk1'
 84. Fast 1200mV 0C Model Removal: 'clk2'
 85. Fast 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[2]'
 86. Fast 1200mV 0C Model Metastability Summary
 87. Multicorner Timing Analysis Summary
 88. Board Trace Model Assignments
 89. Input Transition Times
 90. Signal Integrity Metrics (Slow 1200mv 0c Model)
 91. Signal Integrity Metrics (Slow 1200mv 85c Model)
 92. Signal Integrity Metrics (Fast 1200mv 0c Model)
 93. Setup Transfers
 94. Hold Transfers
 95. Recovery Transfers
 96. Removal Transfers
 97. Report TCCS
 98. Report RSKM
 99. Unconstrained Paths Summary
100. Clock Status Summary
101. Unconstrained Input Ports
102. Unconstrained Output Ports
103. Unconstrained Input Ports
104. Unconstrained Output Ports
105. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; or1420SingleCore                                    ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE30F23C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.47        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  18.9%      ;
;     Processor 3            ;  14.9%      ;
;     Processor 4            ;  13.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------+
; SDC File List                                                 ;
+---------------------------+--------+--------------------------+
; SDC File Path             ; Status ; Read at                  ;
+---------------------------+--------+--------------------------+
; ../scripts/clocks_sdc.tcl ; OK     ; Mon Apr 15 14:00:15 2024 ;
+---------------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------+-------------------------------------------------+
; Clock Name                                  ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                        ; Targets                                         ;
+---------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------+-------------------------------------------------+
; altpll_component|auto_generated|pll1|clk[0] ; Generated ; 13.467 ; 74.26 MHz  ; 0.000 ; 6.733  ; 50.00      ; 16        ; 99          ;       ;        ;           ;            ; false    ; clk1   ; altpll_component|auto_generated|pll1|inclk[0] ; { altpll_component|auto_generated|pll1|clk[0] } ;
; altpll_component|auto_generated|pll1|clk[1] ; Generated ; 6.733  ; 148.52 MHz ; 0.000 ; 3.366  ; 50.00      ; 8         ; 99          ;       ;        ;           ;            ; false    ; clk1   ; altpll_component|auto_generated|pll1|inclk[0] ; { altpll_component|auto_generated|pll1|clk[1] } ;
; altpll_component|auto_generated|pll1|clk[2] ; Generated ; 13.467 ; 74.26 MHz  ; 0.000 ; 6.733  ; 50.00      ; 16        ; 99          ;       ;        ;           ;            ; false    ; clk1   ; altpll_component|auto_generated|pll1|inclk[0] ; { altpll_component|auto_generated|pll1|clk[2] } ;
; altpll_component|auto_generated|pll1|clk[3] ; Generated ; 6.733  ; 148.52 MHz ; 0.000 ; 3.366  ; 50.00      ; 8         ; 99          ;       ;        ;           ;            ; false    ; clk1   ; altpll_component|auto_generated|pll1|inclk[0] ; { altpll_component|auto_generated|pll1|clk[3] } ;
; clk1                                        ; Base      ; 83.333 ; 12.0 MHz   ; 0.000 ; 41.667 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                               ; { clock12MHz }                                  ;
; clk2                                        ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                               ; { clock50MHz }                                  ;
+---------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                          ;
+------------+-----------------+---------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                  ; Note                                           ;
+------------+-----------------+---------------------------------------------+------------------------------------------------+
; 65.86 MHz  ; 65.86 MHz       ; altpll_component|auto_generated|pll1|clk[2] ;                                                ;
; 74.11 MHz  ; 74.11 MHz       ; altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 149.25 MHz ; 149.25 MHz      ; clk2                                        ;                                                ;
; 152.02 MHz ; 152.02 MHz      ; clk1                                        ;                                                ;
; 199.68 MHz ; 199.68 MHz      ; altpll_component|auto_generated|pll1|clk[3] ;                                                ;
; 648.51 MHz ; 402.09 MHz      ; altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                  ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clk2                                        ; -4.158 ; -66.528       ;
; altpll_component|auto_generated|pll1|clk[2] ; -3.985 ; -274.873      ;
; clk1                                        ; -3.595 ; -17.694       ;
; altpll_component|auto_generated|pll1|clk[0] ; -0.196 ; -0.722        ;
; altpll_component|auto_generated|pll1|clk[3] ; 0.641  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 2.944  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                  ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; altpll_component|auto_generated|pll1|clk[2] ; 0.397 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[3] ; 0.450 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 0.451 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 0.464 ; 0.000         ;
; clk2                                        ; 0.760 ; 0.000         ;
; clk1                                        ; 1.264 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                               ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clk2                                        ; -4.214 ; -4.214        ;
; altpll_component|auto_generated|pll1|clk[2] ; -4.184 ; -4.184        ;
; clk1                                        ; -3.781 ; -10.313       ;
; altpll_component|auto_generated|pll1|clk[0] ; 7.980  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                               ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; altpll_component|auto_generated|pll1|clk[0] ; 1.292 ; 0.000         ;
; clk1                                        ; 2.318 ; 0.000         ;
; clk2                                        ; 2.390 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[2] ; 2.908 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                    ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; altpll_component|auto_generated|pll1|clk[3] ; 3.056  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 3.057  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[2] ; 6.300  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 6.421  ; 0.000         ;
; clk2                                        ; 9.759  ; 0.000         ;
; clk1                                        ; 41.424 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk2'                                                                                                                                                                     ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -4.158 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.406      ; 6.486      ;
; -4.158 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.406      ; 6.486      ;
; -4.158 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.406      ; 6.486      ;
; -4.158 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.406      ; 6.486      ;
; -4.158 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[14] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.406      ; 6.486      ;
; -4.158 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.406      ; 6.486      ;
; -4.158 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.406      ; 6.486      ;
; -4.158 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.406      ; 6.486      ;
; -4.158 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.406      ; 6.486      ;
; -4.158 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.406      ; 6.486      ;
; -4.158 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.406      ; 6.486      ;
; -4.158 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[10] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.406      ; 6.486      ;
; -4.158 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[11] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.406      ; 6.486      ;
; -4.158 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[12] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.406      ; 6.486      ;
; -4.158 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[13] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.406      ; 6.486      ;
; -4.158 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[15] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.406      ; 6.486      ;
; -3.936 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.406      ; 6.264      ;
; -3.936 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.406      ; 6.264      ;
; -3.936 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.406      ; 6.264      ;
; -3.936 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.406      ; 6.264      ;
; -3.936 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[14] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.406      ; 6.264      ;
; -3.936 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.406      ; 6.264      ;
; -3.936 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.406      ; 6.264      ;
; -3.936 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.406      ; 6.264      ;
; -3.936 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.406      ; 6.264      ;
; -3.936 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.406      ; 6.264      ;
; -3.936 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.406      ; 6.264      ;
; -3.936 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[10] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.406      ; 6.264      ;
; -3.936 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[11] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.406      ; 6.264      ;
; -3.936 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[12] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.406      ; 6.264      ;
; -3.936 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[13] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.406      ; 6.264      ;
; -3.936 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[15] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.406      ; 6.264      ;
; 13.300 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.618      ;
; 13.300 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.618      ;
; 13.300 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.618      ;
; 13.300 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.618      ;
; 13.300 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.618      ;
; 13.300 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.618      ;
; 13.300 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.618      ;
; 13.300 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.618      ;
; 13.300 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.618      ;
; 13.300 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.618      ;
; 13.300 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.618      ;
; 13.300 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.618      ;
; 13.300 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.618      ;
; 13.300 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.618      ;
; 13.300 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.618      ;
; 13.300 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.618      ;
; 13.349 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.569      ;
; 13.349 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.569      ;
; 13.349 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.569      ;
; 13.349 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.569      ;
; 13.349 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.569      ;
; 13.349 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.569      ;
; 13.349 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.569      ;
; 13.349 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.569      ;
; 13.349 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.569      ;
; 13.349 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.569      ;
; 13.349 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.569      ;
; 13.349 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.569      ;
; 13.349 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.569      ;
; 13.349 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.569      ;
; 13.349 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.569      ;
; 13.349 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.569      ;
; 13.428 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.490      ;
; 13.428 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.490      ;
; 13.428 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.490      ;
; 13.428 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.490      ;
; 13.428 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.490      ;
; 13.428 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.490      ;
; 13.428 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.490      ;
; 13.428 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.490      ;
; 13.428 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.490      ;
; 13.428 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.490      ;
; 13.428 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.490      ;
; 13.428 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.490      ;
; 13.428 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.490      ;
; 13.428 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.490      ;
; 13.428 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.490      ;
; 13.428 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.490      ;
; 13.555 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.363      ;
; 13.555 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.363      ;
; 13.555 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.363      ;
; 13.555 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.363      ;
; 13.555 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.363      ;
; 13.555 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.363      ;
; 13.555 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.363      ;
; 13.555 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.363      ;
; 13.555 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.363      ;
; 13.555 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.363      ;
; 13.555 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.363      ;
; 13.555 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.363      ;
; 13.555 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.363      ;
; 13.555 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.363      ;
; 13.555 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.363      ;
; 13.555 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.363      ;
; 13.593 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.325      ;
; 13.593 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.325      ;
; 13.593 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.325      ;
; 13.593 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.325      ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------+----------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                              ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -3.985 ; processorId:cpuFreq|synchroFlop:msync|s_states[0]        ; processorId:cpuFreq|synchroFlop:msync|s_states[1]                    ; clk2                                        ; altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.028     ; 0.909      ;
; -3.371 ; delayIse:delayMicro|synchroFlop:usync|s_states[0]        ; delayIse:delayMicro|synchroFlop:usync|s_states[1]                    ; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; 0.812        ; -3.023     ; 1.121      ;
; -1.716 ; or1420Top:cpu1|decodeStage:decode|s_exeLoadModeReg[2]    ; or1420Top:cpu1|fetchStage:fetch|s_hitReg                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.388      ; 15.572     ;
; -1.608 ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlB[0]    ; or1420Top:cpu1|fetchStage:fetch|s_hitReg                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.396      ; 15.472     ;
; -1.479 ; or1420Top:cpu1|decodeStage:decode|s_exeLoadModeReg[0]    ; or1420Top:cpu1|fetchStage:fetch|s_hitReg                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.388      ; 15.335     ;
; -1.415 ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlB[1]    ; or1420Top:cpu1|fetchStage:fetch|s_hitReg                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.396      ; 15.279     ;
; -1.346 ; or1420Top:cpu1|decodeStage:decode|s_exeLoadModeReg[1]    ; or1420Top:cpu1|fetchStage:fetch|s_hitReg                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.388      ; 15.202     ;
; -1.311 ; or1420Top:cpu1|decodeStage:decode|s_exceptionModeReg.010 ; or1420Top:cpu1|fetchStage:fetch|s_hitReg                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.377      ; 15.156     ;
; -1.292 ; or1420Top:cpu1|decodeStage:decode|exePortBData[0]        ; or1420Top:cpu1|fetchStage:fetch|s_hitReg                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.395      ; 15.155     ;
; -1.242 ; or1420Top:cpu1|executeStage:exe|wbWriteData[0]           ; or1420Top:cpu1|fetchStage:fetch|s_hitReg                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.415      ; 15.125     ;
; -1.216 ; or1420Top:cpu1|executeStage:exe|wbWriteData[18]          ; or1420Top:cpu1|executeStage:exe|wbWriteData[30]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.562     ; 14.122     ;
; -1.215 ; or1420Top:cpu1|executeStage:exe|wbWriteData[18]          ; or1420Top:cpu1|executeStage:exe|wbWriteData[31]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.556     ; 14.127     ;
; -1.214 ; or1420Top:cpu1|decodeStage:decode|memStoreMode[1]        ; or1420Top:cpu1|fetchStage:fetch|s_hitReg                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.388      ; 15.070     ;
; -1.149 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~31 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.599     ; 14.018     ;
; -1.147 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~27 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.599     ; 14.016     ;
; -1.147 ; or1420Top:cpu1|decodeStage:decode|exeAdderCntrl[0]       ; or1420Top:cpu1|fetchStage:fetch|s_hitReg                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.386      ; 15.001     ;
; -1.145 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~28 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.599     ; 14.014     ;
; -1.144 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~24 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.599     ; 14.013     ;
; -1.144 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~23 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.599     ; 14.013     ;
; -1.120 ; or1420Top:cpu1|decodeStage:decode|s_exceptionModeReg.100 ; or1420Top:cpu1|fetchStage:fetch|s_hitReg                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.377      ; 14.965     ;
; -1.115 ; or1420Top:cpu1|executeStage:exe|wbWriteData[3]           ; or1420Top:cpu1|executeStage:exe|wbWriteData[17]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.561     ; 14.022     ;
; -1.079 ; or1420Top:cpu1|s_wbDataReg[0]                            ; or1420Top:cpu1|fetchStage:fetch|s_hitReg                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.388      ; 14.935     ;
; -1.071 ; or1420Top:cpu1|memoryStage:mem|wbWriteData[0]            ; or1420Top:cpu1|fetchStage:fetch|s_hitReg                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.395      ; 14.934     ;
; -1.046 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[13].ram2|mem~12 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.607     ; 13.907     ;
; -1.042 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[13].ram2|mem~13 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.607     ; 13.903     ;
; -1.041 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[13].ram2|mem~5  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.607     ; 13.902     ;
; -1.039 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[13].ram2|mem~14 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.607     ; 13.900     ;
; -1.038 ; or1420Top:cpu1|decodeStage:decode|memStoreMode[0]        ; or1420Top:cpu1|fetchStage:fetch|s_hitReg                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.388      ; 14.894     ;
; -1.033 ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlB[1]    ; or1420Top:cpu1|executeStage:exe|wbWriteData[30]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.074     ; 14.427     ;
; -1.032 ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlB[1]    ; or1420Top:cpu1|executeStage:exe|wbWriteData[31]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.068     ; 14.432     ;
; -1.029 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[28].ram2|mem~14 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.600     ; 13.897     ;
; -1.029 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[16].ram2|mem~19 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.600     ; 13.897     ;
; -1.028 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[28].ram2|mem~12 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.600     ; 13.896     ;
; -1.028 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[16].ram2|mem~31 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.600     ; 13.896     ;
; -1.026 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[28].ram2|mem~15 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.600     ; 13.894     ;
; -1.026 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[16].ram2|mem~23 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.600     ; 13.894     ;
; -1.023 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[16].ram2|mem~27 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.600     ; 13.891     ;
; -1.022 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[28].ram2|mem~13 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.600     ; 13.890     ;
; -1.013 ; or1420Top:cpu1|executeStage:exe|wbWriteData[24]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~31 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.592     ; 13.889     ;
; -1.012 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~10 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.599     ; 13.881     ;
; -1.011 ; or1420Top:cpu1|executeStage:exe|wbWriteData[24]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~27 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.592     ; 13.887     ;
; -1.010 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~8  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.599     ; 13.879     ;
; -1.009 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~2  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.599     ; 13.878     ;
; -1.009 ; or1420Top:cpu1|executeStage:exe|wbWriteData[24]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~28 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.592     ; 13.885     ;
; -1.008 ; or1420Top:cpu1|executeStage:exe|wbWriteData[24]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~24 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.592     ; 13.884     ;
; -1.008 ; or1420Top:cpu1|executeStage:exe|wbWriteData[24]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~23 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.592     ; 13.884     ;
; -1.007 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~11 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.599     ; 13.876     ;
; -0.994 ; or1420Top:cpu1|decodeStage:decode|exeAdderCntrl[1]       ; or1420Top:cpu1|fetchStage:fetch|s_hitReg                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.386      ; 14.848     ;
; -0.993 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[28].ram1|mem~30 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.609     ; 13.852     ;
; -0.993 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[28].ram1|mem~26 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.609     ; 13.852     ;
; -0.990 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[28].ram1|mem~22 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.609     ; 13.849     ;
; -0.990 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[28].ram1|mem~24 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.609     ; 13.849     ;
; -0.990 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[28].ram1|mem~28 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.609     ; 13.849     ;
; -0.990 ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlB[0]    ; or1420Top:cpu1|executeStage:exe|wbWriteData[30]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.074     ; 14.384     ;
; -0.989 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[28].ram1|mem~18 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.609     ; 13.848     ;
; -0.989 ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlB[0]    ; or1420Top:cpu1|executeStage:exe|wbWriteData[31]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.068     ; 14.389     ;
; -0.972 ; or1420Top:cpu1|decodeStage:decode|s_exceptionModeReg.101 ; or1420Top:cpu1|fetchStage:fetch|s_hitReg                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.377      ; 14.817     ;
; -0.960 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[15].ram1|mem~13 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.609     ; 13.819     ;
; -0.959 ; or1420Top:cpu1|executeStage:exe|wbWriteData[16]          ; or1420Top:cpu1|executeStage:exe|wbWriteData[25]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.580     ; 13.847     ;
; -0.959 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[15].ram1|mem~14 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.609     ; 13.818     ;
; -0.959 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[15].ram1|mem~15 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.609     ; 13.818     ;
; -0.957 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[15].ram1|mem~12 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.609     ; 13.816     ;
; -0.941 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[13].ram2|mem~9  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.607     ; 13.802     ;
; -0.940 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[13].ram2|mem~10 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.607     ; 13.801     ;
; -0.939 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[13].ram2|mem~8  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.607     ; 13.800     ;
; -0.938 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[13].ram2|mem~6  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.607     ; 13.799     ;
; -0.937 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[13].ram2|mem~11 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.607     ; 13.798     ;
; -0.934 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[13].ram2|mem~4  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.607     ; 13.795     ;
; -0.924 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[15].ram2|mem~31 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.597     ; 13.795     ;
; -0.923 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[15].ram2|mem~19 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.597     ; 13.794     ;
; -0.923 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[15].ram2|mem~23 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.597     ; 13.794     ;
; -0.922 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[13].ram1|mem~10 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.607     ; 13.783     ;
; -0.922 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[15].ram2|mem~27 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.597     ; 13.793     ;
; -0.921 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[13].ram1|mem~11 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.607     ; 13.782     ;
; -0.921 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[13].ram1|mem~9  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.607     ; 13.782     ;
; -0.921 ; or1420Top:cpu1|decodeStage:decode|exePortBData[4]        ; or1420Top:cpu1|fetchStage:fetch|s_hitReg                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.381      ; 14.770     ;
; -0.921 ; or1420Top:cpu1|executeStage:exe|wbWriteData[16]          ; or1420Top:cpu1|executeStage:exe|wbWriteData[30]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.565     ; 13.824     ;
; -0.920 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[13].ram1|mem~8  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.607     ; 13.781     ;
; -0.920 ; or1420Top:cpu1|executeStage:exe|wbWriteData[16]          ; or1420Top:cpu1|executeStage:exe|wbWriteData[31]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.559     ; 13.829     ;
; -0.915 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[15].ram2|mem~1  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.597     ; 13.786     ;
; -0.915 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[15].ram2|mem~12 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.597     ; 13.786     ;
; -0.914 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[15].ram2|mem~2  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.597     ; 13.785     ;
; -0.914 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[15].ram2|mem~14 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.597     ; 13.785     ;
; -0.913 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[15].ram2|mem~0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.597     ; 13.784     ;
; -0.913 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[15].ram2|mem~13 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.597     ; 13.784     ;
; -0.911 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[15].ram2|mem~6  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.601     ; 13.778     ;
; -0.911 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[15].ram2|mem~4  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.601     ; 13.778     ;
; -0.911 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[15].ram2|mem~5  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.601     ; 13.778     ;
; -0.911 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[15].ram2|mem~7  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.601     ; 13.778     ;
; -0.910 ; or1420Top:cpu1|executeStage:exe|wbWriteData[24]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[13].ram2|mem~12 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.600     ; 13.778     ;
; -0.907 ; or1420Top:cpu1|executeStage:exe|wbWriteData[23]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~31 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.603     ; 13.772     ;
; -0.906 ; or1420Top:cpu1|executeStage:exe|wbWriteData[24]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[13].ram2|mem~13 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.600     ; 13.774     ;
; -0.905 ; or1420Top:cpu1|executeStage:exe|wbWriteData[24]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[13].ram2|mem~5  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.600     ; 13.773     ;
; -0.905 ; or1420Top:cpu1|executeStage:exe|wbWriteData[23]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~27 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.603     ; 13.770     ;
; -0.903 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[13].ram2|mem~7  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.613     ; 13.758     ;
; -0.903 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[13].ram2|mem~15 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.613     ; 13.758     ;
; -0.903 ; or1420Top:cpu1|executeStage:exe|wbWriteData[24]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[13].ram2|mem~14 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.600     ; 13.771     ;
; -0.903 ; or1420Top:cpu1|executeStage:exe|wbWriteData[23]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~28 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.603     ; 13.768     ;
; -0.902 ; or1420Top:cpu1|executeStage:exe|wbWriteData[23]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~24 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.603     ; 13.767     ;
; -0.902 ; or1420Top:cpu1|executeStage:exe|wbWriteData[23]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~23 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.603     ; 13.767     ;
+--------+----------------------------------------------------------+----------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk1'                                                                                                                                                                                 ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -3.595 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.413      ; 6.846      ;
; -3.564 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.413      ; 6.815      ;
; -3.528 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.413      ; 6.779      ;
; -3.527 ; delayIse:delayMicro|synchroFlop:rsync|s_states[0] ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.415      ; 6.780      ;
; -3.480 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.413      ; 6.731      ;
; -3.091 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.413      ; 6.342      ;
; -3.084 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.413      ; 6.335      ;
; -2.948 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.413      ; 6.199      ;
; -2.928 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.413      ; 6.179      ;
; 76.755 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.083     ; 6.496      ;
; 77.184 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.083     ; 6.067      ;
; 77.213 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.115     ; 6.006      ;
; 77.356 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.083     ; 5.895      ;
; 77.523 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.083     ; 5.728      ;
; 77.642 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.083     ; 5.609      ;
; 77.850 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.083     ; 5.401      ;
; 77.970 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.115     ; 5.249      ;
; 78.206 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.083     ; 5.045      ;
; 78.349 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.083     ; 4.902      ;
; 78.432 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.083     ; 4.819      ;
; 78.507 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.083     ; 4.744      ;
; 78.710 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.083     ; 4.541      ;
; 78.861 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.083     ; 4.390      ;
; 78.877 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 83.333       ; -0.115     ; 4.342      ;
; 79.063 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.115     ; 4.156      ;
; 79.661 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 83.333       ; -0.083     ; 3.590      ;
; 79.954 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.096     ; 3.284      ;
; 80.154 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.096     ; 3.084      ;
; 80.160 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.096     ; 3.078      ;
; 80.383 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.096     ; 2.855      ;
; 81.224 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; clk1                                        ; clk1        ; 83.333       ; -0.078     ; 2.032      ;
; 81.608 ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.083     ; 1.643      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                                                                                     ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -0.196 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.130      ; 13.841     ;
; -0.122 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.115      ; 13.752     ;
; -0.117 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.128      ; 13.760     ;
; -0.106 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.126      ; 13.747     ;
; -0.078 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.117      ; 13.710     ;
; -0.054 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.122      ; 13.691     ;
; -0.049 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.120      ; 13.684     ;
; -0.026 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.245      ; 13.786     ;
; 0.015  ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.245      ; 13.745     ;
; 0.016  ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.130      ; 13.629     ;
; 0.048  ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.230      ; 13.697     ;
; 0.053  ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.243      ; 13.705     ;
; 0.064  ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.241      ; 13.692     ;
; 0.089  ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.230      ; 13.656     ;
; 0.090  ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.115      ; 13.540     ;
; 0.092  ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.232      ; 13.655     ;
; 0.094  ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.243      ; 13.664     ;
; 0.095  ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.128      ; 13.548     ;
; 0.105  ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.241      ; 13.651     ;
; 0.106  ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.126      ; 13.535     ;
; 0.116  ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.237      ; 13.636     ;
; 0.121  ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.235      ; 13.629     ;
; 0.133  ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.232      ; 13.614     ;
; 0.134  ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.117      ; 13.498     ;
; 0.157  ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.237      ; 13.595     ;
; 0.158  ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.122      ; 13.479     ;
; 0.162  ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.235      ; 13.588     ;
; 0.163  ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.120      ; 13.472     ;
; 0.164  ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.245      ; 13.596     ;
; 0.224  ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.245      ; 13.536     ;
; 0.238  ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.230      ; 13.507     ;
; 0.243  ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.243      ; 13.515     ;
; 0.254  ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.241      ; 13.502     ;
; 0.259  ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.245      ; 13.501     ;
; 0.282  ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.232      ; 13.465     ;
; 0.298  ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.230      ; 13.447     ;
; 0.303  ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.243      ; 13.455     ;
; 0.306  ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.237      ; 13.446     ;
; 0.311  ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.235      ; 13.439     ;
; 0.314  ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.241      ; 13.442     ;
; 0.333  ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.230      ; 13.412     ;
; 0.338  ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.243      ; 13.420     ;
; 0.342  ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.232      ; 13.405     ;
; 0.349  ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.241      ; 13.407     ;
; 0.366  ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.237      ; 13.386     ;
; 0.371  ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.235      ; 13.379     ;
; 0.377  ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.232      ; 13.370     ;
; 0.401  ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.237      ; 13.351     ;
; 0.406  ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.235      ; 13.344     ;
; 0.419  ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.245      ; 13.341     ;
; 0.447  ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.195     ; 12.826     ;
; 0.493  ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.230      ; 13.252     ;
; 0.498  ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.243      ; 13.260     ;
; 0.500  ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.125      ; 13.140     ;
; 0.509  ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.241      ; 13.247     ;
; 0.537  ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.232      ; 13.210     ;
; 0.561  ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.237      ; 13.191     ;
; 0.566  ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.235      ; 13.184     ;
; 0.617  ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.080     ; 12.771     ;
; 0.658  ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.080     ; 12.730     ;
; 0.659  ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.195     ; 12.614     ;
; 0.670  ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.240      ; 13.085     ;
; 0.711  ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.240      ; 13.044     ;
; 0.712  ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.125      ; 12.928     ;
; 0.807  ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.080     ; 12.581     ;
; 0.860  ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.240      ; 12.895     ;
; 0.867  ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.080     ; 12.521     ;
; 0.902  ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.080     ; 12.486     ;
; 0.920  ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.240      ; 12.835     ;
; 0.955  ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.240      ; 12.800     ;
; 1.062  ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.080     ; 12.326     ;
; 1.115  ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.240      ; 12.640     ;
; 1.158  ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.129      ; 12.486     ;
; 1.163  ; s_resetCountReg[4]                                        ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.269     ; 5.302      ;
; 1.232  ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.114      ; 12.397     ;
; 1.237  ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.127      ; 12.405     ;
; 1.248  ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.125      ; 12.392     ;
; 1.276  ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.116      ; 12.355     ;
; 1.300  ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.121      ; 12.336     ;
; 1.305  ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.119      ; 12.329     ;
; 1.358  ; s_resetCountReg[4]                                        ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.269     ; 5.107      ;
; 1.359  ; s_resetCountReg[4]                                        ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.269     ; 5.106      ;
; 1.408  ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.245      ; 12.352     ;
; 1.470  ; s_resetCountReg[4]                                        ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.268     ; 4.996      ;
; 1.470  ; s_resetCountReg[4]                                        ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.268     ; 4.996      ;
; 1.470  ; s_resetCountReg[4]                                        ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.268     ; 4.996      ;
; 1.470  ; s_resetCountReg[4]                                        ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.268     ; 4.996      ;
; 1.482  ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.230      ; 12.263     ;
; 1.487  ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.243      ; 12.271     ;
; 1.498  ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.241      ; 12.258     ;
; 1.526  ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.232      ; 12.221     ;
; 1.550  ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.237      ; 12.202     ;
; 1.555  ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.235      ; 12.195     ;
; 1.693  ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.022     ; 5.020      ;
; 1.721  ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.021     ; 4.993      ;
; 1.726  ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.021     ; 4.988      ;
; 1.754  ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.023     ; 4.958      ;
; 1.771  ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.021     ; 4.943      ;
; 1.771  ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.021     ; 4.943      ;
; 1.771  ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.021     ; 4.943      ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                 ;
+-------+------------------------------+----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.641 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.189     ; 5.904      ;
; 0.645 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.187     ; 5.902      ;
; 0.693 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.191     ; 5.850      ;
; 0.737 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.187     ; 5.810      ;
; 0.741 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.187     ; 5.806      ;
; 0.780 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.175     ; 5.779      ;
; 0.793 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.189     ; 5.752      ;
; 0.818 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.187     ; 5.729      ;
; 0.829 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.185     ; 5.720      ;
; 0.839 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.187     ; 5.708      ;
; 0.840 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.189     ; 5.705      ;
; 0.848 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.173     ; 5.713      ;
; 0.871 ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.187     ; 5.676      ;
; 0.876 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.185     ; 5.673      ;
; 0.877 ; bios:start|s_burstSizeReg[2] ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.187     ; 5.670      ;
; 0.880 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.173     ; 5.681      ;
; 0.908 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.189     ; 5.637      ;
; 0.918 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_shortCountReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.185     ; 5.631      ;
; 0.927 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.187     ; 5.620      ;
; 0.928 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_shortCountReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.185     ; 5.621      ;
; 0.929 ; bios:start|s_burstSizeReg[2] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.189     ; 5.616      ;
; 0.957 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.189     ; 5.588      ;
; 0.964 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[4]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.171     ; 5.599      ;
; 0.964 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[0]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.171     ; 5.599      ;
; 0.964 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[1]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.171     ; 5.599      ;
; 0.964 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.171     ; 5.599      ;
; 0.964 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[3]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.171     ; 5.599      ;
; 0.964 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[5]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.171     ; 5.599      ;
; 0.964 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.171     ; 5.599      ;
; 0.964 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.171     ; 5.599      ;
; 0.964 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.171     ; 5.599      ;
; 0.964 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[9]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.171     ; 5.599      ;
; 0.964 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[10]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.171     ; 5.599      ;
; 0.964 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[11]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.171     ; 5.599      ;
; 0.964 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[12]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.171     ; 5.599      ;
; 0.964 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[13]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.171     ; 5.599      ;
; 0.964 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[14]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.171     ; 5.599      ;
; 0.965 ; bios:start|s_burstSizeReg[2] ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.185     ; 5.584      ;
; 0.966 ; bios:start|s_addressReg[29]  ; sdramController:sdram|s_rowAddressReg[4]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.171     ; 5.597      ;
; 0.966 ; bios:start|s_addressReg[29]  ; sdramController:sdram|s_rowAddressReg[0]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.171     ; 5.597      ;
; 0.966 ; bios:start|s_addressReg[29]  ; sdramController:sdram|s_rowAddressReg[1]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.171     ; 5.597      ;
; 0.966 ; bios:start|s_addressReg[29]  ; sdramController:sdram|s_rowAddressReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.171     ; 5.597      ;
; 0.966 ; bios:start|s_addressReg[29]  ; sdramController:sdram|s_rowAddressReg[3]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.171     ; 5.597      ;
; 0.966 ; bios:start|s_addressReg[29]  ; sdramController:sdram|s_rowAddressReg[5]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.171     ; 5.597      ;
; 0.966 ; bios:start|s_addressReg[29]  ; sdramController:sdram|s_rowAddressReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.171     ; 5.597      ;
; 0.966 ; bios:start|s_addressReg[29]  ; sdramController:sdram|s_rowAddressReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.171     ; 5.597      ;
; 0.966 ; bios:start|s_addressReg[29]  ; sdramController:sdram|s_rowAddressReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.171     ; 5.597      ;
; 0.966 ; bios:start|s_addressReg[29]  ; sdramController:sdram|s_rowAddressReg[9]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.171     ; 5.597      ;
; 0.966 ; bios:start|s_addressReg[29]  ; sdramController:sdram|s_rowAddressReg[10]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.171     ; 5.597      ;
; 0.966 ; bios:start|s_addressReg[29]  ; sdramController:sdram|s_rowAddressReg[11]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.171     ; 5.597      ;
; 0.966 ; bios:start|s_addressReg[29]  ; sdramController:sdram|s_rowAddressReg[12]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.171     ; 5.597      ;
; 0.966 ; bios:start|s_addressReg[29]  ; sdramController:sdram|s_rowAddressReg[13]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.171     ; 5.597      ;
; 0.966 ; bios:start|s_addressReg[29]  ; sdramController:sdram|s_rowAddressReg[14]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.171     ; 5.597      ;
; 0.974 ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.189     ; 5.571      ;
; 0.976 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.191     ; 5.567      ;
; 0.982 ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.173     ; 5.579      ;
; 0.990 ; bios:start|s_addressReg[6]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.187     ; 5.557      ;
; 1.010 ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.185     ; 5.539      ;
; 1.012 ; bios:start|s_burstSizeReg[5] ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.187     ; 5.535      ;
; 1.016 ; bios:start|s_burstSizeReg[2] ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.173     ; 5.545      ;
; 1.019 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.175     ; 5.540      ;
; 1.034 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.191     ; 5.509      ;
; 1.035 ; bios:start|s_burstSizeReg[4] ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.187     ; 5.512      ;
; 1.052 ; bios:start|s_addressReg[5]   ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.189     ; 5.493      ;
; 1.053 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.191     ; 5.490      ;
; 1.054 ; bios:start|s_burstSizeReg[2] ; sdramController:sdram|s_shortCountReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.185     ; 5.495      ;
; 1.055 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.175     ; 5.504      ;
; 1.060 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[3]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.187     ; 5.487      ;
; 1.062 ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_shortCountReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.185     ; 5.487      ;
; 1.066 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.189     ; 5.479      ;
; 1.068 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.175     ; 5.491      ;
; 1.071 ; bios:start|s_addressReg[5]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.187     ; 5.476      ;
; 1.087 ; bios:start|s_burstSizeReg[4] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.189     ; 5.458      ;
; 1.099 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_shortCountReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.187     ; 5.448      ;
; 1.115 ; bios:start|s_burstSizeReg[5] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.189     ; 5.430      ;
; 1.120 ; bios:start|s_addressReg[5]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.191     ; 5.423      ;
; 1.123 ; bios:start|s_burstSizeReg[4] ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.185     ; 5.426      ;
; 1.123 ; bios:start|s_burstSizeReg[5] ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.173     ; 5.438      ;
; 1.124 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[5]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.187     ; 5.423      ;
; 1.125 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.187     ; 5.422      ;
; 1.127 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.173     ; 5.434      ;
; 1.148 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_shortCountReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.187     ; 5.399      ;
; 1.153 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.189     ; 5.392      ;
; 1.155 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.173     ; 5.406      ;
; 1.163 ; bios:start|s_addressReg[5]   ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.175     ; 5.396      ;
; 1.166 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.187     ; 5.381      ;
; 1.174 ; bios:start|s_burstSizeReg[4] ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.173     ; 5.387      ;
; 1.175 ; bios:start|s_burstSizeReg[6] ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.187     ; 5.372      ;
; 1.181 ; bios:start|s_addressReg[30]  ; sdramController:sdram|s_rowAddressReg[4]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.171     ; 5.382      ;
; 1.181 ; bios:start|s_addressReg[30]  ; sdramController:sdram|s_rowAddressReg[0]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.171     ; 5.382      ;
; 1.181 ; bios:start|s_addressReg[30]  ; sdramController:sdram|s_rowAddressReg[1]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.171     ; 5.382      ;
; 1.181 ; bios:start|s_addressReg[30]  ; sdramController:sdram|s_rowAddressReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.171     ; 5.382      ;
; 1.181 ; bios:start|s_addressReg[30]  ; sdramController:sdram|s_rowAddressReg[3]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.171     ; 5.382      ;
; 1.181 ; bios:start|s_addressReg[30]  ; sdramController:sdram|s_rowAddressReg[5]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.171     ; 5.382      ;
; 1.181 ; bios:start|s_addressReg[30]  ; sdramController:sdram|s_rowAddressReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.171     ; 5.382      ;
; 1.181 ; bios:start|s_addressReg[30]  ; sdramController:sdram|s_rowAddressReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.171     ; 5.382      ;
; 1.181 ; bios:start|s_addressReg[30]  ; sdramController:sdram|s_rowAddressReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.171     ; 5.382      ;
; 1.181 ; bios:start|s_addressReg[30]  ; sdramController:sdram|s_rowAddressReg[9]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.171     ; 5.382      ;
; 1.181 ; bios:start|s_addressReg[30]  ; sdramController:sdram|s_rowAddressReg[10]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.171     ; 5.382      ;
; 1.181 ; bios:start|s_addressReg[30]  ; sdramController:sdram|s_rowAddressReg[11]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.171     ; 5.382      ;
+-------+------------------------------+----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 2.944 ; s_resetCountReg[4]                                             ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.183     ; 3.607      ;
; 3.897 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.110     ; 2.727      ;
; 3.901 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.110     ; 2.723      ;
; 3.902 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.110     ; 2.722      ;
; 3.921 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.110     ; 2.703      ;
; 3.921 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.110     ; 2.703      ;
; 3.922 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.110     ; 2.702      ;
; 3.922 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.110     ; 2.702      ;
; 3.924 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.110     ; 2.700      ;
; 3.927 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.110     ; 2.697      ;
; 3.928 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.110     ; 2.696      ;
; 3.928 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.110     ; 2.696      ;
; 4.063 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.110     ; 2.561      ;
; 4.391 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.171     ; 2.172      ;
; 4.526 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.171     ; 2.037      ;
; 4.527 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.171     ; 2.036      ;
; 4.528 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.171     ; 2.035      ;
; 4.528 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.171     ; 2.035      ;
; 4.529 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.171     ; 2.034      ;
; 4.531 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.171     ; 2.032      ;
; 4.533 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.171     ; 2.030      ;
; 4.536 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.171     ; 2.027      ;
; 4.536 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.171     ; 2.027      ;
; 4.537 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.171     ; 2.026      ;
; 4.538 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.171     ; 2.025      ;
; 4.703 ; screens:hdmi|s_hSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.158     ; 1.873      ;
; 4.759 ; screens:hdmi|s_redPixel[3]                                     ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.188     ; 1.787      ;
; 4.775 ; screens:hdmi|s_BluePixel[3]                                    ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.188     ; 1.771      ;
; 4.781 ; screens:hdmi|s_redPixel[4]                                     ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.188     ; 1.765      ;
; 5.058 ; screens:hdmi|s_redPixel[1]                                     ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.188     ; 1.488      ;
; 5.061 ; screens:hdmi|s_BluePixel[4]                                    ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.185     ; 1.488      ;
; 5.102 ; screens:hdmi|s_greenPixel[5]                                   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.185     ; 1.447      ;
; 5.104 ; screens:hdmi|s_redPixel[2]                                     ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.188     ; 1.442      ;
; 5.107 ; screens:hdmi|s_greenPixel[4]                                   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.188     ; 1.439      ;
; 5.112 ; screens:hdmi|s_greenPixel[2]                                   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.188     ; 1.434      ;
; 5.134 ; screens:hdmi|s_BluePixel[1]                                    ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.188     ; 1.412      ;
; 5.138 ; screens:hdmi|s_BluePixel[2]                                    ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.185     ; 1.411      ;
; 5.150 ; screens:hdmi|s_greenPixel[3]                                   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.185     ; 1.399      ;
; 5.186 ; screens:hdmi|s_activeOut[2]                                    ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.165     ; 1.383      ;
; 5.191 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 1.461      ;
; 5.191 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 1.461      ;
; 5.191 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 1.461      ;
; 5.191 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 1.461      ;
; 5.191 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 1.461      ;
; 5.191 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 1.461      ;
; 5.191 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 1.461      ;
; 5.191 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 1.461      ;
; 5.191 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 1.461      ;
; 5.191 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 1.461      ;
; 5.191 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 1.461      ;
; 5.191 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 1.461      ;
; 5.191 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 1.461      ;
; 5.191 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 1.461      ;
; 5.191 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 1.461      ;
; 5.231 ; screens:hdmi|s_vSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.165     ; 1.338      ;
; 5.794 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 0.858      ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                                                                      ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.397 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[23]                     ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a0~porta_datain_reg0                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.532      ; 1.183      ;
; 0.415 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[18]                     ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a7~porta_datain_reg0                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.484      ; 1.153      ;
; 0.422 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[5]                      ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a7~porta_datain_reg0                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.484      ; 1.160      ;
; 0.427 ; uartBus:uart1|uartTxFifo:TXF|s_readAddressReg[2]                    ; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.476      ; 1.157      ;
; 0.431 ; or1420Top:cpu1|fetchStage:fetch|s_hitReg                            ; or1420Top:cpu1|fetchStage:fetch|s_hitReg                                                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.103      ; 0.746      ;
; 0.431 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[3]                      ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a7~porta_datain_reg0                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.484      ; 1.169      ;
; 0.434 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[6]                  ; or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|altsyncram:byteRam0_rtl_0|altsyncram_9f81:auto_generated|ram_block1a4~porta_address_reg0       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.478      ; 1.166      ;
; 0.435 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[2]                      ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a7~porta_datain_reg0                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.484      ; 1.173      ;
; 0.436 ; uartBus:uart1|uartTxFifo:TXF|s_writeAddressReg[0]                   ; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.482      ; 1.172      ;
; 0.437 ; uartBus:uart1|uartTxFifo:TXF|s_readAddressReg[1]                    ; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.476      ; 1.167      ;
; 0.439 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[5]                  ; or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|altsyncram:byteRam0_rtl_0|altsyncram_9f81:auto_generated|ram_block1a4~porta_address_reg0       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.478      ; 1.171      ;
; 0.440 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[7]                  ; or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|altsyncram:byteRam0_rtl_0|altsyncram_9f81:auto_generated|ram_block1a4~porta_address_reg0       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.478      ; 1.172      ;
; 0.441 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[1]                  ; or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|altsyncram:byteRam0_rtl_0|altsyncram_9f81:auto_generated|ram_block1a4~porta_address_reg0       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.476      ; 1.171      ;
; 0.442 ; uartBus:uart1|uartTxFifo:TXF|s_writeAddressReg[2]                   ; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.482      ; 1.178      ;
; 0.443 ; busArbiter:arbiter|s_queueInsertPointerReg[3]                       ; busArbiter:arbiter|queueMemory:queue|altsyncram:s_memory_rtl_0|altsyncram_cpg1:auto_generated|ram_block1a0~porta_address_reg0                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.474      ; 1.171      ;
; 0.446 ; uartBus:uart1|uartTxFifo:TXF|s_readAddressReg[0]                    ; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.476      ; 1.176      ;
; 0.446 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[4]                  ; or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|altsyncram:byteRam0_rtl_0|altsyncram_9f81:auto_generated|ram_block1a4~porta_address_reg0       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.478      ; 1.178      ;
; 0.447 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[8]                  ; or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|altsyncram:byteRam0_rtl_0|altsyncram_9f81:auto_generated|ram_block1a4~porta_address_reg0       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.478      ; 1.179      ;
; 0.447 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[11]                     ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a7~porta_datain_reg0                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.484      ; 1.185      ;
; 0.449 ; or1420Top:cpu1|dCache:loadStore|s_busStateReg.REQUEST_BUS           ; or1420Top:cpu1|dCache:loadStore|s_busStateReg.REQUEST_BUS                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; or1420Top:cpu1|dCache:loadStore|s_busErrorReg                       ; or1420Top:cpu1|dCache:loadStore|s_busErrorReg                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; or1420Top:cpu1|dCache:loadStore|s_busStateReg.NOOP                  ; or1420Top:cpu1|dCache:loadStore|s_busStateReg.NOOP                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; or1420Top:cpu1|dCache:loadStore|s_stateReg.IDLE                     ; or1420Top:cpu1|dCache:loadStore|s_stateReg.IDLE                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; or1420Top:cpu1|dCache:loadStore|s_stateReg.WAIT_FOR_ACTION          ; or1420Top:cpu1|dCache:loadStore|s_stateReg.WAIT_FOR_ACTION                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; or1420Top:cpu1|dCache:loadStore|s_cacheErrorReg                     ; or1420Top:cpu1|dCache:loadStore|s_cacheErrorReg                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 0.746      ;
; 0.450 ; screens:hdmi|graphicsController:graphics|s_writeIndexReg            ; screens:hdmi|graphicsController:graphics|s_writeIndexReg                                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; bios:start|s_transactionActiveReg                                   ; bios:start|s_transactionActiveReg                                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; sdramController:sdram|s_transactionActiveReg                        ; sdramController:sdram|s_transactionActiveReg                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; screens:hdmi|textController:textC1|s_clearLineCounterReg[7]         ; screens:hdmi|textController:textC1|s_clearLineCounterReg[7]                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; screens:hdmi|graphicsController:graphics|s_dmaState.IDLE            ; screens:hdmi|graphicsController:graphics|s_dmaState.IDLE                                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; screens:hdmi|graphicsController:graphics|s_grayScaleReg             ; screens:hdmi|graphicsController:graphics|s_grayScaleReg                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; busArbiter:arbiter|s_queueRemovePointerReg[2]                       ; busArbiter:arbiter|queueMemory:queue|altsyncram:s_memory_rtl_0|altsyncram_cpg1:auto_generated|ram_block1a0~portb_address_reg0                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.475      ; 1.179      ;
; 0.450 ; screens:hdmi|graphicsController:graphics|s_dmaState.WRITE_BLACK     ; screens:hdmi|graphicsController:graphics|s_dmaState.WRITE_BLACK                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; uartBus:uart1|baudGenerator:bdg|s_baudDivReg[1]                     ; uartBus:uart1|baudGenerator:bdg|s_baudDivReg[1]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; uartBus:uart1|baudGenerator:bdg|s_baudDivReg[2]                     ; uartBus:uart1|baudGenerator:bdg|s_baudDivReg[2]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|fetchStage:fetch|s_busStateReg.NOP                   ; or1420Top:cpu1|fetchStage:fetch|s_busStateReg.NOP                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|fetchStage:fetch|s_stateReg.WAIT_CACHE_LINE          ; or1420Top:cpu1|fetchStage:fetch|s_stateReg.WAIT_CACHE_LINE                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|fetchStage:fetch|s_busStateReg.WAIT_BURST            ; or1420Top:cpu1|fetchStage:fetch|s_busStateReg.WAIT_BURST                                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|fetchStage:fetch|s_busStateReg.REQUEST_BUS           ; or1420Top:cpu1|fetchStage:fetch|s_busStateReg.REQUEST_BUS                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|fetchStage:fetch|s_busErrorReg                       ; or1420Top:cpu1|fetchStage:fetch|s_busErrorReg                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|fetchStage:fetch|s_insertNopReg                      ; or1420Top:cpu1|fetchStage:fetch|s_insertNopReg                                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|fetchStage:fetch|s_stateReg.IDLE                     ; or1420Top:cpu1|fetchStage:fetch|s_stateReg.IDLE                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; delayIse:delayMicro|s_supressDoneReg                                ; delayIse:delayMicro|s_supressDoneReg                                                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; camera:camIf|synchroFlop:spclk|s_states[0]                          ; camera:camIf|synchroFlop:spclk|s_states[0]                                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.451 ; busArbiter:arbiter|s_timeOutReg[15]                                 ; busArbiter:arbiter|s_timeOutReg[15]                                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; busArbiter:arbiter|s_stateReg.WAIT_BEGIN                            ; busArbiter:arbiter|s_stateReg.WAIT_BEGIN                                                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; spiBus:flash|s_transactionActiveReg                                 ; spiBus:flash|s_transactionActiveReg                                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|graphicsController:graphics|s_dualPixelReg             ; screens:hdmi|graphicsController:graphics|s_dualPixelReg                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|graphicsController:graphics|s_dmaState.REQUEST1        ; screens:hdmi|graphicsController:graphics|s_dmaState.REQUEST1                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|graphicsController:graphics|s_dualLineReg              ; screens:hdmi|graphicsController:graphics|s_dualLineReg                                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|s_dataOutReg[22]                                      ; uartBus:uart1|s_dataOutReg[22]                                                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|s_dataOutValidReg                                     ; uartBus:uart1|s_dataOutValidReg                                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|s_dataOutReg[4]                                       ; uartBus:uart1|s_dataOutReg[4]                                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; sdramController:sdram|s_dataOutValidReg[1]                          ; sdramController:sdram|s_dataOutValidReg[1]                                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|s_readStateReg.WAIT                                   ; uartBus:uart1|s_readStateReg.WAIT                                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; sdramController:sdram|s_endTransactionPendingReg                    ; sdramController:sdram|s_endTransactionPendingReg                                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|graphicsController:graphics|s_dmaState.ERROR           ; screens:hdmi|graphicsController:graphics|s_dmaState.ERROR                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|graphicsController:graphics|s_dmaState.READ            ; screens:hdmi|graphicsController:graphics|s_dmaState.READ                                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|graphicsController:graphics|s_dmaState.READ1           ; screens:hdmi|graphicsController:graphics|s_dmaState.READ1                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|graphicsController:graphics|s_dmaState.REQUEST         ; screens:hdmi|graphicsController:graphics|s_dmaState.REQUEST                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; sdramController:sdram|s_delayedWriteDoneReg[0]                      ; sdramController:sdram|s_delayedWriteDoneReg[0]                                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|graphicsController:graphics|s_lineCountReg             ; screens:hdmi|graphicsController:graphics|s_lineCountReg                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|textController:textC1|s_cursorVisibleReg               ; screens:hdmi|textController:textC1|s_cursorVisibleReg                                                                                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|uartTxFifo:TXF|s_fifoEmptyReg                         ; uartBus:uart1|uartTxFifo:TXF|s_fifoEmptyReg                                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|uartTx:TXC|s_stateMachineReg.IDLE                     ; uartBus:uart1|uartTx:TXC|s_stateMachineReg.IDLE                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|uartTxFifo:TXF|s_readAddressReg[3]                    ; uartBus:uart1|uartTxFifo:TXF|s_readAddressReg[3]                                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|uartTxFifo:TXF|s_readAddressReg[0]                    ; uartBus:uart1|uartTxFifo:TXF|s_readAddressReg[0]                                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|uartTxFifo:TXF|s_readAddressReg[1]                    ; uartBus:uart1|uartTxFifo:TXF|s_readAddressReg[1]                                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|uartTxFifo:TXF|s_readAddressReg[2]                    ; uartBus:uart1|uartTxFifo:TXF|s_readAddressReg[2]                                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|uartRx:RXC|s_breakReg                                 ; uartBus:uart1|uartRx:RXC|s_breakReg                                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|uartRxFifo:RXF|s_writeAddressReg[2]                   ; uartBus:uart1|uartRxFifo:RXF|s_writeAddressReg[2]                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|uartRxFifo:RXF|s_readAddressReg[2]                    ; uartBus:uart1|uartRxFifo:RXF|s_readAddressReg[2]                                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|uartRxFifo:RXF|s_readAddressReg[1]                    ; uartBus:uart1|uartRxFifo:RXF|s_readAddressReg[1]                                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|uartRxFifo:RXF|s_readAddressReg[0]                    ; uartBus:uart1|uartRxFifo:RXF|s_readAddressReg[0]                                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|uartRxFifo:RXF|s_readAddressReg[3]                    ; uartBus:uart1|uartRxFifo:RXF|s_readAddressReg[3]                                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|uartRxFifo:RXF|s_writeAddressReg[1]                   ; uartBus:uart1|uartRxFifo:RXF|s_writeAddressReg[1]                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|uartRx:RXC|s_parityErrorReg                           ; uartBus:uart1|uartRx:RXC|s_parityErrorReg                                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|uartRx:RXC|s_baudCounterReg[3]                        ; uartBus:uart1|uartRx:RXC|s_baudCounterReg[3]                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|uartRx:RXC|s_baudCounterReg[2]                        ; uartBus:uart1|uartRx:RXC|s_baudCounterReg[2]                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|uartRx:RXC|s_baudCounterReg[1]                        ; uartBus:uart1|uartRx:RXC|s_baudCounterReg[1]                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|uartRx:RXC|s_stateMachineReg.RECEIVE                  ; uartBus:uart1|uartRx:RXC|s_stateMachineReg.RECEIVE                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|baudGenerator:bdg|s_baudDivReg[0]                     ; uartBus:uart1|baudGenerator:bdg|s_baudDivReg[0]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|uartTxFifo:TXF|s_writeAddressReg[1]                   ; uartBus:uart1|uartTxFifo:TXF|s_writeAddressReg[1]                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|uartTxFifo:TXF|s_writeAddressReg[2]                   ; uartBus:uart1|uartTxFifo:TXF|s_writeAddressReg[2]                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|uartTx:TXC|s_bitDoneReg                               ; uartBus:uart1|uartTx:TXC|s_bitDoneReg                                                                                                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|s_lineStatus1Reg                                      ; uartBus:uart1|s_lineStatus1Reg                                                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|textController:textC1|s_smallCharsReg                  ; screens:hdmi|textController:textC1|s_smallCharsReg                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|s_modemControlReg[4]                                  ; uartBus:uart1|s_modemControlReg[4]                                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; bios:start|s_stateMachineReg.BUSERROR                               ; bios:start|s_stateMachineReg.BUSERROR                                                                                                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; sdramController:sdram|s_initBusyReg                                 ; sdramController:sdram|s_initBusyReg                                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; camera:camIf|s_hzCountReg[4]                                        ; camera:camIf|s_hzCountReg[4]                                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; camera:camIf|s_hzCountReg[5]                                        ; camera:camIf|s_hzCountReg[5]                                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; camera:camIf|s_hzCountReg[7]                                        ; camera:camIf|s_hzCountReg[7]                                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; processorId:cpuFreq|decimalCounter:cnt[4].dcount|s_countValueReg[2] ; processorId:cpuFreq|decimalCounter:cnt[4].dcount|s_countValueReg[2]                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; processorId:cpuFreq|decimalCounter:cnt[4].dcount|s_countValueReg[1] ; processorId:cpuFreq|decimalCounter:cnt[4].dcount|s_countValueReg[1]                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; camera:camIf|s_grabberActiveReg                                     ; camera:camIf|s_grabberActiveReg                                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|uartRx:RXC|s_bitCounterReg[0]                         ; uartBus:uart1|uartRx:RXC|s_bitCounterReg[0]                                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|uartTx:TXC|s_halfBitCountReg[4]                       ; uartBus:uart1|uartTx:TXC|s_halfBitCountReg[4]                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; spiBus:flash|spiShiftQuad:quad|s_bitCountReg[3]                     ; spiBus:flash|spiShiftQuad:quad|s_bitCountReg[3]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; spiBus:flash|spiShiftQuad:quad|s_bitCountReg[1]                     ; spiBus:flash|spiShiftQuad:quad|s_bitCountReg[1]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                         ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.450 ; sdramController:sdram|s_columnAddressReg[0]                    ; sdramController:sdram|s_columnAddressReg[0]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.084      ; 0.746      ;
; 0.451 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH    ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; sdramController:sdram|s_sdramDataValidReg                      ; sdramController:sdram|s_sdramDataValidReg                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; sdramController:sdram|s_sdramCurrentState.DO_READ              ; sdramController:sdram|s_sdramCurrentState.DO_READ               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; sdramController:sdram|s_sdramCurrentState.RESET_STATE          ; sdramController:sdram|s_sdramCurrentState.RESET_STATE           ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.746      ;
; 0.452 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2   ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2    ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1   ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1    ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO       ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.746      ;
; 0.499 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST2     ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST3      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.794      ;
; 0.500 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST3     ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST4      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.795      ;
; 0.526 ; sdramController:sdram|s_sdramCurrentState.SET_MODE_REG         ; sdramController:sdram|sdramAddr[6]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.820      ;
; 0.539 ; sdramController:sdram|s_sdramCurrentState.RESET_STATE          ; sdramController:sdram|sdramCsN                                  ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.834      ;
; 0.542 ; sdramController:sdram|s_sdramCurrentState.WRITE_HI             ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_HI         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.837      ;
; 0.545 ; sdramController:sdram|s_sdramCurrentState.WRITE_HI             ; sdramController:sdram|sdramDqmN[0]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.840      ;
; 0.589 ; sdramController:sdram|s_sdramClkReg                            ; sdramController:sdram|s_columnAddressReg[6]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.884      ;
; 0.590 ; sdramController:sdram|s_sdramClkReg                            ; sdramController:sdram|s_columnAddressReg[7]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.885      ;
; 0.592 ; sdramController:sdram|s_sdramClkReg                            ; sdramController:sdram|s_columnAddressReg[5]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.887      ;
; 0.599 ; sdramController:sdram|s_sdramClkReg                            ; sdramController:sdram|s_columnAddressReg[3]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.894      ;
; 0.600 ; sdramController:sdram|s_sdramClkReg                            ; sdramController:sdram|s_columnAddressReg[2]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.895      ;
; 0.603 ; sdramController:sdram|s_sdramClkReg                            ; sdramController:sdram|s_columnAddressReg[1]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.898      ;
; 0.604 ; sdramController:sdram|s_sdramClkReg                            ; sdramController:sdram|s_columnAddressReg[4]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.899      ;
; 0.641 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST1     ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST2      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.935      ;
; 0.642 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1   ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH2      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.936      ;
; 0.665 ; sdramController:sdram|s_sdramCurrentState.WRITE_LO             ; sdramController:sdram|sdramDqmN[0]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.960      ;
; 0.666 ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST         ; sdramController:sdram|s_sdramCurrentState.INIT_READ_WRITE       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.961      ;
; 0.666 ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO       ; sdramController:sdram|s_sdramCurrentState.DO_PRECHARGE          ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.960      ;
; 0.672 ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_LO        ; sdramController:sdram|s_sdramCurrentState.WRITE_HI              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.967      ;
; 0.673 ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.968      ;
; 0.675 ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST1     ; sdramController:sdram|s_sdramCurrentState.INIT_WORD_WRITE       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.969      ;
; 0.677 ; sdramController:sdram|s_dataToRamReg[10]                       ; sdramController:sdram|s_sdramDataOutReg[10]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.084      ; 0.973      ;
; 0.679 ; sdramController:sdram|s_dataToRamReg[16]                       ; sdramController:sdram|s_sdramDataOutReg[0]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.084      ; 0.975      ;
; 0.683 ; sdramController:sdram|s_dataToRamReg[11]                       ; sdramController:sdram|s_sdramDataOutReg[11]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.084      ; 0.979      ;
; 0.683 ; sdramController:sdram|s_sdramCurrentState.WRITE_LO             ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_LO         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.978      ;
; 0.692 ; sdramController:sdram|s_dataToRamReg[25]                       ; sdramController:sdram|s_sdramDataOutReg[9]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.987      ;
; 0.695 ; sdramController:sdram|s_dataToRamReg[6]                        ; sdramController:sdram|s_sdramDataOutReg[6]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.990      ;
; 0.697 ; sdramController:sdram|s_sdramCurrentState.WAIT_PRECHARGE       ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH1      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.992      ;
; 0.698 ; sdramController:sdram|s_sdramCurrentState.WAIT_MODE_REG        ; sdramController:sdram|s_sdramCurrentState.SET_EXTENDED_MODE_REG ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.993      ;
; 0.705 ; sdramController:sdram|s_rowAddressReg[8]                       ; sdramController:sdram|sdramAddr[8]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.000      ;
; 0.713 ; sdramController:sdram|s_dataToRamReg[29]                       ; sdramController:sdram|s_sdramDataOutReg[13]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.084      ; 1.009      ;
; 0.720 ; sdramController:sdram|s_dataToRamReg[5]                        ; sdramController:sdram|s_sdramDataOutReg[5]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.015      ;
; 0.720 ; sdramController:sdram|s_dataToRamReg[4]                        ; sdramController:sdram|s_sdramDataOutReg[4]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.015      ;
; 0.721 ; sdramController:sdram|s_dataToRamReg[8]                        ; sdramController:sdram|s_sdramDataOutReg[8]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.016      ;
; 0.732 ; sdramController:sdram|s_sdramCurrentState.INIT_READ_WRITE      ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST1      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.027      ;
; 0.735 ; sdramController:sdram|s_sdramCurrentState.RESET_STATE          ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.029      ;
; 0.737 ; sdramController:sdram|s_sdramCurrentState.DO_READ              ; sdramController:sdram|s_sdramDataValidReg                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.032      ;
; 0.739 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST4     ; sdramController:sdram|s_sdramCurrentState.DO_READ               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.034      ;
; 0.760 ; sdramController:sdram|s_rowAddressReg[5]                       ; sdramController:sdram|s_rowAddressReg[5]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.055      ;
; 0.760 ; sdramController:sdram|s_rowAddressReg[1]                       ; sdramController:sdram|s_rowAddressReg[1]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.055      ;
; 0.761 ; sdramController:sdram|s_rowAddressReg[13]                      ; sdramController:sdram|s_rowAddressReg[13]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.056      ;
; 0.761 ; sdramController:sdram|s_rowAddressReg[3]                       ; sdramController:sdram|s_rowAddressReg[3]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.056      ;
; 0.761 ; sdramController:sdram|s_rowAddressReg[2]                       ; sdramController:sdram|s_rowAddressReg[2]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.056      ;
; 0.762 ; sdramController:sdram|s_rowAddressReg[12]                      ; sdramController:sdram|s_rowAddressReg[12]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.057      ;
; 0.762 ; sdramController:sdram|s_rowAddressReg[11]                      ; sdramController:sdram|s_rowAddressReg[11]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.057      ;
; 0.762 ; sdramController:sdram|s_rowAddressReg[10]                      ; sdramController:sdram|s_rowAddressReg[10]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.057      ;
; 0.762 ; sdramController:sdram|s_rowAddressReg[9]                       ; sdramController:sdram|s_rowAddressReg[9]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.057      ;
; 0.762 ; sdramController:sdram|s_rowAddressReg[7]                       ; sdramController:sdram|s_rowAddressReg[7]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.057      ;
; 0.762 ; sdramController:sdram|s_rowAddressReg[4]                       ; sdramController:sdram|s_rowAddressReg[4]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.057      ;
; 0.763 ; sdramController:sdram|s_rowAddressReg[14]                      ; sdramController:sdram|s_rowAddressReg[14]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.058      ;
; 0.764 ; sdramController:sdram|s_rowAddressReg[8]                       ; sdramController:sdram|s_rowAddressReg[8]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.059      ;
; 0.764 ; sdramController:sdram|s_rowAddressReg[6]                       ; sdramController:sdram|s_rowAddressReg[6]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.059      ;
; 0.765 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[14]    ; sdramController:sdram|s_dataToRamReg[14]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.218      ; 1.214      ;
; 0.773 ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH      ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.068      ;
; 0.775 ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST1     ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST1      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.069      ;
; 0.777 ; sdramController:sdram|s_sdramCurrentState.WRITE_LO             ; sdramController:sdram|sdramDqmN[1]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.072      ;
; 0.779 ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH2     ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2    ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.073      ;
; 0.784 ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_HI        ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.079      ;
; 0.785 ; sdramController:sdram|s_rowAddressReg[0]                       ; sdramController:sdram|s_rowAddressReg[0]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.080      ;
; 0.786 ; sdramController:sdram|s_sdramCurrentState.DO_READ              ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION  ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.081      ;
; 0.790 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[21]    ; sdramController:sdram|s_dataToRamReg[21]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.218      ; 1.239      ;
; 0.803 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH    ; sdramController:sdram|s_sdramCurrentState.IDLE                  ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.098      ;
; 0.816 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[26]    ; sdramController:sdram|s_dataToRamReg[26]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.218      ; 1.265      ;
; 0.845 ; sdramController:sdram|s_dataToRamReg[18]                       ; sdramController:sdram|s_sdramDataOutReg[2]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.140      ;
; 0.850 ; sdramController:sdram|s_dataToRamReg[7]                        ; sdramController:sdram|s_sdramDataOutReg[7]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.145      ;
; 0.852 ; sdramController:sdram|s_sdramCurrentState.WRITE_HI             ; sdramController:sdram|sdramDqmN[1]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.147      ;
; 0.870 ; sdramController:sdram|s_readPendingReg                         ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.207      ; 1.308      ;
; 0.877 ; sdramController:sdram|s_sdramClkReg                            ; sdramController:sdram|s_columnAddressReg[8]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.172      ;
; 0.900 ; sdramController:sdram|s_rowAddressReg[12]                      ; sdramController:sdram|sdramAddr[12]                             ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.195      ;
; 0.901 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[16]    ; sdramController:sdram|s_dataToRamReg[16]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.218      ; 1.350      ;
; 0.922 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[0]     ; sdramController:sdram|s_dataToRamReg[0]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.218      ; 1.371      ;
; 0.936 ; sdramController:sdram|s_dataToRamReg[30]                       ; sdramController:sdram|s_sdramDataOutReg[14]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.230      ;
; 0.937 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[30]    ; sdramController:sdram|s_dataToRamReg[30]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.218      ; 1.386      ;
; 0.938 ; sdramController:sdram|s_dataToRamReg[19]                       ; sdramController:sdram|s_sdramDataOutReg[3]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.232      ;
; 0.941 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[19]    ; sdramController:sdram|s_dataToRamReg[19]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.218      ; 1.390      ;
; 0.943 ; sdramController:sdram|s_dataToRamReg[24]                       ; sdramController:sdram|s_sdramDataOutReg[8]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.238      ;
; 0.945 ; sdramController:sdram|s_dataToRamReg[20]                       ; sdramController:sdram|s_sdramDataOutReg[4]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.084      ; 1.241      ;
; 0.960 ; sdramController:sdram|s_dataToRamReg[17]                       ; sdramController:sdram|s_sdramDataOutReg[1]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.255      ;
; 0.960 ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH1     ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1    ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.254      ;
; 0.961 ; sdramController:sdram|s_dataToRamReg[28]                       ; sdramController:sdram|s_sdramDataOutReg[12]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.255      ;
; 0.961 ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_PRECHARGE ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST          ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.255      ;
; 0.964 ; sdramController:sdram|s_sdramCurrentState.DO_PRECHARGE         ; sdramController:sdram|sdramAddr[2]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.258      ;
; 0.968 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[3]     ; sdramController:sdram|s_dataToRamReg[3]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.218      ; 1.417      ;
; 0.972 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[9]     ; sdramController:sdram|s_dataToRamReg[9]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.218      ; 1.421      ;
; 0.975 ; sdramController:sdram|s_columnAddressReg[7]                    ; sdramController:sdram|sdramAddr[7]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.084      ; 1.271      ;
; 0.979 ; sdramController:sdram|s_sdramCurrentState.SET_MODE_REG         ; sdramController:sdram|sdramAddr[5]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.273      ;
; 0.983 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[28]    ; sdramController:sdram|s_dataToRamReg[28]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.218      ; 1.432      ;
; 0.983 ; sdramController:sdram|s_dataToRamReg[27]                       ; sdramController:sdram|s_sdramDataOutReg[11]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.084      ; 1.279      ;
; 0.984 ; sdramController:sdram|s_dataToRamReg[31]                       ; sdramController:sdram|s_sdramDataOutReg[15]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.279      ;
; 0.987 ; sdramController:sdram|s_dataToRamReg[23]                       ; sdramController:sdram|s_sdramDataOutReg[7]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.282      ;
; 0.989 ; sdramController:sdram|s_dataToRamReg[22]                       ; sdramController:sdram|s_sdramDataOutReg[6]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.284      ;
; 0.992 ; sdramController:sdram|s_dataToRamReg[1]                        ; sdramController:sdram|s_sdramDataOutReg[1]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.287      ;
+-------+----------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                                                                                       ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.451 ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]               ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.452 ; screens:hdmi|s_cursorOnReg                                     ; screens:hdmi|s_cursorOnReg                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0]             ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.484 ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH    ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.778      ;
; 0.500 ; screens:hdmi|textController:textC1|s_asciiBitIndex[0]          ; screens:hdmi|textController:textC1|asciiBitSelector[0]                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; screens:hdmi|s_vSyncOut[1]                                     ; screens:hdmi|s_vSyncOut[2]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; screens:hdmi|s_vSyncOut[0]                                     ; screens:hdmi|s_vSyncOut[1]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; screens:hdmi|hdmi_720p:generator|vSyncOut                      ; screens:hdmi|s_vSyncOut[0]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; screens:hdmi|s_hSyncOut[0]                                     ; screens:hdmi|s_hSyncOut[1]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; screens:hdmi|hdmi_720p:generator|hSyncOut                      ; screens:hdmi|s_hSyncOut[0]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.512 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC        ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.804      ;
; 0.522 ; screens:hdmi|s_readPixelCounterReg[1]                          ; screens:hdmi|s_graySelectReg[1]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.817      ;
; 0.526 ; screens:hdmi|s_isInGraphicRegion[1]                            ; screens:hdmi|s_nextGraphicLineReg                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.820      ;
; 0.534 ; screens:hdmi|hdmi_720p:generator|requestPixel                  ; screens:hdmi|s_activeOut[0]                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.828      ;
; 0.542 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH  ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.834      ;
; 0.661 ; screens:hdmi|s_readPixelCounterReg[2]                          ; screens:hdmi|s_graySelectReg[1]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.956      ;
; 0.667 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.961      ;
; 0.668 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.960      ;
; 0.669 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.961      ;
; 0.682 ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH     ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.976      ;
; 0.698 ; screens:hdmi|s_activeOut[1]                                    ; screens:hdmi|s_activeOut[2]                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.992      ;
; 0.698 ; screens:hdmi|textController:textC1|s_asciiBitIndex[2]          ; screens:hdmi|textController:textC1|asciiBitSelector[2]                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.992      ;
; 0.699 ; screens:hdmi|textController:textC1|s_asciiBitIndex[1]          ; screens:hdmi|textController:textC1|asciiBitSelector[1]                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.993      ;
; 0.708 ; screens:hdmi|s_activeOut[0]                                    ; screens:hdmi|s_activeOut[1]                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.002      ;
; 0.716 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; screens:hdmi|hdmi_720p:generator|lineIndex[1]                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.011      ;
; 0.742 ; screens:hdmi|s_cursorBlinkCounterReg[10]                       ; screens:hdmi|s_cursorBlinkCounterReg[10]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.035      ;
; 0.743 ; screens:hdmi|s_cursorBlinkCounterReg[8]                        ; screens:hdmi|s_cursorBlinkCounterReg[8]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; screens:hdmi|s_cursorBlinkCounterReg[14]                       ; screens:hdmi|s_cursorBlinkCounterReg[14]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.036      ;
; 0.745 ; screens:hdmi|s_cursorBlinkCounterReg[2]                        ; screens:hdmi|s_cursorBlinkCounterReg[2]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; screens:hdmi|s_cursorBlinkCounterReg[3]                        ; screens:hdmi|s_cursorBlinkCounterReg[3]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; screens:hdmi|s_cursorBlinkCounterReg[4]                        ; screens:hdmi|s_cursorBlinkCounterReg[4]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; screens:hdmi|s_cursorBlinkCounterReg[6]                        ; screens:hdmi|s_cursorBlinkCounterReg[6]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; screens:hdmi|s_cursorBlinkCounterReg[9]                        ; screens:hdmi|s_cursorBlinkCounterReg[9]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; screens:hdmi|s_cursorBlinkCounterReg[11]                       ; screens:hdmi|s_cursorBlinkCounterReg[11]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; screens:hdmi|s_cursorBlinkCounterReg[13]                       ; screens:hdmi|s_cursorBlinkCounterReg[13]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; screens:hdmi|s_cursorBlinkCounterReg[15]                       ; screens:hdmi|s_cursorBlinkCounterReg[15]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; screens:hdmi|s_cursorBlinkCounterReg[7]                        ; screens:hdmi|s_cursorBlinkCounterReg[7]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; screens:hdmi|s_cursorBlinkCounterReg[20]                       ; screens:hdmi|s_cursorBlinkCounterReg[20]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; screens:hdmi|s_cursorBlinkCounterReg[1]                        ; screens:hdmi|s_cursorBlinkCounterReg[1]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.041      ;
; 0.749 ; screens:hdmi|s_cursorBlinkCounterReg[21]                       ; screens:hdmi|s_cursorBlinkCounterReg[21]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.042      ;
; 0.750 ; screens:hdmi|s_cursorBlinkCounterReg[23]                       ; screens:hdmi|s_cursorBlinkCounterReg[23]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.043      ;
; 0.750 ; screens:hdmi|s_textContent[1]                                  ; screens:hdmi|s_greenPixel[4]                                                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.045      ;
; 0.758 ; screens:hdmi|s_readPixelCounterReg[1]                          ; screens:hdmi|s_readPixelCounterReg[1]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.053      ;
; 0.760 ; screens:hdmi|s_cursorBlinkCounterReg[12]                       ; screens:hdmi|s_cursorBlinkCounterReg[12]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.053      ;
; 0.761 ; screens:hdmi|s_cursorBlinkCounterReg[16]                       ; screens:hdmi|s_cursorBlinkCounterReg[16]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; screens:hdmi|s_readPixelCounterReg[1]                          ; screens:hdmi|s_selectReg                                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.056      ;
; 0.762 ; screens:hdmi|s_cursorBlinkCounterReg[18]                       ; screens:hdmi|s_cursorBlinkCounterReg[18]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; screens:hdmi|s_textContent[1]                                  ; screens:hdmi|s_BluePixel[3]                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.057      ;
; 0.762 ; screens:hdmi|s_readPixelCounterReg[7]                          ; screens:hdmi|s_readPixelCounterReg[7]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.057      ;
; 0.762 ; screens:hdmi|s_readPixelCounterReg[5]                          ; screens:hdmi|s_readPixelCounterReg[5]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.057      ;
; 0.762 ; screens:hdmi|s_readPixelCounterReg[2]                          ; screens:hdmi|s_readPixelCounterReg[2]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.057      ;
; 0.763 ; screens:hdmi|s_cursorBlinkCounterReg[24]                       ; screens:hdmi|s_cursorBlinkCounterReg[24]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; screens:hdmi|s_readPixelCounterReg[9]                          ; screens:hdmi|s_readPixelCounterReg[9]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.058      ;
; 0.764 ; screens:hdmi|s_cursorBlinkCounterReg[26]                       ; screens:hdmi|s_cursorBlinkCounterReg[26]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; screens:hdmi|s_cursorBlinkCounterReg[19]                       ; screens:hdmi|s_cursorBlinkCounterReg[19]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; screens:hdmi|s_cursorBlinkCounterReg[22]                       ; screens:hdmi|s_cursorBlinkCounterReg[22]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; screens:hdmi|s_readPixelCounterReg[8]                          ; screens:hdmi|s_readPixelCounterReg[8]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.059      ;
; 0.764 ; screens:hdmi|s_readPixelCounterReg[6]                          ; screens:hdmi|s_readPixelCounterReg[6]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.059      ;
; 0.764 ; screens:hdmi|s_readPixelCounterReg[0]                          ; screens:hdmi|s_readPixelCounterReg[0]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.059      ;
; 0.765 ; screens:hdmi|s_cursorBlinkCounterReg[5]                        ; screens:hdmi|s_cursorBlinkCounterReg[5]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; screens:hdmi|s_cursorBlinkCounterReg[17]                       ; screens:hdmi|s_cursorBlinkCounterReg[17]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC        ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; screens:hdmi|s_cursorBlinkCounterReg[25]                       ; screens:hdmi|s_cursorBlinkCounterReg[25]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC        ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[2]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.768 ; screens:hdmi|s_readPixelCounterReg[3]                          ; screens:hdmi|s_readPixelCounterReg[3]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.063      ;
; 0.770 ; screens:hdmi|s_readPixelCounterReg[4]                          ; screens:hdmi|s_readPixelCounterReg[4]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.065      ;
; 0.780 ; screens:hdmi|s_cursorBlinkCounterReg[0]                        ; screens:hdmi|s_cursorBlinkCounterReg[0]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.073      ;
; 0.795 ; screens:hdmi|s_readPixelCounterReg[0]                          ; screens:hdmi|s_selectReg                                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.090      ;
; 0.814 ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.108      ;
; 0.816 ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; screens:hdmi|hdmi_720p:generator|newScreen                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.110      ;
; 0.865 ; screens:hdmi|s_textContent[1]                                  ; screens:hdmi|s_redPixel[3]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.160      ;
; 0.935 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10]                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.227      ;
; 0.937 ; screens:hdmi|s_textContent[1]                                  ; screens:hdmi|s_redPixel[2]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.232      ;
; 0.950 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; screens:hdmi|hdmi_720p:generator|lineIndex[0]                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.244      ;
; 0.975 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; screens:hdmi|hdmi_720p:generator|lineIndex[2]                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.272      ;
; 0.993 ; screens:hdmi|s_textContent[1]                                  ; screens:hdmi|s_redPixel[4]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.288      ;
; 0.995 ; screens:hdmi|hdmi_720p:generator|pixelIndex[0]                 ; screens:hdmi|textController:textC1|s_asciiBitIndex[0]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.287      ;
; 1.002 ; screens:hdmi|hdmi_720p:generator|lineIndex[2]                  ; screens:hdmi|textController:textC1|asciiLineIndex[2]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.295      ;
; 1.005 ; screens:hdmi|hdmi_720p:generator|lineIndex[2]                  ; screens:hdmi|textController:textC1|asciiLineIndex[1]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.298      ;
; 1.045 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.337      ;
; 1.045 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.337      ;
; 1.050 ; screens:hdmi|s_textContent[1]                                  ; screens:hdmi|s_redPixel[1]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.345      ;
; 1.067 ; screens:hdmi|textController:textC1|asciiLineIndex[1]           ; screens:hdmi|charRom:asciiRom|altsyncram:Ram0_rtl_0|altsyncram_ul71:auto_generated|ram_block1a0~porta_address_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.791      ;
; 1.071 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH  ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.363      ;
; 1.071 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH  ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.363      ;
; 1.090 ; screens:hdmi|s_readPixelCounterReg[9]                          ; screens:hdmi|dualPortRam2k:LineBuffer1|altsyncram:memory_rtl_0|altsyncram_c3d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 1.741      ;
; 1.094 ; screens:hdmi|s_readPixelCounterReg[5]                          ; screens:hdmi|dualPortRam2k:LineBuffer1|altsyncram:memory_rtl_0|altsyncram_c3d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 1.745      ;
; 1.095 ; screens:hdmi|textController:textC1|asciiLineIndex[2]           ; screens:hdmi|charRom:asciiRom|altsyncram:Ram0_rtl_0|altsyncram_ul71:auto_generated|ram_block1a0~porta_address_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.819      ;
; 1.096 ; screens:hdmi|s_textContent[1]                                  ; screens:hdmi|s_BluePixel[1]                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.391      ;
; 1.096 ; screens:hdmi|s_textContent[1]                                  ; screens:hdmi|s_greenPixel[2]                                                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.391      ;
; 1.098 ; screens:hdmi|s_cursorBlinkCounterReg[9]                        ; screens:hdmi|s_cursorBlinkCounterReg[10]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.391      ;
; 1.098 ; screens:hdmi|s_cursorBlinkCounterReg[13]                       ; screens:hdmi|s_cursorBlinkCounterReg[14]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.391      ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.464 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.758      ;
; 0.773 ; screens:hdmi|s_vSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.230      ; 1.234      ;
; 0.806 ; screens:hdmi|s_activeOut[2]                                    ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.230      ; 1.267      ;
; 0.864 ; screens:hdmi|s_greenPixel[3]                                   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.210      ; 1.305      ;
; 0.882 ; screens:hdmi|s_BluePixel[2]                                    ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.210      ; 1.323      ;
; 0.884 ; screens:hdmi|s_BluePixel[1]                                    ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.208      ; 1.323      ;
; 0.894 ; screens:hdmi|s_greenPixel[2]                                   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.208      ; 1.333      ;
; 0.899 ; screens:hdmi|s_greenPixel[4]                                   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.208      ; 1.338      ;
; 0.901 ; screens:hdmi|s_redPixel[2]                                     ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.208      ; 1.340      ;
; 0.911 ; screens:hdmi|s_greenPixel[5]                                   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.210      ; 1.352      ;
; 0.943 ; screens:hdmi|s_BluePixel[4]                                    ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.210      ; 1.384      ;
; 0.944 ; screens:hdmi|s_redPixel[1]                                     ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.208      ; 1.383      ;
; 1.156 ; screens:hdmi|s_redPixel[4]                                     ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.208      ; 1.595      ;
; 1.183 ; screens:hdmi|s_BluePixel[3]                                    ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.208      ; 1.622      ;
; 1.196 ; screens:hdmi|s_redPixel[3]                                     ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.208      ; 1.635      ;
; 1.227 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.521      ;
; 1.227 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.521      ;
; 1.227 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.521      ;
; 1.227 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.521      ;
; 1.227 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.521      ;
; 1.227 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.521      ;
; 1.227 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.521      ;
; 1.227 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.521      ;
; 1.227 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.521      ;
; 1.227 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.521      ;
; 1.227 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.521      ;
; 1.227 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.521      ;
; 1.227 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.521      ;
; 1.227 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.521      ;
; 1.227 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.521      ;
; 1.275 ; screens:hdmi|s_hSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.237      ; 1.743      ;
; 1.472 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.224      ; 1.927      ;
; 1.472 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.224      ; 1.927      ;
; 1.473 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.224      ; 1.928      ;
; 1.474 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.224      ; 1.929      ;
; 1.476 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.224      ; 1.931      ;
; 1.476 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.224      ; 1.931      ;
; 1.480 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.224      ; 1.935      ;
; 1.480 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.224      ; 1.935      ;
; 1.482 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.224      ; 1.937      ;
; 1.482 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.224      ; 1.937      ;
; 1.482 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.224      ; 1.937      ;
; 1.584 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.224      ; 2.039      ;
; 1.849 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.283      ; 2.363      ;
; 1.942 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.283      ; 2.456      ;
; 1.943 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.283      ; 2.457      ;
; 1.944 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.283      ; 2.458      ;
; 1.948 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.283      ; 2.462      ;
; 1.950 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.283      ; 2.464      ;
; 1.951 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.283      ; 2.465      ;
; 1.952 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.283      ; 2.466      ;
; 1.952 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.283      ; 2.466      ;
; 1.965 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.283      ; 2.479      ;
; 1.967 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.283      ; 2.481      ;
; 1.971 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.283      ; 2.485      ;
; 2.994 ; s_resetCountReg[4]                                             ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.213      ; 3.438      ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk2'                                                                                                                                                  ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.760 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.055      ;
; 0.760 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.055      ;
; 0.761 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.056      ;
; 0.761 ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.056      ;
; 0.761 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.056      ;
; 0.762 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.057      ;
; 0.762 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.057      ;
; 0.762 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.057      ;
; 0.762 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.057      ;
; 0.762 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.057      ;
; 0.762 ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.057      ;
; 0.762 ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.057      ;
; 0.763 ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.058      ;
; 0.764 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.059      ;
; 0.764 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.059      ;
; 0.784 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.079      ;
; 1.114 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.409      ;
; 1.114 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.409      ;
; 1.115 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.410      ;
; 1.115 ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.410      ;
; 1.115 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.410      ;
; 1.116 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.411      ;
; 1.116 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.411      ;
; 1.122 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.417      ;
; 1.123 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.418      ;
; 1.123 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.418      ;
; 1.124 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.419      ;
; 1.124 ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.419      ;
; 1.125 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.420      ;
; 1.125 ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.420      ;
; 1.125 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.420      ;
; 1.131 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.426      ;
; 1.132 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.427      ;
; 1.132 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.427      ;
; 1.133 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.428      ;
; 1.134 ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.429      ;
; 1.134 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.429      ;
; 1.134 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.429      ;
; 1.245 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.540      ;
; 1.245 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.540      ;
; 1.246 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.541      ;
; 1.246 ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.541      ;
; 1.246 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.541      ;
; 1.247 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.542      ;
; 1.247 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.542      ;
; 1.254 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.549      ;
; 1.254 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.549      ;
; 1.255 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.550      ;
; 1.255 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.550      ;
; 1.256 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.551      ;
; 1.256 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.551      ;
; 1.262 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.557      ;
; 1.263 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.558      ;
; 1.263 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.558      ;
; 1.264 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.559      ;
; 1.265 ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.560      ;
; 1.265 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.560      ;
; 1.265 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.560      ;
; 1.271 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.566      ;
; 1.272 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.567      ;
; 1.272 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.567      ;
; 1.273 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.568      ;
; 1.274 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.569      ;
; 1.274 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.569      ;
; 1.364 ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.659      ;
; 1.385 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.680      ;
; 1.385 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.680      ;
; 1.386 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.681      ;
; 1.386 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.681      ;
; 1.387 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.682      ;
; 1.387 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.682      ;
; 1.394 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.689      ;
; 1.394 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.689      ;
; 1.395 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.690      ;
; 1.396 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.691      ;
; 1.396 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.691      ;
; 1.402 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.697      ;
; 1.403 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.698      ;
; 1.403 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.698      ;
; 1.404 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.699      ;
; 1.405 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.700      ;
; 1.405 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.700      ;
; 1.411 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.706      ;
; 1.412 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.707      ;
; 1.412 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.707      ;
; 1.413 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.708      ;
; 1.414 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.709      ;
; 1.525 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.820      ;
; 1.525 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.820      ;
; 1.526 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.821      ;
; 1.527 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.822      ;
; 1.527 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.822      ;
; 1.534 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.829      ;
; 1.534 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.829      ;
; 1.535 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.830      ;
; 1.536 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.831      ;
; 1.542 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.837      ;
; 1.543 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.838      ;
; 1.543 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.838      ;
; 1.544 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.839      ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk1'                                                                                                                                                                                 ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 1.264 ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.083      ; 1.559      ;
; 1.631 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; clk1                                        ; clk1        ; 0.000        ; 0.088      ; 1.931      ;
; 2.232 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.110      ; 2.554      ;
; 2.427 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.110      ; 2.749      ;
; 2.432 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.110      ; 2.754      ;
; 2.493 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.035      ; 5.895      ;
; 2.549 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.035      ; 5.951      ;
; 2.596 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.035      ; 5.998      ;
; 2.602 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.035      ; 6.004      ;
; 2.703 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.035      ; 6.105      ;
; 2.707 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.035      ; 6.109      ;
; 2.716 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.110      ; 3.038      ;
; 2.766 ; delayIse:delayMicro|synchroFlop:rsync|s_states[0] ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.037      ; 6.170      ;
; 2.768 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.035      ; 6.170      ;
; 2.844 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.035      ; 6.246      ;
; 2.848 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 0.000        ; 0.083      ; 3.143      ;
; 3.549 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.091      ; 3.852      ;
; 3.625 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 0.000        ; 0.091      ; 3.928      ;
; 3.635 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.083      ; 3.930      ;
; 3.646 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.083      ; 3.941      ;
; 3.717 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.083      ; 4.012      ;
; 3.830 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.083      ; 4.125      ;
; 3.835 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.083      ; 4.130      ;
; 3.904 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.083      ; 4.199      ;
; 4.119 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.083      ; 4.414      ;
; 4.123 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.083      ; 4.418      ;
; 4.482 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.091      ; 4.785      ;
; 4.766 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.083      ; 5.061      ;
; 4.824 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.083      ; 5.119      ;
; 5.017 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.091      ; 5.320      ;
; 5.188 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.083      ; 5.483      ;
; 5.586 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.083      ; 5.881      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk2'                                                                                                                                                                              ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -4.214 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.407      ; 6.543      ;
; -4.142 ; processorId:cpuFreq|synchroFlop:msync|s_states[1] ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.406      ; 6.470      ;
; -3.725 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.407      ; 6.054      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                        ;
+--------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -4.184 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; 0.812        ; -3.037     ; 1.920      ;
; 6.964  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.071     ; 6.433      ;
; 7.015  ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.066     ; 6.387      ;
; 7.105  ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.084     ; 6.279      ;
; 7.276  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.071     ; 6.121      ;
; 7.311  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.075     ; 6.082      ;
; 7.364  ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.084     ; 6.020      ;
; 7.381  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.071     ; 6.016      ;
; 7.381  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.055     ; 6.032      ;
; 7.453  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.055     ; 5.960      ;
; 7.533  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.071     ; 5.864      ;
; 7.569  ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.082     ; 5.817      ;
; 7.569  ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.082     ; 5.817      ;
; 7.584  ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.066     ; 5.818      ;
; 7.674  ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.084     ; 5.710      ;
; 7.828  ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.082     ; 5.558      ;
; 7.828  ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.082     ; 5.558      ;
; 7.836  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.062     ; 5.570      ;
; 7.845  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.071     ; 5.552      ;
; 7.873  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.093     ; 5.502      ;
; 7.873  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.093     ; 5.502      ;
; 7.873  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.093     ; 5.502      ;
; 7.873  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.093     ; 5.502      ;
; 7.933  ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.084     ; 5.451      ;
; 7.950  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.071     ; 5.447      ;
; 7.950  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.055     ; 5.463      ;
; 7.987  ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.098     ; 5.383      ;
; 8.022  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.055     ; 5.391      ;
; 8.132  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.093     ; 5.243      ;
; 8.132  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.093     ; 5.243      ;
; 8.132  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.093     ; 5.243      ;
; 8.132  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.093     ; 5.243      ;
; 8.324  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.062     ; 5.082      ;
; 8.337  ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.098     ; 5.033      ;
; 8.514  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.075     ; 4.879      ;
; 8.789  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.066     ; 4.613      ;
; 8.909  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.093     ; 4.466      ;
; 9.259  ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.123     ; 4.086      ;
; 9.283  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.066     ; 4.119      ;
; 9.332  ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[2]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.094     ; 4.042      ;
; 9.332  ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.094     ; 4.042      ;
; 9.332  ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.094     ; 4.042      ;
; 9.360  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.071     ; 4.037      ;
; 9.903  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.071     ; 3.494      ;
; 9.945  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.093     ; 3.430      ;
+--------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk1'                                                                                                                                                                              ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -3.781 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.413      ; 7.032      ;
; -3.730 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.418      ; 6.986      ;
; -3.552 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.413      ; 6.803      ;
; -3.532 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.420      ; 6.790      ;
; -3.469 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.413      ; 6.720      ;
; -3.364 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.413      ; 6.615      ;
; -3.364 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.429      ; 6.631      ;
; -3.360 ; delayIse:delayMicro|synchroFlop:usync|s_states[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.400      ; 6.598      ;
; -3.315 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.420      ; 6.573      ;
; -3.292 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.429      ; 6.559      ;
; -3.273 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.420      ; 6.531      ;
; -3.229 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.418      ; 6.485      ;
; -3.217 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.425      ; 6.480      ;
; -3.056 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.420      ; 6.314      ;
; -2.958 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.425      ; 6.221      ;
; -2.870 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.422      ; 6.130      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                         ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 7.980  ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.204     ; 5.284      ;
; 8.519  ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.218     ; 4.731      ;
; 10.807 ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.213     ; 2.448      ;
; 11.453 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.197     ; 1.818      ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                         ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.292 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.197      ; 1.721      ;
; 1.852 ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 2.267      ;
; 3.878 ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 4.287      ;
; 4.531 ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 4.955      ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk1'                                                                                                                                                                              ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 2.318 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.047      ; 5.732      ;
; 2.395 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.042      ; 5.804      ;
; 2.444 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.044      ; 5.855      ;
; 2.497 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.047      ; 5.911      ;
; 2.524 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.051      ; 5.942      ;
; 2.566 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.040      ; 5.973      ;
; 2.566 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.042      ; 5.975      ;
; 2.574 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.042      ; 5.983      ;
; 2.582 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.051      ; 6.000      ;
; 2.586 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.035      ; 5.988      ;
; 2.657 ; delayIse:delayMicro|synchroFlop:usync|s_states[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.023      ; 6.047      ;
; 2.699 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.035      ; 6.101      ;
; 2.736 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.035      ; 6.138      ;
; 2.745 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.042      ; 6.154      ;
; 2.872 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.035      ; 6.274      ;
; 2.894 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.040      ; 6.301      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk2'                                                                                                                                                                              ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 2.390 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.000        ; 3.029      ; 5.701      ;
; 2.544 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.000        ; 3.029      ; 5.855      ;
; 2.571 ; processorId:cpuFreq|synchroFlop:msync|s_states[1] ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.000        ; 3.028      ; 5.881      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                        ;
+-------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 2.908 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 3.192      ;
; 3.022 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 3.330      ;
; 3.422 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 3.716      ;
; 3.448 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[2]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.112      ; 3.772      ;
; 3.448 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.112      ; 3.772      ;
; 3.448 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.112      ; 3.772      ;
; 3.513 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 3.821      ;
; 3.569 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 3.882      ;
; 3.779 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 4.063      ;
; 3.992 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; -0.095       ; -2.415     ; 1.784      ;
; 4.109 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 4.422      ;
; 4.301 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.132      ; 4.645      ;
; 4.410 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.108      ; 4.730      ;
; 4.447 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.105      ; 4.764      ;
; 4.557 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.108      ; 4.877      ;
; 4.602 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 4.886      ;
; 4.602 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 4.886      ;
; 4.602 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 4.886      ;
; 4.602 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 4.886      ;
; 4.641 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.112      ; 4.965      ;
; 4.699 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.112      ; 5.023      ;
; 4.703 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 5.011      ;
; 4.756 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.123      ; 5.091      ;
; 4.781 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 5.065      ;
; 4.781 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 5.065      ;
; 4.781 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 5.065      ;
; 4.781 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 5.065      ;
; 4.816 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 5.124      ;
; 4.856 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 5.152      ;
; 4.856 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 5.152      ;
; 4.935 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.123      ; 5.270      ;
; 4.989 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 5.297      ;
; 4.994 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.105      ; 5.311      ;
; 5.011 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 5.324      ;
; 5.035 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 5.331      ;
; 5.035 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 5.331      ;
; 5.110 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.112      ; 5.434      ;
; 5.168 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.112      ; 5.492      ;
; 5.172 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 5.480      ;
; 5.225 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.123      ; 5.560      ;
; 5.260 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.132      ; 5.604      ;
; 5.285 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 5.593      ;
; 5.404 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.123      ; 5.739      ;
; 5.458 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 5.766      ;
; 5.480 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 5.793      ;
+-------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                           ;
+------------+-----------------+---------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                  ; Note                                           ;
+------------+-----------------+---------------------------------------------+------------------------------------------------+
; 70.25 MHz  ; 70.25 MHz       ; altpll_component|auto_generated|pll1|clk[2] ;                                                ;
; 79.68 MHz  ; 79.68 MHz       ; altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 158.15 MHz ; 158.15 MHz      ; clk1                                        ;                                                ;
; 159.62 MHz ; 159.62 MHz      ; clk2                                        ;                                                ;
; 210.57 MHz ; 210.57 MHz      ; altpll_component|auto_generated|pll1|clk[3] ;                                                ;
; 706.71 MHz ; 402.09 MHz      ; altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                   ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clk2                                        ; -4.201 ; -67.216       ;
; clk1                                        ; -3.631 ; -17.897       ;
; altpll_component|auto_generated|pll1|clk[2] ; -3.486 ; -26.685       ;
; altpll_component|auto_generated|pll1|clk[0] ; 0.726  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[3] ; 1.096  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 3.131  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                   ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; altpll_component|auto_generated|pll1|clk[2] ; 0.381 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[3] ; 0.399 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 0.400 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 0.415 ; 0.000         ;
; clk2                                        ; 0.704 ; 0.000         ;
; clk1                                        ; 1.135 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clk2                                        ; -4.216 ; -4.216        ;
; clk1                                        ; -3.831 ; -10.390       ;
; altpll_component|auto_generated|pll1|clk[2] ; -3.589 ; -3.589        ;
; altpll_component|auto_generated|pll1|clk[0] ; 8.366  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; altpll_component|auto_generated|pll1|clk[0] ; 1.169 ; 0.000         ;
; clk1                                        ; 2.295 ; 0.000         ;
; clk2                                        ; 2.372 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[2] ; 2.606 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                     ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; altpll_component|auto_generated|pll1|clk[1] ; 3.061  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[3] ; 3.062  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[2] ; 6.310  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 6.427  ; 0.000         ;
; clk2                                        ; 9.749  ; 0.000         ;
; clk1                                        ; 41.414 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk2'                                                                                                                                                                      ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -4.201 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 6.201      ;
; -4.201 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 6.201      ;
; -4.201 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 6.201      ;
; -4.201 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 6.201      ;
; -4.201 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[14] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 6.201      ;
; -4.201 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 6.201      ;
; -4.201 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 6.201      ;
; -4.201 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 6.201      ;
; -4.201 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 6.201      ;
; -4.201 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 6.201      ;
; -4.201 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 6.201      ;
; -4.201 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[10] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 6.201      ;
; -4.201 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[11] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 6.201      ;
; -4.201 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[12] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 6.201      ;
; -4.201 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[13] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 6.201      ;
; -4.201 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[15] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 6.201      ;
; -3.829 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 5.829      ;
; -3.829 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 5.829      ;
; -3.829 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 5.829      ;
; -3.829 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 5.829      ;
; -3.829 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[14] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 5.829      ;
; -3.829 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 5.829      ;
; -3.829 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 5.829      ;
; -3.829 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 5.829      ;
; -3.829 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 5.829      ;
; -3.829 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 5.829      ;
; -3.829 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 5.829      ;
; -3.829 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[10] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 5.829      ;
; -3.829 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[11] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 5.829      ;
; -3.829 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[12] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 5.829      ;
; -3.829 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[13] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 5.829      ;
; -3.829 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[15] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 5.829      ;
; 13.735 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.193      ;
; 13.735 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.193      ;
; 13.735 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.193      ;
; 13.735 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.193      ;
; 13.735 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.193      ;
; 13.735 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.193      ;
; 13.735 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.193      ;
; 13.735 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.193      ;
; 13.735 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.193      ;
; 13.735 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.193      ;
; 13.735 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.193      ;
; 13.735 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.193      ;
; 13.735 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.193      ;
; 13.735 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.193      ;
; 13.735 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.193      ;
; 13.735 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.193      ;
; 13.780 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.148      ;
; 13.780 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.148      ;
; 13.780 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.148      ;
; 13.780 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.148      ;
; 13.780 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.148      ;
; 13.780 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.148      ;
; 13.780 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.148      ;
; 13.780 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.148      ;
; 13.780 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.148      ;
; 13.780 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.148      ;
; 13.780 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.148      ;
; 13.780 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.148      ;
; 13.780 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.148      ;
; 13.780 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.148      ;
; 13.780 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.148      ;
; 13.780 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.148      ;
; 13.855 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.073      ;
; 13.855 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.073      ;
; 13.855 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.073      ;
; 13.855 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.073      ;
; 13.855 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.073      ;
; 13.855 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.073      ;
; 13.855 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.073      ;
; 13.855 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.073      ;
; 13.855 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.073      ;
; 13.855 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.073      ;
; 13.855 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.073      ;
; 13.855 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.073      ;
; 13.855 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.073      ;
; 13.855 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.073      ;
; 13.855 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.073      ;
; 13.855 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.073      ;
; 13.952 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.976      ;
; 13.952 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.976      ;
; 13.952 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.976      ;
; 13.952 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.976      ;
; 13.952 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.976      ;
; 13.952 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.976      ;
; 13.952 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.976      ;
; 13.952 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.976      ;
; 13.952 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.976      ;
; 13.952 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.976      ;
; 13.952 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.976      ;
; 13.952 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.976      ;
; 13.952 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.976      ;
; 13.952 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.976      ;
; 13.952 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.976      ;
; 13.952 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.976      ;
; 14.001 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.927      ;
; 14.001 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.927      ;
; 14.001 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.927      ;
; 14.001 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.927      ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk1'                                                                                                                                                                                  ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -3.631 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.086      ; 6.556      ;
; -3.600 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.086      ; 6.525      ;
; -3.587 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.086      ; 6.512      ;
; -3.567 ; delayIse:delayMicro|synchroFlop:rsync|s_states[0] ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.083      ; 6.489      ;
; -3.512 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.086      ; 6.437      ;
; -2.980 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.086      ; 5.905      ;
; -2.927 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.086      ; 5.852      ;
; -2.857 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.086      ; 5.782      ;
; -2.825 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.086      ; 5.750      ;
; 77.010 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 6.251      ;
; 77.446 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.102     ; 5.787      ;
; 77.484 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 5.777      ;
; 77.661 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 5.600      ;
; 77.783 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 5.478      ;
; 77.891 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 5.370      ;
; 78.099 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 5.162      ;
; 78.347 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.102     ; 4.886      ;
; 78.478 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 4.783      ;
; 78.627 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 4.634      ;
; 78.733 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 4.528      ;
; 78.789 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 4.472      ;
; 78.960 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 4.301      ;
; 79.076 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 83.333       ; -0.102     ; 4.157      ;
; 79.120 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 4.141      ;
; 79.225 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.102     ; 4.008      ;
; 79.870 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 3.391      ;
; 80.178 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.085     ; 3.072      ;
; 80.361 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.085     ; 2.889      ;
; 80.368 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.085     ; 2.882      ;
; 80.565 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.085     ; 2.685      ;
; 81.341 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; clk1                                        ; clk1        ; 83.333       ; -0.068     ; 1.926      ;
; 81.720 ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.075     ; 1.540      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------+----------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                              ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -3.486 ; processorId:cpuFreq|synchroFlop:msync|s_states[0]        ; processorId:cpuFreq|synchroFlop:msync|s_states[1]                    ; clk2                                        ; altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.620     ; 0.819      ;
; -2.873 ; delayIse:delayMicro|synchroFlop:usync|s_states[0]        ; delayIse:delayMicro|synchroFlop:usync|s_states[1]                    ; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; 0.812        ; -2.618     ; 1.029      ;
; -0.767 ; or1420Top:cpu1|decodeStage:decode|s_exeLoadModeReg[2]    ; or1420Top:cpu1|fetchStage:fetch|s_hitReg                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.364      ; 14.600     ;
; -0.711 ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlB[0]    ; or1420Top:cpu1|fetchStage:fetch|s_hitReg                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.368      ; 14.548     ;
; -0.573 ; or1420Top:cpu1|executeStage:exe|wbWriteData[3]           ; or1420Top:cpu1|executeStage:exe|wbWriteData[17]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.526     ; 13.516     ;
; -0.567 ; or1420Top:cpu1|decodeStage:decode|s_exeLoadModeReg[0]    ; or1420Top:cpu1|fetchStage:fetch|s_hitReg                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.364      ; 14.400     ;
; -0.564 ; or1420Top:cpu1|decodeStage:decode|s_exceptionModeReg.010 ; or1420Top:cpu1|fetchStage:fetch|s_hitReg                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.356      ; 14.389     ;
; -0.528 ; or1420Top:cpu1|decodeStage:decode|exeForwardCntrlB[1]    ; or1420Top:cpu1|fetchStage:fetch|s_hitReg                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.368      ; 14.365     ;
; -0.442 ; or1420Top:cpu1|decodeStage:decode|s_exeLoadModeReg[1]    ; or1420Top:cpu1|fetchStage:fetch|s_hitReg                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.364      ; 14.275     ;
; -0.439 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~31 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.559     ; 13.349     ;
; -0.437 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~27 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.559     ; 13.347     ;
; -0.434 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~24 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.559     ; 13.344     ;
; -0.434 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~28 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.559     ; 13.344     ;
; -0.434 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~23 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.559     ; 13.344     ;
; -0.386 ; or1420Top:cpu1|decodeStage:decode|s_exceptionModeReg.100 ; or1420Top:cpu1|fetchStage:fetch|s_hitReg                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.356      ; 14.211     ;
; -0.375 ; or1420Top:cpu1|decodeStage:decode|exePortBData[0]        ; or1420Top:cpu1|fetchStage:fetch|s_hitReg                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.371      ; 14.215     ;
; -0.372 ; or1420Top:cpu1|executeStage:exe|wbWriteData[0]           ; or1420Top:cpu1|fetchStage:fetch|s_hitReg                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.387      ; 14.228     ;
; -0.338 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[28].ram2|mem~14 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.560     ; 13.247     ;
; -0.337 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[28].ram2|mem~12 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.560     ; 13.246     ;
; -0.335 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[28].ram2|mem~15 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.560     ; 13.244     ;
; -0.331 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[28].ram2|mem~13 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.560     ; 13.240     ;
; -0.324 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~10 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.558     ; 13.235     ;
; -0.322 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~8  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.558     ; 13.233     ;
; -0.320 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~2  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.558     ; 13.231     ;
; -0.318 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~11 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.558     ; 13.229     ;
; -0.315 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[28].ram1|mem~26 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.570     ; 13.214     ;
; -0.314 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[28].ram1|mem~30 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.570     ; 13.213     ;
; -0.312 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[28].ram1|mem~24 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.570     ; 13.211     ;
; -0.312 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[28].ram1|mem~28 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.570     ; 13.211     ;
; -0.311 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[28].ram1|mem~22 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.570     ; 13.210     ;
; -0.310 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[28].ram1|mem~18 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.570     ; 13.209     ;
; -0.304 ; or1420Top:cpu1|executeStage:exe|wbWriteData[24]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~31 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.545     ; 13.228     ;
; -0.302 ; or1420Top:cpu1|executeStage:exe|wbWriteData[24]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~27 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.545     ; 13.226     ;
; -0.301 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[16].ram2|mem~19 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.565     ; 13.205     ;
; -0.300 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[16].ram2|mem~31 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.565     ; 13.204     ;
; -0.299 ; or1420Top:cpu1|executeStage:exe|wbWriteData[24]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~24 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.545     ; 13.223     ;
; -0.299 ; or1420Top:cpu1|executeStage:exe|wbWriteData[24]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~28 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.545     ; 13.223     ;
; -0.299 ; or1420Top:cpu1|executeStage:exe|wbWriteData[24]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~23 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.545     ; 13.223     ;
; -0.298 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[16].ram2|mem~23 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.565     ; 13.202     ;
; -0.296 ; or1420Top:cpu1|decodeStage:decode|memStoreMode[1]        ; or1420Top:cpu1|fetchStage:fetch|s_hitReg                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.364      ; 14.129     ;
; -0.295 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[16].ram2|mem~27 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.565     ; 13.199     ;
; -0.277 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[13].ram2|mem~12 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.569     ; 13.177     ;
; -0.273 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[13].ram2|mem~13 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.569     ; 13.173     ;
; -0.272 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[13].ram2|mem~5  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.569     ; 13.172     ;
; -0.270 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[13].ram2|mem~14 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.569     ; 13.170     ;
; -0.254 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[15].ram1|mem~13 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.570     ; 13.153     ;
; -0.253 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[15].ram1|mem~14 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.570     ; 13.152     ;
; -0.253 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[15].ram1|mem~15 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.570     ; 13.152     ;
; -0.251 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[15].ram1|mem~12 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.570     ; 13.150     ;
; -0.250 ; or1420Top:cpu1|decodeStage:decode|s_exceptionModeReg.101 ; or1420Top:cpu1|fetchStage:fetch|s_hitReg                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.356      ; 14.075     ;
; -0.232 ; or1420Top:cpu1|decodeStage:decode|exeAdderCntrl[0]       ; or1420Top:cpu1|fetchStage:fetch|s_hitReg                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.362      ; 14.063     ;
; -0.223 ; or1420Top:cpu1|executeStage:exe|wbWriteData[23]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~31 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.560     ; 13.132     ;
; -0.222 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[15].ram2|mem~31 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.556     ; 13.135     ;
; -0.221 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[15].ram2|mem~27 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.556     ; 13.134     ;
; -0.221 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[15].ram2|mem~19 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.556     ; 13.134     ;
; -0.221 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[15].ram2|mem~23 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.556     ; 13.134     ;
; -0.221 ; or1420Top:cpu1|executeStage:exe|wbWriteData[23]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~27 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.560     ; 13.130     ;
; -0.220 ; or1420Top:cpu1|s_wbDataReg[0]                            ; or1420Top:cpu1|fetchStage:fetch|s_hitReg                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.364      ; 14.053     ;
; -0.219 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[15].ram2|mem~1  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.557     ; 13.131     ;
; -0.219 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[15].ram2|mem~12 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.557     ; 13.131     ;
; -0.219 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[15].ram2|mem~14 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.557     ; 13.131     ;
; -0.218 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[15].ram2|mem~2  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.557     ; 13.130     ;
; -0.218 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[15].ram2|mem~13 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.557     ; 13.130     ;
; -0.218 ; or1420Top:cpu1|executeStage:exe|wbWriteData[23]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~24 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.560     ; 13.127     ;
; -0.218 ; or1420Top:cpu1|executeStage:exe|wbWriteData[23]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~28 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.560     ; 13.127     ;
; -0.218 ; or1420Top:cpu1|executeStage:exe|wbWriteData[23]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~23 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.560     ; 13.127     ;
; -0.217 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[15].ram2|mem~0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.557     ; 13.129     ;
; -0.203 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[15].ram2|mem~4  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.560     ; 13.112     ;
; -0.203 ; or1420Top:cpu1|executeStage:exe|wbWriteData[24]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[28].ram2|mem~14 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.546     ; 13.126     ;
; -0.202 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[15].ram2|mem~6  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.560     ; 13.111     ;
; -0.202 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[15].ram2|mem~5  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.560     ; 13.111     ;
; -0.202 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[15].ram2|mem~7  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.560     ; 13.111     ;
; -0.202 ; or1420Top:cpu1|executeStage:exe|wbWriteData[24]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[28].ram2|mem~12 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.546     ; 13.125     ;
; -0.200 ; or1420Top:cpu1|executeStage:exe|wbWriteData[24]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[28].ram2|mem~15 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.546     ; 13.123     ;
; -0.196 ; or1420Top:cpu1|executeStage:exe|wbWriteData[24]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[28].ram2|mem~13 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.546     ; 13.119     ;
; -0.189 ; or1420Top:cpu1|executeStage:exe|wbWriteData[24]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~10 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.544     ; 13.114     ;
; -0.187 ; or1420Top:cpu1|executeStage:exe|wbWriteData[24]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~8  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.544     ; 13.112     ;
; -0.185 ; or1420Top:cpu1|executeStage:exe|wbWriteData[24]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~2  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.544     ; 13.110     ;
; -0.183 ; or1420Top:cpu1|executeStage:exe|wbWriteData[24]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem~11 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.544     ; 13.108     ;
; -0.180 ; or1420Top:cpu1|executeStage:exe|wbWriteData[24]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[28].ram1|mem~26 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.556     ; 13.093     ;
; -0.179 ; or1420Top:cpu1|executeStage:exe|wbWriteData[24]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[28].ram1|mem~30 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.556     ; 13.092     ;
; -0.177 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[15].ram2|mem~15 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.556     ; 13.090     ;
; -0.177 ; or1420Top:cpu1|executeStage:exe|wbWriteData[24]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[28].ram1|mem~24 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.556     ; 13.090     ;
; -0.177 ; or1420Top:cpu1|executeStage:exe|wbWriteData[24]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[28].ram1|mem~28 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.556     ; 13.090     ;
; -0.176 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[13].ram2|mem~9  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.568     ; 13.077     ;
; -0.176 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[15].ram2|mem~3  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.556     ; 13.089     ;
; -0.176 ; or1420Top:cpu1|executeStage:exe|wbWriteData[24]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[28].ram1|mem~22 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.556     ; 13.089     ;
; -0.175 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[13].ram2|mem~10 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.568     ; 13.076     ;
; -0.175 ; or1420Top:cpu1|executeStage:exe|wbWriteData[24]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[28].ram1|mem~18 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.556     ; 13.088     ;
; -0.174 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[13].ram2|mem~8  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.568     ; 13.075     ;
; -0.173 ; or1420Top:cpu1|executeStage:exe|wbWriteData[18]          ; or1420Top:cpu1|executeStage:exe|wbWriteData[31]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.520     ; 13.122     ;
; -0.173 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[13].ram2|mem~6  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.568     ; 13.074     ;
; -0.172 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[13].ram2|mem~11 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.568     ; 13.073     ;
; -0.170 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[13].ram2|mem~4  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.568     ; 13.071     ;
; -0.166 ; or1420Top:cpu1|executeStage:exe|wbWriteData[24]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[16].ram2|mem~19 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.551     ; 13.084     ;
; -0.165 ; or1420Top:cpu1|executeStage:exe|wbWriteData[24]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[16].ram2|mem~31 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.551     ; 13.083     ;
; -0.163 ; or1420Top:cpu1|executeStage:exe|wbWriteData[24]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[16].ram2|mem~23 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.551     ; 13.081     ;
; -0.160 ; or1420Top:cpu1|executeStage:exe|wbWriteData[24]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[16].ram2|mem~27 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.551     ; 13.078     ;
; -0.159 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[15].ram2|mem~30 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.566     ; 13.062     ;
; -0.158 ; or1420Top:cpu1|executeStage:exe|wbWriteData[27]          ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[15].ram2|mem~25 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.566     ; 13.061     ;
+--------+----------------------------------------------------------+----------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                                                     ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.726 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.116      ; 12.896     ;
; 0.788 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.098      ; 12.816     ;
; 0.859 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.115      ; 12.762     ;
; 0.868 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.113      ; 12.751     ;
; 0.901 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.102      ; 12.707     ;
; 0.917 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.216      ; 12.805     ;
; 0.927 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.109      ; 12.688     ;
; 0.927 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.116      ; 12.695     ;
; 0.930 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.106      ; 12.682     ;
; 0.952 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.216      ; 12.770     ;
; 0.979 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.198      ; 12.725     ;
; 0.989 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.098      ; 12.615     ;
; 1.014 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.198      ; 12.690     ;
; 1.050 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.215      ; 12.671     ;
; 1.059 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.213      ; 12.660     ;
; 1.060 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.115      ; 12.561     ;
; 1.069 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.113      ; 12.550     ;
; 1.081 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.216      ; 12.641     ;
; 1.085 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.215      ; 12.636     ;
; 1.092 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.202      ; 12.616     ;
; 1.094 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.213      ; 12.625     ;
; 1.102 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.102      ; 12.506     ;
; 1.118 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.209      ; 12.597     ;
; 1.121 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.206      ; 12.591     ;
; 1.127 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.202      ; 12.581     ;
; 1.128 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.109      ; 12.487     ;
; 1.131 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.106      ; 12.481     ;
; 1.143 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.198      ; 12.561     ;
; 1.153 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.209      ; 12.562     ;
; 1.156 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.206      ; 12.556     ;
; 1.167 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.216      ; 12.555     ;
; 1.168 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.216      ; 12.554     ;
; 1.214 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.215      ; 12.507     ;
; 1.223 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.213      ; 12.496     ;
; 1.229 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.198      ; 12.475     ;
; 1.230 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.198      ; 12.474     ;
; 1.256 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.202      ; 12.452     ;
; 1.282 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.209      ; 12.433     ;
; 1.285 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.206      ; 12.427     ;
; 1.300 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.215      ; 12.421     ;
; 1.301 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.215      ; 12.420     ;
; 1.309 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.213      ; 12.410     ;
; 1.310 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.213      ; 12.409     ;
; 1.333 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.216      ; 12.389     ;
; 1.342 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.202      ; 12.366     ;
; 1.343 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.202      ; 12.365     ;
; 1.368 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.209      ; 12.347     ;
; 1.369 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.209      ; 12.346     ;
; 1.371 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.206      ; 12.341     ;
; 1.372 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.206      ; 12.340     ;
; 1.395 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.198      ; 12.309     ;
; 1.397 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.111      ; 12.220     ;
; 1.466 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.215      ; 12.255     ;
; 1.473 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.171     ; 11.825     ;
; 1.475 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.213      ; 12.244     ;
; 1.508 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.202      ; 12.200     ;
; 1.534 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.209      ; 12.181     ;
; 1.537 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.206      ; 12.175     ;
; 1.552 ; s_resetCountReg[4]                                        ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.247     ; 4.936      ;
; 1.588 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.211      ; 12.129     ;
; 1.598 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.111      ; 12.019     ;
; 1.623 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.211      ; 12.094     ;
; 1.664 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.071     ; 11.734     ;
; 1.674 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.171     ; 11.624     ;
; 1.699 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.071     ; 11.699     ;
; 1.752 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.211      ; 11.965     ;
; 1.760 ; s_resetCountReg[4]                                        ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.247     ; 4.728      ;
; 1.762 ; s_resetCountReg[4]                                        ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.247     ; 4.726      ;
; 1.772 ; s_resetCountReg[4]                                        ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.246     ; 4.717      ;
; 1.772 ; s_resetCountReg[4]                                        ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.246     ; 4.717      ;
; 1.772 ; s_resetCountReg[4]                                        ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.246     ; 4.717      ;
; 1.772 ; s_resetCountReg[4]                                        ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.246     ; 4.717      ;
; 1.828 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.071     ; 11.570     ;
; 1.838 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.211      ; 11.879     ;
; 1.839 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.211      ; 11.878     ;
; 1.914 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.071     ; 11.484     ;
; 1.915 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.071     ; 11.483     ;
; 1.961 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.115      ; 11.660     ;
; 2.004 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.211      ; 11.713     ;
; 2.018 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.004     ; 4.714      ;
; 2.020 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.004     ; 4.712      ;
; 2.023 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.004     ; 4.709      ;
; 2.023 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.097      ; 11.580     ;
; 2.060 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.004     ; 4.672      ;
; 2.060 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.004     ; 4.672      ;
; 2.060 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.004     ; 4.672      ;
; 2.060 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.004     ; 4.672      ;
; 2.060 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.004     ; 4.672      ;
; 2.060 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.004     ; 4.672      ;
; 2.062 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.004     ; 4.670      ;
; 2.062 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.004     ; 4.670      ;
; 2.062 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.004     ; 4.670      ;
; 2.062 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.004     ; 4.670      ;
; 2.062 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.004     ; 4.670      ;
; 2.062 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.004     ; 4.670      ;
; 2.065 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.004     ; 4.667      ;
; 2.065 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.004     ; 4.667      ;
; 2.065 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.004     ; 4.667      ;
; 2.065 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.004     ; 4.667      ;
; 2.065 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.004     ; 4.667      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                  ;
+-------+------------------------------+----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.096 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.165     ; 5.474      ;
; 1.199 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.167     ; 5.369      ;
; 1.200 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.165     ; 5.370      ;
; 1.215 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.170     ; 5.350      ;
; 1.231 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.165     ; 5.339      ;
; 1.265 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.165     ; 5.305      ;
; 1.270 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.156     ; 5.309      ;
; 1.283 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[4]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.152     ; 5.300      ;
; 1.283 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[0]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.152     ; 5.300      ;
; 1.283 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[1]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.152     ; 5.300      ;
; 1.283 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.152     ; 5.300      ;
; 1.283 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[3]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.152     ; 5.300      ;
; 1.283 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[5]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.152     ; 5.300      ;
; 1.283 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.152     ; 5.300      ;
; 1.283 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.152     ; 5.300      ;
; 1.283 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.152     ; 5.300      ;
; 1.283 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[9]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.152     ; 5.300      ;
; 1.283 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[10]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.152     ; 5.300      ;
; 1.283 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[11]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.152     ; 5.300      ;
; 1.283 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[12]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.152     ; 5.300      ;
; 1.283 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[13]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.152     ; 5.300      ;
; 1.283 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[14]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.152     ; 5.300      ;
; 1.287 ; bios:start|s_addressReg[29]  ; sdramController:sdram|s_rowAddressReg[4]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.152     ; 5.296      ;
; 1.287 ; bios:start|s_addressReg[29]  ; sdramController:sdram|s_rowAddressReg[0]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.152     ; 5.296      ;
; 1.287 ; bios:start|s_addressReg[29]  ; sdramController:sdram|s_rowAddressReg[1]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.152     ; 5.296      ;
; 1.287 ; bios:start|s_addressReg[29]  ; sdramController:sdram|s_rowAddressReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.152     ; 5.296      ;
; 1.287 ; bios:start|s_addressReg[29]  ; sdramController:sdram|s_rowAddressReg[3]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.152     ; 5.296      ;
; 1.287 ; bios:start|s_addressReg[29]  ; sdramController:sdram|s_rowAddressReg[5]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.152     ; 5.296      ;
; 1.287 ; bios:start|s_addressReg[29]  ; sdramController:sdram|s_rowAddressReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.152     ; 5.296      ;
; 1.287 ; bios:start|s_addressReg[29]  ; sdramController:sdram|s_rowAddressReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.152     ; 5.296      ;
; 1.287 ; bios:start|s_addressReg[29]  ; sdramController:sdram|s_rowAddressReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.152     ; 5.296      ;
; 1.287 ; bios:start|s_addressReg[29]  ; sdramController:sdram|s_rowAddressReg[9]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.152     ; 5.296      ;
; 1.287 ; bios:start|s_addressReg[29]  ; sdramController:sdram|s_rowAddressReg[10]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.152     ; 5.296      ;
; 1.287 ; bios:start|s_addressReg[29]  ; sdramController:sdram|s_rowAddressReg[11]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.152     ; 5.296      ;
; 1.287 ; bios:start|s_addressReg[29]  ; sdramController:sdram|s_rowAddressReg[12]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.152     ; 5.296      ;
; 1.287 ; bios:start|s_addressReg[29]  ; sdramController:sdram|s_rowAddressReg[13]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.152     ; 5.296      ;
; 1.287 ; bios:start|s_addressReg[29]  ; sdramController:sdram|s_rowAddressReg[14]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.152     ; 5.296      ;
; 1.301 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.156     ; 5.278      ;
; 1.312 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.165     ; 5.258      ;
; 1.316 ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.165     ; 5.254      ;
; 1.340 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.163     ; 5.232      ;
; 1.347 ; bios:start|s_burstSizeReg[2] ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.165     ; 5.223      ;
; 1.354 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.158     ; 5.223      ;
; 1.361 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.165     ; 5.209      ;
; 1.366 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.168     ; 5.201      ;
; 1.369 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_shortCountReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.163     ; 5.203      ;
; 1.380 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.168     ; 5.187      ;
; 1.383 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.163     ; 5.189      ;
; 1.386 ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.156     ; 5.193      ;
; 1.397 ; bios:start|s_addressReg[6]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.165     ; 5.173      ;
; 1.400 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_shortCountReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.163     ; 5.172      ;
; 1.417 ; bios:start|s_burstSizeReg[2] ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.156     ; 5.162      ;
; 1.421 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.167     ; 5.147      ;
; 1.436 ; bios:start|s_addressReg[5]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.165     ; 5.134      ;
; 1.438 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.170     ; 5.127      ;
; 1.439 ; bios:start|s_burstSizeReg[5] ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.165     ; 5.131      ;
; 1.456 ; bios:start|s_burstSizeReg[2] ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.163     ; 5.116      ;
; 1.457 ; s_resetCountReg[4]           ; sdramController:sdram|sdramAddr[8]                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.142     ; 5.136      ;
; 1.467 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[3]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.165     ; 5.103      ;
; 1.471 ; s_resetCountReg[4]           ; sdramController:sdram|sdramAddr[7]                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.142     ; 5.122      ;
; 1.482 ; bios:start|s_burstSizeReg[2] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.168     ; 5.085      ;
; 1.483 ; bios:start|s_addressReg[30]  ; sdramController:sdram|s_rowAddressReg[4]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.152     ; 5.100      ;
; 1.483 ; bios:start|s_addressReg[30]  ; sdramController:sdram|s_rowAddressReg[0]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.152     ; 5.100      ;
; 1.483 ; bios:start|s_addressReg[30]  ; sdramController:sdram|s_rowAddressReg[1]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.152     ; 5.100      ;
; 1.483 ; bios:start|s_addressReg[30]  ; sdramController:sdram|s_rowAddressReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.152     ; 5.100      ;
; 1.483 ; bios:start|s_addressReg[30]  ; sdramController:sdram|s_rowAddressReg[3]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.152     ; 5.100      ;
; 1.483 ; bios:start|s_addressReg[30]  ; sdramController:sdram|s_rowAddressReg[5]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.152     ; 5.100      ;
; 1.483 ; bios:start|s_addressReg[30]  ; sdramController:sdram|s_rowAddressReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.152     ; 5.100      ;
; 1.483 ; bios:start|s_addressReg[30]  ; sdramController:sdram|s_rowAddressReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.152     ; 5.100      ;
; 1.483 ; bios:start|s_addressReg[30]  ; sdramController:sdram|s_rowAddressReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.152     ; 5.100      ;
; 1.483 ; bios:start|s_addressReg[30]  ; sdramController:sdram|s_rowAddressReg[9]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.152     ; 5.100      ;
; 1.483 ; bios:start|s_addressReg[30]  ; sdramController:sdram|s_rowAddressReg[10]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.152     ; 5.100      ;
; 1.483 ; bios:start|s_addressReg[30]  ; sdramController:sdram|s_rowAddressReg[11]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.152     ; 5.100      ;
; 1.483 ; bios:start|s_addressReg[30]  ; sdramController:sdram|s_rowAddressReg[12]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.152     ; 5.100      ;
; 1.483 ; bios:start|s_addressReg[30]  ; sdramController:sdram|s_rowAddressReg[13]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.152     ; 5.100      ;
; 1.483 ; bios:start|s_addressReg[30]  ; sdramController:sdram|s_rowAddressReg[14]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.152     ; 5.100      ;
; 1.485 ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_shortCountReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.163     ; 5.087      ;
; 1.486 ; bios:start|s_burstSizeReg[4] ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.165     ; 5.084      ;
; 1.489 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.167     ; 5.079      ;
; 1.491 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.158     ; 5.086      ;
; 1.496 ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.168     ; 5.071      ;
; 1.499 ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.163     ; 5.073      ;
; 1.509 ; bios:start|s_burstSizeReg[5] ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.156     ; 5.070      ;
; 1.516 ; bios:start|s_burstSizeReg[2] ; sdramController:sdram|s_shortCountReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.163     ; 5.056      ;
; 1.526 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.170     ; 5.039      ;
; 1.536 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.156     ; 5.043      ;
; 1.541 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.165     ; 5.029      ;
; 1.541 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[5]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.165     ; 5.029      ;
; 1.545 ; bios:start|s_addressReg[5]   ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.167     ; 5.023      ;
; 1.556 ; bios:start|s_burstSizeReg[4] ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.156     ; 5.023      ;
; 1.559 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.158     ; 5.018      ;
; 1.562 ; bios:start|s_addressReg[5]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.170     ; 5.003      ;
; 1.567 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.156     ; 5.012      ;
; 1.572 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.165     ; 4.998      ;
; 1.584 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_shortCountReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.165     ; 4.986      ;
; 1.588 ; bios:start|s_addressReg[25]  ; sdramController:sdram|s_rowAddressReg[4]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.152     ; 4.995      ;
; 1.588 ; bios:start|s_addressReg[25]  ; sdramController:sdram|s_rowAddressReg[0]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.152     ; 4.995      ;
; 1.588 ; bios:start|s_addressReg[25]  ; sdramController:sdram|s_rowAddressReg[1]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.152     ; 4.995      ;
; 1.588 ; bios:start|s_addressReg[25]  ; sdramController:sdram|s_rowAddressReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.152     ; 4.995      ;
; 1.588 ; bios:start|s_addressReg[25]  ; sdramController:sdram|s_rowAddressReg[3]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.152     ; 4.995      ;
+-------+------------------------------+----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 3.131 ; s_resetCountReg[4]                                             ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.163     ; 3.441      ;
; 4.046 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.087     ; 2.602      ;
; 4.049 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.087     ; 2.599      ;
; 4.051 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.087     ; 2.597      ;
; 4.061 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.087     ; 2.587      ;
; 4.062 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.087     ; 2.586      ;
; 4.062 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.087     ; 2.586      ;
; 4.063 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.087     ; 2.585      ;
; 4.065 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.087     ; 2.583      ;
; 4.068 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.087     ; 2.580      ;
; 4.070 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.087     ; 2.578      ;
; 4.070 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.087     ; 2.578      ;
; 4.199 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.087     ; 2.449      ;
; 4.514 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.156     ; 2.065      ;
; 4.635 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.156     ; 1.944      ;
; 4.637 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.156     ; 1.942      ;
; 4.639 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.156     ; 1.940      ;
; 4.640 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.156     ; 1.939      ;
; 4.641 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.156     ; 1.938      ;
; 4.641 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.156     ; 1.938      ;
; 4.645 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.156     ; 1.934      ;
; 4.647 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.156     ; 1.932      ;
; 4.648 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.156     ; 1.931      ;
; 4.649 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.156     ; 1.930      ;
; 4.650 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.156     ; 1.929      ;
; 4.805 ; screens:hdmi|s_hSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.144     ; 1.786      ;
; 4.896 ; screens:hdmi|s_redPixel[3]                                     ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.173     ; 1.666      ;
; 4.907 ; screens:hdmi|s_BluePixel[3]                                    ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.173     ; 1.655      ;
; 4.942 ; screens:hdmi|s_redPixel[4]                                     ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.172     ; 1.621      ;
; 5.140 ; screens:hdmi|s_redPixel[1]                                     ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.172     ; 1.423      ;
; 5.142 ; screens:hdmi|s_BluePixel[4]                                    ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.170     ; 1.423      ;
; 5.185 ; screens:hdmi|s_greenPixel[5]                                   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.170     ; 1.380      ;
; 5.185 ; screens:hdmi|s_redPixel[2]                                     ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.173     ; 1.377      ;
; 5.188 ; screens:hdmi|s_greenPixel[4]                                   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.173     ; 1.374      ;
; 5.195 ; screens:hdmi|s_greenPixel[2]                                   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.173     ; 1.367      ;
; 5.220 ; screens:hdmi|s_BluePixel[1]                                    ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.173     ; 1.342      ;
; 5.225 ; screens:hdmi|s_BluePixel[2]                                    ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.170     ; 1.340      ;
; 5.234 ; screens:hdmi|s_greenPixel[3]                                   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.170     ; 1.331      ;
; 5.272 ; screens:hdmi|s_activeOut[2]                                    ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.148     ; 1.315      ;
; 5.314 ; screens:hdmi|s_vSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.148     ; 1.273      ;
; 5.318 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 1.343      ;
; 5.318 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 1.343      ;
; 5.318 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 1.343      ;
; 5.318 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 1.343      ;
; 5.318 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 1.343      ;
; 5.318 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 1.343      ;
; 5.318 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 1.343      ;
; 5.318 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 1.343      ;
; 5.318 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 1.343      ;
; 5.318 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 1.343      ;
; 5.318 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 1.343      ;
; 5.318 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 1.343      ;
; 5.318 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 1.343      ;
; 5.318 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 1.343      ;
; 5.318 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 1.343      ;
; 5.891 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 0.770      ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                                                                                                      ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.381 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[23]                      ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a0~porta_datain_reg0                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.467      ; 1.078      ;
; 0.382 ; or1420Top:cpu1|fetchStage:fetch|s_hitReg                             ; or1420Top:cpu1|fetchStage:fetch|s_hitReg                                                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.669      ;
; 0.398 ; or1420Top:cpu1|fetchStage:fetch|s_busStateReg.WAIT_BURST             ; or1420Top:cpu1|fetchStage:fetch|s_busStateReg.WAIT_BURST                                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; or1420Top:cpu1|fetchStage:fetch|s_busErrorReg                        ; or1420Top:cpu1|fetchStage:fetch|s_busErrorReg                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|dCache:loadStore|s_busStateReg.REQUEST_BUS            ; or1420Top:cpu1|dCache:loadStore|s_busStateReg.REQUEST_BUS                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|dCache:loadStore|s_busErrorReg                        ; or1420Top:cpu1|dCache:loadStore|s_busErrorReg                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|dCache:loadStore|s_busStateReg.NOOP                   ; or1420Top:cpu1|dCache:loadStore|s_busStateReg.NOOP                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|dCache:loadStore|s_stateReg.IDLE                      ; or1420Top:cpu1|dCache:loadStore|s_stateReg.IDLE                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|dCache:loadStore|s_stateReg.WAIT_FOR_ACTION           ; or1420Top:cpu1|dCache:loadStore|s_stateReg.WAIT_FOR_ACTION                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|fetchStage:fetch|s_validBits[29]                      ; or1420Top:cpu1|fetchStage:fetch|s_validBits[29]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|fetchStage:fetch|s_validBits[31]                      ; or1420Top:cpu1|fetchStage:fetch|s_validBits[31]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|fetchStage:fetch|s_validBits[21]                      ; or1420Top:cpu1|fetchStage:fetch|s_validBits[21]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|fetchStage:fetch|s_validBits[23]                      ; or1420Top:cpu1|fetchStage:fetch|s_validBits[23]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|fetchStage:fetch|s_validBits[20]                      ; or1420Top:cpu1|fetchStage:fetch|s_validBits[20]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|fetchStage:fetch|s_validBits[22]                      ; or1420Top:cpu1|fetchStage:fetch|s_validBits[22]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|fetchStage:fetch|s_validBits[30]                      ; or1420Top:cpu1|fetchStage:fetch|s_validBits[30]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|fetchStage:fetch|s_validBits[28]                      ; or1420Top:cpu1|fetchStage:fetch|s_validBits[28]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|fetchStage:fetch|s_validBits[26]                      ; or1420Top:cpu1|fetchStage:fetch|s_validBits[26]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|fetchStage:fetch|s_validBits[2]                       ; or1420Top:cpu1|fetchStage:fetch|s_validBits[2]                                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|fetchStage:fetch|s_validBits[10]                      ; or1420Top:cpu1|fetchStage:fetch|s_validBits[10]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|fetchStage:fetch|s_validBits[7]                       ; or1420Top:cpu1|fetchStage:fetch|s_validBits[7]                                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|fetchStage:fetch|s_validBits[6]                       ; or1420Top:cpu1|fetchStage:fetch|s_validBits[6]                                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|fetchStage:fetch|s_validBits[4]                       ; or1420Top:cpu1|fetchStage:fetch|s_validBits[4]                                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|fetchStage:fetch|s_validBits[5]                       ; or1420Top:cpu1|fetchStage:fetch|s_validBits[5]                                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|fetchStage:fetch|s_validBits[12]                      ; or1420Top:cpu1|fetchStage:fetch|s_validBits[12]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|fetchStage:fetch|s_validBits[13]                      ; or1420Top:cpu1|fetchStage:fetch|s_validBits[13]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|fetchStage:fetch|s_validBits[14]                      ; or1420Top:cpu1|fetchStage:fetch|s_validBits[14]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|fetchStage:fetch|s_validBits[15]                      ; or1420Top:cpu1|fetchStage:fetch|s_validBits[15]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|fetchStage:fetch|s_pcReg[31]                          ; or1420Top:cpu1|fetchStage:fetch|s_pcReg[31]                                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|fetchStage:fetch|s_busStateReg.NOP                    ; or1420Top:cpu1|fetchStage:fetch|s_busStateReg.NOP                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|fetchStage:fetch|s_stateReg.WAIT_CACHE_LINE           ; or1420Top:cpu1|fetchStage:fetch|s_stateReg.WAIT_CACHE_LINE                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|fetchStage:fetch|s_busStateReg.REQUEST_BUS            ; or1420Top:cpu1|fetchStage:fetch|s_busStateReg.REQUEST_BUS                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[31].ram2|mem~11 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[31].ram2|mem~11                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[31].ram2|mem~0  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[31].ram2|mem~0                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[31].ram2|mem~31 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[31].ram2|mem~31                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[31].ram2|mem~27 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[31].ram2|mem~27                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[31].ram2|mem~23 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[31].ram2|mem~23                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[31].ram2|mem~19 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[31].ram2|mem~19                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[31].ram2|mem~28 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[31].ram2|mem~28                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[31].ram2|mem~20 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[31].ram2|mem~20                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[31].ram2|mem~16 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[31].ram2|mem~16                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[31].ram2|mem~24 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[31].ram2|mem~24                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[31].ram1|mem~11 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[31].ram1|mem~11                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[31].ram1|mem~12 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[31].ram1|mem~12                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[31].ram1|mem~19 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[31].ram1|mem~19                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[31].ram1|mem~31 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[31].ram1|mem~31                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[31].ram1|mem~27 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[31].ram1|mem~27                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[31].ram1|mem~28 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[31].ram1|mem~28                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[31].ram1|mem~20 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[31].ram1|mem~20                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[31].ram1|mem~16 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[31].ram1|mem~16                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[31].ram1|mem~24 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[31].ram1|mem~24                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|dCache:loadStore|s_cacheErrorReg                      ; or1420Top:cpu1|dCache:loadStore|s_cacheErrorReg                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; processorId:cpuFreq|decimalCounter:cnt[4].dcount|s_countValueReg[2]  ; processorId:cpuFreq|decimalCounter:cnt[4].dcount|s_countValueReg[2]                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; processorId:cpuFreq|decimalCounter:cnt[4].dcount|s_countValueReg[1]  ; processorId:cpuFreq|decimalCounter:cnt[4].dcount|s_countValueReg[1]                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; spiBus:flash|spiShiftQuad:quad|s_stateReg.IDLE                       ; spiBus:flash|spiShiftQuad:quad|s_stateReg.IDLE                                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|graphicsController:graphics|s_writeIndexReg             ; screens:hdmi|graphicsController:graphics|s_writeIndexReg                                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; bios:start|s_transactionActiveReg                                    ; bios:start|s_transactionActiveReg                                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; sdramController:sdram|s_transactionActiveReg                         ; sdramController:sdram|s_transactionActiveReg                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|graphicsController:graphics|s_dualPixelReg              ; screens:hdmi|graphicsController:graphics|s_dualPixelReg                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|graphicsController:graphics|s_dmaState.REQUEST1         ; screens:hdmi|graphicsController:graphics|s_dmaState.REQUEST1                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|graphicsController:graphics|s_dualLineReg               ; screens:hdmi|graphicsController:graphics|s_dualLineReg                                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|textController:textC1|s_clearLineCounterReg[7]          ; screens:hdmi|textController:textC1|s_clearLineCounterReg[7]                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|graphicsController:graphics|s_dmaState.ERROR            ; screens:hdmi|graphicsController:graphics|s_dmaState.ERROR                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|graphicsController:graphics|s_dmaState.READ             ; screens:hdmi|graphicsController:graphics|s_dmaState.READ                                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|graphicsController:graphics|s_dmaState.READ1            ; screens:hdmi|graphicsController:graphics|s_dmaState.READ1                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|graphicsController:graphics|s_dmaState.IDLE             ; screens:hdmi|graphicsController:graphics|s_dmaState.IDLE                                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|graphicsController:graphics|s_grayScaleReg              ; screens:hdmi|graphicsController:graphics|s_grayScaleReg                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|graphicsController:graphics|s_dmaState.REQUEST          ; screens:hdmi|graphicsController:graphics|s_dmaState.REQUEST                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|graphicsController:graphics|s_dmaState.WRITE_BLACK      ; screens:hdmi|graphicsController:graphics|s_dmaState.WRITE_BLACK                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|graphicsController:graphics|s_lineCountReg              ; screens:hdmi|graphicsController:graphics|s_lineCountReg                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; uartBus:uart1|uartTxFifo:TXF|s_fifoEmptyReg                          ; uartBus:uart1|uartTxFifo:TXF|s_fifoEmptyReg                                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; uartBus:uart1|uartTxFifo:TXF|s_readAddressReg[2]                     ; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.420      ; 1.049      ;
; 0.399 ; uartBus:uart1|uartTxFifo:TXF|s_readAddressReg[3]                     ; uartBus:uart1|uartTxFifo:TXF|s_readAddressReg[3]                                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; uartBus:uart1|uartTxFifo:TXF|s_readAddressReg[0]                     ; uartBus:uart1|uartTxFifo:TXF|s_readAddressReg[0]                                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; uartBus:uart1|uartTxFifo:TXF|s_readAddressReg[1]                     ; uartBus:uart1|uartTxFifo:TXF|s_readAddressReg[1]                                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; uartBus:uart1|uartTxFifo:TXF|s_readAddressReg[2]                     ; uartBus:uart1|uartTxFifo:TXF|s_readAddressReg[2]                                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; uartBus:uart1|uartRxFifo:RXF|s_writeAddressReg[2]                    ; uartBus:uart1|uartRxFifo:RXF|s_writeAddressReg[2]                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; uartBus:uart1|uartRxFifo:RXF|s_writeAddressReg[1]                    ; uartBus:uart1|uartRxFifo:RXF|s_writeAddressReg[1]                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; uartBus:uart1|uartRx:RXC|s_parityErrorReg                            ; uartBus:uart1|uartRx:RXC|s_parityErrorReg                                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; uartBus:uart1|baudGenerator:bdg|s_baudDivReg[1]                      ; uartBus:uart1|baudGenerator:bdg|s_baudDivReg[1]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; uartBus:uart1|baudGenerator:bdg|s_baudDivReg[2]                      ; uartBus:uart1|baudGenerator:bdg|s_baudDivReg[2]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; uartBus:uart1|baudGenerator:bdg|s_baudDivReg[0]                      ; uartBus:uart1|baudGenerator:bdg|s_baudDivReg[0]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; uartBus:uart1|uartTx:TXC|s_bitDoneReg                                ; uartBus:uart1|uartTx:TXC|s_bitDoneReg                                                                                                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|executeStage:exe|s_carryReg                           ; or1420Top:cpu1|executeStage:exe|s_carryReg                                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|fetchStage:fetch|s_insertNopReg                       ; or1420Top:cpu1|fetchStage:fetch|s_insertNopReg                                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|fetchStage:fetch|s_stallReg                           ; or1420Top:cpu1|fetchStage:fetch|s_stallReg                                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|decodeStage:decode|s_extendedDoneReg                  ; or1420Top:cpu1|decodeStage:decode|s_extendedDoneReg                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|executeStage:exe|s_exceptionPrefixReg                 ; or1420Top:cpu1|executeStage:exe|s_exceptionPrefixReg                                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[10]                  ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[10]                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[9]                   ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[9]                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[8]                   ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[8]                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[7]                   ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[7]                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[6]                   ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[6]                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[5]                   ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[5]                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[4]                   ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[4]                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[3]                   ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[3]                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[2]                   ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[2]                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[1]                   ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[1]                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[0]                   ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[0]                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|dCache:loadStore|s_stallReg                           ; or1420Top:cpu1|dCache:loadStore|s_stallReg                                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                         ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.399 ; sdramController:sdram|s_columnAddressReg[0]                    ; sdramController:sdram|s_columnAddressReg[0]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; sdramController:sdram|s_sdramCurrentState.RESET_STATE          ; sdramController:sdram|s_sdramCurrentState.RESET_STATE           ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 0.669      ;
; 0.400 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH    ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2   ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2    ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdramController:sdram|s_sdramDataValidReg                      ; sdramController:sdram|s_sdramDataValidReg                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdramController:sdram|s_sdramCurrentState.DO_READ              ; sdramController:sdram|s_sdramCurrentState.DO_READ               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1   ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1    ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO       ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.669      ;
; 0.469 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST3     ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST4      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST2     ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST3      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.738      ;
; 0.485 ; sdramController:sdram|s_sdramCurrentState.SET_MODE_REG         ; sdramController:sdram|sdramAddr[6]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.754      ;
; 0.498 ; sdramController:sdram|s_sdramCurrentState.RESET_STATE          ; sdramController:sdram|sdramCsN                                  ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 0.768      ;
; 0.507 ; sdramController:sdram|s_sdramCurrentState.WRITE_HI             ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_HI         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.776      ;
; 0.510 ; sdramController:sdram|s_sdramCurrentState.WRITE_HI             ; sdramController:sdram|sdramDqmN[0]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.779      ;
; 0.542 ; sdramController:sdram|s_sdramClkReg                            ; sdramController:sdram|s_columnAddressReg[6]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 0.812      ;
; 0.543 ; sdramController:sdram|s_sdramClkReg                            ; sdramController:sdram|s_columnAddressReg[7]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 0.813      ;
; 0.545 ; sdramController:sdram|s_sdramClkReg                            ; sdramController:sdram|s_columnAddressReg[5]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 0.815      ;
; 0.553 ; sdramController:sdram|s_sdramClkReg                            ; sdramController:sdram|s_columnAddressReg[3]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 0.823      ;
; 0.554 ; sdramController:sdram|s_sdramClkReg                            ; sdramController:sdram|s_columnAddressReg[2]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 0.824      ;
; 0.557 ; sdramController:sdram|s_sdramClkReg                            ; sdramController:sdram|s_columnAddressReg[1]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 0.827      ;
; 0.558 ; sdramController:sdram|s_sdramClkReg                            ; sdramController:sdram|s_columnAddressReg[4]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 0.828      ;
; 0.597 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST1     ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST2      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.866      ;
; 0.599 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1   ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH2      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.868      ;
; 0.601 ; sdramController:sdram|s_dataToRamReg[10]                       ; sdramController:sdram|s_sdramDataOutReg[10]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 0.871      ;
; 0.602 ; sdramController:sdram|s_dataToRamReg[16]                       ; sdramController:sdram|s_sdramDataOutReg[0]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 0.872      ;
; 0.606 ; sdramController:sdram|s_dataToRamReg[11]                       ; sdramController:sdram|s_sdramDataOutReg[11]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 0.876      ;
; 0.617 ; sdramController:sdram|s_sdramCurrentState.WRITE_LO             ; sdramController:sdram|sdramDqmN[0]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.886      ;
; 0.618 ; sdramController:sdram|s_dataToRamReg[25]                       ; sdramController:sdram|s_sdramDataOutReg[9]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.887      ;
; 0.618 ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO       ; sdramController:sdram|s_sdramCurrentState.DO_PRECHARGE          ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.887      ;
; 0.620 ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST         ; sdramController:sdram|s_sdramCurrentState.INIT_READ_WRITE       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.889      ;
; 0.621 ; sdramController:sdram|s_dataToRamReg[6]                        ; sdramController:sdram|s_sdramDataOutReg[6]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.890      ;
; 0.625 ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_LO        ; sdramController:sdram|s_sdramCurrentState.WRITE_HI              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.894      ;
; 0.627 ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.896      ;
; 0.628 ; sdramController:sdram|s_rowAddressReg[8]                       ; sdramController:sdram|sdramAddr[8]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.895      ;
; 0.628 ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST1     ; sdramController:sdram|s_sdramCurrentState.INIT_WORD_WRITE       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.897      ;
; 0.631 ; sdramController:sdram|s_dataToRamReg[29]                       ; sdramController:sdram|s_sdramDataOutReg[13]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 0.901      ;
; 0.637 ; sdramController:sdram|s_sdramCurrentState.WRITE_LO             ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_LO         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.906      ;
; 0.641 ; sdramController:sdram|s_dataToRamReg[5]                        ; sdramController:sdram|s_sdramDataOutReg[5]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.910      ;
; 0.641 ; sdramController:sdram|s_dataToRamReg[4]                        ; sdramController:sdram|s_sdramDataOutReg[4]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.910      ;
; 0.642 ; sdramController:sdram|s_dataToRamReg[8]                        ; sdramController:sdram|s_sdramDataOutReg[8]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.911      ;
; 0.643 ; sdramController:sdram|s_sdramCurrentState.WAIT_PRECHARGE       ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH1      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 0.913      ;
; 0.646 ; sdramController:sdram|s_sdramCurrentState.WAIT_MODE_REG        ; sdramController:sdram|s_sdramCurrentState.SET_EXTENDED_MODE_REG ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.915      ;
; 0.650 ; sdramController:sdram|s_sdramCurrentState.INIT_READ_WRITE      ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST1      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 0.920      ;
; 0.655 ; sdramController:sdram|s_sdramCurrentState.DO_READ              ; sdramController:sdram|s_sdramDataValidReg                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.924      ;
; 0.679 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[14]    ; sdramController:sdram|s_dataToRamReg[14]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.190      ; 1.083      ;
; 0.683 ; sdramController:sdram|s_sdramCurrentState.RESET_STATE          ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.952      ;
; 0.689 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST4     ; sdramController:sdram|s_sdramCurrentState.DO_READ               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.958      ;
; 0.703 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[21]    ; sdramController:sdram|s_dataToRamReg[21]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.190      ; 1.107      ;
; 0.704 ; sdramController:sdram|s_rowAddressReg[5]                       ; sdramController:sdram|s_rowAddressReg[5]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.973      ;
; 0.706 ; sdramController:sdram|s_rowAddressReg[12]                      ; sdramController:sdram|s_rowAddressReg[12]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; sdramController:sdram|s_rowAddressReg[4]                       ; sdramController:sdram|s_rowAddressReg[4]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; sdramController:sdram|s_rowAddressReg[2]                       ; sdramController:sdram|s_rowAddressReg[2]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; sdramController:sdram|s_rowAddressReg[1]                       ; sdramController:sdram|s_rowAddressReg[1]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.975      ;
; 0.707 ; sdramController:sdram|s_rowAddressReg[13]                      ; sdramController:sdram|s_rowAddressReg[13]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; sdramController:sdram|s_rowAddressReg[11]                      ; sdramController:sdram|s_rowAddressReg[11]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; sdramController:sdram|s_rowAddressReg[10]                      ; sdramController:sdram|s_rowAddressReg[10]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; sdramController:sdram|s_rowAddressReg[9]                       ; sdramController:sdram|s_rowAddressReg[9]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; sdramController:sdram|s_rowAddressReg[3]                       ; sdramController:sdram|s_rowAddressReg[3]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.976      ;
; 0.708 ; sdramController:sdram|s_rowAddressReg[14]                      ; sdramController:sdram|s_rowAddressReg[14]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.977      ;
; 0.708 ; sdramController:sdram|s_rowAddressReg[7]                       ; sdramController:sdram|s_rowAddressReg[7]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.977      ;
; 0.710 ; sdramController:sdram|s_rowAddressReg[8]                       ; sdramController:sdram|s_rowAddressReg[8]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.979      ;
; 0.710 ; sdramController:sdram|s_rowAddressReg[6]                       ; sdramController:sdram|s_rowAddressReg[6]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.979      ;
; 0.718 ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH      ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.987      ;
; 0.719 ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST1     ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST1      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.988      ;
; 0.721 ; sdramController:sdram|s_sdramCurrentState.WRITE_LO             ; sdramController:sdram|sdramDqmN[1]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.990      ;
; 0.724 ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH2     ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2    ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.993      ;
; 0.726 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[26]    ; sdramController:sdram|s_dataToRamReg[26]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.190      ; 1.130      ;
; 0.732 ; sdramController:sdram|s_rowAddressReg[0]                       ; sdramController:sdram|s_rowAddressReg[0]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.001      ;
; 0.732 ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_HI        ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.001      ;
; 0.734 ; sdramController:sdram|s_sdramCurrentState.DO_READ              ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION  ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.003      ;
; 0.745 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH    ; sdramController:sdram|s_sdramCurrentState.IDLE                  ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.014      ;
; 0.784 ; sdramController:sdram|s_dataToRamReg[7]                        ; sdramController:sdram|s_sdramDataOutReg[7]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.053      ;
; 0.789 ; sdramController:sdram|s_dataToRamReg[18]                       ; sdramController:sdram|s_sdramDataOutReg[2]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.058      ;
; 0.795 ; sdramController:sdram|s_sdramCurrentState.WRITE_HI             ; sdramController:sdram|sdramDqmN[1]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.064      ;
; 0.799 ; sdramController:sdram|s_readPendingReg                         ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.183      ; 1.196      ;
; 0.804 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[16]    ; sdramController:sdram|s_dataToRamReg[16]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.190      ; 1.208      ;
; 0.815 ; sdramController:sdram|s_rowAddressReg[12]                      ; sdramController:sdram|sdramAddr[12]                             ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.082      ;
; 0.815 ; sdramController:sdram|s_sdramClkReg                            ; sdramController:sdram|s_columnAddressReg[8]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 1.085      ;
; 0.821 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[0]     ; sdramController:sdram|s_dataToRamReg[0]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.191      ; 1.226      ;
; 0.827 ; sdramController:sdram|s_dataToRamReg[30]                       ; sdramController:sdram|s_sdramDataOutReg[14]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.095      ;
; 0.830 ; sdramController:sdram|s_dataToRamReg[19]                       ; sdramController:sdram|s_sdramDataOutReg[3]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.098      ;
; 0.842 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[30]    ; sdramController:sdram|s_dataToRamReg[30]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.190      ; 1.246      ;
; 0.844 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[19]    ; sdramController:sdram|s_dataToRamReg[19]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.190      ; 1.248      ;
; 0.846 ; sdramController:sdram|s_dataToRamReg[20]                       ; sdramController:sdram|s_sdramDataOutReg[4]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 1.116      ;
; 0.848 ; sdramController:sdram|s_dataToRamReg[17]                       ; sdramController:sdram|s_sdramDataOutReg[1]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.117      ;
; 0.850 ; sdramController:sdram|s_dataToRamReg[28]                       ; sdramController:sdram|s_sdramDataOutReg[12]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.118      ;
; 0.853 ; sdramController:sdram|s_dataToRamReg[24]                       ; sdramController:sdram|s_sdramDataOutReg[8]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.122      ;
; 0.860 ; sdramController:sdram|s_columnAddressReg[7]                    ; sdramController:sdram|sdramAddr[7]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 1.130      ;
; 0.864 ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH1     ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1    ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.133      ;
; 0.865 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[3]     ; sdramController:sdram|s_dataToRamReg[3]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.191      ; 1.270      ;
; 0.870 ; sdramController:sdram|s_dataToRamReg[27]                       ; sdramController:sdram|s_sdramDataOutReg[11]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 1.140      ;
; 0.872 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[9]     ; sdramController:sdram|s_dataToRamReg[9]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.190      ; 1.276      ;
; 0.876 ; sdramController:sdram|s_dataToRamReg[31]                       ; sdramController:sdram|s_sdramDataOutReg[15]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.145      ;
; 0.879 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[28]    ; sdramController:sdram|s_dataToRamReg[28]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.190      ; 1.283      ;
; 0.879 ; sdramController:sdram|s_dataToRamReg[23]                       ; sdramController:sdram|s_sdramDataOutReg[7]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.148      ;
; 0.881 ; sdramController:sdram|s_dataToRamReg[22]                       ; sdramController:sdram|s_sdramDataOutReg[6]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.150      ;
; 0.884 ; sdramController:sdram|s_dataToRamReg[1]                        ; sdramController:sdram|s_sdramDataOutReg[1]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.153      ;
; 0.899 ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_PRECHARGE ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST          ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.167      ;
; 0.900 ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO       ; sdramController:sdram|sdramCsN                                  ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 1.170      ;
; 0.902 ; sdramController:sdram|s_sdramCurrentState.DO_PRECHARGE         ; sdramController:sdram|sdramAddr[2]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.171      ;
+-------+----------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                                                                                       ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.400 ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]               ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; screens:hdmi|s_cursorOnReg                                     ; screens:hdmi|s_cursorOnReg                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0]             ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.447 ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH    ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.716      ;
; 0.469 ; screens:hdmi|s_vSyncOut[0]                                     ; screens:hdmi|s_vSyncOut[1]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; screens:hdmi|hdmi_720p:generator|vSyncOut                      ; screens:hdmi|s_vSyncOut[0]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; screens:hdmi|s_hSyncOut[0]                                     ; screens:hdmi|s_hSyncOut[1]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; screens:hdmi|hdmi_720p:generator|hSyncOut                      ; screens:hdmi|s_hSyncOut[0]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; screens:hdmi|textController:textC1|s_asciiBitIndex[0]          ; screens:hdmi|textController:textC1|asciiBitSelector[0]                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.470 ; screens:hdmi|s_vSyncOut[1]                                     ; screens:hdmi|s_vSyncOut[2]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.474 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC        ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.739      ;
; 0.491 ; screens:hdmi|s_isInGraphicRegion[1]                            ; screens:hdmi|s_nextGraphicLineReg                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.760      ;
; 0.494 ; screens:hdmi|s_readPixelCounterReg[1]                          ; screens:hdmi|s_graySelectReg[1]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.763      ;
; 0.499 ; screens:hdmi|hdmi_720p:generator|requestPixel                  ; screens:hdmi|s_activeOut[0]                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.768      ;
; 0.502 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH  ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.767      ;
; 0.619 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.888      ;
; 0.620 ; screens:hdmi|s_readPixelCounterReg[2]                          ; screens:hdmi|s_graySelectReg[1]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.889      ;
; 0.622 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.887      ;
; 0.623 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.888      ;
; 0.625 ; screens:hdmi|s_activeOut[0]                                    ; screens:hdmi|s_activeOut[1]                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.894      ;
; 0.640 ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH     ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.909      ;
; 0.644 ; screens:hdmi|textController:textC1|s_asciiBitIndex[2]          ; screens:hdmi|textController:textC1|asciiBitSelector[2]                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.913      ;
; 0.645 ; screens:hdmi|s_activeOut[1]                                    ; screens:hdmi|s_activeOut[2]                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.914      ;
; 0.645 ; screens:hdmi|textController:textC1|s_asciiBitIndex[1]          ; screens:hdmi|textController:textC1|asciiBitSelector[1]                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.914      ;
; 0.669 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; screens:hdmi|hdmi_720p:generator|lineIndex[1]                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.938      ;
; 0.677 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC        ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.942      ;
; 0.678 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC        ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[2]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.943      ;
; 0.689 ; screens:hdmi|s_cursorBlinkCounterReg[10]                       ; screens:hdmi|s_cursorBlinkCounterReg[10]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.691 ; screens:hdmi|s_cursorBlinkCounterReg[2]                        ; screens:hdmi|s_cursorBlinkCounterReg[2]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.959      ;
; 0.691 ; screens:hdmi|s_cursorBlinkCounterReg[8]                        ; screens:hdmi|s_cursorBlinkCounterReg[8]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.959      ;
; 0.691 ; screens:hdmi|s_cursorBlinkCounterReg[14]                       ; screens:hdmi|s_cursorBlinkCounterReg[14]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.960      ;
; 0.693 ; screens:hdmi|s_cursorBlinkCounterReg[6]                        ; screens:hdmi|s_cursorBlinkCounterReg[6]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; screens:hdmi|s_cursorBlinkCounterReg[13]                       ; screens:hdmi|s_cursorBlinkCounterReg[13]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.962      ;
; 0.694 ; screens:hdmi|s_cursorBlinkCounterReg[4]                        ; screens:hdmi|s_cursorBlinkCounterReg[4]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; screens:hdmi|s_cursorBlinkCounterReg[11]                       ; screens:hdmi|s_cursorBlinkCounterReg[11]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; screens:hdmi|s_cursorBlinkCounterReg[20]                       ; screens:hdmi|s_cursorBlinkCounterReg[20]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.963      ;
; 0.695 ; screens:hdmi|s_cursorBlinkCounterReg[3]                        ; screens:hdmi|s_cursorBlinkCounterReg[3]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; screens:hdmi|s_cursorBlinkCounterReg[15]                       ; screens:hdmi|s_cursorBlinkCounterReg[15]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.964      ;
; 0.696 ; screens:hdmi|s_cursorBlinkCounterReg[9]                        ; screens:hdmi|s_cursorBlinkCounterReg[9]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.697 ; screens:hdmi|s_cursorBlinkCounterReg[1]                        ; screens:hdmi|s_cursorBlinkCounterReg[1]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.965      ;
; 0.697 ; screens:hdmi|s_cursorBlinkCounterReg[7]                        ; screens:hdmi|s_cursorBlinkCounterReg[7]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.965      ;
; 0.697 ; screens:hdmi|s_cursorBlinkCounterReg[23]                       ; screens:hdmi|s_cursorBlinkCounterReg[23]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.966      ;
; 0.698 ; screens:hdmi|s_cursorBlinkCounterReg[21]                       ; screens:hdmi|s_cursorBlinkCounterReg[21]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.967      ;
; 0.704 ; screens:hdmi|s_cursorBlinkCounterReg[12]                       ; screens:hdmi|s_cursorBlinkCounterReg[12]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; screens:hdmi|s_cursorBlinkCounterReg[16]                       ; screens:hdmi|s_cursorBlinkCounterReg[16]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.973      ;
; 0.704 ; screens:hdmi|s_cursorBlinkCounterReg[18]                       ; screens:hdmi|s_cursorBlinkCounterReg[18]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.973      ;
; 0.705 ; screens:hdmi|s_cursorBlinkCounterReg[24]                       ; screens:hdmi|s_cursorBlinkCounterReg[24]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.974      ;
; 0.706 ; screens:hdmi|s_cursorBlinkCounterReg[26]                       ; screens:hdmi|s_cursorBlinkCounterReg[26]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.975      ;
; 0.707 ; screens:hdmi|s_cursorBlinkCounterReg[19]                       ; screens:hdmi|s_cursorBlinkCounterReg[19]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; screens:hdmi|s_textContent[1]                                  ; screens:hdmi|s_greenPixel[4]                                                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.977      ;
; 0.707 ; screens:hdmi|s_readPixelCounterReg[9]                          ; screens:hdmi|s_readPixelCounterReg[9]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.976      ;
; 0.708 ; screens:hdmi|s_cursorBlinkCounterReg[22]                       ; screens:hdmi|s_cursorBlinkCounterReg[22]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.977      ;
; 0.708 ; screens:hdmi|s_readPixelCounterReg[7]                          ; screens:hdmi|s_readPixelCounterReg[7]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.977      ;
; 0.708 ; screens:hdmi|s_readPixelCounterReg[5]                          ; screens:hdmi|s_readPixelCounterReg[5]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.977      ;
; 0.708 ; screens:hdmi|s_readPixelCounterReg[1]                          ; screens:hdmi|s_readPixelCounterReg[1]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.977      ;
; 0.710 ; screens:hdmi|s_cursorBlinkCounterReg[17]                       ; screens:hdmi|s_cursorBlinkCounterReg[17]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.979      ;
; 0.710 ; screens:hdmi|s_readPixelCounterReg[1]                          ; screens:hdmi|s_selectReg                                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.979      ;
; 0.711 ; screens:hdmi|s_cursorBlinkCounterReg[25]                       ; screens:hdmi|s_cursorBlinkCounterReg[25]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.980      ;
; 0.711 ; screens:hdmi|s_cursorBlinkCounterReg[5]                        ; screens:hdmi|s_cursorBlinkCounterReg[5]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; screens:hdmi|s_readPixelCounterReg[8]                          ; screens:hdmi|s_readPixelCounterReg[8]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.980      ;
; 0.711 ; screens:hdmi|s_readPixelCounterReg[6]                          ; screens:hdmi|s_readPixelCounterReg[6]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.980      ;
; 0.711 ; screens:hdmi|s_readPixelCounterReg[3]                          ; screens:hdmi|s_readPixelCounterReg[3]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.980      ;
; 0.713 ; screens:hdmi|s_readPixelCounterReg[2]                          ; screens:hdmi|s_readPixelCounterReg[2]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.982      ;
; 0.714 ; screens:hdmi|s_readPixelCounterReg[4]                          ; screens:hdmi|s_readPixelCounterReg[4]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.983      ;
; 0.716 ; screens:hdmi|s_readPixelCounterReg[0]                          ; screens:hdmi|s_readPixelCounterReg[0]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.985      ;
; 0.721 ; screens:hdmi|s_textContent[1]                                  ; screens:hdmi|s_BluePixel[3]                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.991      ;
; 0.727 ; screens:hdmi|s_cursorBlinkCounterReg[0]                        ; screens:hdmi|s_cursorBlinkCounterReg[0]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.995      ;
; 0.741 ; screens:hdmi|s_readPixelCounterReg[0]                          ; screens:hdmi|s_selectReg                                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.010      ;
; 0.764 ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.033      ;
; 0.767 ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; screens:hdmi|hdmi_720p:generator|newScreen                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.036      ;
; 0.814 ; screens:hdmi|s_textContent[1]                                  ; screens:hdmi|s_redPixel[3]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.084      ;
; 0.848 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; screens:hdmi|hdmi_720p:generator|lineIndex[0]                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.117      ;
; 0.860 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10]                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.124      ;
; 0.866 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; screens:hdmi|hdmi_720p:generator|lineIndex[2]                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.138      ;
; 0.882 ; screens:hdmi|s_textContent[1]                                  ; screens:hdmi|s_redPixel[4]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.151      ;
; 0.882 ; screens:hdmi|hdmi_720p:generator|pixelIndex[0]                 ; screens:hdmi|textController:textC1|s_asciiBitIndex[0]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.150      ;
; 0.883 ; screens:hdmi|s_textContent[1]                                  ; screens:hdmi|s_redPixel[2]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.153      ;
; 0.890 ; screens:hdmi|hdmi_720p:generator|lineIndex[2]                  ; screens:hdmi|textController:textC1|asciiLineIndex[2]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.157      ;
; 0.894 ; screens:hdmi|hdmi_720p:generator|lineIndex[2]                  ; screens:hdmi|textController:textC1|asciiLineIndex[1]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.161      ;
; 0.948 ; screens:hdmi|s_textContent[1]                                  ; screens:hdmi|s_redPixel[1]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.217      ;
; 0.950 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.214      ;
; 0.951 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.215      ;
; 0.960 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH  ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.224      ;
; 0.960 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH  ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.224      ;
; 0.980 ; screens:hdmi|textController:textC1|asciiLineIndex[1]           ; screens:hdmi|charRom:asciiRom|altsyncram:Ram0_rtl_0|altsyncram_ul71:auto_generated|ram_block1a0~porta_address_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.625      ;
; 0.991 ; screens:hdmi|s_readPixelCounterReg[9]                          ; screens:hdmi|dualPortRam2k:LineBuffer1|altsyncram:memory_rtl_0|altsyncram_c3d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 1.570      ;
; 0.998 ; screens:hdmi|s_readPixelCounterReg[5]                          ; screens:hdmi|dualPortRam2k:LineBuffer1|altsyncram:memory_rtl_0|altsyncram_c3d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 1.577      ;
; 1.002 ; screens:hdmi|hdmi_720p:generator|s_earlyNextLine               ; screens:hdmi|hdmi_720p:generator|nextLine                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.272      ;
; 1.003 ; screens:hdmi|textController:textC1|asciiLineIndex[2]           ; screens:hdmi|charRom:asciiRom|altsyncram:Ram0_rtl_0|altsyncram_ul71:auto_generated|ram_block1a0~porta_address_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.648      ;
; 1.003 ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; screens:hdmi|hdmi_720p:generator|vSyncOut                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.264      ;
; 1.010 ; screens:hdmi|s_cursorBlinkCounterReg[10]                       ; screens:hdmi|s_cursorBlinkCounterReg[11]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.278      ;
; 1.012 ; screens:hdmi|s_cursorBlinkCounterReg[8]                        ; screens:hdmi|s_cursorBlinkCounterReg[9]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.280      ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.415 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.684      ;
; 0.690 ; screens:hdmi|s_vSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.201      ; 1.105      ;
; 0.720 ; screens:hdmi|s_activeOut[2]                                    ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.201      ; 1.135      ;
; 0.779 ; screens:hdmi|s_greenPixel[3]                                   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.179      ; 1.172      ;
; 0.794 ; screens:hdmi|s_BluePixel[1]                                    ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.177      ; 1.185      ;
; 0.795 ; screens:hdmi|s_BluePixel[2]                                    ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.179      ; 1.188      ;
; 0.806 ; screens:hdmi|s_greenPixel[2]                                   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.177      ; 1.197      ;
; 0.809 ; screens:hdmi|s_greenPixel[4]                                   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.177      ; 1.200      ;
; 0.810 ; screens:hdmi|s_redPixel[2]                                     ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.177      ; 1.201      ;
; 0.817 ; screens:hdmi|s_greenPixel[5]                                   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.179      ; 1.210      ;
; 0.846 ; screens:hdmi|s_BluePixel[4]                                    ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.179      ; 1.239      ;
; 0.847 ; screens:hdmi|s_redPixel[1]                                     ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.177      ; 1.238      ;
; 1.069 ; screens:hdmi|s_redPixel[4]                                     ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.177      ; 1.460      ;
; 1.074 ; screens:hdmi|s_BluePixel[3]                                    ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.177      ; 1.465      ;
; 1.090 ; screens:hdmi|s_redPixel[3]                                     ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.177      ; 1.481      ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.409      ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.409      ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.409      ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.409      ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.409      ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.409      ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.409      ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.409      ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.409      ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.409      ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.409      ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.409      ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.409      ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.409      ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.409      ;
; 1.143 ; screens:hdmi|s_hSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.205      ; 1.562      ;
; 1.319 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.193      ; 1.726      ;
; 1.319 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.193      ; 1.726      ;
; 1.320 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.193      ; 1.727      ;
; 1.321 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.193      ; 1.728      ;
; 1.322 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.193      ; 1.729      ;
; 1.323 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.193      ; 1.730      ;
; 1.326 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.193      ; 1.733      ;
; 1.327 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.193      ; 1.734      ;
; 1.328 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.193      ; 1.735      ;
; 1.328 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.193      ; 1.735      ;
; 1.329 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.193      ; 1.736      ;
; 1.408 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.193      ; 1.815      ;
; 1.633 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.258      ; 2.105      ;
; 1.708 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.258      ; 2.180      ;
; 1.708 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.258      ; 2.180      ;
; 1.710 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.258      ; 2.182      ;
; 1.713 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.258      ; 2.185      ;
; 1.715 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.258      ; 2.187      ;
; 1.716 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.258      ; 2.188      ;
; 1.716 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.258      ; 2.188      ;
; 1.717 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.258      ; 2.189      ;
; 1.728 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.258      ; 2.200      ;
; 1.730 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.258      ; 2.202      ;
; 1.734 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.258      ; 2.206      ;
; 2.682 ; s_resetCountReg[4]                                             ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 3.082      ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk2'                                                                                                                                                   ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.704 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.973      ;
; 0.706 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.975      ;
; 0.707 ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.976      ;
; 0.708 ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.977      ;
; 0.708 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.977      ;
; 0.708 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.977      ;
; 0.710 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.979      ;
; 0.710 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.979      ;
; 0.732 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.001      ;
; 1.025 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.294      ;
; 1.026 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.295      ;
; 1.026 ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.295      ;
; 1.026 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.295      ;
; 1.026 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.295      ;
; 1.027 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.296      ;
; 1.027 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.296      ;
; 1.027 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.296      ;
; 1.028 ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.297      ;
; 1.028 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.297      ;
; 1.028 ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.297      ;
; 1.029 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.298      ;
; 1.029 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.298      ;
; 1.031 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.300      ;
; 1.031 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.300      ;
; 1.040 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.309      ;
; 1.042 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.311      ;
; 1.043 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.312      ;
; 1.044 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.313      ;
; 1.044 ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.313      ;
; 1.044 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.313      ;
; 1.045 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.314      ;
; 1.119 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.388      ;
; 1.120 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.389      ;
; 1.120 ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.389      ;
; 1.120 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.389      ;
; 1.124 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.393      ;
; 1.126 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.395      ;
; 1.127 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.396      ;
; 1.147 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.416      ;
; 1.148 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.417      ;
; 1.148 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.417      ;
; 1.148 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.417      ;
; 1.149 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.418      ;
; 1.149 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.418      ;
; 1.149 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.418      ;
; 1.150 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.419      ;
; 1.150 ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.419      ;
; 1.151 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.420      ;
; 1.151 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.420      ;
; 1.153 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.422      ;
; 1.153 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.422      ;
; 1.162 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.431      ;
; 1.164 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.433      ;
; 1.165 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.434      ;
; 1.166 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.435      ;
; 1.166 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.435      ;
; 1.167 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.436      ;
; 1.223 ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.492      ;
; 1.241 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.510      ;
; 1.242 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.511      ;
; 1.242 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.511      ;
; 1.246 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.515      ;
; 1.248 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.517      ;
; 1.249 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.518      ;
; 1.269 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.538      ;
; 1.270 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.539      ;
; 1.270 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.539      ;
; 1.270 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.539      ;
; 1.271 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.540      ;
; 1.271 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.540      ;
; 1.272 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.541      ;
; 1.273 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.542      ;
; 1.273 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.542      ;
; 1.275 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.544      ;
; 1.275 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.544      ;
; 1.284 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.553      ;
; 1.286 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.555      ;
; 1.287 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.556      ;
; 1.288 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.557      ;
; 1.289 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.558      ;
; 1.363 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.632      ;
; 1.364 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.633      ;
; 1.368 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.637      ;
; 1.370 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.639      ;
; 1.371 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.640      ;
; 1.391 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.660      ;
; 1.392 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.661      ;
; 1.392 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.661      ;
; 1.392 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.661      ;
; 1.393 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.662      ;
; 1.393 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.662      ;
; 1.395 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.664      ;
; 1.395 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.664      ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk1'                                                                                                                                                                                  ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 1.135 ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.075      ; 1.405      ;
; 1.474 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; clk1                                        ; clk1        ; 0.000        ; 0.080      ; 1.749      ;
; 2.034 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.098      ; 2.327      ;
; 2.199 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.098      ; 2.492      ;
; 2.204 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.098      ; 2.497      ;
; 2.467 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.628      ; 5.445      ;
; 2.485 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.628      ; 5.463      ;
; 2.498 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.098      ; 2.791      ;
; 2.503 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.628      ; 5.481      ;
; 2.514 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.628      ; 5.492      ;
; 2.554 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.628      ; 5.532      ;
; 2.571 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 2.840      ;
; 2.578 ; delayIse:delayMicro|synchroFlop:rsync|s_states[0] ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.625      ; 5.553      ;
; 2.587 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.628      ; 5.565      ;
; 2.621 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.628      ; 5.599      ;
; 2.629 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.628      ; 5.607      ;
; 3.184 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.080      ; 3.459      ;
; 3.241 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 0.000        ; 0.080      ; 3.516      ;
; 3.309 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 3.578      ;
; 3.312 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 3.581      ;
; 3.395 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 3.664      ;
; 3.477 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 3.746      ;
; 3.482 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 3.751      ;
; 3.537 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 3.806      ;
; 3.733 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 4.002      ;
; 3.776 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 4.045      ;
; 4.143 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.080      ; 4.418      ;
; 4.272 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 4.541      ;
; 4.343 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 4.612      ;
; 4.492 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.080      ; 4.767      ;
; 4.671 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 4.940      ;
; 5.009 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 5.278      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk2'                                                                                                                                                                               ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -4.216 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.079      ; 6.218      ;
; -4.124 ; processorId:cpuFreq|synchroFlop:msync|s_states[1] ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.078      ; 6.125      ;
; -3.586 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.079      ; 5.588      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk1'                                                                                                                                                                               ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -3.831 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.085      ; 6.755      ;
; -3.763 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.087      ; 6.689      ;
; -3.580 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.085      ; 6.504      ;
; -3.526 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.092      ; 6.457      ;
; -3.448 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.085      ; 6.372      ;
; -3.422 ; delayIse:delayMicro|synchroFlop:usync|s_states[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.074      ; 6.335      ;
; -3.341 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.101      ; 6.281      ;
; -3.337 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.085      ; 6.261      ;
; -3.316 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.091      ; 6.246      ;
; -3.276 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.101      ; 6.216      ;
; -3.243 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.097      ; 6.179      ;
; -3.126 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.092      ; 6.057      ;
; -3.093 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.087      ; 6.019      ;
; -2.916 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.091      ; 5.846      ;
; -2.843 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.097      ; 5.779      ;
; -2.744 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.092      ; 5.675      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                         ;
+--------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -3.589 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; 0.812        ; -2.625     ; 1.738      ;
; 7.244  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.064     ; 6.161      ;
; 7.312  ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.062     ; 6.095      ;
; 7.438  ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.074     ; 5.957      ;
; 7.627  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.064     ; 5.778      ;
; 7.699  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.064     ; 5.706      ;
; 7.734  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.048     ; 5.687      ;
; 7.738  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.064     ; 5.667      ;
; 7.799  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.064     ; 5.606      ;
; 7.799  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.048     ; 5.622      ;
; 7.838  ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.073     ; 5.558      ;
; 7.838  ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.073     ; 5.558      ;
; 7.838  ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.074     ; 5.557      ;
; 7.867  ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.062     ; 5.540      ;
; 7.993  ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.074     ; 5.402      ;
; 8.159  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.079     ; 5.231      ;
; 8.159  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.079     ; 5.231      ;
; 8.159  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.079     ; 5.231      ;
; 8.159  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.079     ; 5.231      ;
; 8.182  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.064     ; 5.223      ;
; 8.213  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.057     ; 5.199      ;
; 8.238  ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.073     ; 5.158      ;
; 8.238  ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.073     ; 5.158      ;
; 8.289  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.048     ; 5.132      ;
; 8.293  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.064     ; 5.112      ;
; 8.327  ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.083     ; 5.059      ;
; 8.354  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.048     ; 5.067      ;
; 8.381  ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.074     ; 5.014      ;
; 8.559  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.079     ; 4.831      ;
; 8.559  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.079     ; 4.831      ;
; 8.559  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.079     ; 4.831      ;
; 8.559  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.079     ; 4.831      ;
; 8.622  ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.083     ; 4.764      ;
; 8.635  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.057     ; 4.777      ;
; 8.766  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.064     ; 4.639      ;
; 9.104  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.062     ; 4.303      ;
; 9.187  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.080     ; 4.202      ;
; 9.497  ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.107     ; 3.865      ;
; 9.526  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.062     ; 3.881      ;
; 9.570  ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[2]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.083     ; 3.816      ;
; 9.570  ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.083     ; 3.816      ;
; 9.570  ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.083     ; 3.816      ;
; 9.579  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.064     ; 3.826      ;
; 10.134 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.064     ; 3.271      ;
; 10.183 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.080     ; 3.206      ;
+--------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                          ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 8.366  ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.175     ; 4.928      ;
; 8.834  ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.190     ; 4.445      ;
; 11.015 ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.184     ; 2.270      ;
; 11.648 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.173     ; 1.648      ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                          ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.169 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 1.557      ;
; 1.656 ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 2.036      ;
; 3.483 ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 3.855      ;
; 4.118 ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 4.506      ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk1'                                                                                                                                                                               ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 2.295 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.639      ; 5.284      ;
; 2.301 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.639      ; 5.290      ;
; 2.360 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.633      ; 5.343      ;
; 2.366 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.633      ; 5.349      ;
; 2.401 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.644      ; 5.395      ;
; 2.432 ; delayIse:delayMicro|synchroFlop:usync|s_states[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.618      ; 5.400      ;
; 2.443 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.635      ; 5.428      ;
; 2.448 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.629      ; 5.427      ;
; 2.449 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.644      ; 5.443      ;
; 2.503 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.629      ; 5.482      ;
; 2.517 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.635      ; 5.502      ;
; 2.523 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.635      ; 5.508      ;
; 2.525 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.631      ; 5.506      ;
; 2.556 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.629      ; 5.535      ;
; 2.628 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.629      ; 5.607      ;
; 2.668 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.631      ; 5.649      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk2'                                                                                                                                                                               ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 2.372 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.000        ; 2.621      ; 5.258      ;
; 2.394 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.000        ; 2.621      ; 5.280      ;
; 2.399 ; processorId:cpuFreq|synchroFlop:msync|s_states[1] ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.000        ; 2.620      ; 5.284      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                         ;
+-------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 2.606 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 2.869      ;
; 2.737 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 3.018      ;
; 3.063 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 3.332      ;
; 3.089 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[2]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 3.384      ;
; 3.089 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 3.384      ;
; 3.089 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 3.384      ;
; 3.142 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 3.423      ;
; 3.210 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 3.493      ;
; 3.392 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 3.655      ;
; 3.532 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; -0.095       ; -2.083     ; 1.639      ;
; 3.742 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.025      ;
; 3.857 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.119      ; 4.171      ;
; 3.971 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 4.265      ;
; 4.040 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 4.327      ;
; 4.093 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 4.387      ;
; 4.235 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 4.531      ;
; 4.271 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 4.535      ;
; 4.271 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 4.535      ;
; 4.271 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 4.535      ;
; 4.271 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 4.535      ;
; 4.277 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 4.541      ;
; 4.277 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 4.541      ;
; 4.277 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 4.541      ;
; 4.277 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 4.541      ;
; 4.282 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 4.563      ;
; 4.283 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 4.579      ;
; 4.390 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 4.671      ;
; 4.416 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.109      ; 4.720      ;
; 4.423 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.109      ; 4.727      ;
; 4.462 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 4.743      ;
; 4.496 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 4.766      ;
; 4.496 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 4.766      ;
; 4.502 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 4.772      ;
; 4.502 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 4.772      ;
; 4.502 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.785      ;
; 4.572 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 4.859      ;
; 4.640 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 4.936      ;
; 4.687 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 4.968      ;
; 4.688 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 4.984      ;
; 4.752 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.119      ; 5.066      ;
; 4.795 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 5.076      ;
; 4.822 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.109      ; 5.126      ;
; 4.828 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.109      ; 5.132      ;
; 4.867 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 5.148      ;
; 4.907 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 5.190      ;
+-------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                   ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; altpll_component|auto_generated|pll1|clk[2] ; -1.972 ; -3.189        ;
; clk2                                        ; -1.845 ; -29.520       ;
; clk1                                        ; -1.210 ; -5.415        ;
; altpll_component|auto_generated|pll1|clk[3] ; 4.086  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 4.170  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 4.875  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                   ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; altpll_component|auto_generated|pll1|clk[2] ; 0.133 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 0.185 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[3] ; 0.185 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 0.193 ; 0.000         ;
; clk2                                        ; 0.304 ; 0.000         ;
; clk1                                        ; 0.485 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clk2                                        ; -1.856 ; -1.856        ;
; altpll_component|auto_generated|pll1|clk[2] ; -1.607 ; -1.607        ;
; clk1                                        ; -1.081 ; -2.998        ;
; altpll_component|auto_generated|pll1|clk[0] ; 10.917 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; altpll_component|auto_generated|pll1|clk[0] ; 0.534 ; 0.000         ;
; clk1                                        ; 0.750 ; 0.000         ;
; clk2                                        ; 0.877 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[2] ; 1.236 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                     ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; altpll_component|auto_generated|pll1|clk[3] ; 3.149  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 3.150  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[2] ; 6.482  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 6.486  ; 0.000         ;
; clk2                                        ; 9.447  ; 0.000         ;
; clk1                                        ; 41.111 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                  ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -1.972 ; processorId:cpuFreq|synchroFlop:msync|s_states[0]                                                                                                  ; processorId:cpuFreq|synchroFlop:msync|s_states[1]                        ; clk2                                        ; altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -1.524     ; 0.386      ;
; -1.217 ; delayIse:delayMicro|synchroFlop:usync|s_states[0]                                                                                                  ; delayIse:delayMicro|synchroFlop:usync|s_states[1]                        ; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; 0.812        ; -1.522     ; 0.454      ;
; 4.356  ; bios:start|biosRom:rom|altsyncram:Ram0_rtl_0|altsyncram_5r71:auto_generated|ram_block1a16~porta_address_reg0                                       ; bios:start|addressDataOut[17]                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.213     ; 2.152      ;
; 4.418  ; bios:start|biosRom:rom|altsyncram:Ram0_rtl_0|altsyncram_5r71:auto_generated|ram_block1a25~porta_address_reg0                                       ; bios:start|addressDataOut[26]                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.216     ; 2.087      ;
; 4.429  ; bios:start|biosRom:rom|altsyncram:Ram0_rtl_0|altsyncram_5r71:auto_generated|ram_block1a25~porta_address_reg0                                       ; bios:start|addressDataOut[25]                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.216     ; 2.076      ;
; 4.434  ; bios:start|biosRom:rom|altsyncram:Ram0_rtl_0|altsyncram_5r71:auto_generated|ram_block1a7~porta_address_reg0                                        ; bios:start|addressDataOut[10]                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.225     ; 2.062      ;
; 4.434  ; bios:start|biosRom:rom|altsyncram:Ram0_rtl_0|altsyncram_5r71:auto_generated|ram_block1a25~porta_address_reg0                                       ; bios:start|addressDataOut[27]                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.217     ; 2.070      ;
; 4.442  ; bios:start|biosRom:rom|altsyncram:Ram0_rtl_0|altsyncram_5r71:auto_generated|ram_block1a16~porta_address_reg0                                       ; bios:start|addressDataOut[19]                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.214     ; 2.065      ;
; 4.454  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[3]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[16] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.009     ; 2.257      ;
; 4.454  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[3]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[27] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.016     ; 2.250      ;
; 4.457  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[3]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[31] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.016     ; 2.247      ;
; 4.457  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[4]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[16] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.009     ; 2.254      ;
; 4.457  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[4]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[27] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.016     ; 2.247      ;
; 4.460  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[4]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[31] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.016     ; 2.244      ;
; 4.467  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[3]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[26] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.016     ; 2.237      ;
; 4.470  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[4]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[26] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.016     ; 2.234      ;
; 4.489  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[3]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[5]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.021     ; 2.210      ;
; 4.490  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~portb_address_reg0 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[25] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.198     ; 2.032      ;
; 4.490  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[3]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[19] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.021     ; 2.209      ;
; 4.492  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[3]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[3]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.021     ; 2.207      ;
; 4.492  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[4]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[5]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.021     ; 2.207      ;
; 4.493  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[4]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[19] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.021     ; 2.206      ;
; 4.495  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[4]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[3]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.021     ; 2.204      ;
; 4.503  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~portb_address_reg0 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[11] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.200     ; 2.017      ;
; 4.509  ; bios:start|biosRom:rom|altsyncram:Ram0_rtl_0|altsyncram_5r71:auto_generated|ram_block1a2~porta_address_reg0                                        ; bios:start|addressDataOut[6]                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.229     ; 1.983      ;
; 4.509  ; bios:start|biosRom:rom|altsyncram:Ram0_rtl_0|altsyncram_5r71:auto_generated|ram_block1a7~porta_address_reg0                                        ; bios:start|addressDataOut[7]                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.226     ; 1.986      ;
; 4.518  ; bios:start|biosRom:rom|altsyncram:Ram0_rtl_0|altsyncram_5r71:auto_generated|ram_block1a2~porta_address_reg0                                        ; bios:start|addressDataOut[4]                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.229     ; 1.974      ;
; 4.521  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~portb_address_reg0 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[4]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.206     ; 1.993      ;
; 4.522  ; bios:start|biosRom:rom|altsyncram:Ram0_rtl_0|altsyncram_5r71:auto_generated|ram_block1a16~porta_address_reg0                                       ; bios:start|addressDataOut[16]                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.216     ; 1.983      ;
; 4.529  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~portb_address_reg0 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[18] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.199     ; 1.992      ;
; 4.529  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~portb_address_reg0 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.201     ; 1.990      ;
; 4.531  ; bios:start|biosRom:rom|altsyncram:Ram0_rtl_0|altsyncram_5r71:auto_generated|ram_block1a7~porta_address_reg0                                        ; bios:start|addressDataOut[9]                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.227     ; 1.963      ;
; 4.531  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~portb_address_reg0 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.206     ; 1.983      ;
; 4.534  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~portb_address_reg0 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[22] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.199     ; 1.987      ;
; 4.537  ; bios:start|biosRom:rom|altsyncram:Ram0_rtl_0|altsyncram_5r71:auto_generated|ram_block1a2~porta_address_reg0                                        ; bios:start|addressDataOut[2]                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.229     ; 1.955      ;
; 4.541  ; bios:start|biosRom:rom|altsyncram:Ram0_rtl_0|altsyncram_5r71:auto_generated|ram_block1a7~porta_address_reg0                                        ; bios:start|addressDataOut[8]                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.227     ; 1.953      ;
; 4.544  ; bios:start|biosRom:rom|altsyncram:Ram0_rtl_0|altsyncram_5r71:auto_generated|ram_block1a2~porta_address_reg0                                        ; bios:start|addressDataOut[28]                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.228     ; 1.949      ;
; 4.544  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~portb_address_reg0 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[16] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.201     ; 1.975      ;
; 4.544  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[2]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[16] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.009     ; 2.167      ;
; 4.544  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[2]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[27] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.016     ; 2.160      ;
; 4.547  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[2]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[31] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.016     ; 2.157      ;
; 4.550  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[3]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[30] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.009     ; 2.161      ;
; 4.551  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[3]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[8]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.009     ; 2.160      ;
; 4.551  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[3]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[29] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.009     ; 2.160      ;
; 4.553  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[4]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[30] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.009     ; 2.158      ;
; 4.554  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[3]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[22] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.009     ; 2.157      ;
; 4.554  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[4]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[8]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.009     ; 2.157      ;
; 4.554  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[4]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[29] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.009     ; 2.157      ;
; 4.555  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~portb_address_reg0 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[8]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.201     ; 1.964      ;
; 4.556  ; bios:start|biosRom:rom|altsyncram:Ram0_rtl_0|altsyncram_5r71:auto_generated|ram_block1a25~porta_address_reg0                                       ; bios:start|addressDataOut[30]                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.218     ; 1.947      ;
; 4.556  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[3]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.009     ; 2.155      ;
; 4.556  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[3]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[18] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.009     ; 2.155      ;
; 4.557  ; bios:start|biosRom:rom|altsyncram:Ram0_rtl_0|altsyncram_5r71:auto_generated|ram_block1a3~porta_address_reg0                                        ; bios:start|addressDataOut[29]                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.232     ; 1.932      ;
; 4.557  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[2]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[26] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.016     ; 2.147      ;
; 4.557  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[4]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[22] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.009     ; 2.154      ;
; 4.558  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~portb_address_reg0 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[24] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.211     ; 1.951      ;
; 4.559  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[4]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.009     ; 2.152      ;
; 4.559  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[4]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[18] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.009     ; 2.152      ;
; 4.575  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[3]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[21] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.021     ; 2.124      ;
; 4.577  ; bios:start|biosRom:rom|altsyncram:Ram0_rtl_0|altsyncram_5r71:auto_generated|ram_block1a3~porta_address_reg0                                        ; bios:start|addressDataOut[5]                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.232     ; 1.912      ;
; 4.578  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[4]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[21] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.021     ; 2.121      ;
; 4.579  ; bios:start|biosRom:rom|altsyncram:Ram0_rtl_0|altsyncram_5r71:auto_generated|ram_block1a3~porta_address_reg0                                        ; bios:start|addressDataOut[31]                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.232     ; 1.910      ;
; 4.579  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[2]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[5]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.021     ; 2.120      ;
; 4.580  ; bios:start|biosRom:rom|altsyncram:Ram0_rtl_0|altsyncram_5r71:auto_generated|ram_block1a16~porta_address_reg0                                       ; bios:start|addressDataOut[18]                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.216     ; 1.925      ;
; 4.580  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[2]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[19] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.021     ; 2.119      ;
; 4.582  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[3]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[24] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.021     ; 2.117      ;
; 4.582  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[2]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[3]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.021     ; 2.117      ;
; 4.585  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[4]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[24] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.021     ; 2.114      ;
; 4.601  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~portb_address_reg0 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[29] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.199     ; 1.920      ;
; 4.629  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[3]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[7]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.008     ; 2.083      ;
; 4.632  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[4]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[7]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.008     ; 2.080      ;
; 4.633  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[11]                                                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[16] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.009     ; 2.078      ;
; 4.633  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[11]                                                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[27] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.016     ; 2.071      ;
; 4.634  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~portb_address_reg0 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[5]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.211     ; 1.875      ;
; 4.636  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[11]                                                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[31] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.016     ; 2.068      ;
; 4.637  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[1]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[16] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.009     ; 2.074      ;
; 4.637  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[1]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[27] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.016     ; 2.067      ;
; 4.640  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[1]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[31] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.016     ; 2.064      ;
; 4.640  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[2]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[30] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.009     ; 2.071      ;
; 4.641  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[2]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[8]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.009     ; 2.070      ;
; 4.641  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[2]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[29] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.009     ; 2.070      ;
; 4.644  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[2]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[22] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.009     ; 2.067      ;
; 4.646  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[11]                                                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[26] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.016     ; 2.058      ;
; 4.646  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[2]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.009     ; 2.065      ;
; 4.646  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[2]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[18] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.009     ; 2.065      ;
; 4.647  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~portb_address_reg0 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[23] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.198     ; 1.875      ;
; 4.650  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[1]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[26] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.016     ; 2.054      ;
; 4.663  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~portb_address_reg0 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[19] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.211     ; 1.846      ;
; 4.663  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[0]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[16] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.009     ; 2.048      ;
; 4.663  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[0]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[27] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.016     ; 2.041      ;
; 4.664  ; bios:start|biosRom:rom|altsyncram:Ram0_rtl_0|altsyncram_5r71:auto_generated|ram_block1a11~porta_address_reg0                                       ; bios:start|addressDataOut[13]                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.234     ; 1.823      ;
; 4.664  ; bios:start|biosRom:rom|altsyncram:Ram0_rtl_0|altsyncram_5r71:auto_generated|ram_block1a11~porta_address_reg0                                       ; bios:start|addressDataOut[15]                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.234     ; 1.823      ;
; 4.665  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~portb_address_reg0 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[12] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.204     ; 1.851      ;
; 4.665  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[18]                                                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[16] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.009     ; 2.046      ;
; 4.665  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[18]                                                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[27] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.016     ; 2.039      ;
; 4.665  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[2]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[21] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.021     ; 2.034      ;
; 4.666  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[0]                                                                 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[31] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.016     ; 2.038      ;
; 4.667  ; bios:start|biosRom:rom|altsyncram:Ram0_rtl_0|altsyncram_5r71:auto_generated|ram_block1a0~porta_address_reg0                                        ; bios:start|addressDataOut[20]                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.734        ; -0.234     ; 1.820      ;
; 4.667  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~portb_address_reg0 ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[3]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.211     ; 1.842      ;
; 4.668  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[18]                                                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|dataOutB[31] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6.733        ; -0.016     ; 2.036      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk2'                                                                                                                                                                      ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -1.845 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 2.978      ;
; -1.845 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 2.978      ;
; -1.845 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 2.978      ;
; -1.845 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 2.978      ;
; -1.845 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[14] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 2.978      ;
; -1.845 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 2.978      ;
; -1.845 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 2.978      ;
; -1.845 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 2.978      ;
; -1.845 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 2.978      ;
; -1.845 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 2.978      ;
; -1.845 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 2.978      ;
; -1.845 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[10] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 2.978      ;
; -1.845 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[11] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 2.978      ;
; -1.845 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[12] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 2.978      ;
; -1.845 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[13] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 2.978      ;
; -1.845 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[15] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 2.978      ;
; -1.659 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 2.792      ;
; -1.659 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 2.792      ;
; -1.659 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 2.792      ;
; -1.659 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 2.792      ;
; -1.659 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[14] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 2.792      ;
; -1.659 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 2.792      ;
; -1.659 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 2.792      ;
; -1.659 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 2.792      ;
; -1.659 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 2.792      ;
; -1.659 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 2.792      ;
; -1.659 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 2.792      ;
; -1.659 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[10] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 2.792      ;
; -1.659 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[11] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 2.792      ;
; -1.659 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[12] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 2.792      ;
; -1.659 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[13] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 2.792      ;
; -1.659 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[15] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 2.792      ;
; 17.013 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.937      ;
; 17.013 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.937      ;
; 17.013 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.937      ;
; 17.013 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.937      ;
; 17.013 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.937      ;
; 17.013 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.937      ;
; 17.013 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.937      ;
; 17.013 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.937      ;
; 17.013 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.937      ;
; 17.013 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.937      ;
; 17.013 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.937      ;
; 17.013 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.937      ;
; 17.013 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.937      ;
; 17.013 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.937      ;
; 17.013 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.937      ;
; 17.013 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.937      ;
; 17.027 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.923      ;
; 17.027 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.923      ;
; 17.027 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.923      ;
; 17.027 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.923      ;
; 17.027 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.923      ;
; 17.027 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.923      ;
; 17.027 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.923      ;
; 17.027 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.923      ;
; 17.027 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.923      ;
; 17.027 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.923      ;
; 17.027 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.923      ;
; 17.027 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.923      ;
; 17.027 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.923      ;
; 17.027 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.923      ;
; 17.027 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.923      ;
; 17.027 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.923      ;
; 17.082 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.868      ;
; 17.082 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.868      ;
; 17.082 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.868      ;
; 17.082 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.868      ;
; 17.082 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.868      ;
; 17.082 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.868      ;
; 17.082 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.868      ;
; 17.082 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.868      ;
; 17.082 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.868      ;
; 17.082 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.868      ;
; 17.082 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.868      ;
; 17.082 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.868      ;
; 17.082 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.868      ;
; 17.082 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.868      ;
; 17.082 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.868      ;
; 17.082 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.868      ;
; 17.106 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.844      ;
; 17.106 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.844      ;
; 17.106 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.844      ;
; 17.106 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.844      ;
; 17.106 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.844      ;
; 17.106 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.844      ;
; 17.106 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.844      ;
; 17.106 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.844      ;
; 17.106 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.844      ;
; 17.106 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.844      ;
; 17.106 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.844      ;
; 17.106 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.844      ;
; 17.106 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.844      ;
; 17.106 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.844      ;
; 17.106 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.844      ;
; 17.106 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.844      ;
; 17.130 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.820      ;
; 17.130 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.820      ;
; 17.130 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.820      ;
; 17.130 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 2.820      ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk1'                                                                                                                                                                                  ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -1.210 ; delayIse:delayMicro|synchroFlop:rsync|s_states[0] ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.230      ; 3.264      ;
; -1.108 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.234      ; 3.166      ;
; -1.090 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.234      ; 3.148      ;
; -1.012 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.234      ; 3.070      ;
; -0.995 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.234      ; 3.053      ;
; -0.785 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.234      ; 2.843      ;
; -0.754 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.234      ; 2.812      ;
; -0.716 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.234      ; 2.774      ;
; -0.706 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.234      ; 2.764      ;
; 80.403 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 2.879      ;
; 80.596 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 2.686      ;
; 80.658 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.055     ; 2.607      ;
; 80.743 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 2.539      ;
; 80.758 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 2.524      ;
; 80.776 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 2.506      ;
; 80.953 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 2.329      ;
; 81.029 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.055     ; 2.236      ;
; 81.095 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 2.187      ;
; 81.144 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 2.138      ;
; 81.197 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 2.085      ;
; 81.229 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 2.053      ;
; 81.289 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 1.993      ;
; 81.310 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 83.333       ; -0.055     ; 1.955      ;
; 81.362 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.055     ; 1.903      ;
; 81.418 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 1.864      ;
; 81.728 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 1.554      ;
; 81.891 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.048     ; 1.381      ;
; 81.985 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.048     ; 1.287      ;
; 81.989 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.048     ; 1.283      ;
; 82.080 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.048     ; 1.192      ;
; 82.382 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; clk1                                        ; clk1        ; 83.333       ; -0.031     ; 0.907      ;
; 82.576 ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.037     ; 0.707      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                  ;
+-------+------------------------------+----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 4.086 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.085     ; 2.549      ;
; 4.101 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.085     ; 2.534      ;
; 4.115 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.086     ; 2.519      ;
; 4.120 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.079     ; 2.521      ;
; 4.135 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.079     ; 2.506      ;
; 4.149 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.080     ; 2.491      ;
; 4.150 ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.085     ; 2.485      ;
; 4.161 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.087     ; 2.472      ;
; 4.164 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_shortCountReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.083     ; 2.473      ;
; 4.164 ; bios:start|s_burstSizeReg[2] ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.085     ; 2.471      ;
; 4.174 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.084     ; 2.462      ;
; 4.176 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.087     ; 2.457      ;
; 4.177 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.083     ; 2.460      ;
; 4.179 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_shortCountReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.083     ; 2.458      ;
; 4.184 ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.079     ; 2.457      ;
; 4.185 ; s_resetCountReg[4]           ; sdramController:sdram|sdramAddr[8]                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.068     ; 2.467      ;
; 4.190 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.088     ; 2.442      ;
; 4.192 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.083     ; 2.445      ;
; 4.193 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.084     ; 2.443      ;
; 4.197 ; s_resetCountReg[4]           ; sdramController:sdram|sdramAddr[7]                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.068     ; 2.455      ;
; 4.198 ; bios:start|s_burstSizeReg[2] ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.079     ; 2.443      ;
; 4.213 ; bios:start|s_burstSizeReg[5] ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.085     ; 2.422      ;
; 4.225 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[4]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.078     ; 2.417      ;
; 4.225 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[0]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.078     ; 2.417      ;
; 4.225 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[1]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.078     ; 2.417      ;
; 4.225 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.078     ; 2.417      ;
; 4.225 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[3]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.078     ; 2.417      ;
; 4.225 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[5]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.078     ; 2.417      ;
; 4.225 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.078     ; 2.417      ;
; 4.225 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.078     ; 2.417      ;
; 4.225 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.078     ; 2.417      ;
; 4.225 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[9]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.078     ; 2.417      ;
; 4.225 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[10]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.078     ; 2.417      ;
; 4.225 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[11]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.078     ; 2.417      ;
; 4.225 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[12]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.078     ; 2.417      ;
; 4.225 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[13]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.078     ; 2.417      ;
; 4.225 ; bios:start|s_addressReg[27]  ; sdramController:sdram|s_rowAddressReg[14]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.078     ; 2.417      ;
; 4.225 ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.087     ; 2.408      ;
; 4.228 ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_shortCountReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.083     ; 2.409      ;
; 4.228 ; bios:start|s_addressReg[29]  ; sdramController:sdram|s_rowAddressReg[4]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.078     ; 2.414      ;
; 4.228 ; bios:start|s_addressReg[29]  ; sdramController:sdram|s_rowAddressReg[0]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.078     ; 2.414      ;
; 4.228 ; bios:start|s_addressReg[29]  ; sdramController:sdram|s_rowAddressReg[1]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.078     ; 2.414      ;
; 4.228 ; bios:start|s_addressReg[29]  ; sdramController:sdram|s_rowAddressReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.078     ; 2.414      ;
; 4.228 ; bios:start|s_addressReg[29]  ; sdramController:sdram|s_rowAddressReg[3]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.078     ; 2.414      ;
; 4.228 ; bios:start|s_addressReg[29]  ; sdramController:sdram|s_rowAddressReg[5]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.078     ; 2.414      ;
; 4.228 ; bios:start|s_addressReg[29]  ; sdramController:sdram|s_rowAddressReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.078     ; 2.414      ;
; 4.228 ; bios:start|s_addressReg[29]  ; sdramController:sdram|s_rowAddressReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.078     ; 2.414      ;
; 4.228 ; bios:start|s_addressReg[29]  ; sdramController:sdram|s_rowAddressReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.078     ; 2.414      ;
; 4.228 ; bios:start|s_addressReg[29]  ; sdramController:sdram|s_rowAddressReg[9]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.078     ; 2.414      ;
; 4.228 ; bios:start|s_addressReg[29]  ; sdramController:sdram|s_rowAddressReg[10]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.078     ; 2.414      ;
; 4.228 ; bios:start|s_addressReg[29]  ; sdramController:sdram|s_rowAddressReg[11]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.078     ; 2.414      ;
; 4.228 ; bios:start|s_addressReg[29]  ; sdramController:sdram|s_rowAddressReg[12]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.078     ; 2.414      ;
; 4.228 ; bios:start|s_addressReg[29]  ; sdramController:sdram|s_rowAddressReg[13]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.078     ; 2.414      ;
; 4.228 ; bios:start|s_addressReg[29]  ; sdramController:sdram|s_rowAddressReg[14]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.078     ; 2.414      ;
; 4.233 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.086     ; 2.401      ;
; 4.237 ; bios:start|s_burstSizeReg[4] ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.085     ; 2.398      ;
; 4.239 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.085     ; 2.396      ;
; 4.239 ; bios:start|s_burstSizeReg[2] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.087     ; 2.394      ;
; 4.241 ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.083     ; 2.396      ;
; 4.242 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.084     ; 2.394      ;
; 4.242 ; bios:start|s_burstSizeReg[2] ; sdramController:sdram|s_shortCountReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.083     ; 2.395      ;
; 4.247 ; bios:start|s_burstSizeReg[5] ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.079     ; 2.394      ;
; 4.247 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.086     ; 2.387      ;
; 4.250 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.079     ; 2.391      ;
; 4.254 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.085     ; 2.381      ;
; 4.255 ; bios:start|s_burstSizeReg[2] ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.083     ; 2.382      ;
; 4.256 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.084     ; 2.380      ;
; 4.260 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.088     ; 2.372      ;
; 4.265 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.079     ; 2.376      ;
; 4.268 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.086     ; 2.366      ;
; 4.271 ; bios:start|s_burstSizeReg[4] ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.079     ; 2.370      ;
; 4.274 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.088     ; 2.358      ;
; 4.279 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.080     ; 2.361      ;
; 4.281 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.087     ; 2.352      ;
; 4.288 ; bios:start|s_burstSizeReg[5] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.087     ; 2.345      ;
; 4.291 ; bios:start|s_burstSizeReg[5] ; sdramController:sdram|s_shortCountReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.083     ; 2.346      ;
; 4.293 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.080     ; 2.347      ;
; 4.296 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.087     ; 2.337      ;
; 4.301 ; bios:start|s_burstSizeReg[6] ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.085     ; 2.334      ;
; 4.303 ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.085     ; 2.332      ;
; 4.308 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.080     ; 2.332      ;
; 4.310 ; s_resetCountReg[4]           ; sdramController:sdram|sdramAddr[0]                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.068     ; 2.342      ;
; 4.310 ; s_resetCountReg[4]           ; sdramController:sdram|sdramAddr[4]                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.068     ; 2.342      ;
; 4.310 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.088     ; 2.322      ;
; 4.311 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_shortCountReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.084     ; 2.325      ;
; 4.312 ; bios:start|s_burstSizeReg[7] ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.295     ; 2.113      ;
; 4.312 ; bios:start|s_burstSizeReg[4] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.087     ; 2.321      ;
; 4.313 ; s_resetCountReg[4]           ; sdramController:sdram|sdramAddr[1]                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.068     ; 2.339      ;
; 4.313 ; bios:start|s_addressReg[5]   ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.086     ; 2.321      ;
; 4.314 ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.079     ; 2.327      ;
; 4.315 ; bios:start|s_burstSizeReg[4] ; sdramController:sdram|s_shortCountReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.083     ; 2.322      ;
; 4.317 ; bios:start|s_burstSizeReg[2] ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.085     ; 2.318      ;
; 4.322 ; bios:start|s_addressReg[5]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.084     ; 2.314      ;
; 4.325 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_shortCountReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.084     ; 2.311      ;
; 4.328 ; bios:start|s_burstSizeReg[4] ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.083     ; 2.309      ;
; 4.328 ; bios:start|s_burstSizeReg[2] ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.079     ; 2.313      ;
; 4.335 ; bios:start|s_burstSizeReg[6] ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.079     ; 2.306      ;
; 4.340 ; bios:start|s_addressReg[6]   ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.086     ; 2.294      ;
; 4.340 ; bios:start|s_addressReg[5]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.088     ; 2.292      ;
; 4.344 ; bios:start|s_addressReg[6]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.084     ; 2.292      ;
+-------+------------------------------+----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                              ;
+-------+----------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 4.170 ; s_resetCountReg[4]                                       ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.099     ; 2.451      ;
; 4.244 ; s_resetCountReg[4]                                       ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.099     ; 2.377      ;
; 4.245 ; s_resetCountReg[4]                                       ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.099     ; 2.376      ;
; 4.262 ; s_resetCountReg[4]                                       ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.098     ; 2.360      ;
; 4.262 ; s_resetCountReg[4]                                       ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.098     ; 2.360      ;
; 4.262 ; s_resetCountReg[4]                                       ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.098     ; 2.360      ;
; 4.262 ; s_resetCountReg[4]                                       ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.098     ; 2.360      ;
; 4.538 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.142      ;
; 4.542 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.138      ;
; 4.542 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.138      ;
; 4.542 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.138      ;
; 4.543 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.137      ;
; 4.543 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.137      ;
; 4.543 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.137      ;
; 4.567 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.113      ;
; 4.568 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.112      ;
; 4.571 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.109      ;
; 4.571 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.109      ;
; 4.571 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.109      ;
; 4.572 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.108      ;
; 4.572 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.108      ;
; 4.572 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.108      ;
; 4.572 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.108      ;
; 4.576 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.104      ;
; 4.576 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.104      ;
; 4.576 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.104      ;
; 4.577 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.103      ;
; 4.577 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.103      ;
; 4.577 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.103      ;
; 4.583 ; s_resetCountReg[4]                                       ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10]       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.098     ; 2.039      ;
; 4.583 ; s_resetCountReg[4]                                       ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6]        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.098     ; 2.039      ;
; 4.583 ; s_resetCountReg[4]                                       ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.098     ; 2.039      ;
; 4.583 ; s_resetCountReg[4]                                       ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.098     ; 2.039      ;
; 4.583 ; s_resetCountReg[4]                                       ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.098     ; 2.039      ;
; 4.585 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.042     ; 2.094      ;
; 4.589 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.042     ; 2.090      ;
; 4.589 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.042     ; 2.090      ;
; 4.589 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.042     ; 2.090      ;
; 4.590 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.042     ; 2.089      ;
; 4.590 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.042     ; 2.089      ;
; 4.590 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.042     ; 2.089      ;
; 4.597 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.083      ;
; 4.602 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.078      ;
; 4.613 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10] ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.067      ;
; 4.613 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10] ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.067      ;
; 4.613 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10] ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.067      ;
; 4.613 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10] ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.067      ;
; 4.615 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.042     ; 2.064      ;
; 4.627 ; s_resetCountReg[4]                                       ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.097     ; 1.996      ;
; 4.627 ; s_resetCountReg[4]                                       ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.097     ; 1.996      ;
; 4.627 ; s_resetCountReg[4]                                       ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[2]        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.097     ; 1.996      ;
; 4.637 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.042     ; 2.042      ;
; 4.640 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.040      ;
; 4.641 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.042     ; 2.038      ;
; 4.641 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.042     ; 2.038      ;
; 4.641 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.042     ; 2.038      ;
; 4.642 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.042     ; 2.037      ;
; 4.642 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.042     ; 2.037      ;
; 4.642 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.042     ; 2.037      ;
; 4.642 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.038      ;
; 4.642 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.038      ;
; 4.642 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.038      ;
; 4.642 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.038      ;
; 4.644 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.036      ;
; 4.644 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.036      ;
; 4.644 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.036      ;
; 4.645 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.035      ;
; 4.645 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.035      ;
; 4.645 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.035      ;
; 4.647 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.033      ;
; 4.647 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.033      ;
; 4.647 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.033      ;
; 4.647 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.033      ;
; 4.652 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.028      ;
; 4.656 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.024      ;
; 4.656 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.024      ;
; 4.656 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.024      ;
; 4.657 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.023      ;
; 4.657 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.023      ;
; 4.657 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.023      ;
; 4.660 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.042     ; 2.019      ;
; 4.660 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.042     ; 2.019      ;
; 4.660 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.042     ; 2.019      ;
; 4.660 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.042     ; 2.019      ;
; 4.661 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.019      ;
; 4.665 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.015      ;
; 4.665 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.015      ;
; 4.665 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.015      ;
; 4.665 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.015      ;
; 4.666 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.014      ;
; 4.666 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.014      ;
; 4.666 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.014      ;
; 4.667 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.042     ; 2.012      ;
; 4.669 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.011      ;
; 4.669 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.011      ;
; 4.669 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.011      ;
; 4.670 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.010      ;
; 4.670 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.010      ;
; 4.670 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.010      ;
; 4.670 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.041     ; 2.010      ;
+-------+----------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 4.875 ; s_resetCountReg[4]                                             ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.089     ; 1.756      ;
; 5.392 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.086     ; 1.242      ;
; 5.396 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.086     ; 1.238      ;
; 5.398 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.086     ; 1.236      ;
; 5.406 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.086     ; 1.228      ;
; 5.407 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.086     ; 1.227      ;
; 5.408 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.086     ; 1.226      ;
; 5.408 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.086     ; 1.226      ;
; 5.410 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.086     ; 1.224      ;
; 5.414 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.086     ; 1.220      ;
; 5.416 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.086     ; 1.218      ;
; 5.416 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.086     ; 1.218      ;
; 5.484 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.086     ; 1.150      ;
; 5.619 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 1.019      ;
; 5.688 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 0.950      ;
; 5.689 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 0.949      ;
; 5.690 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 0.948      ;
; 5.690 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 0.948      ;
; 5.691 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 0.947      ;
; 5.695 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 0.943      ;
; 5.696 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 0.942      ;
; 5.698 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 0.940      ;
; 5.699 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 0.939      ;
; 5.700 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 0.938      ;
; 5.700 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 0.938      ;
; 5.813 ; screens:hdmi|s_hSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.071     ; 0.836      ;
; 5.815 ; screens:hdmi|s_redPixel[3]                                     ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.094     ; 0.811      ;
; 5.823 ; screens:hdmi|s_redPixel[4]                                     ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.094     ; 0.803      ;
; 5.824 ; screens:hdmi|s_BluePixel[3]                                    ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.094     ; 0.802      ;
; 5.958 ; screens:hdmi|s_redPixel[1]                                     ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.094     ; 0.668      ;
; 5.960 ; screens:hdmi|s_BluePixel[4]                                    ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.091     ; 0.669      ;
; 5.976 ; screens:hdmi|s_greenPixel[5]                                   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.091     ; 0.653      ;
; 5.978 ; screens:hdmi|s_redPixel[2]                                     ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.094     ; 0.648      ;
; 5.979 ; screens:hdmi|s_greenPixel[4]                                   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.094     ; 0.647      ;
; 5.981 ; screens:hdmi|s_greenPixel[2]                                   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.094     ; 0.645      ;
; 5.987 ; screens:hdmi|s_BluePixel[1]                                    ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.094     ; 0.639      ;
; 5.991 ; screens:hdmi|s_BluePixel[2]                                    ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.091     ; 0.638      ;
; 5.998 ; screens:hdmi|s_greenPixel[3]                                   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.091     ; 0.631      ;
; 6.038 ; screens:hdmi|s_activeOut[2]                                    ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.075     ; 0.607      ;
; 6.057 ; screens:hdmi|s_vSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.075     ; 0.588      ;
; 6.065 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.618      ;
; 6.065 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.618      ;
; 6.065 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.618      ;
; 6.065 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.618      ;
; 6.065 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.618      ;
; 6.065 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.618      ;
; 6.065 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.618      ;
; 6.065 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.618      ;
; 6.065 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.618      ;
; 6.065 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.618      ;
; 6.065 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.618      ;
; 6.065 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.618      ;
; 6.065 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.618      ;
; 6.065 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.618      ;
; 6.065 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.618      ;
; 6.324 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.359      ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                                                                                      ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.133 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[23]                 ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a0~porta_datain_reg0                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.246      ; 0.483      ;
; 0.147 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[18]                 ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a7~porta_datain_reg0                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.474      ;
; 0.150 ; uartBus:uart1|uartTxFifo:TXF|s_writeAddressReg[0]               ; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.226      ; 0.480      ;
; 0.152 ; uartBus:uart1|uartTxFifo:TXF|s_readAddressReg[2]                ; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.478      ;
; 0.153 ; uartBus:uart1|uartTxFifo:TXF|s_readAddressReg[1]                ; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.479      ;
; 0.153 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[6]              ; or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|altsyncram:byteRam0_rtl_0|altsyncram_9f81:auto_generated|ram_block1a4~porta_address_reg0       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.480      ;
; 0.153 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[2]                  ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a7~porta_datain_reg0                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.480      ;
; 0.154 ; busArbiter:arbiter|s_queueInsertPointerReg[3]                   ; busArbiter:arbiter|queueMemory:queue|altsyncram:s_memory_rtl_0|altsyncram_cpg1:auto_generated|ram_block1a0~porta_address_reg0                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.478      ;
; 0.154 ; uartBus:uart1|uartTxFifo:TXF|s_writeAddressReg[2]               ; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.226      ; 0.484      ;
; 0.154 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[5]              ; or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|altsyncram:byteRam0_rtl_0|altsyncram_9f81:auto_generated|ram_block1a4~porta_address_reg0       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.481      ;
; 0.155 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[1]              ; or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|altsyncram:byteRam0_rtl_0|altsyncram_9f81:auto_generated|ram_block1a4~porta_address_reg0       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.480      ;
; 0.155 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[7]              ; or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|altsyncram:byteRam0_rtl_0|altsyncram_9f81:auto_generated|ram_block1a4~porta_address_reg0       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.482      ;
; 0.155 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[8]              ; or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|altsyncram:byteRam0_rtl_0|altsyncram_9f81:auto_generated|ram_block1a4~porta_address_reg0       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.482      ;
; 0.155 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[5]                  ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a7~porta_datain_reg0                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.482      ;
; 0.156 ; busArbiter:arbiter|s_queueRemovePointerReg[2]                   ; busArbiter:arbiter|queueMemory:queue|altsyncram:s_memory_rtl_0|altsyncram_cpg1:auto_generated|ram_block1a0~portb_address_reg0                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.482      ;
; 0.157 ; busArbiter:arbiter|s_queueInsertPointerReg[2]                   ; busArbiter:arbiter|queueMemory:queue|altsyncram:s_memory_rtl_0|altsyncram_cpg1:auto_generated|ram_block1a0~porta_address_reg0                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.481      ;
; 0.157 ; uartBus:uart1|uartTxFifo:TXF|s_readAddressReg[0]                ; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.483      ;
; 0.157 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[4]              ; or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|altsyncram:byteRam0_rtl_0|altsyncram_9f81:auto_generated|ram_block1a4~porta_address_reg0       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.484      ;
; 0.158 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[3]              ; or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|altsyncram:byteRam0_rtl_0|altsyncram_9f81:auto_generated|ram_block1a4~porta_address_reg0       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.485      ;
; 0.159 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[11]                 ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a7~porta_datain_reg0                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.486      ;
; 0.159 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[3]                  ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a7~porta_datain_reg0                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.486      ;
; 0.160 ; busArbiter:arbiter|s_queueInsertPointerReg[1]                   ; busArbiter:arbiter|queueMemory:queue|altsyncram:s_memory_rtl_0|altsyncram_cpg1:auto_generated|ram_block1a0~porta_address_reg0                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.484      ;
; 0.161 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[10]                 ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a7~porta_datain_reg0                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.488      ;
; 0.164 ; screens:hdmi|graphicsController:graphics|s_writeAddressReg[7]   ; screens:hdmi|dualPortRam2k:LineBuffer1|altsyncram:memory_rtl_0|altsyncram_c3d1:auto_generated|ram_block1a3~porta_address_reg0                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.489      ;
; 0.165 ; busArbiter:arbiter|s_queueInsertPointerReg[0]                   ; busArbiter:arbiter|queueMemory:queue|altsyncram:s_memory_rtl_0|altsyncram_cpg1:auto_generated|ram_block1a0~porta_address_reg0                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.489      ;
; 0.166 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[7]                  ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a7~porta_datain_reg0                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.493      ;
; 0.168 ; busArbiter:arbiter|s_queueRemovePointerReg[4]                   ; busArbiter:arbiter|queueMemory:queue|altsyncram:s_memory_rtl_0|altsyncram_cpg1:auto_generated|ram_block1a0~portb_address_reg0                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.494      ;
; 0.168 ; screens:hdmi|graphicsController:graphics|s_writeAddressReg[1]   ; screens:hdmi|dualPortRam2k:LineBuffer1|altsyncram:memory_rtl_0|altsyncram_c3d1:auto_generated|ram_block1a3~porta_address_reg0                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.493      ;
; 0.169 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[28]                 ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a0~porta_datain_reg0                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.496      ;
; 0.169 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[20]                 ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a0~porta_datain_reg0                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.496      ;
; 0.169 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[12]                 ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a7~porta_datain_reg0                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.496      ;
; 0.174 ; uartBus:uart1|uartTxFifo:TXF|s_writeAddressReg[3]               ; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.226      ; 0.504      ;
; 0.177 ; uartBus:uart1|uartTxFifo:TXF|s_writeAddressReg[1]               ; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.226      ; 0.507      ;
; 0.177 ; or1420Top:cpu1|fetchStage:fetch|s_hitReg                        ; or1420Top:cpu1|fetchStage:fetch|s_hitReg                                                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 0.307      ;
; 0.180 ; busArbiter:arbiter|s_queueInsertPointerReg[4]                   ; busArbiter:arbiter|queueMemory:queue|altsyncram:s_memory_rtl_0|altsyncram_cpg1:auto_generated|ram_block1a0~porta_address_reg0                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.504      ;
; 0.180 ; screens:hdmi|graphicsController:graphics|s_writeAddressReg[5]   ; screens:hdmi|dualPortRam2k:LineBuffer1|altsyncram:memory_rtl_0|altsyncram_c3d1:auto_generated|ram_block1a3~porta_address_reg0                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.505      ;
; 0.182 ; screens:hdmi|graphicsController:graphics|s_writeAddressReg[0]   ; screens:hdmi|dualPortRam2k:LineBuffer2|altsyncram:memory_rtl_0|altsyncram_c3d1:auto_generated|ram_block1a3~porta_address_reg0                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.505      ;
; 0.184 ; spiBus:flash|s_transactionActiveReg                             ; spiBus:flash|s_transactionActiveReg                                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; or1420Top:cpu1|fetchStage:fetch|s_busStateReg.WAIT_BURST        ; or1420Top:cpu1|fetchStage:fetch|s_busStateReg.WAIT_BURST                                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; screens:hdmi|graphicsController:graphics|s_writeAddressReg[0]   ; screens:hdmi|dualPortRam2k:LineBuffer1|altsyncram:memory_rtl_0|altsyncram_c3d1:auto_generated|ram_block1a0~porta_address_reg0                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.217      ; 0.505      ;
; 0.184 ; or1420Top:cpu1|fetchStage:fetch|s_busErrorReg                   ; or1420Top:cpu1|fetchStage:fetch|s_busErrorReg                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; or1420Top:cpu1|fetchStage:fetch|s_stallReg                      ; or1420Top:cpu1|fetchStage:fetch|s_stallReg                                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[10]             ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[10]                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[9]              ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[9]                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[1]              ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[1]                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.185 ; screens:hdmi|graphicsController:graphics|s_writeIndexReg        ; screens:hdmi|graphicsController:graphics|s_writeIndexReg                                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bios:start|s_transactionActiveReg                               ; bios:start|s_transactionActiveReg                                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; busArbiter:arbiter|s_timeOutReg[15]                             ; busArbiter:arbiter|s_timeOutReg[15]                                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; busArbiter:arbiter|s_stateReg.WAIT_BEGIN                        ; busArbiter:arbiter|s_stateReg.WAIT_BEGIN                                                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdramController:sdram|s_transactionActiveReg                    ; sdramController:sdram|s_transactionActiveReg                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; screens:hdmi|graphicsController:graphics|s_dualPixelReg         ; screens:hdmi|graphicsController:graphics|s_dualPixelReg                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; screens:hdmi|graphicsController:graphics|s_dmaState.REQUEST1    ; screens:hdmi|graphicsController:graphics|s_dmaState.REQUEST1                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; screens:hdmi|graphicsController:graphics|s_dualLineReg          ; screens:hdmi|graphicsController:graphics|s_dualLineReg                                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|s_dataOutReg[22]                                  ; uartBus:uart1|s_dataOutReg[22]                                                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|s_dataOutValidReg                                 ; uartBus:uart1|s_dataOutValidReg                                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|s_dataOutReg[4]                                   ; uartBus:uart1|s_dataOutReg[4]                                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|s_readStateReg.WAIT                               ; uartBus:uart1|s_readStateReg.WAIT                                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdramController:sdram|s_endTransactionPendingReg                ; sdramController:sdram|s_endTransactionPendingReg                                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; screens:hdmi|textController:textC1|s_clearLineCounterReg[7]     ; screens:hdmi|textController:textC1|s_clearLineCounterReg[7]                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; screens:hdmi|graphicsController:graphics|s_dmaState.ERROR       ; screens:hdmi|graphicsController:graphics|s_dmaState.ERROR                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; screens:hdmi|graphicsController:graphics|s_dmaState.READ        ; screens:hdmi|graphicsController:graphics|s_dmaState.READ                                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; screens:hdmi|graphicsController:graphics|s_dmaState.READ1       ; screens:hdmi|graphicsController:graphics|s_dmaState.READ1                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; screens:hdmi|graphicsController:graphics|s_dmaState.IDLE        ; screens:hdmi|graphicsController:graphics|s_dmaState.IDLE                                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; screens:hdmi|graphicsController:graphics|s_grayScaleReg         ; screens:hdmi|graphicsController:graphics|s_grayScaleReg                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; screens:hdmi|graphicsController:graphics|s_dmaState.REQUEST     ; screens:hdmi|graphicsController:graphics|s_dmaState.REQUEST                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdramController:sdram|s_delayedWriteDoneReg[0]                  ; sdramController:sdram|s_delayedWriteDoneReg[0]                                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; screens:hdmi|graphicsController:graphics|s_dmaState.WRITE_BLACK ; screens:hdmi|graphicsController:graphics|s_dmaState.WRITE_BLACK                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; screens:hdmi|graphicsController:graphics|s_lineCountReg         ; screens:hdmi|graphicsController:graphics|s_lineCountReg                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|uartTxFifo:TXF|s_fifoEmptyReg                     ; uartBus:uart1|uartTxFifo:TXF|s_fifoEmptyReg                                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|uartTx:TXC|s_stateMachineReg.IDLE                 ; uartBus:uart1|uartTx:TXC|s_stateMachineReg.IDLE                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|uartTxFifo:TXF|s_readAddressReg[3]                ; uartBus:uart1|uartTxFifo:TXF|s_readAddressReg[3]                                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|uartTxFifo:TXF|s_readAddressReg[0]                ; uartBus:uart1|uartTxFifo:TXF|s_readAddressReg[0]                                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|uartTxFifo:TXF|s_readAddressReg[1]                ; uartBus:uart1|uartTxFifo:TXF|s_readAddressReg[1]                                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|uartTxFifo:TXF|s_readAddressReg[2]                ; uartBus:uart1|uartTxFifo:TXF|s_readAddressReg[2]                                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|uartRx:RXC|s_breakReg                             ; uartBus:uart1|uartRx:RXC|s_breakReg                                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|uartRxFifo:RXF|s_writeAddressReg[2]               ; uartBus:uart1|uartRxFifo:RXF|s_writeAddressReg[2]                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|uartRxFifo:RXF|s_writeAddressReg[1]               ; uartBus:uart1|uartRxFifo:RXF|s_writeAddressReg[1]                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|uartRx:RXC|s_parityErrorReg                       ; uartBus:uart1|uartRx:RXC|s_parityErrorReg                                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|uartRx:RXC|s_baudCounterReg[3]                    ; uartBus:uart1|uartRx:RXC|s_baudCounterReg[3]                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|uartRx:RXC|s_baudCounterReg[2]                    ; uartBus:uart1|uartRx:RXC|s_baudCounterReg[2]                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|uartRx:RXC|s_baudCounterReg[1]                    ; uartBus:uart1|uartRx:RXC|s_baudCounterReg[1]                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|uartRx:RXC|s_stateMachineReg.RECEIVE              ; uartBus:uart1|uartRx:RXC|s_stateMachineReg.RECEIVE                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|baudGenerator:bdg|s_baudDivReg[1]                 ; uartBus:uart1|baudGenerator:bdg|s_baudDivReg[1]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|baudGenerator:bdg|s_baudDivReg[2]                 ; uartBus:uart1|baudGenerator:bdg|s_baudDivReg[2]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|baudGenerator:bdg|s_baudDivReg[0]                 ; uartBus:uart1|baudGenerator:bdg|s_baudDivReg[0]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|uartTxFifo:TXF|s_writeAddressReg[1]               ; uartBus:uart1|uartTxFifo:TXF|s_writeAddressReg[1]                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|uartTxFifo:TXF|s_writeAddressReg[2]               ; uartBus:uart1|uartTxFifo:TXF|s_writeAddressReg[2]                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|uartTx:TXC|s_bitDoneReg                           ; uartBus:uart1|uartTx:TXC|s_bitDoneReg                                                                                                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|s_lineStatus1Reg                                  ; uartBus:uart1|s_lineStatus1Reg                                                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; or1420Top:cpu1|dCache:loadStore|s_busStateReg.REQUEST_BUS       ; or1420Top:cpu1|dCache:loadStore|s_busStateReg.REQUEST_BUS                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; or1420Top:cpu1|dCache:loadStore|s_busErrorReg                   ; or1420Top:cpu1|dCache:loadStore|s_busErrorReg                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; or1420Top:cpu1|dCache:loadStore|s_busStateReg.NOOP              ; or1420Top:cpu1|dCache:loadStore|s_busStateReg.NOOP                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; or1420Top:cpu1|dCache:loadStore|s_stateReg.IDLE                 ; or1420Top:cpu1|dCache:loadStore|s_stateReg.IDLE                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; or1420Top:cpu1|dCache:loadStore|s_stateReg.WAIT_FOR_ACTION      ; or1420Top:cpu1|dCache:loadStore|s_stateReg.WAIT_FOR_ACTION                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; or1420Top:cpu1|fetchStage:fetch|s_validBits[29]                 ; or1420Top:cpu1|fetchStage:fetch|s_validBits[29]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; or1420Top:cpu1|fetchStage:fetch|s_validBits[31]                 ; or1420Top:cpu1|fetchStage:fetch|s_validBits[31]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; or1420Top:cpu1|fetchStage:fetch|s_validBits[25]                 ; or1420Top:cpu1|fetchStage:fetch|s_validBits[25]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; or1420Top:cpu1|fetchStage:fetch|s_validBits[27]                 ; or1420Top:cpu1|fetchStage:fetch|s_validBits[27]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; or1420Top:cpu1|fetchStage:fetch|s_validBits[21]                 ; or1420Top:cpu1|fetchStage:fetch|s_validBits[21]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; or1420Top:cpu1|fetchStage:fetch|s_validBits[23]                 ; or1420Top:cpu1|fetchStage:fetch|s_validBits[23]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
+-------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                                                                                       ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.185 ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]               ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; screens:hdmi|s_cursorOnReg                                     ; screens:hdmi|s_cursorOnReg                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0]             ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.192 ; screens:hdmi|s_vSyncOut[0]                                     ; screens:hdmi|s_vSyncOut[1]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; screens:hdmi|hdmi_720p:generator|vSyncOut                      ; screens:hdmi|s_vSyncOut[0]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.193 ; screens:hdmi|s_vSyncOut[1]                                     ; screens:hdmi|s_vSyncOut[2]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; screens:hdmi|s_hSyncOut[0]                                     ; screens:hdmi|s_hSyncOut[1]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; screens:hdmi|hdmi_720p:generator|hSyncOut                      ; screens:hdmi|s_hSyncOut[0]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; screens:hdmi|textController:textC1|s_asciiBitIndex[0]          ; screens:hdmi|textController:textC1|asciiBitSelector[0]                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.197 ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH    ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.205 ; screens:hdmi|s_readPixelCounterReg[1]                          ; screens:hdmi|s_graySelectReg[1]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.327      ;
; 0.205 ; screens:hdmi|s_isInGraphicRegion[1]                            ; screens:hdmi|s_nextGraphicLineReg                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.209 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC        ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.331      ;
; 0.210 ; screens:hdmi|hdmi_720p:generator|requestPixel                  ; screens:hdmi|s_activeOut[0]                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.331      ;
; 0.224 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH  ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.346      ;
; 0.262 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.384      ;
; 0.263 ; screens:hdmi|s_readPixelCounterReg[2]                          ; screens:hdmi|s_graySelectReg[1]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.385      ;
; 0.264 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.385      ;
; 0.264 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.386      ;
; 0.266 ; screens:hdmi|s_activeOut[1]                                    ; screens:hdmi|s_activeOut[2]                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.388      ;
; 0.266 ; screens:hdmi|s_activeOut[0]                                    ; screens:hdmi|s_activeOut[1]                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.388      ;
; 0.267 ; screens:hdmi|textController:textC1|s_asciiBitIndex[2]          ; screens:hdmi|textController:textC1|asciiBitSelector[2]                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; screens:hdmi|textController:textC1|s_asciiBitIndex[1]          ; screens:hdmi|textController:textC1|asciiBitSelector[1]                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.277 ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH     ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.398      ;
; 0.278 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; screens:hdmi|hdmi_720p:generator|lineIndex[1]                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.399      ;
; 0.289 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC        ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.412      ;
; 0.290 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC        ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[2]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.413      ;
; 0.296 ; screens:hdmi|s_cursorBlinkCounterReg[10]                       ; screens:hdmi|s_cursorBlinkCounterReg[10]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; screens:hdmi|s_cursorBlinkCounterReg[2]                        ; screens:hdmi|s_cursorBlinkCounterReg[2]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; screens:hdmi|s_cursorBlinkCounterReg[6]                        ; screens:hdmi|s_cursorBlinkCounterReg[6]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; screens:hdmi|s_cursorBlinkCounterReg[8]                        ; screens:hdmi|s_cursorBlinkCounterReg[8]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; screens:hdmi|s_cursorBlinkCounterReg[11]                       ; screens:hdmi|s_cursorBlinkCounterReg[11]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; screens:hdmi|s_cursorBlinkCounterReg[13]                       ; screens:hdmi|s_cursorBlinkCounterReg[13]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; screens:hdmi|s_cursorBlinkCounterReg[14]                       ; screens:hdmi|s_cursorBlinkCounterReg[14]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; screens:hdmi|s_cursorBlinkCounterReg[3]                        ; screens:hdmi|s_cursorBlinkCounterReg[3]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; screens:hdmi|s_cursorBlinkCounterReg[4]                        ; screens:hdmi|s_cursorBlinkCounterReg[4]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; screens:hdmi|s_cursorBlinkCounterReg[9]                        ; screens:hdmi|s_cursorBlinkCounterReg[9]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; screens:hdmi|s_cursorBlinkCounterReg[15]                       ; screens:hdmi|s_cursorBlinkCounterReg[15]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; screens:hdmi|s_cursorBlinkCounterReg[20]                       ; screens:hdmi|s_cursorBlinkCounterReg[20]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; screens:hdmi|s_cursorBlinkCounterReg[7]                        ; screens:hdmi|s_cursorBlinkCounterReg[7]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; screens:hdmi|s_cursorBlinkCounterReg[1]                        ; screens:hdmi|s_cursorBlinkCounterReg[1]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.421      ;
; 0.300 ; screens:hdmi|s_cursorBlinkCounterReg[21]                       ; screens:hdmi|s_cursorBlinkCounterReg[21]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.421      ;
; 0.300 ; screens:hdmi|s_cursorBlinkCounterReg[23]                       ; screens:hdmi|s_cursorBlinkCounterReg[23]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.421      ;
; 0.302 ; screens:hdmi|s_cursorBlinkCounterReg[12]                       ; screens:hdmi|s_cursorBlinkCounterReg[12]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; screens:hdmi|s_readPixelCounterReg[9]                          ; screens:hdmi|s_readPixelCounterReg[9]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.304 ; screens:hdmi|s_cursorBlinkCounterReg[26]                       ; screens:hdmi|s_cursorBlinkCounterReg[26]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; screens:hdmi|s_cursorBlinkCounterReg[16]                       ; screens:hdmi|s_cursorBlinkCounterReg[16]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; screens:hdmi|s_cursorBlinkCounterReg[18]                       ; screens:hdmi|s_cursorBlinkCounterReg[18]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; screens:hdmi|s_cursorBlinkCounterReg[24]                       ; screens:hdmi|s_cursorBlinkCounterReg[24]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; screens:hdmi|s_readPixelCounterReg[5]                          ; screens:hdmi|s_readPixelCounterReg[5]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; screens:hdmi|s_readPixelCounterReg[0]                          ; screens:hdmi|s_readPixelCounterReg[0]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.305 ; screens:hdmi|s_cursorBlinkCounterReg[5]                        ; screens:hdmi|s_cursorBlinkCounterReg[5]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; screens:hdmi|s_cursorBlinkCounterReg[19]                       ; screens:hdmi|s_cursorBlinkCounterReg[19]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; screens:hdmi|s_readPixelCounterReg[7]                          ; screens:hdmi|s_readPixelCounterReg[7]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; screens:hdmi|s_readPixelCounterReg[6]                          ; screens:hdmi|s_readPixelCounterReg[6]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.427      ;
; 0.306 ; screens:hdmi|s_cursorBlinkCounterReg[17]                       ; screens:hdmi|s_cursorBlinkCounterReg[17]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; screens:hdmi|s_cursorBlinkCounterReg[22]                       ; screens:hdmi|s_cursorBlinkCounterReg[22]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; screens:hdmi|s_readPixelCounterReg[8]                          ; screens:hdmi|s_readPixelCounterReg[8]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.428      ;
; 0.306 ; screens:hdmi|s_readPixelCounterReg[1]                          ; screens:hdmi|s_readPixelCounterReg[1]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.428      ;
; 0.306 ; screens:hdmi|s_readPixelCounterReg[1]                          ; screens:hdmi|s_selectReg                                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.428      ;
; 0.307 ; screens:hdmi|s_cursorBlinkCounterReg[25]                       ; screens:hdmi|s_cursorBlinkCounterReg[25]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; screens:hdmi|s_textContent[1]                                  ; screens:hdmi|s_greenPixel[4]                                                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.429      ;
; 0.307 ; screens:hdmi|s_readPixelCounterReg[3]                          ; screens:hdmi|s_readPixelCounterReg[3]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.429      ;
; 0.308 ; screens:hdmi|s_readPixelCounterReg[4]                          ; screens:hdmi|s_readPixelCounterReg[4]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.430      ;
; 0.308 ; screens:hdmi|s_readPixelCounterReg[2]                          ; screens:hdmi|s_readPixelCounterReg[2]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.430      ;
; 0.313 ; screens:hdmi|s_cursorBlinkCounterReg[0]                        ; screens:hdmi|s_cursorBlinkCounterReg[0]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.434      ;
; 0.319 ; screens:hdmi|s_readPixelCounterReg[0]                          ; screens:hdmi|s_selectReg                                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.441      ;
; 0.320 ; screens:hdmi|s_textContent[1]                                  ; screens:hdmi|s_BluePixel[3]                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.442      ;
; 0.335 ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.456      ;
; 0.337 ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; screens:hdmi|hdmi_720p:generator|newScreen                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.458      ;
; 0.355 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10]                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.477      ;
; 0.364 ; screens:hdmi|s_textContent[1]                                  ; screens:hdmi|s_redPixel[3]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.486      ;
; 0.371 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; screens:hdmi|hdmi_720p:generator|lineIndex[0]                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.492      ;
; 0.377 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; screens:hdmi|hdmi_720p:generator|lineIndex[2]                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.501      ;
; 0.387 ; screens:hdmi|s_textContent[1]                                  ; screens:hdmi|s_redPixel[4]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.509      ;
; 0.390 ; screens:hdmi|s_textContent[1]                                  ; screens:hdmi|s_redPixel[2]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.512      ;
; 0.390 ; screens:hdmi|hdmi_720p:generator|pixelIndex[0]                 ; screens:hdmi|textController:textC1|s_asciiBitIndex[0]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.509      ;
; 0.399 ; screens:hdmi|hdmi_720p:generator|lineIndex[2]                  ; screens:hdmi|textController:textC1|asciiLineIndex[2]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.519      ;
; 0.402 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.524      ;
; 0.403 ; screens:hdmi|hdmi_720p:generator|lineIndex[2]                  ; screens:hdmi|textController:textC1|asciiLineIndex[1]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.523      ;
; 0.403 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.525      ;
; 0.413 ; screens:hdmi|s_textContent[1]                                  ; screens:hdmi|s_redPixel[1]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.535      ;
; 0.417 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH  ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.539      ;
; 0.417 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH  ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.539      ;
; 0.436 ; screens:hdmi|s_readPixelCounterReg[5]                          ; screens:hdmi|dualPortRam2k:LineBuffer1|altsyncram:memory_rtl_0|altsyncram_c3d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.719      ;
; 0.436 ; screens:hdmi|s_readPixelCounterReg[9]                          ; screens:hdmi|dualPortRam2k:LineBuffer1|altsyncram:memory_rtl_0|altsyncram_c3d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.719      ;
; 0.436 ; screens:hdmi|hdmi_720p:generator|s_earlyNextLine               ; screens:hdmi|hdmi_720p:generator|nextLine                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.558      ;
; 0.445 ; screens:hdmi|s_cursorBlinkCounterReg[13]                       ; screens:hdmi|s_cursorBlinkCounterReg[14]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.566      ;
; 0.445 ; screens:hdmi|s_cursorBlinkCounterReg[11]                       ; screens:hdmi|s_cursorBlinkCounterReg[12]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.566      ;
; 0.446 ; screens:hdmi|s_cursorBlinkCounterReg[9]                        ; screens:hdmi|s_cursorBlinkCounterReg[10]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; screens:hdmi|s_cursorBlinkCounterReg[3]                        ; screens:hdmi|s_cursorBlinkCounterReg[4]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; screens:hdmi|s_cursorBlinkCounterReg[15]                       ; screens:hdmi|s_cursorBlinkCounterReg[16]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.567      ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                         ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.185 ; sdramController:sdram|s_columnAddressReg[0]                    ; sdramController:sdram|s_columnAddressReg[0]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2   ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2    ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdramController:sdram|s_sdramDataValidReg                      ; sdramController:sdram|s_sdramDataValidReg                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdramController:sdram|s_sdramCurrentState.DO_READ              ; sdramController:sdram|s_sdramCurrentState.DO_READ               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1   ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1    ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO       ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH    ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdramController:sdram|s_sdramCurrentState.RESET_STATE          ; sdramController:sdram|s_sdramCurrentState.RESET_STATE           ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.192 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST3     ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST4      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST2     ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST3      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.314      ;
; 0.214 ; sdramController:sdram|s_sdramCurrentState.WRITE_HI             ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_HI         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.336      ;
; 0.216 ; sdramController:sdram|s_sdramCurrentState.WRITE_HI             ; sdramController:sdram|sdramDqmN[0]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.338      ;
; 0.218 ; sdramController:sdram|s_sdramCurrentState.SET_MODE_REG         ; sdramController:sdram|sdramAddr[6]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.340      ;
; 0.225 ; sdramController:sdram|s_sdramCurrentState.RESET_STATE          ; sdramController:sdram|sdramCsN                                  ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.346      ;
; 0.240 ; sdramController:sdram|s_sdramClkReg                            ; sdramController:sdram|s_columnAddressReg[6]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.362      ;
; 0.242 ; sdramController:sdram|s_sdramClkReg                            ; sdramController:sdram|s_columnAddressReg[7]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.364      ;
; 0.245 ; sdramController:sdram|s_sdramClkReg                            ; sdramController:sdram|s_columnAddressReg[5]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.367      ;
; 0.251 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST1     ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST2      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.373      ;
; 0.252 ; sdramController:sdram|s_sdramClkReg                            ; sdramController:sdram|s_columnAddressReg[3]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.374      ;
; 0.253 ; sdramController:sdram|s_sdramClkReg                            ; sdramController:sdram|s_columnAddressReg[2]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.375      ;
; 0.253 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1   ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH2      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.375      ;
; 0.255 ; sdramController:sdram|s_sdramClkReg                            ; sdramController:sdram|s_columnAddressReg[4]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.377      ;
; 0.255 ; sdramController:sdram|s_sdramClkReg                            ; sdramController:sdram|s_columnAddressReg[1]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.377      ;
; 0.256 ; sdramController:sdram|s_dataToRamReg[16]                       ; sdramController:sdram|s_sdramDataOutReg[0]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.378      ;
; 0.257 ; sdramController:sdram|s_dataToRamReg[10]                       ; sdramController:sdram|s_sdramDataOutReg[10]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.379      ;
; 0.260 ; sdramController:sdram|s_dataToRamReg[11]                       ; sdramController:sdram|s_sdramDataOutReg[11]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.382      ;
; 0.261 ; sdramController:sdram|s_dataToRamReg[25]                       ; sdramController:sdram|s_sdramDataOutReg[9]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.382      ;
; 0.262 ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO       ; sdramController:sdram|s_sdramCurrentState.DO_PRECHARGE          ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.384      ;
; 0.263 ; sdramController:sdram|s_dataToRamReg[6]                        ; sdramController:sdram|s_sdramDataOutReg[6]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.384      ;
; 0.264 ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST         ; sdramController:sdram|s_sdramCurrentState.INIT_READ_WRITE       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.385      ;
; 0.266 ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_LO        ; sdramController:sdram|s_sdramCurrentState.WRITE_HI              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.388      ;
; 0.266 ; sdramController:sdram|s_sdramCurrentState.WAIT_PRECHARGE       ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH1      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; sdramController:sdram|s_sdramCurrentState.WAIT_MODE_REG        ; sdramController:sdram|s_sdramCurrentState.SET_EXTENDED_MODE_REG ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.389      ;
; 0.268 ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST1     ; sdramController:sdram|s_sdramCurrentState.INIT_WORD_WRITE       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.390      ;
; 0.269 ; sdramController:sdram|s_dataToRamReg[29]                       ; sdramController:sdram|s_sdramDataOutReg[13]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.391      ;
; 0.269 ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.390      ;
; 0.270 ; sdramController:sdram|s_dataToRamReg[5]                        ; sdramController:sdram|s_sdramDataOutReg[5]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.391      ;
; 0.270 ; sdramController:sdram|s_dataToRamReg[4]                        ; sdramController:sdram|s_sdramDataOutReg[4]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.391      ;
; 0.270 ; sdramController:sdram|s_rowAddressReg[8]                       ; sdramController:sdram|sdramAddr[8]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.391      ;
; 0.271 ; sdramController:sdram|s_dataToRamReg[8]                        ; sdramController:sdram|s_sdramDataOutReg[8]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.392      ;
; 0.271 ; sdramController:sdram|s_sdramCurrentState.WRITE_LO             ; sdramController:sdram|sdramDqmN[0]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.393      ;
; 0.274 ; sdramController:sdram|s_sdramCurrentState.WRITE_LO             ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_LO         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.396      ;
; 0.275 ; sdramController:sdram|s_sdramCurrentState.INIT_READ_WRITE      ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST1      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.397      ;
; 0.280 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[14]    ; sdramController:sdram|s_dataToRamReg[14]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.108      ; 0.491      ;
; 0.281 ; sdramController:sdram|s_sdramCurrentState.DO_READ              ; sdramController:sdram|s_sdramDataValidReg                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.403      ;
; 0.285 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[21]    ; sdramController:sdram|s_dataToRamReg[21]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.108      ; 0.496      ;
; 0.289 ; sdramController:sdram|s_sdramCurrentState.RESET_STATE          ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.410      ;
; 0.293 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST4     ; sdramController:sdram|s_sdramCurrentState.DO_READ               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.415      ;
; 0.295 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[26]    ; sdramController:sdram|s_dataToRamReg[26]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.108      ; 0.506      ;
; 0.304 ; sdramController:sdram|s_rowAddressReg[14]                      ; sdramController:sdram|s_rowAddressReg[14]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sdramController:sdram|s_rowAddressReg[5]                       ; sdramController:sdram|s_rowAddressReg[5]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; sdramController:sdram|s_rowAddressReg[13]                      ; sdramController:sdram|s_rowAddressReg[13]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sdramController:sdram|s_rowAddressReg[12]                      ; sdramController:sdram|s_rowAddressReg[12]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sdramController:sdram|s_rowAddressReg[10]                      ; sdramController:sdram|s_rowAddressReg[10]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sdramController:sdram|s_rowAddressReg[7]                       ; sdramController:sdram|s_rowAddressReg[7]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sdramController:sdram|s_rowAddressReg[4]                       ; sdramController:sdram|s_rowAddressReg[4]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sdramController:sdram|s_rowAddressReg[3]                       ; sdramController:sdram|s_rowAddressReg[3]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sdramController:sdram|s_rowAddressReg[2]                       ; sdramController:sdram|s_rowAddressReg[2]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sdramController:sdram|s_rowAddressReg[1]                       ; sdramController:sdram|s_rowAddressReg[1]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; sdramController:sdram|s_rowAddressReg[11]                      ; sdramController:sdram|s_rowAddressReg[11]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sdramController:sdram|s_rowAddressReg[9]                       ; sdramController:sdram|s_rowAddressReg[9]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sdramController:sdram|s_rowAddressReg[8]                       ; sdramController:sdram|s_rowAddressReg[8]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sdramController:sdram|s_rowAddressReg[6]                       ; sdramController:sdram|s_rowAddressReg[6]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.427      ;
; 0.311 ; sdramController:sdram|s_readPendingReg                         ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.103      ; 0.517      ;
; 0.311 ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_HI        ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.433      ;
; 0.311 ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST1     ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST1      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.433      ;
; 0.311 ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH      ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.432      ;
; 0.312 ; sdramController:sdram|s_sdramCurrentState.DO_READ              ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION  ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.434      ;
; 0.312 ; sdramController:sdram|s_sdramCurrentState.WRITE_LO             ; sdramController:sdram|sdramDqmN[1]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.434      ;
; 0.314 ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH2     ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2    ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.436      ;
; 0.316 ; sdramController:sdram|s_rowAddressReg[0]                       ; sdramController:sdram|s_rowAddressReg[0]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.437      ;
; 0.323 ; sdramController:sdram|s_dataToRamReg[7]                        ; sdramController:sdram|s_sdramDataOutReg[7]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.444      ;
; 0.323 ; sdramController:sdram|s_dataToRamReg[18]                       ; sdramController:sdram|s_sdramDataOutReg[2]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.444      ;
; 0.323 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH    ; sdramController:sdram|s_sdramCurrentState.IDLE                  ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.444      ;
; 0.334 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[16]    ; sdramController:sdram|s_dataToRamReg[16]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.109      ; 0.546      ;
; 0.336 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[0]     ; sdramController:sdram|s_dataToRamReg[0]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.110      ; 0.549      ;
; 0.336 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[30]    ; sdramController:sdram|s_dataToRamReg[30]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.108      ; 0.547      ;
; 0.339 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[19]    ; sdramController:sdram|s_dataToRamReg[19]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.108      ; 0.550      ;
; 0.340 ; sdramController:sdram|s_rowAddressReg[12]                      ; sdramController:sdram|sdramAddr[12]                             ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.461      ;
; 0.345 ; sdramController:sdram|s_sdramCurrentState.WRITE_HI             ; sdramController:sdram|sdramDqmN[1]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.467      ;
; 0.349 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[9]     ; sdramController:sdram|s_dataToRamReg[9]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.109      ; 0.561      ;
; 0.353 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[28]    ; sdramController:sdram|s_dataToRamReg[28]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.108      ; 0.564      ;
; 0.353 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[3]     ; sdramController:sdram|s_dataToRamReg[3]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.110      ; 0.566      ;
; 0.359 ; sdramController:sdram|s_sdramClkReg                            ; sdramController:sdram|s_columnAddressReg[8]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.481      ;
; 0.362 ; sdramController:sdram|s_dataToRamReg[20]                       ; sdramController:sdram|s_sdramDataOutReg[4]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.484      ;
; 0.364 ; sdramController:sdram|s_dataToRamReg[24]                       ; sdramController:sdram|s_sdramDataOutReg[8]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.485      ;
; 0.370 ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH1     ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1    ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.491      ;
; 0.371 ; sdramController:sdram|s_dataToRamReg[30]                       ; sdramController:sdram|s_sdramDataOutReg[14]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.491      ;
; 0.372 ; sdramController:sdram|s_dataToRamReg[19]                       ; sdramController:sdram|s_sdramDataOutReg[3]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.492      ;
; 0.372 ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_PRECHARGE ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST          ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.493      ;
; 0.373 ; sdramController:sdram|s_dataToRamReg[17]                       ; sdramController:sdram|s_sdramDataOutReg[1]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.494      ;
; 0.376 ; sdramController:sdram|s_dataToRamReg[27]                       ; sdramController:sdram|s_sdramDataOutReg[11]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.498      ;
; 0.377 ; sdramController:sdram|s_dataToRamReg[31]                       ; sdramController:sdram|s_sdramDataOutReg[15]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.498      ;
; 0.378 ; sdramController:sdram|s_columnAddressReg[7]                    ; sdramController:sdram|sdramAddr[7]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.501      ;
; 0.378 ; sdramController:sdram|s_dataToRamReg[1]                        ; sdramController:sdram|s_sdramDataOutReg[1]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.499      ;
; 0.379 ; sdramController:sdram|s_dataToRamReg[28]                       ; sdramController:sdram|s_sdramDataOutReg[12]                     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.499      ;
; 0.379 ; sdramController:sdram|s_dataToRamReg[23]                       ; sdramController:sdram|s_sdramDataOutReg[7]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.500      ;
; 0.381 ; sdramController:sdram|s_dataToRamReg[22]                       ; sdramController:sdram|s_sdramDataOutReg[6]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.502      ;
; 0.385 ; sdramController:sdram|s_sdramCurrentState.SET_MODE_REG         ; sdramController:sdram|sdramAddr[5]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.507      ;
; 0.389 ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO       ; sdramController:sdram|sdramCsN                                  ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.511      ;
+-------+----------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.193 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.283 ; screens:hdmi|s_vSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.115      ; 0.501      ;
; 0.297 ; screens:hdmi|s_activeOut[2]                                    ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.115      ; 0.515      ;
; 0.330 ; screens:hdmi|s_greenPixel[3]                                   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.098      ; 0.531      ;
; 0.336 ; screens:hdmi|s_BluePixel[2]                                    ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.098      ; 0.537      ;
; 0.339 ; screens:hdmi|s_BluePixel[1]                                    ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.096      ; 0.538      ;
; 0.342 ; screens:hdmi|s_greenPixel[2]                                   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.096      ; 0.541      ;
; 0.346 ; screens:hdmi|s_greenPixel[4]                                   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.096      ; 0.545      ;
; 0.346 ; screens:hdmi|s_redPixel[2]                                     ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.096      ; 0.545      ;
; 0.347 ; screens:hdmi|s_greenPixel[5]                                   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.098      ; 0.548      ;
; 0.357 ; screens:hdmi|s_BluePixel[4]                                    ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.098      ; 0.558      ;
; 0.358 ; screens:hdmi|s_redPixel[1]                                     ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.096      ; 0.557      ;
; 0.445 ; screens:hdmi|s_redPixel[4]                                     ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.096      ; 0.644      ;
; 0.449 ; screens:hdmi|s_BluePixel[3]                                    ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.096      ; 0.648      ;
; 0.456 ; screens:hdmi|s_redPixel[3]                                     ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.096      ; 0.655      ;
; 0.488 ; screens:hdmi|s_hSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.118      ; 0.709      ;
; 0.505 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.626      ;
; 0.575 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.107      ; 0.785      ;
; 0.575 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.107      ; 0.785      ;
; 0.576 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.107      ; 0.786      ;
; 0.577 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.107      ; 0.787      ;
; 0.579 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.107      ; 0.789      ;
; 0.579 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.107      ; 0.789      ;
; 0.582 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.107      ; 0.792      ;
; 0.583 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.107      ; 0.793      ;
; 0.584 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.107      ; 0.794      ;
; 0.584 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.107      ; 0.794      ;
; 0.585 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.107      ; 0.795      ;
; 0.631 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.107      ; 0.841      ;
; 0.770 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.104      ; 0.977      ;
; 0.817 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.104      ; 1.024      ;
; 0.818 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.104      ; 1.025      ;
; 0.818 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.104      ; 1.025      ;
; 0.819 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.104      ; 1.026      ;
; 0.819 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.104      ; 1.026      ;
; 0.822 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.104      ; 1.029      ;
; 0.823 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.104      ; 1.030      ;
; 0.824 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.104      ; 1.031      ;
; 0.825 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.104      ; 1.032      ;
; 0.826 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.104      ; 1.033      ;
; 0.826 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.104      ; 1.033      ;
; 1.255 ; s_resetCountReg[4]                                             ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.101      ; 1.459      ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk2'                                                                                                                                                   ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.304 ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.427      ;
; 0.316 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.437      ;
; 0.453 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.575      ;
; 0.463 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.586      ;
; 0.466 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.589      ;
; 0.468 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.589      ;
; 0.516 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.637      ;
; 0.517 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.638      ;
; 0.519 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.640      ;
; 0.520 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.641      ;
; 0.520 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.641      ;
; 0.525 ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.646      ;
; 0.529 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.650      ;
; 0.529 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.650      ;
; 0.530 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.651      ;
; 0.530 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.651      ;
; 0.530 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.651      ;
; 0.531 ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.652      ;
; 0.531 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.652      ;
; 0.532 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.653      ;
; 0.532 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.653      ;
; 0.533 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.654      ;
; 0.533 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.654      ;
; 0.533 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.654      ;
; 0.534 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.655      ;
; 0.582 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.703      ;
; 0.582 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.703      ;
; 0.582 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.703      ;
; 0.582 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.703      ;
; 0.583 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.704      ;
; 0.583 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.704      ;
; 0.585 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.706      ;
; 0.585 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.706      ;
; 0.585 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.706      ;
; 0.586 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.707      ;
; 0.586 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.707      ;
; 0.595 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.716      ;
; 0.595 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.716      ;
; 0.596 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.717      ;
; 0.596 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.717      ;
; 0.596 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.717      ;
; 0.597 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.718      ;
; 0.598 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.719      ;
; 0.598 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.719      ;
; 0.599 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.720      ;
; 0.599 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.720      ;
; 0.599 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.720      ;
; 0.648 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.769      ;
; 0.648 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.769      ;
; 0.648 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.769      ;
; 0.649 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.770      ;
; 0.649 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.770      ;
; 0.651 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.772      ;
; 0.651 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.772      ;
; 0.651 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.772      ;
; 0.652 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.773      ;
; 0.661 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.782      ;
; 0.661 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.782      ;
; 0.662 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.783      ;
; 0.662 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.783      ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk1'                                                                                                                                                                                  ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 0.485 ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.037      ; 0.606      ;
; 0.656 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; clk1                                        ; clk1        ; 0.000        ; 0.044      ; 0.784      ;
; 0.831 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.533      ; 2.603      ;
; 0.833 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.533      ; 2.605      ;
; 0.842 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.533      ; 2.614      ;
; 0.843 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.533      ; 2.615      ;
; 0.867 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.533      ; 2.639      ;
; 0.877 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.533      ; 2.649      ;
; 0.900 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.533      ; 2.672      ;
; 0.908 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.533      ; 2.680      ;
; 0.971 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.049      ; 1.104      ;
; 1.009 ; delayIse:delayMicro|synchroFlop:rsync|s_states[0] ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.528      ; 2.776      ;
; 1.061 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.049      ; 1.194      ;
; 1.068 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.049      ; 1.201      ;
; 1.158 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.049      ; 1.291      ;
; 1.281 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 0.000        ; 0.038      ; 1.403      ;
; 1.481 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.043      ; 1.608      ;
; 1.540 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 0.000        ; 0.043      ; 1.667      ;
; 1.567 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.038      ; 1.689      ;
; 1.580 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.038      ; 1.702      ;
; 1.590 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.038      ; 1.712      ;
; 1.649 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.038      ; 1.771      ;
; 1.670 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.038      ; 1.792      ;
; 1.677 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.038      ; 1.799      ;
; 1.740 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.038      ; 1.862      ;
; 1.767 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.038      ; 1.889      ;
; 1.965 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.043      ; 2.092      ;
; 2.025 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.038      ; 2.147      ;
; 2.044 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.038      ; 2.166      ;
; 2.135 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.043      ; 2.262      ;
; 2.180 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.038      ; 2.302      ;
; 2.354 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.038      ; 2.476      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk2'                                                                                                                                                                               ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -1.856 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.227      ; 2.991      ;
; -1.852 ; processorId:cpuFreq|synchroFlop:msync|s_states[1] ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.226      ; 2.986      ;
; -1.592 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.227      ; 2.727      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                         ;
+--------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -1.607 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; 0.812        ; -1.528     ; 0.838      ;
; 10.529 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.038     ; 2.887      ;
; 10.546 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.028     ; 2.880      ;
; 10.603 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.027     ; 2.824      ;
; 10.617 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.034     ; 2.803      ;
; 10.717 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.038     ; 2.699      ;
; 10.718 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.037     ; 2.699      ;
; 10.718 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.037     ; 2.699      ;
; 10.757 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.038     ; 2.659      ;
; 10.774 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.028     ; 2.652      ;
; 10.815 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.027     ; 2.612      ;
; 10.831 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.027     ; 2.596      ;
; 10.851 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.043     ; 2.560      ;
; 10.851 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.043     ; 2.560      ;
; 10.851 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.043     ; 2.560      ;
; 10.851 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.043     ; 2.560      ;
; 10.874 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.019     ; 2.561      ;
; 10.884 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.027     ; 2.543      ;
; 10.889 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.037     ; 2.528      ;
; 10.889 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.037     ; 2.528      ;
; 10.901 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.019     ; 2.534      ;
; 10.918 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.038     ; 2.498      ;
; 10.932 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.045     ; 2.477      ;
; 10.970 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.023     ; 2.461      ;
; 10.994 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.043     ; 2.417      ;
; 10.994 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.043     ; 2.417      ;
; 10.994 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.043     ; 2.417      ;
; 10.994 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.043     ; 2.417      ;
; 11.024 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.045     ; 2.385      ;
; 11.043 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.027     ; 2.384      ;
; 11.078 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.034     ; 2.342      ;
; 11.102 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.019     ; 2.333      ;
; 11.112 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.027     ; 2.315      ;
; 11.129 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.019     ; 2.306      ;
; 11.171 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.023     ; 2.260      ;
; 11.329 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.028     ; 2.097      ;
; 11.365 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.043     ; 2.046      ;
; 11.483 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[2]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.041     ; 1.930      ;
; 11.483 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.041     ; 1.930      ;
; 11.483 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.041     ; 1.930      ;
; 11.496 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.065     ; 1.893      ;
; 11.530 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.028     ; 1.896      ;
; 11.588 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.027     ; 1.839      ;
; 11.816 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.027     ; 1.611      ;
; 11.836 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.043     ; 1.575      ;
+--------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk1'                                                                                                                                                                               ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -1.081 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.234      ; 3.139      ;
; -1.034 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.235      ; 3.093      ;
; -1.024 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.235      ; 3.083      ;
; -1.008 ; delayIse:delayMicro|synchroFlop:usync|s_states[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.224      ; 3.056      ;
; -0.983 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.234      ; 3.041      ;
; -0.975 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.235      ; 3.034      ;
; -0.934 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.240      ; 2.998      ;
; -0.844 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.235      ; 2.903      ;
; -0.812 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.235      ; 2.871      ;
; -0.788 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.234      ; 2.846      ;
; -0.775 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.234      ; 2.833      ;
; -0.753 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.243      ; 2.820      ;
; -0.743 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.235      ; 2.802      ;
; -0.742 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.240      ; 2.806      ;
; -0.726 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.243      ; 2.793      ;
; -0.645 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.239      ; 2.708      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                          ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 10.917 ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.095     ; 2.442      ;
; 11.188 ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.111     ; 2.155      ;
; 12.269 ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.103     ; 1.082      ;
; 12.563 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.094     ; 0.797      ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                          ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.534 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.732      ;
; 0.772 ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.963      ;
; 1.671 ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.853      ;
; 1.937 ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.136      ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk1'                                                                                                                                                                               ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 0.750 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.536      ; 2.525      ;
; 0.784 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.539      ; 2.562      ;
; 0.797 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.540      ; 2.576      ;
; 0.808 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.533      ; 2.580      ;
; 0.817 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.540      ; 2.596      ;
; 0.830 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.532      ; 2.601      ;
; 0.851 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.532      ; 2.622      ;
; 0.852 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.533      ; 2.624      ;
; 0.856 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.539      ; 2.634      ;
; 0.856 ; delayIse:delayMicro|synchroFlop:usync|s_states[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.522      ; 2.617      ;
; 0.873 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.533      ; 2.645      ;
; 0.877 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.533      ; 2.649      ;
; 0.904 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.532      ; 2.675      ;
; 0.911 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.533      ; 2.683      ;
; 0.924 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.533      ; 2.696      ;
; 0.960 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.532      ; 2.731      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk2'                                                                                                                                                                               ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 0.877 ; processorId:cpuFreq|synchroFlop:msync|s_states[1] ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.000        ; 1.524      ; 2.555      ;
; 0.899 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.000        ; 1.525      ; 2.578      ;
; 0.922 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.000        ; 1.525      ; 2.601      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                         ;
+-------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.236 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 1.353      ;
; 1.246 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 1.379      ;
; 1.439 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 1.572      ;
; 1.465 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[2]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 1.606      ;
; 1.465 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 1.606      ;
; 1.465 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 1.606      ;
; 1.492 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.608      ;
; 1.527 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 1.659      ;
; 1.652 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 1.769      ;
; 1.746 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 1.878      ;
; 1.835 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.064      ; 1.983      ;
; 1.903 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; -0.095       ; -1.230     ; 0.752      ;
; 1.906 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.053      ; 2.043      ;
; 1.921 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 2.057      ;
; 2.006 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 2.146      ;
; 2.017 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 2.150      ;
; 2.022 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.053      ; 2.159      ;
; 2.026 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 2.166      ;
; 2.072 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 2.189      ;
; 2.072 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 2.189      ;
; 2.072 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 2.189      ;
; 2.072 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 2.189      ;
; 2.082 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 2.215      ;
; 2.088 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 2.232      ;
; 2.097 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 2.214      ;
; 2.097 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 2.214      ;
; 2.097 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 2.214      ;
; 2.097 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 2.214      ;
; 2.120 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 2.253      ;
; 2.122 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 2.266      ;
; 2.140 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 2.276      ;
; 2.169 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 2.301      ;
; 2.172 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 2.295      ;
; 2.172 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 2.295      ;
; 2.199 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 2.339      ;
; 2.210 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 2.343      ;
; 2.219 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 2.359      ;
; 2.223 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 2.346      ;
; 2.223 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 2.346      ;
; 2.275 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 2.408      ;
; 2.281 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 2.425      ;
; 2.313 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 2.446      ;
; 2.319 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.064      ; 2.467      ;
; 2.341 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 2.485      ;
; 2.362 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 2.494      ;
+-------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                        ;
+----------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                        ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                             ; -4.201   ; 0.133 ; -4.216   ; 0.534   ; 3.056               ;
;  altpll_component|auto_generated|pll1|clk[0] ; -0.196   ; 0.185 ; 7.980    ; 0.534   ; 6.421               ;
;  altpll_component|auto_generated|pll1|clk[1] ; 2.944    ; 0.193 ; N/A      ; N/A     ; 3.057               ;
;  altpll_component|auto_generated|pll1|clk[2] ; -3.985   ; 0.133 ; -4.184   ; 1.236   ; 6.300               ;
;  altpll_component|auto_generated|pll1|clk[3] ; 0.641    ; 0.185 ; N/A      ; N/A     ; 3.056               ;
;  clk1                                        ; -3.631   ; 0.485 ; -3.831   ; 0.750   ; 41.111              ;
;  clk2                                        ; -4.201   ; 0.304 ; -4.216   ; 0.877   ; 9.447               ;
; Design-wide TNS                              ; -359.817 ; 0.0   ; -18.711  ; 0.0     ; 0.0                 ;
;  altpll_component|auto_generated|pll1|clk[0] ; -0.722   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altpll_component|auto_generated|pll1|clk[1] ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  altpll_component|auto_generated|pll1|clk[2] ; -274.873 ; 0.000 ; -4.184   ; 0.000   ; 0.000               ;
;  altpll_component|auto_generated|pll1|clk[3] ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk1                                        ; -17.897  ; 0.000 ; -10.390  ; 0.000   ; 0.000               ;
;  clk2                                        ; -67.216  ; 0.000 ; -4.216   ; 0.000   ; 0.000               ;
+----------------------------------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; TxD            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramClk       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramCke       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramCsN       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramRasN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramCasN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramWeN       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramDqmN[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramDqmN[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramBa[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramBa[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spiScl         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spiNCs         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixelClock     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; horizontalSync ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; verticalSync   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; activePixel    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiRed[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiRed[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiRed[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiRed[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiGreen[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiGreen[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiGreen[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiGreen[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiBlue[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiBlue[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiBlue[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiBlue[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCL            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; camnReset      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[13]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[14]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[15]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spiSiIo0       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spiSoIo1       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spiIo2         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spiIo3         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDA            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sdramData[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[8]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[9]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[10]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[11]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[12]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[13]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[14]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[15]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; spiSiIo0                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; spiSoIo1                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; spiIo2                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; spiIo3                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDA                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; nReset                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock12MHz              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camPclk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; biosBypass              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camHsync                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camData[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camData[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camData[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camData[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camVsync                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camData[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camData[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camData[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camData[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RxD                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock50MHz              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TxD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramClk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdramCke       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdramCsN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramRasN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramCasN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.33 V              ; -0.00386 V          ; 0.159 V                              ; 0.063 V                              ; 3.32e-09 s                  ; 3.1e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.33 V             ; -0.00386 V         ; 0.159 V                             ; 0.063 V                             ; 3.32e-09 s                 ; 3.1e-09 s                  ; Yes                       ; Yes                       ;
; sdramWeN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramDqmN[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramDqmN[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.36 V              ; -0.0133 V           ; 0.215 V                              ; 0.046 V                              ; 5.28e-10 s                  ; 5.48e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.36 V             ; -0.0133 V          ; 0.215 V                             ; 0.046 V                             ; 5.28e-10 s                 ; 5.48e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.36 V              ; -0.0133 V           ; 0.215 V                              ; 0.046 V                              ; 5.28e-10 s                  ; 5.48e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.36 V             ; -0.0133 V          ; 0.215 V                             ; 0.046 V                             ; 5.28e-10 s                 ; 5.48e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.33 V              ; -0.00386 V          ; 0.159 V                              ; 0.063 V                              ; 3.32e-09 s                  ; 3.1e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.33 V             ; -0.00386 V         ; 0.159 V                             ; 0.063 V                             ; 3.32e-09 s                 ; 3.1e-09 s                  ; Yes                       ; Yes                       ;
; sdramAddr[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.36 V              ; -0.0133 V           ; 0.215 V                              ; 0.046 V                              ; 5.28e-10 s                  ; 5.48e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.36 V             ; -0.0133 V          ; 0.215 V                             ; 0.046 V                             ; 5.28e-10 s                 ; 5.48e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramBa[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramBa[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; spiScl         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; spiNCs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; pixelClock     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; horizontalSync ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; verticalSync   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; activePixel    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiBlue[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiBlue[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; hdmiBlue[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; hdmiBlue[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; SCL            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; camnReset      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; spiSiIo0       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; spiSoIo1       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; spiIo2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; spiIo3         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; SDA            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.51e-09 V                   ; 2.37 V              ; -0.0161 V           ; 0.162 V                              ; 0.02 V                               ; 4.95e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.51e-09 V                  ; 2.37 V             ; -0.0161 V          ; 0.162 V                             ; 0.02 V                              ; 4.95e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TxD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramClk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdramCke       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdramCsN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramRasN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramCasN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.33 V              ; -0.00196 V          ; 0.092 V                              ; 0.052 V                              ; 3.98e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.33 V             ; -0.00196 V         ; 0.092 V                             ; 0.052 V                             ; 3.98e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; sdramWeN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramDqmN[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramDqmN[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00607 V          ; 0.064 V                              ; 0.017 V                              ; 6.9e-10 s                   ; 6.78e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00607 V         ; 0.064 V                             ; 0.017 V                             ; 6.9e-10 s                  ; 6.78e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00607 V          ; 0.064 V                              ; 0.017 V                              ; 6.9e-10 s                   ; 6.78e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00607 V         ; 0.064 V                             ; 0.017 V                             ; 6.9e-10 s                  ; 6.78e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.33 V              ; -0.00196 V          ; 0.092 V                              ; 0.052 V                              ; 3.98e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.33 V             ; -0.00196 V         ; 0.092 V                             ; 0.052 V                             ; 3.98e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; sdramAddr[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00607 V          ; 0.064 V                              ; 0.017 V                              ; 6.9e-10 s                   ; 6.78e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00607 V         ; 0.064 V                             ; 0.017 V                             ; 6.9e-10 s                  ; 6.78e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramBa[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramBa[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; spiScl         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; spiNCs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; pixelClock     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; horizontalSync ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; verticalSync   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; activePixel    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiBlue[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiBlue[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; hdmiBlue[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; hdmiBlue[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; SCL            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; camnReset      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; spiSiIo0       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; spiSoIo1       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; spiIo2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; spiIo3         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; SDA            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-07 V                   ; 2.34 V              ; -0.008 V            ; 0.104 V                              ; 0.015 V                              ; 6.53e-10 s                  ; 5.55e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-07 V                  ; 2.34 V             ; -0.008 V           ; 0.104 V                             ; 0.015 V                             ; 6.53e-10 s                 ; 5.55e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TxD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramClk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdramCke       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdramCsN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramRasN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramCasN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0107 V           ; 0.241 V                              ; 0.161 V                              ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0107 V          ; 0.241 V                             ; 0.161 V                             ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; sdramWeN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramDqmN[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramDqmN[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0386 V           ; 0.161 V                              ; 0.078 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0386 V          ; 0.161 V                             ; 0.078 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; sdramAddr[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0386 V           ; 0.161 V                              ; 0.078 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0386 V          ; 0.161 V                             ; 0.078 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; sdramAddr[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramAddr[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramAddr[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0107 V           ; 0.241 V                              ; 0.161 V                              ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0107 V          ; 0.241 V                             ; 0.161 V                             ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; sdramAddr[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramAddr[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0386 V           ; 0.161 V                              ; 0.078 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0386 V          ; 0.161 V                             ; 0.078 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; sdramAddr[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramAddr[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramBa[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramBa[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; spiScl         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; spiNCs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; pixelClock     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; horizontalSync ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; verticalSync   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; activePixel    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiBlue[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiBlue[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; hdmiBlue[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; hdmiBlue[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SCL            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; camnReset      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; spiSiIo0       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; spiSoIo1       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; spiIo2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; spiIo3         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SDA            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.19e-08 V                   ; 2.71 V              ; -0.0718 V           ; 0.277 V                              ; 0.167 V                              ; 3.12e-10 s                  ; 3.02e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.19e-08 V                  ; 2.71 V             ; -0.0718 V          ; 0.277 V                             ; 0.167 V                             ; 3.12e-10 s                 ; 3.02e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                       ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 301987   ; 400      ; 0        ; 245      ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 268518   ; 0        ; 19       ; 0        ;
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 27       ; 12       ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 16       ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[1] ; 1        ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[2] ; 2        ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6923781  ; 64       ; 760      ; 0        ;
; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[2] ; 282      ; 0        ; 0        ; 0        ;
; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; 1        ; 0        ; 0        ; 0        ;
; clk2                                        ; altpll_component|auto_generated|pll1|clk[2] ; 1        ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 2553     ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 1117     ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; clk1                                        ; 9        ; 0        ; 0        ; 0        ;
; clk1                                        ; clk1                                        ; 28       ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; clk2                                        ; 32       ; 0        ; 0        ; 0        ;
; clk2                                        ; clk2                                        ; 409      ; 0        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 301987   ; 400      ; 0        ; 245      ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 268518   ; 0        ; 19       ; 0        ;
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 27       ; 12       ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 16       ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[1] ; 1        ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[2] ; 2        ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 6923781  ; 64       ; 760      ; 0        ;
; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[2] ; 282      ; 0        ; 0        ; 0        ;
; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; 1        ; 0        ; 0        ; 0        ;
; clk2                                        ; altpll_component|auto_generated|pll1|clk[2] ; 1        ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 2553     ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 1117     ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; clk1                                        ; 9        ; 0        ; 0        ; 0        ;
; clk1                                        ; clk1                                        ; 28       ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; clk2                                        ; 32       ; 0        ; 0        ; 0        ;
; clk2                                        ; clk2                                        ; 409      ; 0        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                    ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 4        ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 44       ; 0        ; 0        ; 0        ;
; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; 1        ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; clk1                                        ; 16       ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; clk2                                        ; 3        ; 0        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                     ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 4        ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 44       ; 0        ; 0        ; 0        ;
; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; 1        ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; clk1                                        ; 16       ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; clk2                                        ; 3        ; 0        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 34    ; 34   ;
; Unconstrained Input Port Paths  ; 109   ; 109  ;
; Unconstrained Output Ports      ; 65    ; 65   ;
; Unconstrained Output Port Paths ; 86    ; 86   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                  ;
+---------------------------------------------+---------------------------------------------+-----------+---------------+
; Target                                      ; Clock                                       ; Type      ; Status        ;
+---------------------------------------------+---------------------------------------------+-----------+---------------+
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained   ;
; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained   ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained   ;
; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; Generated ; Constrained   ;
; camPclk                                     ;                                             ; Base      ; Unconstrained ;
; clock12MHz                                  ; clk1                                        ; Base      ; Constrained   ;
; clock50MHz                                  ; clk2                                        ; Base      ; Constrained   ;
+---------------------------------------------+---------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; RxD           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; biosBypass    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camHsync      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camVsync      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; nReset        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiIo2        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiIo3        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiSiIo0      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiSoIo1      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; SCL            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TxD            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; activePixel    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camnReset      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiBlue[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiBlue[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiBlue[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiBlue[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiGreen[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiGreen[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiGreen[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiGreen[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiRed[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiRed[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiRed[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiRed[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; horizontalSync ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixelClock     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramBa[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramBa[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramCasN      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramCke       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramClk       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramCsN       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramDqmN[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramDqmN[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramRasN      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramWeN       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiIo2         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiIo3         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiNCs         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiScl         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiSiIo0       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiSoIo1       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; verticalSync   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; RxD           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; biosBypass    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camHsync      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camVsync      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; nReset        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiIo2        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiIo3        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiSiIo0      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiSoIo1      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; SCL            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TxD            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; activePixel    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camnReset      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiBlue[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiBlue[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiBlue[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiBlue[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiGreen[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiGreen[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiGreen[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiGreen[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiRed[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiRed[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiRed[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiRed[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; horizontalSync ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixelClock     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramBa[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramBa[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramCasN      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramCke       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramClk       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramCsN       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramDqmN[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramDqmN[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramRasN      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramWeN       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiIo2         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiIo3         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiNCs         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiScl         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiSiIo0       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiSoIo1       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; verticalSync   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition
    Info: Copyright (C) 2019  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Mon Apr 15 14:00:13 2024
Info: Command: quartus_sta or1420SingleCore
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332104): Reading SDC File: '../scripts/clocks_sdc.tcl'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {altpll_component|auto_generated|pll1|inclk[0]} -divide_by 16 -multiply_by 99 -duty_cycle 50.00 -name {altpll_component|auto_generated|pll1|clk[0]} {altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {altpll_component|auto_generated|pll1|inclk[0]} -divide_by 8 -multiply_by 99 -duty_cycle 50.00 -name {altpll_component|auto_generated|pll1|clk[1]} {altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {altpll_component|auto_generated|pll1|inclk[0]} -divide_by 16 -multiply_by 99 -duty_cycle 50.00 -name {altpll_component|auto_generated|pll1|clk[2]} {altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {altpll_component|auto_generated|pll1|inclk[0]} -divide_by 8 -multiply_by 99 -duty_cycle 50.00 -name {altpll_component|auto_generated|pll1|clk[3]} {altpll_component|auto_generated|pll1|clk[3]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: camPclk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register camera:camIf|synchroFlop:snl|s_states[0] is being clocked by camPclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.158
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.158             -66.528 clk2 
    Info (332119):    -3.985            -274.873 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -3.595             -17.694 clk1 
    Info (332119):    -0.196              -0.722 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.641               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     2.944               0.000 altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.397
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.397               0.000 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.450               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.451               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.464               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.760               0.000 clk2 
    Info (332119):     1.264               0.000 clk1 
Info (332146): Worst-case recovery slack is -4.214
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.214              -4.214 clk2 
    Info (332119):    -4.184              -4.184 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -3.781             -10.313 clk1 
    Info (332119):     7.980               0.000 altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.292
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.292               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.318               0.000 clk1 
    Info (332119):     2.390               0.000 clk2 
    Info (332119):     2.908               0.000 altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 3.056
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.056               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     3.057               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.300               0.000 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     6.421               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.759               0.000 clk2 
    Info (332119):    41.424               0.000 clk1 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: camPclk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register camera:camIf|synchroFlop:snl|s_states[0] is being clocked by camPclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.201             -67.216 clk2 
    Info (332119):    -3.631             -17.897 clk1 
    Info (332119):    -3.486             -26.685 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.726               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.096               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     3.131               0.000 altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.381
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.381               0.000 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.399               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.400               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.415               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.704               0.000 clk2 
    Info (332119):     1.135               0.000 clk1 
Info (332146): Worst-case recovery slack is -4.216
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.216              -4.216 clk2 
    Info (332119):    -3.831             -10.390 clk1 
    Info (332119):    -3.589              -3.589 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     8.366               0.000 altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.169
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.169               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.295               0.000 clk1 
    Info (332119):     2.372               0.000 clk2 
    Info (332119):     2.606               0.000 altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 3.061
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.061               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.062               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     6.310               0.000 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     6.427               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.749               0.000 clk2 
    Info (332119):    41.414               0.000 clk1 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: camPclk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register camera:camIf|synchroFlop:snl|s_states[0] is being clocked by camPclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.972
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.972              -3.189 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -1.845             -29.520 clk2 
    Info (332119):    -1.210              -5.415 clk1 
    Info (332119):     4.086               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     4.170               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.875               0.000 altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.133
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.133               0.000 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.185               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.185               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.193               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.304               0.000 clk2 
    Info (332119):     0.485               0.000 clk1 
Info (332146): Worst-case recovery slack is -1.856
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.856              -1.856 clk2 
    Info (332119):    -1.607              -1.607 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -1.081              -2.998 clk1 
    Info (332119):    10.917               0.000 altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.534
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.534               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.750               0.000 clk1 
    Info (332119):     0.877               0.000 clk2 
    Info (332119):     1.236               0.000 altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 3.149
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.149               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     3.150               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.482               0.000 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     6.486               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.447               0.000 clk2 
    Info (332119):    41.111               0.000 clk1 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 1040 megabytes
    Info: Processing ended: Mon Apr 15 14:00:22 2024
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:10


