<stg><name>kernel</name>


<trans_list>

<trans id="187" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln65" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="11" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln65" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="45" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="18" op_0_bw="32">
<![CDATA[
entry:0 %n = alloca i32 1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="32">
<![CDATA[
entry:1 %e = alloca i32 1

]]></Node>
<StgValue><ssdm name="e"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:2 %numIter_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %numIter

]]></Node>
<StgValue><ssdm name="numIter_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:3 %convFPGA_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %convFPGA

]]></Node>
<StgValue><ssdm name="convFPGA_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:4 %v_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %v

]]></Node>
<StgValue><ssdm name="v_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64">
<![CDATA[
entry:5 %w_5_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="w_5_loc"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="64">
<![CDATA[
entry:6 %w_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="w_1_loc"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64">
<![CDATA[
entry:7 %w_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="w_3_loc"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64">
<![CDATA[
entry:8 %e_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_2_loc"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64">
<![CDATA[
entry:21 %vp = alloca i64 1

]]></Node>
<StgValue><ssdm name="vp"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="61" op_0_bw="61" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:22 %trunc_ln = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %v_read, i32 3, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:34 %store_ln65 = store i64 2e-05, i64 %e

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:35 %store_ln65 = store i18 0, i18 %n

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="61">
<![CDATA[
entry:23 %sext_ln27 = sext i61 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln27"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:24 %gmem0_addr = getelementptr i64 %gmem0, i64 %sext_ln27

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry:25 %empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i64, i64 %gmem0_addr, i32 256

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="70" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="61" op_3_bw="0">
<![CDATA[
entry:26 %call_ln27 = call void @kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2, i64 %gmem0, i61 %trunc_ln

]]></Node>
<StgValue><ssdm name="call_ln27"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="71" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="61" op_3_bw="0">
<![CDATA[
entry:26 %call_ln27 = call void @kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2, i64 %gmem0, i61 %trunc_ln

]]></Node>
<StgValue><ssdm name="call_ln27"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="72" st_id="5" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
entry:27 %empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="73" st_id="6" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
entry:27 %empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="74" st_id="7" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
entry:27 %empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="75" st_id="8" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
entry:27 %empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="76" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:9 %spectopmodule_ln36 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11

]]></Node>
<StgValue><ssdm name="spectopmodule_ln36"/></StgValue>
</operation>

<operation id="77" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 256, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="78" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gmem0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="79" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 1, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %v, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="82" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %v, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="83" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %convFPGA, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="84" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %convFPGA, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="85" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %numIter, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %numIter, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
entry:27 %empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="89" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:28 %add_ln65 = add i64 %v_read, i64 1800

]]></Node>
<StgValue><ssdm name="add_ln65"/></StgValue>
</operation>

<operation id="90" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:29 %add_ln65_1 = add i64 %v_read, i64 136

]]></Node>
<StgValue><ssdm name="add_ln65_1"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:30 %add_ln65_2 = add i64 %v_read, i64 1928

]]></Node>
<StgValue><ssdm name="add_ln65_2"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="61" op_0_bw="61" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:31 %trunc_ln1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln65, i32 3, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="61" op_0_bw="61" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:32 %trunc_ln97_1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln65_1, i32 3, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln97_1"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="61" op_0_bw="61" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:33 %trunc_ln97_2 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln65_2, i32 3, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln97_2"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
entry:36 %br_ln65 = br void %while.cond

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="96" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
while.cond:1 %e_4 = load i64 %e

]]></Node>
<StgValue><ssdm name="e_4"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.cond:8 %tmp_2 = fcmp_ogt  i64 %e_4, i64 1e-05

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="98" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
while.cond:0 %n_1 = load i18 %n

]]></Node>
<StgValue><ssdm name="n_1"/></StgValue>
</operation>

<operation id="99" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64">
<![CDATA[
while.cond:2 %bitcast_ln65 = bitcast i64 %e_4

]]></Node>
<StgValue><ssdm name="bitcast_ln65"/></StgValue>
</operation>

<operation id="100" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.cond:3 %tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln65, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="101" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="52" op_0_bw="64">
<![CDATA[
while.cond:4 %trunc_ln65 = trunc i64 %bitcast_ln65

]]></Node>
<StgValue><ssdm name="trunc_ln65"/></StgValue>
</operation>

<operation id="102" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
while.cond:5 %icmp_ln65_1 = icmp_ne  i11 %tmp_1, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln65_1"/></StgValue>
</operation>

<operation id="103" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
while.cond:6 %icmp_ln65_2 = icmp_eq  i52 %trunc_ln65, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln65_2"/></StgValue>
</operation>

<operation id="104" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
while.cond:7 %or_ln65 = or i1 %icmp_ln65_2, i1 %icmp_ln65_1

]]></Node>
<StgValue><ssdm name="or_ln65"/></StgValue>
</operation>

<operation id="105" st_id="11" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.cond:8 %tmp_2 = fcmp_ogt  i64 %e_4, i64 1e-05

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="106" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
while.cond:9 %and_ln65_1 = and i1 %or_ln65, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="and_ln65_1"/></StgValue>
</operation>

<operation id="107" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
while.cond:10 %icmp_ln65 = icmp_ult  i18 %n_1, i18 200000

]]></Node>
<StgValue><ssdm name="icmp_ln65"/></StgValue>
</operation>

<operation id="108" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
while.cond:11 %and_ln65 = and i1 %and_ln65_1, i1 %icmp_ln65

]]></Node>
<StgValue><ssdm name="and_ln65"/></StgValue>
</operation>

<operation id="109" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
while.cond:12 %n_2 = add i18 %n_1, i18 1

]]></Node>
<StgValue><ssdm name="n_2"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.cond:13 %br_ln65 = br i1 %and_ln65, void %while.end, void %VITIS_LOOP_69_2

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
VITIS_LOOP_69_2:1 %call_ln0 = call void @kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3, i64 %gmem0, i64 %v_read, i64 %vp, i64 %e_2_loc, i64 %f

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="18" op_1_bw="18" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_69_2:12 %store_ln65 = store i18 %n_2, i18 %n

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.end:1 %trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %numIter_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="62">
<![CDATA[
while.end:2 %sext_ln120 = sext i62 %trunc_ln3

]]></Node>
<StgValue><ssdm name="sext_ln120"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.end:3 %gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln120

]]></Node>
<StgValue><ssdm name="gmem1_addr"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.end:7 %tmp_4 = fcmp_olt  i64 %e_4, i64 1e-05

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="117" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="2" op_0_bw="64">
<![CDATA[
while.end:10 %trunc_ln121 = trunc i64 %convFPGA_read

]]></Node>
<StgValue><ssdm name="trunc_ln121"/></StgValue>
</operation>

<operation id="118" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.end:17 %trunc_ln121_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %convFPGA_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln121_1"/></StgValue>
</operation>

<operation id="119" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="62">
<![CDATA[
while.end:18 %sext_ln121 = sext i62 %trunc_ln121_1

]]></Node>
<StgValue><ssdm name="sext_ln121"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.end:19 %gmem1_addr_1 = getelementptr i32 %gmem1, i64 %sext_ln121

]]></Node>
<StgValue><ssdm name="gmem1_addr_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="121" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
VITIS_LOOP_69_2:1 %call_ln0 = call void @kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3, i64 %gmem0, i64 %v_read, i64 %vp, i64 %e_2_loc, i64 %f

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="122" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
VITIS_LOOP_69_2:3 %call_ln0 = call void @kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5, i64 %gmem0, i64 %vp, i64 %v_read, i64 %w_3_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="123" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
VITIS_LOOP_69_2:3 %call_ln0 = call void @kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5, i64 %gmem0, i64 %vp, i64 %v_read, i64 %w_3_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="124" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_2:4 %w_3_loc_load = load i64 %w_3_loc

]]></Node>
<StgValue><ssdm name="w_3_loc_load"/></StgValue>
</operation>

<operation id="125" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="61" op_4_bw="64" op_5_bw="61" op_6_bw="61" op_7_bw="64" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
VITIS_LOOP_69_2:5 %call_ln97 = call void @kernel_Pipeline_VITIS_LOOP_97_6, i64 %w_3_loc_load, i64 %gmem0, i61 %trunc_ln1, i64 %v_read, i61 %trunc_ln97_1, i61 %trunc_ln97_2, i64 %w_1_loc

]]></Node>
<StgValue><ssdm name="call_ln97"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="126" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="61" op_4_bw="64" op_5_bw="61" op_6_bw="61" op_7_bw="64" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
VITIS_LOOP_69_2:5 %call_ln97 = call void @kernel_Pipeline_VITIS_LOOP_97_6, i64 %w_3_loc_load, i64 %gmem0, i61 %trunc_ln1, i64 %v_read, i61 %trunc_ln97_1, i61 %trunc_ln97_2, i64 %w_1_loc

]]></Node>
<StgValue><ssdm name="call_ln97"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="127" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_2:6 %w_1_loc_load = load i64 %w_1_loc

]]></Node>
<StgValue><ssdm name="w_1_loc_load"/></StgValue>
</operation>

<operation id="128" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
VITIS_LOOP_69_2:7 %call_ln0 = call void @kernel_Pipeline_VITIS_LOOP_104_7, i64 %w_1_loc_load, i64 %gmem0, i64 %v_read, i64 %w_5_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="129" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
VITIS_LOOP_69_2:7 %call_ln0 = call void @kernel_Pipeline_VITIS_LOOP_104_7, i64 %w_1_loc_load, i64 %gmem0, i64 %v_read, i64 %w_5_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="130" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_2:8 %w_5_loc_load = load i64 %w_5_loc

]]></Node>
<StgValue><ssdm name="w_5_loc_load"/></StgValue>
</operation>

<operation id="131" st_id="19" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_2:9 %w = dmul i64 %w_5_loc_load, i64 0.00390625

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="132" st_id="20" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_2:9 %w = dmul i64 %w_5_loc_load, i64 0.00390625

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="133" st_id="21" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_2:9 %w = dmul i64 %w_5_loc_load, i64 0.00390625

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="134" st_id="22" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_2:9 %w = dmul i64 %w_5_loc_load, i64 0.00390625

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="135" st_id="23" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_2:9 %w = dmul i64 %w_5_loc_load, i64 0.00390625

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="136" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_2:2 %e_2_loc_load = load i64 %e_2_loc

]]></Node>
<StgValue><ssdm name="e_2_loc_load"/></StgValue>
</operation>

<operation id="137" st_id="24" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_2:10 %e_3 = ddiv i64 %e_2_loc_load, i64 %w

]]></Node>
<StgValue><ssdm name="e_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="138" st_id="25" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_2:10 %e_3 = ddiv i64 %e_2_loc_load, i64 %w

]]></Node>
<StgValue><ssdm name="e_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="139" st_id="26" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_2:10 %e_3 = ddiv i64 %e_2_loc_load, i64 %w

]]></Node>
<StgValue><ssdm name="e_3"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="140" st_id="27" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_2:10 %e_3 = ddiv i64 %e_2_loc_load, i64 %w

]]></Node>
<StgValue><ssdm name="e_3"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="141" st_id="28" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_2:10 %e_3 = ddiv i64 %e_2_loc_load, i64 %w

]]></Node>
<StgValue><ssdm name="e_3"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="142" st_id="29" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_2:10 %e_3 = ddiv i64 %e_2_loc_load, i64 %w

]]></Node>
<StgValue><ssdm name="e_3"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="143" st_id="30" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_2:10 %e_3 = ddiv i64 %e_2_loc_load, i64 %w

]]></Node>
<StgValue><ssdm name="e_3"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="144" st_id="31" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_2:10 %e_3 = ddiv i64 %e_2_loc_load, i64 %w

]]></Node>
<StgValue><ssdm name="e_3"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="145" st_id="32" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_2:10 %e_3 = ddiv i64 %e_2_loc_load, i64 %w

]]></Node>
<StgValue><ssdm name="e_3"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="146" st_id="33" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_2:10 %e_3 = ddiv i64 %e_2_loc_load, i64 %w

]]></Node>
<StgValue><ssdm name="e_3"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="147" st_id="34" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_2:10 %e_3 = ddiv i64 %e_2_loc_load, i64 %w

]]></Node>
<StgValue><ssdm name="e_3"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="148" st_id="35" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_2:10 %e_3 = ddiv i64 %e_2_loc_load, i64 %w

]]></Node>
<StgValue><ssdm name="e_3"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="149" st_id="36" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_2:10 %e_3 = ddiv i64 %e_2_loc_load, i64 %w

]]></Node>
<StgValue><ssdm name="e_3"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="150" st_id="37" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_2:10 %e_3 = ddiv i64 %e_2_loc_load, i64 %w

]]></Node>
<StgValue><ssdm name="e_3"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="151" st_id="38" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_2:10 %e_3 = ddiv i64 %e_2_loc_load, i64 %w

]]></Node>
<StgValue><ssdm name="e_3"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="152" st_id="39" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_2:10 %e_3 = ddiv i64 %e_2_loc_load, i64 %w

]]></Node>
<StgValue><ssdm name="e_3"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="153" st_id="40" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_2:10 %e_3 = ddiv i64 %e_2_loc_load, i64 %w

]]></Node>
<StgValue><ssdm name="e_3"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="154" st_id="41" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_2:10 %e_3 = ddiv i64 %e_2_loc_load, i64 %w

]]></Node>
<StgValue><ssdm name="e_3"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="155" st_id="42" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_2:10 %e_3 = ddiv i64 %e_2_loc_load, i64 %w

]]></Node>
<StgValue><ssdm name="e_3"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="156" st_id="43" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_2:10 %e_3 = ddiv i64 %e_2_loc_load, i64 %w

]]></Node>
<StgValue><ssdm name="e_3"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="157" st_id="44" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_2:10 %e_3 = ddiv i64 %e_2_loc_load, i64 %w

]]></Node>
<StgValue><ssdm name="e_3"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="158" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_2:0 %specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln65"/></StgValue>
</operation>

<operation id="159" st_id="45" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_2:10 %e_3 = ddiv i64 %e_2_loc_load, i64 %w

]]></Node>
<StgValue><ssdm name="e_3"/></StgValue>
</operation>

<operation id="160" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_69_2:11 %store_ln65 = store i64 %e_3, i64 %e

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="161" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_69_2:13 %br_ln65 = br void %while.cond

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="162" st_id="46" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
while.end:4 %gmem1_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_addr_req"/></StgValue>
</operation>

<operation id="163" st_id="46" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.end:7 %tmp_4 = fcmp_olt  i64 %e_4, i64 1e-05

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="164" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="18">
<![CDATA[
while.end:0 %zext_ln62 = zext i18 %n_1

]]></Node>
<StgValue><ssdm name="zext_ln62"/></StgValue>
</operation>

<operation id="165" st_id="47" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
while.end:5 %write_ln120 = write void @_ssdm_op_Write.m_axi.i32P1A, i64 %gmem1_addr, i32 %zext_ln62, i4 15

]]></Node>
<StgValue><ssdm name="write_ln120"/></StgValue>
</operation>

<operation id="166" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
while.end:8 %and_ln121 = and i1 %or_ln65, i1 %tmp_4

]]></Node>
<StgValue><ssdm name="and_ln121"/></StgValue>
</operation>

<operation id="167" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="25" op_0_bw="1">
<![CDATA[
while.end:9 %zext_ln121 = zext i1 %and_ln121

]]></Node>
<StgValue><ssdm name="zext_ln121"/></StgValue>
</operation>

<operation id="168" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="2">
<![CDATA[
while.end:11 %zext_ln121_1 = zext i2 %trunc_ln121

]]></Node>
<StgValue><ssdm name="zext_ln121_1"/></StgValue>
</operation>

<operation id="169" st_id="47" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
while.end:12 %shl_ln121 = shl i4 1, i4 %zext_ln121_1

]]></Node>
<StgValue><ssdm name="shl_ln121"/></StgValue>
</operation>

<operation id="170" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
while.end:13 %shl_ln121_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln121, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln121_1"/></StgValue>
</operation>

<operation id="171" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="25" op_0_bw="5">
<![CDATA[
while.end:14 %zext_ln121_2 = zext i5 %shl_ln121_1

]]></Node>
<StgValue><ssdm name="zext_ln121_2"/></StgValue>
</operation>

<operation id="172" st_id="47" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
while.end:15 %shl_ln121_2 = shl i25 %zext_ln121, i25 %zext_ln121_2

]]></Node>
<StgValue><ssdm name="shl_ln121_2"/></StgValue>
</operation>

<operation id="173" st_id="47" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end:20 %empty_26 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %gmem1_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="174" st_id="48" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
while.end:6 %gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_resp"/></StgValue>
</operation>

<operation id="175" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="25">
<![CDATA[
while.end:16 %zext_ln121_3 = zext i25 %shl_ln121_2

]]></Node>
<StgValue><ssdm name="zext_ln121_3"/></StgValue>
</operation>

<operation id="176" st_id="48" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
while.end:21 %write_ln121 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem1_addr_1, i32 %zext_ln121_3, i4 %shl_ln121

]]></Node>
<StgValue><ssdm name="write_ln121"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="177" st_id="49" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
while.end:6 %gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_resp"/></StgValue>
</operation>

<operation id="178" st_id="49" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.end:22 %empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem1_addr_1

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="179" st_id="50" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
while.end:6 %gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_resp"/></StgValue>
</operation>

<operation id="180" st_id="50" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.end:22 %empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem1_addr_1

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="181" st_id="51" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
while.end:6 %gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_resp"/></StgValue>
</operation>

<operation id="182" st_id="51" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.end:22 %empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem1_addr_1

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="183" st_id="52" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
while.end:6 %gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_resp"/></StgValue>
</operation>

<operation id="184" st_id="52" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.end:22 %empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem1_addr_1

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="185" st_id="53" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.end:22 %empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem1_addr_1

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="186" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0">
<![CDATA[
while.end:23 %ret_ln123 = ret

]]></Node>
<StgValue><ssdm name="ret_ln123"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="242" name="gmem0" dir="2" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem0"/></StgValue>
</port>
<port id="243" name="gmem1" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem1"/></StgValue>
</port>
<port id="244" name="v" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="v"/></StgValue>
</port>
<port id="245" name="convFPGA" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="convFPGA"/></StgValue>
</port>
<port id="246" name="numIter" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="numIter"/></StgValue>
</port>
<port id="247" name="f" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="f"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="249" from="StgValue_248" to="n" fromId="248" toId="54">
</dataflow>
<dataflow id="250" from="StgValue_248" to="e" fromId="248" toId="55">
</dataflow>
<dataflow id="252" from="_ssdm_op_Read.s_axilite.i64" to="numIter_read" fromId="251" toId="56">
</dataflow>
<dataflow id="253" from="numIter" to="numIter_read" fromId="246" toId="56">
</dataflow>
<dataflow id="254" from="_ssdm_op_Read.s_axilite.i64" to="convFPGA_read" fromId="251" toId="57">
</dataflow>
<dataflow id="255" from="convFPGA" to="convFPGA_read" fromId="245" toId="57">
</dataflow>
<dataflow id="256" from="_ssdm_op_Read.s_axilite.i64" to="v_read" fromId="251" toId="58">
</dataflow>
<dataflow id="257" from="v" to="v_read" fromId="244" toId="58">
</dataflow>
<dataflow id="259" from="StgValue_258" to="w_5_loc" fromId="258" toId="59">
</dataflow>
<dataflow id="260" from="StgValue_258" to="w_1_loc" fromId="258" toId="60">
</dataflow>
<dataflow id="261" from="StgValue_258" to="w_3_loc" fromId="258" toId="61">
</dataflow>
<dataflow id="262" from="StgValue_258" to="e_2_loc" fromId="258" toId="62">
</dataflow>
<dataflow id="263" from="StgValue_258" to="vp" fromId="258" toId="63">
</dataflow>
<dataflow id="265" from="_ssdm_op_PartSelect.i61.i64.i32.i32" to="trunc_ln" fromId="264" toId="64">
</dataflow>
<dataflow id="266" from="v_read" to="trunc_ln" fromId="58" toId="64">
</dataflow>
<dataflow id="268" from="StgValue_267" to="trunc_ln" fromId="267" toId="64">
</dataflow>
<dataflow id="270" from="StgValue_269" to="trunc_ln" fromId="269" toId="64">
</dataflow>
<dataflow id="272" from="StgValue_271" to="store_ln65" fromId="271" toId="65">
</dataflow>
<dataflow id="273" from="e" to="store_ln65" fromId="55" toId="65">
</dataflow>
<dataflow id="275" from="StgValue_274" to="store_ln65" fromId="274" toId="66">
</dataflow>
<dataflow id="276" from="n" to="store_ln65" fromId="54" toId="66">
</dataflow>
<dataflow id="277" from="trunc_ln" to="sext_ln27" fromId="64" toId="67">
</dataflow>
<dataflow id="278" from="gmem0" to="gmem0_addr" fromId="242" toId="68">
</dataflow>
<dataflow id="279" from="sext_ln27" to="gmem0_addr" fromId="67" toId="68">
</dataflow>
<dataflow id="281" from="_ssdm_op_WriteReq.m_axi.p1i64" to="empty" fromId="280" toId="69">
</dataflow>
<dataflow id="282" from="gmem0_addr" to="empty" fromId="68" toId="69">
</dataflow>
<dataflow id="284" from="StgValue_283" to="empty" fromId="283" toId="69">
</dataflow>
<dataflow id="286" from="kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2" to="call_ln27" fromId="285" toId="70">
</dataflow>
<dataflow id="287" from="gmem0" to="call_ln27" fromId="242" toId="70">
</dataflow>
<dataflow id="288" from="trunc_ln" to="call_ln27" fromId="64" toId="70">
</dataflow>
<dataflow id="289" from="kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2" to="call_ln27" fromId="285" toId="71">
</dataflow>
<dataflow id="290" from="gmem0" to="call_ln27" fromId="242" toId="71">
</dataflow>
<dataflow id="291" from="trunc_ln" to="call_ln27" fromId="64" toId="71">
</dataflow>
<dataflow id="293" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_25" fromId="292" toId="72">
</dataflow>
<dataflow id="294" from="gmem0_addr" to="empty_25" fromId="68" toId="72">
</dataflow>
<dataflow id="295" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_25" fromId="292" toId="73">
</dataflow>
<dataflow id="296" from="gmem0_addr" to="empty_25" fromId="68" toId="73">
</dataflow>
<dataflow id="297" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_25" fromId="292" toId="74">
</dataflow>
<dataflow id="298" from="gmem0_addr" to="empty_25" fromId="68" toId="74">
</dataflow>
<dataflow id="299" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_25" fromId="292" toId="75">
</dataflow>
<dataflow id="300" from="gmem0_addr" to="empty_25" fromId="68" toId="75">
</dataflow>
<dataflow id="302" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln36" fromId="301" toId="76">
</dataflow>
<dataflow id="304" from="empty_11" to="spectopmodule_ln36" fromId="303" toId="76">
</dataflow>
<dataflow id="306" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="305" toId="77">
</dataflow>
<dataflow id="307" from="gmem0" to="specinterface_ln0" fromId="242" toId="77">
</dataflow>
<dataflow id="309" from="empty" to="specinterface_ln0" fromId="308" toId="77">
</dataflow>
<dataflow id="311" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="77">
</dataflow>
<dataflow id="312" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="77">
</dataflow>
<dataflow id="314" from="empty_0" to="specinterface_ln0" fromId="313" toId="77">
</dataflow>
<dataflow id="315" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="77">
</dataflow>
<dataflow id="316" from="StgValue_283" to="specinterface_ln0" fromId="283" toId="77">
</dataflow>
<dataflow id="318" from="empty_1" to="specinterface_ln0" fromId="317" toId="77">
</dataflow>
<dataflow id="320" from="empty_2" to="specinterface_ln0" fromId="319" toId="77">
</dataflow>
<dataflow id="321" from="empty_0" to="specinterface_ln0" fromId="313" toId="77">
</dataflow>
<dataflow id="323" from="StgValue_322" to="specinterface_ln0" fromId="322" toId="77">
</dataflow>
<dataflow id="324" from="StgValue_322" to="specinterface_ln0" fromId="322" toId="77">
</dataflow>
<dataflow id="325" from="StgValue_322" to="specinterface_ln0" fromId="322" toId="77">
</dataflow>
<dataflow id="326" from="StgValue_322" to="specinterface_ln0" fromId="322" toId="77">
</dataflow>
<dataflow id="327" from="empty_0" to="specinterface_ln0" fromId="313" toId="77">
</dataflow>
<dataflow id="328" from="empty_0" to="specinterface_ln0" fromId="313" toId="77">
</dataflow>
<dataflow id="330" from="StgValue_329" to="specinterface_ln0" fromId="329" toId="77">
</dataflow>
<dataflow id="331" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="77">
</dataflow>
<dataflow id="333" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="332" toId="78">
</dataflow>
<dataflow id="334" from="gmem0" to="specbitsmap_ln0" fromId="242" toId="78">
</dataflow>
<dataflow id="335" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="305" toId="79">
</dataflow>
<dataflow id="336" from="gmem1" to="specinterface_ln0" fromId="243" toId="79">
</dataflow>
<dataflow id="337" from="empty" to="specinterface_ln0" fromId="308" toId="79">
</dataflow>
<dataflow id="338" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="79">
</dataflow>
<dataflow id="339" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="79">
</dataflow>
<dataflow id="340" from="empty_0" to="specinterface_ln0" fromId="313" toId="79">
</dataflow>
<dataflow id="341" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="79">
</dataflow>
<dataflow id="342" from="StgValue_248" to="specinterface_ln0" fromId="248" toId="79">
</dataflow>
<dataflow id="344" from="empty_3" to="specinterface_ln0" fromId="343" toId="79">
</dataflow>
<dataflow id="345" from="empty_2" to="specinterface_ln0" fromId="319" toId="79">
</dataflow>
<dataflow id="346" from="empty_0" to="specinterface_ln0" fromId="313" toId="79">
</dataflow>
<dataflow id="347" from="StgValue_322" to="specinterface_ln0" fromId="322" toId="79">
</dataflow>
<dataflow id="348" from="StgValue_322" to="specinterface_ln0" fromId="322" toId="79">
</dataflow>
<dataflow id="349" from="StgValue_322" to="specinterface_ln0" fromId="322" toId="79">
</dataflow>
<dataflow id="350" from="StgValue_322" to="specinterface_ln0" fromId="322" toId="79">
</dataflow>
<dataflow id="351" from="empty_0" to="specinterface_ln0" fromId="313" toId="79">
</dataflow>
<dataflow id="352" from="empty_0" to="specinterface_ln0" fromId="313" toId="79">
</dataflow>
<dataflow id="353" from="StgValue_329" to="specinterface_ln0" fromId="329" toId="79">
</dataflow>
<dataflow id="354" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="79">
</dataflow>
<dataflow id="355" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="332" toId="80">
</dataflow>
<dataflow id="356" from="gmem1" to="specbitsmap_ln0" fromId="243" toId="80">
</dataflow>
<dataflow id="357" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="305" toId="81">
</dataflow>
<dataflow id="358" from="v" to="specinterface_ln0" fromId="244" toId="81">
</dataflow>
<dataflow id="360" from="empty_4" to="specinterface_ln0" fromId="359" toId="81">
</dataflow>
<dataflow id="361" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="81">
</dataflow>
<dataflow id="362" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="81">
</dataflow>
<dataflow id="363" from="empty_0" to="specinterface_ln0" fromId="313" toId="81">
</dataflow>
<dataflow id="364" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="81">
</dataflow>
<dataflow id="365" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="81">
</dataflow>
<dataflow id="367" from="empty_5" to="specinterface_ln0" fromId="366" toId="81">
</dataflow>
<dataflow id="369" from="empty_6" to="specinterface_ln0" fromId="368" toId="81">
</dataflow>
<dataflow id="370" from="empty_0" to="specinterface_ln0" fromId="313" toId="81">
</dataflow>
<dataflow id="371" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="81">
</dataflow>
<dataflow id="372" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="81">
</dataflow>
<dataflow id="373" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="81">
</dataflow>
<dataflow id="374" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="81">
</dataflow>
<dataflow id="375" from="empty_0" to="specinterface_ln0" fromId="313" toId="81">
</dataflow>
<dataflow id="377" from="empty_7" to="specinterface_ln0" fromId="376" toId="81">
</dataflow>
<dataflow id="378" from="StgValue_329" to="specinterface_ln0" fromId="329" toId="81">
</dataflow>
<dataflow id="379" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="81">
</dataflow>
<dataflow id="380" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="305" toId="82">
</dataflow>
<dataflow id="381" from="v" to="specinterface_ln0" fromId="244" toId="82">
</dataflow>
<dataflow id="383" from="empty_8" to="specinterface_ln0" fromId="382" toId="82">
</dataflow>
<dataflow id="384" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="82">
</dataflow>
<dataflow id="385" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="82">
</dataflow>
<dataflow id="386" from="empty_0" to="specinterface_ln0" fromId="313" toId="82">
</dataflow>
<dataflow id="387" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="82">
</dataflow>
<dataflow id="388" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="82">
</dataflow>
<dataflow id="389" from="empty_0" to="specinterface_ln0" fromId="313" toId="82">
</dataflow>
<dataflow id="390" from="empty_0" to="specinterface_ln0" fromId="313" toId="82">
</dataflow>
<dataflow id="391" from="empty_0" to="specinterface_ln0" fromId="313" toId="82">
</dataflow>
<dataflow id="392" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="82">
</dataflow>
<dataflow id="393" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="82">
</dataflow>
<dataflow id="394" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="82">
</dataflow>
<dataflow id="395" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="82">
</dataflow>
<dataflow id="396" from="empty_0" to="specinterface_ln0" fromId="313" toId="82">
</dataflow>
<dataflow id="397" from="empty_7" to="specinterface_ln0" fromId="376" toId="82">
</dataflow>
<dataflow id="398" from="StgValue_329" to="specinterface_ln0" fromId="329" toId="82">
</dataflow>
<dataflow id="399" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="82">
</dataflow>
<dataflow id="400" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="305" toId="83">
</dataflow>
<dataflow id="401" from="convFPGA" to="specinterface_ln0" fromId="245" toId="83">
</dataflow>
<dataflow id="402" from="empty_4" to="specinterface_ln0" fromId="359" toId="83">
</dataflow>
<dataflow id="403" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="83">
</dataflow>
<dataflow id="404" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="83">
</dataflow>
<dataflow id="405" from="empty_0" to="specinterface_ln0" fromId="313" toId="83">
</dataflow>
<dataflow id="406" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="83">
</dataflow>
<dataflow id="407" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="83">
</dataflow>
<dataflow id="408" from="empty_5" to="specinterface_ln0" fromId="366" toId="83">
</dataflow>
<dataflow id="410" from="empty_9" to="specinterface_ln0" fromId="409" toId="83">
</dataflow>
<dataflow id="411" from="empty_0" to="specinterface_ln0" fromId="313" toId="83">
</dataflow>
<dataflow id="412" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="83">
</dataflow>
<dataflow id="413" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="83">
</dataflow>
<dataflow id="414" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="83">
</dataflow>
<dataflow id="415" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="83">
</dataflow>
<dataflow id="416" from="empty_0" to="specinterface_ln0" fromId="313" toId="83">
</dataflow>
<dataflow id="417" from="empty_7" to="specinterface_ln0" fromId="376" toId="83">
</dataflow>
<dataflow id="418" from="StgValue_329" to="specinterface_ln0" fromId="329" toId="83">
</dataflow>
<dataflow id="419" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="83">
</dataflow>
<dataflow id="420" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="305" toId="84">
</dataflow>
<dataflow id="421" from="convFPGA" to="specinterface_ln0" fromId="245" toId="84">
</dataflow>
<dataflow id="422" from="empty_8" to="specinterface_ln0" fromId="382" toId="84">
</dataflow>
<dataflow id="423" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="84">
</dataflow>
<dataflow id="424" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="84">
</dataflow>
<dataflow id="425" from="empty_0" to="specinterface_ln0" fromId="313" toId="84">
</dataflow>
<dataflow id="426" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="84">
</dataflow>
<dataflow id="427" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="84">
</dataflow>
<dataflow id="428" from="empty_0" to="specinterface_ln0" fromId="313" toId="84">
</dataflow>
<dataflow id="429" from="empty_0" to="specinterface_ln0" fromId="313" toId="84">
</dataflow>
<dataflow id="430" from="empty_0" to="specinterface_ln0" fromId="313" toId="84">
</dataflow>
<dataflow id="431" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="84">
</dataflow>
<dataflow id="432" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="84">
</dataflow>
<dataflow id="433" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="84">
</dataflow>
<dataflow id="434" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="84">
</dataflow>
<dataflow id="435" from="empty_0" to="specinterface_ln0" fromId="313" toId="84">
</dataflow>
<dataflow id="436" from="empty_7" to="specinterface_ln0" fromId="376" toId="84">
</dataflow>
<dataflow id="437" from="StgValue_329" to="specinterface_ln0" fromId="329" toId="84">
</dataflow>
<dataflow id="438" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="84">
</dataflow>
<dataflow id="439" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="305" toId="85">
</dataflow>
<dataflow id="440" from="numIter" to="specinterface_ln0" fromId="246" toId="85">
</dataflow>
<dataflow id="441" from="empty_4" to="specinterface_ln0" fromId="359" toId="85">
</dataflow>
<dataflow id="442" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="85">
</dataflow>
<dataflow id="443" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="85">
</dataflow>
<dataflow id="444" from="empty_0" to="specinterface_ln0" fromId="313" toId="85">
</dataflow>
<dataflow id="445" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="85">
</dataflow>
<dataflow id="446" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="85">
</dataflow>
<dataflow id="447" from="empty_5" to="specinterface_ln0" fromId="366" toId="85">
</dataflow>
<dataflow id="449" from="empty_10" to="specinterface_ln0" fromId="448" toId="85">
</dataflow>
<dataflow id="450" from="empty_0" to="specinterface_ln0" fromId="313" toId="85">
</dataflow>
<dataflow id="451" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="85">
</dataflow>
<dataflow id="452" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="85">
</dataflow>
<dataflow id="453" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="85">
</dataflow>
<dataflow id="454" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="85">
</dataflow>
<dataflow id="455" from="empty_0" to="specinterface_ln0" fromId="313" toId="85">
</dataflow>
<dataflow id="456" from="empty_7" to="specinterface_ln0" fromId="376" toId="85">
</dataflow>
<dataflow id="457" from="StgValue_329" to="specinterface_ln0" fromId="329" toId="85">
</dataflow>
<dataflow id="458" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="85">
</dataflow>
<dataflow id="459" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="305" toId="86">
</dataflow>
<dataflow id="460" from="numIter" to="specinterface_ln0" fromId="246" toId="86">
</dataflow>
<dataflow id="461" from="empty_8" to="specinterface_ln0" fromId="382" toId="86">
</dataflow>
<dataflow id="462" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="86">
</dataflow>
<dataflow id="463" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="86">
</dataflow>
<dataflow id="464" from="empty_0" to="specinterface_ln0" fromId="313" toId="86">
</dataflow>
<dataflow id="465" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="86">
</dataflow>
<dataflow id="466" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="86">
</dataflow>
<dataflow id="467" from="empty_0" to="specinterface_ln0" fromId="313" toId="86">
</dataflow>
<dataflow id="468" from="empty_0" to="specinterface_ln0" fromId="313" toId="86">
</dataflow>
<dataflow id="469" from="empty_0" to="specinterface_ln0" fromId="313" toId="86">
</dataflow>
<dataflow id="470" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="86">
</dataflow>
<dataflow id="471" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="86">
</dataflow>
<dataflow id="472" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="86">
</dataflow>
<dataflow id="473" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="86">
</dataflow>
<dataflow id="474" from="empty_0" to="specinterface_ln0" fromId="313" toId="86">
</dataflow>
<dataflow id="475" from="empty_7" to="specinterface_ln0" fromId="376" toId="86">
</dataflow>
<dataflow id="476" from="StgValue_329" to="specinterface_ln0" fromId="329" toId="86">
</dataflow>
<dataflow id="477" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="86">
</dataflow>
<dataflow id="478" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="305" toId="87">
</dataflow>
<dataflow id="479" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="87">
</dataflow>
<dataflow id="480" from="empty_4" to="specinterface_ln0" fromId="359" toId="87">
</dataflow>
<dataflow id="481" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="87">
</dataflow>
<dataflow id="482" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="87">
</dataflow>
<dataflow id="483" from="empty_0" to="specinterface_ln0" fromId="313" toId="87">
</dataflow>
<dataflow id="484" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="87">
</dataflow>
<dataflow id="485" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="87">
</dataflow>
<dataflow id="486" from="empty_5" to="specinterface_ln0" fromId="366" toId="87">
</dataflow>
<dataflow id="487" from="empty_0" to="specinterface_ln0" fromId="313" toId="87">
</dataflow>
<dataflow id="488" from="empty_0" to="specinterface_ln0" fromId="313" toId="87">
</dataflow>
<dataflow id="489" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="87">
</dataflow>
<dataflow id="490" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="87">
</dataflow>
<dataflow id="491" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="87">
</dataflow>
<dataflow id="492" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="87">
</dataflow>
<dataflow id="493" from="empty_0" to="specinterface_ln0" fromId="313" toId="87">
</dataflow>
<dataflow id="494" from="empty_0" to="specinterface_ln0" fromId="313" toId="87">
</dataflow>
<dataflow id="495" from="StgValue_329" to="specinterface_ln0" fromId="329" toId="87">
</dataflow>
<dataflow id="496" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="87">
</dataflow>
<dataflow id="497" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_25" fromId="292" toId="88">
</dataflow>
<dataflow id="498" from="gmem0_addr" to="empty_25" fromId="68" toId="88">
</dataflow>
<dataflow id="499" from="v_read" to="add_ln65" fromId="58" toId="89">
</dataflow>
<dataflow id="501" from="StgValue_500" to="add_ln65" fromId="500" toId="89">
</dataflow>
<dataflow id="502" from="v_read" to="add_ln65_1" fromId="58" toId="90">
</dataflow>
<dataflow id="504" from="StgValue_503" to="add_ln65_1" fromId="503" toId="90">
</dataflow>
<dataflow id="505" from="v_read" to="add_ln65_2" fromId="58" toId="91">
</dataflow>
<dataflow id="507" from="StgValue_506" to="add_ln65_2" fromId="506" toId="91">
</dataflow>
<dataflow id="508" from="_ssdm_op_PartSelect.i61.i64.i32.i32" to="trunc_ln1" fromId="264" toId="92">
</dataflow>
<dataflow id="509" from="add_ln65" to="trunc_ln1" fromId="89" toId="92">
</dataflow>
<dataflow id="510" from="StgValue_267" to="trunc_ln1" fromId="267" toId="92">
</dataflow>
<dataflow id="511" from="StgValue_269" to="trunc_ln1" fromId="269" toId="92">
</dataflow>
<dataflow id="512" from="_ssdm_op_PartSelect.i61.i64.i32.i32" to="trunc_ln97_1" fromId="264" toId="93">
</dataflow>
<dataflow id="513" from="add_ln65_1" to="trunc_ln97_1" fromId="90" toId="93">
</dataflow>
<dataflow id="514" from="StgValue_267" to="trunc_ln97_1" fromId="267" toId="93">
</dataflow>
<dataflow id="515" from="StgValue_269" to="trunc_ln97_1" fromId="269" toId="93">
</dataflow>
<dataflow id="516" from="_ssdm_op_PartSelect.i61.i64.i32.i32" to="trunc_ln97_2" fromId="264" toId="94">
</dataflow>
<dataflow id="517" from="add_ln65_2" to="trunc_ln97_2" fromId="91" toId="94">
</dataflow>
<dataflow id="518" from="StgValue_267" to="trunc_ln97_2" fromId="267" toId="94">
</dataflow>
<dataflow id="519" from="StgValue_269" to="trunc_ln97_2" fromId="269" toId="94">
</dataflow>
<dataflow id="520" from="e" to="e_4" fromId="55" toId="96">
</dataflow>
<dataflow id="521" from="e_4" to="tmp_2" fromId="96" toId="97">
</dataflow>
<dataflow id="523" from="StgValue_522" to="tmp_2" fromId="522" toId="97">
</dataflow>
<dataflow id="524" from="n" to="n_1" fromId="54" toId="98">
</dataflow>
<dataflow id="525" from="e_4" to="bitcast_ln65" fromId="96" toId="99">
</dataflow>
<dataflow id="527" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_1" fromId="526" toId="100">
</dataflow>
<dataflow id="528" from="bitcast_ln65" to="tmp_1" fromId="99" toId="100">
</dataflow>
<dataflow id="530" from="StgValue_529" to="tmp_1" fromId="529" toId="100">
</dataflow>
<dataflow id="532" from="StgValue_531" to="tmp_1" fromId="531" toId="100">
</dataflow>
<dataflow id="533" from="bitcast_ln65" to="trunc_ln65" fromId="99" toId="101">
</dataflow>
<dataflow id="534" from="tmp_1" to="icmp_ln65_1" fromId="100" toId="102">
</dataflow>
<dataflow id="536" from="StgValue_535" to="icmp_ln65_1" fromId="535" toId="102">
</dataflow>
<dataflow id="537" from="trunc_ln65" to="icmp_ln65_2" fromId="101" toId="103">
</dataflow>
<dataflow id="539" from="StgValue_538" to="icmp_ln65_2" fromId="538" toId="103">
</dataflow>
<dataflow id="540" from="icmp_ln65_2" to="or_ln65" fromId="103" toId="104">
</dataflow>
<dataflow id="541" from="icmp_ln65_1" to="or_ln65" fromId="102" toId="104">
</dataflow>
<dataflow id="542" from="e_4" to="tmp_2" fromId="96" toId="105">
</dataflow>
<dataflow id="543" from="StgValue_522" to="tmp_2" fromId="522" toId="105">
</dataflow>
<dataflow id="544" from="or_ln65" to="and_ln65_1" fromId="104" toId="106">
</dataflow>
<dataflow id="545" from="tmp_2" to="and_ln65_1" fromId="105" toId="106">
</dataflow>
<dataflow id="546" from="n_1" to="icmp_ln65" fromId="98" toId="107">
</dataflow>
<dataflow id="548" from="StgValue_547" to="icmp_ln65" fromId="547" toId="107">
</dataflow>
<dataflow id="549" from="and_ln65_1" to="and_ln65" fromId="106" toId="108">
</dataflow>
<dataflow id="550" from="icmp_ln65" to="and_ln65" fromId="107" toId="108">
</dataflow>
<dataflow id="551" from="n_1" to="n_2" fromId="98" toId="109">
</dataflow>
<dataflow id="553" from="StgValue_552" to="n_2" fromId="552" toId="109">
</dataflow>
<dataflow id="554" from="and_ln65" to="br_ln65" fromId="108" toId="110">
</dataflow>
<dataflow id="556" from="kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3" to="call_ln0" fromId="555" toId="111">
</dataflow>
<dataflow id="557" from="gmem0" to="call_ln0" fromId="242" toId="111">
</dataflow>
<dataflow id="558" from="v_read" to="call_ln0" fromId="58" toId="111">
</dataflow>
<dataflow id="559" from="vp" to="call_ln0" fromId="63" toId="111">
</dataflow>
<dataflow id="560" from="e_2_loc" to="call_ln0" fromId="62" toId="111">
</dataflow>
<dataflow id="561" from="f" to="call_ln0" fromId="247" toId="111">
</dataflow>
<dataflow id="562" from="n_2" to="store_ln65" fromId="109" toId="112">
</dataflow>
<dataflow id="563" from="n" to="store_ln65" fromId="54" toId="112">
</dataflow>
<dataflow id="565" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln3" fromId="564" toId="113">
</dataflow>
<dataflow id="566" from="numIter_read" to="trunc_ln3" fromId="56" toId="113">
</dataflow>
<dataflow id="568" from="StgValue_567" to="trunc_ln3" fromId="567" toId="113">
</dataflow>
<dataflow id="569" from="StgValue_269" to="trunc_ln3" fromId="269" toId="113">
</dataflow>
<dataflow id="570" from="trunc_ln3" to="sext_ln120" fromId="113" toId="114">
</dataflow>
<dataflow id="571" from="gmem1" to="gmem1_addr" fromId="243" toId="115">
</dataflow>
<dataflow id="572" from="sext_ln120" to="gmem1_addr" fromId="114" toId="115">
</dataflow>
<dataflow id="573" from="e_4" to="tmp_4" fromId="96" toId="116">
</dataflow>
<dataflow id="574" from="StgValue_522" to="tmp_4" fromId="522" toId="116">
</dataflow>
<dataflow id="575" from="convFPGA_read" to="trunc_ln121" fromId="57" toId="117">
</dataflow>
<dataflow id="576" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln121_1" fromId="564" toId="118">
</dataflow>
<dataflow id="577" from="convFPGA_read" to="trunc_ln121_1" fromId="57" toId="118">
</dataflow>
<dataflow id="578" from="StgValue_567" to="trunc_ln121_1" fromId="567" toId="118">
</dataflow>
<dataflow id="579" from="StgValue_269" to="trunc_ln121_1" fromId="269" toId="118">
</dataflow>
<dataflow id="580" from="trunc_ln121_1" to="sext_ln121" fromId="118" toId="119">
</dataflow>
<dataflow id="581" from="gmem1" to="gmem1_addr_1" fromId="243" toId="120">
</dataflow>
<dataflow id="582" from="sext_ln121" to="gmem1_addr_1" fromId="119" toId="120">
</dataflow>
<dataflow id="583" from="kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3" to="call_ln0" fromId="555" toId="121">
</dataflow>
<dataflow id="584" from="gmem0" to="call_ln0" fromId="242" toId="121">
</dataflow>
<dataflow id="585" from="v_read" to="call_ln0" fromId="58" toId="121">
</dataflow>
<dataflow id="586" from="vp" to="call_ln0" fromId="63" toId="121">
</dataflow>
<dataflow id="587" from="e_2_loc" to="call_ln0" fromId="62" toId="121">
</dataflow>
<dataflow id="588" from="f" to="call_ln0" fromId="247" toId="121">
</dataflow>
<dataflow id="590" from="kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5" to="call_ln0" fromId="589" toId="122">
</dataflow>
<dataflow id="591" from="gmem0" to="call_ln0" fromId="242" toId="122">
</dataflow>
<dataflow id="592" from="vp" to="call_ln0" fromId="63" toId="122">
</dataflow>
<dataflow id="593" from="v_read" to="call_ln0" fromId="58" toId="122">
</dataflow>
<dataflow id="594" from="w_3_loc" to="call_ln0" fromId="61" toId="122">
</dataflow>
<dataflow id="595" from="kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5" to="call_ln0" fromId="589" toId="123">
</dataflow>
<dataflow id="596" from="gmem0" to="call_ln0" fromId="242" toId="123">
</dataflow>
<dataflow id="597" from="vp" to="call_ln0" fromId="63" toId="123">
</dataflow>
<dataflow id="598" from="v_read" to="call_ln0" fromId="58" toId="123">
</dataflow>
<dataflow id="599" from="w_3_loc" to="call_ln0" fromId="61" toId="123">
</dataflow>
<dataflow id="600" from="w_3_loc" to="w_3_loc_load" fromId="61" toId="124">
</dataflow>
<dataflow id="602" from="kernel_Pipeline_VITIS_LOOP_97_6" to="call_ln97" fromId="601" toId="125">
</dataflow>
<dataflow id="603" from="w_3_loc_load" to="call_ln97" fromId="124" toId="125">
</dataflow>
<dataflow id="604" from="gmem0" to="call_ln97" fromId="242" toId="125">
</dataflow>
<dataflow id="605" from="trunc_ln1" to="call_ln97" fromId="92" toId="125">
</dataflow>
<dataflow id="606" from="v_read" to="call_ln97" fromId="58" toId="125">
</dataflow>
<dataflow id="607" from="trunc_ln97_1" to="call_ln97" fromId="93" toId="125">
</dataflow>
<dataflow id="608" from="trunc_ln97_2" to="call_ln97" fromId="94" toId="125">
</dataflow>
<dataflow id="609" from="w_1_loc" to="call_ln97" fromId="60" toId="125">
</dataflow>
<dataflow id="610" from="kernel_Pipeline_VITIS_LOOP_97_6" to="call_ln97" fromId="601" toId="126">
</dataflow>
<dataflow id="611" from="w_3_loc_load" to="call_ln97" fromId="124" toId="126">
</dataflow>
<dataflow id="612" from="gmem0" to="call_ln97" fromId="242" toId="126">
</dataflow>
<dataflow id="613" from="trunc_ln1" to="call_ln97" fromId="92" toId="126">
</dataflow>
<dataflow id="614" from="v_read" to="call_ln97" fromId="58" toId="126">
</dataflow>
<dataflow id="615" from="trunc_ln97_1" to="call_ln97" fromId="93" toId="126">
</dataflow>
<dataflow id="616" from="trunc_ln97_2" to="call_ln97" fromId="94" toId="126">
</dataflow>
<dataflow id="617" from="w_1_loc" to="call_ln97" fromId="60" toId="126">
</dataflow>
<dataflow id="618" from="w_1_loc" to="w_1_loc_load" fromId="60" toId="127">
</dataflow>
<dataflow id="620" from="kernel_Pipeline_VITIS_LOOP_104_7" to="call_ln0" fromId="619" toId="128">
</dataflow>
<dataflow id="621" from="w_1_loc_load" to="call_ln0" fromId="127" toId="128">
</dataflow>
<dataflow id="622" from="gmem0" to="call_ln0" fromId="242" toId="128">
</dataflow>
<dataflow id="623" from="v_read" to="call_ln0" fromId="58" toId="128">
</dataflow>
<dataflow id="624" from="w_5_loc" to="call_ln0" fromId="59" toId="128">
</dataflow>
<dataflow id="625" from="kernel_Pipeline_VITIS_LOOP_104_7" to="call_ln0" fromId="619" toId="129">
</dataflow>
<dataflow id="626" from="w_1_loc_load" to="call_ln0" fromId="127" toId="129">
</dataflow>
<dataflow id="627" from="gmem0" to="call_ln0" fromId="242" toId="129">
</dataflow>
<dataflow id="628" from="v_read" to="call_ln0" fromId="58" toId="129">
</dataflow>
<dataflow id="629" from="w_5_loc" to="call_ln0" fromId="59" toId="129">
</dataflow>
<dataflow id="630" from="w_5_loc" to="w_5_loc_load" fromId="59" toId="130">
</dataflow>
<dataflow id="631" from="w_5_loc_load" to="w" fromId="130" toId="131">
</dataflow>
<dataflow id="633" from="StgValue_632" to="w" fromId="632" toId="131">
</dataflow>
<dataflow id="634" from="w_5_loc_load" to="w" fromId="130" toId="132">
</dataflow>
<dataflow id="635" from="StgValue_632" to="w" fromId="632" toId="132">
</dataflow>
<dataflow id="636" from="w_5_loc_load" to="w" fromId="130" toId="133">
</dataflow>
<dataflow id="637" from="StgValue_632" to="w" fromId="632" toId="133">
</dataflow>
<dataflow id="638" from="w_5_loc_load" to="w" fromId="130" toId="134">
</dataflow>
<dataflow id="639" from="StgValue_632" to="w" fromId="632" toId="134">
</dataflow>
<dataflow id="640" from="w_5_loc_load" to="w" fromId="130" toId="135">
</dataflow>
<dataflow id="641" from="StgValue_632" to="w" fromId="632" toId="135">
</dataflow>
<dataflow id="642" from="e_2_loc" to="e_2_loc_load" fromId="62" toId="136">
</dataflow>
<dataflow id="643" from="e_2_loc_load" to="e_3" fromId="136" toId="137">
</dataflow>
<dataflow id="644" from="w" to="e_3" fromId="135" toId="137">
</dataflow>
<dataflow id="645" from="e_2_loc_load" to="e_3" fromId="136" toId="138">
</dataflow>
<dataflow id="646" from="w" to="e_3" fromId="135" toId="138">
</dataflow>
<dataflow id="647" from="e_2_loc_load" to="e_3" fromId="136" toId="139">
</dataflow>
<dataflow id="648" from="w" to="e_3" fromId="135" toId="139">
</dataflow>
<dataflow id="649" from="e_2_loc_load" to="e_3" fromId="136" toId="140">
</dataflow>
<dataflow id="650" from="w" to="e_3" fromId="135" toId="140">
</dataflow>
<dataflow id="651" from="e_2_loc_load" to="e_3" fromId="136" toId="141">
</dataflow>
<dataflow id="652" from="w" to="e_3" fromId="135" toId="141">
</dataflow>
<dataflow id="653" from="e_2_loc_load" to="e_3" fromId="136" toId="142">
</dataflow>
<dataflow id="654" from="w" to="e_3" fromId="135" toId="142">
</dataflow>
<dataflow id="655" from="e_2_loc_load" to="e_3" fromId="136" toId="143">
</dataflow>
<dataflow id="656" from="w" to="e_3" fromId="135" toId="143">
</dataflow>
<dataflow id="657" from="e_2_loc_load" to="e_3" fromId="136" toId="144">
</dataflow>
<dataflow id="658" from="w" to="e_3" fromId="135" toId="144">
</dataflow>
<dataflow id="659" from="e_2_loc_load" to="e_3" fromId="136" toId="145">
</dataflow>
<dataflow id="660" from="w" to="e_3" fromId="135" toId="145">
</dataflow>
<dataflow id="661" from="e_2_loc_load" to="e_3" fromId="136" toId="146">
</dataflow>
<dataflow id="662" from="w" to="e_3" fromId="135" toId="146">
</dataflow>
<dataflow id="663" from="e_2_loc_load" to="e_3" fromId="136" toId="147">
</dataflow>
<dataflow id="664" from="w" to="e_3" fromId="135" toId="147">
</dataflow>
<dataflow id="665" from="e_2_loc_load" to="e_3" fromId="136" toId="148">
</dataflow>
<dataflow id="666" from="w" to="e_3" fromId="135" toId="148">
</dataflow>
<dataflow id="667" from="e_2_loc_load" to="e_3" fromId="136" toId="149">
</dataflow>
<dataflow id="668" from="w" to="e_3" fromId="135" toId="149">
</dataflow>
<dataflow id="669" from="e_2_loc_load" to="e_3" fromId="136" toId="150">
</dataflow>
<dataflow id="670" from="w" to="e_3" fromId="135" toId="150">
</dataflow>
<dataflow id="671" from="e_2_loc_load" to="e_3" fromId="136" toId="151">
</dataflow>
<dataflow id="672" from="w" to="e_3" fromId="135" toId="151">
</dataflow>
<dataflow id="673" from="e_2_loc_load" to="e_3" fromId="136" toId="152">
</dataflow>
<dataflow id="674" from="w" to="e_3" fromId="135" toId="152">
</dataflow>
<dataflow id="675" from="e_2_loc_load" to="e_3" fromId="136" toId="153">
</dataflow>
<dataflow id="676" from="w" to="e_3" fromId="135" toId="153">
</dataflow>
<dataflow id="677" from="e_2_loc_load" to="e_3" fromId="136" toId="154">
</dataflow>
<dataflow id="678" from="w" to="e_3" fromId="135" toId="154">
</dataflow>
<dataflow id="679" from="e_2_loc_load" to="e_3" fromId="136" toId="155">
</dataflow>
<dataflow id="680" from="w" to="e_3" fromId="135" toId="155">
</dataflow>
<dataflow id="681" from="e_2_loc_load" to="e_3" fromId="136" toId="156">
</dataflow>
<dataflow id="682" from="w" to="e_3" fromId="135" toId="156">
</dataflow>
<dataflow id="683" from="e_2_loc_load" to="e_3" fromId="136" toId="157">
</dataflow>
<dataflow id="684" from="w" to="e_3" fromId="135" toId="157">
</dataflow>
<dataflow id="686" from="_ssdm_op_SpecLoopName" to="specloopname_ln65" fromId="685" toId="158">
</dataflow>
<dataflow id="688" from="empty_16" to="specloopname_ln65" fromId="687" toId="158">
</dataflow>
<dataflow id="689" from="e_2_loc_load" to="e_3" fromId="136" toId="159">
</dataflow>
<dataflow id="690" from="w" to="e_3" fromId="135" toId="159">
</dataflow>
<dataflow id="691" from="e_3" to="store_ln65" fromId="159" toId="160">
</dataflow>
<dataflow id="692" from="e" to="store_ln65" fromId="55" toId="160">
</dataflow>
<dataflow id="694" from="_ssdm_op_WriteReq.m_axi.i32P1A" to="gmem1_addr_req" fromId="693" toId="162">
</dataflow>
<dataflow id="695" from="gmem1_addr" to="gmem1_addr_req" fromId="115" toId="162">
</dataflow>
<dataflow id="696" from="StgValue_248" to="gmem1_addr_req" fromId="248" toId="162">
</dataflow>
<dataflow id="697" from="e_4" to="tmp_4" fromId="96" toId="163">
</dataflow>
<dataflow id="698" from="StgValue_522" to="tmp_4" fromId="522" toId="163">
</dataflow>
<dataflow id="699" from="n_1" to="zext_ln62" fromId="98" toId="164">
</dataflow>
<dataflow id="701" from="_ssdm_op_Write.m_axi.i32P1A" to="write_ln120" fromId="700" toId="165">
</dataflow>
<dataflow id="702" from="gmem1_addr" to="write_ln120" fromId="115" toId="165">
</dataflow>
<dataflow id="703" from="zext_ln62" to="write_ln120" fromId="164" toId="165">
</dataflow>
<dataflow id="705" from="StgValue_704" to="write_ln120" fromId="704" toId="165">
</dataflow>
<dataflow id="706" from="or_ln65" to="and_ln121" fromId="104" toId="166">
</dataflow>
<dataflow id="707" from="tmp_4" to="and_ln121" fromId="163" toId="166">
</dataflow>
<dataflow id="708" from="and_ln121" to="zext_ln121" fromId="166" toId="167">
</dataflow>
<dataflow id="709" from="trunc_ln121" to="zext_ln121_1" fromId="117" toId="168">
</dataflow>
<dataflow id="711" from="StgValue_710" to="shl_ln121" fromId="710" toId="169">
</dataflow>
<dataflow id="712" from="zext_ln121_1" to="shl_ln121" fromId="168" toId="169">
</dataflow>
<dataflow id="714" from="_ssdm_op_BitConcatenate.i5.i2.i3" to="shl_ln121_1" fromId="713" toId="170">
</dataflow>
<dataflow id="715" from="trunc_ln121" to="shl_ln121_1" fromId="117" toId="170">
</dataflow>
<dataflow id="717" from="StgValue_716" to="shl_ln121_1" fromId="716" toId="170">
</dataflow>
<dataflow id="718" from="shl_ln121_1" to="zext_ln121_2" fromId="170" toId="171">
</dataflow>
<dataflow id="719" from="zext_ln121" to="shl_ln121_2" fromId="167" toId="172">
</dataflow>
<dataflow id="720" from="zext_ln121_2" to="shl_ln121_2" fromId="171" toId="172">
</dataflow>
<dataflow id="722" from="_ssdm_op_WriteReq.m_axi.p1i32" to="empty_26" fromId="721" toId="173">
</dataflow>
<dataflow id="723" from="gmem1_addr_1" to="empty_26" fromId="120" toId="173">
</dataflow>
<dataflow id="724" from="StgValue_248" to="empty_26" fromId="248" toId="173">
</dataflow>
<dataflow id="726" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem1_addr_resp" fromId="725" toId="174">
</dataflow>
<dataflow id="727" from="gmem1_addr" to="gmem1_addr_resp" fromId="115" toId="174">
</dataflow>
<dataflow id="728" from="shl_ln121_2" to="zext_ln121_3" fromId="172" toId="175">
</dataflow>
<dataflow id="730" from="_ssdm_op_Write.m_axi.p1i32" to="write_ln121" fromId="729" toId="176">
</dataflow>
<dataflow id="731" from="gmem1_addr_1" to="write_ln121" fromId="120" toId="176">
</dataflow>
<dataflow id="732" from="zext_ln121_3" to="write_ln121" fromId="175" toId="176">
</dataflow>
<dataflow id="733" from="shl_ln121" to="write_ln121" fromId="169" toId="176">
</dataflow>
<dataflow id="734" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem1_addr_resp" fromId="725" toId="177">
</dataflow>
<dataflow id="735" from="gmem1_addr" to="gmem1_addr_resp" fromId="115" toId="177">
</dataflow>
<dataflow id="737" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_27" fromId="736" toId="178">
</dataflow>
<dataflow id="738" from="gmem1_addr_1" to="empty_27" fromId="120" toId="178">
</dataflow>
<dataflow id="739" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem1_addr_resp" fromId="725" toId="179">
</dataflow>
<dataflow id="740" from="gmem1_addr" to="gmem1_addr_resp" fromId="115" toId="179">
</dataflow>
<dataflow id="741" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_27" fromId="736" toId="180">
</dataflow>
<dataflow id="742" from="gmem1_addr_1" to="empty_27" fromId="120" toId="180">
</dataflow>
<dataflow id="743" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem1_addr_resp" fromId="725" toId="181">
</dataflow>
<dataflow id="744" from="gmem1_addr" to="gmem1_addr_resp" fromId="115" toId="181">
</dataflow>
<dataflow id="745" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_27" fromId="736" toId="182">
</dataflow>
<dataflow id="746" from="gmem1_addr_1" to="empty_27" fromId="120" toId="182">
</dataflow>
<dataflow id="747" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem1_addr_resp" fromId="725" toId="183">
</dataflow>
<dataflow id="748" from="gmem1_addr" to="gmem1_addr_resp" fromId="115" toId="183">
</dataflow>
<dataflow id="749" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_27" fromId="736" toId="184">
</dataflow>
<dataflow id="750" from="gmem1_addr_1" to="empty_27" fromId="120" toId="184">
</dataflow>
<dataflow id="751" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_27" fromId="736" toId="185">
</dataflow>
<dataflow id="752" from="gmem1_addr_1" to="empty_27" fromId="120" toId="185">
</dataflow>
<dataflow id="753" from="and_ln65" to="StgValue_11" fromId="108" toId="11">
</dataflow>
</dataflows>


</stg>
