library verilog;
use verilog.vl_types.all;
entity booth_multiplier is
    port(
        prod            : out    vl_logic_vector(15 downto 0);
        done            : out    vl_logic;
        mc              : in     vl_logic_vector(7 downto 0);
        mp              : in     vl_logic_vector(7 downto 0);
        clk             : in     vl_logic;
        start           : in     vl_logic;
        load            : in     vl_logic
    );
end booth_multiplier;
