{
  "clock": 1500,
  "c_ext": false,
  "f_ext": false,
  "bmem_0_on_x": true,
  "dw_ip": ["DW_div_seq", "DW_mult_seq"],
  "synth": {
    "compile_ultra": true,
    "ungroup": false,
    "gate_clock": true,
    "retime": true,
    "min_power": false,
    "inc_iter": 5
  }
}
