// Seed: 672107811
module module_0 (
    input uwire id_0,
    input tri0  id_1
);
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    input tri id_2,
    input wor id_3,
    output logic id_4,
    input supply1 id_5,
    output supply0 id_6,
    input supply1 id_7,
    output wand id_8,
    input supply1 id_9,
    input supply0 id_10,
    output wor id_11,
    input wire id_12,
    input wand id_13
);
  wire id_15;
  wand id_16;
  wire id_17;
  wire id_18;
  module_0(
      id_7, id_2
  );
  always #1 id_4 <= 1;
  assign id_6 = id_5;
  id_19(
      .id_0(id_16 - 1), .id_1(1), .id_2(1), .id_3(1), .id_4((1))
  );
  assign id_11 = 1;
endmodule
