

================================================================
== Vivado HLS Report for 'bigint_math'
================================================================
* Date:           Tue Jan 24 21:57:44 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        BigInt
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.37|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 3.37ns
ST_1: stg_2 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i2048 %number1_V), !map !35

ST_1: stg_3 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i2048 %number2_V), !map !41

ST_1: stg_4 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i2048* %output_V), !map !45

ST_1: stg_5 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @bigint_math_str) nounwind

ST_1: number2_V_read [1/1] 1.00ns
:4  %number2_V_read = call i2048 @_ssdm_op_Read.s_axilite.i2048(i2048 %number2_V)

ST_1: number1_V_read [1/1] 1.00ns
:5  %number1_V_read = call i2048 @_ssdm_op_Read.s_axilite.i2048(i2048 %number1_V)

ST_1: stg_8 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind

ST_1: stg_9 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecInterface(i2048 %number1_V, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind

ST_1: stg_10 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecInterface(i2048 %number2_V, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind

ST_1: stg_11 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecInterface(i2048* %output_V, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind

ST_1: r_V [1/1] 1.37ns
:10  %r_V = xor i2048 %number2_V_read, %number1_V_read

ST_1: stg_13 [1/1] 1.00ns
:11  call void @_ssdm_op_Write.s_axilite.i2048P(i2048* %output_V, i2048 %r_V)

ST_1: stg_14 [1/1] 0.00ns
:12  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
