# do ParteC.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Sum4bit
# 
# Top level modules:
# 	Sum4bit
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Sum4bit_vlg_sample_tst
# -- Compiling module Sum4bit_vlg_check_tst
# -- Compiling module Sum4bit_vlg_vec_tst
# 
# Top level modules:
# 	Sum4bit_vlg_vec_tst
# vsim -L cycloneiii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.Sum4bit_vlg_vec_tst 
# Loading work.Sum4bit_vlg_vec_tst
# Loading work.Sum4bit
# Loading altera_ver.dffeas
# Loading cycloneiii_ver.cycloneiii_lcell_comb
# Loading cycloneiii_ver.cycloneiii_io_ibuf
# Loading cycloneiii_ver.cycloneiii_io_obuf
# Loading work.Sum4bit_vlg_sample_tst
# Loading work.Sum4bit_vlg_check_tst
# SDF 10.1d Compiler 2012.11 Nov  2 2012
# 
# Loading instances from ParteC_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from ParteC_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /Sum4bit_vlg_vec_tst File: ParteC.vt
# ERROR! Vector Mismatch for output port Zero :: @time = 510000.000 ps
#      Expected value = 1
#      Real value = 0
#           1 mismatched vectors : Simulation failed !
# ** Note: $finish    : ParteC.vt(352)
#    Time: 1 us  Iteration: 0  Instance: /Sum4bit_vlg_vec_tst/tb_out
