$date
	Sat Oct 22 22:35:44 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1063007
b1 !
1"
#1063010
b1 &
b1 %
1$
#1063011
0"
#1063014
1#
#1063018
b0 &
b0 %
0#
0$
#1995424
b11100 !
1"
#1995426
b11100 &
b11100 %
1$
#1995427
0"
#1995430
b1110 &
b1110 %
#1995434
b111 &
b111 %
#1995438
b10110 &
b10110 %
#1995442
b1011 &
b1011 %
#1995446
b100010 &
b100010 %
#1995450
b10001 &
b10001 %
#1995454
b110100 &
b110100 %
#1995458
b11010 &
b11010 %
#1995462
b1101 &
b1101 %
#1995466
b101000 &
b101000 %
#1995470
b10100 &
b10100 %
#1995474
b1010 &
b1010 %
#1995478
b101 &
b101 %
#1995482
b10000 &
b10000 %
#1995486
b1000 &
b1000 %
#1995490
b100 &
b100 %
#1995494
b10 &
b10 %
#1995498
b1 &
b1 %
1#
#1995502
b0 &
0#
b0 %
0$
#2993555
b11010 !
1"
#2993558
b11010 &
b11010 %
1$
#2993559
0"
#2993562
b1101 &
b1101 %
#2993566
b101000 &
b101000 %
#2993570
b10100 &
b10100 %
#2993574
b1010 &
b1010 %
#2993578
b101 &
b101 %
#2993582
b10000 &
b10000 %
#2993586
b1000 &
b1000 %
#2993590
b100 &
b100 %
#2993594
b10 &
b10 %
#2993598
b1 &
1#
b1 %
#2993602
b0 &
b0 %
0#
0$
#4500012
