IP Upgrade report for A10SoM_System
Tue Apr 14 07:06:59 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. IP Upgrade Summary
  3. Successfully Upgraded IP Components
  4. IP Upgrade Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; IP Upgrade Summary                                                             ;
+------------------------------+-------------------------------------------------+
; IP Components Upgrade Status ; Passed - Tue Apr 14 07:06:59 2020               ;
; Quartus Prime Version        ; 19.1.0 Build 670 09/22/2019 SJ Standard Edition ;
; Revision Name                ; A10SoM_System                                   ;
; Top-level Entity Name        ; A10SoM_System                                   ;
; Family                       ; Arria 10                                        ;
+------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Successfully Upgraded IP Components                                                                              ;
+-------------+----------------+---------+----------------------+----------------------+-----------------+---------+
; Entity Name ; Component Name ; Version ; Original Source File ; Generation File Path ; New Source File ; Message ;
+-------------+----------------+---------+----------------------+----------------------+-----------------+---------+
; pll         ; altera_iopll   ; 18.0    ; pll.qsys             ; pll.qsys             ;                 ;         ;
+-------------+----------------+---------+----------------------+----------------------+-----------------+---------+


+---------------------+
; IP Upgrade Messages ;
+---------------------+
Info (11902): Backing up file "pll.qsys" to "pll.BAK.qsys"
Info (11902): Backing up file "pll/synth/pll.vhd" to "pll.BAK.vhd"
Info (11837): Started upgrading IP component altera_iopll with file "pll.qsys"
Info: 2020.04.14.07:06:49 Info: Starting to upgrade the IP cores in the Platform Designer system
Info: 2020.04.14.07:06:50 Info: Finished upgrading the ip cores
Info: 2020.04.14.07:06:54 Info: Saving generation log to D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/pll
Info: 2020.04.14.07:06:54 Info: Starting: Create simulation model
Info: 2020.04.14.07:06:54 Info: qsys-generate D:\NIH3Repo\arria10_projects\AudioResearch_iWave_Passthrough\pll.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=D:\NIH3Repo\arria10_projects\AudioResearch_iWave_Passthrough\pll --family="Arria 10" --part=10AS066H2F34I1HG
Info: 2020.04.14.07:06:54 Info: Loading AudioResearch_iWave_Passthrough
Info: 2020.04.14.07:06:54 Info: Reading input file
Info: 2020.04.14.07:06:54 Info: Adding iopll_0 [altera_iopll 19.1]
Info: 2020.04.14.07:06:54 Info: Parameterizing module iopll_0
Info: 2020.04.14.07:06:54 Info: Building connections
Info: 2020.04.14.07:06:54 Info: Parameterizing connections
Info: 2020.04.14.07:06:54 Info: Validating
Info: 2020.04.14.07:06:54 Info: Done reading input file
Warning: 2020.04.14.07:06:55 Warning: pll.iopll_0: Able to implement PLL - Actual settings differ from Requested settings
Info: 2020.04.14.07:06:55 Info: pll: "Transforming system: pll"
Info: 2020.04.14.07:06:55 Info: pll: Running transform generation_view_transform
Info: 2020.04.14.07:06:55 Info: pll: Running transform generation_view_transform took 0.000s
Info: 2020.04.14.07:06:55 Info: iopll_0: Running transform generation_view_transform
Info: 2020.04.14.07:06:55 Info: iopll_0: Running transform generation_view_transform took 0.000s
Info: 2020.04.14.07:06:55 Info: pll: Running transform merlin_avalon_transform
Info: 2020.04.14.07:06:55 Info: pll: Running transform merlin_avalon_transform took 0.054s
Info: 2020.04.14.07:06:56 Info: pll: "Naming system components in system: pll"
Info: 2020.04.14.07:06:56 Info: pll: "Processing generation queue"
Info: 2020.04.14.07:06:56 Info: pll: "Generating: pll"
Info: 2020.04.14.07:06:56 Info: pll: "Generating: pll_altera_iopll_191_zrphyuq"
Info: 2020.04.14.07:06:56 Info: pll: Done "pll" with 2 modules, 2 files
Info: 2020.04.14.07:06:56 Info: qsys-generate succeeded.
Info: 2020.04.14.07:06:56 Info: Finished: Create simulation model
Info: 2020.04.14.07:06:56 Info: Starting: Create Modelsim Project.
Info: 2020.04.14.07:06:56 Info: sim-script-gen --spd=D:\NIH3Repo\arria10_projects\AudioResearch_iWave_Passthrough\pll\pll.spd --output-directory=D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/pll/sim
Info: 2020.04.14.07:06:56 Info: Doing: ip-make-simscript --spd=D:\NIH3Repo\arria10_projects\AudioResearch_iWave_Passthrough\pll\pll.spd --output-directory=D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/pll/sim
Info: 2020.04.14.07:06:56 Info: Generating the following file(s) for MODELSIM simulator in D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/pll/sim
Info: 2020.04.14.07:06:56 Info:     mentor
Info: 2020.04.14.07:06:56 Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib
Info: 2020.04.14.07:06:56 Info: Generating the following file(s) for VCSMX simulator in D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/pll/sim
Info: 2020.04.14.07:06:56 Info:     synopsys/vcsmx
Info: 2020.04.14.07:06:56 Info:     synopsys/vcsmx
Info: 2020.04.14.07:06:56 Info: Generating the following file(s) for NCSIM simulator in D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/pll/sim
Info: 2020.04.14.07:06:56 Info:     cadence
Info: 2020.04.14.07:06:56 Info:     cadence
Info: 2020.04.14.07:06:56 Info:     cadence
Info: 2020.04.14.07:06:56 Info:     1 .cds.lib files in cadence/cds_libs
Info: 2020.04.14.07:06:56 Info: Generating the following file(s) for RIVIERA simulator in D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/pll/sim
Info: 2020.04.14.07:06:56 Info:     aldec
Info: 2020.04.14.07:06:56 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/pll/sim
Info: 2020.04.14.07:06:56 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: 2020.04.14.07:06:56 Info: Finished: Create Modelsim Project.
Info: 2020.04.14.07:06:56 Info: Starting: Create block symbol file (.bsf)
Info: 2020.04.14.07:06:56 Info: qsys-generate D:\NIH3Repo\arria10_projects\AudioResearch_iWave_Passthrough\pll.qsys --block-symbol-file --output-directory=D:\NIH3Repo\arria10_projects\AudioResearch_iWave_Passthrough\pll --family="Arria 10" --part=10AS066H2F34I1HG
Info: 2020.04.14.07:06:56 Info: Loading AudioResearch_iWave_Passthrough
Info: 2020.04.14.07:06:57 Info: Reading input file
Info: 2020.04.14.07:06:57 Info: Adding iopll_0 [altera_iopll 19.1]
Info: 2020.04.14.07:06:57 Info: Parameterizing module iopll_0
Info: 2020.04.14.07:06:57 Info: Building connections
Info: 2020.04.14.07:06:57 Info: Parameterizing connections
Info: 2020.04.14.07:06:57 Info: Validating
Info: 2020.04.14.07:06:57 Info: Done reading input file
Warning: 2020.04.14.07:06:57 Warning: pll.iopll_0: Able to implement PLL - Actual settings differ from Requested settings
Info: 2020.04.14.07:06:58 Info: qsys-generate succeeded.
Info: 2020.04.14.07:06:58 Info: Finished: Create block symbol file (.bsf)
Info: 2020.04.14.07:06:58 Info:
Info: 2020.04.14.07:06:58 Info: Starting: Create HDL design files for synthesis
Info: 2020.04.14.07:06:58 Info: qsys-generate D:\NIH3Repo\arria10_projects\AudioResearch_iWave_Passthrough\pll.qsys --synthesis=VHDL --output-directory=D:\NIH3Repo\arria10_projects\AudioResearch_iWave_Passthrough\pll --family="Arria 10" --part=10AS066H2F34I1HG
Info: 2020.04.14.07:06:58 Info: Loading AudioResearch_iWave_Passthrough
Info: 2020.04.14.07:06:58 Info: Reading input file
Info: 2020.04.14.07:06:58 Info: Adding iopll_0 [altera_iopll 19.1]
Info: 2020.04.14.07:06:58 Info: Parameterizing module iopll_0
Info: 2020.04.14.07:06:58 Info: Building connections
Info: 2020.04.14.07:06:58 Info: Parameterizing connections
Info: 2020.04.14.07:06:58 Info: Validating
Info: 2020.04.14.07:06:58 Info: Done reading input file
Warning: 2020.04.14.07:06:58 Warning: pll.iopll_0: Able to implement PLL - Actual settings differ from Requested settings
Info: 2020.04.14.07:06:58 Info: pll: "Transforming system: pll"
Info: 2020.04.14.07:06:58 Info: pll: Running transform generation_view_transform
Info: 2020.04.14.07:06:58 Info: pll: Running transform generation_view_transform took 0.000s
Info: 2020.04.14.07:06:58 Info: iopll_0: Running transform generation_view_transform
Info: 2020.04.14.07:06:58 Info: iopll_0: Running transform generation_view_transform took 0.000s
Info: 2020.04.14.07:06:58 Info: pll: Running transform merlin_avalon_transform
Info: 2020.04.14.07:06:58 Info: pll: Running transform merlin_avalon_transform took 0.014s
Info: 2020.04.14.07:06:58 Info: pll: "Naming system components in system: pll"
Info: 2020.04.14.07:06:58 Info: pll: "Processing generation queue"
Info: 2020.04.14.07:06:58 Info: pll: "Generating: pll"
Info: 2020.04.14.07:06:58 Info: pll: "Generating: pll_altera_iopll_191_zrphyuq"
Info: 2020.04.14.07:06:58 Info: pll: Done "pll" with 2 modules, 3 files
Info: 2020.04.14.07:06:59 Info: qsys-generate succeeded.
Info: 2020.04.14.07:06:59 Info: Finished: Create HDL design files for synthesis
Info (11131): Completed upgrading IP component altera_iopll with file "pll.qsys"
Info (23030): Evaluation of Tcl script d:/intelfpga/19.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4912 megabytes
    Info: Processing ended: Tue Apr 14 07:07:01 2020
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:49


