# FYS4220_2019_Lab4

## Part 1
 
What is the resources usage for this design (e.g. Logic elements, registers, block memory)?

See Total logic elements	

| Flow Status                        | Successful - Wed Nov 06 13:21:00 2019       |
|------------------------------------|---------------------------------------------|
| Quartus Prime Version              | 18.1.0 Build 625 09/12/2018 SJ Lite Edition |
| Revision Name                      | lab4                                        |
| Top-level Entity Name              | lab4                                        |
| Family                             | MAX 10                                      |
| Device                             | 10M50DAF484C7G                              |
| Timing Models                      | Final                                       |
| Total logic elements               | 2,015 / 49,760 ( 4 % )                      |
| Total registers                    | 1089                                        |
| Total pins                         | 23 / 360 ( 6 % )                            |
| Total virtual pins                 | 0                                           |
| Total memory bits                  | 1,240,064 / 1,677,312 ( 74 % )              |
| Embedded Multiplier 9-bit elements | 0 / 288 ( 0 % )                             |
| Total PLLs                         | 0 / 4 ( 0 % )                               |
| UFM blocks                         | 0 / 1 ( 0 % )                               |
| ADC blocks                         | 0 / 2 ( 0 % )                               |

What happens if you press the push button KEY0? Please explain why this happens?

A new line with the text: "Hello from Nios II!" appears
This is because KEY0 is "connected" to arst_n and therfore KEY0 resets the system

## Part 2


What is the resources usage for this design (e.g. Logic elements, registers, block memory)?

| Flow Status                        | Successful - Tue Nov 12 15:50:47 2019       |
|------------------------------------|---------------------------------------------|
| Quartus Prime Version              | 18.1.0 Build 625 09/12/2018 SJ Lite Edition |
| Revision Name                      | lab4                                        |
| Top-level Entity Name              | lab4                                        |
| Family                             | MAX 10                                      |
| Device                             | 10M50DAF484C7G                              |
| Timing Models                      | Final                                       |
| Total logic elements               | 2,403 / 49,760 ( 5 % )                      |
| Total registers                    | 1396                                        |
| Total pins                         | 27 / 360 ( 8 % )                            |
| Total virtual pins                 | 0                                           |
| Total memory bits                  | 1,240,064 / 1,677,312 ( 74 % )              |
| Embedded Multiplier 9-bit elements | 0 / 288 ( 0 % )                             |
| Total PLLs                         | 0 / 4 ( 0 % )                               |
| UFM blocks                         | 0 / 1 ( 0 % )                               |
| ADC blocks                         | 0 / 2 ( 0 % )                               |