module half_adder_tb;
    reg a, b;
    wire sum, carry;

    half_adder UUT (
        .a(a),
        .b(b),
        .sum(sum),
        .carry(carry)
    );

    initial begin
      $dumpfile("dump.vcd"); 
      $dumpvars;
        $monitor("Time=%0t | a=%b | b=%b | Sum=%b | Carry=%b", $time, a, b, sum, carry);

        a = 0; b = 0; #10;
        a = 0; b = 1; #10;
        a = 1; b = 0; #10;
        a = 1; b = 1; #10;

        $finish;
      
    end
endmodule
