\babel@toc {english}{}\relax 
\babel@toc {slovene}{}\relax 
\babel@toc {english}{}\relax 
\babel@toc {slovene}{}\relax 
\contentsline {chapter}{\numberline {1}Uvod}{3}{chapter.1}%
\contentsline {chapter}{\numberline {2}Teoretične osnove}{7}{chapter.2}%
\contentsline {section}{\numberline {2.1}Asinhroni koncepti}{7}{section.2.1}%
\contentsline {subsection}{\numberline {2.1.1}Indikacija}{8}{subsection.2.1.1}%
\contentsline {subsection}{\numberline {2.1.2}Hitrostna neodvisnost}{9}{subsection.2.1.2}%
\contentsline {subsection}{\numberline {2.1.3}Hitrostna neodvisnost}{9}{subsection.2.1.3}%
\contentsline {subsection}{\numberline {2.1.4}Zakasnilna neodvisnost}{9}{subsection.2.1.4}%
\contentsline {subsection}{\numberline {2.1.5}Kvazi-zakasnilna neodvisnost}{9}{subsection.2.1.5}%
\contentsline {section}{\numberline {2.2}Sinhronizacija}{10}{section.2.2}%
\contentsline {subsection}{\numberline {2.2.1}Muller C element}{10}{subsection.2.2.1}%
\contentsline {section}{\numberline {2.3}Združevanje}{10}{section.2.3}%
\contentsline {section}{\numberline {2.4}Multiplekser}{11}{section.2.4}%
\contentsline {section}{\numberline {2.5}Razcepljanje}{11}{section.2.5}%
\contentsline {section}{\numberline {2.6}Osnovna vezja}{11}{section.2.6}%
\contentsline {subsection}{\numberline {2.6.1}Vzporedna sinhronizacija}{11}{subsection.2.6.1}%
\contentsline {subsection}{\numberline {2.6.2}Zaporedna sinhronizacija}{13}{subsection.2.6.2}%
\contentsline {chapter}{\numberline {3}Zasnova asinhronih vezji}{15}{chapter.3}%
\contentsline {section}{\numberline {3.1}Protokoli}{15}{section.3.1}%
\contentsline {subsection}{\numberline {3.1.1}Faznost}{15}{subsection.3.1.1}%
\contentsline {subsection}{\numberline {3.1.2}Podatki}{16}{subsection.3.1.2}%
\contentsline {subsubsection}{\numberline {3.1.2.1}Kodiranje}{16}{subsubsection.3.1.2.1}%
\contentsline {subsection}{\numberline {3.1.3}4-Phase bundled data}{17}{subsection.3.1.3}%
\contentsline {subsection}{\numberline {3.1.4}2-Phase bundled data}{17}{subsection.3.1.4}%
\contentsline {subsection}{\numberline {3.1.5}4-Phase dual rail}{17}{subsection.3.1.5}%
\contentsline {subsection}{\numberline {3.1.6}2-Phase dual rail}{18}{subsection.3.1.6}%
\contentsline {section}{\numberline {3.2}Cevovodi}{18}{section.3.2}%
\contentsline {section}{\numberline {3.3}Logika}{20}{section.3.3}%
\contentsline {section}{\numberline {3.4}Podatkovni potek}{20}{section.3.4}%
\contentsline {subsection}{\numberline {3.4.1}Gradniki}{21}{subsection.3.4.1}%
\contentsline {subsubsection}{\numberline {3.4.1.1}Registri, izvori in ponori}{22}{subsubsection.3.4.1.1}%
\contentsline {subsubsection}{\numberline {3.4.1.2}Podvojitve in sinhronizacija}{22}{subsubsection.3.4.1.2}%
\contentsline {subsubsection}{\numberline {3.4.1.3}Razcepi in sponi}{22}{subsubsection.3.4.1.3}%
\contentsline {subsection}{\numberline {3.4.2}2phase}{23}{subsection.3.4.2}%
\contentsline {subsection}{\numberline {3.4.3}4phase}{23}{subsection.3.4.3}%
\contentsline {subsection}{\numberline {3.4.4}Inicializacija}{23}{subsection.3.4.4}%
\contentsline {chapter}{\numberline {4}Impementacija asinhronih vezji}{25}{chapter.4}%
\contentsline {subsection}{\numberline {4.0.1}Simulacija}{25}{subsection.4.0.1}%
\contentsline {subsection}{\numberline {4.0.2}Integrirana vezja}{25}{subsection.4.0.2}%
\contentsline {subsection}{\numberline {4.0.3}FPGA}{26}{subsection.4.0.3}%
\contentsline {section}{\numberline {4.1}Arhitektura FPGA}{26}{section.4.1}%
\contentsline {subsection}{\numberline {4.1.1}Logične celice}{26}{subsection.4.1.1}%
\contentsline {subsubsection}{\numberline {4.1.1.1}Kombinatorični del}{26}{subsubsection.4.1.1.1}%
\contentsline {subsubsection}{\numberline {4.1.1.2}Spominski del}{27}{subsubsection.4.1.1.2}%
\contentsline {subsection}{\numberline {4.1.2}Povezave}{27}{subsection.4.1.2}%
\contentsline {subsection}{\numberline {4.1.3}Vgrajeni bloki}{27}{subsection.4.1.3}%
\contentsline {subsection}{\numberline {4.1.4}Vhodi in izhodi}{28}{subsection.4.1.4}%
\contentsline {section}{\numberline {4.2}Implementacija}{29}{section.4.2}%
\contentsline {subsection}{\numberline {4.2.1}SystemVerilog}{29}{subsection.4.2.1}%
\contentsline {subsection}{\numberline {4.2.2}Knjižnica}{29}{subsection.4.2.2}%
\contentsline {subsection}{\numberline {4.2.3}4-Phase dual rail}{30}{subsection.4.2.3}%
\contentsline {subsubsection}{\numberline {4.2.3.1}Nivojska logika}{30}{subsubsection.4.2.3.1}%
\contentsline {subsection}{\numberline {4.2.4}2-Phase dual rail}{30}{subsection.4.2.4}%
\contentsline {subsection}{\numberline {4.2.5}Workcraft}{31}{subsection.4.2.5}%
\contentsline {subsubsection}{\numberline {4.2.5.1}Sinteza gradnikov}{31}{subsubsection.4.2.5.1}%
\contentsline {subsubsection}{\numberline {4.2.5.2}Simulacija arhitekture asinhronih vezji}{31}{subsubsection.4.2.5.2}%
\contentsline {subsection}{\numberline {4.2.6}Implementacija cellic}{31}{subsection.4.2.6}%
\contentsline {subsubsection}{\numberline {4.2.6.1}Primitivi}{31}{subsubsection.4.2.6.1}%
\contentsline {subsubsection}{\numberline {4.2.6.2}Osnovne celice}{32}{subsubsection.4.2.6.2}%
\contentsline {subsubsection}{\numberline {4.2.6.3}Funkcionalne celice}{32}{subsubsection.4.2.6.3}%
\contentsline {subsubsection}{\numberline {4.2.6.4}Logika}{32}{subsubsection.4.2.6.4}%
\contentsline {subsubsection}{\numberline {4.2.6.5}Vezja}{33}{subsubsection.4.2.6.5}%
\contentsline {chapter}{\numberline {5}Rezultati}{35}{chapter.5}%
\contentsline {section}{\numberline {5.1}PIPELINE}{35}{section.5.1}%
\contentsline {section}{\numberline {5.2}CNT}{35}{section.5.2}%
\contentsline {section}{\numberline {5.3}FIB}{35}{section.5.3}%
\contentsline {section}{\numberline {5.4}GCD}{35}{section.5.4}%
\contentsline {section}{\numberline {5.5}RISCV}{35}{section.5.5}%
\contentsline {chapter}{\numberline {6}Zaključek}{37}{chapter.6}%
\contentsline {chapter}{Literatura}{39}{section*.8}%
