read -sv run_verilog_mid/adder_32b_17_49_28993b492b82e895f32c510d5b70c452.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_17_49_28993b492b82e895f32c510d5b70c452_yosys.v
