NDFramePage.OnPageTitleLoaded("SystemVerilogModule:axis_1553_decoder","axis_1553_decoder");NDSummary.OnSummaryLoaded("SystemVerilogModule:axis_1553_decoder",[["SystemVerilog","SystemVerilog"]],[["Groups","Group"],["Modules","Module"],["Variables","Variable"]],[[49,0,1,"axis_1553_decoder"],[10,0,2,"base_1553_clock_rate","base_1553_clock_rate"],[11,0,2,"samples_per_mhz","samples_per_mhz"],[12,0,2,"cycles_per_mhz","cycles_per_mhz"],[13,0,2,"delay_time","delay_time"],[14,0,2,"samples_to_skip","samples_to_skip"],[15,0,2,"round_SAMPLE_SELECT","round_SAMPLE_SELECT"],[16,0,2,"bit_rate_per_mhz","bit_rate_per_mhz"],[17,0,2,"round_BIT_SLICE_OFFSET","round_BIT_SLICE_OFFSET"],[18,0,2,"sync_pulse_len","sync_pulse_len"],[19,0,2,"bits_per_trans","bits_per_trans"],[20,0,2,"synth_bits_per_trans","synth_bits_per_trans"],[21,0,2,"sync_cmd_stat","sync_cmd_stat"],[22,0,2,"sync_data","sync_data"],[23,0,2,"cmd_data","cmd_data"],[24,0,2,"cmd_data","cmd_data(2)"],[25,0,2,"bit_pattern","bit_pattern"],[26,0,2,"synth_clk","synth_clk"],[27,0,0,"State Machine","State_Machine"],[28,0,2,"diff_wait","diff_wait"],[29,0,2,"data_cap","data_cap"],[30,0,2,"data_reduce","data_reduce"],[31,0,2,"parity_gen","parity_gen"],[32,0,2,"trans","trans"],[33,0,2,"error","error"]]);