$date
	Sat Sep 05 21:57:40 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 4 ! Q [3:0] $end
$var reg 4 " D [3:0] $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$var reg 1 % set $end
$scope module FF $end
$var wire 4 & D [3:0] $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var wire 1 % set $end
$var wire 4 ' Q [3:0] $end
$scope module K0 $end
$var wire 1 ( D1 $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var wire 1 % set $end
$var reg 1 ) Q1 $end
$upscope $end
$scope module K1 $end
$var wire 1 * D1 $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var wire 1 % set $end
$var reg 1 + Q1 $end
$upscope $end
$scope module K2 $end
$var wire 1 , D1 $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var wire 1 % set $end
$var reg 1 - Q1 $end
$upscope $end
$scope module K3 $end
$var wire 1 . D1 $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var wire 1 % set $end
$var reg 1 / Q1 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x/
0.
x-
0,
x+
0*
x)
0(
bx '
b0 &
0%
0$
0#
b0 "
bx !
$end
#3
0)
0+
0-
b0 !
b0 '
0/
1$
#4
0$
#5
1#
#10
0#
#14
1(
1*
1,
1.
b1111 "
b1111 &
#15
1)
1+
1-
b1111 !
b1111 '
1/
1#
#20
0#
#24
0*
0.
b101 "
b101 &
#25
0/
b101 !
b101 '
0+
1#
#27
0)
b0 !
b0 '
0-
1$
#28
0$
#30
0#
#35
1-
b101 !
b101 '
1)
1#
#38
0(
1*
0,
1.
b1010 "
b1010 &
#40
0#
#45
0)
1+
0-
b1010 !
b1010 '
1/
1#
#48
1%
#50
0#
#55
1-
b1111 !
b1111 '
1)
1#
#58
0%
#60
0#
#65
0)
b1010 !
b1010 '
0-
1#
#68
1(
0*
0.
b1 "
b1 &
#70
0#
#75
0/
0+
b1 !
b1 '
1)
1#
#78
0(
1*
1,
b110 "
b110 &
#80
0#
#83
