<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\FileManager\RISCV\RISCY20kV2\impl\gwsynthesis\RISCY.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\FileManager\RISCV\RISCY20kV2\src\tangnano9k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>E:\FileManager\RISCV\RISCY20kV2\src\Tang_nano_9K_LCD.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Sep 28 11:33:38 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>17628</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>12788</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>316</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1021</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>12.346</td>
<td>81.000
<td>0.000</td>
<td>6.173</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>rPLL_sdram/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>12.346</td>
<td>81.000
<td>0.000</td>
<td>6.173</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>rPLL_sdram/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>24.691</td>
<td>40.500
<td>0.000</td>
<td>12.346</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>rPLL_sdram/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>6</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>74.074</td>
<td>13.500
<td>0.000</td>
<td>37.037</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>7</td>
<td>slower_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>74.074</td>
<td>13.500
<td>0.000</td>
<td>37.037</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>8</td>
<td>slower_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>148.148</td>
<td>6.750
<td>0.000</td>
<td>74.074</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>9</td>
<td>slower_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>222.222</td>
<td>4.500
<td>0.000</td>
<td>111.111</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td style="color: #FF0000;" class = "error">24.569(MHz)</td>
<td>29</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
<td>81.000(MHz)</td>
<td>123.364(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>13.500(MHz)</td>
<td>101.972(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of rPLL_sdram/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of rPLL_sdram/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of rPLL_sdram/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of slower_clock/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of slower_clock/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of slower_clock/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-470.785</td>
<td>316</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL_sdram/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL_sdram/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL_sdram/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL_sdram/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL_sdram/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL_sdram/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>3.151</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
<td>sdram_interface_init/sdram_data_out_0_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>33.851</td>
</tr>
<tr>
<td>2</td>
<td>3.151</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
<td>sdram_interface_init/sdram_data_out_1_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>33.851</td>
</tr>
<tr>
<td>3</td>
<td>3.165</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
<td>sdram_interface_init/sdram_data_out_3_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>33.837</td>
</tr>
<tr>
<td>4</td>
<td>3.180</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
<td>sdram_interface_init/sdram_data_out_15_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>33.822</td>
</tr>
<tr>
<td>5</td>
<td>3.180</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
<td>sdram_interface_init/sdram_data_out_19_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>33.822</td>
</tr>
<tr>
<td>6</td>
<td>3.192</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
<td>sdram_interface_init/sdram_data_out_4_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>33.810</td>
</tr>
<tr>
<td>7</td>
<td>3.192</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
<td>sdram_interface_init/sdram_data_out_5_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>33.810</td>
</tr>
<tr>
<td>8</td>
<td>3.192</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
<td>sdram_interface_init/sdram_data_out_6_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>33.810</td>
</tr>
<tr>
<td>9</td>
<td>3.192</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
<td>sdram_interface_init/sdram_data_out_7_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>33.810</td>
</tr>
<tr>
<td>10</td>
<td>3.349</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
<td>sdram_interface_init/sdram_data_out_17_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>33.653</td>
</tr>
<tr>
<td>11</td>
<td>3.349</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
<td>sdram_interface_init/sdram_data_out_18_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>33.653</td>
</tr>
<tr>
<td>12</td>
<td>3.363</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
<td>sdram_interface_init/sdram_data_out_11_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>33.639</td>
</tr>
<tr>
<td>13</td>
<td>3.363</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
<td>sdram_interface_init/sdram_data_out_12_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>33.639</td>
</tr>
<tr>
<td>14</td>
<td>3.364</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
<td>sdram_interface_init/sdram_data_out_16_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>33.638</td>
</tr>
<tr>
<td>15</td>
<td>3.364</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
<td>sdram_interface_init/sdram_data_out_20_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>33.638</td>
</tr>
<tr>
<td>16</td>
<td>3.384</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
<td>sdram_interface_init/sdram_data_out_2_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>33.618</td>
</tr>
<tr>
<td>17</td>
<td>3.396</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
<td>sdram_interface_init/sdram_data_out_21_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>33.606</td>
</tr>
<tr>
<td>18</td>
<td>3.396</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
<td>sdram_interface_init/sdram_data_out_22_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>33.606</td>
</tr>
<tr>
<td>19</td>
<td>3.573</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
<td>sdram_interface_init/sdram_data_out_23_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>33.429</td>
</tr>
<tr>
<td>20</td>
<td>3.719</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
<td>sdram_interface_init/sdram_byte_select_vector_1_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>33.283</td>
</tr>
<tr>
<td>21</td>
<td>3.751</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
<td>sdram_interface_init/sdram_data_out_8_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>33.251</td>
</tr>
<tr>
<td>22</td>
<td>3.751</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
<td>sdram_interface_init/sdram_data_out_9_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>33.251</td>
</tr>
<tr>
<td>23</td>
<td>3.798</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
<td>sdram_interface_init/sdram_data_out_13_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>33.204</td>
</tr>
<tr>
<td>24</td>
<td>3.798</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
<td>sdram_interface_init/sdram_data_out_14_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>33.204</td>
</tr>
<tr>
<td>25</td>
<td>3.967</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
<td>sdram_interface_init/sdram_data_out_10_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>33.035</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.081</td>
<td>sdram_interface_init/sdram_data_out_7_s0/Q</td>
<td>ram_controller_inst/I_sdrc_data_7_s0/D</td>
<td>clk:[R]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.550</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.081</td>
<td>sdram_interface_init/sdram_data_out_9_s0/Q</td>
<td>ram_controller_inst/I_sdrc_data_9_s0/D</td>
<td>clk:[R]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.550</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.081</td>
<td>sdram_interface_init/sdram_data_out_10_s0/Q</td>
<td>ram_controller_inst/I_sdrc_data_10_s0/D</td>
<td>clk:[R]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.550</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.081</td>
<td>sdram_interface_init/sdram_data_out_11_s0/Q</td>
<td>ram_controller_inst/I_sdrc_data_11_s0/D</td>
<td>clk:[R]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.550</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.081</td>
<td>sdram_interface_init/sdram_data_out_15_s0/Q</td>
<td>ram_controller_inst/I_sdrc_data_15_s0/D</td>
<td>clk:[R]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.550</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.081</td>
<td>sdram_interface_init/sdram_data_out_20_s0/Q</td>
<td>ram_controller_inst/I_sdrc_data_20_s0/D</td>
<td>clk:[R]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.550</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.081</td>
<td>sdram_interface_init/sdram_data_out_21_s0/Q</td>
<td>ram_controller_inst/I_sdrc_data_21_s0/D</td>
<td>clk:[R]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.550</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-2.081</td>
<td>sdram_interface_init/sdram_data_out_28_s0/Q</td>
<td>ram_controller_inst/I_sdrc_data_28_s0/D</td>
<td>clk:[R]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.550</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-2.081</td>
<td>sdram_interface_init/sdram_data_out_30_s0/Q</td>
<td>ram_controller_inst/I_sdrc_data_30_s0/D</td>
<td>clk:[R]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.550</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-2.081</td>
<td>u_i_cache/offset_reg_5_s0/Q</td>
<td>u_i_cache/ptr_5_s1/D</td>
<td>clk:[R]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.550</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-2.081</td>
<td>u_i_cache/offset_reg_7_s0/Q</td>
<td>u_i_cache/ptr_7_s1/D</td>
<td>clk:[R]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.550</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-2.081</td>
<td>u_i_cache/pc_reg_4_s0/Q</td>
<td>u_i_cache/pc_to_write_4_s0/D</td>
<td>clk:[R]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.550</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-2.081</td>
<td>u_i_cache/pc_reg_29_s0/Q</td>
<td>u_i_cache/pc_to_write_29_s0/D</td>
<td>clk:[R]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.550</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-2.078</td>
<td>u_i_cache/tag_reg_5_s0/Q</td>
<td>u_i_cache/tag_valid_to_write_5_s0/D</td>
<td>clk:[R]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.553</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-2.078</td>
<td>u_i_cache/pc_reg_17_s0/Q</td>
<td>u_i_cache/icache_addr_15_s0/D</td>
<td>clk:[R]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.553</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-2.076</td>
<td>sdram_interface_init/sdram_data_out_1_s0/Q</td>
<td>ram_controller_inst/I_sdrc_data_1_s0/D</td>
<td>clk:[R]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.555</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-2.076</td>
<td>u_i_cache/offset_reg_6_s0/Q</td>
<td>u_i_cache/ptr_6_s1/D</td>
<td>clk:[R]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.555</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-2.076</td>
<td>u_i_cache/pc_reg_2_s0/Q</td>
<td>u_i_cache/pc_to_write_2_s0/D</td>
<td>clk:[R]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.555</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-2.076</td>
<td>u_i_cache/pc_reg_5_s0/Q</td>
<td>u_i_cache/pc_to_write_5_s0/D</td>
<td>clk:[R]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.555</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-2.076</td>
<td>u_i_cache/pc_reg_23_s0/Q</td>
<td>u_i_cache/pc_to_write_23_s0/D</td>
<td>clk:[R]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.555</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-2.075</td>
<td>u_i_cache/pc_reg_11_s0/Q</td>
<td>u_i_cache/pc_to_write_11_s0/D</td>
<td>clk:[R]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.557</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-2.075</td>
<td>u_i_cache/pc_reg_11_s0/Q</td>
<td>u_i_cache/icache_addr_9_s0/D</td>
<td>clk:[R]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.557</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-2.073</td>
<td>u_i_cache/pc_reg_12_s0/Q</td>
<td>u_i_cache/pc_to_write_12_s0/D</td>
<td>clk:[R]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.558</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-2.073</td>
<td>u_i_cache/pc_reg_14_s0/Q</td>
<td>u_i_cache/pc_to_write_14_s0/D</td>
<td>clk:[R]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.558</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-2.073</td>
<td>u_i_cache/pc_reg_17_s0/Q</td>
<td>u_i_cache/pc_to_write_17_s0/D</td>
<td>clk:[R]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.558</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>12.118</td>
<td>reset_s2/Q</td>
<td>fb_inst/ptr_0_s3/CLEAR</td>
<td>clk:[R]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-1.599</td>
<td>1.757</td>
</tr>
<tr>
<td>2</td>
<td>12.118</td>
<td>reset_s2/Q</td>
<td>fb_inst/state_0_s1/CLEAR</td>
<td>clk:[R]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-1.599</td>
<td>1.757</td>
</tr>
<tr>
<td>3</td>
<td>12.118</td>
<td>reset_s2/Q</td>
<td>fb_inst/state_1_s1/CLEAR</td>
<td>clk:[R]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-1.599</td>
<td>1.757</td>
</tr>
<tr>
<td>4</td>
<td>12.118</td>
<td>reset_s2/Q</td>
<td>fb_inst/ptr_1_s1/CLEAR</td>
<td>clk:[R]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-1.599</td>
<td>1.757</td>
</tr>
<tr>
<td>5</td>
<td>12.118</td>
<td>reset_s2/Q</td>
<td>fb_inst/ptr_2_s1/CLEAR</td>
<td>clk:[R]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-1.599</td>
<td>1.757</td>
</tr>
<tr>
<td>6</td>
<td>12.118</td>
<td>reset_s2/Q</td>
<td>fb_inst/ptr_3_s1/CLEAR</td>
<td>clk:[R]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-1.599</td>
<td>1.757</td>
</tr>
<tr>
<td>7</td>
<td>12.118</td>
<td>reset_s2/Q</td>
<td>fb_inst/ptr_4_s1/CLEAR</td>
<td>clk:[R]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-1.599</td>
<td>1.757</td>
</tr>
<tr>
<td>8</td>
<td>12.118</td>
<td>reset_s2/Q</td>
<td>fb_inst/ptr_5_s1/CLEAR</td>
<td>clk:[R]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-1.599</td>
<td>1.757</td>
</tr>
<tr>
<td>9</td>
<td>12.118</td>
<td>reset_s2/Q</td>
<td>fb_inst/ptr_6_s1/CLEAR</td>
<td>clk:[R]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-1.599</td>
<td>1.757</td>
</tr>
<tr>
<td>10</td>
<td>12.118</td>
<td>reset_s2/Q</td>
<td>fb_inst/ptr_7_s1/CLEAR</td>
<td>clk:[R]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-1.599</td>
<td>1.757</td>
</tr>
<tr>
<td>11</td>
<td>12.118</td>
<td>reset_s2/Q</td>
<td>fb_inst/ptr_8_s1/CLEAR</td>
<td>clk:[R]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-1.599</td>
<td>1.757</td>
</tr>
<tr>
<td>12</td>
<td>12.118</td>
<td>reset_s2/Q</td>
<td>fb_inst/ptr_9_s1/CLEAR</td>
<td>clk:[R]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-1.599</td>
<td>1.757</td>
</tr>
<tr>
<td>13</td>
<td>12.118</td>
<td>reset_s2/Q</td>
<td>fb_inst/ptr_10_s1/CLEAR</td>
<td>clk:[R]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-1.599</td>
<td>1.757</td>
</tr>
<tr>
<td>14</td>
<td>12.118</td>
<td>reset_s2/Q</td>
<td>fb_inst/vga_ren_s1/CLEAR</td>
<td>clk:[R]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-1.599</td>
<td>1.757</td>
</tr>
<tr>
<td>15</td>
<td>12.118</td>
<td>reset_s2/Q</td>
<td>fb_inst/ycursor_sync1_13_s0/CLEAR</td>
<td>clk:[R]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-1.599</td>
<td>1.757</td>
</tr>
<tr>
<td>16</td>
<td>12.118</td>
<td>reset_s2/Q</td>
<td>fb_inst/old_y_cursor_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-1.599</td>
<td>1.757</td>
</tr>
<tr>
<td>17</td>
<td>12.118</td>
<td>reset_s2/Q</td>
<td>fb_inst/old_y_cursor_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-1.599</td>
<td>1.757</td>
</tr>
<tr>
<td>18</td>
<td>12.118</td>
<td>reset_s2/Q</td>
<td>fb_inst/old_y_cursor_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-1.599</td>
<td>1.757</td>
</tr>
<tr>
<td>19</td>
<td>12.118</td>
<td>reset_s2/Q</td>
<td>fb_inst/old_y_cursor_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-1.599</td>
<td>1.757</td>
</tr>
<tr>
<td>20</td>
<td>12.118</td>
<td>reset_s2/Q</td>
<td>fb_inst/old_y_cursor_4_s0/CLEAR</td>
<td>clk:[R]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-1.599</td>
<td>1.757</td>
</tr>
<tr>
<td>21</td>
<td>12.118</td>
<td>reset_s2/Q</td>
<td>fb_inst/old_y_cursor_5_s0/CLEAR</td>
<td>clk:[R]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-1.599</td>
<td>1.757</td>
</tr>
<tr>
<td>22</td>
<td>12.118</td>
<td>reset_s2/Q</td>
<td>fb_inst/old_y_cursor_6_s0/CLEAR</td>
<td>clk:[R]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-1.599</td>
<td>1.757</td>
</tr>
<tr>
<td>23</td>
<td>12.118</td>
<td>reset_s2/Q</td>
<td>fb_inst/old_y_cursor_7_s0/CLEAR</td>
<td>clk:[R]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-1.599</td>
<td>1.757</td>
</tr>
<tr>
<td>24</td>
<td>12.118</td>
<td>reset_s2/Q</td>
<td>fb_inst/old_y_cursor_8_s0/CLEAR</td>
<td>clk:[R]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-1.599</td>
<td>1.757</td>
</tr>
<tr>
<td>25</td>
<td>12.118</td>
<td>reset_s2/Q</td>
<td>fb_inst/old_y_cursor_9_s0/CLEAR</td>
<td>clk:[R]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-1.599</td>
<td>1.757</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.408</td>
<td>reset_s2/Q</td>
<td>VGA/LineCtr_0_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.223</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.408</td>
<td>reset_s2/Q</td>
<td>VGA/LineCtr_1_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.223</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.408</td>
<td>reset_s2/Q</td>
<td>VGA/LineCtr_2_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.223</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.408</td>
<td>reset_s2/Q</td>
<td>VGA/LineCtr_3_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.223</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.408</td>
<td>reset_s2/Q</td>
<td>VGA/LineCtr_4_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.223</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.408</td>
<td>reset_s2/Q</td>
<td>VGA/LineCtr_5_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.223</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.408</td>
<td>reset_s2/Q</td>
<td>VGA/LineCtr_6_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.223</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.408</td>
<td>reset_s2/Q</td>
<td>VGA/LineCtr_7_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.223</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.408</td>
<td>reset_s2/Q</td>
<td>VGA/LineCtr_8_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.223</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.408</td>
<td>reset_s2/Q</td>
<td>VGA/LineCtr_9_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.223</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.408</td>
<td>reset_s2/Q</td>
<td>VGA/LineCtr_10_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.223</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.408</td>
<td>reset_s2/Q</td>
<td>VGA/LineCtr_11_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.223</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.408</td>
<td>reset_s2/Q</td>
<td>VGA/LineCtr_12_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.223</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.408</td>
<td>reset_s2/Q</td>
<td>VGA/LineCtr_13_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.223</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.408</td>
<td>reset_s2/Q</td>
<td>VGA/PixelCtr_13_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.223</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.408</td>
<td>reset_s2/Q</td>
<td>VGA/PixelCtr_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.223</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.408</td>
<td>reset_s2/Q</td>
<td>VGA/PixelCtr_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.223</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-1.408</td>
<td>reset_s2/Q</td>
<td>VGA/PixelCtr_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.223</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-1.408</td>
<td>reset_s2/Q</td>
<td>VGA/PixelCtr_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.223</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-1.408</td>
<td>reset_s2/Q</td>
<td>VGA/PixelCtr_4_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.223</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-1.408</td>
<td>reset_s2/Q</td>
<td>VGA/PixelCtr_5_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.223</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-1.408</td>
<td>reset_s2/Q</td>
<td>VGA/PixelCtr_6_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.223</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-1.408</td>
<td>reset_s2/Q</td>
<td>VGA/PixelCtr_7_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.223</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-1.408</td>
<td>reset_s2/Q</td>
<td>VGA/PixelCtr_8_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.223</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-1.408</td>
<td>reset_s2/Q</td>
<td>VGA/PixelCtr_9_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.223</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4.410</td>
<td>5.410</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_i_cache/icache_ren_s0</td>
</tr>
<tr>
<td>2</td>
<td>4.410</td>
<td>5.410</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_i_cache/icache_addr_20_s0</td>
</tr>
<tr>
<td>3</td>
<td>4.410</td>
<td>5.410</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_i_cache/icache_addr_4_s0</td>
</tr>
<tr>
<td>4</td>
<td>4.410</td>
<td>5.410</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ram_controller_inst/sdram_controller/u_sdrc_hs_top/Sdram_ba_init_1_s0</td>
</tr>
<tr>
<td>5</td>
<td>4.410</td>
<td>5.410</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ram_controller_inst/sdram_controller/u_sdrc_hs_top/u_sdrc_control_fsm/Ctrl_wr_data_valid_s1</td>
</tr>
<tr>
<td>6</td>
<td>4.410</td>
<td>5.410</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
<td>fb_inst/old_y_cursor_11_s0</td>
</tr>
<tr>
<td>7</td>
<td>4.410</td>
<td>5.410</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
<td>fb_inst/old_y_cursor_10_s0</td>
</tr>
<tr>
<td>8</td>
<td>4.410</td>
<td>5.410</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
<td>fb_inst/ptr_8_s1</td>
</tr>
<tr>
<td>9</td>
<td>4.410</td>
<td>5.410</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
<td>fb_inst/state_1_s1</td>
</tr>
<tr>
<td>10</td>
<td>4.410</td>
<td>5.410</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
<td>fb_inst/BRAM_0/dpb_inst_0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.151</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.180</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_interface_init/sdram_data_out_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C53[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R41C53[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>6.773</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[0][B]</td>
<td>cpu_1/control_bypass_ex/n86_s0/I1</td>
</tr>
<tr>
<td>7.343</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n86_s0/COUT</td>
</tr>
<tr>
<td>7.343</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C34[1][A]</td>
<td>cpu_1/control_bypass_ex/n87_s0/CIN</td>
</tr>
<tr>
<td>7.378</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C34[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n87_s0/COUT</td>
</tr>
<tr>
<td>7.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[1][B]</td>
<td>cpu_1/control_bypass_ex/n88_s0/CIN</td>
</tr>
<tr>
<td>7.413</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n88_s0/COUT</td>
</tr>
<tr>
<td>7.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[2][A]</td>
<td>cpu_1/control_bypass_ex/n89_s0/CIN</td>
</tr>
<tr>
<td>7.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n89_s0/COUT</td>
</tr>
<tr>
<td>7.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[2][B]</td>
<td>cpu_1/control_bypass_ex/n90_s0/CIN</td>
</tr>
<tr>
<td>7.483</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n90_s0/COUT</td>
</tr>
<tr>
<td>7.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[0][A]</td>
<td>cpu_1/control_bypass_ex/n91_s0/CIN</td>
</tr>
<tr>
<td>7.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n91_s0/COUT</td>
</tr>
<tr>
<td>7.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[0][B]</td>
<td>cpu_1/control_bypass_ex/n92_s0/CIN</td>
</tr>
<tr>
<td>7.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n92_s0/COUT</td>
</tr>
<tr>
<td>7.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[1][A]</td>
<td>cpu_1/control_bypass_ex/n93_s0/CIN</td>
</tr>
<tr>
<td>7.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n93_s0/COUT</td>
</tr>
<tr>
<td>7.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[1][B]</td>
<td>cpu_1/control_bypass_ex/n94_s0/CIN</td>
</tr>
<tr>
<td>7.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n94_s0/COUT</td>
</tr>
<tr>
<td>7.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[2][A]</td>
<td>cpu_1/control_bypass_ex/n95_s0/CIN</td>
</tr>
<tr>
<td>7.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n95_s0/COUT</td>
</tr>
<tr>
<td>7.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[2][B]</td>
<td>cpu_1/control_bypass_ex/n96_s0/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n96_s0/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[0][A]</td>
<td>cpu_1/control_bypass_ex/n97_s0/CIN</td>
</tr>
<tr>
<td>7.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n97_s0/COUT</td>
</tr>
<tr>
<td>8.989</td>
<td>1.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[3][B]</td>
<td>cpu_1/n11717_s11/I0</td>
</tr>
<tr>
<td>9.559</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R36C43[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11717_s11/F</td>
</tr>
<tr>
<td>9.561</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C43[2][B]</td>
<td>cpu_1/n11717_s13/I3</td>
</tr>
<tr>
<td>10.078</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>21</td>
<td>R36C43[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11717_s13/F</td>
</tr>
<tr>
<td>11.316</td>
<td>1.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[0][B]</td>
<td>cpu_1/n11716_s4/I1</td>
</tr>
<tr>
<td>11.871</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>49</td>
<td>R30C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11716_s4/F</td>
</tr>
<tr>
<td>12.634</td>
<td>0.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[2][A]</td>
<td>cpu_1/n11719_s3/I2</td>
</tr>
<tr>
<td>13.005</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11719_s3/F</td>
</tr>
<tr>
<td>13.185</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][B]</td>
<td>cpu_1/ALUInB_0_s2/I1</td>
</tr>
<tr>
<td>13.556</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>R32C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s2/F</td>
</tr>
<tr>
<td>14.988</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>cpu_1/ALUInA_31_s129/I2</td>
</tr>
<tr>
<td>15.359</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s129/F</td>
</tr>
<tr>
<td>15.364</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[3][B]</td>
<td>cpu_1/cpu_alu/n61_s3/I0</td>
</tr>
<tr>
<td>15.735</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C40[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n61_s3/F</td>
</tr>
<tr>
<td>16.513</td>
<td>0.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[2][B]</td>
<td>cpu_1/data_addr_Z_27_s5/I1</td>
</tr>
<tr>
<td>17.062</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C46[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s5/F</td>
</tr>
<tr>
<td>17.064</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>cpu_1/data_addr_Z_27_s1/I0</td>
</tr>
<tr>
<td>17.581</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R27C46[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s1/F</td>
</tr>
<tr>
<td>18.560</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C42[3][A]</td>
<td>cpu_1/data_addr_Z_27_s/I1</td>
</tr>
<tr>
<td>19.115</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R31C42[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s/F</td>
</tr>
<tr>
<td>20.857</td>
<td>1.742</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>bu/n395_s4/I0</td>
</tr>
<tr>
<td>21.412</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">bu/n395_s4/F</td>
</tr>
<tr>
<td>21.425</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][B]</td>
<td>bu/n395_s1/I2</td>
</tr>
<tr>
<td>21.878</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R24C26[3][B]</td>
<td style=" background: #97FFFF;">bu/n395_s1/F</td>
</tr>
<tr>
<td>22.364</td>
<td>0.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td>bu/bus_ready_Z_s4/I3</td>
</tr>
<tr>
<td>22.934</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td style=" background: #97FFFF;">bu/bus_ready_Z_s4/F</td>
</tr>
<tr>
<td>22.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[3][B]</td>
<td>bu/bus_ready_Z_s0/I3</td>
</tr>
<tr>
<td>23.452</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C34[3][B]</td>
<td style=" background: #97FFFF;">bu/bus_ready_Z_s0/F</td>
</tr>
<tr>
<td>24.307</td>
<td>0.855</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td>cpu_1/ALUInB_3_s3/I2</td>
</tr>
<tr>
<td>24.760</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R35C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_3_s3/F</td>
</tr>
<tr>
<td>25.986</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C47[1][A]</td>
<td>cpu_1/ALUInB_4_s4/I0</td>
</tr>
<tr>
<td>26.357</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R32C47[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_4_s4/F</td>
</tr>
<tr>
<td>27.069</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[3][B]</td>
<td>cpu_1/data_addr_Z_19_s5/I1</td>
</tr>
<tr>
<td>27.440</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_19_s5/F</td>
</tr>
<tr>
<td>28.218</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C49[2][B]</td>
<td>cpu_1/data_addr_Z_31_s2/I0</td>
</tr>
<tr>
<td>28.788</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C49[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_31_s2/F</td>
</tr>
<tr>
<td>28.961</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C48[3][B]</td>
<td>cpu_1/data_addr_Z_31_s0/I0</td>
</tr>
<tr>
<td>29.478</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R33C48[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_31_s0/F</td>
</tr>
<tr>
<td>29.928</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[2][B]</td>
<td>clint_inst/n675_s13/I0</td>
</tr>
<tr>
<td>30.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C40[2][B]</td>
<td style=" background: #97FFFF;">clint_inst/n675_s13/F</td>
</tr>
<tr>
<td>31.342</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td>SecondStageRAM/bram_array[0].bram_inst/wen0_s6/I1</td>
</tr>
<tr>
<td>31.804</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td style=" background: #97FFFF;">SecondStageRAM/bram_array[0].bram_inst/wen0_s6/F</td>
</tr>
<tr>
<td>31.805</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[2][A]</td>
<td>SecondStageRAM/bram_array[0].bram_inst/wen0_s3/I1</td>
</tr>
<tr>
<td>32.360</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R30C33[2][A]</td>
<td style=" background: #97FFFF;">SecondStageRAM/bram_array[0].bram_inst/wen0_s3/F</td>
</tr>
<tr>
<td>33.332</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td>bu/data_out_new_31_s14/I3</td>
</tr>
<tr>
<td>33.849</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R24C26[1][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s14/F</td>
</tr>
<tr>
<td>35.212</td>
<td>1.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C31[3][B]</td>
<td>mem/n359_s10/I2</td>
</tr>
<tr>
<td>35.729</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R44C31[3][B]</td>
<td style=" background: #97FFFF;">mem/n359_s10/F</td>
</tr>
<tr>
<td>37.278</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td>sdram_interface_init/n1774_s1/I3</td>
</tr>
<tr>
<td>37.740</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C25[0][A]</td>
<td style=" background: #97FFFF;">sdram_interface_init/n1774_s1/F</td>
</tr>
<tr>
<td>39.180</td>
<td>1.440</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[2][A]</td>
<td style=" font-weight:bold;">sdram_interface_init/sdram_data_out_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[2][A]</td>
<td>sdram_interface_init/sdram_data_out_0_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C2[2][A]</td>
<td>sdram_interface_init/sdram_data_out_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>29</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.149, 38.844%; route: 20.470, 60.470%; tC2Q: 0.232, 0.685%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.151</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.180</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_interface_init/sdram_data_out_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C53[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R41C53[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>6.773</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[0][B]</td>
<td>cpu_1/control_bypass_ex/n86_s0/I1</td>
</tr>
<tr>
<td>7.343</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n86_s0/COUT</td>
</tr>
<tr>
<td>7.343</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C34[1][A]</td>
<td>cpu_1/control_bypass_ex/n87_s0/CIN</td>
</tr>
<tr>
<td>7.378</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C34[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n87_s0/COUT</td>
</tr>
<tr>
<td>7.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[1][B]</td>
<td>cpu_1/control_bypass_ex/n88_s0/CIN</td>
</tr>
<tr>
<td>7.413</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n88_s0/COUT</td>
</tr>
<tr>
<td>7.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[2][A]</td>
<td>cpu_1/control_bypass_ex/n89_s0/CIN</td>
</tr>
<tr>
<td>7.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n89_s0/COUT</td>
</tr>
<tr>
<td>7.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[2][B]</td>
<td>cpu_1/control_bypass_ex/n90_s0/CIN</td>
</tr>
<tr>
<td>7.483</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n90_s0/COUT</td>
</tr>
<tr>
<td>7.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[0][A]</td>
<td>cpu_1/control_bypass_ex/n91_s0/CIN</td>
</tr>
<tr>
<td>7.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n91_s0/COUT</td>
</tr>
<tr>
<td>7.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[0][B]</td>
<td>cpu_1/control_bypass_ex/n92_s0/CIN</td>
</tr>
<tr>
<td>7.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n92_s0/COUT</td>
</tr>
<tr>
<td>7.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[1][A]</td>
<td>cpu_1/control_bypass_ex/n93_s0/CIN</td>
</tr>
<tr>
<td>7.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n93_s0/COUT</td>
</tr>
<tr>
<td>7.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[1][B]</td>
<td>cpu_1/control_bypass_ex/n94_s0/CIN</td>
</tr>
<tr>
<td>7.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n94_s0/COUT</td>
</tr>
<tr>
<td>7.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[2][A]</td>
<td>cpu_1/control_bypass_ex/n95_s0/CIN</td>
</tr>
<tr>
<td>7.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n95_s0/COUT</td>
</tr>
<tr>
<td>7.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[2][B]</td>
<td>cpu_1/control_bypass_ex/n96_s0/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n96_s0/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[0][A]</td>
<td>cpu_1/control_bypass_ex/n97_s0/CIN</td>
</tr>
<tr>
<td>7.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n97_s0/COUT</td>
</tr>
<tr>
<td>8.989</td>
<td>1.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[3][B]</td>
<td>cpu_1/n11717_s11/I0</td>
</tr>
<tr>
<td>9.559</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R36C43[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11717_s11/F</td>
</tr>
<tr>
<td>9.561</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C43[2][B]</td>
<td>cpu_1/n11717_s13/I3</td>
</tr>
<tr>
<td>10.078</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>21</td>
<td>R36C43[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11717_s13/F</td>
</tr>
<tr>
<td>11.316</td>
<td>1.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[0][B]</td>
<td>cpu_1/n11716_s4/I1</td>
</tr>
<tr>
<td>11.871</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>49</td>
<td>R30C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11716_s4/F</td>
</tr>
<tr>
<td>12.634</td>
<td>0.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[2][A]</td>
<td>cpu_1/n11719_s3/I2</td>
</tr>
<tr>
<td>13.005</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11719_s3/F</td>
</tr>
<tr>
<td>13.185</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][B]</td>
<td>cpu_1/ALUInB_0_s2/I1</td>
</tr>
<tr>
<td>13.556</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>R32C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s2/F</td>
</tr>
<tr>
<td>14.988</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>cpu_1/ALUInA_31_s129/I2</td>
</tr>
<tr>
<td>15.359</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s129/F</td>
</tr>
<tr>
<td>15.364</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[3][B]</td>
<td>cpu_1/cpu_alu/n61_s3/I0</td>
</tr>
<tr>
<td>15.735</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C40[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n61_s3/F</td>
</tr>
<tr>
<td>16.513</td>
<td>0.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[2][B]</td>
<td>cpu_1/data_addr_Z_27_s5/I1</td>
</tr>
<tr>
<td>17.062</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C46[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s5/F</td>
</tr>
<tr>
<td>17.064</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>cpu_1/data_addr_Z_27_s1/I0</td>
</tr>
<tr>
<td>17.581</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R27C46[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s1/F</td>
</tr>
<tr>
<td>18.560</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C42[3][A]</td>
<td>cpu_1/data_addr_Z_27_s/I1</td>
</tr>
<tr>
<td>19.115</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R31C42[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s/F</td>
</tr>
<tr>
<td>20.857</td>
<td>1.742</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>bu/n395_s4/I0</td>
</tr>
<tr>
<td>21.412</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">bu/n395_s4/F</td>
</tr>
<tr>
<td>21.425</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][B]</td>
<td>bu/n395_s1/I2</td>
</tr>
<tr>
<td>21.878</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R24C26[3][B]</td>
<td style=" background: #97FFFF;">bu/n395_s1/F</td>
</tr>
<tr>
<td>22.364</td>
<td>0.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td>bu/bus_ready_Z_s4/I3</td>
</tr>
<tr>
<td>22.934</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td style=" background: #97FFFF;">bu/bus_ready_Z_s4/F</td>
</tr>
<tr>
<td>22.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[3][B]</td>
<td>bu/bus_ready_Z_s0/I3</td>
</tr>
<tr>
<td>23.452</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C34[3][B]</td>
<td style=" background: #97FFFF;">bu/bus_ready_Z_s0/F</td>
</tr>
<tr>
<td>24.307</td>
<td>0.855</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td>cpu_1/ALUInB_3_s3/I2</td>
</tr>
<tr>
<td>24.760</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R35C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_3_s3/F</td>
</tr>
<tr>
<td>25.986</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C47[1][A]</td>
<td>cpu_1/ALUInB_4_s4/I0</td>
</tr>
<tr>
<td>26.357</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R32C47[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_4_s4/F</td>
</tr>
<tr>
<td>27.069</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[3][B]</td>
<td>cpu_1/data_addr_Z_19_s5/I1</td>
</tr>
<tr>
<td>27.440</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_19_s5/F</td>
</tr>
<tr>
<td>28.218</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C49[2][B]</td>
<td>cpu_1/data_addr_Z_31_s2/I0</td>
</tr>
<tr>
<td>28.788</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C49[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_31_s2/F</td>
</tr>
<tr>
<td>28.961</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C48[3][B]</td>
<td>cpu_1/data_addr_Z_31_s0/I0</td>
</tr>
<tr>
<td>29.478</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R33C48[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_31_s0/F</td>
</tr>
<tr>
<td>29.928</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[2][B]</td>
<td>clint_inst/n675_s13/I0</td>
</tr>
<tr>
<td>30.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C40[2][B]</td>
<td style=" background: #97FFFF;">clint_inst/n675_s13/F</td>
</tr>
<tr>
<td>31.342</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td>SecondStageRAM/bram_array[0].bram_inst/wen0_s6/I1</td>
</tr>
<tr>
<td>31.804</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td style=" background: #97FFFF;">SecondStageRAM/bram_array[0].bram_inst/wen0_s6/F</td>
</tr>
<tr>
<td>31.805</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[2][A]</td>
<td>SecondStageRAM/bram_array[0].bram_inst/wen0_s3/I1</td>
</tr>
<tr>
<td>32.360</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R30C33[2][A]</td>
<td style=" background: #97FFFF;">SecondStageRAM/bram_array[0].bram_inst/wen0_s3/F</td>
</tr>
<tr>
<td>33.332</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td>bu/data_out_new_31_s14/I3</td>
</tr>
<tr>
<td>33.849</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R24C26[1][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s14/F</td>
</tr>
<tr>
<td>35.212</td>
<td>1.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C31[3][B]</td>
<td>mem/n359_s10/I2</td>
</tr>
<tr>
<td>35.729</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R44C31[3][B]</td>
<td style=" background: #97FFFF;">mem/n359_s10/F</td>
</tr>
<tr>
<td>37.278</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td>sdram_interface_init/n1774_s1/I3</td>
</tr>
<tr>
<td>37.740</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C25[0][A]</td>
<td style=" background: #97FFFF;">sdram_interface_init/n1774_s1/F</td>
</tr>
<tr>
<td>39.180</td>
<td>1.440</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[2][B]</td>
<td style=" font-weight:bold;">sdram_interface_init/sdram_data_out_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[2][B]</td>
<td>sdram_interface_init/sdram_data_out_1_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C2[2][B]</td>
<td>sdram_interface_init/sdram_data_out_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>29</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.149, 38.844%; route: 20.470, 60.470%; tC2Q: 0.232, 0.685%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.165</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_interface_init/sdram_data_out_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C53[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R41C53[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>6.773</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[0][B]</td>
<td>cpu_1/control_bypass_ex/n86_s0/I1</td>
</tr>
<tr>
<td>7.343</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n86_s0/COUT</td>
</tr>
<tr>
<td>7.343</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C34[1][A]</td>
<td>cpu_1/control_bypass_ex/n87_s0/CIN</td>
</tr>
<tr>
<td>7.378</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C34[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n87_s0/COUT</td>
</tr>
<tr>
<td>7.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[1][B]</td>
<td>cpu_1/control_bypass_ex/n88_s0/CIN</td>
</tr>
<tr>
<td>7.413</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n88_s0/COUT</td>
</tr>
<tr>
<td>7.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[2][A]</td>
<td>cpu_1/control_bypass_ex/n89_s0/CIN</td>
</tr>
<tr>
<td>7.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n89_s0/COUT</td>
</tr>
<tr>
<td>7.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[2][B]</td>
<td>cpu_1/control_bypass_ex/n90_s0/CIN</td>
</tr>
<tr>
<td>7.483</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n90_s0/COUT</td>
</tr>
<tr>
<td>7.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[0][A]</td>
<td>cpu_1/control_bypass_ex/n91_s0/CIN</td>
</tr>
<tr>
<td>7.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n91_s0/COUT</td>
</tr>
<tr>
<td>7.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[0][B]</td>
<td>cpu_1/control_bypass_ex/n92_s0/CIN</td>
</tr>
<tr>
<td>7.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n92_s0/COUT</td>
</tr>
<tr>
<td>7.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[1][A]</td>
<td>cpu_1/control_bypass_ex/n93_s0/CIN</td>
</tr>
<tr>
<td>7.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n93_s0/COUT</td>
</tr>
<tr>
<td>7.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[1][B]</td>
<td>cpu_1/control_bypass_ex/n94_s0/CIN</td>
</tr>
<tr>
<td>7.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n94_s0/COUT</td>
</tr>
<tr>
<td>7.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[2][A]</td>
<td>cpu_1/control_bypass_ex/n95_s0/CIN</td>
</tr>
<tr>
<td>7.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n95_s0/COUT</td>
</tr>
<tr>
<td>7.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[2][B]</td>
<td>cpu_1/control_bypass_ex/n96_s0/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n96_s0/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[0][A]</td>
<td>cpu_1/control_bypass_ex/n97_s0/CIN</td>
</tr>
<tr>
<td>7.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n97_s0/COUT</td>
</tr>
<tr>
<td>8.989</td>
<td>1.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[3][B]</td>
<td>cpu_1/n11717_s11/I0</td>
</tr>
<tr>
<td>9.559</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R36C43[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11717_s11/F</td>
</tr>
<tr>
<td>9.561</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C43[2][B]</td>
<td>cpu_1/n11717_s13/I3</td>
</tr>
<tr>
<td>10.078</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>21</td>
<td>R36C43[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11717_s13/F</td>
</tr>
<tr>
<td>11.316</td>
<td>1.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[0][B]</td>
<td>cpu_1/n11716_s4/I1</td>
</tr>
<tr>
<td>11.871</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>49</td>
<td>R30C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11716_s4/F</td>
</tr>
<tr>
<td>12.634</td>
<td>0.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[2][A]</td>
<td>cpu_1/n11719_s3/I2</td>
</tr>
<tr>
<td>13.005</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11719_s3/F</td>
</tr>
<tr>
<td>13.185</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][B]</td>
<td>cpu_1/ALUInB_0_s2/I1</td>
</tr>
<tr>
<td>13.556</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>R32C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s2/F</td>
</tr>
<tr>
<td>14.988</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>cpu_1/ALUInA_31_s129/I2</td>
</tr>
<tr>
<td>15.359</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s129/F</td>
</tr>
<tr>
<td>15.364</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[3][B]</td>
<td>cpu_1/cpu_alu/n61_s3/I0</td>
</tr>
<tr>
<td>15.735</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C40[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n61_s3/F</td>
</tr>
<tr>
<td>16.513</td>
<td>0.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[2][B]</td>
<td>cpu_1/data_addr_Z_27_s5/I1</td>
</tr>
<tr>
<td>17.062</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C46[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s5/F</td>
</tr>
<tr>
<td>17.064</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>cpu_1/data_addr_Z_27_s1/I0</td>
</tr>
<tr>
<td>17.581</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R27C46[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s1/F</td>
</tr>
<tr>
<td>18.560</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C42[3][A]</td>
<td>cpu_1/data_addr_Z_27_s/I1</td>
</tr>
<tr>
<td>19.115</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R31C42[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s/F</td>
</tr>
<tr>
<td>20.857</td>
<td>1.742</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>bu/n395_s4/I0</td>
</tr>
<tr>
<td>21.412</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">bu/n395_s4/F</td>
</tr>
<tr>
<td>21.425</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][B]</td>
<td>bu/n395_s1/I2</td>
</tr>
<tr>
<td>21.878</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R24C26[3][B]</td>
<td style=" background: #97FFFF;">bu/n395_s1/F</td>
</tr>
<tr>
<td>22.364</td>
<td>0.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td>bu/bus_ready_Z_s4/I3</td>
</tr>
<tr>
<td>22.934</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td style=" background: #97FFFF;">bu/bus_ready_Z_s4/F</td>
</tr>
<tr>
<td>22.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[3][B]</td>
<td>bu/bus_ready_Z_s0/I3</td>
</tr>
<tr>
<td>23.452</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C34[3][B]</td>
<td style=" background: #97FFFF;">bu/bus_ready_Z_s0/F</td>
</tr>
<tr>
<td>24.307</td>
<td>0.855</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td>cpu_1/ALUInB_3_s3/I2</td>
</tr>
<tr>
<td>24.760</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R35C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_3_s3/F</td>
</tr>
<tr>
<td>25.986</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C47[1][A]</td>
<td>cpu_1/ALUInB_4_s4/I0</td>
</tr>
<tr>
<td>26.357</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R32C47[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_4_s4/F</td>
</tr>
<tr>
<td>27.069</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[3][B]</td>
<td>cpu_1/data_addr_Z_19_s5/I1</td>
</tr>
<tr>
<td>27.440</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_19_s5/F</td>
</tr>
<tr>
<td>28.218</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C49[2][B]</td>
<td>cpu_1/data_addr_Z_31_s2/I0</td>
</tr>
<tr>
<td>28.788</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C49[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_31_s2/F</td>
</tr>
<tr>
<td>28.961</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C48[3][B]</td>
<td>cpu_1/data_addr_Z_31_s0/I0</td>
</tr>
<tr>
<td>29.478</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R33C48[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_31_s0/F</td>
</tr>
<tr>
<td>29.928</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[2][B]</td>
<td>clint_inst/n675_s13/I0</td>
</tr>
<tr>
<td>30.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C40[2][B]</td>
<td style=" background: #97FFFF;">clint_inst/n675_s13/F</td>
</tr>
<tr>
<td>31.342</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td>SecondStageRAM/bram_array[0].bram_inst/wen0_s6/I1</td>
</tr>
<tr>
<td>31.804</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td style=" background: #97FFFF;">SecondStageRAM/bram_array[0].bram_inst/wen0_s6/F</td>
</tr>
<tr>
<td>31.805</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[2][A]</td>
<td>SecondStageRAM/bram_array[0].bram_inst/wen0_s3/I1</td>
</tr>
<tr>
<td>32.360</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R30C33[2][A]</td>
<td style=" background: #97FFFF;">SecondStageRAM/bram_array[0].bram_inst/wen0_s3/F</td>
</tr>
<tr>
<td>33.332</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td>bu/data_out_new_31_s14/I3</td>
</tr>
<tr>
<td>33.849</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R24C26[1][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s14/F</td>
</tr>
<tr>
<td>35.212</td>
<td>1.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C31[3][B]</td>
<td>mem/n359_s10/I2</td>
</tr>
<tr>
<td>35.729</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R44C31[3][B]</td>
<td style=" background: #97FFFF;">mem/n359_s10/F</td>
</tr>
<tr>
<td>37.278</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td>sdram_interface_init/n1774_s1/I3</td>
</tr>
<tr>
<td>37.740</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C25[0][A]</td>
<td style=" background: #97FFFF;">sdram_interface_init/n1774_s1/F</td>
</tr>
<tr>
<td>39.166</td>
<td>1.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C3[0][B]</td>
<td style=" font-weight:bold;">sdram_interface_init/sdram_data_out_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C3[0][B]</td>
<td>sdram_interface_init/sdram_data_out_3_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C3[0][B]</td>
<td>sdram_interface_init/sdram_data_out_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>29</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.149, 38.861%; route: 20.455, 60.453%; tC2Q: 0.232, 0.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.180</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.151</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_interface_init/sdram_data_out_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C53[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R41C53[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>6.773</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[0][B]</td>
<td>cpu_1/control_bypass_ex/n86_s0/I1</td>
</tr>
<tr>
<td>7.343</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n86_s0/COUT</td>
</tr>
<tr>
<td>7.343</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C34[1][A]</td>
<td>cpu_1/control_bypass_ex/n87_s0/CIN</td>
</tr>
<tr>
<td>7.378</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C34[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n87_s0/COUT</td>
</tr>
<tr>
<td>7.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[1][B]</td>
<td>cpu_1/control_bypass_ex/n88_s0/CIN</td>
</tr>
<tr>
<td>7.413</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n88_s0/COUT</td>
</tr>
<tr>
<td>7.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[2][A]</td>
<td>cpu_1/control_bypass_ex/n89_s0/CIN</td>
</tr>
<tr>
<td>7.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n89_s0/COUT</td>
</tr>
<tr>
<td>7.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[2][B]</td>
<td>cpu_1/control_bypass_ex/n90_s0/CIN</td>
</tr>
<tr>
<td>7.483</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n90_s0/COUT</td>
</tr>
<tr>
<td>7.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[0][A]</td>
<td>cpu_1/control_bypass_ex/n91_s0/CIN</td>
</tr>
<tr>
<td>7.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n91_s0/COUT</td>
</tr>
<tr>
<td>7.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[0][B]</td>
<td>cpu_1/control_bypass_ex/n92_s0/CIN</td>
</tr>
<tr>
<td>7.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n92_s0/COUT</td>
</tr>
<tr>
<td>7.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[1][A]</td>
<td>cpu_1/control_bypass_ex/n93_s0/CIN</td>
</tr>
<tr>
<td>7.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n93_s0/COUT</td>
</tr>
<tr>
<td>7.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[1][B]</td>
<td>cpu_1/control_bypass_ex/n94_s0/CIN</td>
</tr>
<tr>
<td>7.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n94_s0/COUT</td>
</tr>
<tr>
<td>7.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[2][A]</td>
<td>cpu_1/control_bypass_ex/n95_s0/CIN</td>
</tr>
<tr>
<td>7.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n95_s0/COUT</td>
</tr>
<tr>
<td>7.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[2][B]</td>
<td>cpu_1/control_bypass_ex/n96_s0/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n96_s0/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[0][A]</td>
<td>cpu_1/control_bypass_ex/n97_s0/CIN</td>
</tr>
<tr>
<td>7.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n97_s0/COUT</td>
</tr>
<tr>
<td>8.989</td>
<td>1.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[3][B]</td>
<td>cpu_1/n11717_s11/I0</td>
</tr>
<tr>
<td>9.559</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R36C43[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11717_s11/F</td>
</tr>
<tr>
<td>9.561</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C43[2][B]</td>
<td>cpu_1/n11717_s13/I3</td>
</tr>
<tr>
<td>10.078</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>21</td>
<td>R36C43[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11717_s13/F</td>
</tr>
<tr>
<td>11.316</td>
<td>1.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[0][B]</td>
<td>cpu_1/n11716_s4/I1</td>
</tr>
<tr>
<td>11.871</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>49</td>
<td>R30C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11716_s4/F</td>
</tr>
<tr>
<td>12.634</td>
<td>0.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[2][A]</td>
<td>cpu_1/n11719_s3/I2</td>
</tr>
<tr>
<td>13.005</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11719_s3/F</td>
</tr>
<tr>
<td>13.185</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][B]</td>
<td>cpu_1/ALUInB_0_s2/I1</td>
</tr>
<tr>
<td>13.556</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>R32C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s2/F</td>
</tr>
<tr>
<td>14.988</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>cpu_1/ALUInA_31_s129/I2</td>
</tr>
<tr>
<td>15.359</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s129/F</td>
</tr>
<tr>
<td>15.364</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[3][B]</td>
<td>cpu_1/cpu_alu/n61_s3/I0</td>
</tr>
<tr>
<td>15.735</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C40[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n61_s3/F</td>
</tr>
<tr>
<td>16.513</td>
<td>0.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[2][B]</td>
<td>cpu_1/data_addr_Z_27_s5/I1</td>
</tr>
<tr>
<td>17.062</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C46[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s5/F</td>
</tr>
<tr>
<td>17.064</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>cpu_1/data_addr_Z_27_s1/I0</td>
</tr>
<tr>
<td>17.581</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R27C46[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s1/F</td>
</tr>
<tr>
<td>18.560</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C42[3][A]</td>
<td>cpu_1/data_addr_Z_27_s/I1</td>
</tr>
<tr>
<td>19.115</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R31C42[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s/F</td>
</tr>
<tr>
<td>20.857</td>
<td>1.742</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>bu/n395_s4/I0</td>
</tr>
<tr>
<td>21.412</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">bu/n395_s4/F</td>
</tr>
<tr>
<td>21.425</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][B]</td>
<td>bu/n395_s1/I2</td>
</tr>
<tr>
<td>21.878</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R24C26[3][B]</td>
<td style=" background: #97FFFF;">bu/n395_s1/F</td>
</tr>
<tr>
<td>22.364</td>
<td>0.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td>bu/bus_ready_Z_s4/I3</td>
</tr>
<tr>
<td>22.934</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td style=" background: #97FFFF;">bu/bus_ready_Z_s4/F</td>
</tr>
<tr>
<td>22.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[3][B]</td>
<td>bu/bus_ready_Z_s0/I3</td>
</tr>
<tr>
<td>23.452</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C34[3][B]</td>
<td style=" background: #97FFFF;">bu/bus_ready_Z_s0/F</td>
</tr>
<tr>
<td>24.307</td>
<td>0.855</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td>cpu_1/ALUInB_3_s3/I2</td>
</tr>
<tr>
<td>24.760</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R35C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_3_s3/F</td>
</tr>
<tr>
<td>25.986</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C47[1][A]</td>
<td>cpu_1/ALUInB_4_s4/I0</td>
</tr>
<tr>
<td>26.357</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R32C47[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_4_s4/F</td>
</tr>
<tr>
<td>27.069</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[3][B]</td>
<td>cpu_1/data_addr_Z_19_s5/I1</td>
</tr>
<tr>
<td>27.440</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_19_s5/F</td>
</tr>
<tr>
<td>28.218</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C49[2][B]</td>
<td>cpu_1/data_addr_Z_31_s2/I0</td>
</tr>
<tr>
<td>28.788</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C49[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_31_s2/F</td>
</tr>
<tr>
<td>28.961</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C48[3][B]</td>
<td>cpu_1/data_addr_Z_31_s0/I0</td>
</tr>
<tr>
<td>29.478</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R33C48[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_31_s0/F</td>
</tr>
<tr>
<td>29.928</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[2][B]</td>
<td>clint_inst/n675_s13/I0</td>
</tr>
<tr>
<td>30.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C40[2][B]</td>
<td style=" background: #97FFFF;">clint_inst/n675_s13/F</td>
</tr>
<tr>
<td>31.342</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td>SecondStageRAM/bram_array[0].bram_inst/wen0_s6/I1</td>
</tr>
<tr>
<td>31.804</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td style=" background: #97FFFF;">SecondStageRAM/bram_array[0].bram_inst/wen0_s6/F</td>
</tr>
<tr>
<td>31.805</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[2][A]</td>
<td>SecondStageRAM/bram_array[0].bram_inst/wen0_s3/I1</td>
</tr>
<tr>
<td>32.360</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R30C33[2][A]</td>
<td style=" background: #97FFFF;">SecondStageRAM/bram_array[0].bram_inst/wen0_s3/F</td>
</tr>
<tr>
<td>33.332</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td>bu/data_out_new_31_s14/I3</td>
</tr>
<tr>
<td>33.849</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R24C26[1][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s14/F</td>
</tr>
<tr>
<td>35.212</td>
<td>1.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C31[3][B]</td>
<td>mem/n359_s10/I2</td>
</tr>
<tr>
<td>35.729</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R44C31[3][B]</td>
<td style=" background: #97FFFF;">mem/n359_s10/F</td>
</tr>
<tr>
<td>37.278</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td>sdram_interface_init/n1774_s1/I3</td>
</tr>
<tr>
<td>37.740</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C25[0][A]</td>
<td style=" background: #97FFFF;">sdram_interface_init/n1774_s1/F</td>
</tr>
<tr>
<td>39.151</td>
<td>1.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[0][B]</td>
<td style=" font-weight:bold;">sdram_interface_init/sdram_data_out_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[0][B]</td>
<td>sdram_interface_init/sdram_data_out_15_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C6[0][B]</td>
<td>sdram_interface_init/sdram_data_out_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>29</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.149, 38.878%; route: 20.441, 60.437%; tC2Q: 0.232, 0.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.180</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.151</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_interface_init/sdram_data_out_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C53[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R41C53[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>6.773</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[0][B]</td>
<td>cpu_1/control_bypass_ex/n86_s0/I1</td>
</tr>
<tr>
<td>7.343</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n86_s0/COUT</td>
</tr>
<tr>
<td>7.343</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C34[1][A]</td>
<td>cpu_1/control_bypass_ex/n87_s0/CIN</td>
</tr>
<tr>
<td>7.378</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C34[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n87_s0/COUT</td>
</tr>
<tr>
<td>7.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[1][B]</td>
<td>cpu_1/control_bypass_ex/n88_s0/CIN</td>
</tr>
<tr>
<td>7.413</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n88_s0/COUT</td>
</tr>
<tr>
<td>7.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[2][A]</td>
<td>cpu_1/control_bypass_ex/n89_s0/CIN</td>
</tr>
<tr>
<td>7.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n89_s0/COUT</td>
</tr>
<tr>
<td>7.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[2][B]</td>
<td>cpu_1/control_bypass_ex/n90_s0/CIN</td>
</tr>
<tr>
<td>7.483</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n90_s0/COUT</td>
</tr>
<tr>
<td>7.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[0][A]</td>
<td>cpu_1/control_bypass_ex/n91_s0/CIN</td>
</tr>
<tr>
<td>7.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n91_s0/COUT</td>
</tr>
<tr>
<td>7.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[0][B]</td>
<td>cpu_1/control_bypass_ex/n92_s0/CIN</td>
</tr>
<tr>
<td>7.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n92_s0/COUT</td>
</tr>
<tr>
<td>7.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[1][A]</td>
<td>cpu_1/control_bypass_ex/n93_s0/CIN</td>
</tr>
<tr>
<td>7.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n93_s0/COUT</td>
</tr>
<tr>
<td>7.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[1][B]</td>
<td>cpu_1/control_bypass_ex/n94_s0/CIN</td>
</tr>
<tr>
<td>7.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n94_s0/COUT</td>
</tr>
<tr>
<td>7.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[2][A]</td>
<td>cpu_1/control_bypass_ex/n95_s0/CIN</td>
</tr>
<tr>
<td>7.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n95_s0/COUT</td>
</tr>
<tr>
<td>7.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[2][B]</td>
<td>cpu_1/control_bypass_ex/n96_s0/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n96_s0/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[0][A]</td>
<td>cpu_1/control_bypass_ex/n97_s0/CIN</td>
</tr>
<tr>
<td>7.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n97_s0/COUT</td>
</tr>
<tr>
<td>8.989</td>
<td>1.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[3][B]</td>
<td>cpu_1/n11717_s11/I0</td>
</tr>
<tr>
<td>9.559</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R36C43[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11717_s11/F</td>
</tr>
<tr>
<td>9.561</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C43[2][B]</td>
<td>cpu_1/n11717_s13/I3</td>
</tr>
<tr>
<td>10.078</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>21</td>
<td>R36C43[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11717_s13/F</td>
</tr>
<tr>
<td>11.316</td>
<td>1.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[0][B]</td>
<td>cpu_1/n11716_s4/I1</td>
</tr>
<tr>
<td>11.871</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>49</td>
<td>R30C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11716_s4/F</td>
</tr>
<tr>
<td>12.634</td>
<td>0.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[2][A]</td>
<td>cpu_1/n11719_s3/I2</td>
</tr>
<tr>
<td>13.005</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11719_s3/F</td>
</tr>
<tr>
<td>13.185</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][B]</td>
<td>cpu_1/ALUInB_0_s2/I1</td>
</tr>
<tr>
<td>13.556</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>R32C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s2/F</td>
</tr>
<tr>
<td>14.988</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>cpu_1/ALUInA_31_s129/I2</td>
</tr>
<tr>
<td>15.359</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s129/F</td>
</tr>
<tr>
<td>15.364</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[3][B]</td>
<td>cpu_1/cpu_alu/n61_s3/I0</td>
</tr>
<tr>
<td>15.735</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C40[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n61_s3/F</td>
</tr>
<tr>
<td>16.513</td>
<td>0.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[2][B]</td>
<td>cpu_1/data_addr_Z_27_s5/I1</td>
</tr>
<tr>
<td>17.062</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C46[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s5/F</td>
</tr>
<tr>
<td>17.064</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>cpu_1/data_addr_Z_27_s1/I0</td>
</tr>
<tr>
<td>17.581</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R27C46[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s1/F</td>
</tr>
<tr>
<td>18.560</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C42[3][A]</td>
<td>cpu_1/data_addr_Z_27_s/I1</td>
</tr>
<tr>
<td>19.115</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R31C42[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s/F</td>
</tr>
<tr>
<td>20.857</td>
<td>1.742</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>bu/n395_s4/I0</td>
</tr>
<tr>
<td>21.412</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">bu/n395_s4/F</td>
</tr>
<tr>
<td>21.425</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][B]</td>
<td>bu/n395_s1/I2</td>
</tr>
<tr>
<td>21.878</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R24C26[3][B]</td>
<td style=" background: #97FFFF;">bu/n395_s1/F</td>
</tr>
<tr>
<td>22.364</td>
<td>0.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td>bu/bus_ready_Z_s4/I3</td>
</tr>
<tr>
<td>22.934</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td style=" background: #97FFFF;">bu/bus_ready_Z_s4/F</td>
</tr>
<tr>
<td>22.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[3][B]</td>
<td>bu/bus_ready_Z_s0/I3</td>
</tr>
<tr>
<td>23.452</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C34[3][B]</td>
<td style=" background: #97FFFF;">bu/bus_ready_Z_s0/F</td>
</tr>
<tr>
<td>24.307</td>
<td>0.855</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td>cpu_1/ALUInB_3_s3/I2</td>
</tr>
<tr>
<td>24.760</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R35C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_3_s3/F</td>
</tr>
<tr>
<td>25.986</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C47[1][A]</td>
<td>cpu_1/ALUInB_4_s4/I0</td>
</tr>
<tr>
<td>26.357</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R32C47[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_4_s4/F</td>
</tr>
<tr>
<td>27.069</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[3][B]</td>
<td>cpu_1/data_addr_Z_19_s5/I1</td>
</tr>
<tr>
<td>27.440</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_19_s5/F</td>
</tr>
<tr>
<td>28.218</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C49[2][B]</td>
<td>cpu_1/data_addr_Z_31_s2/I0</td>
</tr>
<tr>
<td>28.788</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C49[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_31_s2/F</td>
</tr>
<tr>
<td>28.961</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C48[3][B]</td>
<td>cpu_1/data_addr_Z_31_s0/I0</td>
</tr>
<tr>
<td>29.478</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R33C48[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_31_s0/F</td>
</tr>
<tr>
<td>29.928</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[2][B]</td>
<td>clint_inst/n675_s13/I0</td>
</tr>
<tr>
<td>30.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C40[2][B]</td>
<td style=" background: #97FFFF;">clint_inst/n675_s13/F</td>
</tr>
<tr>
<td>31.342</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td>SecondStageRAM/bram_array[0].bram_inst/wen0_s6/I1</td>
</tr>
<tr>
<td>31.804</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td style=" background: #97FFFF;">SecondStageRAM/bram_array[0].bram_inst/wen0_s6/F</td>
</tr>
<tr>
<td>31.805</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[2][A]</td>
<td>SecondStageRAM/bram_array[0].bram_inst/wen0_s3/I1</td>
</tr>
<tr>
<td>32.360</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R30C33[2][A]</td>
<td style=" background: #97FFFF;">SecondStageRAM/bram_array[0].bram_inst/wen0_s3/F</td>
</tr>
<tr>
<td>33.332</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td>bu/data_out_new_31_s14/I3</td>
</tr>
<tr>
<td>33.849</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R24C26[1][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s14/F</td>
</tr>
<tr>
<td>35.212</td>
<td>1.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C31[3][B]</td>
<td>mem/n359_s10/I2</td>
</tr>
<tr>
<td>35.729</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R44C31[3][B]</td>
<td style=" background: #97FFFF;">mem/n359_s10/F</td>
</tr>
<tr>
<td>37.278</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td>sdram_interface_init/n1774_s1/I3</td>
</tr>
<tr>
<td>37.740</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C25[0][A]</td>
<td style=" background: #97FFFF;">sdram_interface_init/n1774_s1/F</td>
</tr>
<tr>
<td>39.151</td>
<td>1.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[0][A]</td>
<td style=" font-weight:bold;">sdram_interface_init/sdram_data_out_19_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[0][A]</td>
<td>sdram_interface_init/sdram_data_out_19_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C6[0][A]</td>
<td>sdram_interface_init/sdram_data_out_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>29</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.149, 38.878%; route: 20.441, 60.437%; tC2Q: 0.232, 0.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.139</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_interface_init/sdram_data_out_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C53[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R41C53[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>6.773</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[0][B]</td>
<td>cpu_1/control_bypass_ex/n86_s0/I1</td>
</tr>
<tr>
<td>7.343</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n86_s0/COUT</td>
</tr>
<tr>
<td>7.343</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C34[1][A]</td>
<td>cpu_1/control_bypass_ex/n87_s0/CIN</td>
</tr>
<tr>
<td>7.378</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C34[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n87_s0/COUT</td>
</tr>
<tr>
<td>7.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[1][B]</td>
<td>cpu_1/control_bypass_ex/n88_s0/CIN</td>
</tr>
<tr>
<td>7.413</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n88_s0/COUT</td>
</tr>
<tr>
<td>7.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[2][A]</td>
<td>cpu_1/control_bypass_ex/n89_s0/CIN</td>
</tr>
<tr>
<td>7.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n89_s0/COUT</td>
</tr>
<tr>
<td>7.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[2][B]</td>
<td>cpu_1/control_bypass_ex/n90_s0/CIN</td>
</tr>
<tr>
<td>7.483</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n90_s0/COUT</td>
</tr>
<tr>
<td>7.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[0][A]</td>
<td>cpu_1/control_bypass_ex/n91_s0/CIN</td>
</tr>
<tr>
<td>7.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n91_s0/COUT</td>
</tr>
<tr>
<td>7.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[0][B]</td>
<td>cpu_1/control_bypass_ex/n92_s0/CIN</td>
</tr>
<tr>
<td>7.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n92_s0/COUT</td>
</tr>
<tr>
<td>7.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[1][A]</td>
<td>cpu_1/control_bypass_ex/n93_s0/CIN</td>
</tr>
<tr>
<td>7.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n93_s0/COUT</td>
</tr>
<tr>
<td>7.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[1][B]</td>
<td>cpu_1/control_bypass_ex/n94_s0/CIN</td>
</tr>
<tr>
<td>7.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n94_s0/COUT</td>
</tr>
<tr>
<td>7.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[2][A]</td>
<td>cpu_1/control_bypass_ex/n95_s0/CIN</td>
</tr>
<tr>
<td>7.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n95_s0/COUT</td>
</tr>
<tr>
<td>7.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[2][B]</td>
<td>cpu_1/control_bypass_ex/n96_s0/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n96_s0/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[0][A]</td>
<td>cpu_1/control_bypass_ex/n97_s0/CIN</td>
</tr>
<tr>
<td>7.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n97_s0/COUT</td>
</tr>
<tr>
<td>8.989</td>
<td>1.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[3][B]</td>
<td>cpu_1/n11717_s11/I0</td>
</tr>
<tr>
<td>9.559</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R36C43[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11717_s11/F</td>
</tr>
<tr>
<td>9.561</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C43[2][B]</td>
<td>cpu_1/n11717_s13/I3</td>
</tr>
<tr>
<td>10.078</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>21</td>
<td>R36C43[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11717_s13/F</td>
</tr>
<tr>
<td>11.316</td>
<td>1.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[0][B]</td>
<td>cpu_1/n11716_s4/I1</td>
</tr>
<tr>
<td>11.871</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>49</td>
<td>R30C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11716_s4/F</td>
</tr>
<tr>
<td>12.634</td>
<td>0.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[2][A]</td>
<td>cpu_1/n11719_s3/I2</td>
</tr>
<tr>
<td>13.005</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11719_s3/F</td>
</tr>
<tr>
<td>13.185</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][B]</td>
<td>cpu_1/ALUInB_0_s2/I1</td>
</tr>
<tr>
<td>13.556</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>R32C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s2/F</td>
</tr>
<tr>
<td>14.988</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>cpu_1/ALUInA_31_s129/I2</td>
</tr>
<tr>
<td>15.359</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s129/F</td>
</tr>
<tr>
<td>15.364</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[3][B]</td>
<td>cpu_1/cpu_alu/n61_s3/I0</td>
</tr>
<tr>
<td>15.735</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C40[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n61_s3/F</td>
</tr>
<tr>
<td>16.513</td>
<td>0.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[2][B]</td>
<td>cpu_1/data_addr_Z_27_s5/I1</td>
</tr>
<tr>
<td>17.062</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C46[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s5/F</td>
</tr>
<tr>
<td>17.064</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>cpu_1/data_addr_Z_27_s1/I0</td>
</tr>
<tr>
<td>17.581</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R27C46[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s1/F</td>
</tr>
<tr>
<td>18.560</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C42[3][A]</td>
<td>cpu_1/data_addr_Z_27_s/I1</td>
</tr>
<tr>
<td>19.115</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R31C42[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s/F</td>
</tr>
<tr>
<td>20.857</td>
<td>1.742</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>bu/n395_s4/I0</td>
</tr>
<tr>
<td>21.412</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">bu/n395_s4/F</td>
</tr>
<tr>
<td>21.425</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][B]</td>
<td>bu/n395_s1/I2</td>
</tr>
<tr>
<td>21.878</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R24C26[3][B]</td>
<td style=" background: #97FFFF;">bu/n395_s1/F</td>
</tr>
<tr>
<td>22.364</td>
<td>0.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td>bu/bus_ready_Z_s4/I3</td>
</tr>
<tr>
<td>22.934</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td style=" background: #97FFFF;">bu/bus_ready_Z_s4/F</td>
</tr>
<tr>
<td>22.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[3][B]</td>
<td>bu/bus_ready_Z_s0/I3</td>
</tr>
<tr>
<td>23.452</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C34[3][B]</td>
<td style=" background: #97FFFF;">bu/bus_ready_Z_s0/F</td>
</tr>
<tr>
<td>24.307</td>
<td>0.855</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td>cpu_1/ALUInB_3_s3/I2</td>
</tr>
<tr>
<td>24.760</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R35C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_3_s3/F</td>
</tr>
<tr>
<td>25.986</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C47[1][A]</td>
<td>cpu_1/ALUInB_4_s4/I0</td>
</tr>
<tr>
<td>26.357</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R32C47[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_4_s4/F</td>
</tr>
<tr>
<td>27.069</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[3][B]</td>
<td>cpu_1/data_addr_Z_19_s5/I1</td>
</tr>
<tr>
<td>27.440</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_19_s5/F</td>
</tr>
<tr>
<td>28.218</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C49[2][B]</td>
<td>cpu_1/data_addr_Z_31_s2/I0</td>
</tr>
<tr>
<td>28.788</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C49[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_31_s2/F</td>
</tr>
<tr>
<td>28.961</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C48[3][B]</td>
<td>cpu_1/data_addr_Z_31_s0/I0</td>
</tr>
<tr>
<td>29.478</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R33C48[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_31_s0/F</td>
</tr>
<tr>
<td>29.928</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[2][B]</td>
<td>clint_inst/n675_s13/I0</td>
</tr>
<tr>
<td>30.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C40[2][B]</td>
<td style=" background: #97FFFF;">clint_inst/n675_s13/F</td>
</tr>
<tr>
<td>31.342</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td>SecondStageRAM/bram_array[0].bram_inst/wen0_s6/I1</td>
</tr>
<tr>
<td>31.804</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td style=" background: #97FFFF;">SecondStageRAM/bram_array[0].bram_inst/wen0_s6/F</td>
</tr>
<tr>
<td>31.805</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[2][A]</td>
<td>SecondStageRAM/bram_array[0].bram_inst/wen0_s3/I1</td>
</tr>
<tr>
<td>32.360</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R30C33[2][A]</td>
<td style=" background: #97FFFF;">SecondStageRAM/bram_array[0].bram_inst/wen0_s3/F</td>
</tr>
<tr>
<td>33.332</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td>bu/data_out_new_31_s14/I3</td>
</tr>
<tr>
<td>33.849</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R24C26[1][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s14/F</td>
</tr>
<tr>
<td>35.212</td>
<td>1.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C31[3][B]</td>
<td>mem/n359_s10/I2</td>
</tr>
<tr>
<td>35.729</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R44C31[3][B]</td>
<td style=" background: #97FFFF;">mem/n359_s10/F</td>
</tr>
<tr>
<td>37.278</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td>sdram_interface_init/n1774_s1/I3</td>
</tr>
<tr>
<td>37.740</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C25[0][A]</td>
<td style=" background: #97FFFF;">sdram_interface_init/n1774_s1/F</td>
</tr>
<tr>
<td>39.139</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C4[1][A]</td>
<td style=" font-weight:bold;">sdram_interface_init/sdram_data_out_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C4[1][A]</td>
<td>sdram_interface_init/sdram_data_out_4_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C4[1][A]</td>
<td>sdram_interface_init/sdram_data_out_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>29</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.149, 38.891%; route: 20.429, 60.422%; tC2Q: 0.232, 0.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.139</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_interface_init/sdram_data_out_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C53[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R41C53[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>6.773</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[0][B]</td>
<td>cpu_1/control_bypass_ex/n86_s0/I1</td>
</tr>
<tr>
<td>7.343</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n86_s0/COUT</td>
</tr>
<tr>
<td>7.343</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C34[1][A]</td>
<td>cpu_1/control_bypass_ex/n87_s0/CIN</td>
</tr>
<tr>
<td>7.378</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C34[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n87_s0/COUT</td>
</tr>
<tr>
<td>7.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[1][B]</td>
<td>cpu_1/control_bypass_ex/n88_s0/CIN</td>
</tr>
<tr>
<td>7.413</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n88_s0/COUT</td>
</tr>
<tr>
<td>7.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[2][A]</td>
<td>cpu_1/control_bypass_ex/n89_s0/CIN</td>
</tr>
<tr>
<td>7.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n89_s0/COUT</td>
</tr>
<tr>
<td>7.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[2][B]</td>
<td>cpu_1/control_bypass_ex/n90_s0/CIN</td>
</tr>
<tr>
<td>7.483</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n90_s0/COUT</td>
</tr>
<tr>
<td>7.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[0][A]</td>
<td>cpu_1/control_bypass_ex/n91_s0/CIN</td>
</tr>
<tr>
<td>7.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n91_s0/COUT</td>
</tr>
<tr>
<td>7.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[0][B]</td>
<td>cpu_1/control_bypass_ex/n92_s0/CIN</td>
</tr>
<tr>
<td>7.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n92_s0/COUT</td>
</tr>
<tr>
<td>7.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[1][A]</td>
<td>cpu_1/control_bypass_ex/n93_s0/CIN</td>
</tr>
<tr>
<td>7.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n93_s0/COUT</td>
</tr>
<tr>
<td>7.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[1][B]</td>
<td>cpu_1/control_bypass_ex/n94_s0/CIN</td>
</tr>
<tr>
<td>7.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n94_s0/COUT</td>
</tr>
<tr>
<td>7.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[2][A]</td>
<td>cpu_1/control_bypass_ex/n95_s0/CIN</td>
</tr>
<tr>
<td>7.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n95_s0/COUT</td>
</tr>
<tr>
<td>7.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[2][B]</td>
<td>cpu_1/control_bypass_ex/n96_s0/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n96_s0/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[0][A]</td>
<td>cpu_1/control_bypass_ex/n97_s0/CIN</td>
</tr>
<tr>
<td>7.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n97_s0/COUT</td>
</tr>
<tr>
<td>8.989</td>
<td>1.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[3][B]</td>
<td>cpu_1/n11717_s11/I0</td>
</tr>
<tr>
<td>9.559</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R36C43[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11717_s11/F</td>
</tr>
<tr>
<td>9.561</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C43[2][B]</td>
<td>cpu_1/n11717_s13/I3</td>
</tr>
<tr>
<td>10.078</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>21</td>
<td>R36C43[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11717_s13/F</td>
</tr>
<tr>
<td>11.316</td>
<td>1.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[0][B]</td>
<td>cpu_1/n11716_s4/I1</td>
</tr>
<tr>
<td>11.871</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>49</td>
<td>R30C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11716_s4/F</td>
</tr>
<tr>
<td>12.634</td>
<td>0.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[2][A]</td>
<td>cpu_1/n11719_s3/I2</td>
</tr>
<tr>
<td>13.005</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11719_s3/F</td>
</tr>
<tr>
<td>13.185</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][B]</td>
<td>cpu_1/ALUInB_0_s2/I1</td>
</tr>
<tr>
<td>13.556</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>R32C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s2/F</td>
</tr>
<tr>
<td>14.988</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>cpu_1/ALUInA_31_s129/I2</td>
</tr>
<tr>
<td>15.359</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s129/F</td>
</tr>
<tr>
<td>15.364</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[3][B]</td>
<td>cpu_1/cpu_alu/n61_s3/I0</td>
</tr>
<tr>
<td>15.735</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C40[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n61_s3/F</td>
</tr>
<tr>
<td>16.513</td>
<td>0.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[2][B]</td>
<td>cpu_1/data_addr_Z_27_s5/I1</td>
</tr>
<tr>
<td>17.062</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C46[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s5/F</td>
</tr>
<tr>
<td>17.064</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>cpu_1/data_addr_Z_27_s1/I0</td>
</tr>
<tr>
<td>17.581</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R27C46[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s1/F</td>
</tr>
<tr>
<td>18.560</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C42[3][A]</td>
<td>cpu_1/data_addr_Z_27_s/I1</td>
</tr>
<tr>
<td>19.115</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R31C42[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s/F</td>
</tr>
<tr>
<td>20.857</td>
<td>1.742</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>bu/n395_s4/I0</td>
</tr>
<tr>
<td>21.412</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">bu/n395_s4/F</td>
</tr>
<tr>
<td>21.425</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][B]</td>
<td>bu/n395_s1/I2</td>
</tr>
<tr>
<td>21.878</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R24C26[3][B]</td>
<td style=" background: #97FFFF;">bu/n395_s1/F</td>
</tr>
<tr>
<td>22.364</td>
<td>0.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td>bu/bus_ready_Z_s4/I3</td>
</tr>
<tr>
<td>22.934</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td style=" background: #97FFFF;">bu/bus_ready_Z_s4/F</td>
</tr>
<tr>
<td>22.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[3][B]</td>
<td>bu/bus_ready_Z_s0/I3</td>
</tr>
<tr>
<td>23.452</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C34[3][B]</td>
<td style=" background: #97FFFF;">bu/bus_ready_Z_s0/F</td>
</tr>
<tr>
<td>24.307</td>
<td>0.855</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td>cpu_1/ALUInB_3_s3/I2</td>
</tr>
<tr>
<td>24.760</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R35C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_3_s3/F</td>
</tr>
<tr>
<td>25.986</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C47[1][A]</td>
<td>cpu_1/ALUInB_4_s4/I0</td>
</tr>
<tr>
<td>26.357</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R32C47[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_4_s4/F</td>
</tr>
<tr>
<td>27.069</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[3][B]</td>
<td>cpu_1/data_addr_Z_19_s5/I1</td>
</tr>
<tr>
<td>27.440</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_19_s5/F</td>
</tr>
<tr>
<td>28.218</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C49[2][B]</td>
<td>cpu_1/data_addr_Z_31_s2/I0</td>
</tr>
<tr>
<td>28.788</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C49[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_31_s2/F</td>
</tr>
<tr>
<td>28.961</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C48[3][B]</td>
<td>cpu_1/data_addr_Z_31_s0/I0</td>
</tr>
<tr>
<td>29.478</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R33C48[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_31_s0/F</td>
</tr>
<tr>
<td>29.928</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[2][B]</td>
<td>clint_inst/n675_s13/I0</td>
</tr>
<tr>
<td>30.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C40[2][B]</td>
<td style=" background: #97FFFF;">clint_inst/n675_s13/F</td>
</tr>
<tr>
<td>31.342</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td>SecondStageRAM/bram_array[0].bram_inst/wen0_s6/I1</td>
</tr>
<tr>
<td>31.804</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td style=" background: #97FFFF;">SecondStageRAM/bram_array[0].bram_inst/wen0_s6/F</td>
</tr>
<tr>
<td>31.805</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[2][A]</td>
<td>SecondStageRAM/bram_array[0].bram_inst/wen0_s3/I1</td>
</tr>
<tr>
<td>32.360</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R30C33[2][A]</td>
<td style=" background: #97FFFF;">SecondStageRAM/bram_array[0].bram_inst/wen0_s3/F</td>
</tr>
<tr>
<td>33.332</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td>bu/data_out_new_31_s14/I3</td>
</tr>
<tr>
<td>33.849</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R24C26[1][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s14/F</td>
</tr>
<tr>
<td>35.212</td>
<td>1.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C31[3][B]</td>
<td>mem/n359_s10/I2</td>
</tr>
<tr>
<td>35.729</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R44C31[3][B]</td>
<td style=" background: #97FFFF;">mem/n359_s10/F</td>
</tr>
<tr>
<td>37.278</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td>sdram_interface_init/n1774_s1/I3</td>
</tr>
<tr>
<td>37.740</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C25[0][A]</td>
<td style=" background: #97FFFF;">sdram_interface_init/n1774_s1/F</td>
</tr>
<tr>
<td>39.139</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C4[1][B]</td>
<td style=" font-weight:bold;">sdram_interface_init/sdram_data_out_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C4[1][B]</td>
<td>sdram_interface_init/sdram_data_out_5_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C4[1][B]</td>
<td>sdram_interface_init/sdram_data_out_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>29</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.149, 38.891%; route: 20.429, 60.422%; tC2Q: 0.232, 0.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.139</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_interface_init/sdram_data_out_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C53[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R41C53[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>6.773</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[0][B]</td>
<td>cpu_1/control_bypass_ex/n86_s0/I1</td>
</tr>
<tr>
<td>7.343</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n86_s0/COUT</td>
</tr>
<tr>
<td>7.343</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C34[1][A]</td>
<td>cpu_1/control_bypass_ex/n87_s0/CIN</td>
</tr>
<tr>
<td>7.378</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C34[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n87_s0/COUT</td>
</tr>
<tr>
<td>7.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[1][B]</td>
<td>cpu_1/control_bypass_ex/n88_s0/CIN</td>
</tr>
<tr>
<td>7.413</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n88_s0/COUT</td>
</tr>
<tr>
<td>7.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[2][A]</td>
<td>cpu_1/control_bypass_ex/n89_s0/CIN</td>
</tr>
<tr>
<td>7.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n89_s0/COUT</td>
</tr>
<tr>
<td>7.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[2][B]</td>
<td>cpu_1/control_bypass_ex/n90_s0/CIN</td>
</tr>
<tr>
<td>7.483</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n90_s0/COUT</td>
</tr>
<tr>
<td>7.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[0][A]</td>
<td>cpu_1/control_bypass_ex/n91_s0/CIN</td>
</tr>
<tr>
<td>7.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n91_s0/COUT</td>
</tr>
<tr>
<td>7.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[0][B]</td>
<td>cpu_1/control_bypass_ex/n92_s0/CIN</td>
</tr>
<tr>
<td>7.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n92_s0/COUT</td>
</tr>
<tr>
<td>7.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[1][A]</td>
<td>cpu_1/control_bypass_ex/n93_s0/CIN</td>
</tr>
<tr>
<td>7.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n93_s0/COUT</td>
</tr>
<tr>
<td>7.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[1][B]</td>
<td>cpu_1/control_bypass_ex/n94_s0/CIN</td>
</tr>
<tr>
<td>7.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n94_s0/COUT</td>
</tr>
<tr>
<td>7.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[2][A]</td>
<td>cpu_1/control_bypass_ex/n95_s0/CIN</td>
</tr>
<tr>
<td>7.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n95_s0/COUT</td>
</tr>
<tr>
<td>7.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[2][B]</td>
<td>cpu_1/control_bypass_ex/n96_s0/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n96_s0/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[0][A]</td>
<td>cpu_1/control_bypass_ex/n97_s0/CIN</td>
</tr>
<tr>
<td>7.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n97_s0/COUT</td>
</tr>
<tr>
<td>8.989</td>
<td>1.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[3][B]</td>
<td>cpu_1/n11717_s11/I0</td>
</tr>
<tr>
<td>9.559</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R36C43[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11717_s11/F</td>
</tr>
<tr>
<td>9.561</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C43[2][B]</td>
<td>cpu_1/n11717_s13/I3</td>
</tr>
<tr>
<td>10.078</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>21</td>
<td>R36C43[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11717_s13/F</td>
</tr>
<tr>
<td>11.316</td>
<td>1.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[0][B]</td>
<td>cpu_1/n11716_s4/I1</td>
</tr>
<tr>
<td>11.871</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>49</td>
<td>R30C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11716_s4/F</td>
</tr>
<tr>
<td>12.634</td>
<td>0.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[2][A]</td>
<td>cpu_1/n11719_s3/I2</td>
</tr>
<tr>
<td>13.005</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11719_s3/F</td>
</tr>
<tr>
<td>13.185</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][B]</td>
<td>cpu_1/ALUInB_0_s2/I1</td>
</tr>
<tr>
<td>13.556</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>R32C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s2/F</td>
</tr>
<tr>
<td>14.988</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>cpu_1/ALUInA_31_s129/I2</td>
</tr>
<tr>
<td>15.359</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s129/F</td>
</tr>
<tr>
<td>15.364</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[3][B]</td>
<td>cpu_1/cpu_alu/n61_s3/I0</td>
</tr>
<tr>
<td>15.735</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C40[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n61_s3/F</td>
</tr>
<tr>
<td>16.513</td>
<td>0.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[2][B]</td>
<td>cpu_1/data_addr_Z_27_s5/I1</td>
</tr>
<tr>
<td>17.062</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C46[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s5/F</td>
</tr>
<tr>
<td>17.064</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>cpu_1/data_addr_Z_27_s1/I0</td>
</tr>
<tr>
<td>17.581</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R27C46[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s1/F</td>
</tr>
<tr>
<td>18.560</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C42[3][A]</td>
<td>cpu_1/data_addr_Z_27_s/I1</td>
</tr>
<tr>
<td>19.115</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R31C42[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s/F</td>
</tr>
<tr>
<td>20.857</td>
<td>1.742</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>bu/n395_s4/I0</td>
</tr>
<tr>
<td>21.412</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">bu/n395_s4/F</td>
</tr>
<tr>
<td>21.425</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][B]</td>
<td>bu/n395_s1/I2</td>
</tr>
<tr>
<td>21.878</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R24C26[3][B]</td>
<td style=" background: #97FFFF;">bu/n395_s1/F</td>
</tr>
<tr>
<td>22.364</td>
<td>0.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td>bu/bus_ready_Z_s4/I3</td>
</tr>
<tr>
<td>22.934</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td style=" background: #97FFFF;">bu/bus_ready_Z_s4/F</td>
</tr>
<tr>
<td>22.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[3][B]</td>
<td>bu/bus_ready_Z_s0/I3</td>
</tr>
<tr>
<td>23.452</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C34[3][B]</td>
<td style=" background: #97FFFF;">bu/bus_ready_Z_s0/F</td>
</tr>
<tr>
<td>24.307</td>
<td>0.855</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td>cpu_1/ALUInB_3_s3/I2</td>
</tr>
<tr>
<td>24.760</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R35C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_3_s3/F</td>
</tr>
<tr>
<td>25.986</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C47[1][A]</td>
<td>cpu_1/ALUInB_4_s4/I0</td>
</tr>
<tr>
<td>26.357</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R32C47[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_4_s4/F</td>
</tr>
<tr>
<td>27.069</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[3][B]</td>
<td>cpu_1/data_addr_Z_19_s5/I1</td>
</tr>
<tr>
<td>27.440</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_19_s5/F</td>
</tr>
<tr>
<td>28.218</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C49[2][B]</td>
<td>cpu_1/data_addr_Z_31_s2/I0</td>
</tr>
<tr>
<td>28.788</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C49[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_31_s2/F</td>
</tr>
<tr>
<td>28.961</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C48[3][B]</td>
<td>cpu_1/data_addr_Z_31_s0/I0</td>
</tr>
<tr>
<td>29.478</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R33C48[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_31_s0/F</td>
</tr>
<tr>
<td>29.928</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[2][B]</td>
<td>clint_inst/n675_s13/I0</td>
</tr>
<tr>
<td>30.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C40[2][B]</td>
<td style=" background: #97FFFF;">clint_inst/n675_s13/F</td>
</tr>
<tr>
<td>31.342</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td>SecondStageRAM/bram_array[0].bram_inst/wen0_s6/I1</td>
</tr>
<tr>
<td>31.804</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td style=" background: #97FFFF;">SecondStageRAM/bram_array[0].bram_inst/wen0_s6/F</td>
</tr>
<tr>
<td>31.805</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[2][A]</td>
<td>SecondStageRAM/bram_array[0].bram_inst/wen0_s3/I1</td>
</tr>
<tr>
<td>32.360</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R30C33[2][A]</td>
<td style=" background: #97FFFF;">SecondStageRAM/bram_array[0].bram_inst/wen0_s3/F</td>
</tr>
<tr>
<td>33.332</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td>bu/data_out_new_31_s14/I3</td>
</tr>
<tr>
<td>33.849</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R24C26[1][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s14/F</td>
</tr>
<tr>
<td>35.212</td>
<td>1.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C31[3][B]</td>
<td>mem/n359_s10/I2</td>
</tr>
<tr>
<td>35.729</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R44C31[3][B]</td>
<td style=" background: #97FFFF;">mem/n359_s10/F</td>
</tr>
<tr>
<td>37.278</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td>sdram_interface_init/n1774_s1/I3</td>
</tr>
<tr>
<td>37.740</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C25[0][A]</td>
<td style=" background: #97FFFF;">sdram_interface_init/n1774_s1/F</td>
</tr>
<tr>
<td>39.139</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C4[2][A]</td>
<td style=" font-weight:bold;">sdram_interface_init/sdram_data_out_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C4[2][A]</td>
<td>sdram_interface_init/sdram_data_out_6_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C4[2][A]</td>
<td>sdram_interface_init/sdram_data_out_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>29</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.149, 38.891%; route: 20.429, 60.422%; tC2Q: 0.232, 0.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.139</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_interface_init/sdram_data_out_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C53[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R41C53[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>6.773</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[0][B]</td>
<td>cpu_1/control_bypass_ex/n86_s0/I1</td>
</tr>
<tr>
<td>7.343</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n86_s0/COUT</td>
</tr>
<tr>
<td>7.343</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C34[1][A]</td>
<td>cpu_1/control_bypass_ex/n87_s0/CIN</td>
</tr>
<tr>
<td>7.378</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C34[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n87_s0/COUT</td>
</tr>
<tr>
<td>7.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[1][B]</td>
<td>cpu_1/control_bypass_ex/n88_s0/CIN</td>
</tr>
<tr>
<td>7.413</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n88_s0/COUT</td>
</tr>
<tr>
<td>7.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[2][A]</td>
<td>cpu_1/control_bypass_ex/n89_s0/CIN</td>
</tr>
<tr>
<td>7.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n89_s0/COUT</td>
</tr>
<tr>
<td>7.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[2][B]</td>
<td>cpu_1/control_bypass_ex/n90_s0/CIN</td>
</tr>
<tr>
<td>7.483</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n90_s0/COUT</td>
</tr>
<tr>
<td>7.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[0][A]</td>
<td>cpu_1/control_bypass_ex/n91_s0/CIN</td>
</tr>
<tr>
<td>7.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n91_s0/COUT</td>
</tr>
<tr>
<td>7.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[0][B]</td>
<td>cpu_1/control_bypass_ex/n92_s0/CIN</td>
</tr>
<tr>
<td>7.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n92_s0/COUT</td>
</tr>
<tr>
<td>7.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[1][A]</td>
<td>cpu_1/control_bypass_ex/n93_s0/CIN</td>
</tr>
<tr>
<td>7.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n93_s0/COUT</td>
</tr>
<tr>
<td>7.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[1][B]</td>
<td>cpu_1/control_bypass_ex/n94_s0/CIN</td>
</tr>
<tr>
<td>7.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n94_s0/COUT</td>
</tr>
<tr>
<td>7.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[2][A]</td>
<td>cpu_1/control_bypass_ex/n95_s0/CIN</td>
</tr>
<tr>
<td>7.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n95_s0/COUT</td>
</tr>
<tr>
<td>7.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[2][B]</td>
<td>cpu_1/control_bypass_ex/n96_s0/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n96_s0/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[0][A]</td>
<td>cpu_1/control_bypass_ex/n97_s0/CIN</td>
</tr>
<tr>
<td>7.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n97_s0/COUT</td>
</tr>
<tr>
<td>8.989</td>
<td>1.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[3][B]</td>
<td>cpu_1/n11717_s11/I0</td>
</tr>
<tr>
<td>9.559</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R36C43[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11717_s11/F</td>
</tr>
<tr>
<td>9.561</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C43[2][B]</td>
<td>cpu_1/n11717_s13/I3</td>
</tr>
<tr>
<td>10.078</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>21</td>
<td>R36C43[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11717_s13/F</td>
</tr>
<tr>
<td>11.316</td>
<td>1.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[0][B]</td>
<td>cpu_1/n11716_s4/I1</td>
</tr>
<tr>
<td>11.871</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>49</td>
<td>R30C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11716_s4/F</td>
</tr>
<tr>
<td>12.634</td>
<td>0.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[2][A]</td>
<td>cpu_1/n11719_s3/I2</td>
</tr>
<tr>
<td>13.005</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11719_s3/F</td>
</tr>
<tr>
<td>13.185</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][B]</td>
<td>cpu_1/ALUInB_0_s2/I1</td>
</tr>
<tr>
<td>13.556</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>R32C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s2/F</td>
</tr>
<tr>
<td>14.988</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>cpu_1/ALUInA_31_s129/I2</td>
</tr>
<tr>
<td>15.359</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s129/F</td>
</tr>
<tr>
<td>15.364</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[3][B]</td>
<td>cpu_1/cpu_alu/n61_s3/I0</td>
</tr>
<tr>
<td>15.735</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C40[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n61_s3/F</td>
</tr>
<tr>
<td>16.513</td>
<td>0.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[2][B]</td>
<td>cpu_1/data_addr_Z_27_s5/I1</td>
</tr>
<tr>
<td>17.062</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C46[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s5/F</td>
</tr>
<tr>
<td>17.064</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>cpu_1/data_addr_Z_27_s1/I0</td>
</tr>
<tr>
<td>17.581</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R27C46[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s1/F</td>
</tr>
<tr>
<td>18.560</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C42[3][A]</td>
<td>cpu_1/data_addr_Z_27_s/I1</td>
</tr>
<tr>
<td>19.115</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R31C42[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s/F</td>
</tr>
<tr>
<td>20.857</td>
<td>1.742</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>bu/n395_s4/I0</td>
</tr>
<tr>
<td>21.412</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">bu/n395_s4/F</td>
</tr>
<tr>
<td>21.425</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][B]</td>
<td>bu/n395_s1/I2</td>
</tr>
<tr>
<td>21.878</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R24C26[3][B]</td>
<td style=" background: #97FFFF;">bu/n395_s1/F</td>
</tr>
<tr>
<td>22.364</td>
<td>0.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td>bu/bus_ready_Z_s4/I3</td>
</tr>
<tr>
<td>22.934</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td style=" background: #97FFFF;">bu/bus_ready_Z_s4/F</td>
</tr>
<tr>
<td>22.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[3][B]</td>
<td>bu/bus_ready_Z_s0/I3</td>
</tr>
<tr>
<td>23.452</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C34[3][B]</td>
<td style=" background: #97FFFF;">bu/bus_ready_Z_s0/F</td>
</tr>
<tr>
<td>24.307</td>
<td>0.855</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td>cpu_1/ALUInB_3_s3/I2</td>
</tr>
<tr>
<td>24.760</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R35C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_3_s3/F</td>
</tr>
<tr>
<td>25.986</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C47[1][A]</td>
<td>cpu_1/ALUInB_4_s4/I0</td>
</tr>
<tr>
<td>26.357</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R32C47[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_4_s4/F</td>
</tr>
<tr>
<td>27.069</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[3][B]</td>
<td>cpu_1/data_addr_Z_19_s5/I1</td>
</tr>
<tr>
<td>27.440</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_19_s5/F</td>
</tr>
<tr>
<td>28.218</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C49[2][B]</td>
<td>cpu_1/data_addr_Z_31_s2/I0</td>
</tr>
<tr>
<td>28.788</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C49[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_31_s2/F</td>
</tr>
<tr>
<td>28.961</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C48[3][B]</td>
<td>cpu_1/data_addr_Z_31_s0/I0</td>
</tr>
<tr>
<td>29.478</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R33C48[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_31_s0/F</td>
</tr>
<tr>
<td>29.928</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[2][B]</td>
<td>clint_inst/n675_s13/I0</td>
</tr>
<tr>
<td>30.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C40[2][B]</td>
<td style=" background: #97FFFF;">clint_inst/n675_s13/F</td>
</tr>
<tr>
<td>31.342</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td>SecondStageRAM/bram_array[0].bram_inst/wen0_s6/I1</td>
</tr>
<tr>
<td>31.804</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td style=" background: #97FFFF;">SecondStageRAM/bram_array[0].bram_inst/wen0_s6/F</td>
</tr>
<tr>
<td>31.805</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[2][A]</td>
<td>SecondStageRAM/bram_array[0].bram_inst/wen0_s3/I1</td>
</tr>
<tr>
<td>32.360</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R30C33[2][A]</td>
<td style=" background: #97FFFF;">SecondStageRAM/bram_array[0].bram_inst/wen0_s3/F</td>
</tr>
<tr>
<td>33.332</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td>bu/data_out_new_31_s14/I3</td>
</tr>
<tr>
<td>33.849</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R24C26[1][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s14/F</td>
</tr>
<tr>
<td>35.212</td>
<td>1.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C31[3][B]</td>
<td>mem/n359_s10/I2</td>
</tr>
<tr>
<td>35.729</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R44C31[3][B]</td>
<td style=" background: #97FFFF;">mem/n359_s10/F</td>
</tr>
<tr>
<td>37.278</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td>sdram_interface_init/n1774_s1/I3</td>
</tr>
<tr>
<td>37.740</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C25[0][A]</td>
<td style=" background: #97FFFF;">sdram_interface_init/n1774_s1/F</td>
</tr>
<tr>
<td>39.139</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C4[2][B]</td>
<td style=" font-weight:bold;">sdram_interface_init/sdram_data_out_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C4[2][B]</td>
<td>sdram_interface_init/sdram_data_out_7_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C4[2][B]</td>
<td>sdram_interface_init/sdram_data_out_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>29</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.149, 38.891%; route: 20.429, 60.422%; tC2Q: 0.232, 0.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_interface_init/sdram_data_out_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C53[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R41C53[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>6.773</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[0][B]</td>
<td>cpu_1/control_bypass_ex/n86_s0/I1</td>
</tr>
<tr>
<td>7.343</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n86_s0/COUT</td>
</tr>
<tr>
<td>7.343</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C34[1][A]</td>
<td>cpu_1/control_bypass_ex/n87_s0/CIN</td>
</tr>
<tr>
<td>7.378</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C34[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n87_s0/COUT</td>
</tr>
<tr>
<td>7.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[1][B]</td>
<td>cpu_1/control_bypass_ex/n88_s0/CIN</td>
</tr>
<tr>
<td>7.413</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n88_s0/COUT</td>
</tr>
<tr>
<td>7.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[2][A]</td>
<td>cpu_1/control_bypass_ex/n89_s0/CIN</td>
</tr>
<tr>
<td>7.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n89_s0/COUT</td>
</tr>
<tr>
<td>7.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[2][B]</td>
<td>cpu_1/control_bypass_ex/n90_s0/CIN</td>
</tr>
<tr>
<td>7.483</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n90_s0/COUT</td>
</tr>
<tr>
<td>7.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[0][A]</td>
<td>cpu_1/control_bypass_ex/n91_s0/CIN</td>
</tr>
<tr>
<td>7.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n91_s0/COUT</td>
</tr>
<tr>
<td>7.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[0][B]</td>
<td>cpu_1/control_bypass_ex/n92_s0/CIN</td>
</tr>
<tr>
<td>7.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n92_s0/COUT</td>
</tr>
<tr>
<td>7.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[1][A]</td>
<td>cpu_1/control_bypass_ex/n93_s0/CIN</td>
</tr>
<tr>
<td>7.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n93_s0/COUT</td>
</tr>
<tr>
<td>7.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[1][B]</td>
<td>cpu_1/control_bypass_ex/n94_s0/CIN</td>
</tr>
<tr>
<td>7.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n94_s0/COUT</td>
</tr>
<tr>
<td>7.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[2][A]</td>
<td>cpu_1/control_bypass_ex/n95_s0/CIN</td>
</tr>
<tr>
<td>7.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n95_s0/COUT</td>
</tr>
<tr>
<td>7.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[2][B]</td>
<td>cpu_1/control_bypass_ex/n96_s0/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n96_s0/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[0][A]</td>
<td>cpu_1/control_bypass_ex/n97_s0/CIN</td>
</tr>
<tr>
<td>7.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n97_s0/COUT</td>
</tr>
<tr>
<td>8.989</td>
<td>1.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[3][B]</td>
<td>cpu_1/n11717_s11/I0</td>
</tr>
<tr>
<td>9.559</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R36C43[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11717_s11/F</td>
</tr>
<tr>
<td>9.561</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C43[2][B]</td>
<td>cpu_1/n11717_s13/I3</td>
</tr>
<tr>
<td>10.078</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>21</td>
<td>R36C43[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11717_s13/F</td>
</tr>
<tr>
<td>11.316</td>
<td>1.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[0][B]</td>
<td>cpu_1/n11716_s4/I1</td>
</tr>
<tr>
<td>11.871</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>49</td>
<td>R30C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11716_s4/F</td>
</tr>
<tr>
<td>12.634</td>
<td>0.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[2][A]</td>
<td>cpu_1/n11719_s3/I2</td>
</tr>
<tr>
<td>13.005</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11719_s3/F</td>
</tr>
<tr>
<td>13.185</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][B]</td>
<td>cpu_1/ALUInB_0_s2/I1</td>
</tr>
<tr>
<td>13.556</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>R32C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s2/F</td>
</tr>
<tr>
<td>14.988</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>cpu_1/ALUInA_31_s129/I2</td>
</tr>
<tr>
<td>15.359</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s129/F</td>
</tr>
<tr>
<td>15.364</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[3][B]</td>
<td>cpu_1/cpu_alu/n61_s3/I0</td>
</tr>
<tr>
<td>15.735</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C40[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n61_s3/F</td>
</tr>
<tr>
<td>16.513</td>
<td>0.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[2][B]</td>
<td>cpu_1/data_addr_Z_27_s5/I1</td>
</tr>
<tr>
<td>17.062</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C46[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s5/F</td>
</tr>
<tr>
<td>17.064</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>cpu_1/data_addr_Z_27_s1/I0</td>
</tr>
<tr>
<td>17.581</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R27C46[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s1/F</td>
</tr>
<tr>
<td>18.560</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C42[3][A]</td>
<td>cpu_1/data_addr_Z_27_s/I1</td>
</tr>
<tr>
<td>19.115</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R31C42[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s/F</td>
</tr>
<tr>
<td>20.857</td>
<td>1.742</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>bu/n395_s4/I0</td>
</tr>
<tr>
<td>21.412</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">bu/n395_s4/F</td>
</tr>
<tr>
<td>21.425</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][B]</td>
<td>bu/n395_s1/I2</td>
</tr>
<tr>
<td>21.878</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R24C26[3][B]</td>
<td style=" background: #97FFFF;">bu/n395_s1/F</td>
</tr>
<tr>
<td>22.364</td>
<td>0.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td>bu/bus_ready_Z_s4/I3</td>
</tr>
<tr>
<td>22.934</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td style=" background: #97FFFF;">bu/bus_ready_Z_s4/F</td>
</tr>
<tr>
<td>22.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[3][B]</td>
<td>bu/bus_ready_Z_s0/I3</td>
</tr>
<tr>
<td>23.452</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C34[3][B]</td>
<td style=" background: #97FFFF;">bu/bus_ready_Z_s0/F</td>
</tr>
<tr>
<td>24.307</td>
<td>0.855</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td>cpu_1/ALUInB_3_s3/I2</td>
</tr>
<tr>
<td>24.760</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R35C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_3_s3/F</td>
</tr>
<tr>
<td>25.986</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C47[1][A]</td>
<td>cpu_1/ALUInB_4_s4/I0</td>
</tr>
<tr>
<td>26.357</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R32C47[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_4_s4/F</td>
</tr>
<tr>
<td>27.069</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[3][B]</td>
<td>cpu_1/data_addr_Z_19_s5/I1</td>
</tr>
<tr>
<td>27.440</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_19_s5/F</td>
</tr>
<tr>
<td>28.218</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C49[2][B]</td>
<td>cpu_1/data_addr_Z_31_s2/I0</td>
</tr>
<tr>
<td>28.788</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C49[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_31_s2/F</td>
</tr>
<tr>
<td>28.961</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C48[3][B]</td>
<td>cpu_1/data_addr_Z_31_s0/I0</td>
</tr>
<tr>
<td>29.478</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R33C48[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_31_s0/F</td>
</tr>
<tr>
<td>29.928</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[2][B]</td>
<td>clint_inst/n675_s13/I0</td>
</tr>
<tr>
<td>30.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C40[2][B]</td>
<td style=" background: #97FFFF;">clint_inst/n675_s13/F</td>
</tr>
<tr>
<td>31.342</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td>SecondStageRAM/bram_array[0].bram_inst/wen0_s6/I1</td>
</tr>
<tr>
<td>31.804</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td style=" background: #97FFFF;">SecondStageRAM/bram_array[0].bram_inst/wen0_s6/F</td>
</tr>
<tr>
<td>31.805</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[2][A]</td>
<td>SecondStageRAM/bram_array[0].bram_inst/wen0_s3/I1</td>
</tr>
<tr>
<td>32.360</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R30C33[2][A]</td>
<td style=" background: #97FFFF;">SecondStageRAM/bram_array[0].bram_inst/wen0_s3/F</td>
</tr>
<tr>
<td>33.332</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td>bu/data_out_new_31_s14/I3</td>
</tr>
<tr>
<td>33.849</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R24C26[1][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s14/F</td>
</tr>
<tr>
<td>35.212</td>
<td>1.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C31[3][B]</td>
<td>mem/n359_s10/I2</td>
</tr>
<tr>
<td>35.729</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R44C31[3][B]</td>
<td style=" background: #97FFFF;">mem/n359_s10/F</td>
</tr>
<tr>
<td>37.278</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td>sdram_interface_init/n1774_s1/I3</td>
</tr>
<tr>
<td>37.740</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C25[0][A]</td>
<td style=" background: #97FFFF;">sdram_interface_init/n1774_s1/F</td>
</tr>
<tr>
<td>38.982</td>
<td>1.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td style=" font-weight:bold;">sdram_interface_init/sdram_data_out_17_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>sdram_interface_init/sdram_data_out_17_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>sdram_interface_init/sdram_data_out_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>29</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.149, 39.073%; route: 20.272, 60.238%; tC2Q: 0.232, 0.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_interface_init/sdram_data_out_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C53[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R41C53[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>6.773</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[0][B]</td>
<td>cpu_1/control_bypass_ex/n86_s0/I1</td>
</tr>
<tr>
<td>7.343</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n86_s0/COUT</td>
</tr>
<tr>
<td>7.343</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C34[1][A]</td>
<td>cpu_1/control_bypass_ex/n87_s0/CIN</td>
</tr>
<tr>
<td>7.378</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C34[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n87_s0/COUT</td>
</tr>
<tr>
<td>7.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[1][B]</td>
<td>cpu_1/control_bypass_ex/n88_s0/CIN</td>
</tr>
<tr>
<td>7.413</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n88_s0/COUT</td>
</tr>
<tr>
<td>7.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[2][A]</td>
<td>cpu_1/control_bypass_ex/n89_s0/CIN</td>
</tr>
<tr>
<td>7.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n89_s0/COUT</td>
</tr>
<tr>
<td>7.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[2][B]</td>
<td>cpu_1/control_bypass_ex/n90_s0/CIN</td>
</tr>
<tr>
<td>7.483</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n90_s0/COUT</td>
</tr>
<tr>
<td>7.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[0][A]</td>
<td>cpu_1/control_bypass_ex/n91_s0/CIN</td>
</tr>
<tr>
<td>7.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n91_s0/COUT</td>
</tr>
<tr>
<td>7.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[0][B]</td>
<td>cpu_1/control_bypass_ex/n92_s0/CIN</td>
</tr>
<tr>
<td>7.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n92_s0/COUT</td>
</tr>
<tr>
<td>7.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[1][A]</td>
<td>cpu_1/control_bypass_ex/n93_s0/CIN</td>
</tr>
<tr>
<td>7.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n93_s0/COUT</td>
</tr>
<tr>
<td>7.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[1][B]</td>
<td>cpu_1/control_bypass_ex/n94_s0/CIN</td>
</tr>
<tr>
<td>7.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n94_s0/COUT</td>
</tr>
<tr>
<td>7.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[2][A]</td>
<td>cpu_1/control_bypass_ex/n95_s0/CIN</td>
</tr>
<tr>
<td>7.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n95_s0/COUT</td>
</tr>
<tr>
<td>7.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[2][B]</td>
<td>cpu_1/control_bypass_ex/n96_s0/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n96_s0/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[0][A]</td>
<td>cpu_1/control_bypass_ex/n97_s0/CIN</td>
</tr>
<tr>
<td>7.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n97_s0/COUT</td>
</tr>
<tr>
<td>8.989</td>
<td>1.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[3][B]</td>
<td>cpu_1/n11717_s11/I0</td>
</tr>
<tr>
<td>9.559</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R36C43[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11717_s11/F</td>
</tr>
<tr>
<td>9.561</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C43[2][B]</td>
<td>cpu_1/n11717_s13/I3</td>
</tr>
<tr>
<td>10.078</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>21</td>
<td>R36C43[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11717_s13/F</td>
</tr>
<tr>
<td>11.316</td>
<td>1.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[0][B]</td>
<td>cpu_1/n11716_s4/I1</td>
</tr>
<tr>
<td>11.871</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>49</td>
<td>R30C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11716_s4/F</td>
</tr>
<tr>
<td>12.634</td>
<td>0.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[2][A]</td>
<td>cpu_1/n11719_s3/I2</td>
</tr>
<tr>
<td>13.005</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11719_s3/F</td>
</tr>
<tr>
<td>13.185</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][B]</td>
<td>cpu_1/ALUInB_0_s2/I1</td>
</tr>
<tr>
<td>13.556</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>R32C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s2/F</td>
</tr>
<tr>
<td>14.988</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>cpu_1/ALUInA_31_s129/I2</td>
</tr>
<tr>
<td>15.359</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s129/F</td>
</tr>
<tr>
<td>15.364</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[3][B]</td>
<td>cpu_1/cpu_alu/n61_s3/I0</td>
</tr>
<tr>
<td>15.735</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C40[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n61_s3/F</td>
</tr>
<tr>
<td>16.513</td>
<td>0.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[2][B]</td>
<td>cpu_1/data_addr_Z_27_s5/I1</td>
</tr>
<tr>
<td>17.062</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C46[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s5/F</td>
</tr>
<tr>
<td>17.064</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>cpu_1/data_addr_Z_27_s1/I0</td>
</tr>
<tr>
<td>17.581</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R27C46[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s1/F</td>
</tr>
<tr>
<td>18.560</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C42[3][A]</td>
<td>cpu_1/data_addr_Z_27_s/I1</td>
</tr>
<tr>
<td>19.115</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R31C42[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s/F</td>
</tr>
<tr>
<td>20.857</td>
<td>1.742</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>bu/n395_s4/I0</td>
</tr>
<tr>
<td>21.412</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">bu/n395_s4/F</td>
</tr>
<tr>
<td>21.425</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][B]</td>
<td>bu/n395_s1/I2</td>
</tr>
<tr>
<td>21.878</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R24C26[3][B]</td>
<td style=" background: #97FFFF;">bu/n395_s1/F</td>
</tr>
<tr>
<td>22.364</td>
<td>0.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td>bu/bus_ready_Z_s4/I3</td>
</tr>
<tr>
<td>22.934</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td style=" background: #97FFFF;">bu/bus_ready_Z_s4/F</td>
</tr>
<tr>
<td>22.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[3][B]</td>
<td>bu/bus_ready_Z_s0/I3</td>
</tr>
<tr>
<td>23.452</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C34[3][B]</td>
<td style=" background: #97FFFF;">bu/bus_ready_Z_s0/F</td>
</tr>
<tr>
<td>24.307</td>
<td>0.855</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td>cpu_1/ALUInB_3_s3/I2</td>
</tr>
<tr>
<td>24.760</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R35C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_3_s3/F</td>
</tr>
<tr>
<td>25.986</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C47[1][A]</td>
<td>cpu_1/ALUInB_4_s4/I0</td>
</tr>
<tr>
<td>26.357</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R32C47[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_4_s4/F</td>
</tr>
<tr>
<td>27.069</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[3][B]</td>
<td>cpu_1/data_addr_Z_19_s5/I1</td>
</tr>
<tr>
<td>27.440</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_19_s5/F</td>
</tr>
<tr>
<td>28.218</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C49[2][B]</td>
<td>cpu_1/data_addr_Z_31_s2/I0</td>
</tr>
<tr>
<td>28.788</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C49[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_31_s2/F</td>
</tr>
<tr>
<td>28.961</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C48[3][B]</td>
<td>cpu_1/data_addr_Z_31_s0/I0</td>
</tr>
<tr>
<td>29.478</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R33C48[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_31_s0/F</td>
</tr>
<tr>
<td>29.928</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[2][B]</td>
<td>clint_inst/n675_s13/I0</td>
</tr>
<tr>
<td>30.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C40[2][B]</td>
<td style=" background: #97FFFF;">clint_inst/n675_s13/F</td>
</tr>
<tr>
<td>31.342</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td>SecondStageRAM/bram_array[0].bram_inst/wen0_s6/I1</td>
</tr>
<tr>
<td>31.804</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td style=" background: #97FFFF;">SecondStageRAM/bram_array[0].bram_inst/wen0_s6/F</td>
</tr>
<tr>
<td>31.805</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[2][A]</td>
<td>SecondStageRAM/bram_array[0].bram_inst/wen0_s3/I1</td>
</tr>
<tr>
<td>32.360</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R30C33[2][A]</td>
<td style=" background: #97FFFF;">SecondStageRAM/bram_array[0].bram_inst/wen0_s3/F</td>
</tr>
<tr>
<td>33.332</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td>bu/data_out_new_31_s14/I3</td>
</tr>
<tr>
<td>33.849</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R24C26[1][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s14/F</td>
</tr>
<tr>
<td>35.212</td>
<td>1.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C31[3][B]</td>
<td>mem/n359_s10/I2</td>
</tr>
<tr>
<td>35.729</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R44C31[3][B]</td>
<td style=" background: #97FFFF;">mem/n359_s10/F</td>
</tr>
<tr>
<td>37.278</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td>sdram_interface_init/n1774_s1/I3</td>
</tr>
<tr>
<td>37.740</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C25[0][A]</td>
<td style=" background: #97FFFF;">sdram_interface_init/n1774_s1/F</td>
</tr>
<tr>
<td>38.982</td>
<td>1.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[0][B]</td>
<td style=" font-weight:bold;">sdram_interface_init/sdram_data_out_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[0][B]</td>
<td>sdram_interface_init/sdram_data_out_18_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C2[0][B]</td>
<td>sdram_interface_init/sdram_data_out_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>29</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.149, 39.073%; route: 20.272, 60.238%; tC2Q: 0.232, 0.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_interface_init/sdram_data_out_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C53[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R41C53[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>6.773</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[0][B]</td>
<td>cpu_1/control_bypass_ex/n86_s0/I1</td>
</tr>
<tr>
<td>7.343</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n86_s0/COUT</td>
</tr>
<tr>
<td>7.343</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C34[1][A]</td>
<td>cpu_1/control_bypass_ex/n87_s0/CIN</td>
</tr>
<tr>
<td>7.378</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C34[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n87_s0/COUT</td>
</tr>
<tr>
<td>7.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[1][B]</td>
<td>cpu_1/control_bypass_ex/n88_s0/CIN</td>
</tr>
<tr>
<td>7.413</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n88_s0/COUT</td>
</tr>
<tr>
<td>7.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[2][A]</td>
<td>cpu_1/control_bypass_ex/n89_s0/CIN</td>
</tr>
<tr>
<td>7.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n89_s0/COUT</td>
</tr>
<tr>
<td>7.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[2][B]</td>
<td>cpu_1/control_bypass_ex/n90_s0/CIN</td>
</tr>
<tr>
<td>7.483</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n90_s0/COUT</td>
</tr>
<tr>
<td>7.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[0][A]</td>
<td>cpu_1/control_bypass_ex/n91_s0/CIN</td>
</tr>
<tr>
<td>7.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n91_s0/COUT</td>
</tr>
<tr>
<td>7.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[0][B]</td>
<td>cpu_1/control_bypass_ex/n92_s0/CIN</td>
</tr>
<tr>
<td>7.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n92_s0/COUT</td>
</tr>
<tr>
<td>7.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[1][A]</td>
<td>cpu_1/control_bypass_ex/n93_s0/CIN</td>
</tr>
<tr>
<td>7.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n93_s0/COUT</td>
</tr>
<tr>
<td>7.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[1][B]</td>
<td>cpu_1/control_bypass_ex/n94_s0/CIN</td>
</tr>
<tr>
<td>7.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n94_s0/COUT</td>
</tr>
<tr>
<td>7.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[2][A]</td>
<td>cpu_1/control_bypass_ex/n95_s0/CIN</td>
</tr>
<tr>
<td>7.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n95_s0/COUT</td>
</tr>
<tr>
<td>7.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[2][B]</td>
<td>cpu_1/control_bypass_ex/n96_s0/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n96_s0/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[0][A]</td>
<td>cpu_1/control_bypass_ex/n97_s0/CIN</td>
</tr>
<tr>
<td>7.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n97_s0/COUT</td>
</tr>
<tr>
<td>8.989</td>
<td>1.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[3][B]</td>
<td>cpu_1/n11717_s11/I0</td>
</tr>
<tr>
<td>9.559</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R36C43[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11717_s11/F</td>
</tr>
<tr>
<td>9.561</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C43[2][B]</td>
<td>cpu_1/n11717_s13/I3</td>
</tr>
<tr>
<td>10.078</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>21</td>
<td>R36C43[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11717_s13/F</td>
</tr>
<tr>
<td>11.316</td>
<td>1.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[0][B]</td>
<td>cpu_1/n11716_s4/I1</td>
</tr>
<tr>
<td>11.871</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>49</td>
<td>R30C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11716_s4/F</td>
</tr>
<tr>
<td>12.634</td>
<td>0.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[2][A]</td>
<td>cpu_1/n11719_s3/I2</td>
</tr>
<tr>
<td>13.005</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11719_s3/F</td>
</tr>
<tr>
<td>13.185</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][B]</td>
<td>cpu_1/ALUInB_0_s2/I1</td>
</tr>
<tr>
<td>13.556</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>R32C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s2/F</td>
</tr>
<tr>
<td>14.988</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>cpu_1/ALUInA_31_s129/I2</td>
</tr>
<tr>
<td>15.359</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s129/F</td>
</tr>
<tr>
<td>15.364</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[3][B]</td>
<td>cpu_1/cpu_alu/n61_s3/I0</td>
</tr>
<tr>
<td>15.735</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C40[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n61_s3/F</td>
</tr>
<tr>
<td>16.513</td>
<td>0.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[2][B]</td>
<td>cpu_1/data_addr_Z_27_s5/I1</td>
</tr>
<tr>
<td>17.062</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C46[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s5/F</td>
</tr>
<tr>
<td>17.064</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>cpu_1/data_addr_Z_27_s1/I0</td>
</tr>
<tr>
<td>17.581</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R27C46[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s1/F</td>
</tr>
<tr>
<td>18.560</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C42[3][A]</td>
<td>cpu_1/data_addr_Z_27_s/I1</td>
</tr>
<tr>
<td>19.115</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R31C42[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s/F</td>
</tr>
<tr>
<td>20.857</td>
<td>1.742</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>bu/n395_s4/I0</td>
</tr>
<tr>
<td>21.412</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">bu/n395_s4/F</td>
</tr>
<tr>
<td>21.425</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][B]</td>
<td>bu/n395_s1/I2</td>
</tr>
<tr>
<td>21.878</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R24C26[3][B]</td>
<td style=" background: #97FFFF;">bu/n395_s1/F</td>
</tr>
<tr>
<td>22.364</td>
<td>0.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td>bu/bus_ready_Z_s4/I3</td>
</tr>
<tr>
<td>22.934</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td style=" background: #97FFFF;">bu/bus_ready_Z_s4/F</td>
</tr>
<tr>
<td>22.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[3][B]</td>
<td>bu/bus_ready_Z_s0/I3</td>
</tr>
<tr>
<td>23.452</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C34[3][B]</td>
<td style=" background: #97FFFF;">bu/bus_ready_Z_s0/F</td>
</tr>
<tr>
<td>24.307</td>
<td>0.855</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td>cpu_1/ALUInB_3_s3/I2</td>
</tr>
<tr>
<td>24.760</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R35C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_3_s3/F</td>
</tr>
<tr>
<td>25.986</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C47[1][A]</td>
<td>cpu_1/ALUInB_4_s4/I0</td>
</tr>
<tr>
<td>26.357</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R32C47[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_4_s4/F</td>
</tr>
<tr>
<td>27.069</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[3][B]</td>
<td>cpu_1/data_addr_Z_19_s5/I1</td>
</tr>
<tr>
<td>27.440</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_19_s5/F</td>
</tr>
<tr>
<td>28.218</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C49[2][B]</td>
<td>cpu_1/data_addr_Z_31_s2/I0</td>
</tr>
<tr>
<td>28.788</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C49[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_31_s2/F</td>
</tr>
<tr>
<td>28.961</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C48[3][B]</td>
<td>cpu_1/data_addr_Z_31_s0/I0</td>
</tr>
<tr>
<td>29.478</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R33C48[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_31_s0/F</td>
</tr>
<tr>
<td>29.928</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[2][B]</td>
<td>clint_inst/n675_s13/I0</td>
</tr>
<tr>
<td>30.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C40[2][B]</td>
<td style=" background: #97FFFF;">clint_inst/n675_s13/F</td>
</tr>
<tr>
<td>31.342</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td>SecondStageRAM/bram_array[0].bram_inst/wen0_s6/I1</td>
</tr>
<tr>
<td>31.804</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td style=" background: #97FFFF;">SecondStageRAM/bram_array[0].bram_inst/wen0_s6/F</td>
</tr>
<tr>
<td>31.805</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[2][A]</td>
<td>SecondStageRAM/bram_array[0].bram_inst/wen0_s3/I1</td>
</tr>
<tr>
<td>32.360</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R30C33[2][A]</td>
<td style=" background: #97FFFF;">SecondStageRAM/bram_array[0].bram_inst/wen0_s3/F</td>
</tr>
<tr>
<td>33.332</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td>bu/data_out_new_31_s14/I3</td>
</tr>
<tr>
<td>33.849</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R24C26[1][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s14/F</td>
</tr>
<tr>
<td>35.212</td>
<td>1.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C31[3][B]</td>
<td>mem/n359_s10/I2</td>
</tr>
<tr>
<td>35.729</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R44C31[3][B]</td>
<td style=" background: #97FFFF;">mem/n359_s10/F</td>
</tr>
<tr>
<td>37.278</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td>sdram_interface_init/n1774_s1/I3</td>
</tr>
<tr>
<td>37.740</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C25[0][A]</td>
<td style=" background: #97FFFF;">sdram_interface_init/n1774_s1/F</td>
</tr>
<tr>
<td>38.968</td>
<td>1.228</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[2][B]</td>
<td style=" font-weight:bold;">sdram_interface_init/sdram_data_out_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[2][B]</td>
<td>sdram_interface_init/sdram_data_out_11_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C11[2][B]</td>
<td>sdram_interface_init/sdram_data_out_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>29</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.149, 39.089%; route: 20.258, 60.221%; tC2Q: 0.232, 0.690%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_interface_init/sdram_data_out_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C53[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R41C53[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>6.773</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[0][B]</td>
<td>cpu_1/control_bypass_ex/n86_s0/I1</td>
</tr>
<tr>
<td>7.343</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n86_s0/COUT</td>
</tr>
<tr>
<td>7.343</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C34[1][A]</td>
<td>cpu_1/control_bypass_ex/n87_s0/CIN</td>
</tr>
<tr>
<td>7.378</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C34[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n87_s0/COUT</td>
</tr>
<tr>
<td>7.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[1][B]</td>
<td>cpu_1/control_bypass_ex/n88_s0/CIN</td>
</tr>
<tr>
<td>7.413</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n88_s0/COUT</td>
</tr>
<tr>
<td>7.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[2][A]</td>
<td>cpu_1/control_bypass_ex/n89_s0/CIN</td>
</tr>
<tr>
<td>7.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n89_s0/COUT</td>
</tr>
<tr>
<td>7.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[2][B]</td>
<td>cpu_1/control_bypass_ex/n90_s0/CIN</td>
</tr>
<tr>
<td>7.483</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n90_s0/COUT</td>
</tr>
<tr>
<td>7.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[0][A]</td>
<td>cpu_1/control_bypass_ex/n91_s0/CIN</td>
</tr>
<tr>
<td>7.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n91_s0/COUT</td>
</tr>
<tr>
<td>7.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[0][B]</td>
<td>cpu_1/control_bypass_ex/n92_s0/CIN</td>
</tr>
<tr>
<td>7.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n92_s0/COUT</td>
</tr>
<tr>
<td>7.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[1][A]</td>
<td>cpu_1/control_bypass_ex/n93_s0/CIN</td>
</tr>
<tr>
<td>7.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n93_s0/COUT</td>
</tr>
<tr>
<td>7.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[1][B]</td>
<td>cpu_1/control_bypass_ex/n94_s0/CIN</td>
</tr>
<tr>
<td>7.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n94_s0/COUT</td>
</tr>
<tr>
<td>7.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[2][A]</td>
<td>cpu_1/control_bypass_ex/n95_s0/CIN</td>
</tr>
<tr>
<td>7.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n95_s0/COUT</td>
</tr>
<tr>
<td>7.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[2][B]</td>
<td>cpu_1/control_bypass_ex/n96_s0/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n96_s0/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[0][A]</td>
<td>cpu_1/control_bypass_ex/n97_s0/CIN</td>
</tr>
<tr>
<td>7.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n97_s0/COUT</td>
</tr>
<tr>
<td>8.989</td>
<td>1.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[3][B]</td>
<td>cpu_1/n11717_s11/I0</td>
</tr>
<tr>
<td>9.559</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R36C43[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11717_s11/F</td>
</tr>
<tr>
<td>9.561</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C43[2][B]</td>
<td>cpu_1/n11717_s13/I3</td>
</tr>
<tr>
<td>10.078</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>21</td>
<td>R36C43[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11717_s13/F</td>
</tr>
<tr>
<td>11.316</td>
<td>1.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[0][B]</td>
<td>cpu_1/n11716_s4/I1</td>
</tr>
<tr>
<td>11.871</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>49</td>
<td>R30C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11716_s4/F</td>
</tr>
<tr>
<td>12.634</td>
<td>0.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[2][A]</td>
<td>cpu_1/n11719_s3/I2</td>
</tr>
<tr>
<td>13.005</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11719_s3/F</td>
</tr>
<tr>
<td>13.185</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][B]</td>
<td>cpu_1/ALUInB_0_s2/I1</td>
</tr>
<tr>
<td>13.556</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>R32C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s2/F</td>
</tr>
<tr>
<td>14.988</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>cpu_1/ALUInA_31_s129/I2</td>
</tr>
<tr>
<td>15.359</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s129/F</td>
</tr>
<tr>
<td>15.364</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[3][B]</td>
<td>cpu_1/cpu_alu/n61_s3/I0</td>
</tr>
<tr>
<td>15.735</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C40[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n61_s3/F</td>
</tr>
<tr>
<td>16.513</td>
<td>0.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[2][B]</td>
<td>cpu_1/data_addr_Z_27_s5/I1</td>
</tr>
<tr>
<td>17.062</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C46[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s5/F</td>
</tr>
<tr>
<td>17.064</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>cpu_1/data_addr_Z_27_s1/I0</td>
</tr>
<tr>
<td>17.581</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R27C46[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s1/F</td>
</tr>
<tr>
<td>18.560</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C42[3][A]</td>
<td>cpu_1/data_addr_Z_27_s/I1</td>
</tr>
<tr>
<td>19.115</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R31C42[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s/F</td>
</tr>
<tr>
<td>20.857</td>
<td>1.742</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>bu/n395_s4/I0</td>
</tr>
<tr>
<td>21.412</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">bu/n395_s4/F</td>
</tr>
<tr>
<td>21.425</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][B]</td>
<td>bu/n395_s1/I2</td>
</tr>
<tr>
<td>21.878</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R24C26[3][B]</td>
<td style=" background: #97FFFF;">bu/n395_s1/F</td>
</tr>
<tr>
<td>22.364</td>
<td>0.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td>bu/bus_ready_Z_s4/I3</td>
</tr>
<tr>
<td>22.934</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td style=" background: #97FFFF;">bu/bus_ready_Z_s4/F</td>
</tr>
<tr>
<td>22.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[3][B]</td>
<td>bu/bus_ready_Z_s0/I3</td>
</tr>
<tr>
<td>23.452</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C34[3][B]</td>
<td style=" background: #97FFFF;">bu/bus_ready_Z_s0/F</td>
</tr>
<tr>
<td>24.307</td>
<td>0.855</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td>cpu_1/ALUInB_3_s3/I2</td>
</tr>
<tr>
<td>24.760</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R35C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_3_s3/F</td>
</tr>
<tr>
<td>25.986</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C47[1][A]</td>
<td>cpu_1/ALUInB_4_s4/I0</td>
</tr>
<tr>
<td>26.357</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R32C47[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_4_s4/F</td>
</tr>
<tr>
<td>27.069</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[3][B]</td>
<td>cpu_1/data_addr_Z_19_s5/I1</td>
</tr>
<tr>
<td>27.440</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_19_s5/F</td>
</tr>
<tr>
<td>28.218</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C49[2][B]</td>
<td>cpu_1/data_addr_Z_31_s2/I0</td>
</tr>
<tr>
<td>28.788</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C49[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_31_s2/F</td>
</tr>
<tr>
<td>28.961</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C48[3][B]</td>
<td>cpu_1/data_addr_Z_31_s0/I0</td>
</tr>
<tr>
<td>29.478</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R33C48[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_31_s0/F</td>
</tr>
<tr>
<td>29.928</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[2][B]</td>
<td>clint_inst/n675_s13/I0</td>
</tr>
<tr>
<td>30.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C40[2][B]</td>
<td style=" background: #97FFFF;">clint_inst/n675_s13/F</td>
</tr>
<tr>
<td>31.342</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td>SecondStageRAM/bram_array[0].bram_inst/wen0_s6/I1</td>
</tr>
<tr>
<td>31.804</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td style=" background: #97FFFF;">SecondStageRAM/bram_array[0].bram_inst/wen0_s6/F</td>
</tr>
<tr>
<td>31.805</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[2][A]</td>
<td>SecondStageRAM/bram_array[0].bram_inst/wen0_s3/I1</td>
</tr>
<tr>
<td>32.360</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R30C33[2][A]</td>
<td style=" background: #97FFFF;">SecondStageRAM/bram_array[0].bram_inst/wen0_s3/F</td>
</tr>
<tr>
<td>33.332</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td>bu/data_out_new_31_s14/I3</td>
</tr>
<tr>
<td>33.849</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R24C26[1][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s14/F</td>
</tr>
<tr>
<td>35.212</td>
<td>1.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C31[3][B]</td>
<td>mem/n359_s10/I2</td>
</tr>
<tr>
<td>35.729</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R44C31[3][B]</td>
<td style=" background: #97FFFF;">mem/n359_s10/F</td>
</tr>
<tr>
<td>37.278</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td>sdram_interface_init/n1774_s1/I3</td>
</tr>
<tr>
<td>37.740</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C25[0][A]</td>
<td style=" background: #97FFFF;">sdram_interface_init/n1774_s1/F</td>
</tr>
<tr>
<td>38.968</td>
<td>1.228</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td style=" font-weight:bold;">sdram_interface_init/sdram_data_out_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>sdram_interface_init/sdram_data_out_12_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>sdram_interface_init/sdram_data_out_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>29</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.149, 39.089%; route: 20.258, 60.221%; tC2Q: 0.232, 0.690%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_interface_init/sdram_data_out_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C53[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R41C53[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>6.773</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[0][B]</td>
<td>cpu_1/control_bypass_ex/n86_s0/I1</td>
</tr>
<tr>
<td>7.343</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n86_s0/COUT</td>
</tr>
<tr>
<td>7.343</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C34[1][A]</td>
<td>cpu_1/control_bypass_ex/n87_s0/CIN</td>
</tr>
<tr>
<td>7.378</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C34[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n87_s0/COUT</td>
</tr>
<tr>
<td>7.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[1][B]</td>
<td>cpu_1/control_bypass_ex/n88_s0/CIN</td>
</tr>
<tr>
<td>7.413</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n88_s0/COUT</td>
</tr>
<tr>
<td>7.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[2][A]</td>
<td>cpu_1/control_bypass_ex/n89_s0/CIN</td>
</tr>
<tr>
<td>7.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n89_s0/COUT</td>
</tr>
<tr>
<td>7.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[2][B]</td>
<td>cpu_1/control_bypass_ex/n90_s0/CIN</td>
</tr>
<tr>
<td>7.483</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n90_s0/COUT</td>
</tr>
<tr>
<td>7.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[0][A]</td>
<td>cpu_1/control_bypass_ex/n91_s0/CIN</td>
</tr>
<tr>
<td>7.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n91_s0/COUT</td>
</tr>
<tr>
<td>7.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[0][B]</td>
<td>cpu_1/control_bypass_ex/n92_s0/CIN</td>
</tr>
<tr>
<td>7.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n92_s0/COUT</td>
</tr>
<tr>
<td>7.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[1][A]</td>
<td>cpu_1/control_bypass_ex/n93_s0/CIN</td>
</tr>
<tr>
<td>7.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n93_s0/COUT</td>
</tr>
<tr>
<td>7.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[1][B]</td>
<td>cpu_1/control_bypass_ex/n94_s0/CIN</td>
</tr>
<tr>
<td>7.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n94_s0/COUT</td>
</tr>
<tr>
<td>7.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[2][A]</td>
<td>cpu_1/control_bypass_ex/n95_s0/CIN</td>
</tr>
<tr>
<td>7.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n95_s0/COUT</td>
</tr>
<tr>
<td>7.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[2][B]</td>
<td>cpu_1/control_bypass_ex/n96_s0/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n96_s0/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[0][A]</td>
<td>cpu_1/control_bypass_ex/n97_s0/CIN</td>
</tr>
<tr>
<td>7.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n97_s0/COUT</td>
</tr>
<tr>
<td>8.989</td>
<td>1.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[3][B]</td>
<td>cpu_1/n11717_s11/I0</td>
</tr>
<tr>
<td>9.559</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R36C43[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11717_s11/F</td>
</tr>
<tr>
<td>9.561</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C43[2][B]</td>
<td>cpu_1/n11717_s13/I3</td>
</tr>
<tr>
<td>10.078</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>21</td>
<td>R36C43[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11717_s13/F</td>
</tr>
<tr>
<td>11.316</td>
<td>1.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[0][B]</td>
<td>cpu_1/n11716_s4/I1</td>
</tr>
<tr>
<td>11.871</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>49</td>
<td>R30C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11716_s4/F</td>
</tr>
<tr>
<td>12.634</td>
<td>0.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[2][A]</td>
<td>cpu_1/n11719_s3/I2</td>
</tr>
<tr>
<td>13.005</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11719_s3/F</td>
</tr>
<tr>
<td>13.185</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][B]</td>
<td>cpu_1/ALUInB_0_s2/I1</td>
</tr>
<tr>
<td>13.556</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>R32C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s2/F</td>
</tr>
<tr>
<td>14.988</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>cpu_1/ALUInA_31_s129/I2</td>
</tr>
<tr>
<td>15.359</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s129/F</td>
</tr>
<tr>
<td>15.364</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[3][B]</td>
<td>cpu_1/cpu_alu/n61_s3/I0</td>
</tr>
<tr>
<td>15.735</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C40[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n61_s3/F</td>
</tr>
<tr>
<td>16.513</td>
<td>0.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[2][B]</td>
<td>cpu_1/data_addr_Z_27_s5/I1</td>
</tr>
<tr>
<td>17.062</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C46[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s5/F</td>
</tr>
<tr>
<td>17.064</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>cpu_1/data_addr_Z_27_s1/I0</td>
</tr>
<tr>
<td>17.581</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R27C46[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s1/F</td>
</tr>
<tr>
<td>18.560</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C42[3][A]</td>
<td>cpu_1/data_addr_Z_27_s/I1</td>
</tr>
<tr>
<td>19.115</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R31C42[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s/F</td>
</tr>
<tr>
<td>20.857</td>
<td>1.742</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>bu/n395_s4/I0</td>
</tr>
<tr>
<td>21.412</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">bu/n395_s4/F</td>
</tr>
<tr>
<td>21.425</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][B]</td>
<td>bu/n395_s1/I2</td>
</tr>
<tr>
<td>21.878</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R24C26[3][B]</td>
<td style=" background: #97FFFF;">bu/n395_s1/F</td>
</tr>
<tr>
<td>22.364</td>
<td>0.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td>bu/bus_ready_Z_s4/I3</td>
</tr>
<tr>
<td>22.934</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td style=" background: #97FFFF;">bu/bus_ready_Z_s4/F</td>
</tr>
<tr>
<td>22.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[3][B]</td>
<td>bu/bus_ready_Z_s0/I3</td>
</tr>
<tr>
<td>23.452</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C34[3][B]</td>
<td style=" background: #97FFFF;">bu/bus_ready_Z_s0/F</td>
</tr>
<tr>
<td>24.307</td>
<td>0.855</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td>cpu_1/ALUInB_3_s3/I2</td>
</tr>
<tr>
<td>24.760</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R35C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_3_s3/F</td>
</tr>
<tr>
<td>25.986</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C47[1][A]</td>
<td>cpu_1/ALUInB_4_s4/I0</td>
</tr>
<tr>
<td>26.357</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R32C47[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_4_s4/F</td>
</tr>
<tr>
<td>27.069</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[3][B]</td>
<td>cpu_1/data_addr_Z_19_s5/I1</td>
</tr>
<tr>
<td>27.440</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_19_s5/F</td>
</tr>
<tr>
<td>28.218</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C49[2][B]</td>
<td>cpu_1/data_addr_Z_31_s2/I0</td>
</tr>
<tr>
<td>28.788</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C49[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_31_s2/F</td>
</tr>
<tr>
<td>28.961</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C48[3][B]</td>
<td>cpu_1/data_addr_Z_31_s0/I0</td>
</tr>
<tr>
<td>29.478</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R33C48[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_31_s0/F</td>
</tr>
<tr>
<td>29.928</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[2][B]</td>
<td>clint_inst/n675_s13/I0</td>
</tr>
<tr>
<td>30.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C40[2][B]</td>
<td style=" background: #97FFFF;">clint_inst/n675_s13/F</td>
</tr>
<tr>
<td>31.342</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td>SecondStageRAM/bram_array[0].bram_inst/wen0_s6/I1</td>
</tr>
<tr>
<td>31.804</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td style=" background: #97FFFF;">SecondStageRAM/bram_array[0].bram_inst/wen0_s6/F</td>
</tr>
<tr>
<td>31.805</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[2][A]</td>
<td>SecondStageRAM/bram_array[0].bram_inst/wen0_s3/I1</td>
</tr>
<tr>
<td>32.360</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R30C33[2][A]</td>
<td style=" background: #97FFFF;">SecondStageRAM/bram_array[0].bram_inst/wen0_s3/F</td>
</tr>
<tr>
<td>33.332</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td>bu/data_out_new_31_s14/I3</td>
</tr>
<tr>
<td>33.849</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R24C26[1][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s14/F</td>
</tr>
<tr>
<td>35.212</td>
<td>1.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C31[3][B]</td>
<td>mem/n359_s10/I2</td>
</tr>
<tr>
<td>35.729</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R44C31[3][B]</td>
<td style=" background: #97FFFF;">mem/n359_s10/F</td>
</tr>
<tr>
<td>37.278</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td>sdram_interface_init/n1774_s1/I3</td>
</tr>
<tr>
<td>37.740</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C25[0][A]</td>
<td style=" background: #97FFFF;">sdram_interface_init/n1774_s1/F</td>
</tr>
<tr>
<td>38.968</td>
<td>1.228</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td style=" font-weight:bold;">sdram_interface_init/sdram_data_out_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td>sdram_interface_init/sdram_data_out_16_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C6[2][A]</td>
<td>sdram_interface_init/sdram_data_out_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>29</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.149, 39.090%; route: 20.257, 60.220%; tC2Q: 0.232, 0.690%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_interface_init/sdram_data_out_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C53[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R41C53[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>6.773</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[0][B]</td>
<td>cpu_1/control_bypass_ex/n86_s0/I1</td>
</tr>
<tr>
<td>7.343</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n86_s0/COUT</td>
</tr>
<tr>
<td>7.343</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C34[1][A]</td>
<td>cpu_1/control_bypass_ex/n87_s0/CIN</td>
</tr>
<tr>
<td>7.378</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C34[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n87_s0/COUT</td>
</tr>
<tr>
<td>7.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[1][B]</td>
<td>cpu_1/control_bypass_ex/n88_s0/CIN</td>
</tr>
<tr>
<td>7.413</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n88_s0/COUT</td>
</tr>
<tr>
<td>7.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[2][A]</td>
<td>cpu_1/control_bypass_ex/n89_s0/CIN</td>
</tr>
<tr>
<td>7.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n89_s0/COUT</td>
</tr>
<tr>
<td>7.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[2][B]</td>
<td>cpu_1/control_bypass_ex/n90_s0/CIN</td>
</tr>
<tr>
<td>7.483</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n90_s0/COUT</td>
</tr>
<tr>
<td>7.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[0][A]</td>
<td>cpu_1/control_bypass_ex/n91_s0/CIN</td>
</tr>
<tr>
<td>7.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n91_s0/COUT</td>
</tr>
<tr>
<td>7.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[0][B]</td>
<td>cpu_1/control_bypass_ex/n92_s0/CIN</td>
</tr>
<tr>
<td>7.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n92_s0/COUT</td>
</tr>
<tr>
<td>7.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[1][A]</td>
<td>cpu_1/control_bypass_ex/n93_s0/CIN</td>
</tr>
<tr>
<td>7.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n93_s0/COUT</td>
</tr>
<tr>
<td>7.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[1][B]</td>
<td>cpu_1/control_bypass_ex/n94_s0/CIN</td>
</tr>
<tr>
<td>7.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n94_s0/COUT</td>
</tr>
<tr>
<td>7.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[2][A]</td>
<td>cpu_1/control_bypass_ex/n95_s0/CIN</td>
</tr>
<tr>
<td>7.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n95_s0/COUT</td>
</tr>
<tr>
<td>7.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[2][B]</td>
<td>cpu_1/control_bypass_ex/n96_s0/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n96_s0/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[0][A]</td>
<td>cpu_1/control_bypass_ex/n97_s0/CIN</td>
</tr>
<tr>
<td>7.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n97_s0/COUT</td>
</tr>
<tr>
<td>8.989</td>
<td>1.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[3][B]</td>
<td>cpu_1/n11717_s11/I0</td>
</tr>
<tr>
<td>9.559</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R36C43[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11717_s11/F</td>
</tr>
<tr>
<td>9.561</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C43[2][B]</td>
<td>cpu_1/n11717_s13/I3</td>
</tr>
<tr>
<td>10.078</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>21</td>
<td>R36C43[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11717_s13/F</td>
</tr>
<tr>
<td>11.316</td>
<td>1.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[0][B]</td>
<td>cpu_1/n11716_s4/I1</td>
</tr>
<tr>
<td>11.871</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>49</td>
<td>R30C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11716_s4/F</td>
</tr>
<tr>
<td>12.634</td>
<td>0.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[2][A]</td>
<td>cpu_1/n11719_s3/I2</td>
</tr>
<tr>
<td>13.005</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11719_s3/F</td>
</tr>
<tr>
<td>13.185</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][B]</td>
<td>cpu_1/ALUInB_0_s2/I1</td>
</tr>
<tr>
<td>13.556</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>R32C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s2/F</td>
</tr>
<tr>
<td>14.988</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>cpu_1/ALUInA_31_s129/I2</td>
</tr>
<tr>
<td>15.359</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s129/F</td>
</tr>
<tr>
<td>15.364</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[3][B]</td>
<td>cpu_1/cpu_alu/n61_s3/I0</td>
</tr>
<tr>
<td>15.735</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C40[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n61_s3/F</td>
</tr>
<tr>
<td>16.513</td>
<td>0.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[2][B]</td>
<td>cpu_1/data_addr_Z_27_s5/I1</td>
</tr>
<tr>
<td>17.062</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C46[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s5/F</td>
</tr>
<tr>
<td>17.064</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>cpu_1/data_addr_Z_27_s1/I0</td>
</tr>
<tr>
<td>17.581</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R27C46[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s1/F</td>
</tr>
<tr>
<td>18.560</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C42[3][A]</td>
<td>cpu_1/data_addr_Z_27_s/I1</td>
</tr>
<tr>
<td>19.115</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R31C42[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s/F</td>
</tr>
<tr>
<td>20.857</td>
<td>1.742</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>bu/n395_s4/I0</td>
</tr>
<tr>
<td>21.412</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">bu/n395_s4/F</td>
</tr>
<tr>
<td>21.425</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][B]</td>
<td>bu/n395_s1/I2</td>
</tr>
<tr>
<td>21.878</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R24C26[3][B]</td>
<td style=" background: #97FFFF;">bu/n395_s1/F</td>
</tr>
<tr>
<td>22.364</td>
<td>0.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td>bu/bus_ready_Z_s4/I3</td>
</tr>
<tr>
<td>22.934</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td style=" background: #97FFFF;">bu/bus_ready_Z_s4/F</td>
</tr>
<tr>
<td>22.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[3][B]</td>
<td>bu/bus_ready_Z_s0/I3</td>
</tr>
<tr>
<td>23.452</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C34[3][B]</td>
<td style=" background: #97FFFF;">bu/bus_ready_Z_s0/F</td>
</tr>
<tr>
<td>24.307</td>
<td>0.855</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td>cpu_1/ALUInB_3_s3/I2</td>
</tr>
<tr>
<td>24.760</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R35C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_3_s3/F</td>
</tr>
<tr>
<td>25.986</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C47[1][A]</td>
<td>cpu_1/ALUInB_4_s4/I0</td>
</tr>
<tr>
<td>26.357</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R32C47[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_4_s4/F</td>
</tr>
<tr>
<td>27.069</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[3][B]</td>
<td>cpu_1/data_addr_Z_19_s5/I1</td>
</tr>
<tr>
<td>27.440</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_19_s5/F</td>
</tr>
<tr>
<td>28.218</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C49[2][B]</td>
<td>cpu_1/data_addr_Z_31_s2/I0</td>
</tr>
<tr>
<td>28.788</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C49[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_31_s2/F</td>
</tr>
<tr>
<td>28.961</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C48[3][B]</td>
<td>cpu_1/data_addr_Z_31_s0/I0</td>
</tr>
<tr>
<td>29.478</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R33C48[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_31_s0/F</td>
</tr>
<tr>
<td>29.928</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[2][B]</td>
<td>clint_inst/n675_s13/I0</td>
</tr>
<tr>
<td>30.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C40[2][B]</td>
<td style=" background: #97FFFF;">clint_inst/n675_s13/F</td>
</tr>
<tr>
<td>31.342</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td>SecondStageRAM/bram_array[0].bram_inst/wen0_s6/I1</td>
</tr>
<tr>
<td>31.804</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td style=" background: #97FFFF;">SecondStageRAM/bram_array[0].bram_inst/wen0_s6/F</td>
</tr>
<tr>
<td>31.805</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[2][A]</td>
<td>SecondStageRAM/bram_array[0].bram_inst/wen0_s3/I1</td>
</tr>
<tr>
<td>32.360</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R30C33[2][A]</td>
<td style=" background: #97FFFF;">SecondStageRAM/bram_array[0].bram_inst/wen0_s3/F</td>
</tr>
<tr>
<td>33.332</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td>bu/data_out_new_31_s14/I3</td>
</tr>
<tr>
<td>33.849</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R24C26[1][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s14/F</td>
</tr>
<tr>
<td>35.212</td>
<td>1.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C31[3][B]</td>
<td>mem/n359_s10/I2</td>
</tr>
<tr>
<td>35.729</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R44C31[3][B]</td>
<td style=" background: #97FFFF;">mem/n359_s10/F</td>
</tr>
<tr>
<td>37.278</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td>sdram_interface_init/n1774_s1/I3</td>
</tr>
<tr>
<td>37.740</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C25[0][A]</td>
<td style=" background: #97FFFF;">sdram_interface_init/n1774_s1/F</td>
</tr>
<tr>
<td>38.968</td>
<td>1.228</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[2][B]</td>
<td style=" font-weight:bold;">sdram_interface_init/sdram_data_out_20_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[2][B]</td>
<td>sdram_interface_init/sdram_data_out_20_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C6[2][B]</td>
<td>sdram_interface_init/sdram_data_out_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>29</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.149, 39.090%; route: 20.257, 60.220%; tC2Q: 0.232, 0.690%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.384</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_interface_init/sdram_data_out_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C53[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R41C53[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>6.773</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[0][B]</td>
<td>cpu_1/control_bypass_ex/n86_s0/I1</td>
</tr>
<tr>
<td>7.343</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n86_s0/COUT</td>
</tr>
<tr>
<td>7.343</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C34[1][A]</td>
<td>cpu_1/control_bypass_ex/n87_s0/CIN</td>
</tr>
<tr>
<td>7.378</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C34[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n87_s0/COUT</td>
</tr>
<tr>
<td>7.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[1][B]</td>
<td>cpu_1/control_bypass_ex/n88_s0/CIN</td>
</tr>
<tr>
<td>7.413</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n88_s0/COUT</td>
</tr>
<tr>
<td>7.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[2][A]</td>
<td>cpu_1/control_bypass_ex/n89_s0/CIN</td>
</tr>
<tr>
<td>7.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n89_s0/COUT</td>
</tr>
<tr>
<td>7.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[2][B]</td>
<td>cpu_1/control_bypass_ex/n90_s0/CIN</td>
</tr>
<tr>
<td>7.483</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n90_s0/COUT</td>
</tr>
<tr>
<td>7.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[0][A]</td>
<td>cpu_1/control_bypass_ex/n91_s0/CIN</td>
</tr>
<tr>
<td>7.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n91_s0/COUT</td>
</tr>
<tr>
<td>7.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[0][B]</td>
<td>cpu_1/control_bypass_ex/n92_s0/CIN</td>
</tr>
<tr>
<td>7.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n92_s0/COUT</td>
</tr>
<tr>
<td>7.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[1][A]</td>
<td>cpu_1/control_bypass_ex/n93_s0/CIN</td>
</tr>
<tr>
<td>7.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n93_s0/COUT</td>
</tr>
<tr>
<td>7.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[1][B]</td>
<td>cpu_1/control_bypass_ex/n94_s0/CIN</td>
</tr>
<tr>
<td>7.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n94_s0/COUT</td>
</tr>
<tr>
<td>7.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[2][A]</td>
<td>cpu_1/control_bypass_ex/n95_s0/CIN</td>
</tr>
<tr>
<td>7.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n95_s0/COUT</td>
</tr>
<tr>
<td>7.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[2][B]</td>
<td>cpu_1/control_bypass_ex/n96_s0/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n96_s0/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[0][A]</td>
<td>cpu_1/control_bypass_ex/n97_s0/CIN</td>
</tr>
<tr>
<td>7.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n97_s0/COUT</td>
</tr>
<tr>
<td>8.989</td>
<td>1.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[3][B]</td>
<td>cpu_1/n11717_s11/I0</td>
</tr>
<tr>
<td>9.559</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R36C43[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11717_s11/F</td>
</tr>
<tr>
<td>9.561</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C43[2][B]</td>
<td>cpu_1/n11717_s13/I3</td>
</tr>
<tr>
<td>10.078</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>21</td>
<td>R36C43[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11717_s13/F</td>
</tr>
<tr>
<td>11.316</td>
<td>1.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[0][B]</td>
<td>cpu_1/n11716_s4/I1</td>
</tr>
<tr>
<td>11.871</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>49</td>
<td>R30C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11716_s4/F</td>
</tr>
<tr>
<td>12.634</td>
<td>0.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[2][A]</td>
<td>cpu_1/n11719_s3/I2</td>
</tr>
<tr>
<td>13.005</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11719_s3/F</td>
</tr>
<tr>
<td>13.185</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][B]</td>
<td>cpu_1/ALUInB_0_s2/I1</td>
</tr>
<tr>
<td>13.556</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>R32C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s2/F</td>
</tr>
<tr>
<td>14.988</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>cpu_1/ALUInA_31_s129/I2</td>
</tr>
<tr>
<td>15.359</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s129/F</td>
</tr>
<tr>
<td>15.364</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[3][B]</td>
<td>cpu_1/cpu_alu/n61_s3/I0</td>
</tr>
<tr>
<td>15.735</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C40[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n61_s3/F</td>
</tr>
<tr>
<td>16.513</td>
<td>0.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[2][B]</td>
<td>cpu_1/data_addr_Z_27_s5/I1</td>
</tr>
<tr>
<td>17.062</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C46[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s5/F</td>
</tr>
<tr>
<td>17.064</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>cpu_1/data_addr_Z_27_s1/I0</td>
</tr>
<tr>
<td>17.581</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R27C46[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s1/F</td>
</tr>
<tr>
<td>18.560</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C42[3][A]</td>
<td>cpu_1/data_addr_Z_27_s/I1</td>
</tr>
<tr>
<td>19.115</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R31C42[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s/F</td>
</tr>
<tr>
<td>20.857</td>
<td>1.742</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>bu/n395_s4/I0</td>
</tr>
<tr>
<td>21.412</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">bu/n395_s4/F</td>
</tr>
<tr>
<td>21.425</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][B]</td>
<td>bu/n395_s1/I2</td>
</tr>
<tr>
<td>21.878</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R24C26[3][B]</td>
<td style=" background: #97FFFF;">bu/n395_s1/F</td>
</tr>
<tr>
<td>22.364</td>
<td>0.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td>bu/bus_ready_Z_s4/I3</td>
</tr>
<tr>
<td>22.934</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td style=" background: #97FFFF;">bu/bus_ready_Z_s4/F</td>
</tr>
<tr>
<td>22.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[3][B]</td>
<td>bu/bus_ready_Z_s0/I3</td>
</tr>
<tr>
<td>23.452</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C34[3][B]</td>
<td style=" background: #97FFFF;">bu/bus_ready_Z_s0/F</td>
</tr>
<tr>
<td>24.307</td>
<td>0.855</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td>cpu_1/ALUInB_3_s3/I2</td>
</tr>
<tr>
<td>24.760</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R35C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_3_s3/F</td>
</tr>
<tr>
<td>25.986</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C47[1][A]</td>
<td>cpu_1/ALUInB_4_s4/I0</td>
</tr>
<tr>
<td>26.357</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R32C47[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_4_s4/F</td>
</tr>
<tr>
<td>27.069</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[3][B]</td>
<td>cpu_1/data_addr_Z_19_s5/I1</td>
</tr>
<tr>
<td>27.440</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_19_s5/F</td>
</tr>
<tr>
<td>28.218</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C49[2][B]</td>
<td>cpu_1/data_addr_Z_31_s2/I0</td>
</tr>
<tr>
<td>28.788</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C49[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_31_s2/F</td>
</tr>
<tr>
<td>28.961</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C48[3][B]</td>
<td>cpu_1/data_addr_Z_31_s0/I0</td>
</tr>
<tr>
<td>29.478</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R33C48[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_31_s0/F</td>
</tr>
<tr>
<td>29.928</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[2][B]</td>
<td>clint_inst/n675_s13/I0</td>
</tr>
<tr>
<td>30.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C40[2][B]</td>
<td style=" background: #97FFFF;">clint_inst/n675_s13/F</td>
</tr>
<tr>
<td>31.342</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td>SecondStageRAM/bram_array[0].bram_inst/wen0_s6/I1</td>
</tr>
<tr>
<td>31.804</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td style=" background: #97FFFF;">SecondStageRAM/bram_array[0].bram_inst/wen0_s6/F</td>
</tr>
<tr>
<td>31.805</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[2][A]</td>
<td>SecondStageRAM/bram_array[0].bram_inst/wen0_s3/I1</td>
</tr>
<tr>
<td>32.360</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R30C33[2][A]</td>
<td style=" background: #97FFFF;">SecondStageRAM/bram_array[0].bram_inst/wen0_s3/F</td>
</tr>
<tr>
<td>33.332</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td>bu/data_out_new_31_s14/I3</td>
</tr>
<tr>
<td>33.849</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R24C26[1][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s14/F</td>
</tr>
<tr>
<td>35.212</td>
<td>1.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C31[3][B]</td>
<td>mem/n359_s10/I2</td>
</tr>
<tr>
<td>35.729</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R44C31[3][B]</td>
<td style=" background: #97FFFF;">mem/n359_s10/F</td>
</tr>
<tr>
<td>37.278</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td>sdram_interface_init/n1774_s1/I3</td>
</tr>
<tr>
<td>37.740</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C25[0][A]</td>
<td style=" background: #97FFFF;">sdram_interface_init/n1774_s1/F</td>
</tr>
<tr>
<td>38.947</td>
<td>1.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td style=" font-weight:bold;">sdram_interface_init/sdram_data_out_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td>sdram_interface_init/sdram_data_out_2_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C7[2][B]</td>
<td>sdram_interface_init/sdram_data_out_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>29</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.149, 39.113%; route: 20.237, 60.197%; tC2Q: 0.232, 0.690%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.935</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_interface_init/sdram_data_out_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C53[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R41C53[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>6.773</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[0][B]</td>
<td>cpu_1/control_bypass_ex/n86_s0/I1</td>
</tr>
<tr>
<td>7.343</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n86_s0/COUT</td>
</tr>
<tr>
<td>7.343</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C34[1][A]</td>
<td>cpu_1/control_bypass_ex/n87_s0/CIN</td>
</tr>
<tr>
<td>7.378</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C34[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n87_s0/COUT</td>
</tr>
<tr>
<td>7.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[1][B]</td>
<td>cpu_1/control_bypass_ex/n88_s0/CIN</td>
</tr>
<tr>
<td>7.413</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n88_s0/COUT</td>
</tr>
<tr>
<td>7.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[2][A]</td>
<td>cpu_1/control_bypass_ex/n89_s0/CIN</td>
</tr>
<tr>
<td>7.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n89_s0/COUT</td>
</tr>
<tr>
<td>7.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[2][B]</td>
<td>cpu_1/control_bypass_ex/n90_s0/CIN</td>
</tr>
<tr>
<td>7.483</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n90_s0/COUT</td>
</tr>
<tr>
<td>7.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[0][A]</td>
<td>cpu_1/control_bypass_ex/n91_s0/CIN</td>
</tr>
<tr>
<td>7.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n91_s0/COUT</td>
</tr>
<tr>
<td>7.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[0][B]</td>
<td>cpu_1/control_bypass_ex/n92_s0/CIN</td>
</tr>
<tr>
<td>7.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n92_s0/COUT</td>
</tr>
<tr>
<td>7.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[1][A]</td>
<td>cpu_1/control_bypass_ex/n93_s0/CIN</td>
</tr>
<tr>
<td>7.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n93_s0/COUT</td>
</tr>
<tr>
<td>7.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[1][B]</td>
<td>cpu_1/control_bypass_ex/n94_s0/CIN</td>
</tr>
<tr>
<td>7.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n94_s0/COUT</td>
</tr>
<tr>
<td>7.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[2][A]</td>
<td>cpu_1/control_bypass_ex/n95_s0/CIN</td>
</tr>
<tr>
<td>7.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n95_s0/COUT</td>
</tr>
<tr>
<td>7.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[2][B]</td>
<td>cpu_1/control_bypass_ex/n96_s0/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n96_s0/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[0][A]</td>
<td>cpu_1/control_bypass_ex/n97_s0/CIN</td>
</tr>
<tr>
<td>7.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n97_s0/COUT</td>
</tr>
<tr>
<td>8.989</td>
<td>1.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[3][B]</td>
<td>cpu_1/n11717_s11/I0</td>
</tr>
<tr>
<td>9.559</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R36C43[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11717_s11/F</td>
</tr>
<tr>
<td>9.561</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C43[2][B]</td>
<td>cpu_1/n11717_s13/I3</td>
</tr>
<tr>
<td>10.078</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>21</td>
<td>R36C43[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11717_s13/F</td>
</tr>
<tr>
<td>11.316</td>
<td>1.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[0][B]</td>
<td>cpu_1/n11716_s4/I1</td>
</tr>
<tr>
<td>11.871</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>49</td>
<td>R30C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11716_s4/F</td>
</tr>
<tr>
<td>12.634</td>
<td>0.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[2][A]</td>
<td>cpu_1/n11719_s3/I2</td>
</tr>
<tr>
<td>13.005</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11719_s3/F</td>
</tr>
<tr>
<td>13.185</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][B]</td>
<td>cpu_1/ALUInB_0_s2/I1</td>
</tr>
<tr>
<td>13.556</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>R32C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s2/F</td>
</tr>
<tr>
<td>14.988</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>cpu_1/ALUInA_31_s129/I2</td>
</tr>
<tr>
<td>15.359</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s129/F</td>
</tr>
<tr>
<td>15.364</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[3][B]</td>
<td>cpu_1/cpu_alu/n61_s3/I0</td>
</tr>
<tr>
<td>15.735</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C40[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n61_s3/F</td>
</tr>
<tr>
<td>16.513</td>
<td>0.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[2][B]</td>
<td>cpu_1/data_addr_Z_27_s5/I1</td>
</tr>
<tr>
<td>17.062</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C46[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s5/F</td>
</tr>
<tr>
<td>17.064</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>cpu_1/data_addr_Z_27_s1/I0</td>
</tr>
<tr>
<td>17.581</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R27C46[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s1/F</td>
</tr>
<tr>
<td>18.560</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C42[3][A]</td>
<td>cpu_1/data_addr_Z_27_s/I1</td>
</tr>
<tr>
<td>19.115</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R31C42[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s/F</td>
</tr>
<tr>
<td>20.857</td>
<td>1.742</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>bu/n395_s4/I0</td>
</tr>
<tr>
<td>21.412</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">bu/n395_s4/F</td>
</tr>
<tr>
<td>21.425</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][B]</td>
<td>bu/n395_s1/I2</td>
</tr>
<tr>
<td>21.878</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R24C26[3][B]</td>
<td style=" background: #97FFFF;">bu/n395_s1/F</td>
</tr>
<tr>
<td>22.364</td>
<td>0.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td>bu/bus_ready_Z_s4/I3</td>
</tr>
<tr>
<td>22.934</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td style=" background: #97FFFF;">bu/bus_ready_Z_s4/F</td>
</tr>
<tr>
<td>22.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[3][B]</td>
<td>bu/bus_ready_Z_s0/I3</td>
</tr>
<tr>
<td>23.452</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C34[3][B]</td>
<td style=" background: #97FFFF;">bu/bus_ready_Z_s0/F</td>
</tr>
<tr>
<td>24.307</td>
<td>0.855</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td>cpu_1/ALUInB_3_s3/I2</td>
</tr>
<tr>
<td>24.760</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R35C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_3_s3/F</td>
</tr>
<tr>
<td>25.986</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C47[1][A]</td>
<td>cpu_1/ALUInB_4_s4/I0</td>
</tr>
<tr>
<td>26.357</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R32C47[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_4_s4/F</td>
</tr>
<tr>
<td>27.069</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[3][B]</td>
<td>cpu_1/data_addr_Z_19_s5/I1</td>
</tr>
<tr>
<td>27.440</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_19_s5/F</td>
</tr>
<tr>
<td>28.218</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C49[2][B]</td>
<td>cpu_1/data_addr_Z_31_s2/I0</td>
</tr>
<tr>
<td>28.788</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C49[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_31_s2/F</td>
</tr>
<tr>
<td>28.961</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C48[3][B]</td>
<td>cpu_1/data_addr_Z_31_s0/I0</td>
</tr>
<tr>
<td>29.478</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R33C48[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_31_s0/F</td>
</tr>
<tr>
<td>29.928</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[2][B]</td>
<td>clint_inst/n675_s13/I0</td>
</tr>
<tr>
<td>30.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C40[2][B]</td>
<td style=" background: #97FFFF;">clint_inst/n675_s13/F</td>
</tr>
<tr>
<td>31.342</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td>SecondStageRAM/bram_array[0].bram_inst/wen0_s6/I1</td>
</tr>
<tr>
<td>31.804</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td style=" background: #97FFFF;">SecondStageRAM/bram_array[0].bram_inst/wen0_s6/F</td>
</tr>
<tr>
<td>31.805</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[2][A]</td>
<td>SecondStageRAM/bram_array[0].bram_inst/wen0_s3/I1</td>
</tr>
<tr>
<td>32.360</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R30C33[2][A]</td>
<td style=" background: #97FFFF;">SecondStageRAM/bram_array[0].bram_inst/wen0_s3/F</td>
</tr>
<tr>
<td>33.332</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td>bu/data_out_new_31_s14/I3</td>
</tr>
<tr>
<td>33.849</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R24C26[1][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s14/F</td>
</tr>
<tr>
<td>35.212</td>
<td>1.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C31[3][B]</td>
<td>mem/n359_s10/I2</td>
</tr>
<tr>
<td>35.729</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R44C31[3][B]</td>
<td style=" background: #97FFFF;">mem/n359_s10/F</td>
</tr>
<tr>
<td>37.278</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td>sdram_interface_init/n1774_s1/I3</td>
</tr>
<tr>
<td>37.740</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C25[0][A]</td>
<td style=" background: #97FFFF;">sdram_interface_init/n1774_s1/F</td>
</tr>
<tr>
<td>38.935</td>
<td>1.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C2[1][B]</td>
<td style=" font-weight:bold;">sdram_interface_init/sdram_data_out_21_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C2[1][B]</td>
<td>sdram_interface_init/sdram_data_out_21_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C2[1][B]</td>
<td>sdram_interface_init/sdram_data_out_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>29</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.149, 39.128%; route: 20.224, 60.182%; tC2Q: 0.232, 0.690%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.935</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_interface_init/sdram_data_out_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C53[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R41C53[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>6.773</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[0][B]</td>
<td>cpu_1/control_bypass_ex/n86_s0/I1</td>
</tr>
<tr>
<td>7.343</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n86_s0/COUT</td>
</tr>
<tr>
<td>7.343</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C34[1][A]</td>
<td>cpu_1/control_bypass_ex/n87_s0/CIN</td>
</tr>
<tr>
<td>7.378</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C34[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n87_s0/COUT</td>
</tr>
<tr>
<td>7.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[1][B]</td>
<td>cpu_1/control_bypass_ex/n88_s0/CIN</td>
</tr>
<tr>
<td>7.413</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n88_s0/COUT</td>
</tr>
<tr>
<td>7.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[2][A]</td>
<td>cpu_1/control_bypass_ex/n89_s0/CIN</td>
</tr>
<tr>
<td>7.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n89_s0/COUT</td>
</tr>
<tr>
<td>7.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[2][B]</td>
<td>cpu_1/control_bypass_ex/n90_s0/CIN</td>
</tr>
<tr>
<td>7.483</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n90_s0/COUT</td>
</tr>
<tr>
<td>7.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[0][A]</td>
<td>cpu_1/control_bypass_ex/n91_s0/CIN</td>
</tr>
<tr>
<td>7.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n91_s0/COUT</td>
</tr>
<tr>
<td>7.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[0][B]</td>
<td>cpu_1/control_bypass_ex/n92_s0/CIN</td>
</tr>
<tr>
<td>7.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n92_s0/COUT</td>
</tr>
<tr>
<td>7.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[1][A]</td>
<td>cpu_1/control_bypass_ex/n93_s0/CIN</td>
</tr>
<tr>
<td>7.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n93_s0/COUT</td>
</tr>
<tr>
<td>7.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[1][B]</td>
<td>cpu_1/control_bypass_ex/n94_s0/CIN</td>
</tr>
<tr>
<td>7.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n94_s0/COUT</td>
</tr>
<tr>
<td>7.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[2][A]</td>
<td>cpu_1/control_bypass_ex/n95_s0/CIN</td>
</tr>
<tr>
<td>7.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n95_s0/COUT</td>
</tr>
<tr>
<td>7.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[2][B]</td>
<td>cpu_1/control_bypass_ex/n96_s0/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n96_s0/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[0][A]</td>
<td>cpu_1/control_bypass_ex/n97_s0/CIN</td>
</tr>
<tr>
<td>7.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n97_s0/COUT</td>
</tr>
<tr>
<td>8.989</td>
<td>1.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[3][B]</td>
<td>cpu_1/n11717_s11/I0</td>
</tr>
<tr>
<td>9.559</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R36C43[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11717_s11/F</td>
</tr>
<tr>
<td>9.561</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C43[2][B]</td>
<td>cpu_1/n11717_s13/I3</td>
</tr>
<tr>
<td>10.078</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>21</td>
<td>R36C43[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11717_s13/F</td>
</tr>
<tr>
<td>11.316</td>
<td>1.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[0][B]</td>
<td>cpu_1/n11716_s4/I1</td>
</tr>
<tr>
<td>11.871</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>49</td>
<td>R30C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11716_s4/F</td>
</tr>
<tr>
<td>12.634</td>
<td>0.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[2][A]</td>
<td>cpu_1/n11719_s3/I2</td>
</tr>
<tr>
<td>13.005</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11719_s3/F</td>
</tr>
<tr>
<td>13.185</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][B]</td>
<td>cpu_1/ALUInB_0_s2/I1</td>
</tr>
<tr>
<td>13.556</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>R32C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s2/F</td>
</tr>
<tr>
<td>14.988</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>cpu_1/ALUInA_31_s129/I2</td>
</tr>
<tr>
<td>15.359</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s129/F</td>
</tr>
<tr>
<td>15.364</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[3][B]</td>
<td>cpu_1/cpu_alu/n61_s3/I0</td>
</tr>
<tr>
<td>15.735</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C40[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n61_s3/F</td>
</tr>
<tr>
<td>16.513</td>
<td>0.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[2][B]</td>
<td>cpu_1/data_addr_Z_27_s5/I1</td>
</tr>
<tr>
<td>17.062</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C46[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s5/F</td>
</tr>
<tr>
<td>17.064</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>cpu_1/data_addr_Z_27_s1/I0</td>
</tr>
<tr>
<td>17.581</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R27C46[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s1/F</td>
</tr>
<tr>
<td>18.560</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C42[3][A]</td>
<td>cpu_1/data_addr_Z_27_s/I1</td>
</tr>
<tr>
<td>19.115</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R31C42[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s/F</td>
</tr>
<tr>
<td>20.857</td>
<td>1.742</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>bu/n395_s4/I0</td>
</tr>
<tr>
<td>21.412</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">bu/n395_s4/F</td>
</tr>
<tr>
<td>21.425</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][B]</td>
<td>bu/n395_s1/I2</td>
</tr>
<tr>
<td>21.878</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R24C26[3][B]</td>
<td style=" background: #97FFFF;">bu/n395_s1/F</td>
</tr>
<tr>
<td>22.364</td>
<td>0.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td>bu/bus_ready_Z_s4/I3</td>
</tr>
<tr>
<td>22.934</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td style=" background: #97FFFF;">bu/bus_ready_Z_s4/F</td>
</tr>
<tr>
<td>22.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[3][B]</td>
<td>bu/bus_ready_Z_s0/I3</td>
</tr>
<tr>
<td>23.452</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C34[3][B]</td>
<td style=" background: #97FFFF;">bu/bus_ready_Z_s0/F</td>
</tr>
<tr>
<td>24.307</td>
<td>0.855</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td>cpu_1/ALUInB_3_s3/I2</td>
</tr>
<tr>
<td>24.760</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R35C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_3_s3/F</td>
</tr>
<tr>
<td>25.986</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C47[1][A]</td>
<td>cpu_1/ALUInB_4_s4/I0</td>
</tr>
<tr>
<td>26.357</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R32C47[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_4_s4/F</td>
</tr>
<tr>
<td>27.069</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[3][B]</td>
<td>cpu_1/data_addr_Z_19_s5/I1</td>
</tr>
<tr>
<td>27.440</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_19_s5/F</td>
</tr>
<tr>
<td>28.218</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C49[2][B]</td>
<td>cpu_1/data_addr_Z_31_s2/I0</td>
</tr>
<tr>
<td>28.788</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C49[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_31_s2/F</td>
</tr>
<tr>
<td>28.961</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C48[3][B]</td>
<td>cpu_1/data_addr_Z_31_s0/I0</td>
</tr>
<tr>
<td>29.478</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R33C48[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_31_s0/F</td>
</tr>
<tr>
<td>29.928</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[2][B]</td>
<td>clint_inst/n675_s13/I0</td>
</tr>
<tr>
<td>30.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C40[2][B]</td>
<td style=" background: #97FFFF;">clint_inst/n675_s13/F</td>
</tr>
<tr>
<td>31.342</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td>SecondStageRAM/bram_array[0].bram_inst/wen0_s6/I1</td>
</tr>
<tr>
<td>31.804</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td style=" background: #97FFFF;">SecondStageRAM/bram_array[0].bram_inst/wen0_s6/F</td>
</tr>
<tr>
<td>31.805</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[2][A]</td>
<td>SecondStageRAM/bram_array[0].bram_inst/wen0_s3/I1</td>
</tr>
<tr>
<td>32.360</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R30C33[2][A]</td>
<td style=" background: #97FFFF;">SecondStageRAM/bram_array[0].bram_inst/wen0_s3/F</td>
</tr>
<tr>
<td>33.332</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td>bu/data_out_new_31_s14/I3</td>
</tr>
<tr>
<td>33.849</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R24C26[1][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s14/F</td>
</tr>
<tr>
<td>35.212</td>
<td>1.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C31[3][B]</td>
<td>mem/n359_s10/I2</td>
</tr>
<tr>
<td>35.729</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R44C31[3][B]</td>
<td style=" background: #97FFFF;">mem/n359_s10/F</td>
</tr>
<tr>
<td>37.278</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td>sdram_interface_init/n1774_s1/I3</td>
</tr>
<tr>
<td>37.740</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C25[0][A]</td>
<td style=" background: #97FFFF;">sdram_interface_init/n1774_s1/F</td>
</tr>
<tr>
<td>38.935</td>
<td>1.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C2[1][A]</td>
<td style=" font-weight:bold;">sdram_interface_init/sdram_data_out_22_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C2[1][A]</td>
<td>sdram_interface_init/sdram_data_out_22_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C2[1][A]</td>
<td>sdram_interface_init/sdram_data_out_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>29</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.149, 39.128%; route: 20.224, 60.182%; tC2Q: 0.232, 0.690%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.758</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_interface_init/sdram_data_out_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C53[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R41C53[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>6.773</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[0][B]</td>
<td>cpu_1/control_bypass_ex/n86_s0/I1</td>
</tr>
<tr>
<td>7.343</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n86_s0/COUT</td>
</tr>
<tr>
<td>7.343</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C34[1][A]</td>
<td>cpu_1/control_bypass_ex/n87_s0/CIN</td>
</tr>
<tr>
<td>7.378</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C34[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n87_s0/COUT</td>
</tr>
<tr>
<td>7.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[1][B]</td>
<td>cpu_1/control_bypass_ex/n88_s0/CIN</td>
</tr>
<tr>
<td>7.413</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n88_s0/COUT</td>
</tr>
<tr>
<td>7.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[2][A]</td>
<td>cpu_1/control_bypass_ex/n89_s0/CIN</td>
</tr>
<tr>
<td>7.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n89_s0/COUT</td>
</tr>
<tr>
<td>7.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[2][B]</td>
<td>cpu_1/control_bypass_ex/n90_s0/CIN</td>
</tr>
<tr>
<td>7.483</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n90_s0/COUT</td>
</tr>
<tr>
<td>7.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[0][A]</td>
<td>cpu_1/control_bypass_ex/n91_s0/CIN</td>
</tr>
<tr>
<td>7.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n91_s0/COUT</td>
</tr>
<tr>
<td>7.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[0][B]</td>
<td>cpu_1/control_bypass_ex/n92_s0/CIN</td>
</tr>
<tr>
<td>7.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n92_s0/COUT</td>
</tr>
<tr>
<td>7.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[1][A]</td>
<td>cpu_1/control_bypass_ex/n93_s0/CIN</td>
</tr>
<tr>
<td>7.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n93_s0/COUT</td>
</tr>
<tr>
<td>7.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[1][B]</td>
<td>cpu_1/control_bypass_ex/n94_s0/CIN</td>
</tr>
<tr>
<td>7.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n94_s0/COUT</td>
</tr>
<tr>
<td>7.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[2][A]</td>
<td>cpu_1/control_bypass_ex/n95_s0/CIN</td>
</tr>
<tr>
<td>7.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n95_s0/COUT</td>
</tr>
<tr>
<td>7.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[2][B]</td>
<td>cpu_1/control_bypass_ex/n96_s0/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n96_s0/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[0][A]</td>
<td>cpu_1/control_bypass_ex/n97_s0/CIN</td>
</tr>
<tr>
<td>7.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n97_s0/COUT</td>
</tr>
<tr>
<td>8.989</td>
<td>1.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[3][B]</td>
<td>cpu_1/n11717_s11/I0</td>
</tr>
<tr>
<td>9.559</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R36C43[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11717_s11/F</td>
</tr>
<tr>
<td>9.561</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C43[2][B]</td>
<td>cpu_1/n11717_s13/I3</td>
</tr>
<tr>
<td>10.078</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>21</td>
<td>R36C43[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11717_s13/F</td>
</tr>
<tr>
<td>11.316</td>
<td>1.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[0][B]</td>
<td>cpu_1/n11716_s4/I1</td>
</tr>
<tr>
<td>11.871</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>49</td>
<td>R30C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11716_s4/F</td>
</tr>
<tr>
<td>12.634</td>
<td>0.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[2][A]</td>
<td>cpu_1/n11719_s3/I2</td>
</tr>
<tr>
<td>13.005</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11719_s3/F</td>
</tr>
<tr>
<td>13.185</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][B]</td>
<td>cpu_1/ALUInB_0_s2/I1</td>
</tr>
<tr>
<td>13.556</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>R32C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s2/F</td>
</tr>
<tr>
<td>14.988</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>cpu_1/ALUInA_31_s129/I2</td>
</tr>
<tr>
<td>15.359</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s129/F</td>
</tr>
<tr>
<td>15.364</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[3][B]</td>
<td>cpu_1/cpu_alu/n61_s3/I0</td>
</tr>
<tr>
<td>15.735</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C40[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n61_s3/F</td>
</tr>
<tr>
<td>16.513</td>
<td>0.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[2][B]</td>
<td>cpu_1/data_addr_Z_27_s5/I1</td>
</tr>
<tr>
<td>17.062</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C46[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s5/F</td>
</tr>
<tr>
<td>17.064</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>cpu_1/data_addr_Z_27_s1/I0</td>
</tr>
<tr>
<td>17.581</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R27C46[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s1/F</td>
</tr>
<tr>
<td>18.560</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C42[3][A]</td>
<td>cpu_1/data_addr_Z_27_s/I1</td>
</tr>
<tr>
<td>19.115</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R31C42[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s/F</td>
</tr>
<tr>
<td>20.857</td>
<td>1.742</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>bu/n395_s4/I0</td>
</tr>
<tr>
<td>21.412</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">bu/n395_s4/F</td>
</tr>
<tr>
<td>21.425</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][B]</td>
<td>bu/n395_s1/I2</td>
</tr>
<tr>
<td>21.878</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R24C26[3][B]</td>
<td style=" background: #97FFFF;">bu/n395_s1/F</td>
</tr>
<tr>
<td>22.364</td>
<td>0.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td>bu/bus_ready_Z_s4/I3</td>
</tr>
<tr>
<td>22.934</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td style=" background: #97FFFF;">bu/bus_ready_Z_s4/F</td>
</tr>
<tr>
<td>22.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[3][B]</td>
<td>bu/bus_ready_Z_s0/I3</td>
</tr>
<tr>
<td>23.452</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C34[3][B]</td>
<td style=" background: #97FFFF;">bu/bus_ready_Z_s0/F</td>
</tr>
<tr>
<td>24.307</td>
<td>0.855</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td>cpu_1/ALUInB_3_s3/I2</td>
</tr>
<tr>
<td>24.760</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R35C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_3_s3/F</td>
</tr>
<tr>
<td>25.986</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C47[1][A]</td>
<td>cpu_1/ALUInB_4_s4/I0</td>
</tr>
<tr>
<td>26.357</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R32C47[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_4_s4/F</td>
</tr>
<tr>
<td>27.069</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[3][B]</td>
<td>cpu_1/data_addr_Z_19_s5/I1</td>
</tr>
<tr>
<td>27.440</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_19_s5/F</td>
</tr>
<tr>
<td>28.218</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C49[2][B]</td>
<td>cpu_1/data_addr_Z_31_s2/I0</td>
</tr>
<tr>
<td>28.788</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C49[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_31_s2/F</td>
</tr>
<tr>
<td>28.961</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C48[3][B]</td>
<td>cpu_1/data_addr_Z_31_s0/I0</td>
</tr>
<tr>
<td>29.478</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R33C48[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_31_s0/F</td>
</tr>
<tr>
<td>29.928</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[2][B]</td>
<td>clint_inst/n675_s13/I0</td>
</tr>
<tr>
<td>30.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C40[2][B]</td>
<td style=" background: #97FFFF;">clint_inst/n675_s13/F</td>
</tr>
<tr>
<td>31.342</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td>SecondStageRAM/bram_array[0].bram_inst/wen0_s6/I1</td>
</tr>
<tr>
<td>31.804</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td style=" background: #97FFFF;">SecondStageRAM/bram_array[0].bram_inst/wen0_s6/F</td>
</tr>
<tr>
<td>31.805</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[2][A]</td>
<td>SecondStageRAM/bram_array[0].bram_inst/wen0_s3/I1</td>
</tr>
<tr>
<td>32.360</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R30C33[2][A]</td>
<td style=" background: #97FFFF;">SecondStageRAM/bram_array[0].bram_inst/wen0_s3/F</td>
</tr>
<tr>
<td>33.332</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td>bu/data_out_new_31_s14/I3</td>
</tr>
<tr>
<td>33.849</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R24C26[1][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s14/F</td>
</tr>
<tr>
<td>35.212</td>
<td>1.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C31[3][B]</td>
<td>mem/n359_s10/I2</td>
</tr>
<tr>
<td>35.729</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R44C31[3][B]</td>
<td style=" background: #97FFFF;">mem/n359_s10/F</td>
</tr>
<tr>
<td>37.278</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td>sdram_interface_init/n1774_s1/I3</td>
</tr>
<tr>
<td>37.740</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C25[0][A]</td>
<td style=" background: #97FFFF;">sdram_interface_init/n1774_s1/F</td>
</tr>
<tr>
<td>38.758</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[1][A]</td>
<td style=" font-weight:bold;">sdram_interface_init/sdram_data_out_23_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[1][A]</td>
<td>sdram_interface_init/sdram_data_out_23_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C12[1][A]</td>
<td>sdram_interface_init/sdram_data_out_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>29</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.149, 39.335%; route: 20.048, 59.971%; tC2Q: 0.232, 0.694%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.613</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_interface_init/sdram_byte_select_vector_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C53[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R41C53[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>6.773</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[0][B]</td>
<td>cpu_1/control_bypass_ex/n86_s0/I1</td>
</tr>
<tr>
<td>7.343</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n86_s0/COUT</td>
</tr>
<tr>
<td>7.343</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C34[1][A]</td>
<td>cpu_1/control_bypass_ex/n87_s0/CIN</td>
</tr>
<tr>
<td>7.378</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C34[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n87_s0/COUT</td>
</tr>
<tr>
<td>7.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[1][B]</td>
<td>cpu_1/control_bypass_ex/n88_s0/CIN</td>
</tr>
<tr>
<td>7.413</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n88_s0/COUT</td>
</tr>
<tr>
<td>7.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[2][A]</td>
<td>cpu_1/control_bypass_ex/n89_s0/CIN</td>
</tr>
<tr>
<td>7.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n89_s0/COUT</td>
</tr>
<tr>
<td>7.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[2][B]</td>
<td>cpu_1/control_bypass_ex/n90_s0/CIN</td>
</tr>
<tr>
<td>7.483</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n90_s0/COUT</td>
</tr>
<tr>
<td>7.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[0][A]</td>
<td>cpu_1/control_bypass_ex/n91_s0/CIN</td>
</tr>
<tr>
<td>7.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n91_s0/COUT</td>
</tr>
<tr>
<td>7.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[0][B]</td>
<td>cpu_1/control_bypass_ex/n92_s0/CIN</td>
</tr>
<tr>
<td>7.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n92_s0/COUT</td>
</tr>
<tr>
<td>7.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[1][A]</td>
<td>cpu_1/control_bypass_ex/n93_s0/CIN</td>
</tr>
<tr>
<td>7.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n93_s0/COUT</td>
</tr>
<tr>
<td>7.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[1][B]</td>
<td>cpu_1/control_bypass_ex/n94_s0/CIN</td>
</tr>
<tr>
<td>7.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n94_s0/COUT</td>
</tr>
<tr>
<td>7.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[2][A]</td>
<td>cpu_1/control_bypass_ex/n95_s0/CIN</td>
</tr>
<tr>
<td>7.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n95_s0/COUT</td>
</tr>
<tr>
<td>7.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[2][B]</td>
<td>cpu_1/control_bypass_ex/n96_s0/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n96_s0/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[0][A]</td>
<td>cpu_1/control_bypass_ex/n97_s0/CIN</td>
</tr>
<tr>
<td>7.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n97_s0/COUT</td>
</tr>
<tr>
<td>8.989</td>
<td>1.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[3][B]</td>
<td>cpu_1/n11717_s11/I0</td>
</tr>
<tr>
<td>9.559</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R36C43[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11717_s11/F</td>
</tr>
<tr>
<td>9.561</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C43[2][B]</td>
<td>cpu_1/n11717_s13/I3</td>
</tr>
<tr>
<td>10.078</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>21</td>
<td>R36C43[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11717_s13/F</td>
</tr>
<tr>
<td>11.316</td>
<td>1.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[0][B]</td>
<td>cpu_1/n11716_s4/I1</td>
</tr>
<tr>
<td>11.871</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>49</td>
<td>R30C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11716_s4/F</td>
</tr>
<tr>
<td>12.634</td>
<td>0.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[2][A]</td>
<td>cpu_1/n11719_s3/I2</td>
</tr>
<tr>
<td>13.005</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11719_s3/F</td>
</tr>
<tr>
<td>13.185</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][B]</td>
<td>cpu_1/ALUInB_0_s2/I1</td>
</tr>
<tr>
<td>13.556</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>R32C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s2/F</td>
</tr>
<tr>
<td>14.988</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>cpu_1/ALUInA_31_s129/I2</td>
</tr>
<tr>
<td>15.359</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s129/F</td>
</tr>
<tr>
<td>15.364</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[3][B]</td>
<td>cpu_1/cpu_alu/n61_s3/I0</td>
</tr>
<tr>
<td>15.735</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C40[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n61_s3/F</td>
</tr>
<tr>
<td>16.513</td>
<td>0.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[2][B]</td>
<td>cpu_1/data_addr_Z_27_s5/I1</td>
</tr>
<tr>
<td>17.062</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C46[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s5/F</td>
</tr>
<tr>
<td>17.064</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>cpu_1/data_addr_Z_27_s1/I0</td>
</tr>
<tr>
<td>17.581</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R27C46[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s1/F</td>
</tr>
<tr>
<td>18.560</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C42[3][A]</td>
<td>cpu_1/data_addr_Z_27_s/I1</td>
</tr>
<tr>
<td>19.115</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R31C42[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s/F</td>
</tr>
<tr>
<td>20.857</td>
<td>1.742</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>bu/n395_s4/I0</td>
</tr>
<tr>
<td>21.412</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">bu/n395_s4/F</td>
</tr>
<tr>
<td>21.425</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][B]</td>
<td>bu/n395_s1/I2</td>
</tr>
<tr>
<td>21.878</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R24C26[3][B]</td>
<td style=" background: #97FFFF;">bu/n395_s1/F</td>
</tr>
<tr>
<td>22.364</td>
<td>0.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td>bu/bus_ready_Z_s4/I3</td>
</tr>
<tr>
<td>22.934</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td style=" background: #97FFFF;">bu/bus_ready_Z_s4/F</td>
</tr>
<tr>
<td>22.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[3][B]</td>
<td>bu/bus_ready_Z_s0/I3</td>
</tr>
<tr>
<td>23.452</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C34[3][B]</td>
<td style=" background: #97FFFF;">bu/bus_ready_Z_s0/F</td>
</tr>
<tr>
<td>24.307</td>
<td>0.855</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td>cpu_1/ALUInB_3_s3/I2</td>
</tr>
<tr>
<td>24.760</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R35C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_3_s3/F</td>
</tr>
<tr>
<td>25.986</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C47[1][A]</td>
<td>cpu_1/ALUInB_4_s4/I0</td>
</tr>
<tr>
<td>26.357</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R32C47[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_4_s4/F</td>
</tr>
<tr>
<td>27.069</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[3][B]</td>
<td>cpu_1/data_addr_Z_19_s5/I1</td>
</tr>
<tr>
<td>27.440</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_19_s5/F</td>
</tr>
<tr>
<td>28.218</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C49[2][B]</td>
<td>cpu_1/data_addr_Z_31_s2/I0</td>
</tr>
<tr>
<td>28.788</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C49[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_31_s2/F</td>
</tr>
<tr>
<td>28.961</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C48[3][B]</td>
<td>cpu_1/data_addr_Z_31_s0/I0</td>
</tr>
<tr>
<td>29.478</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R33C48[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_31_s0/F</td>
</tr>
<tr>
<td>29.928</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[2][B]</td>
<td>clint_inst/n675_s13/I0</td>
</tr>
<tr>
<td>30.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C40[2][B]</td>
<td style=" background: #97FFFF;">clint_inst/n675_s13/F</td>
</tr>
<tr>
<td>31.342</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td>SecondStageRAM/bram_array[0].bram_inst/wen0_s6/I1</td>
</tr>
<tr>
<td>31.804</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td style=" background: #97FFFF;">SecondStageRAM/bram_array[0].bram_inst/wen0_s6/F</td>
</tr>
<tr>
<td>31.805</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[2][A]</td>
<td>SecondStageRAM/bram_array[0].bram_inst/wen0_s3/I1</td>
</tr>
<tr>
<td>32.360</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R30C33[2][A]</td>
<td style=" background: #97FFFF;">SecondStageRAM/bram_array[0].bram_inst/wen0_s3/F</td>
</tr>
<tr>
<td>33.332</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td>bu/data_out_new_31_s14/I3</td>
</tr>
<tr>
<td>33.849</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R24C26[1][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s14/F</td>
</tr>
<tr>
<td>35.212</td>
<td>1.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C31[3][B]</td>
<td>mem/n359_s10/I2</td>
</tr>
<tr>
<td>35.729</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R44C31[3][B]</td>
<td style=" background: #97FFFF;">mem/n359_s10/F</td>
</tr>
<tr>
<td>37.283</td>
<td>1.554</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C25[1][B]</td>
<td>sdram_interface_init/sdram_byte_select_vector_3_s2/I2</td>
</tr>
<tr>
<td>37.745</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R23C25[1][B]</td>
<td style=" background: #97FFFF;">sdram_interface_init/sdram_byte_select_vector_3_s2/F</td>
</tr>
<tr>
<td>38.613</td>
<td>0.868</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C26[1][B]</td>
<td style=" font-weight:bold;">sdram_interface_init/sdram_byte_select_vector_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C26[1][B]</td>
<td>sdram_interface_init/sdram_byte_select_vector_1_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C26[1][B]</td>
<td>sdram_interface_init/sdram_byte_select_vector_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>29</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.149, 39.507%; route: 19.902, 59.796%; tC2Q: 0.232, 0.697%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.751</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.580</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_interface_init/sdram_data_out_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C53[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R41C53[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>6.773</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[0][B]</td>
<td>cpu_1/control_bypass_ex/n86_s0/I1</td>
</tr>
<tr>
<td>7.343</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n86_s0/COUT</td>
</tr>
<tr>
<td>7.343</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C34[1][A]</td>
<td>cpu_1/control_bypass_ex/n87_s0/CIN</td>
</tr>
<tr>
<td>7.378</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C34[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n87_s0/COUT</td>
</tr>
<tr>
<td>7.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[1][B]</td>
<td>cpu_1/control_bypass_ex/n88_s0/CIN</td>
</tr>
<tr>
<td>7.413</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n88_s0/COUT</td>
</tr>
<tr>
<td>7.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[2][A]</td>
<td>cpu_1/control_bypass_ex/n89_s0/CIN</td>
</tr>
<tr>
<td>7.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n89_s0/COUT</td>
</tr>
<tr>
<td>7.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[2][B]</td>
<td>cpu_1/control_bypass_ex/n90_s0/CIN</td>
</tr>
<tr>
<td>7.483</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n90_s0/COUT</td>
</tr>
<tr>
<td>7.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[0][A]</td>
<td>cpu_1/control_bypass_ex/n91_s0/CIN</td>
</tr>
<tr>
<td>7.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n91_s0/COUT</td>
</tr>
<tr>
<td>7.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[0][B]</td>
<td>cpu_1/control_bypass_ex/n92_s0/CIN</td>
</tr>
<tr>
<td>7.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n92_s0/COUT</td>
</tr>
<tr>
<td>7.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[1][A]</td>
<td>cpu_1/control_bypass_ex/n93_s0/CIN</td>
</tr>
<tr>
<td>7.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n93_s0/COUT</td>
</tr>
<tr>
<td>7.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[1][B]</td>
<td>cpu_1/control_bypass_ex/n94_s0/CIN</td>
</tr>
<tr>
<td>7.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n94_s0/COUT</td>
</tr>
<tr>
<td>7.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[2][A]</td>
<td>cpu_1/control_bypass_ex/n95_s0/CIN</td>
</tr>
<tr>
<td>7.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n95_s0/COUT</td>
</tr>
<tr>
<td>7.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[2][B]</td>
<td>cpu_1/control_bypass_ex/n96_s0/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n96_s0/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[0][A]</td>
<td>cpu_1/control_bypass_ex/n97_s0/CIN</td>
</tr>
<tr>
<td>7.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n97_s0/COUT</td>
</tr>
<tr>
<td>8.989</td>
<td>1.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[3][B]</td>
<td>cpu_1/n11717_s11/I0</td>
</tr>
<tr>
<td>9.559</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R36C43[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11717_s11/F</td>
</tr>
<tr>
<td>9.561</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C43[2][B]</td>
<td>cpu_1/n11717_s13/I3</td>
</tr>
<tr>
<td>10.078</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>21</td>
<td>R36C43[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11717_s13/F</td>
</tr>
<tr>
<td>11.316</td>
<td>1.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[0][B]</td>
<td>cpu_1/n11716_s4/I1</td>
</tr>
<tr>
<td>11.871</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>49</td>
<td>R30C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11716_s4/F</td>
</tr>
<tr>
<td>12.634</td>
<td>0.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[2][A]</td>
<td>cpu_1/n11719_s3/I2</td>
</tr>
<tr>
<td>13.005</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11719_s3/F</td>
</tr>
<tr>
<td>13.185</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][B]</td>
<td>cpu_1/ALUInB_0_s2/I1</td>
</tr>
<tr>
<td>13.556</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>R32C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s2/F</td>
</tr>
<tr>
<td>14.988</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>cpu_1/ALUInA_31_s129/I2</td>
</tr>
<tr>
<td>15.359</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s129/F</td>
</tr>
<tr>
<td>15.364</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[3][B]</td>
<td>cpu_1/cpu_alu/n61_s3/I0</td>
</tr>
<tr>
<td>15.735</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C40[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n61_s3/F</td>
</tr>
<tr>
<td>16.513</td>
<td>0.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[2][B]</td>
<td>cpu_1/data_addr_Z_27_s5/I1</td>
</tr>
<tr>
<td>17.062</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C46[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s5/F</td>
</tr>
<tr>
<td>17.064</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>cpu_1/data_addr_Z_27_s1/I0</td>
</tr>
<tr>
<td>17.581</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R27C46[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s1/F</td>
</tr>
<tr>
<td>18.560</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C42[3][A]</td>
<td>cpu_1/data_addr_Z_27_s/I1</td>
</tr>
<tr>
<td>19.115</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R31C42[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s/F</td>
</tr>
<tr>
<td>20.857</td>
<td>1.742</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>bu/n395_s4/I0</td>
</tr>
<tr>
<td>21.412</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">bu/n395_s4/F</td>
</tr>
<tr>
<td>21.425</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][B]</td>
<td>bu/n395_s1/I2</td>
</tr>
<tr>
<td>21.878</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R24C26[3][B]</td>
<td style=" background: #97FFFF;">bu/n395_s1/F</td>
</tr>
<tr>
<td>22.364</td>
<td>0.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td>bu/bus_ready_Z_s4/I3</td>
</tr>
<tr>
<td>22.934</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td style=" background: #97FFFF;">bu/bus_ready_Z_s4/F</td>
</tr>
<tr>
<td>22.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[3][B]</td>
<td>bu/bus_ready_Z_s0/I3</td>
</tr>
<tr>
<td>23.452</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C34[3][B]</td>
<td style=" background: #97FFFF;">bu/bus_ready_Z_s0/F</td>
</tr>
<tr>
<td>24.307</td>
<td>0.855</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td>cpu_1/ALUInB_3_s3/I2</td>
</tr>
<tr>
<td>24.760</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R35C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_3_s3/F</td>
</tr>
<tr>
<td>25.986</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C47[1][A]</td>
<td>cpu_1/ALUInB_4_s4/I0</td>
</tr>
<tr>
<td>26.357</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R32C47[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_4_s4/F</td>
</tr>
<tr>
<td>27.069</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[3][B]</td>
<td>cpu_1/data_addr_Z_19_s5/I1</td>
</tr>
<tr>
<td>27.440</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_19_s5/F</td>
</tr>
<tr>
<td>28.218</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C49[2][B]</td>
<td>cpu_1/data_addr_Z_31_s2/I0</td>
</tr>
<tr>
<td>28.788</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C49[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_31_s2/F</td>
</tr>
<tr>
<td>28.961</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C48[3][B]</td>
<td>cpu_1/data_addr_Z_31_s0/I0</td>
</tr>
<tr>
<td>29.478</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R33C48[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_31_s0/F</td>
</tr>
<tr>
<td>29.928</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[2][B]</td>
<td>clint_inst/n675_s13/I0</td>
</tr>
<tr>
<td>30.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C40[2][B]</td>
<td style=" background: #97FFFF;">clint_inst/n675_s13/F</td>
</tr>
<tr>
<td>31.342</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td>SecondStageRAM/bram_array[0].bram_inst/wen0_s6/I1</td>
</tr>
<tr>
<td>31.804</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td style=" background: #97FFFF;">SecondStageRAM/bram_array[0].bram_inst/wen0_s6/F</td>
</tr>
<tr>
<td>31.805</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[2][A]</td>
<td>SecondStageRAM/bram_array[0].bram_inst/wen0_s3/I1</td>
</tr>
<tr>
<td>32.360</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R30C33[2][A]</td>
<td style=" background: #97FFFF;">SecondStageRAM/bram_array[0].bram_inst/wen0_s3/F</td>
</tr>
<tr>
<td>33.332</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td>bu/data_out_new_31_s14/I3</td>
</tr>
<tr>
<td>33.849</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R24C26[1][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s14/F</td>
</tr>
<tr>
<td>35.212</td>
<td>1.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C31[3][B]</td>
<td>mem/n359_s10/I2</td>
</tr>
<tr>
<td>35.729</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R44C31[3][B]</td>
<td style=" background: #97FFFF;">mem/n359_s10/F</td>
</tr>
<tr>
<td>37.278</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td>sdram_interface_init/n1774_s1/I3</td>
</tr>
<tr>
<td>37.740</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C25[0][A]</td>
<td style=" background: #97FFFF;">sdram_interface_init/n1774_s1/F</td>
</tr>
<tr>
<td>38.580</td>
<td>0.840</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td style=" font-weight:bold;">sdram_interface_init/sdram_data_out_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td>sdram_interface_init/sdram_data_out_8_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C17[2][A]</td>
<td>sdram_interface_init/sdram_data_out_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>29</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.149, 39.545%; route: 19.870, 59.757%; tC2Q: 0.232, 0.698%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.751</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.580</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_interface_init/sdram_data_out_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C53[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R41C53[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>6.773</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[0][B]</td>
<td>cpu_1/control_bypass_ex/n86_s0/I1</td>
</tr>
<tr>
<td>7.343</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n86_s0/COUT</td>
</tr>
<tr>
<td>7.343</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C34[1][A]</td>
<td>cpu_1/control_bypass_ex/n87_s0/CIN</td>
</tr>
<tr>
<td>7.378</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C34[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n87_s0/COUT</td>
</tr>
<tr>
<td>7.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[1][B]</td>
<td>cpu_1/control_bypass_ex/n88_s0/CIN</td>
</tr>
<tr>
<td>7.413</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n88_s0/COUT</td>
</tr>
<tr>
<td>7.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[2][A]</td>
<td>cpu_1/control_bypass_ex/n89_s0/CIN</td>
</tr>
<tr>
<td>7.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n89_s0/COUT</td>
</tr>
<tr>
<td>7.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[2][B]</td>
<td>cpu_1/control_bypass_ex/n90_s0/CIN</td>
</tr>
<tr>
<td>7.483</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n90_s0/COUT</td>
</tr>
<tr>
<td>7.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[0][A]</td>
<td>cpu_1/control_bypass_ex/n91_s0/CIN</td>
</tr>
<tr>
<td>7.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n91_s0/COUT</td>
</tr>
<tr>
<td>7.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[0][B]</td>
<td>cpu_1/control_bypass_ex/n92_s0/CIN</td>
</tr>
<tr>
<td>7.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n92_s0/COUT</td>
</tr>
<tr>
<td>7.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[1][A]</td>
<td>cpu_1/control_bypass_ex/n93_s0/CIN</td>
</tr>
<tr>
<td>7.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n93_s0/COUT</td>
</tr>
<tr>
<td>7.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[1][B]</td>
<td>cpu_1/control_bypass_ex/n94_s0/CIN</td>
</tr>
<tr>
<td>7.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n94_s0/COUT</td>
</tr>
<tr>
<td>7.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[2][A]</td>
<td>cpu_1/control_bypass_ex/n95_s0/CIN</td>
</tr>
<tr>
<td>7.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n95_s0/COUT</td>
</tr>
<tr>
<td>7.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[2][B]</td>
<td>cpu_1/control_bypass_ex/n96_s0/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n96_s0/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[0][A]</td>
<td>cpu_1/control_bypass_ex/n97_s0/CIN</td>
</tr>
<tr>
<td>7.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n97_s0/COUT</td>
</tr>
<tr>
<td>8.989</td>
<td>1.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[3][B]</td>
<td>cpu_1/n11717_s11/I0</td>
</tr>
<tr>
<td>9.559</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R36C43[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11717_s11/F</td>
</tr>
<tr>
<td>9.561</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C43[2][B]</td>
<td>cpu_1/n11717_s13/I3</td>
</tr>
<tr>
<td>10.078</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>21</td>
<td>R36C43[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11717_s13/F</td>
</tr>
<tr>
<td>11.316</td>
<td>1.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[0][B]</td>
<td>cpu_1/n11716_s4/I1</td>
</tr>
<tr>
<td>11.871</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>49</td>
<td>R30C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11716_s4/F</td>
</tr>
<tr>
<td>12.634</td>
<td>0.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[2][A]</td>
<td>cpu_1/n11719_s3/I2</td>
</tr>
<tr>
<td>13.005</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11719_s3/F</td>
</tr>
<tr>
<td>13.185</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][B]</td>
<td>cpu_1/ALUInB_0_s2/I1</td>
</tr>
<tr>
<td>13.556</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>R32C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s2/F</td>
</tr>
<tr>
<td>14.988</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>cpu_1/ALUInA_31_s129/I2</td>
</tr>
<tr>
<td>15.359</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s129/F</td>
</tr>
<tr>
<td>15.364</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[3][B]</td>
<td>cpu_1/cpu_alu/n61_s3/I0</td>
</tr>
<tr>
<td>15.735</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C40[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n61_s3/F</td>
</tr>
<tr>
<td>16.513</td>
<td>0.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[2][B]</td>
<td>cpu_1/data_addr_Z_27_s5/I1</td>
</tr>
<tr>
<td>17.062</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C46[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s5/F</td>
</tr>
<tr>
<td>17.064</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>cpu_1/data_addr_Z_27_s1/I0</td>
</tr>
<tr>
<td>17.581</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R27C46[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s1/F</td>
</tr>
<tr>
<td>18.560</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C42[3][A]</td>
<td>cpu_1/data_addr_Z_27_s/I1</td>
</tr>
<tr>
<td>19.115</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R31C42[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s/F</td>
</tr>
<tr>
<td>20.857</td>
<td>1.742</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>bu/n395_s4/I0</td>
</tr>
<tr>
<td>21.412</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">bu/n395_s4/F</td>
</tr>
<tr>
<td>21.425</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][B]</td>
<td>bu/n395_s1/I2</td>
</tr>
<tr>
<td>21.878</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R24C26[3][B]</td>
<td style=" background: #97FFFF;">bu/n395_s1/F</td>
</tr>
<tr>
<td>22.364</td>
<td>0.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td>bu/bus_ready_Z_s4/I3</td>
</tr>
<tr>
<td>22.934</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td style=" background: #97FFFF;">bu/bus_ready_Z_s4/F</td>
</tr>
<tr>
<td>22.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[3][B]</td>
<td>bu/bus_ready_Z_s0/I3</td>
</tr>
<tr>
<td>23.452</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C34[3][B]</td>
<td style=" background: #97FFFF;">bu/bus_ready_Z_s0/F</td>
</tr>
<tr>
<td>24.307</td>
<td>0.855</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td>cpu_1/ALUInB_3_s3/I2</td>
</tr>
<tr>
<td>24.760</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R35C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_3_s3/F</td>
</tr>
<tr>
<td>25.986</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C47[1][A]</td>
<td>cpu_1/ALUInB_4_s4/I0</td>
</tr>
<tr>
<td>26.357</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R32C47[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_4_s4/F</td>
</tr>
<tr>
<td>27.069</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[3][B]</td>
<td>cpu_1/data_addr_Z_19_s5/I1</td>
</tr>
<tr>
<td>27.440</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_19_s5/F</td>
</tr>
<tr>
<td>28.218</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C49[2][B]</td>
<td>cpu_1/data_addr_Z_31_s2/I0</td>
</tr>
<tr>
<td>28.788</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C49[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_31_s2/F</td>
</tr>
<tr>
<td>28.961</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C48[3][B]</td>
<td>cpu_1/data_addr_Z_31_s0/I0</td>
</tr>
<tr>
<td>29.478</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R33C48[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_31_s0/F</td>
</tr>
<tr>
<td>29.928</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[2][B]</td>
<td>clint_inst/n675_s13/I0</td>
</tr>
<tr>
<td>30.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C40[2][B]</td>
<td style=" background: #97FFFF;">clint_inst/n675_s13/F</td>
</tr>
<tr>
<td>31.342</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td>SecondStageRAM/bram_array[0].bram_inst/wen0_s6/I1</td>
</tr>
<tr>
<td>31.804</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td style=" background: #97FFFF;">SecondStageRAM/bram_array[0].bram_inst/wen0_s6/F</td>
</tr>
<tr>
<td>31.805</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[2][A]</td>
<td>SecondStageRAM/bram_array[0].bram_inst/wen0_s3/I1</td>
</tr>
<tr>
<td>32.360</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R30C33[2][A]</td>
<td style=" background: #97FFFF;">SecondStageRAM/bram_array[0].bram_inst/wen0_s3/F</td>
</tr>
<tr>
<td>33.332</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td>bu/data_out_new_31_s14/I3</td>
</tr>
<tr>
<td>33.849</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R24C26[1][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s14/F</td>
</tr>
<tr>
<td>35.212</td>
<td>1.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C31[3][B]</td>
<td>mem/n359_s10/I2</td>
</tr>
<tr>
<td>35.729</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R44C31[3][B]</td>
<td style=" background: #97FFFF;">mem/n359_s10/F</td>
</tr>
<tr>
<td>37.278</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td>sdram_interface_init/n1774_s1/I3</td>
</tr>
<tr>
<td>37.740</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C25[0][A]</td>
<td style=" background: #97FFFF;">sdram_interface_init/n1774_s1/F</td>
</tr>
<tr>
<td>38.580</td>
<td>0.840</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td style=" font-weight:bold;">sdram_interface_init/sdram_data_out_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>sdram_interface_init/sdram_data_out_9_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>sdram_interface_init/sdram_data_out_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>29</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.149, 39.545%; route: 19.870, 59.757%; tC2Q: 0.232, 0.698%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.533</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_interface_init/sdram_data_out_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C53[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R41C53[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>6.773</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[0][B]</td>
<td>cpu_1/control_bypass_ex/n86_s0/I1</td>
</tr>
<tr>
<td>7.343</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n86_s0/COUT</td>
</tr>
<tr>
<td>7.343</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C34[1][A]</td>
<td>cpu_1/control_bypass_ex/n87_s0/CIN</td>
</tr>
<tr>
<td>7.378</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C34[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n87_s0/COUT</td>
</tr>
<tr>
<td>7.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[1][B]</td>
<td>cpu_1/control_bypass_ex/n88_s0/CIN</td>
</tr>
<tr>
<td>7.413</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n88_s0/COUT</td>
</tr>
<tr>
<td>7.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[2][A]</td>
<td>cpu_1/control_bypass_ex/n89_s0/CIN</td>
</tr>
<tr>
<td>7.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n89_s0/COUT</td>
</tr>
<tr>
<td>7.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[2][B]</td>
<td>cpu_1/control_bypass_ex/n90_s0/CIN</td>
</tr>
<tr>
<td>7.483</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n90_s0/COUT</td>
</tr>
<tr>
<td>7.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[0][A]</td>
<td>cpu_1/control_bypass_ex/n91_s0/CIN</td>
</tr>
<tr>
<td>7.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n91_s0/COUT</td>
</tr>
<tr>
<td>7.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[0][B]</td>
<td>cpu_1/control_bypass_ex/n92_s0/CIN</td>
</tr>
<tr>
<td>7.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n92_s0/COUT</td>
</tr>
<tr>
<td>7.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[1][A]</td>
<td>cpu_1/control_bypass_ex/n93_s0/CIN</td>
</tr>
<tr>
<td>7.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n93_s0/COUT</td>
</tr>
<tr>
<td>7.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[1][B]</td>
<td>cpu_1/control_bypass_ex/n94_s0/CIN</td>
</tr>
<tr>
<td>7.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n94_s0/COUT</td>
</tr>
<tr>
<td>7.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[2][A]</td>
<td>cpu_1/control_bypass_ex/n95_s0/CIN</td>
</tr>
<tr>
<td>7.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n95_s0/COUT</td>
</tr>
<tr>
<td>7.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[2][B]</td>
<td>cpu_1/control_bypass_ex/n96_s0/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n96_s0/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[0][A]</td>
<td>cpu_1/control_bypass_ex/n97_s0/CIN</td>
</tr>
<tr>
<td>7.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n97_s0/COUT</td>
</tr>
<tr>
<td>8.989</td>
<td>1.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[3][B]</td>
<td>cpu_1/n11717_s11/I0</td>
</tr>
<tr>
<td>9.559</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R36C43[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11717_s11/F</td>
</tr>
<tr>
<td>9.561</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C43[2][B]</td>
<td>cpu_1/n11717_s13/I3</td>
</tr>
<tr>
<td>10.078</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>21</td>
<td>R36C43[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11717_s13/F</td>
</tr>
<tr>
<td>11.316</td>
<td>1.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[0][B]</td>
<td>cpu_1/n11716_s4/I1</td>
</tr>
<tr>
<td>11.871</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>49</td>
<td>R30C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11716_s4/F</td>
</tr>
<tr>
<td>12.634</td>
<td>0.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[2][A]</td>
<td>cpu_1/n11719_s3/I2</td>
</tr>
<tr>
<td>13.005</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11719_s3/F</td>
</tr>
<tr>
<td>13.185</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][B]</td>
<td>cpu_1/ALUInB_0_s2/I1</td>
</tr>
<tr>
<td>13.556</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>R32C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s2/F</td>
</tr>
<tr>
<td>14.988</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>cpu_1/ALUInA_31_s129/I2</td>
</tr>
<tr>
<td>15.359</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s129/F</td>
</tr>
<tr>
<td>15.364</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[3][B]</td>
<td>cpu_1/cpu_alu/n61_s3/I0</td>
</tr>
<tr>
<td>15.735</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C40[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n61_s3/F</td>
</tr>
<tr>
<td>16.513</td>
<td>0.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[2][B]</td>
<td>cpu_1/data_addr_Z_27_s5/I1</td>
</tr>
<tr>
<td>17.062</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C46[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s5/F</td>
</tr>
<tr>
<td>17.064</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>cpu_1/data_addr_Z_27_s1/I0</td>
</tr>
<tr>
<td>17.581</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R27C46[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s1/F</td>
</tr>
<tr>
<td>18.560</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C42[3][A]</td>
<td>cpu_1/data_addr_Z_27_s/I1</td>
</tr>
<tr>
<td>19.115</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R31C42[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s/F</td>
</tr>
<tr>
<td>20.857</td>
<td>1.742</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>bu/n395_s4/I0</td>
</tr>
<tr>
<td>21.412</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">bu/n395_s4/F</td>
</tr>
<tr>
<td>21.425</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][B]</td>
<td>bu/n395_s1/I2</td>
</tr>
<tr>
<td>21.878</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R24C26[3][B]</td>
<td style=" background: #97FFFF;">bu/n395_s1/F</td>
</tr>
<tr>
<td>22.364</td>
<td>0.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td>bu/bus_ready_Z_s4/I3</td>
</tr>
<tr>
<td>22.934</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td style=" background: #97FFFF;">bu/bus_ready_Z_s4/F</td>
</tr>
<tr>
<td>22.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[3][B]</td>
<td>bu/bus_ready_Z_s0/I3</td>
</tr>
<tr>
<td>23.452</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C34[3][B]</td>
<td style=" background: #97FFFF;">bu/bus_ready_Z_s0/F</td>
</tr>
<tr>
<td>24.307</td>
<td>0.855</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td>cpu_1/ALUInB_3_s3/I2</td>
</tr>
<tr>
<td>24.760</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R35C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_3_s3/F</td>
</tr>
<tr>
<td>25.986</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C47[1][A]</td>
<td>cpu_1/ALUInB_4_s4/I0</td>
</tr>
<tr>
<td>26.357</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R32C47[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_4_s4/F</td>
</tr>
<tr>
<td>27.069</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[3][B]</td>
<td>cpu_1/data_addr_Z_19_s5/I1</td>
</tr>
<tr>
<td>27.440</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_19_s5/F</td>
</tr>
<tr>
<td>28.218</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C49[2][B]</td>
<td>cpu_1/data_addr_Z_31_s2/I0</td>
</tr>
<tr>
<td>28.788</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C49[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_31_s2/F</td>
</tr>
<tr>
<td>28.961</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C48[3][B]</td>
<td>cpu_1/data_addr_Z_31_s0/I0</td>
</tr>
<tr>
<td>29.478</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R33C48[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_31_s0/F</td>
</tr>
<tr>
<td>29.928</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[2][B]</td>
<td>clint_inst/n675_s13/I0</td>
</tr>
<tr>
<td>30.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C40[2][B]</td>
<td style=" background: #97FFFF;">clint_inst/n675_s13/F</td>
</tr>
<tr>
<td>31.342</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td>SecondStageRAM/bram_array[0].bram_inst/wen0_s6/I1</td>
</tr>
<tr>
<td>31.804</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td style=" background: #97FFFF;">SecondStageRAM/bram_array[0].bram_inst/wen0_s6/F</td>
</tr>
<tr>
<td>31.805</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[2][A]</td>
<td>SecondStageRAM/bram_array[0].bram_inst/wen0_s3/I1</td>
</tr>
<tr>
<td>32.360</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R30C33[2][A]</td>
<td style=" background: #97FFFF;">SecondStageRAM/bram_array[0].bram_inst/wen0_s3/F</td>
</tr>
<tr>
<td>33.332</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td>bu/data_out_new_31_s14/I3</td>
</tr>
<tr>
<td>33.849</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R24C26[1][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s14/F</td>
</tr>
<tr>
<td>35.212</td>
<td>1.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C31[3][B]</td>
<td>mem/n359_s10/I2</td>
</tr>
<tr>
<td>35.729</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R44C31[3][B]</td>
<td style=" background: #97FFFF;">mem/n359_s10/F</td>
</tr>
<tr>
<td>37.278</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td>sdram_interface_init/n1774_s1/I3</td>
</tr>
<tr>
<td>37.740</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C25[0][A]</td>
<td style=" background: #97FFFF;">sdram_interface_init/n1774_s1/F</td>
</tr>
<tr>
<td>38.533</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">sdram_interface_init/sdram_data_out_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>sdram_interface_init/sdram_data_out_13_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>sdram_interface_init/sdram_data_out_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>29</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.149, 39.602%; route: 19.823, 59.700%; tC2Q: 0.232, 0.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.533</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_interface_init/sdram_data_out_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C53[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R41C53[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>6.773</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[0][B]</td>
<td>cpu_1/control_bypass_ex/n86_s0/I1</td>
</tr>
<tr>
<td>7.343</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n86_s0/COUT</td>
</tr>
<tr>
<td>7.343</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C34[1][A]</td>
<td>cpu_1/control_bypass_ex/n87_s0/CIN</td>
</tr>
<tr>
<td>7.378</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C34[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n87_s0/COUT</td>
</tr>
<tr>
<td>7.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[1][B]</td>
<td>cpu_1/control_bypass_ex/n88_s0/CIN</td>
</tr>
<tr>
<td>7.413</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n88_s0/COUT</td>
</tr>
<tr>
<td>7.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[2][A]</td>
<td>cpu_1/control_bypass_ex/n89_s0/CIN</td>
</tr>
<tr>
<td>7.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n89_s0/COUT</td>
</tr>
<tr>
<td>7.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[2][B]</td>
<td>cpu_1/control_bypass_ex/n90_s0/CIN</td>
</tr>
<tr>
<td>7.483</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n90_s0/COUT</td>
</tr>
<tr>
<td>7.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[0][A]</td>
<td>cpu_1/control_bypass_ex/n91_s0/CIN</td>
</tr>
<tr>
<td>7.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n91_s0/COUT</td>
</tr>
<tr>
<td>7.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[0][B]</td>
<td>cpu_1/control_bypass_ex/n92_s0/CIN</td>
</tr>
<tr>
<td>7.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n92_s0/COUT</td>
</tr>
<tr>
<td>7.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[1][A]</td>
<td>cpu_1/control_bypass_ex/n93_s0/CIN</td>
</tr>
<tr>
<td>7.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n93_s0/COUT</td>
</tr>
<tr>
<td>7.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[1][B]</td>
<td>cpu_1/control_bypass_ex/n94_s0/CIN</td>
</tr>
<tr>
<td>7.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n94_s0/COUT</td>
</tr>
<tr>
<td>7.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[2][A]</td>
<td>cpu_1/control_bypass_ex/n95_s0/CIN</td>
</tr>
<tr>
<td>7.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n95_s0/COUT</td>
</tr>
<tr>
<td>7.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[2][B]</td>
<td>cpu_1/control_bypass_ex/n96_s0/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n96_s0/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[0][A]</td>
<td>cpu_1/control_bypass_ex/n97_s0/CIN</td>
</tr>
<tr>
<td>7.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n97_s0/COUT</td>
</tr>
<tr>
<td>8.989</td>
<td>1.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[3][B]</td>
<td>cpu_1/n11717_s11/I0</td>
</tr>
<tr>
<td>9.559</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R36C43[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11717_s11/F</td>
</tr>
<tr>
<td>9.561</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C43[2][B]</td>
<td>cpu_1/n11717_s13/I3</td>
</tr>
<tr>
<td>10.078</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>21</td>
<td>R36C43[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11717_s13/F</td>
</tr>
<tr>
<td>11.316</td>
<td>1.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[0][B]</td>
<td>cpu_1/n11716_s4/I1</td>
</tr>
<tr>
<td>11.871</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>49</td>
<td>R30C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11716_s4/F</td>
</tr>
<tr>
<td>12.634</td>
<td>0.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[2][A]</td>
<td>cpu_1/n11719_s3/I2</td>
</tr>
<tr>
<td>13.005</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11719_s3/F</td>
</tr>
<tr>
<td>13.185</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][B]</td>
<td>cpu_1/ALUInB_0_s2/I1</td>
</tr>
<tr>
<td>13.556</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>R32C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s2/F</td>
</tr>
<tr>
<td>14.988</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>cpu_1/ALUInA_31_s129/I2</td>
</tr>
<tr>
<td>15.359</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s129/F</td>
</tr>
<tr>
<td>15.364</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[3][B]</td>
<td>cpu_1/cpu_alu/n61_s3/I0</td>
</tr>
<tr>
<td>15.735</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C40[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n61_s3/F</td>
</tr>
<tr>
<td>16.513</td>
<td>0.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[2][B]</td>
<td>cpu_1/data_addr_Z_27_s5/I1</td>
</tr>
<tr>
<td>17.062</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C46[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s5/F</td>
</tr>
<tr>
<td>17.064</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>cpu_1/data_addr_Z_27_s1/I0</td>
</tr>
<tr>
<td>17.581</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R27C46[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s1/F</td>
</tr>
<tr>
<td>18.560</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C42[3][A]</td>
<td>cpu_1/data_addr_Z_27_s/I1</td>
</tr>
<tr>
<td>19.115</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R31C42[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s/F</td>
</tr>
<tr>
<td>20.857</td>
<td>1.742</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>bu/n395_s4/I0</td>
</tr>
<tr>
<td>21.412</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">bu/n395_s4/F</td>
</tr>
<tr>
<td>21.425</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][B]</td>
<td>bu/n395_s1/I2</td>
</tr>
<tr>
<td>21.878</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R24C26[3][B]</td>
<td style=" background: #97FFFF;">bu/n395_s1/F</td>
</tr>
<tr>
<td>22.364</td>
<td>0.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td>bu/bus_ready_Z_s4/I3</td>
</tr>
<tr>
<td>22.934</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td style=" background: #97FFFF;">bu/bus_ready_Z_s4/F</td>
</tr>
<tr>
<td>22.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[3][B]</td>
<td>bu/bus_ready_Z_s0/I3</td>
</tr>
<tr>
<td>23.452</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C34[3][B]</td>
<td style=" background: #97FFFF;">bu/bus_ready_Z_s0/F</td>
</tr>
<tr>
<td>24.307</td>
<td>0.855</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td>cpu_1/ALUInB_3_s3/I2</td>
</tr>
<tr>
<td>24.760</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R35C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_3_s3/F</td>
</tr>
<tr>
<td>25.986</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C47[1][A]</td>
<td>cpu_1/ALUInB_4_s4/I0</td>
</tr>
<tr>
<td>26.357</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R32C47[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_4_s4/F</td>
</tr>
<tr>
<td>27.069</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[3][B]</td>
<td>cpu_1/data_addr_Z_19_s5/I1</td>
</tr>
<tr>
<td>27.440</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_19_s5/F</td>
</tr>
<tr>
<td>28.218</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C49[2][B]</td>
<td>cpu_1/data_addr_Z_31_s2/I0</td>
</tr>
<tr>
<td>28.788</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C49[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_31_s2/F</td>
</tr>
<tr>
<td>28.961</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C48[3][B]</td>
<td>cpu_1/data_addr_Z_31_s0/I0</td>
</tr>
<tr>
<td>29.478</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R33C48[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_31_s0/F</td>
</tr>
<tr>
<td>29.928</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[2][B]</td>
<td>clint_inst/n675_s13/I0</td>
</tr>
<tr>
<td>30.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C40[2][B]</td>
<td style=" background: #97FFFF;">clint_inst/n675_s13/F</td>
</tr>
<tr>
<td>31.342</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td>SecondStageRAM/bram_array[0].bram_inst/wen0_s6/I1</td>
</tr>
<tr>
<td>31.804</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td style=" background: #97FFFF;">SecondStageRAM/bram_array[0].bram_inst/wen0_s6/F</td>
</tr>
<tr>
<td>31.805</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[2][A]</td>
<td>SecondStageRAM/bram_array[0].bram_inst/wen0_s3/I1</td>
</tr>
<tr>
<td>32.360</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R30C33[2][A]</td>
<td style=" background: #97FFFF;">SecondStageRAM/bram_array[0].bram_inst/wen0_s3/F</td>
</tr>
<tr>
<td>33.332</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td>bu/data_out_new_31_s14/I3</td>
</tr>
<tr>
<td>33.849</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R24C26[1][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s14/F</td>
</tr>
<tr>
<td>35.212</td>
<td>1.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C31[3][B]</td>
<td>mem/n359_s10/I2</td>
</tr>
<tr>
<td>35.729</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R44C31[3][B]</td>
<td style=" background: #97FFFF;">mem/n359_s10/F</td>
</tr>
<tr>
<td>37.278</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td>sdram_interface_init/n1774_s1/I3</td>
</tr>
<tr>
<td>37.740</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C25[0][A]</td>
<td style=" background: #97FFFF;">sdram_interface_init/n1774_s1/F</td>
</tr>
<tr>
<td>38.533</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][B]</td>
<td style=" font-weight:bold;">sdram_interface_init/sdram_data_out_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][B]</td>
<td>sdram_interface_init/sdram_data_out_14_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C27[0][B]</td>
<td>sdram_interface_init/sdram_data_out_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>29</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.149, 39.602%; route: 19.823, 59.700%; tC2Q: 0.232, 0.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.967</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_interface_init/sdram_data_out_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C53[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R41C53[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>6.773</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[0][B]</td>
<td>cpu_1/control_bypass_ex/n86_s0/I1</td>
</tr>
<tr>
<td>7.343</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n86_s0/COUT</td>
</tr>
<tr>
<td>7.343</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C34[1][A]</td>
<td>cpu_1/control_bypass_ex/n87_s0/CIN</td>
</tr>
<tr>
<td>7.378</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C34[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n87_s0/COUT</td>
</tr>
<tr>
<td>7.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[1][B]</td>
<td>cpu_1/control_bypass_ex/n88_s0/CIN</td>
</tr>
<tr>
<td>7.413</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n88_s0/COUT</td>
</tr>
<tr>
<td>7.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[2][A]</td>
<td>cpu_1/control_bypass_ex/n89_s0/CIN</td>
</tr>
<tr>
<td>7.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n89_s0/COUT</td>
</tr>
<tr>
<td>7.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[2][B]</td>
<td>cpu_1/control_bypass_ex/n90_s0/CIN</td>
</tr>
<tr>
<td>7.483</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n90_s0/COUT</td>
</tr>
<tr>
<td>7.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[0][A]</td>
<td>cpu_1/control_bypass_ex/n91_s0/CIN</td>
</tr>
<tr>
<td>7.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n91_s0/COUT</td>
</tr>
<tr>
<td>7.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[0][B]</td>
<td>cpu_1/control_bypass_ex/n92_s0/CIN</td>
</tr>
<tr>
<td>7.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n92_s0/COUT</td>
</tr>
<tr>
<td>7.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[1][A]</td>
<td>cpu_1/control_bypass_ex/n93_s0/CIN</td>
</tr>
<tr>
<td>7.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n93_s0/COUT</td>
</tr>
<tr>
<td>7.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[1][B]</td>
<td>cpu_1/control_bypass_ex/n94_s0/CIN</td>
</tr>
<tr>
<td>7.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n94_s0/COUT</td>
</tr>
<tr>
<td>7.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[2][A]</td>
<td>cpu_1/control_bypass_ex/n95_s0/CIN</td>
</tr>
<tr>
<td>7.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n95_s0/COUT</td>
</tr>
<tr>
<td>7.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C35[2][B]</td>
<td>cpu_1/control_bypass_ex/n96_s0/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n96_s0/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[0][A]</td>
<td>cpu_1/control_bypass_ex/n97_s0/CIN</td>
</tr>
<tr>
<td>7.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n97_s0/COUT</td>
</tr>
<tr>
<td>8.989</td>
<td>1.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[3][B]</td>
<td>cpu_1/n11717_s11/I0</td>
</tr>
<tr>
<td>9.559</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R36C43[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11717_s11/F</td>
</tr>
<tr>
<td>9.561</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C43[2][B]</td>
<td>cpu_1/n11717_s13/I3</td>
</tr>
<tr>
<td>10.078</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>21</td>
<td>R36C43[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11717_s13/F</td>
</tr>
<tr>
<td>11.316</td>
<td>1.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[0][B]</td>
<td>cpu_1/n11716_s4/I1</td>
</tr>
<tr>
<td>11.871</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>49</td>
<td>R30C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11716_s4/F</td>
</tr>
<tr>
<td>12.634</td>
<td>0.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[2][A]</td>
<td>cpu_1/n11719_s3/I2</td>
</tr>
<tr>
<td>13.005</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11719_s3/F</td>
</tr>
<tr>
<td>13.185</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][B]</td>
<td>cpu_1/ALUInB_0_s2/I1</td>
</tr>
<tr>
<td>13.556</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>R32C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_0_s2/F</td>
</tr>
<tr>
<td>14.988</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>cpu_1/ALUInA_31_s129/I2</td>
</tr>
<tr>
<td>15.359</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s129/F</td>
</tr>
<tr>
<td>15.364</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[3][B]</td>
<td>cpu_1/cpu_alu/n61_s3/I0</td>
</tr>
<tr>
<td>15.735</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C40[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n61_s3/F</td>
</tr>
<tr>
<td>16.513</td>
<td>0.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[2][B]</td>
<td>cpu_1/data_addr_Z_27_s5/I1</td>
</tr>
<tr>
<td>17.062</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C46[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s5/F</td>
</tr>
<tr>
<td>17.064</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>cpu_1/data_addr_Z_27_s1/I0</td>
</tr>
<tr>
<td>17.581</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R27C46[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s1/F</td>
</tr>
<tr>
<td>18.560</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C42[3][A]</td>
<td>cpu_1/data_addr_Z_27_s/I1</td>
</tr>
<tr>
<td>19.115</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R31C42[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_27_s/F</td>
</tr>
<tr>
<td>20.857</td>
<td>1.742</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>bu/n395_s4/I0</td>
</tr>
<tr>
<td>21.412</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">bu/n395_s4/F</td>
</tr>
<tr>
<td>21.425</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][B]</td>
<td>bu/n395_s1/I2</td>
</tr>
<tr>
<td>21.878</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R24C26[3][B]</td>
<td style=" background: #97FFFF;">bu/n395_s1/F</td>
</tr>
<tr>
<td>22.364</td>
<td>0.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td>bu/bus_ready_Z_s4/I3</td>
</tr>
<tr>
<td>22.934</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td style=" background: #97FFFF;">bu/bus_ready_Z_s4/F</td>
</tr>
<tr>
<td>22.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[3][B]</td>
<td>bu/bus_ready_Z_s0/I3</td>
</tr>
<tr>
<td>23.452</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C34[3][B]</td>
<td style=" background: #97FFFF;">bu/bus_ready_Z_s0/F</td>
</tr>
<tr>
<td>24.307</td>
<td>0.855</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td>cpu_1/ALUInB_3_s3/I2</td>
</tr>
<tr>
<td>24.760</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R35C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_3_s3/F</td>
</tr>
<tr>
<td>25.986</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C47[1][A]</td>
<td>cpu_1/ALUInB_4_s4/I0</td>
</tr>
<tr>
<td>26.357</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R32C47[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_4_s4/F</td>
</tr>
<tr>
<td>27.069</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[3][B]</td>
<td>cpu_1/data_addr_Z_19_s5/I1</td>
</tr>
<tr>
<td>27.440</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_19_s5/F</td>
</tr>
<tr>
<td>28.218</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C49[2][B]</td>
<td>cpu_1/data_addr_Z_31_s2/I0</td>
</tr>
<tr>
<td>28.788</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C49[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_31_s2/F</td>
</tr>
<tr>
<td>28.961</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C48[3][B]</td>
<td>cpu_1/data_addr_Z_31_s0/I0</td>
</tr>
<tr>
<td>29.478</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R33C48[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_31_s0/F</td>
</tr>
<tr>
<td>29.928</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[2][B]</td>
<td>clint_inst/n675_s13/I0</td>
</tr>
<tr>
<td>30.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C40[2][B]</td>
<td style=" background: #97FFFF;">clint_inst/n675_s13/F</td>
</tr>
<tr>
<td>31.342</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td>SecondStageRAM/bram_array[0].bram_inst/wen0_s6/I1</td>
</tr>
<tr>
<td>31.804</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td style=" background: #97FFFF;">SecondStageRAM/bram_array[0].bram_inst/wen0_s6/F</td>
</tr>
<tr>
<td>31.805</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[2][A]</td>
<td>SecondStageRAM/bram_array[0].bram_inst/wen0_s3/I1</td>
</tr>
<tr>
<td>32.360</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R30C33[2][A]</td>
<td style=" background: #97FFFF;">SecondStageRAM/bram_array[0].bram_inst/wen0_s3/F</td>
</tr>
<tr>
<td>33.332</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td>bu/data_out_new_31_s14/I3</td>
</tr>
<tr>
<td>33.849</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R24C26[1][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s14/F</td>
</tr>
<tr>
<td>35.212</td>
<td>1.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C31[3][B]</td>
<td>mem/n359_s10/I2</td>
</tr>
<tr>
<td>35.729</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R44C31[3][B]</td>
<td style=" background: #97FFFF;">mem/n359_s10/F</td>
</tr>
<tr>
<td>37.278</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td>sdram_interface_init/n1774_s1/I3</td>
</tr>
<tr>
<td>37.740</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C25[0][A]</td>
<td style=" background: #97FFFF;">sdram_interface_init/n1774_s1/F</td>
</tr>
<tr>
<td>38.365</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[2][B]</td>
<td style=" font-weight:bold;">sdram_interface_init/sdram_data_out_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[2][B]</td>
<td>sdram_interface_init/sdram_data_out_10_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C27[2][B]</td>
<td>sdram_interface_init/sdram_data_out_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>29</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.149, 39.803%; route: 19.654, 59.494%; tC2Q: 0.232, 0.702%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_interface_init/sdram_data_out_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram_controller_inst/I_sdrc_data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C4[2][B]</td>
<td>sdram_interface_init/sdram_data_out_7_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C4[2][B]</td>
<td style=" font-weight:bold;">sdram_interface_init/sdram_data_out_7_s0/Q</td>
</tr>
<tr>
<td>3.901</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[0][A]</td>
<td>ram_controller_inst/n1631_s10/I3</td>
</tr>
<tr>
<td>4.133</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C4[0][A]</td>
<td style=" background: #97FFFF;">ram_controller_inst/n1631_s10/F</td>
</tr>
<tr>
<td>4.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[0][A]</td>
<td style=" font-weight:bold;">ram_controller_inst/I_sdrc_data_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>PLL_L[1]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C4[0][A]</td>
<td>ram_controller_inst/I_sdrc_data_7_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C4[0][A]</td>
<td>ram_controller_inst/I_sdrc_data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 42.184%; route: 0.117, 21.269%; tC2Q: 0.201, 36.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_interface_init/sdram_data_out_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram_controller_inst/I_sdrc_data_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>sdram_interface_init/sdram_data_out_9_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td style=" font-weight:bold;">sdram_interface_init/sdram_data_out_9_s0/Q</td>
</tr>
<tr>
<td>3.901</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>ram_controller_inst/n1629_s10/I3</td>
</tr>
<tr>
<td>4.133</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" background: #97FFFF;">ram_controller_inst/n1629_s10/F</td>
</tr>
<tr>
<td>4.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" font-weight:bold;">ram_controller_inst/I_sdrc_data_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>PLL_L[1]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>ram_controller_inst/I_sdrc_data_9_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>ram_controller_inst/I_sdrc_data_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 42.184%; route: 0.117, 21.269%; tC2Q: 0.201, 36.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_interface_init/sdram_data_out_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram_controller_inst/I_sdrc_data_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[2][B]</td>
<td>sdram_interface_init/sdram_data_out_10_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C27[2][B]</td>
<td style=" font-weight:bold;">sdram_interface_init/sdram_data_out_10_s0/Q</td>
</tr>
<tr>
<td>3.901</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][B]</td>
<td>ram_controller_inst/n1628_s10/I3</td>
</tr>
<tr>
<td>4.133</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][B]</td>
<td style=" background: #97FFFF;">ram_controller_inst/n1628_s10/F</td>
</tr>
<tr>
<td>4.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][B]</td>
<td style=" font-weight:bold;">ram_controller_inst/I_sdrc_data_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>PLL_L[1]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[1][B]</td>
<td>ram_controller_inst/I_sdrc_data_10_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C27[1][B]</td>
<td>ram_controller_inst/I_sdrc_data_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 42.184%; route: 0.117, 21.269%; tC2Q: 0.201, 36.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_interface_init/sdram_data_out_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram_controller_inst/I_sdrc_data_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[2][B]</td>
<td>sdram_interface_init/sdram_data_out_11_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C11[2][B]</td>
<td style=" font-weight:bold;">sdram_interface_init/sdram_data_out_11_s0/Q</td>
</tr>
<tr>
<td>3.901</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>ram_controller_inst/n1627_s10/I3</td>
</tr>
<tr>
<td>4.133</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td style=" background: #97FFFF;">ram_controller_inst/n1627_s10/F</td>
</tr>
<tr>
<td>4.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td style=" font-weight:bold;">ram_controller_inst/I_sdrc_data_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>PLL_L[1]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>ram_controller_inst/I_sdrc_data_11_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>ram_controller_inst/I_sdrc_data_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 42.184%; route: 0.117, 21.269%; tC2Q: 0.201, 36.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_interface_init/sdram_data_out_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram_controller_inst/I_sdrc_data_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[0][B]</td>
<td>sdram_interface_init/sdram_data_out_15_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C6[0][B]</td>
<td style=" font-weight:bold;">sdram_interface_init/sdram_data_out_15_s0/Q</td>
</tr>
<tr>
<td>3.901</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>ram_controller_inst/n1623_s10/I3</td>
</tr>
<tr>
<td>4.133</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">ram_controller_inst/n1623_s10/F</td>
</tr>
<tr>
<td>4.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td style=" font-weight:bold;">ram_controller_inst/I_sdrc_data_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>PLL_L[1]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>ram_controller_inst/I_sdrc_data_15_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>ram_controller_inst/I_sdrc_data_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 42.184%; route: 0.117, 21.269%; tC2Q: 0.201, 36.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_interface_init/sdram_data_out_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram_controller_inst/I_sdrc_data_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[2][B]</td>
<td>sdram_interface_init/sdram_data_out_20_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C6[2][B]</td>
<td style=" font-weight:bold;">sdram_interface_init/sdram_data_out_20_s0/Q</td>
</tr>
<tr>
<td>3.901</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[1][B]</td>
<td>ram_controller_inst/n1618_s10/I3</td>
</tr>
<tr>
<td>4.133</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C6[1][B]</td>
<td style=" background: #97FFFF;">ram_controller_inst/n1618_s10/F</td>
</tr>
<tr>
<td>4.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[1][B]</td>
<td style=" font-weight:bold;">ram_controller_inst/I_sdrc_data_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>PLL_L[1]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[1][B]</td>
<td>ram_controller_inst/I_sdrc_data_20_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C6[1][B]</td>
<td>ram_controller_inst/I_sdrc_data_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 42.184%; route: 0.117, 21.269%; tC2Q: 0.201, 36.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_interface_init/sdram_data_out_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram_controller_inst/I_sdrc_data_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C2[1][B]</td>
<td>sdram_interface_init/sdram_data_out_21_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R20C2[1][B]</td>
<td style=" font-weight:bold;">sdram_interface_init/sdram_data_out_21_s0/Q</td>
</tr>
<tr>
<td>3.901</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C2[0][B]</td>
<td>ram_controller_inst/n1617_s10/I3</td>
</tr>
<tr>
<td>4.133</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C2[0][B]</td>
<td style=" background: #97FFFF;">ram_controller_inst/n1617_s10/F</td>
</tr>
<tr>
<td>4.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C2[0][B]</td>
<td style=" font-weight:bold;">ram_controller_inst/I_sdrc_data_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>PLL_L[1]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C2[0][B]</td>
<td>ram_controller_inst/I_sdrc_data_21_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C2[0][B]</td>
<td>ram_controller_inst/I_sdrc_data_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 42.184%; route: 0.117, 21.269%; tC2Q: 0.201, 36.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_interface_init/sdram_data_out_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram_controller_inst/I_sdrc_data_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[0][B]</td>
<td>sdram_interface_init/sdram_data_out_28_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R20C25[0][B]</td>
<td style=" font-weight:bold;">sdram_interface_init/sdram_data_out_28_s0/Q</td>
</tr>
<tr>
<td>3.901</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[1][A]</td>
<td>ram_controller_inst/n1610_s10/I3</td>
</tr>
<tr>
<td>4.133</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C25[1][A]</td>
<td style=" background: #97FFFF;">ram_controller_inst/n1610_s10/F</td>
</tr>
<tr>
<td>4.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[1][A]</td>
<td style=" font-weight:bold;">ram_controller_inst/I_sdrc_data_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>PLL_L[1]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[1][A]</td>
<td>ram_controller_inst/I_sdrc_data_28_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C25[1][A]</td>
<td>ram_controller_inst/I_sdrc_data_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 42.184%; route: 0.117, 21.269%; tC2Q: 0.201, 36.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_interface_init/sdram_data_out_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram_controller_inst/I_sdrc_data_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[0][B]</td>
<td>sdram_interface_init/sdram_data_out_30_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R18C27[0][B]</td>
<td style=" font-weight:bold;">sdram_interface_init/sdram_data_out_30_s0/Q</td>
</tr>
<tr>
<td>3.901</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][A]</td>
<td>ram_controller_inst/n1608_s10/I3</td>
</tr>
<tr>
<td>4.133</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][A]</td>
<td style=" background: #97FFFF;">ram_controller_inst/n1608_s10/F</td>
</tr>
<tr>
<td>4.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][A]</td>
<td style=" font-weight:bold;">ram_controller_inst/I_sdrc_data_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>PLL_L[1]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[1][A]</td>
<td>ram_controller_inst/I_sdrc_data_30_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C27[1][A]</td>
<td>ram_controller_inst/I_sdrc_data_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 42.184%; route: 0.117, 21.269%; tC2Q: 0.201, 36.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_i_cache/offset_reg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_i_cache/ptr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>u_i_cache/offset_reg_5_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td style=" font-weight:bold;">u_i_cache/offset_reg_5_s0/Q</td>
</tr>
<tr>
<td>3.901</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td>u_i_cache/n457_s4/I0</td>
</tr>
<tr>
<td>4.133</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td style=" background: #97FFFF;">u_i_cache/n457_s4/F</td>
</tr>
<tr>
<td>4.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td style=" font-weight:bold;">u_i_cache/ptr_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>PLL_L[1]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td>u_i_cache/ptr_5_s1/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C24[2][B]</td>
<td>u_i_cache/ptr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 42.184%; route: 0.117, 21.269%; tC2Q: 0.201, 36.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_i_cache/offset_reg_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_i_cache/ptr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[0][B]</td>
<td>u_i_cache/offset_reg_7_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C23[0][B]</td>
<td style=" font-weight:bold;">u_i_cache/offset_reg_7_s0/Q</td>
</tr>
<tr>
<td>3.901</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][B]</td>
<td>u_i_cache/n455_s4/I0</td>
</tr>
<tr>
<td>4.133</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][B]</td>
<td style=" background: #97FFFF;">u_i_cache/n455_s4/F</td>
</tr>
<tr>
<td>4.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][B]</td>
<td style=" font-weight:bold;">u_i_cache/ptr_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>PLL_L[1]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[1][B]</td>
<td>u_i_cache/ptr_7_s1/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C23[1][B]</td>
<td>u_i_cache/ptr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 42.184%; route: 0.117, 21.269%; tC2Q: 0.201, 36.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_i_cache/pc_reg_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_i_cache/pc_to_write_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>u_i_cache/pc_reg_4_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td style=" font-weight:bold;">u_i_cache/pc_reg_4_s0/Q</td>
</tr>
<tr>
<td>4.133</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][B]</td>
<td style=" font-weight:bold;">u_i_cache/pc_to_write_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>PLL_L[1]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[2][B]</td>
<td>u_i_cache/pc_to_write_4_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C21[2][B]</td>
<td>u_i_cache/pc_to_write_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.349, 63.453%; tC2Q: 0.201, 36.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_i_cache/pc_reg_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_i_cache/pc_to_write_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[1][B]</td>
<td>u_i_cache/pc_reg_29_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C21[1][B]</td>
<td style=" font-weight:bold;">u_i_cache/pc_reg_29_s0/Q</td>
</tr>
<tr>
<td>4.133</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[2][B]</td>
<td style=" font-weight:bold;">u_i_cache/pc_to_write_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>PLL_L[1]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[2][B]</td>
<td>u_i_cache/pc_to_write_29_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C21[2][B]</td>
<td>u_i_cache/pc_to_write_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.349, 63.453%; tC2Q: 0.201, 36.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.078</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_i_cache/tag_reg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_i_cache/tag_valid_to_write_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>u_i_cache/tag_reg_5_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C24[0][B]</td>
<td style=" font-weight:bold;">u_i_cache/tag_reg_5_s0/Q</td>
</tr>
<tr>
<td>4.136</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][B]</td>
<td style=" font-weight:bold;">u_i_cache/tag_valid_to_write_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>PLL_L[1]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[2][B]</td>
<td>u_i_cache/tag_valid_to_write_5_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C24[2][B]</td>
<td>u_i_cache/tag_valid_to_write_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 63.669%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.078</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_i_cache/pc_reg_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_i_cache/icache_addr_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[2][B]</td>
<td>u_i_cache/pc_reg_17_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C20[2][B]</td>
<td style=" font-weight:bold;">u_i_cache/pc_reg_17_s0/Q</td>
</tr>
<tr>
<td>4.136</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][B]</td>
<td style=" font-weight:bold;">u_i_cache/icache_addr_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>PLL_L[1]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][B]</td>
<td>u_i_cache/icache_addr_15_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C20[0][B]</td>
<td>u_i_cache/icache_addr_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 63.669%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_interface_init/sdram_data_out_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram_controller_inst/I_sdrc_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[2][B]</td>
<td>sdram_interface_init/sdram_data_out_1_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C2[2][B]</td>
<td style=" font-weight:bold;">sdram_interface_init/sdram_data_out_1_s0/Q</td>
</tr>
<tr>
<td>3.906</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[1][A]</td>
<td>ram_controller_inst/n1637_s10/I3</td>
</tr>
<tr>
<td>4.138</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C2[1][A]</td>
<td style=" background: #97FFFF;">ram_controller_inst/n1637_s10/F</td>
</tr>
<tr>
<td>4.138</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[1][A]</td>
<td style=" font-weight:bold;">ram_controller_inst/I_sdrc_data_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>PLL_L[1]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[1][A]</td>
<td>ram_controller_inst/I_sdrc_data_1_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C2[1][A]</td>
<td>ram_controller_inst/I_sdrc_data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.810%; route: 0.122, 21.967%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_i_cache/offset_reg_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_i_cache/ptr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>u_i_cache/offset_reg_6_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td style=" font-weight:bold;">u_i_cache/offset_reg_6_s0/Q</td>
</tr>
<tr>
<td>3.906</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td>u_i_cache/n456_s4/I0</td>
</tr>
<tr>
<td>4.138</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td style=" background: #97FFFF;">u_i_cache/n456_s4/F</td>
</tr>
<tr>
<td>4.138</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td style=" font-weight:bold;">u_i_cache/ptr_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>PLL_L[1]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td>u_i_cache/ptr_6_s1/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C24[2][A]</td>
<td>u_i_cache/ptr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.810%; route: 0.122, 21.967%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_i_cache/pc_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_i_cache/pc_to_write_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td>u_i_cache/pc_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td style=" font-weight:bold;">u_i_cache/pc_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.138</td>
<td>0.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[1][B]</td>
<td style=" font-weight:bold;">u_i_cache/pc_to_write_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>PLL_L[1]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][B]</td>
<td>u_i_cache/pc_to_write_2_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C22[1][B]</td>
<td>u_i_cache/pc_to_write_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.354, 63.777%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_i_cache/pc_reg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_i_cache/pc_to_write_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>u_i_cache/pc_reg_5_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td style=" font-weight:bold;">u_i_cache/pc_reg_5_s0/Q</td>
</tr>
<tr>
<td>4.138</td>
<td>0.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">u_i_cache/pc_to_write_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>PLL_L[1]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>u_i_cache/pc_to_write_5_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>u_i_cache/pc_to_write_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.354, 63.777%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_i_cache/pc_reg_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_i_cache/pc_to_write_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[0][A]</td>
<td>u_i_cache/pc_reg_23_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C21[0][A]</td>
<td style=" font-weight:bold;">u_i_cache/pc_reg_23_s0/Q</td>
</tr>
<tr>
<td>4.138</td>
<td>0.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[2][A]</td>
<td style=" font-weight:bold;">u_i_cache/pc_to_write_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>PLL_L[1]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[2][A]</td>
<td>u_i_cache/pc_to_write_23_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C21[2][A]</td>
<td>u_i_cache/pc_to_write_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.354, 63.777%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.075</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.140</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_i_cache/pc_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_i_cache/pc_to_write_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][B]</td>
<td>u_i_cache/pc_reg_11_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C19[2][B]</td>
<td style=" font-weight:bold;">u_i_cache/pc_reg_11_s0/Q</td>
</tr>
<tr>
<td>4.140</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[0][A]</td>
<td style=" font-weight:bold;">u_i_cache/pc_to_write_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>PLL_L[1]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[0][A]</td>
<td>u_i_cache/pc_to_write_11_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C19[0][A]</td>
<td>u_i_cache/pc_to_write_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.356, 63.893%; tC2Q: 0.201, 36.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.075</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.140</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_i_cache/pc_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_i_cache/icache_addr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][B]</td>
<td>u_i_cache/pc_reg_11_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C19[2][B]</td>
<td style=" font-weight:bold;">u_i_cache/pc_reg_11_s0/Q</td>
</tr>
<tr>
<td>4.140</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[1][B]</td>
<td style=" font-weight:bold;">u_i_cache/icache_addr_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>PLL_L[1]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[1][B]</td>
<td>u_i_cache/icache_addr_9_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C19[1][B]</td>
<td>u_i_cache/icache_addr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.356, 63.893%; tC2Q: 0.201, 36.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.141</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_i_cache/pc_reg_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_i_cache/pc_to_write_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[0][A]</td>
<td>u_i_cache/pc_reg_12_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C20[0][A]</td>
<td style=" font-weight:bold;">u_i_cache/pc_reg_12_s0/Q</td>
</tr>
<tr>
<td>4.141</td>
<td>0.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[2][A]</td>
<td style=" font-weight:bold;">u_i_cache/pc_to_write_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>PLL_L[1]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[2][A]</td>
<td>u_i_cache/pc_to_write_12_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C20[2][A]</td>
<td>u_i_cache/pc_to_write_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.357, 63.990%; tC2Q: 0.201, 36.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.141</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_i_cache/pc_reg_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_i_cache/pc_to_write_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>u_i_cache/pc_reg_14_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C19[0][B]</td>
<td style=" font-weight:bold;">u_i_cache/pc_reg_14_s0/Q</td>
</tr>
<tr>
<td>4.141</td>
<td>0.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[1][B]</td>
<td style=" font-weight:bold;">u_i_cache/pc_to_write_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>PLL_L[1]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][B]</td>
<td>u_i_cache/pc_to_write_14_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C18[1][B]</td>
<td>u_i_cache/pc_to_write_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.357, 63.990%; tC2Q: 0.201, 36.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.141</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_i_cache/pc_reg_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_i_cache/pc_to_write_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[2][B]</td>
<td>u_i_cache/pc_reg_17_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C20[2][B]</td>
<td style=" font-weight:bold;">u_i_cache/pc_reg_17_s0/Q</td>
</tr>
<tr>
<td>4.141</td>
<td>0.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td style=" font-weight:bold;">u_i_cache/pc_to_write_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>PLL_L[1]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>u_i_cache/pc_to_write_17_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>u_i_cache/pc_to_write_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.357, 63.990%; tC2Q: 0.201, 36.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.204</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb_inst/ptr_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][B]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3096</td>
<td>R21C17[2][B]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.086</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C24[1][A]</td>
<td style=" font-weight:bold;">fb_inst/ptr_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>PLL_L[1]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.274</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C24[1][A]</td>
<td>fb_inst/ptr_0_s3/CLK</td>
</tr>
<tr>
<td>19.239</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>19.204</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C24[1][A]</td>
<td>fb_inst/ptr_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 86.795%; tC2Q: 0.232, 13.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.204</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb_inst/state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][B]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3096</td>
<td>R21C17[2][B]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.086</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C25[1][A]</td>
<td style=" font-weight:bold;">fb_inst/state_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>PLL_L[1]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.274</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C25[1][A]</td>
<td>fb_inst/state_0_s1/CLK</td>
</tr>
<tr>
<td>19.239</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>19.204</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C25[1][A]</td>
<td>fb_inst/state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 86.795%; tC2Q: 0.232, 13.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.204</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb_inst/state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][B]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3096</td>
<td>R21C17[2][B]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.086</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C25[0][A]</td>
<td style=" font-weight:bold;">fb_inst/state_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>PLL_L[1]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.274</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C25[0][A]</td>
<td>fb_inst/state_1_s1/CLK</td>
</tr>
<tr>
<td>19.239</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>19.204</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C25[0][A]</td>
<td>fb_inst/state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 86.795%; tC2Q: 0.232, 13.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.204</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb_inst/ptr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][B]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3096</td>
<td>R21C17[2][B]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.086</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C24[0][B]</td>
<td style=" font-weight:bold;">fb_inst/ptr_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>PLL_L[1]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.274</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C24[0][B]</td>
<td>fb_inst/ptr_1_s1/CLK</td>
</tr>
<tr>
<td>19.239</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>19.204</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C24[0][B]</td>
<td>fb_inst/ptr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 86.795%; tC2Q: 0.232, 13.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.204</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb_inst/ptr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][B]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3096</td>
<td>R21C17[2][B]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.086</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C24[0][A]</td>
<td style=" font-weight:bold;">fb_inst/ptr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>PLL_L[1]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.274</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C24[0][A]</td>
<td>fb_inst/ptr_2_s1/CLK</td>
</tr>
<tr>
<td>19.239</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>19.204</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C24[0][A]</td>
<td>fb_inst/ptr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 86.795%; tC2Q: 0.232, 13.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.204</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb_inst/ptr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][B]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3096</td>
<td>R21C17[2][B]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.086</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C24[0][A]</td>
<td style=" font-weight:bold;">fb_inst/ptr_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>PLL_L[1]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.274</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C24[0][A]</td>
<td>fb_inst/ptr_3_s1/CLK</td>
</tr>
<tr>
<td>19.239</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>19.204</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C24[0][A]</td>
<td>fb_inst/ptr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 86.795%; tC2Q: 0.232, 13.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.204</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb_inst/ptr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][B]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3096</td>
<td>R21C17[2][B]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.086</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C24[2][A]</td>
<td style=" font-weight:bold;">fb_inst/ptr_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>PLL_L[1]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.274</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C24[2][A]</td>
<td>fb_inst/ptr_4_s1/CLK</td>
</tr>
<tr>
<td>19.239</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>19.204</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C24[2][A]</td>
<td>fb_inst/ptr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 86.795%; tC2Q: 0.232, 13.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.204</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb_inst/ptr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][B]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3096</td>
<td>R21C17[2][B]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.086</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C24[2][B]</td>
<td style=" font-weight:bold;">fb_inst/ptr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>PLL_L[1]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.274</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C24[2][B]</td>
<td>fb_inst/ptr_5_s1/CLK</td>
</tr>
<tr>
<td>19.239</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>19.204</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C24[2][B]</td>
<td>fb_inst/ptr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 86.795%; tC2Q: 0.232, 13.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.204</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb_inst/ptr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][B]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3096</td>
<td>R21C17[2][B]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.086</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C25[2][B]</td>
<td style=" font-weight:bold;">fb_inst/ptr_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>PLL_L[1]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.274</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C25[2][B]</td>
<td>fb_inst/ptr_6_s1/CLK</td>
</tr>
<tr>
<td>19.239</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>19.204</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C25[2][B]</td>
<td>fb_inst/ptr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 86.795%; tC2Q: 0.232, 13.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.204</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb_inst/ptr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][B]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3096</td>
<td>R21C17[2][B]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.086</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C25[0][B]</td>
<td style=" font-weight:bold;">fb_inst/ptr_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>PLL_L[1]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.274</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C25[0][B]</td>
<td>fb_inst/ptr_7_s1/CLK</td>
</tr>
<tr>
<td>19.239</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>19.204</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C25[0][B]</td>
<td>fb_inst/ptr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 86.795%; tC2Q: 0.232, 13.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.204</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb_inst/ptr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][B]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3096</td>
<td>R21C17[2][B]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.086</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C25[2][A]</td>
<td style=" font-weight:bold;">fb_inst/ptr_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>PLL_L[1]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.274</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C25[2][A]</td>
<td>fb_inst/ptr_8_s1/CLK</td>
</tr>
<tr>
<td>19.239</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>19.204</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C25[2][A]</td>
<td>fb_inst/ptr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 86.795%; tC2Q: 0.232, 13.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.204</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb_inst/ptr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][B]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3096</td>
<td>R21C17[2][B]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.086</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C25[0][A]</td>
<td style=" font-weight:bold;">fb_inst/ptr_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>PLL_L[1]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.274</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C25[0][A]</td>
<td>fb_inst/ptr_9_s1/CLK</td>
</tr>
<tr>
<td>19.239</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>19.204</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C25[0][A]</td>
<td>fb_inst/ptr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 86.795%; tC2Q: 0.232, 13.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.204</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb_inst/ptr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][B]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3096</td>
<td>R21C17[2][B]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.086</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C25[1][B]</td>
<td style=" font-weight:bold;">fb_inst/ptr_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>PLL_L[1]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.274</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C25[1][B]</td>
<td>fb_inst/ptr_10_s1/CLK</td>
</tr>
<tr>
<td>19.239</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>19.204</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C25[1][B]</td>
<td>fb_inst/ptr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 86.795%; tC2Q: 0.232, 13.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.204</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb_inst/vga_ren_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][B]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3096</td>
<td>R21C17[2][B]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.086</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C24[0][B]</td>
<td style=" font-weight:bold;">fb_inst/vga_ren_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>PLL_L[1]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.274</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[0][B]</td>
<td>fb_inst/vga_ren_s1/CLK</td>
</tr>
<tr>
<td>19.239</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>19.204</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C24[0][B]</td>
<td>fb_inst/vga_ren_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 86.795%; tC2Q: 0.232, 13.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.204</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb_inst/ycursor_sync1_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][B]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3096</td>
<td>R21C17[2][B]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.086</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C25[1][B]</td>
<td style=" font-weight:bold;">fb_inst/ycursor_sync1_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>PLL_L[1]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.274</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C25[1][B]</td>
<td>fb_inst/ycursor_sync1_13_s0/CLK</td>
</tr>
<tr>
<td>19.239</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>19.204</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C25[1][B]</td>
<td>fb_inst/ycursor_sync1_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 86.795%; tC2Q: 0.232, 13.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.204</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb_inst/old_y_cursor_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][B]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3096</td>
<td>R21C17[2][B]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.086</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[0][B]</td>
<td style=" font-weight:bold;">fb_inst/old_y_cursor_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>PLL_L[1]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.274</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[0][B]</td>
<td>fb_inst/old_y_cursor_0_s0/CLK</td>
</tr>
<tr>
<td>19.239</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>19.204</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C24[0][B]</td>
<td>fb_inst/old_y_cursor_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 86.795%; tC2Q: 0.232, 13.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.204</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb_inst/old_y_cursor_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][B]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3096</td>
<td>R21C17[2][B]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.086</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[2][A]</td>
<td style=" font-weight:bold;">fb_inst/old_y_cursor_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>PLL_L[1]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.274</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[2][A]</td>
<td>fb_inst/old_y_cursor_1_s0/CLK</td>
</tr>
<tr>
<td>19.239</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>19.204</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C24[2][A]</td>
<td>fb_inst/old_y_cursor_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 86.795%; tC2Q: 0.232, 13.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.204</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb_inst/old_y_cursor_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][B]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3096</td>
<td>R21C17[2][B]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.086</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[2][B]</td>
<td style=" font-weight:bold;">fb_inst/old_y_cursor_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>PLL_L[1]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.274</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[2][B]</td>
<td>fb_inst/old_y_cursor_2_s0/CLK</td>
</tr>
<tr>
<td>19.239</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>19.204</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C24[2][B]</td>
<td>fb_inst/old_y_cursor_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 86.795%; tC2Q: 0.232, 13.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.204</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb_inst/old_y_cursor_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][B]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3096</td>
<td>R21C17[2][B]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.086</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[1][A]</td>
<td style=" font-weight:bold;">fb_inst/old_y_cursor_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>PLL_L[1]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.274</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[1][A]</td>
<td>fb_inst/old_y_cursor_3_s0/CLK</td>
</tr>
<tr>
<td>19.239</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>19.204</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C24[1][A]</td>
<td>fb_inst/old_y_cursor_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 86.795%; tC2Q: 0.232, 13.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.204</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb_inst/old_y_cursor_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][B]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3096</td>
<td>R21C17[2][B]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.086</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[1][B]</td>
<td style=" font-weight:bold;">fb_inst/old_y_cursor_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>PLL_L[1]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.274</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[1][B]</td>
<td>fb_inst/old_y_cursor_4_s0/CLK</td>
</tr>
<tr>
<td>19.239</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>19.204</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C24[1][B]</td>
<td>fb_inst/old_y_cursor_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 86.795%; tC2Q: 0.232, 13.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.204</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb_inst/old_y_cursor_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][B]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3096</td>
<td>R21C17[2][B]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.086</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C25[0][A]</td>
<td style=" font-weight:bold;">fb_inst/old_y_cursor_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>PLL_L[1]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.274</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[0][A]</td>
<td>fb_inst/old_y_cursor_5_s0/CLK</td>
</tr>
<tr>
<td>19.239</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>19.204</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C25[0][A]</td>
<td>fb_inst/old_y_cursor_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 86.795%; tC2Q: 0.232, 13.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.204</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb_inst/old_y_cursor_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][B]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3096</td>
<td>R21C17[2][B]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.086</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C25[0][B]</td>
<td style=" font-weight:bold;">fb_inst/old_y_cursor_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>PLL_L[1]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.274</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[0][B]</td>
<td>fb_inst/old_y_cursor_6_s0/CLK</td>
</tr>
<tr>
<td>19.239</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>19.204</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C25[0][B]</td>
<td>fb_inst/old_y_cursor_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 86.795%; tC2Q: 0.232, 13.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.204</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb_inst/old_y_cursor_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][B]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3096</td>
<td>R21C17[2][B]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.086</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C25[1][A]</td>
<td style=" font-weight:bold;">fb_inst/old_y_cursor_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>PLL_L[1]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.274</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[1][A]</td>
<td>fb_inst/old_y_cursor_7_s0/CLK</td>
</tr>
<tr>
<td>19.239</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>19.204</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C25[1][A]</td>
<td>fb_inst/old_y_cursor_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 86.795%; tC2Q: 0.232, 13.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.204</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb_inst/old_y_cursor_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][B]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3096</td>
<td>R21C17[2][B]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.086</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C25[1][B]</td>
<td style=" font-weight:bold;">fb_inst/old_y_cursor_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>PLL_L[1]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.274</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[1][B]</td>
<td>fb_inst/old_y_cursor_8_s0/CLK</td>
</tr>
<tr>
<td>19.239</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>19.204</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C25[1][B]</td>
<td>fb_inst/old_y_cursor_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 86.795%; tC2Q: 0.232, 13.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.204</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb_inst/old_y_cursor_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][B]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3096</td>
<td>R21C17[2][B]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.086</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C25[2][A]</td>
<td style=" font-weight:bold;">fb_inst/old_y_cursor_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>PLL_L[1]</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.274</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[2][A]</td>
<td>fb_inst/old_y_cursor_9_s0/CLK</td>
</tr>
<tr>
<td>19.239</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>19.204</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C25[2][A]</td>
<td>fb_inst/old_y_cursor_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 86.795%; tC2Q: 0.232, 13.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGA/LineCtr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][B]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3096</td>
<td>R21C17[2][B]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.880</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C6[2][B]</td>
<td style=" font-weight:bold;">VGA/LineCtr_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C6[2][B]</td>
<td>VGA/LineCtr_0_s1/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C6[2][B]</td>
<td>VGA/LineCtr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.488%; tC2Q: 0.202, 16.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGA/LineCtr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][B]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3096</td>
<td>R21C17[2][B]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.880</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C4[2][B]</td>
<td style=" font-weight:bold;">VGA/LineCtr_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C4[2][B]</td>
<td>VGA/LineCtr_1_s1/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C4[2][B]</td>
<td>VGA/LineCtr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.488%; tC2Q: 0.202, 16.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGA/LineCtr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][B]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3096</td>
<td>R21C17[2][B]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.880</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C6[0][A]</td>
<td style=" font-weight:bold;">VGA/LineCtr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C6[0][A]</td>
<td>VGA/LineCtr_2_s1/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C6[0][A]</td>
<td>VGA/LineCtr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.488%; tC2Q: 0.202, 16.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGA/LineCtr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][B]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3096</td>
<td>R21C17[2][B]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.880</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C6[0][B]</td>
<td style=" font-weight:bold;">VGA/LineCtr_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C6[0][B]</td>
<td>VGA/LineCtr_3_s1/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C6[0][B]</td>
<td>VGA/LineCtr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.488%; tC2Q: 0.202, 16.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGA/LineCtr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][B]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3096</td>
<td>R21C17[2][B]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.880</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C5[1][B]</td>
<td style=" font-weight:bold;">VGA/LineCtr_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C5[1][B]</td>
<td>VGA/LineCtr_4_s1/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C5[1][B]</td>
<td>VGA/LineCtr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.488%; tC2Q: 0.202, 16.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGA/LineCtr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][B]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3096</td>
<td>R21C17[2][B]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.880</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C4[0][B]</td>
<td style=" font-weight:bold;">VGA/LineCtr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C4[0][B]</td>
<td>VGA/LineCtr_5_s1/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C4[0][B]</td>
<td>VGA/LineCtr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.488%; tC2Q: 0.202, 16.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGA/LineCtr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][B]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3096</td>
<td>R21C17[2][B]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.880</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C5[1][A]</td>
<td style=" font-weight:bold;">VGA/LineCtr_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C5[1][A]</td>
<td>VGA/LineCtr_6_s1/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C5[1][A]</td>
<td>VGA/LineCtr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.488%; tC2Q: 0.202, 16.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGA/LineCtr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][B]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3096</td>
<td>R21C17[2][B]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.880</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C4[0][A]</td>
<td style=" font-weight:bold;">VGA/LineCtr_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C4[0][A]</td>
<td>VGA/LineCtr_7_s1/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C4[0][A]</td>
<td>VGA/LineCtr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.488%; tC2Q: 0.202, 16.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGA/LineCtr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][B]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3096</td>
<td>R21C17[2][B]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.880</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C4[2][A]</td>
<td style=" font-weight:bold;">VGA/LineCtr_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C4[2][A]</td>
<td>VGA/LineCtr_8_s1/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C4[2][A]</td>
<td>VGA/LineCtr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.488%; tC2Q: 0.202, 16.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGA/LineCtr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][B]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3096</td>
<td>R21C17[2][B]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.880</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C5[0][A]</td>
<td style=" font-weight:bold;">VGA/LineCtr_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C5[0][A]</td>
<td>VGA/LineCtr_9_s1/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C5[0][A]</td>
<td>VGA/LineCtr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.488%; tC2Q: 0.202, 16.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGA/LineCtr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][B]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3096</td>
<td>R21C17[2][B]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.880</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C5[0][B]</td>
<td style=" font-weight:bold;">VGA/LineCtr_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C5[0][B]</td>
<td>VGA/LineCtr_10_s1/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C5[0][B]</td>
<td>VGA/LineCtr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.488%; tC2Q: 0.202, 16.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGA/LineCtr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][B]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3096</td>
<td>R21C17[2][B]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.880</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C6[1][A]</td>
<td style=" font-weight:bold;">VGA/LineCtr_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C6[1][A]</td>
<td>VGA/LineCtr_11_s1/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C6[1][A]</td>
<td>VGA/LineCtr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.488%; tC2Q: 0.202, 16.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGA/LineCtr_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][B]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3096</td>
<td>R21C17[2][B]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.880</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C6[1][B]</td>
<td style=" font-weight:bold;">VGA/LineCtr_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C6[1][B]</td>
<td>VGA/LineCtr_12_s1/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C6[1][B]</td>
<td>VGA/LineCtr_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.488%; tC2Q: 0.202, 16.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGA/LineCtr_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][B]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3096</td>
<td>R21C17[2][B]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.880</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C6[2][A]</td>
<td style=" font-weight:bold;">VGA/LineCtr_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C6[2][A]</td>
<td>VGA/LineCtr_13_s1/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C6[2][A]</td>
<td>VGA/LineCtr_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.488%; tC2Q: 0.202, 16.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGA/PixelCtr_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][B]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3096</td>
<td>R21C17[2][B]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.880</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C11[0][A]</td>
<td style=" font-weight:bold;">VGA/PixelCtr_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C11[0][A]</td>
<td>VGA/PixelCtr_13_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C11[0][A]</td>
<td>VGA/PixelCtr_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.488%; tC2Q: 0.202, 16.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGA/PixelCtr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][B]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3096</td>
<td>R21C17[2][B]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.880</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C12[2][A]</td>
<td style=" font-weight:bold;">VGA/PixelCtr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C12[2][A]</td>
<td>VGA/PixelCtr_0_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C12[2][A]</td>
<td>VGA/PixelCtr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.488%; tC2Q: 0.202, 16.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGA/PixelCtr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][B]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3096</td>
<td>R21C17[2][B]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.880</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C12[2][A]</td>
<td style=" font-weight:bold;">VGA/PixelCtr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C12[2][A]</td>
<td>VGA/PixelCtr_1_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C12[2][A]</td>
<td>VGA/PixelCtr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.488%; tC2Q: 0.202, 16.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGA/PixelCtr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][B]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3096</td>
<td>R21C17[2][B]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.880</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C13[0][B]</td>
<td style=" font-weight:bold;">VGA/PixelCtr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C13[0][B]</td>
<td>VGA/PixelCtr_2_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C13[0][B]</td>
<td>VGA/PixelCtr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.488%; tC2Q: 0.202, 16.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGA/PixelCtr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][B]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3096</td>
<td>R21C17[2][B]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.880</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C15[1][A]</td>
<td style=" font-weight:bold;">VGA/PixelCtr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C15[1][A]</td>
<td>VGA/PixelCtr_3_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C15[1][A]</td>
<td>VGA/PixelCtr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.488%; tC2Q: 0.202, 16.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGA/PixelCtr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][B]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3096</td>
<td>R21C17[2][B]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.880</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C15[0][B]</td>
<td style=" font-weight:bold;">VGA/PixelCtr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C15[0][B]</td>
<td>VGA/PixelCtr_4_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C15[0][B]</td>
<td>VGA/PixelCtr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.488%; tC2Q: 0.202, 16.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGA/PixelCtr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][B]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3096</td>
<td>R21C17[2][B]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.880</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C12[0][B]</td>
<td style=" font-weight:bold;">VGA/PixelCtr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C12[0][B]</td>
<td>VGA/PixelCtr_5_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C12[0][B]</td>
<td>VGA/PixelCtr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.488%; tC2Q: 0.202, 16.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGA/PixelCtr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][B]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3096</td>
<td>R21C17[2][B]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.880</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C12[1][B]</td>
<td style=" font-weight:bold;">VGA/PixelCtr_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C12[1][B]</td>
<td>VGA/PixelCtr_6_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C12[1][B]</td>
<td>VGA/PixelCtr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.488%; tC2Q: 0.202, 16.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGA/PixelCtr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][B]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3096</td>
<td>R21C17[2][B]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.880</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C12[2][B]</td>
<td style=" font-weight:bold;">VGA/PixelCtr_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C12[2][B]</td>
<td>VGA/PixelCtr_7_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C12[2][B]</td>
<td>VGA/PixelCtr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.488%; tC2Q: 0.202, 16.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGA/PixelCtr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][B]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3096</td>
<td>R21C17[2][B]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.880</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C12[2][A]</td>
<td style=" font-weight:bold;">VGA/PixelCtr_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C12[2][A]</td>
<td>VGA/PixelCtr_8_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C12[2][A]</td>
<td>VGA/PixelCtr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.488%; tC2Q: 0.202, 16.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGA/PixelCtr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][B]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3096</td>
<td>R21C17[2][B]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.880</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C12[0][B]</td>
<td style=" font-weight:bold;">VGA/PixelCtr_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C12[0][B]</td>
<td>VGA/PixelCtr_9_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C12[0][B]</td>
<td>VGA/PixelCtr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.488%; tC2Q: 0.202, 16.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_i_cache/icache_ren_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.830</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_i_cache/icache_ren_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.514</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_i_cache/icache_ren_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_i_cache/icache_addr_20_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.830</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_i_cache/icache_addr_20_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.514</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_i_cache/icache_addr_20_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_i_cache/icache_addr_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.830</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_i_cache/icache_addr_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.514</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_i_cache/icache_addr_4_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ram_controller_inst/sdram_controller/u_sdrc_hs_top/Sdram_ba_init_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.830</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ram_controller_inst/sdram_controller/u_sdrc_hs_top/Sdram_ba_init_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.514</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ram_controller_inst/sdram_controller/u_sdrc_hs_top/Sdram_ba_init_1_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ram_controller_inst/sdram_controller/u_sdrc_hs_top/u_sdrc_control_fsm/Ctrl_wr_data_valid_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.830</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ram_controller_inst/sdram_controller/u_sdrc_hs_top/u_sdrc_control_fsm/Ctrl_wr_data_valid_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.514</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ram_controller_inst/sdram_controller/u_sdrc_hs_top/u_sdrc_control_fsm/Ctrl_wr_data_valid_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>fb_inst/old_y_cursor_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.830</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>fb_inst/old_y_cursor_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.514</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>fb_inst/old_y_cursor_11_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>fb_inst/old_y_cursor_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.830</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>fb_inst/old_y_cursor_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.514</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>fb_inst/old_y_cursor_10_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>fb_inst/ptr_8_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.830</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>fb_inst/ptr_8_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.514</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>fb_inst/ptr_8_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>fb_inst/state_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.830</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>fb_inst/state_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.514</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>fb_inst/state_1_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>fb_inst/BRAM_0/dpb_inst_0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.830</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>fb_inst/BRAM_0/dpb_inst_0/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.514</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>fb_inst/BRAM_0/dpb_inst_0/CLKB</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>3568</td>
<td>clk_d</td>
<td>3.145</td>
<td>3.468</td>
</tr>
<tr>
<td>3096</td>
<td>reset</td>
<td>10.314</td>
<td>1.925</td>
</tr>
<tr>
<td>530</td>
<td>cpu_1/imm_j[11]</td>
<td>24.324</td>
<td>2.896</td>
</tr>
<tr>
<td>517</td>
<td>cpu_1/imm_j[15]</td>
<td>24.876</td>
<td>3.821</td>
</tr>
<tr>
<td>498</td>
<td>sdram_clk</td>
<td>1.483</td>
<td>2.274</td>
</tr>
<tr>
<td>420</td>
<td>bus_ready_Z</td>
<td>8.154</td>
<td>1.998</td>
</tr>
<tr>
<td>384</td>
<td>LCD_CLK_d</td>
<td>9.054</td>
<td>2.442</td>
</tr>
<tr>
<td>322</td>
<td>cpu_1/EXMEM_ALUOut_31_120</td>
<td>27.724</td>
<td>1.613</td>
</tr>
<tr>
<td>290</td>
<td>dataOutTxt[2]</td>
<td>34.976</td>
<td>2.031</td>
</tr>
<tr>
<td>270</td>
<td>cpu_1/imm_j[1]</td>
<td>24.777</td>
<td>3.240</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C8</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C16</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C22</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C23</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C31</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C32</td>
<td>100.00%</td>
</tr>
<tr>
<td>R5C46</td>
<td>100.00%</td>
</tr>
<tr>
<td>R5C42</td>
<td>100.00%</td>
</tr>
<tr>
<td>R5C44</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 37.037 -waveform {0 18.518} [get_ports {clk}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
