Loading plugins phase: Elapsed time ==> 0s.119ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p G:\arm\cypress\WireCutterPSoC4\WireCutter\WireCutterPSoC4_V245.cydsn\WireCutterPSoC4_V245.cyprj -d CY8C4245AXI-483 -s G:\arm\cypress\WireCutterPSoC4\WireCutter\WireCutterPSoC4_V245.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0061: information: Info from component: ADC12. The actual sample rate (5208 SPS) differs from the desired sample rate (5000 SPS) due to the clock configuration in the DWR.
 * G:\arm\cypress\WireCutterPSoC4\WireCutter\WireCutterPSoC4_V245.cydsn\TopDesign\TopDesign.cysch (Instance:ADC12)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.707ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.075ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  WireCutterPSoC4_V245.v
Program  :   D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=G:\arm\cypress\WireCutterPSoC4\WireCutter\WireCutterPSoC4_V245.cydsn\WireCutterPSoC4_V245.cyprj -dcpsoc3 WireCutterPSoC4_V245.v -verilog
======================================================================

======================================================================
Compiling:  WireCutterPSoC4_V245.v
Program  :   D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=G:\arm\cypress\WireCutterPSoC4\WireCutter\WireCutterPSoC4_V245.cydsn\WireCutterPSoC4_V245.cyprj -dcpsoc3 WireCutterPSoC4_V245.v -verilog
======================================================================

======================================================================
Compiling:  WireCutterPSoC4_V245.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=G:\arm\cypress\WireCutterPSoC4\WireCutter\WireCutterPSoC4_V245.cydsn\WireCutterPSoC4_V245.cyprj -dcpsoc3 -verilog WireCutterPSoC4_V245.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Jun 08 08:51:37 2018


======================================================================
Compiling:  WireCutterPSoC4_V245.v
Program  :   vpp
Options  :    -yv2 -q10 WireCutterPSoC4_V245.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Jun 08 08:51:37 2018

Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_tff_v1_0\cy_tff_v1_0.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'WireCutterPSoC4_V245.ctl'.
D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  WireCutterPSoC4_V245.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=G:\arm\cypress\WireCutterPSoC4\WireCutter\WireCutterPSoC4_V245.cydsn\WireCutterPSoC4_V245.cyprj -dcpsoc3 -verilog WireCutterPSoC4_V245.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Jun 08 08:51:37 2018

Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'G:\arm\cypress\WireCutterPSoC4\WireCutter\WireCutterPSoC4_V245.cydsn\codegentemp\WireCutterPSoC4_V245.ctl'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'G:\arm\cypress\WireCutterPSoC4\WireCutter\WireCutterPSoC4_V245.cydsn\codegentemp\WireCutterPSoC4_V245.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_tff_v1_0\cy_tff_v1_0.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  WireCutterPSoC4_V245.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=G:\arm\cypress\WireCutterPSoC4\WireCutter\WireCutterPSoC4_V245.cydsn\WireCutterPSoC4_V245.cyprj -dcpsoc3 -verilog WireCutterPSoC4_V245.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Jun 08 08:51:37 2018

Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'G:\arm\cypress\WireCutterPSoC4\WireCutter\WireCutterPSoC4_V245.cydsn\codegentemp\WireCutterPSoC4_V245.ctl'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'G:\arm\cypress\WireCutterPSoC4\WireCutter\WireCutterPSoC4_V245.cydsn\codegentemp\WireCutterPSoC4_V245.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_tff_v1_0\cy_tff_v1_0.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\SPI:Net_1257\
	\SPI:uncfg_rx_irq\
	\SPI:Net_1099\
	\SPI:Net_1258\
	Net_3
	Net_12
	Net_13
	Net_14
	Net_15
	Net_16
	Net_17
	Net_18
	Net_2
	Net_367
	\UART:Net_1257\
	\UART:uncfg_rx_irq\
	\UART:Net_1099\
	\UART:Net_1258\
	Net_22
	Net_31
	Net_32
	Net_33
	Net_34
	Net_35
	Net_36
	Net_37
	Net_372
	\MatrixKeypad:Net_224\
	\MatrixKeypad:Net_225\
	\MatrixKeypad:Net_226\
	\MatrixKeypad:Net_227\
	\MatrixKeypad:Net_228\
	\MatrixKeypad:Net_229\
	\BuzzDriver:Net_2\
	\BuzzDriver:bSR:ctrl_f0_full\
	\ADC12:Net_3125\
	\ADC12:Net_3126\
	\StepPulser:BUART:HalfDuplexSend\
	\StepPulser:BUART:FinalAddrMode_2\
	\StepPulser:BUART:FinalAddrMode_1\
	\StepPulser:BUART:FinalAddrMode_0\
	\StepPulser:BUART:reset_sr\
	Net_602
	Net_657
	Net_659
	Net_660
	Net_661
	Net_662


Deleted 48 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \SPI:rx_wire\ to \SPI:select_s_wire\
Aliasing \SPI:sclk_s_wire\ to \SPI:select_s_wire\
Aliasing \SPI:mosi_s_wire\ to \SPI:select_s_wire\
Aliasing zero to \SPI:select_s_wire\
Aliasing one to \SPI:tmpOE__ss1_m_net_0\
Aliasing \SPI:tmpOE__sclk_m_net_0\ to \SPI:tmpOE__ss1_m_net_0\
Aliasing \SPI:tmpOE__miso_m_net_0\ to \SPI:tmpOE__ss1_m_net_0\
Aliasing \SPI:tmpOE__mosi_m_net_0\ to \SPI:tmpOE__ss1_m_net_0\
Aliasing \SPI:tmpOE__ss0_m_net_0\ to \SPI:tmpOE__ss1_m_net_0\
Aliasing \SPI:cts_wire\ to \SPI:select_s_wire\
Aliasing \UART:select_s_wire\ to \SPI:select_s_wire\
Aliasing \UART:sclk_s_wire\ to \SPI:select_s_wire\
Aliasing \UART:mosi_s_wire\ to \SPI:select_s_wire\
Aliasing \UART:miso_m_wire\ to \SPI:select_s_wire\
Aliasing \UART:cts_wire\ to \SPI:select_s_wire\
Aliasing \Servo:Net_75\ to \SPI:select_s_wire\
Aliasing \Servo:Net_69\ to \SPI:tmpOE__ss1_m_net_0\
Aliasing \Servo:Net_66\ to \SPI:select_s_wire\
Aliasing \Servo:Net_82\ to \SPI:select_s_wire\
Aliasing \Servo:Net_72\ to \SPI:select_s_wire\
Aliasing \MatrixKeypad:tmpOE__Rows_net_3\ to \SPI:tmpOE__ss1_m_net_0\
Aliasing \MatrixKeypad:tmpOE__Rows_net_2\ to \SPI:tmpOE__ss1_m_net_0\
Aliasing \MatrixKeypad:tmpOE__Rows_net_1\ to \SPI:tmpOE__ss1_m_net_0\
Aliasing \MatrixKeypad:tmpOE__Rows_net_0\ to \SPI:tmpOE__ss1_m_net_0\
Aliasing \MatrixKeypad:tmpOE__Columns_net_3\ to \SPI:tmpOE__ss1_m_net_0\
Aliasing \MatrixKeypad:tmpOE__Columns_net_2\ to \SPI:tmpOE__ss1_m_net_0\
Aliasing \MatrixKeypad:tmpOE__Columns_net_1\ to \SPI:tmpOE__ss1_m_net_0\
Aliasing \MatrixKeypad:tmpOE__Columns_net_0\ to \SPI:tmpOE__ss1_m_net_0\
Aliasing \MatrixKeypad:KbdControl:clk\ to \SPI:select_s_wire\
Aliasing \MatrixKeypad:KbdControl:rst\ to \SPI:select_s_wire\
Aliasing \MatrixKeypad:Net_232\ to \SPI:select_s_wire\
Aliasing \MatrixKeypad:cydff_1\\R\ to \SPI:select_s_wire\
Aliasing \MatrixKeypad:Net_236\ to \SPI:select_s_wire\
Aliasing \MatrixKeypad:cydff_2\\R\ to \SPI:select_s_wire\
Aliasing tmpOE__Servo_Ctrl_net_0 to \SPI:tmpOE__ss1_m_net_0\
Aliasing tmpOE__DISP_CD_net_0 to \SPI:tmpOE__ss1_m_net_0\
Aliasing tmpOE__DISP_RESET_net_0 to \SPI:tmpOE__ss1_m_net_0\
Aliasing Net_912 to \SPI:select_s_wire\
Aliasing \BuzzDriver:Net_1\ to \SPI:select_s_wire\
Aliasing \BuzzDriver:bSR:final_load\ to \SPI:select_s_wire\
Aliasing \BuzzDriver:bSR:status_1\ to \SPI:select_s_wire\
Aliasing \BuzzDriver:bSR:store\ to \SPI:select_s_wire\
Aliasing Net_185 to \SPI:tmpOE__ss1_m_net_0\
Aliasing tmpOE__Buzzer_out_net_0 to \SPI:tmpOE__ss1_m_net_0\
Aliasing tmpOE__WireSns_net_0 to \SPI:tmpOE__ss1_m_net_0\
Aliasing tmpOE__StepDir_net_0 to \SPI:tmpOE__ss1_m_net_0\
Aliasing tmpOE__Button_net_0 to \SPI:tmpOE__ss1_m_net_0\
Aliasing \ADC12:Net_3107\ to \SPI:select_s_wire\
Aliasing \ADC12:Net_3106\ to \SPI:select_s_wire\
Aliasing \ADC12:Net_3105\ to \SPI:select_s_wire\
Aliasing \ADC12:Net_3104\ to \SPI:select_s_wire\
Aliasing \ADC12:Net_3103\ to \SPI:select_s_wire\
Aliasing \ADC12:Net_3207_1\ to \SPI:select_s_wire\
Aliasing \ADC12:Net_3207_0\ to \SPI:select_s_wire\
Aliasing \ADC12:Net_3235\ to \SPI:select_s_wire\
Aliasing tmpOE__ADC0_net_0 to \SPI:tmpOE__ss1_m_net_0\
Aliasing \BtnLongPressDetector:Net_75\ to \SPI:select_s_wire\
Aliasing \BtnLongPressDetector:Net_69\ to \SPI:tmpOE__ss1_m_net_0\
Aliasing \BtnLongPressDetector:Net_82\ to \SPI:select_s_wire\
Aliasing \BtnLongPressDetector:Net_72\ to \SPI:select_s_wire\
Aliasing Net_599 to \SPI:select_s_wire\
Aliasing \StepPulser:BUART:tx_hd_send_break\ to \SPI:select_s_wire\
Aliasing \StepPulser:BUART:FinalParityType_1\ to \SPI:select_s_wire\
Aliasing \StepPulser:BUART:FinalParityType_0\ to \SPI:select_s_wire\
Aliasing \StepPulser:BUART:tx_ctrl_mark\ to \SPI:select_s_wire\
Aliasing \StepPulser:BUART:tx_status_6\ to \SPI:select_s_wire\
Aliasing \StepPulser:BUART:tx_status_5\ to \SPI:select_s_wire\
Aliasing \StepPulser:BUART:tx_status_4\ to \SPI:select_s_wire\
Aliasing tmpOE__MS3_net_0 to \SPI:tmpOE__ss1_m_net_0\
Aliasing tmpOE__Step0_net_0 to \SPI:tmpOE__ss1_m_net_0\
Aliasing tmpOE__TMC2130_PWR_net_0 to \SPI:tmpOE__ss1_m_net_0\
Aliasing tmpOE__TMC2130_diag01_net_1 to \SPI:tmpOE__ss1_m_net_0\
Aliasing tmpOE__TMC2130_diag01_net_0 to \SPI:tmpOE__ss1_m_net_0\
Aliasing tmpOE__EEP_CS_net_0 to \SPI:tmpOE__ss1_m_net_0\
Aliasing \PWM_0:Net_81\ to \Servo:Net_81\
Aliasing \PWM_0:Net_75\ to \SPI:select_s_wire\
Aliasing \PWM_0:Net_69\ to \SPI:tmpOE__ss1_m_net_0\
Aliasing \PWM_0:Net_66\ to \SPI:select_s_wire\
Aliasing \PWM_0:Net_82\ to \SPI:select_s_wire\
Aliasing \PWM_0:Net_72\ to \SPI:select_s_wire\
Aliasing tmpOE__PWM_FAN_net_0 to \SPI:tmpOE__ss1_m_net_0\
Aliasing \WireSnsTimeout:Net_81\ to \BtnLongPressDetector:Net_81\
Aliasing \WireSnsTimeout:Net_75\ to \SPI:select_s_wire\
Aliasing \WireSnsTimeout:Net_69\ to \SPI:tmpOE__ss1_m_net_0\
Aliasing \WireSnsTimeout:Net_82\ to \SPI:select_s_wire\
Aliasing \WireSnsTimeout:Net_72\ to \SPI:select_s_wire\
Aliasing \Stepper_CtrlReg:clk\ to \SPI:select_s_wire\
Aliasing \Stepper_CtrlReg:rst\ to \SPI:select_s_wire\
Aliasing tmpOE__MS1_net_0 to \SPI:tmpOE__ss1_m_net_0\
Aliasing tmpOE__MS2_net_0 to \SPI:tmpOE__ss1_m_net_0\
Aliasing tmpOE__RX_net_0 to \SPI:tmpOE__ss1_m_net_0\
Aliasing \FNbutton_inputStateReg:status_0\ to \BtnLongPressDetector:Net_66\
Aliasing \FNbutton_inputStateReg:status_1\ to \SPI:select_s_wire\
Aliasing \FNbutton_inputStateReg:status_2\ to \SPI:select_s_wire\
Aliasing \FNbutton_inputStateReg:status_3\ to \SPI:select_s_wire\
Aliasing \FNbutton_inputStateReg:status_4\ to \SPI:select_s_wire\
Aliasing \FNbutton_inputStateReg:status_5\ to \SPI:select_s_wire\
Aliasing \FNbutton_inputStateReg:status_6\ to \SPI:select_s_wire\
Aliasing \FNbutton_inputStateReg:status_7\ to \SPI:select_s_wire\
Aliasing tmpOE__Servo_PWR_net_0 to \SPI:tmpOE__ss1_m_net_0\
Aliasing tmpOE__TX_net_0 to \SPI:tmpOE__ss1_m_net_0\
Aliasing \BuzzDriver:bSR:load_reg\\D\ to \SPI:select_s_wire\
Aliasing \Debouncer:DEBOUNCER[0]:d_sync_1\\D\ to Net_389
Aliasing Net_411D to \SPI:select_s_wire\
Aliasing Net_386D to \SPI:select_s_wire\
Aliasing Net_597D to \SPI:select_s_wire\
Removing Lhs of wire \SPI:rx_wire\[1] = \SPI:select_s_wire\[0]
Removing Lhs of wire \SPI:Net_1170\[4] = Net_677[5]
Removing Lhs of wire \SPI:sclk_s_wire\[6] = \SPI:select_s_wire\[0]
Removing Lhs of wire \SPI:mosi_s_wire\[7] = \SPI:select_s_wire\[0]
Removing Rhs of wire \SPI:miso_m_wire\[8] = \SPI:Net_467\[9]
Removing Rhs of wire zero[19] = \SPI:select_s_wire\[0]
Removing Rhs of wire one[20] = \SPI:tmpOE__ss1_m_net_0\[14]
Removing Lhs of wire \SPI:tmpOE__sclk_m_net_0\[23] = one[20]
Removing Lhs of wire \SPI:tmpOE__miso_m_net_0\[30] = one[20]
Removing Lhs of wire \SPI:tmpOE__mosi_m_net_0\[35] = one[20]
Removing Lhs of wire \SPI:tmpOE__ss0_m_net_0\[42] = one[20]
Removing Lhs of wire \SPI:cts_wire\[50] = zero[19]
Removing Lhs of wire \UART:select_s_wire\[72] = zero[19]
Removing Lhs of wire \UART:rx_wire\[73] = Net_38[74]
Removing Lhs of wire \UART:Net_1170\[77] = Net_24[78]
Removing Lhs of wire \UART:sclk_s_wire\[79] = zero[19]
Removing Lhs of wire \UART:mosi_s_wire\[80] = zero[19]
Removing Lhs of wire \UART:miso_m_wire\[81] = zero[19]
Removing Lhs of wire \UART:cts_wire\[87] = zero[19]
Removing Rhs of wire Net_21[111] = \UART:tx_wire\[89]
Removing Lhs of wire \Servo:Net_81\[114] = ClkServo[126]
Removing Lhs of wire \Servo:Net_75\[115] = zero[19]
Removing Lhs of wire \Servo:Net_69\[116] = one[20]
Removing Lhs of wire \Servo:Net_66\[117] = zero[19]
Removing Lhs of wire \Servo:Net_82\[118] = zero[19]
Removing Lhs of wire \Servo:Net_72\[119] = zero[19]
Removing Lhs of wire \MatrixKeypad:tmpOE__Rows_net_3\[128] = one[20]
Removing Lhs of wire \MatrixKeypad:tmpOE__Rows_net_2\[129] = one[20]
Removing Lhs of wire \MatrixKeypad:tmpOE__Rows_net_1\[130] = one[20]
Removing Lhs of wire \MatrixKeypad:tmpOE__Rows_net_0\[131] = one[20]
Removing Lhs of wire \MatrixKeypad:tmpOE__Columns_net_3\[143] = one[20]
Removing Lhs of wire \MatrixKeypad:tmpOE__Columns_net_2\[144] = one[20]
Removing Lhs of wire \MatrixKeypad:tmpOE__Columns_net_1\[145] = one[20]
Removing Lhs of wire \MatrixKeypad:tmpOE__Columns_net_0\[146] = one[20]
Removing Rhs of wire Net_187[158] = cy_tff_1[288]
Removing Lhs of wire \MatrixKeypad:KbdControl:clk\[159] = zero[19]
Removing Lhs of wire \MatrixKeypad:KbdControl:rst\[160] = zero[19]
Removing Rhs of wire \MatrixKeypad:Net_116\[161] = \MatrixKeypad:KbdControl:control_out_0\[162]
Removing Rhs of wire \MatrixKeypad:Net_116\[161] = \MatrixKeypad:KbdControl:control_0\[185]
Removing Rhs of wire \MatrixKeypad:Net_239\[163] = \MatrixKeypad:KbdControl:control_out_1\[164]
Removing Rhs of wire \MatrixKeypad:Net_239\[163] = \MatrixKeypad:KbdControl:control_1\[184]
Removing Lhs of wire \MatrixKeypad:Net_232\[187] = zero[19]
Removing Lhs of wire \MatrixKeypad:cydff_1\\R\[188] = zero[19]
Removing Lhs of wire \MatrixKeypad:cydff_1\\S\[189] = \MatrixKeypad:Net_116\[161]
Removing Rhs of wire Net_52[190] = \MatrixKeypad:cydff_1\[186]
Removing Lhs of wire \MatrixKeypad:Net_236\[192] = zero[19]
Removing Lhs of wire \MatrixKeypad:cydff_2\\R\[193] = zero[19]
Removing Lhs of wire \MatrixKeypad:cydff_2\\S\[194] = \MatrixKeypad:Net_239\[163]
Removing Rhs of wire Net_374[195] = \MatrixKeypad:cydff_2\[191]
Removing Lhs of wire tmpOE__Servo_Ctrl_net_0[201] = one[20]
Removing Lhs of wire tmpOE__DISP_CD_net_0[207] = one[20]
Removing Lhs of wire tmpOE__DISP_RESET_net_0[213] = one[20]
Removing Lhs of wire Net_912[218] = zero[19]
Removing Lhs of wire \BuzzDriver:Net_350\[221] = zero[19]
Removing Lhs of wire \BuzzDriver:Net_1\[222] = zero[19]
Removing Rhs of wire \BuzzDriver:bSR:ctrl_clk_enable\[224] = \BuzzDriver:bSR:control_0\[225]
Removing Lhs of wire \BuzzDriver:bSR:status_2\[237] = zero[19]
Removing Lhs of wire \BuzzDriver:bSR:status_0\[238] = zero[19]
Removing Lhs of wire \BuzzDriver:bSR:final_load\[239] = zero[19]
Removing Lhs of wire \BuzzDriver:bSR:status_1\[240] = zero[19]
Removing Rhs of wire \BuzzDriver:bSR:status_3\[241] = \BuzzDriver:bSR:f0_blk_stat_final\[242]
Removing Rhs of wire \BuzzDriver:bSR:status_3\[241] = \BuzzDriver:bSR:f0_blk_stat_8\[252]
Removing Rhs of wire \BuzzDriver:bSR:status_4\[243] = \BuzzDriver:bSR:f0_bus_stat_final\[244]
Removing Rhs of wire \BuzzDriver:bSR:status_4\[243] = \BuzzDriver:bSR:f0_bus_stat_8\[253]
Removing Rhs of wire \BuzzDriver:bSR:status_5\[245] = \BuzzDriver:bSR:f1_blk_stat_final\[246]
Removing Rhs of wire \BuzzDriver:bSR:status_5\[245] = \BuzzDriver:bSR:f1_blk_stat_8\[254]
Removing Rhs of wire \BuzzDriver:bSR:status_6\[247] = \BuzzDriver:bSR:f1_bus_stat_final\[248]
Removing Rhs of wire \BuzzDriver:bSR:status_6\[247] = \BuzzDriver:bSR:f1_bus_stat_8\[255]
Removing Lhs of wire \BuzzDriver:bSR:store\[257] = zero[19]
Removing Rhs of wire Net_917[286] = \BuzzDriver:bSR:so_8\[269]
Removing Lhs of wire Net_185[289] = one[20]
Removing Lhs of wire tmpOE__Buzzer_out_net_0[291] = one[20]
Removing Lhs of wire tmpOE__WireSns_net_0[298] = one[20]
Removing Lhs of wire tmpOE__StepDir_net_0[309] = one[20]
Removing Rhs of wire Net_389[319] = \Debouncer:DEBOUNCER[0]:d_sync_0\[316]
Removing Lhs of wire tmpOE__Button_net_0[325] = one[20]
Removing Lhs of wire \ADC12:Net_3107\[403] = zero[19]
Removing Lhs of wire \ADC12:Net_3106\[404] = zero[19]
Removing Lhs of wire \ADC12:Net_3105\[405] = zero[19]
Removing Lhs of wire \ADC12:Net_3104\[406] = zero[19]
Removing Lhs of wire \ADC12:Net_3103\[407] = zero[19]
Removing Lhs of wire \ADC12:Net_17\[449] = \ADC12:Net_1845\[334]
Removing Lhs of wire \ADC12:Net_3207_1\[470] = zero[19]
Removing Lhs of wire \ADC12:Net_3207_0\[471] = zero[19]
Removing Lhs of wire \ADC12:Net_3235\[472] = zero[19]
Removing Lhs of wire tmpOE__ADC0_net_0[542] = one[20]
Removing Lhs of wire \BtnLongPressDetector:Net_81\[549] = ClkKey[287]
Removing Lhs of wire \BtnLongPressDetector:Net_75\[550] = zero[19]
Removing Lhs of wire \BtnLongPressDetector:Net_69\[551] = one[20]
Removing Lhs of wire \BtnLongPressDetector:Net_66\[552] = Net_389[319]
Removing Lhs of wire \BtnLongPressDetector:Net_82\[553] = zero[19]
Removing Lhs of wire \BtnLongPressDetector:Net_72\[554] = zero[19]
Removing Rhs of wire Net_669[562] = \StepPulser:BUART:tx_interrupt_out\[580]
Removing Lhs of wire \StepPulser:Net_61\[563] = Net_559[564]
Removing Lhs of wire Net_599[568] = zero[19]
Removing Lhs of wire \StepPulser:BUART:tx_hd_send_break\[569] = zero[19]
Removing Lhs of wire \StepPulser:BUART:FinalParityType_1\[571] = zero[19]
Removing Lhs of wire \StepPulser:BUART:FinalParityType_0\[572] = zero[19]
Removing Lhs of wire \StepPulser:BUART:tx_ctrl_mark\[576] = zero[19]
Removing Rhs of wire \StepPulser:BUART:tx_bitclk_enable_pre\[585] = \StepPulser:BUART:tx_bitclk_dp\[621]
Removing Lhs of wire \StepPulser:BUART:tx_counter_tc\[631] = \StepPulser:BUART:tx_counter_dp\[622]
Removing Lhs of wire \StepPulser:BUART:tx_status_6\[632] = zero[19]
Removing Lhs of wire \StepPulser:BUART:tx_status_5\[633] = zero[19]
Removing Lhs of wire \StepPulser:BUART:tx_status_4\[634] = zero[19]
Removing Lhs of wire \StepPulser:BUART:tx_status_1\[636] = \StepPulser:BUART:tx_fifo_empty\[599]
Removing Lhs of wire \StepPulser:BUART:tx_status_3\[638] = \StepPulser:BUART:tx_fifo_notfull\[598]
Removing Lhs of wire tmpOE__MS3_net_0[648] = one[20]
Removing Rhs of wire Net_656[649] = \Stepper_CtrlReg:control_out_2\[722]
Removing Rhs of wire Net_656[649] = \Stepper_CtrlReg:control_2\[739]
Removing Lhs of wire tmpOE__Step0_net_0[655] = one[20]
Removing Lhs of wire tmpOE__TMC2130_PWR_net_0[664] = one[20]
Removing Lhs of wire tmpOE__TMC2130_diag01_net_1[670] = one[20]
Removing Lhs of wire tmpOE__TMC2130_diag01_net_0[671] = one[20]
Removing Lhs of wire tmpOE__EEP_CS_net_0[678] = one[20]
Removing Lhs of wire \PWM_0:Net_81\[684] = ClkServo[126]
Removing Lhs of wire \PWM_0:Net_75\[685] = zero[19]
Removing Lhs of wire \PWM_0:Net_69\[686] = one[20]
Removing Lhs of wire \PWM_0:Net_66\[687] = zero[19]
Removing Lhs of wire \PWM_0:Net_82\[688] = zero[19]
Removing Lhs of wire \PWM_0:Net_72\[689] = zero[19]
Removing Lhs of wire tmpOE__PWM_FAN_net_0[697] = one[20]
Removing Lhs of wire \WireSnsTimeout:Net_81\[703] = ClkKey[287]
Removing Lhs of wire \WireSnsTimeout:Net_75\[704] = zero[19]
Removing Lhs of wire \WireSnsTimeout:Net_69\[705] = one[20]
Removing Lhs of wire \WireSnsTimeout:Net_66\[706] = Net_789[299]
Removing Lhs of wire \WireSnsTimeout:Net_82\[707] = zero[19]
Removing Lhs of wire \WireSnsTimeout:Net_72\[708] = zero[19]
Removing Lhs of wire \Stepper_CtrlReg:clk\[716] = zero[19]
Removing Lhs of wire \Stepper_CtrlReg:rst\[717] = zero[19]
Removing Rhs of wire Net_658[718] = \Stepper_CtrlReg:control_out_0\[719]
Removing Rhs of wire Net_658[718] = \Stepper_CtrlReg:control_0\[741]
Removing Rhs of wire Net_655[720] = \Stepper_CtrlReg:control_out_1\[721]
Removing Rhs of wire Net_655[720] = \Stepper_CtrlReg:control_1\[740]
Removing Lhs of wire tmpOE__MS1_net_0[743] = one[20]
Removing Lhs of wire tmpOE__MS2_net_0[749] = one[20]
Removing Lhs of wire tmpOE__RX_net_0[756] = one[20]
Removing Lhs of wire \FNbutton_inputStateReg:status_0\[766] = Net_389[319]
Removing Lhs of wire \FNbutton_inputStateReg:status_1\[767] = zero[19]
Removing Lhs of wire \FNbutton_inputStateReg:status_2\[768] = zero[19]
Removing Lhs of wire \FNbutton_inputStateReg:status_3\[769] = zero[19]
Removing Lhs of wire \FNbutton_inputStateReg:status_4\[770] = zero[19]
Removing Lhs of wire \FNbutton_inputStateReg:status_5\[771] = zero[19]
Removing Lhs of wire \FNbutton_inputStateReg:status_6\[772] = zero[19]
Removing Lhs of wire \FNbutton_inputStateReg:status_7\[773] = zero[19]
Removing Lhs of wire tmpOE__Servo_PWR_net_0[776] = one[20]
Removing Lhs of wire tmpOE__TX_net_0[782] = one[20]
Removing Lhs of wire \MatrixKeypad:cydff_1\\D\[789] = zero[19]
Removing Lhs of wire \MatrixKeypad:cydff_2\\D\[790] = zero[19]
Removing Lhs of wire \BuzzDriver:bSR:load_reg\\D\[791] = zero[19]
Removing Lhs of wire \Debouncer:DEBOUNCER[0]:d_sync_0\\D\[793] = Net_288[317]
Removing Lhs of wire \Debouncer:DEBOUNCER[0]:d_sync_1\\D\[794] = Net_389[319]
Removing Lhs of wire Net_411D[796] = zero[19]
Removing Lhs of wire Net_386D[797] = zero[19]
Removing Lhs of wire \StepPulser:BUART:reset_reg\\D\[798] = zero[19]
Removing Lhs of wire Net_597D[803] = zero[19]

------------------------------------------------------
Aliased 0 equations, 155 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'Net_609' (cost = 0):
Net_609 <= (not \StepPulser:BUART:txn\);


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 3 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Removing Rhs of wire Net_1117[197] = \StepPulser:BUART:txn\[579]
Removing Lhs of wire \StepPulser:BUART:tx_ctrl_mark_last\\D\[805] = \StepPulser:BUART:tx_ctrl_mark_last\[642]

------------------------------------------------------
Aliased 0 equations, 2 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=G:\arm\cypress\WireCutterPSoC4\WireCutter\WireCutterPSoC4_V245.cydsn\WireCutterPSoC4_V245.cyprj -dcpsoc3 WireCutterPSoC4_V245.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.347ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Friday, 08 June 2018 08:51:38
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=G:\arm\cypress\WireCutterPSoC4\WireCutter\WireCutterPSoC4_V245.cydsn\WireCutterPSoC4_V245.cyprj -d CY8C4245AXI-483 WireCutterPSoC4_V245.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.014ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \BuzzDriver:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_411 from registered to combinatorial
    Converted constant MacroCell: Net_386 from registered to combinatorial
    Converted constant MacroCell: \StepPulser:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_597 from registered to combinatorial

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 2: Automatic-assigning  clock 'Clock_SPI'. Signal=Net_677_ff2
    Fixed Function Clock 8: Automatic-assigning  clock 'Clock_Servo'. Signal=ClkServo_ff8
    Fixed Function Clock 9: Automatic-assigning  clock 'Clock_Servo'. Signal=ClkServo_ff9
    Fixed Function Clock 7: Automatic-assigning  clock 'ADC12_intClock'. Signal=\ADC12:Net_1845_ff7\
    Fixed Function Clock 3: Automatic-assigning  clock 'Clock_UART'. Signal=Net_24_ff3
    Digital Clock 0: Automatic-assigning  clock 'Clock_Stepper'. Fanout=1, Signal=Net_559_digital
    Digital Clock 1: Automatic-assigning  clock 'BuzzClock'. Fanout=1, Signal=Net_903_digital
    Fixed Function Clock 10: Automatic-assigning  clock 'Clock_Btns'. Signal=ClkKey_ff10
    Fixed Function Clock 11: Automatic-assigning  clock 'Clock_Btns'. Signal=ClkKey_ff11
    Digital Clock 2: Automatic-assigning  clock 'Clock_Btns'. Fanout=2, Signal=ClkKey_digital
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \BuzzDriver:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer:ClkSync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_2 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_2, EnableOut: Constant 1
    UDB Clk/Enable \StepPulser:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: Net_187:macrocell.q
        Effective Clock: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_2
        Enable Signal: Net_187:macrocell.q
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \StepPulser:BUART:tx_parity_bit\, Duplicate of \StepPulser:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\StepPulser:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_559_digital) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \StepPulser:BUART:tx_parity_bit\ (fanout=0)

    Removing \StepPulser:BUART:tx_mark\, Duplicate of \StepPulser:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\StepPulser:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_559_digital) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \StepPulser:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \SPI:ss1_m(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPI:ss1_m(0)\__PA ,
            pin_input => \SPI:select_m_wire_1\ ,
            pad => \SPI:ss1_m(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SPI:sclk_m(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPI:sclk_m(0)\__PA ,
            pin_input => \SPI:sclk_m_wire\ ,
            pad => \SPI:sclk_m(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SPI:miso_m(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPI:miso_m(0)\__PA ,
            fb => \SPI:miso_m_wire\ ,
            pad => \SPI:miso_m(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SPI:mosi_m(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPI:mosi_m(0)\__PA ,
            pin_input => \SPI:mosi_m_wire\ ,
            pad => \SPI:mosi_m(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SPI:ss0_m(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPI:ss0_m(0)\__PA ,
            pin_input => \SPI:select_m_wire_0\ ,
            pad => \SPI:ss0_m(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \MatrixKeypad:Rows(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \MatrixKeypad:Rows(0)\__PA ,
            pad => \MatrixKeypad:Rows(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \MatrixKeypad:Rows(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \MatrixKeypad:Rows(1)\__PA ,
            pad => \MatrixKeypad:Rows(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \MatrixKeypad:Rows(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \MatrixKeypad:Rows(2)\__PA ,
            pad => \MatrixKeypad:Rows(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \MatrixKeypad:Rows(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \MatrixKeypad:Rows(3)\__PA ,
            pad => \MatrixKeypad:Rows(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \MatrixKeypad:Columns(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \MatrixKeypad:Columns(0)\__PA ,
            pad => \MatrixKeypad:Columns(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \MatrixKeypad:Columns(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \MatrixKeypad:Columns(1)\__PA ,
            pad => \MatrixKeypad:Columns(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \MatrixKeypad:Columns(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \MatrixKeypad:Columns(2)\__PA ,
            pad => \MatrixKeypad:Columns(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \MatrixKeypad:Columns(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \MatrixKeypad:Columns(3)\__PA ,
            pad => \MatrixKeypad:Columns(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Servo_Ctrl(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Servo_Ctrl(0)__PA ,
            pin_input => Net_48 ,
            pad => Servo_Ctrl(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DISP_CD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DISP_CD(0)__PA ,
            pad => DISP_CD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DISP_RESET(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DISP_RESET(0)__PA ,
            pad => DISP_RESET(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Buzzer_out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Buzzer_out(0)__PA ,
            pin_input => Net_926 ,
            pad => Buzzer_out(0)_PAD );
        Properties:
        {
        }

    Pin : Name = WireSns(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => WireSns(0)__PA ,
            fb => Net_789 ,
            pad => WireSns(0)_PAD );
        Properties:
        {
        }

    Pin : Name = StepDir(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => StepDir(0)__PA ,
            pad => StepDir(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Button(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Button(0)__PA ,
            fb => Net_288 ,
            pad => Button(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ADC0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ADC0(0)__PA ,
            analog_term => Net_1518 ,
            pad => ADC0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MS3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MS3(0)__PA ,
            pin_input => Net_656 ,
            pad => MS3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Step0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Step0(0)__PA ,
            pin_input => Net_1117 ,
            pad => Step0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TMC2130_PWR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TMC2130_PWR(0)__PA ,
            pad => TMC2130_PWR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TMC2130_diag01(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: RISING
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TMC2130_diag01(0)__PA ,
            pad => TMC2130_diag01(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TMC2130_diag01(1)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: RISING
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TMC2130_diag01(1)__PA ,
            pad => TMC2130_diag01(1)_PAD );
        Properties:
        {
        }

    Pin : Name = EEP_CS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => EEP_CS(0)__PA ,
            pad => EEP_CS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_FAN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_FAN(0)__PA ,
            pin_input => Net_1136 ,
            pad => PWM_FAN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MS1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MS1(0)__PA ,
            pin_input => Net_658 ,
            pad => MS1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MS2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MS2(0)__PA ,
            pin_input => Net_655 ,
            pad => MS2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RX(0)__PA ,
            fb => Net_38 ,
            pad => RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Servo_PWR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Servo_PWR(0)__PA ,
            pad => Servo_PWR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => TX(0)__PA ,
            pin_input => Net_21 ,
            pad => TX(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\StepPulser:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\StepPulser:BUART:tx_state_1\ * !\StepPulser:BUART:tx_state_0\ * 
              \StepPulser:BUART:tx_bitclk_enable_pre\
            + !\StepPulser:BUART:tx_state_1\ * !\StepPulser:BUART:tx_state_0\ * 
              !\StepPulser:BUART:tx_state_2\
        );
        Output = \StepPulser:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\StepPulser:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\StepPulser:BUART:tx_state_1\ * !\StepPulser:BUART:tx_state_0\ * 
              \StepPulser:BUART:tx_bitclk_enable_pre\ * 
              \StepPulser:BUART:tx_fifo_empty\ * 
              \StepPulser:BUART:tx_state_2\
        );
        Output = \StepPulser:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\StepPulser:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\StepPulser:BUART:tx_fifo_notfull\
        );
        Output = \StepPulser:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=Net_926, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_917
        );
        Output = Net_926 (fanout=1)

    MacroCell: Name=Net_52, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClkKey_digital) => Global
            Preset = (\MatrixKeypad:Net_116\)
            Clock Enable: PosEdge(Net_187)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = Net_52 (fanout=1)

    MacroCell: Name=Net_374, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClkKey_digital) => Global
            Preset = (\MatrixKeypad:Net_239\)
            Clock Enable: PosEdge(Net_187)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = Net_374 (fanout=1)

    MacroCell: Name=Net_187, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClkKey_digital) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_187 (fanout=3)

    MacroCell: Name=Net_389, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClkKey_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_288
        );
        Output = Net_389 (fanout=4)

    MacroCell: Name=\Debouncer:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClkKey_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_389
        );
        Output = \Debouncer:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=Net_1126, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClkKey_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debouncer:DEBOUNCER[0]:d_sync_1\ * Net_389
        );
        Output = Net_1126 (fanout=1)

    MacroCell: Name=Net_1117, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_559_digital) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_1117 * \StepPulser:BUART:tx_state_1\ * 
              !\StepPulser:BUART:tx_bitclk\
            + Net_1117 * \StepPulser:BUART:tx_state_2\
            + !\StepPulser:BUART:tx_state_1\ * \StepPulser:BUART:tx_state_0\ * 
              !\StepPulser:BUART:tx_shift_out\ * 
              !\StepPulser:BUART:tx_state_2\
            + !\StepPulser:BUART:tx_state_1\ * \StepPulser:BUART:tx_state_0\ * 
              !\StepPulser:BUART:tx_state_2\ * !\StepPulser:BUART:tx_bitclk\
            + \StepPulser:BUART:tx_state_1\ * !\StepPulser:BUART:tx_state_0\ * 
              !\StepPulser:BUART:tx_shift_out\ * 
              !\StepPulser:BUART:tx_state_2\ * 
              !\StepPulser:BUART:tx_counter_dp\ * 
              \StepPulser:BUART:tx_bitclk\
        );
        Output = Net_1117 (fanout=2)

    MacroCell: Name=\StepPulser:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_559_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \StepPulser:BUART:tx_state_1\ * \StepPulser:BUART:tx_state_0\ * 
              \StepPulser:BUART:tx_bitclk_enable_pre\ * 
              \StepPulser:BUART:tx_state_2\
            + \StepPulser:BUART:tx_state_1\ * !\StepPulser:BUART:tx_state_2\ * 
              \StepPulser:BUART:tx_counter_dp\ * \StepPulser:BUART:tx_bitclk\
            + \StepPulser:BUART:tx_state_0\ * !\StepPulser:BUART:tx_state_2\ * 
              \StepPulser:BUART:tx_bitclk\
        );
        Output = \StepPulser:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\StepPulser:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_559_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\StepPulser:BUART:tx_state_1\ * !\StepPulser:BUART:tx_state_0\ * 
              \StepPulser:BUART:tx_bitclk_enable_pre\ * 
              !\StepPulser:BUART:tx_fifo_empty\
            + !\StepPulser:BUART:tx_state_1\ * !\StepPulser:BUART:tx_state_0\ * 
              !\StepPulser:BUART:tx_fifo_empty\ * 
              !\StepPulser:BUART:tx_state_2\
            + \StepPulser:BUART:tx_state_1\ * \StepPulser:BUART:tx_state_0\ * 
              \StepPulser:BUART:tx_bitclk_enable_pre\ * 
              \StepPulser:BUART:tx_fifo_empty\ * 
              \StepPulser:BUART:tx_state_2\
            + \StepPulser:BUART:tx_state_0\ * !\StepPulser:BUART:tx_state_2\ * 
              \StepPulser:BUART:tx_bitclk\
        );
        Output = \StepPulser:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\StepPulser:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_559_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\StepPulser:BUART:tx_state_1\ * !\StepPulser:BUART:tx_state_0\ * 
              \StepPulser:BUART:tx_bitclk_enable_pre\ * 
              \StepPulser:BUART:tx_state_2\
            + \StepPulser:BUART:tx_state_1\ * \StepPulser:BUART:tx_state_0\ * 
              \StepPulser:BUART:tx_bitclk_enable_pre\ * 
              \StepPulser:BUART:tx_state_2\
            + \StepPulser:BUART:tx_state_1\ * \StepPulser:BUART:tx_state_0\ * 
              !\StepPulser:BUART:tx_state_2\ * \StepPulser:BUART:tx_bitclk\
            + \StepPulser:BUART:tx_state_1\ * !\StepPulser:BUART:tx_state_2\ * 
              \StepPulser:BUART:tx_counter_dp\ * \StepPulser:BUART:tx_bitclk\
        );
        Output = \StepPulser:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\StepPulser:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_559_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\StepPulser:BUART:tx_state_1\ * !\StepPulser:BUART:tx_state_0\ * 
              \StepPulser:BUART:tx_state_2\
            + !\StepPulser:BUART:tx_bitclk_enable_pre\
        );
        Output = \StepPulser:BUART:tx_bitclk\ (fanout=4)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\BuzzDriver:bSR:sC8:BShiftRegDp:u0\
        PORT MAP (
            clock => Net_903_digital ,
            cs_addr_2 => \BuzzDriver:bSR:ctrl_clk_enable\ ,
            so_comb => Net_917 ,
            f0_bus_stat_comb => \BuzzDriver:bSR:status_4\ ,
            f0_blk_stat_comb => \BuzzDriver:bSR:status_3\ ,
            f1_bus_stat_comb => \BuzzDriver:bSR:status_6\ ,
            f1_blk_stat_comb => \BuzzDriver:bSR:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\StepPulser:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => Net_559_digital ,
            cs_addr_2 => \StepPulser:BUART:tx_state_1\ ,
            cs_addr_1 => \StepPulser:BUART:tx_state_0\ ,
            cs_addr_0 => \StepPulser:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \StepPulser:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \StepPulser:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \StepPulser:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\StepPulser:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => Net_559_digital ,
            cs_addr_0 => \StepPulser:BUART:counter_load_not\ ,
            ce0_reg => \StepPulser:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \StepPulser:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\FNbutton_inputStateReg:sts:sts_reg\
        PORT MAP (
            status_0 => Net_389 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\BuzzDriver:bSR:StsReg\
        PORT MAP (
            clock => Net_903_digital ,
            status_6 => \BuzzDriver:bSR:status_6\ ,
            status_5 => \BuzzDriver:bSR:status_5\ ,
            status_4 => \BuzzDriver:bSR:status_4\ ,
            status_3 => \BuzzDriver:bSR:status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\StepPulser:BUART:sTX:TxSts\
        PORT MAP (
            clock => Net_559_digital ,
            status_3 => \StepPulser:BUART:tx_fifo_notfull\ ,
            status_2 => \StepPulser:BUART:tx_status_2\ ,
            status_1 => \StepPulser:BUART:tx_fifo_empty\ ,
            status_0 => \StepPulser:BUART:tx_status_0\ ,
            interrupt => Net_669 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\MatrixKeypad:KbdControl:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \MatrixKeypad:KbdControl:control_7\ ,
            control_6 => \MatrixKeypad:KbdControl:control_6\ ,
            control_5 => \MatrixKeypad:KbdControl:control_5\ ,
            control_4 => \MatrixKeypad:KbdControl:control_4\ ,
            control_3 => \MatrixKeypad:KbdControl:control_3\ ,
            control_2 => \MatrixKeypad:KbdControl:control_2\ ,
            control_1 => \MatrixKeypad:Net_239\ ,
            control_0 => \MatrixKeypad:Net_116\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\BuzzDriver:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => Net_903_digital ,
            control_7 => \BuzzDriver:bSR:control_7\ ,
            control_6 => \BuzzDriver:bSR:control_6\ ,
            control_5 => \BuzzDriver:bSR:control_5\ ,
            control_4 => \BuzzDriver:bSR:control_4\ ,
            control_3 => \BuzzDriver:bSR:control_3\ ,
            control_2 => \BuzzDriver:bSR:control_2\ ,
            control_1 => \BuzzDriver:bSR:control_1\ ,
            control_0 => \BuzzDriver:bSR:ctrl_clk_enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Stepper_CtrlReg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Stepper_CtrlReg:control_7\ ,
            control_6 => \Stepper_CtrlReg:control_6\ ,
            control_5 => \Stepper_CtrlReg:control_5\ ,
            control_4 => \Stepper_CtrlReg:control_4\ ,
            control_3 => \Stepper_CtrlReg:control_3\ ,
            control_2 => Net_656 ,
            control_1 => Net_655 ,
            control_0 => Net_658 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000011"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\SPI:SCB_IRQ\
        PORT MAP (
            interrupt => Net_4 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART:SCB_IRQ\
        PORT MAP (
            interrupt => Net_23 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\MatrixKeypad:KbdScan_Int\
        PORT MAP (
            interrupt => Net_187 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_KeyPressed
        PORT MAP (
            interrupt => Net_52 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_BtnShortPress
        PORT MAP (
            interrupt => Net_1126 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_ADC12done
        PORT MAP (
            interrupt => Net_1143 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC12:IRQ\
        PORT MAP (
            interrupt => \ADC12:Net_3112\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_KeyPressedLong
        PORT MAP (
            interrupt => Net_374 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\StepPulser:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_669 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_BtnLongPress
        PORT MAP (
            interrupt => Net_396 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_StepPulserFifoNotEmpty
        PORT MAP (
            interrupt => Net_669 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_TMC2130_fail
        PORT MAP (
            interrupt => Net_1121 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_WireNotFound
        PORT MAP (
            interrupt => Net_650 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_ServoOV
        PORT MAP (
            interrupt => Net_45 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    1 :    4 : 75.00 %
Interrupts                    :   14 :   18 :   32 : 43.75 %
IO                            :   35 :    1 :   36 : 97.22 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    2 :    0 :    2 : 100.00 %
Timer/Counter/PWM             :    4 :    0 :    4 : 100.00 %
UDB                           :      :      :      :        
  Macrocells                  :   15 :   17 :   32 : 46.88 %
  Unique P-terms              :   23 :   41 :   64 : 35.94 %
  Total P-terms               :   26 :      :      :        
  Datapath Cells              :    3 :    1 :    4 : 75.00 %
  Status Cells                :    3 :    1 :    4 : 75.00 %
    Status Registers          :    1 :      :      :        
    StatusI Registers         :    2 :      :      :        
  Control Cells               :    3 :    1 :    4 : 75.00 %
    Control Registers         :    3 :      :      :        
Comparator/Opamp              :    0 :    2 :    2 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    0 :    1 : 100.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.091ms
Tech Mapping phase: Elapsed time ==> 0s.108ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
\SPI:ss1_m(0)\                      : [IOP=(3)][IoId=(6)]                
\SPI:sclk_m(0)\                     : [IOP=(0)][IoId=(6)]                
\SPI:miso_m(0)\                     : [IOP=(0)][IoId=(5)]                
\SPI:mosi_m(0)\                     : [IOP=(0)][IoId=(4)]                
\SPI:ss0_m(0)\                      : [IOP=(0)][IoId=(7)]                
\MatrixKeypad:Rows(0)\              : [IOP=(2)][IoId=(4)]                
\MatrixKeypad:Rows(1)\              : [IOP=(2)][IoId=(5)]                
\MatrixKeypad:Rows(2)\              : [IOP=(2)][IoId=(6)]                
\MatrixKeypad:Rows(3)\              : [IOP=(2)][IoId=(7)]                
\MatrixKeypad:Columns(0)\           : [IOP=(2)][IoId=(0)]                
\MatrixKeypad:Columns(1)\           : [IOP=(2)][IoId=(1)]                
\MatrixKeypad:Columns(2)\           : [IOP=(2)][IoId=(2)]                
\MatrixKeypad:Columns(3)\           : [IOP=(2)][IoId=(3)]                
Servo_Ctrl(0)                       : [IOP=(1)][IoId=(2)]                
DISP_CD(0)                          : [IOP=(0)][IoId=(3)]                
DISP_RESET(0)                       : [IOP=(0)][IoId=(2)]                
Buzzer_out(0)                       : [IOP=(3)][IoId=(4)]                
WireSns(0)                          : [IOP=(3)][IoId=(1)]                
StepDir(0)                          : [IOP=(0)][IoId=(0)]                
Button(0)                           : [IOP=(0)][IoId=(1)]                
ADC0(0)                             : [IOP=(3)][IoId=(5)]                
MS3(0)                              : [IOP=(1)][IoId=(6)]                
Step0(0)                            : [IOP=(1)][IoId=(1)]                
TMC2130_PWR(0)                      : [IOP=(1)][IoId=(3)]                
TMC2130_diag01(0)                   : [IOP=(1)][IoId=(4)]                
TMC2130_diag01(1)                   : [IOP=(1)][IoId=(5)]                
EEP_CS(0)                           : [IOP=(4)][IoId=(3)]                
PWM_FAN(0)                          : [IOP=(1)][IoId=(0)]                
MS1(0)                              : [IOP=(3)][IoId=(0)]                
MS2(0)                              : [IOP=(3)][IoId=(7)]                
RX(0)                               : [IOP=(4)][IoId=(0)]                
Servo_PWR(0)                        : [IOP=(4)][IoId=(2)]                
TX(0)                               : [IOP=(4)][IoId=(1)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\SPI:SCB\                           : SCB_[FFB(SCB,1)]                   
\UART:SCB\                          : SCB_[FFB(SCB,0)]                   
\ADC12:cy_psoc4_sar\                : SARADC_[FFB(SARADC,0)]             
\Servo:cy_m0s8_tcpwm_1\             : TCPWM_[FFB(TCPWM,3)]               
\PWM_0:cy_m0s8_tcpwm_1\             : TCPWM_[FFB(TCPWM,2)]               
\BtnLongPressDetector:cy_m0s8_tcpwm_1\ : TCPWM_[FFB(TCPWM,0)]               
\WireSnsTimeout:cy_m0s8_tcpwm_1\    : TCPWM_[FFB(TCPWM,1)]               

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.1036272s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.335ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0021112 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_1518 {
    p3_5
    P3_P45
    amuxbusa
    SARMUX0_sw18
    sarmux_vplus
  }
  Net: \ADC12:Net_3113\ {
  }
  Net: \ADC12:mux_bus_minus_0\ {
  }
  Net: \ADC12:mux_bus_minus_1\ {
  }
  Net: \ADC12:mux_bus_plus_1\ {
  }
}
Map of item to net {
  p3_5                                             -> Net_1518
  P3_P45                                           -> Net_1518
  amuxbusa                                         -> Net_1518
  SARMUX0_sw18                                     -> Net_1518
  sarmux_vplus                                     -> Net_1518
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.012ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    8 :    0 :    8 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.13
                   Pterms :            3.38
               Macrocells :            2.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.020ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       7.75 :       4.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=5, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_52, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClkKey_digital) => Global
            Preset = (\MatrixKeypad:Net_116\)
            Clock Enable: PosEdge(Net_187)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = Net_52 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\StepPulser:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\StepPulser:BUART:tx_state_1\ * !\StepPulser:BUART:tx_state_0\ * 
              \StepPulser:BUART:tx_bitclk_enable_pre\ * 
              \StepPulser:BUART:tx_fifo_empty\ * 
              \StepPulser:BUART:tx_state_2\
        );
        Output = \StepPulser:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_1117, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_559_digital) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_1117 * \StepPulser:BUART:tx_state_1\ * 
              !\StepPulser:BUART:tx_bitclk\
            + Net_1117 * \StepPulser:BUART:tx_state_2\
            + !\StepPulser:BUART:tx_state_1\ * \StepPulser:BUART:tx_state_0\ * 
              !\StepPulser:BUART:tx_shift_out\ * 
              !\StepPulser:BUART:tx_state_2\
            + !\StepPulser:BUART:tx_state_1\ * \StepPulser:BUART:tx_state_0\ * 
              !\StepPulser:BUART:tx_state_2\ * !\StepPulser:BUART:tx_bitclk\
            + \StepPulser:BUART:tx_state_1\ * !\StepPulser:BUART:tx_state_0\ * 
              !\StepPulser:BUART:tx_shift_out\ * 
              !\StepPulser:BUART:tx_state_2\ * 
              !\StepPulser:BUART:tx_counter_dp\ * 
              \StepPulser:BUART:tx_bitclk\
        );
        Output = Net_1117 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\StepPulser:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_559_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\StepPulser:BUART:tx_state_1\ * !\StepPulser:BUART:tx_state_0\ * 
              \StepPulser:BUART:tx_state_2\
            + !\StepPulser:BUART:tx_bitclk_enable_pre\
        );
        Output = \StepPulser:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\StepPulser:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\StepPulser:BUART:tx_fifo_notfull\
        );
        Output = \StepPulser:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\StepPulser:BUART:sTX:TxSts\
    PORT MAP (
        clock => Net_559_digital ,
        status_3 => \StepPulser:BUART:tx_fifo_notfull\ ,
        status_2 => \StepPulser:BUART:tx_status_2\ ,
        status_1 => \StepPulser:BUART:tx_fifo_empty\ ,
        status_0 => \StepPulser:BUART:tx_status_0\ ,
        interrupt => Net_669 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Stepper_CtrlReg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Stepper_CtrlReg:control_7\ ,
        control_6 => \Stepper_CtrlReg:control_6\ ,
        control_5 => \Stepper_CtrlReg:control_5\ ,
        control_4 => \Stepper_CtrlReg:control_4\ ,
        control_3 => \Stepper_CtrlReg:control_3\ ,
        control_2 => Net_656 ,
        control_1 => Net_655 ,
        control_0 => Net_658 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000011"
    }
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\StepPulser:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_559_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\StepPulser:BUART:tx_state_1\ * !\StepPulser:BUART:tx_state_0\ * 
              \StepPulser:BUART:tx_bitclk_enable_pre\ * 
              !\StepPulser:BUART:tx_fifo_empty\
            + !\StepPulser:BUART:tx_state_1\ * !\StepPulser:BUART:tx_state_0\ * 
              !\StepPulser:BUART:tx_fifo_empty\ * 
              !\StepPulser:BUART:tx_state_2\
            + \StepPulser:BUART:tx_state_1\ * \StepPulser:BUART:tx_state_0\ * 
              \StepPulser:BUART:tx_bitclk_enable_pre\ * 
              \StepPulser:BUART:tx_fifo_empty\ * 
              \StepPulser:BUART:tx_state_2\
            + \StepPulser:BUART:tx_state_0\ * !\StepPulser:BUART:tx_state_2\ * 
              \StepPulser:BUART:tx_bitclk\
        );
        Output = \StepPulser:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\StepPulser:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_559_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \StepPulser:BUART:tx_state_1\ * \StepPulser:BUART:tx_state_0\ * 
              \StepPulser:BUART:tx_bitclk_enable_pre\ * 
              \StepPulser:BUART:tx_state_2\
            + \StepPulser:BUART:tx_state_1\ * !\StepPulser:BUART:tx_state_2\ * 
              \StepPulser:BUART:tx_counter_dp\ * \StepPulser:BUART:tx_bitclk\
            + \StepPulser:BUART:tx_state_0\ * !\StepPulser:BUART:tx_state_2\ * 
              \StepPulser:BUART:tx_bitclk\
        );
        Output = \StepPulser:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\StepPulser:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => Net_559_digital ,
        cs_addr_2 => \StepPulser:BUART:tx_state_1\ ,
        cs_addr_1 => \StepPulser:BUART:tx_state_0\ ,
        cs_addr_0 => \StepPulser:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \StepPulser:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \StepPulser:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \StepPulser:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statuscell: Name =\FNbutton_inputStateReg:sts:sts_reg\
    PORT MAP (
        status_0 => Net_389 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=Net_374, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClkKey_digital) => Global
            Preset = (\MatrixKeypad:Net_239\)
            Clock Enable: PosEdge(Net_187)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = Net_374 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\StepPulser:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_559_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\StepPulser:BUART:tx_state_1\ * !\StepPulser:BUART:tx_state_0\ * 
              \StepPulser:BUART:tx_bitclk_enable_pre\ * 
              \StepPulser:BUART:tx_state_2\
            + \StepPulser:BUART:tx_state_1\ * \StepPulser:BUART:tx_state_0\ * 
              \StepPulser:BUART:tx_bitclk_enable_pre\ * 
              \StepPulser:BUART:tx_state_2\
            + \StepPulser:BUART:tx_state_1\ * \StepPulser:BUART:tx_state_0\ * 
              !\StepPulser:BUART:tx_state_2\ * \StepPulser:BUART:tx_bitclk\
            + \StepPulser:BUART:tx_state_1\ * !\StepPulser:BUART:tx_state_2\ * 
              \StepPulser:BUART:tx_counter_dp\ * \StepPulser:BUART:tx_bitclk\
        );
        Output = \StepPulser:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_926, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_917
        );
        Output = Net_926 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\StepPulser:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => Net_559_digital ,
        cs_addr_0 => \StepPulser:BUART:counter_load_not\ ,
        ce0_reg => \StepPulser:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \StepPulser:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\MatrixKeypad:KbdControl:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \MatrixKeypad:KbdControl:control_7\ ,
        control_6 => \MatrixKeypad:KbdControl:control_6\ ,
        control_5 => \MatrixKeypad:KbdControl:control_5\ ,
        control_4 => \MatrixKeypad:KbdControl:control_4\ ,
        control_3 => \MatrixKeypad:KbdControl:control_3\ ,
        control_2 => \MatrixKeypad:KbdControl:control_2\ ,
        control_1 => \MatrixKeypad:Net_239\ ,
        control_0 => \MatrixKeypad:Net_116\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Debouncer:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClkKey_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_389
        );
        Output = \Debouncer:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_187, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClkKey_digital) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_187 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\StepPulser:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\StepPulser:BUART:tx_state_1\ * !\StepPulser:BUART:tx_state_0\ * 
              \StepPulser:BUART:tx_bitclk_enable_pre\
            + !\StepPulser:BUART:tx_state_1\ * !\StepPulser:BUART:tx_state_0\ * 
              !\StepPulser:BUART:tx_state_2\
        );
        Output = \StepPulser:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1126, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClkKey_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debouncer:DEBOUNCER[0]:d_sync_1\ * Net_389
        );
        Output = Net_1126 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_389, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClkKey_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_288
        );
        Output = Net_389 (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\BuzzDriver:bSR:sC8:BShiftRegDp:u0\
    PORT MAP (
        clock => Net_903_digital ,
        cs_addr_2 => \BuzzDriver:bSR:ctrl_clk_enable\ ,
        so_comb => Net_917 ,
        f0_bus_stat_comb => \BuzzDriver:bSR:status_4\ ,
        f0_blk_stat_comb => \BuzzDriver:bSR:status_3\ ,
        f1_bus_stat_comb => \BuzzDriver:bSR:status_6\ ,
        f1_blk_stat_comb => \BuzzDriver:bSR:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\BuzzDriver:bSR:StsReg\
    PORT MAP (
        clock => Net_903_digital ,
        status_6 => \BuzzDriver:bSR:status_6\ ,
        status_5 => \BuzzDriver:bSR:status_5\ ,
        status_4 => \BuzzDriver:bSR:status_4\ ,
        status_3 => \BuzzDriver:bSR:status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\BuzzDriver:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => Net_903_digital ,
        control_7 => \BuzzDriver:bSR:control_7\ ,
        control_6 => \BuzzDriver:bSR:control_6\ ,
        control_5 => \BuzzDriver:bSR:control_5\ ,
        control_4 => \BuzzDriver:bSR:control_4\ ,
        control_3 => \BuzzDriver:bSR:control_3\ ,
        control_2 => \BuzzDriver:bSR:control_2\ ,
        control_1 => \BuzzDriver:bSR:control_1\ ,
        control_0 => \BuzzDriver:bSR:ctrl_clk_enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\MatrixKeypad:KbdScan_Int\
        PORT MAP (
            interrupt => Net_187 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =isr_TMC2130_fail
        PORT MAP (
            interrupt => Net_1121 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\StepPulser:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_669 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =isr_ADC12done
        PORT MAP (
            interrupt => Net_1143 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =isr_BtnLongPress
        PORT MAP (
            interrupt => Net_396 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =isr_BtnShortPress
        PORT MAP (
            interrupt => Net_1126 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =isr_KeyPressed
        PORT MAP (
            interrupt => Net_52 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =isr_KeyPressedLong
        PORT MAP (
            interrupt => Net_374 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(8)] 
    interrupt: Name =isr_ServoOV
        PORT MAP (
            interrupt => Net_45 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(9)] 
    interrupt: Name =isr_StepPulserFifoNotEmpty
        PORT MAP (
            interrupt => Net_669 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(10)] 
    interrupt: Name =\UART:SCB_IRQ\
        PORT MAP (
            interrupt => Net_23 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(11)] 
    interrupt: Name =\SPI:SCB_IRQ\
        PORT MAP (
            interrupt => Net_4 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =isr_WireNotFound
        PORT MAP (
            interrupt => Net_650 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(14)] 
    interrupt: Name =\ADC12:IRQ\
        PORT MAP (
            interrupt => \ADC12:Net_3112\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = StepDir(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => StepDir(0)__PA ,
        pad => StepDir(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Button(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Button(0)__PA ,
        fb => Net_288 ,
        pad => Button(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = DISP_RESET(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DISP_RESET(0)__PA ,
        pad => DISP_RESET(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = DISP_CD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DISP_CD(0)__PA ,
        pad => DISP_CD(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \SPI:mosi_m(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPI:mosi_m(0)\__PA ,
        pin_input => \SPI:mosi_m_wire\ ,
        pad => \SPI:mosi_m(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \SPI:miso_m(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPI:miso_m(0)\__PA ,
        fb => \SPI:miso_m_wire\ ,
        pad => \SPI:miso_m(0)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \SPI:sclk_m(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPI:sclk_m(0)\__PA ,
        pin_input => \SPI:sclk_m_wire\ ,
        pad => \SPI:sclk_m(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \SPI:ss0_m(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPI:ss0_m(0)\__PA ,
        pin_input => \SPI:select_m_wire_0\ ,
        pad => \SPI:ss0_m(0)_PAD\ );
    Properties:
    {
    }

Port 1 generates interrupt for logical port:
    logicalport: Name =TMC2130_diag01
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => Net_1121 );
        Properties:
        {
            drive_mode = "011011"
            ibuf_enabled = "11"
            id = "a26c7188-22b7-43c9-aa68-60804d42f475"
            init_dr_st = "00"
            input_buffer_sel = "0000"
            input_clk_en = 0
            input_sync = "00"
            input_sync_mode = "00"
            intr_mode = "0101"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ","
            layout_mode = "CONTIGUOUS"
            oe_conn = "00"
            oe_reset = 0
            oe_sync = "00"
            output_clk_en = 0
            output_clock_mode = "00"
            output_conn = "00"
            output_mode = "00"
            output_reset = 0
            output_sync = "00"
            ovt_hyst_trim = "00"
            ovt_needed = "00"
            ovt_slew_control = "0000"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ","
            pin_mode = "II"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "11"
            sio_ibuf = "00000000"
            sio_info = "0000"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "00"
            spanning = 0
            sw_only = 0
            use_annotation = "00"
            vtrip = "0000"
            width = 2
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = PWM_FAN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_FAN(0)__PA ,
        pin_input => Net_1136 ,
        pad => PWM_FAN(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Step0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Step0(0)__PA ,
        pin_input => Net_1117 ,
        pad => Step0(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Servo_Ctrl(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Servo_Ctrl(0)__PA ,
        pin_input => Net_48 ,
        pad => Servo_Ctrl(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = TMC2130_PWR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TMC2130_PWR(0)__PA ,
        pad => TMC2130_PWR(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = TMC2130_diag01(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: RISING
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TMC2130_diag01(0)__PA ,
        pad => TMC2130_diag01(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = TMC2130_diag01(1)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: RISING
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TMC2130_diag01(1)__PA ,
        pad => TMC2130_diag01(1)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = MS3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MS3(0)__PA ,
        pin_input => Net_656 ,
        pad => MS3(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \MatrixKeypad:Columns(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \MatrixKeypad:Columns(0)\__PA ,
        pad => \MatrixKeypad:Columns(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \MatrixKeypad:Columns(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \MatrixKeypad:Columns(1)\__PA ,
        pad => \MatrixKeypad:Columns(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \MatrixKeypad:Columns(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \MatrixKeypad:Columns(2)\__PA ,
        pad => \MatrixKeypad:Columns(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \MatrixKeypad:Columns(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \MatrixKeypad:Columns(3)\__PA ,
        pad => \MatrixKeypad:Columns(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \MatrixKeypad:Rows(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \MatrixKeypad:Rows(0)\__PA ,
        pad => \MatrixKeypad:Rows(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \MatrixKeypad:Rows(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \MatrixKeypad:Rows(1)\__PA ,
        pad => \MatrixKeypad:Rows(1)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \MatrixKeypad:Rows(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \MatrixKeypad:Rows(2)\__PA ,
        pad => \MatrixKeypad:Rows(2)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \MatrixKeypad:Rows(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \MatrixKeypad:Rows(3)\__PA ,
        pad => \MatrixKeypad:Rows(3)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = MS1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MS1(0)__PA ,
        pin_input => Net_658 ,
        pad => MS1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = WireSns(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => WireSns(0)__PA ,
        fb => Net_789 ,
        pad => WireSns(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Buzzer_out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Buzzer_out(0)__PA ,
        pin_input => Net_926 ,
        pad => Buzzer_out(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = ADC0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ADC0(0)__PA ,
        analog_term => Net_1518 ,
        pad => ADC0(0)_PAD ,
        pin_input => __ONE__ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \SPI:ss1_m(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPI:ss1_m(0)\__PA ,
        pin_input => \SPI:select_m_wire_1\ ,
        pad => \SPI:ss1_m(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = MS2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MS2(0)__PA ,
        pin_input => Net_655 ,
        pad => MS2(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RX(0)__PA ,
        fb => Net_38 ,
        pad => RX(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => TX(0)__PA ,
        pin_input => Net_21 ,
        pad => TX(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Servo_PWR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Servo_PWR(0)__PA ,
        pad => Servo_PWR(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = EEP_CS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => EEP_CS(0)__PA ,
        pad => EEP_CS(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFClk ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_ExtClk ,
            sysclk => ClockBlock_SysClk ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFClk ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_2 => Net_677_ff2 ,
            ff_div_8 => ClkServo_ff8 ,
            ff_div_9 => ClkServo_ff9 ,
            ff_div_7 => \ADC12:Net_1845_ff7\ ,
            ff_div_3 => Net_24_ff3 ,
            udb_div_0 => dclk_to_genclk ,
            udb_div_1 => dclk_to_genclk_1 ,
            ff_div_10 => ClkKey_ff10 ,
            ff_div_11 => ClkKey_ff11 ,
            udb_div_2 => dclk_to_genclk_2 );
        Properties:
        {
        }
LCD group 0: empty
PICU group 0: empty
LPCOMP group 0: empty
SCB group 0: 
    SCB Block @ F(SCB,0): 
    m0s8scbcell: Name =\UART:SCB\
        PORT MAP (
            clock => Net_24_ff3 ,
            interrupt => Net_23 ,
            uart_rx => Net_38 ,
            uart_tx => Net_21 ,
            uart_rts => \UART:rts_wire\ ,
            mosi_m => \UART:mosi_m_wire\ ,
            select_m_3 => \UART:select_m_wire_3\ ,
            select_m_2 => \UART:select_m_wire_2\ ,
            select_m_1 => \UART:select_m_wire_1\ ,
            select_m_0 => \UART:select_m_wire_0\ ,
            sclk_m => \UART:sclk_m_wire\ ,
            miso_s => \UART:miso_s_wire\ ,
            tr_tx_req => Net_369 ,
            tr_rx_req => Net_368 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
    SCB Block @ F(SCB,1): 
    m0s8scbcell: Name =\SPI:SCB\
        PORT MAP (
            clock => Net_677_ff2 ,
            interrupt => Net_4 ,
            uart_tx => \SPI:tx_wire\ ,
            uart_rts => \SPI:rts_wire\ ,
            mosi_m => \SPI:mosi_m_wire\ ,
            miso_m => \SPI:miso_m_wire\ ,
            select_m_3 => \SPI:select_m_wire_3\ ,
            select_m_2 => \SPI:select_m_wire_2\ ,
            select_m_1 => \SPI:select_m_wire_1\ ,
            select_m_0 => \SPI:select_m_wire_0\ ,
            sclk_m => \SPI:sclk_m_wire\ ,
            miso_s => \SPI:miso_s_wire\ ,
            tr_tx_req => Net_364 ,
            tr_rx_req => Net_363 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 1
        }
CSD group 0: empty
CSIDAC8 group 0: empty
CSIDAC7 group 0: empty
TCPWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\BtnLongPressDetector:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => ClkKey_ff10 ,
            capture => zero ,
            count => one ,
            reload => Net_389 ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_395 ,
            tr_overflow => Net_394 ,
            tr_compare_match => Net_396 ,
            line => Net_397 ,
            line_compl => Net_398 ,
            interrupt => Net_393 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,1): 
    m0s8tcpwmcell: Name =\WireSnsTimeout:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => ClkKey_ff11 ,
            capture => zero ,
            count => one ,
            reload => Net_789 ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_649 ,
            tr_overflow => Net_648 ,
            tr_compare_match => Net_650 ,
            line => Net_651 ,
            line_compl => Net_652 ,
            interrupt => Net_647 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,2): 
    m0s8tcpwmcell: Name =\PWM_0:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => ClkServo_ff8 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_1134 ,
            tr_overflow => Net_1133 ,
            tr_compare_match => Net_1135 ,
            line => Net_1136 ,
            line_compl => Net_1137 ,
            interrupt => Net_1132 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,3): 
    m0s8tcpwmcell: Name =\Servo:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => ClkServo_ff9 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_46 ,
            tr_overflow => Net_45 ,
            tr_compare_match => Net_47 ,
            line => Net_48 ,
            line_compl => Net_49 ,
            interrupt => Net_44 );
        Properties:
        {
            cy_registers = ""
        }
OA group 0: empty
TEMP group 0: empty
SARADC group 0: 
    SAR ADC @ F(SARADC,0): 
    p4sarcell: Name =\ADC12:cy_psoc4_sar\
        PORT MAP (
            vplus => Net_1518 ,
            vminus => \ADC12:mux_bus_minus_0\ ,
            vref => \ADC12:Net_3113\ ,
            ext_vref => \ADC12:Net_3225\ ,
            clock => \ADC12:Net_1845_ff7\ ,
            sample_done => Net_1482 ,
            chan_id_valid => \ADC12:Net_3108\ ,
            chan_id_3 => \ADC12:Net_3109_3\ ,
            chan_id_2 => \ADC12:Net_3109_2\ ,
            chan_id_1 => \ADC12:Net_3109_1\ ,
            chan_id_0 => \ADC12:Net_3109_0\ ,
            data_valid => \ADC12:Net_3110\ ,
            data_11 => \ADC12:Net_3111_11\ ,
            data_10 => \ADC12:Net_3111_10\ ,
            data_9 => \ADC12:Net_3111_9\ ,
            data_8 => \ADC12:Net_3111_8\ ,
            data_7 => \ADC12:Net_3111_7\ ,
            data_6 => \ADC12:Net_3111_6\ ,
            data_5 => \ADC12:Net_3111_5\ ,
            data_4 => \ADC12:Net_3111_4\ ,
            data_3 => \ADC12:Net_3111_3\ ,
            data_2 => \ADC12:Net_3111_2\ ,
            data_1 => \ADC12:Net_3111_1\ ,
            data_0 => \ADC12:Net_3111_0\ ,
            eos_intr => Net_1143 ,
            irq => \ADC12:Net_3112\ );
        Properties:
        {
            cy_registers = ""
        }
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_559_digital ,
            gen_clk_in_0 => dclk_to_genclk ,
            gen_clk_out_1 => Net_903_digital ,
            gen_clk_in_1 => dclk_to_genclk_1 ,
            gen_clk_out_2 => ClkKey_digital ,
            gen_clk_in_2 => dclk_to_genclk_2 );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
WCO group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
EXCO group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                           | 
Port | Pin | Fixed |      Type |       Drive Mode |                      Name | Connections
-----+-----+-------+-----------+------------------+---------------------------+------------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |                StepDir(0) | 
     |   1 |     * |      NONE |      RES_PULL_UP |                 Button(0) | FB(Net_288)
     |   2 |     * |      NONE |         CMOS_OUT |             DISP_RESET(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |                DISP_CD(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |           \SPI:mosi_m(0)\ | In(\SPI:mosi_m_wire\)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |           \SPI:miso_m(0)\ | FB(\SPI:miso_m_wire\)
     |   6 |     * |      NONE |         CMOS_OUT |           \SPI:sclk_m(0)\ | In(\SPI:sclk_m_wire\)
     |   7 |     * |      NONE |         CMOS_OUT |            \SPI:ss0_m(0)\ | In(\SPI:select_m_wire_0\)
-----+-----+-------+-----------+------------------+---------------------------+------------------------------
   1 |   0 |     * |      NONE |         CMOS_OUT |                PWM_FAN(0) | In(Net_1136)
     |   1 |     * |      NONE |         CMOS_OUT |                  Step0(0) | In(Net_1117)
     |   2 |     * |      NONE |         CMOS_OUT |             Servo_Ctrl(0) | In(Net_48)
     |   3 |     * |      NONE |         CMOS_OUT |            TMC2130_PWR(0) | 
     |   4 |     * |    RISING |    RES_PULL_DOWN |         TMC2130_diag01(0) | 
     |   5 |     * |    RISING |    RES_PULL_DOWN |         TMC2130_diag01(1) | 
     |   6 |     * |      NONE |         CMOS_OUT |                    MS3(0) | In(Net_656)
-----+-----+-------+-----------+------------------+---------------------------+------------------------------
   2 |   0 |     * |      NONE |      RES_PULL_UP | \MatrixKeypad:Columns(0)\ | 
     |   1 |     * |      NONE |      RES_PULL_UP | \MatrixKeypad:Columns(1)\ | 
     |   2 |     * |      NONE |      RES_PULL_UP | \MatrixKeypad:Columns(2)\ | 
     |   3 |     * |      NONE |      RES_PULL_UP | \MatrixKeypad:Columns(3)\ | 
     |   4 |     * |      NONE |      RES_PULL_UP |    \MatrixKeypad:Rows(0)\ | 
     |   5 |     * |      NONE |      RES_PULL_UP |    \MatrixKeypad:Rows(1)\ | 
     |   6 |     * |      NONE |      RES_PULL_UP |    \MatrixKeypad:Rows(2)\ | 
     |   7 |     * |      NONE |      RES_PULL_UP |    \MatrixKeypad:Rows(3)\ | 
-----+-----+-------+-----------+------------------+---------------------------+------------------------------
   3 |   0 |     * |      NONE |         CMOS_OUT |                    MS1(0) | In(Net_658)
     |   1 |     * |      NONE |      RES_PULL_UP |                WireSns(0) | FB(Net_789)
     |   4 |     * |      NONE |         CMOS_OUT |             Buzzer_out(0) | In(Net_926)
     |   5 |     * |      NONE |      HI_Z_ANALOG |                   ADC0(0) | In(__ONE__), Analog(Net_1518)
     |   6 |     * |      NONE |         CMOS_OUT |            \SPI:ss1_m(0)\ | In(\SPI:select_m_wire_1\)
     |   7 |     * |      NONE |         CMOS_OUT |                    MS2(0) | In(Net_655)
-----+-----+-------+-----------+------------------+---------------------------+------------------------------
   4 |   0 |     * |      NONE |      RES_PULL_UP |                     RX(0) | FB(Net_38)
     |   1 |     * |      NONE |         CMOS_OUT |                     TX(0) | In(Net_21)
     |   2 |     * |      NONE |         CMOS_OUT |              Servo_PWR(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |                 EEP_CS(0) | 
-------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.033ms
Digital Placement phase: Elapsed time ==> 0s.561ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "D:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc4/psoc4a/route_arch-rrg.cydata" --vh2-path "WireCutterPSoC4_V245_r.vh2" --pcf-path "WireCutterPSoC4_V245.pco" --des-name "WireCutterPSoC4_V245" --dsf-path "WireCutterPSoC4_V245.dsf" --sdc-path "WireCutterPSoC4_V245.sdc" --lib-path "WireCutterPSoC4_V245_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.861ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.101ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.017ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in WireCutterPSoC4_V245_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.278ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.236ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 2s.539ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 2s.540ms
API generation phase: Elapsed time ==> 2s.337ms
Dependency generation phase: Elapsed time ==> 0s.033ms
Cleanup phase: Elapsed time ==> 0s.000ms
