ARM GAS  /tmp/ccuvFuh3.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB130:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f4xx_hal_msp.c **** 
  25:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_i2c3_rx;
  27:Core/Src/stm32f4xx_hal_msp.c **** 
  28:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_i2c3_tx;
  29:Core/Src/stm32f4xx_hal_msp.c **** 
  30:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_spi1_rx;
ARM GAS  /tmp/ccuvFuh3.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** 
  32:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_spi1_tx;
  33:Core/Src/stm32f4xx_hal_msp.c **** 
  34:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart1_tx;
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart2_rx;
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart2_tx;
  39:Core/Src/stm32f4xx_hal_msp.c **** 
  40:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  41:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  44:Core/Src/stm32f4xx_hal_msp.c **** 
  45:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  46:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  49:Core/Src/stm32f4xx_hal_msp.c **** 
  50:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  54:Core/Src/stm32f4xx_hal_msp.c **** 
  55:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  59:Core/Src/stm32f4xx_hal_msp.c **** 
  60:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  61:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  62:Core/Src/stm32f4xx_hal_msp.c **** 
  63:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  64:Core/Src/stm32f4xx_hal_msp.c **** 
  65:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  66:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  67:Core/Src/stm32f4xx_hal_msp.c **** 
  68:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  69:Core/Src/stm32f4xx_hal_msp.c **** 
  70:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  71:Core/Src/stm32f4xx_hal_msp.c **** 
  72:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  73:Core/Src/stm32f4xx_hal_msp.c **** /**
  74:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  75:Core/Src/stm32f4xx_hal_msp.c ****   */
  76:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  77:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 77 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              		.cfi_def_cfa_offset 8
  78:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  79:Core/Src/stm32f4xx_hal_msp.c **** 
  80:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
ARM GAS  /tmp/ccuvFuh3.s 			page 3


  81:Core/Src/stm32f4xx_hal_msp.c **** 
  82:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  36              		.loc 1 82 3 view .LVU1
  37              	.LBB2:
  38              		.loc 1 82 3 view .LVU2
  39 0002 0021     		movs	r1, #0
  40 0004 0091     		str	r1, [sp]
  41              		.loc 1 82 3 view .LVU3
  42 0006 0B4B     		ldr	r3, .L3
  43 0008 5A6C     		ldr	r2, [r3, #68]
  44 000a 42F48042 		orr	r2, r2, #16384
  45 000e 5A64     		str	r2, [r3, #68]
  46              		.loc 1 82 3 view .LVU4
  47 0010 5A6C     		ldr	r2, [r3, #68]
  48 0012 02F48042 		and	r2, r2, #16384
  49 0016 0092     		str	r2, [sp]
  50              		.loc 1 82 3 view .LVU5
  51 0018 009A     		ldr	r2, [sp]
  52              	.LBE2:
  53              		.loc 1 82 3 view .LVU6
  83:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  54              		.loc 1 83 3 view .LVU7
  55              	.LBB3:
  56              		.loc 1 83 3 view .LVU8
  57 001a 0191     		str	r1, [sp, #4]
  58              		.loc 1 83 3 view .LVU9
  59 001c 1A6C     		ldr	r2, [r3, #64]
  60 001e 42F08052 		orr	r2, r2, #268435456
  61 0022 1A64     		str	r2, [r3, #64]
  62              		.loc 1 83 3 view .LVU10
  63 0024 1B6C     		ldr	r3, [r3, #64]
  64 0026 03F08053 		and	r3, r3, #268435456
  65 002a 0193     		str	r3, [sp, #4]
  66              		.loc 1 83 3 view .LVU11
  67 002c 019B     		ldr	r3, [sp, #4]
  68              	.LBE3:
  69              		.loc 1 83 3 view .LVU12
  84:Core/Src/stm32f4xx_hal_msp.c **** 
  85:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  86:Core/Src/stm32f4xx_hal_msp.c **** 
  87:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  88:Core/Src/stm32f4xx_hal_msp.c **** 
  89:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  90:Core/Src/stm32f4xx_hal_msp.c **** }
  70              		.loc 1 90 1 is_stmt 0 view .LVU13
  71 002e 02B0     		add	sp, sp, #8
  72              		.cfi_def_cfa_offset 0
  73              		@ sp needed
  74 0030 7047     		bx	lr
  75              	.L4:
  76 0032 00BF     		.align	2
  77              	.L3:
  78 0034 00380240 		.word	1073887232
  79              		.cfi_endproc
  80              	.LFE130:
  82              		.section	.text.HAL_CRC_MspInit,"ax",%progbits
  83              		.align	1
ARM GAS  /tmp/ccuvFuh3.s 			page 4


  84              		.global	HAL_CRC_MspInit
  85              		.syntax unified
  86              		.thumb
  87              		.thumb_func
  89              	HAL_CRC_MspInit:
  90              	.LVL0:
  91              	.LFB131:
  91:Core/Src/stm32f4xx_hal_msp.c **** 
  92:Core/Src/stm32f4xx_hal_msp.c **** /**
  93:Core/Src/stm32f4xx_hal_msp.c **** * @brief CRC MSP Initialization
  94:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  95:Core/Src/stm32f4xx_hal_msp.c **** * @param hcrc: CRC handle pointer
  96:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  97:Core/Src/stm32f4xx_hal_msp.c **** */
  98:Core/Src/stm32f4xx_hal_msp.c **** void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
  99:Core/Src/stm32f4xx_hal_msp.c **** {
  92              		.loc 1 99 1 is_stmt 1 view -0
  93              		.cfi_startproc
  94              		@ args = 0, pretend = 0, frame = 8
  95              		@ frame_needed = 0, uses_anonymous_args = 0
  96              		@ link register save eliminated.
 100:Core/Src/stm32f4xx_hal_msp.c ****   if(hcrc->Instance==CRC)
  97              		.loc 1 100 3 view .LVU15
  98              		.loc 1 100 10 is_stmt 0 view .LVU16
  99 0000 0268     		ldr	r2, [r0]
 100              		.loc 1 100 5 view .LVU17
 101 0002 094B     		ldr	r3, .L12
 102 0004 9A42     		cmp	r2, r3
 103 0006 00D0     		beq	.L11
 104 0008 7047     		bx	lr
 105              	.L11:
  99:Core/Src/stm32f4xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 106              		.loc 1 99 1 view .LVU18
 107 000a 82B0     		sub	sp, sp, #8
 108              		.cfi_def_cfa_offset 8
 101:Core/Src/stm32f4xx_hal_msp.c ****   {
 102:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 0 */
 103:Core/Src/stm32f4xx_hal_msp.c **** 
 104:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CRC_MspInit 0 */
 105:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 106:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_CRC_CLK_ENABLE();
 109              		.loc 1 106 5 is_stmt 1 view .LVU19
 110              	.LBB4:
 111              		.loc 1 106 5 view .LVU20
 112 000c 0023     		movs	r3, #0
 113 000e 0193     		str	r3, [sp, #4]
 114              		.loc 1 106 5 view .LVU21
 115 0010 064B     		ldr	r3, .L12+4
 116 0012 1A6B     		ldr	r2, [r3, #48]
 117 0014 42F48052 		orr	r2, r2, #4096
 118 0018 1A63     		str	r2, [r3, #48]
 119              		.loc 1 106 5 view .LVU22
 120 001a 1B6B     		ldr	r3, [r3, #48]
 121 001c 03F48053 		and	r3, r3, #4096
 122 0020 0193     		str	r3, [sp, #4]
 123              		.loc 1 106 5 view .LVU23
 124 0022 019B     		ldr	r3, [sp, #4]
ARM GAS  /tmp/ccuvFuh3.s 			page 5


 125              	.LBE4:
 126              		.loc 1 106 5 view .LVU24
 107:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 1 */
 108:Core/Src/stm32f4xx_hal_msp.c **** 
 109:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CRC_MspInit 1 */
 110:Core/Src/stm32f4xx_hal_msp.c ****   }
 111:Core/Src/stm32f4xx_hal_msp.c **** 
 112:Core/Src/stm32f4xx_hal_msp.c **** }
 127              		.loc 1 112 1 is_stmt 0 view .LVU25
 128 0024 02B0     		add	sp, sp, #8
 129              		.cfi_def_cfa_offset 0
 130              		@ sp needed
 131 0026 7047     		bx	lr
 132              	.L13:
 133              		.align	2
 134              	.L12:
 135 0028 00300240 		.word	1073885184
 136 002c 00380240 		.word	1073887232
 137              		.cfi_endproc
 138              	.LFE131:
 140              		.section	.text.HAL_CRC_MspDeInit,"ax",%progbits
 141              		.align	1
 142              		.global	HAL_CRC_MspDeInit
 143              		.syntax unified
 144              		.thumb
 145              		.thumb_func
 147              	HAL_CRC_MspDeInit:
 148              	.LVL1:
 149              	.LFB132:
 113:Core/Src/stm32f4xx_hal_msp.c **** 
 114:Core/Src/stm32f4xx_hal_msp.c **** /**
 115:Core/Src/stm32f4xx_hal_msp.c **** * @brief CRC MSP De-Initialization
 116:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 117:Core/Src/stm32f4xx_hal_msp.c **** * @param hcrc: CRC handle pointer
 118:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 119:Core/Src/stm32f4xx_hal_msp.c **** */
 120:Core/Src/stm32f4xx_hal_msp.c **** void HAL_CRC_MspDeInit(CRC_HandleTypeDef* hcrc)
 121:Core/Src/stm32f4xx_hal_msp.c **** {
 150              		.loc 1 121 1 is_stmt 1 view -0
 151              		.cfi_startproc
 152              		@ args = 0, pretend = 0, frame = 0
 153              		@ frame_needed = 0, uses_anonymous_args = 0
 154              		@ link register save eliminated.
 122:Core/Src/stm32f4xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 155              		.loc 1 122 3 view .LVU27
 156              		.loc 1 122 10 is_stmt 0 view .LVU28
 157 0000 0268     		ldr	r2, [r0]
 158              		.loc 1 122 5 view .LVU29
 159 0002 054B     		ldr	r3, .L17
 160 0004 9A42     		cmp	r2, r3
 161 0006 00D0     		beq	.L16
 162              	.L14:
 123:Core/Src/stm32f4xx_hal_msp.c ****   {
 124:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspDeInit 0 */
 125:Core/Src/stm32f4xx_hal_msp.c **** 
 126:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CRC_MspDeInit 0 */
 127:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
ARM GAS  /tmp/ccuvFuh3.s 			page 6


 128:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_CRC_CLK_DISABLE();
 129:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspDeInit 1 */
 130:Core/Src/stm32f4xx_hal_msp.c **** 
 131:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CRC_MspDeInit 1 */
 132:Core/Src/stm32f4xx_hal_msp.c ****   }
 133:Core/Src/stm32f4xx_hal_msp.c **** 
 134:Core/Src/stm32f4xx_hal_msp.c **** }
 163              		.loc 1 134 1 view .LVU30
 164 0008 7047     		bx	lr
 165              	.L16:
 128:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspDeInit 1 */
 166              		.loc 1 128 5 is_stmt 1 view .LVU31
 167 000a 044A     		ldr	r2, .L17+4
 168 000c 136B     		ldr	r3, [r2, #48]
 169 000e 23F48053 		bic	r3, r3, #4096
 170 0012 1363     		str	r3, [r2, #48]
 171              		.loc 1 134 1 is_stmt 0 view .LVU32
 172 0014 F8E7     		b	.L14
 173              	.L18:
 174 0016 00BF     		.align	2
 175              	.L17:
 176 0018 00300240 		.word	1073885184
 177 001c 00380240 		.word	1073887232
 178              		.cfi_endproc
 179              	.LFE132:
 181              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
 182              		.align	1
 183              		.global	HAL_I2C_MspInit
 184              		.syntax unified
 185              		.thumb
 186              		.thumb_func
 188              	HAL_I2C_MspInit:
 189              	.LVL2:
 190              	.LFB133:
 135:Core/Src/stm32f4xx_hal_msp.c **** 
 136:Core/Src/stm32f4xx_hal_msp.c **** /**
 137:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP Initialization
 138:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 139:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 140:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 141:Core/Src/stm32f4xx_hal_msp.c **** */
 142:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
 143:Core/Src/stm32f4xx_hal_msp.c **** {
 191              		.loc 1 143 1 is_stmt 1 view -0
 192              		.cfi_startproc
 193              		@ args = 0, pretend = 0, frame = 32
 194              		@ frame_needed = 0, uses_anonymous_args = 0
 195              		.loc 1 143 1 is_stmt 0 view .LVU34
 196 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 197              		.cfi_def_cfa_offset 32
 198              		.cfi_offset 4, -32
 199              		.cfi_offset 5, -28
 200              		.cfi_offset 6, -24
 201              		.cfi_offset 7, -20
 202              		.cfi_offset 8, -16
 203              		.cfi_offset 9, -12
 204              		.cfi_offset 10, -8
ARM GAS  /tmp/ccuvFuh3.s 			page 7


 205              		.cfi_offset 14, -4
 206 0004 88B0     		sub	sp, sp, #32
 207              		.cfi_def_cfa_offset 64
 144:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 208              		.loc 1 144 3 is_stmt 1 view .LVU35
 209              		.loc 1 144 20 is_stmt 0 view .LVU36
 210 0006 0023     		movs	r3, #0
 211 0008 0393     		str	r3, [sp, #12]
 212 000a 0493     		str	r3, [sp, #16]
 213 000c 0593     		str	r3, [sp, #20]
 214 000e 0693     		str	r3, [sp, #24]
 215 0010 0793     		str	r3, [sp, #28]
 145:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C3)
 216              		.loc 1 145 3 is_stmt 1 view .LVU37
 217              		.loc 1 145 10 is_stmt 0 view .LVU38
 218 0012 0268     		ldr	r2, [r0]
 219              		.loc 1 145 5 view .LVU39
 220 0014 3F4B     		ldr	r3, .L27
 221 0016 9A42     		cmp	r2, r3
 222 0018 02D0     		beq	.L24
 223              	.LVL3:
 224              	.L19:
 146:Core/Src/stm32f4xx_hal_msp.c ****   {
 147:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 0 */
 148:Core/Src/stm32f4xx_hal_msp.c **** 
 149:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C3_MspInit 0 */
 150:Core/Src/stm32f4xx_hal_msp.c **** 
 151:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 152:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 153:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 154:Core/Src/stm32f4xx_hal_msp.c ****     PC9     ------> I2C3_SDA
 155:Core/Src/stm32f4xx_hal_msp.c ****     PA8     ------> I2C3_SCL
 156:Core/Src/stm32f4xx_hal_msp.c ****     */
 157:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 158:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 159:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 160:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 161:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 162:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 163:Core/Src/stm32f4xx_hal_msp.c **** 
 164:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8;
 165:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 166:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 167:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 168:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 169:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 170:Core/Src/stm32f4xx_hal_msp.c **** 
 171:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 172:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C3_CLK_ENABLE();
 173:Core/Src/stm32f4xx_hal_msp.c **** 
 174:Core/Src/stm32f4xx_hal_msp.c ****     /* I2C3 DMA Init */
 175:Core/Src/stm32f4xx_hal_msp.c ****     /* I2C3_RX Init */
 176:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_rx.Instance = DMA1_Stream1;
 177:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_rx.Init.Channel = DMA_CHANNEL_1;
 178:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 179:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 180:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_rx.Init.MemInc = DMA_MINC_ENABLE;
ARM GAS  /tmp/ccuvFuh3.s 			page 8


 181:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 182:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 183:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_rx.Init.Mode = DMA_NORMAL;
 184:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_rx.Init.Priority = DMA_PRIORITY_LOW;
 185:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 186:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_i2c3_rx) != HAL_OK)
 187:Core/Src/stm32f4xx_hal_msp.c ****     {
 188:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 189:Core/Src/stm32f4xx_hal_msp.c ****     }
 190:Core/Src/stm32f4xx_hal_msp.c **** 
 191:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c3_rx);
 192:Core/Src/stm32f4xx_hal_msp.c **** 
 193:Core/Src/stm32f4xx_hal_msp.c ****     /* I2C3_TX Init */
 194:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_tx.Instance = DMA1_Stream4;
 195:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_tx.Init.Channel = DMA_CHANNEL_3;
 196:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 197:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 198:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_tx.Init.MemInc = DMA_MINC_ENABLE;
 199:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 200:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 201:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_tx.Init.Mode = DMA_NORMAL;
 202:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_tx.Init.Priority = DMA_PRIORITY_LOW;
 203:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 204:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_i2c3_tx) != HAL_OK)
 205:Core/Src/stm32f4xx_hal_msp.c ****     {
 206:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 207:Core/Src/stm32f4xx_hal_msp.c ****     }
 208:Core/Src/stm32f4xx_hal_msp.c **** 
 209:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c3_tx);
 210:Core/Src/stm32f4xx_hal_msp.c **** 
 211:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 212:Core/Src/stm32f4xx_hal_msp.c **** 
 213:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C3_MspInit 1 */
 214:Core/Src/stm32f4xx_hal_msp.c ****   }
 215:Core/Src/stm32f4xx_hal_msp.c **** 
 216:Core/Src/stm32f4xx_hal_msp.c **** }
 225              		.loc 1 216 1 view .LVU40
 226 001a 08B0     		add	sp, sp, #32
 227              		.cfi_remember_state
 228              		.cfi_def_cfa_offset 32
 229              		@ sp needed
 230 001c BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 231              	.LVL4:
 232              	.L24:
 233              		.cfi_restore_state
 234              		.loc 1 216 1 view .LVU41
 235 0020 0446     		mov	r4, r0
 151:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 236              		.loc 1 151 5 is_stmt 1 view .LVU42
 237              	.LBB5:
 151:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 238              		.loc 1 151 5 view .LVU43
 239 0022 0025     		movs	r5, #0
 240 0024 0095     		str	r5, [sp]
 151:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 241              		.loc 1 151 5 view .LVU44
 242 0026 3C4E     		ldr	r6, .L27+4
ARM GAS  /tmp/ccuvFuh3.s 			page 9


 243 0028 336B     		ldr	r3, [r6, #48]
 244 002a 43F00403 		orr	r3, r3, #4
 245 002e 3363     		str	r3, [r6, #48]
 151:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 246              		.loc 1 151 5 view .LVU45
 247 0030 336B     		ldr	r3, [r6, #48]
 248 0032 03F00403 		and	r3, r3, #4
 249 0036 0093     		str	r3, [sp]
 151:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 250              		.loc 1 151 5 view .LVU46
 251 0038 009B     		ldr	r3, [sp]
 252              	.LBE5:
 151:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 253              		.loc 1 151 5 view .LVU47
 152:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 254              		.loc 1 152 5 view .LVU48
 255              	.LBB6:
 152:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 256              		.loc 1 152 5 view .LVU49
 257 003a 0195     		str	r5, [sp, #4]
 152:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 258              		.loc 1 152 5 view .LVU50
 259 003c 336B     		ldr	r3, [r6, #48]
 260 003e 43F00103 		orr	r3, r3, #1
 261 0042 3363     		str	r3, [r6, #48]
 152:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 262              		.loc 1 152 5 view .LVU51
 263 0044 336B     		ldr	r3, [r6, #48]
 264 0046 03F00103 		and	r3, r3, #1
 265 004a 0193     		str	r3, [sp, #4]
 152:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 266              		.loc 1 152 5 view .LVU52
 267 004c 019B     		ldr	r3, [sp, #4]
 268              	.LBE6:
 152:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 269              		.loc 1 152 5 view .LVU53
 157:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 270              		.loc 1 157 5 view .LVU54
 157:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 271              		.loc 1 157 25 is_stmt 0 view .LVU55
 272 004e 4FF40073 		mov	r3, #512
 273 0052 0393     		str	r3, [sp, #12]
 158:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 274              		.loc 1 158 5 is_stmt 1 view .LVU56
 158:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 275              		.loc 1 158 26 is_stmt 0 view .LVU57
 276 0054 4FF0120A 		mov	r10, #18
 277 0058 CDF810A0 		str	r10, [sp, #16]
 159:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 278              		.loc 1 159 5 is_stmt 1 view .LVU58
 159:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 279              		.loc 1 159 26 is_stmt 0 view .LVU59
 280 005c 4FF00109 		mov	r9, #1
 281 0060 CDF81490 		str	r9, [sp, #20]
 160:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 282              		.loc 1 160 5 is_stmt 1 view .LVU60
 160:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
ARM GAS  /tmp/ccuvFuh3.s 			page 10


 283              		.loc 1 160 27 is_stmt 0 view .LVU61
 284 0064 4FF00308 		mov	r8, #3
 285 0068 CDF81880 		str	r8, [sp, #24]
 161:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 286              		.loc 1 161 5 is_stmt 1 view .LVU62
 161:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 287              		.loc 1 161 31 is_stmt 0 view .LVU63
 288 006c 0427     		movs	r7, #4
 289 006e 0797     		str	r7, [sp, #28]
 162:Core/Src/stm32f4xx_hal_msp.c **** 
 290              		.loc 1 162 5 is_stmt 1 view .LVU64
 291 0070 03A9     		add	r1, sp, #12
 292 0072 2A48     		ldr	r0, .L27+8
 293              	.LVL5:
 162:Core/Src/stm32f4xx_hal_msp.c **** 
 294              		.loc 1 162 5 is_stmt 0 view .LVU65
 295 0074 FFF7FEFF 		bl	HAL_GPIO_Init
 296              	.LVL6:
 164:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 297              		.loc 1 164 5 is_stmt 1 view .LVU66
 164:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 298              		.loc 1 164 25 is_stmt 0 view .LVU67
 299 0078 4FF48073 		mov	r3, #256
 300 007c 0393     		str	r3, [sp, #12]
 165:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 301              		.loc 1 165 5 is_stmt 1 view .LVU68
 165:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 302              		.loc 1 165 26 is_stmt 0 view .LVU69
 303 007e CDF810A0 		str	r10, [sp, #16]
 166:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 304              		.loc 1 166 5 is_stmt 1 view .LVU70
 166:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 305              		.loc 1 166 26 is_stmt 0 view .LVU71
 306 0082 CDF81490 		str	r9, [sp, #20]
 167:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 307              		.loc 1 167 5 is_stmt 1 view .LVU72
 167:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 308              		.loc 1 167 27 is_stmt 0 view .LVU73
 309 0086 CDF81880 		str	r8, [sp, #24]
 168:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 310              		.loc 1 168 5 is_stmt 1 view .LVU74
 168:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 311              		.loc 1 168 31 is_stmt 0 view .LVU75
 312 008a 0797     		str	r7, [sp, #28]
 169:Core/Src/stm32f4xx_hal_msp.c **** 
 313              		.loc 1 169 5 is_stmt 1 view .LVU76
 314 008c 03A9     		add	r1, sp, #12
 315 008e 2448     		ldr	r0, .L27+12
 316 0090 FFF7FEFF 		bl	HAL_GPIO_Init
 317              	.LVL7:
 172:Core/Src/stm32f4xx_hal_msp.c **** 
 318              		.loc 1 172 5 view .LVU77
 319              	.LBB7:
 172:Core/Src/stm32f4xx_hal_msp.c **** 
 320              		.loc 1 172 5 view .LVU78
 321 0094 0295     		str	r5, [sp, #8]
 172:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccuvFuh3.s 			page 11


 322              		.loc 1 172 5 view .LVU79
 323 0096 336C     		ldr	r3, [r6, #64]
 324 0098 43F40003 		orr	r3, r3, #8388608
 325 009c 3364     		str	r3, [r6, #64]
 172:Core/Src/stm32f4xx_hal_msp.c **** 
 326              		.loc 1 172 5 view .LVU80
 327 009e 336C     		ldr	r3, [r6, #64]
 328 00a0 03F40003 		and	r3, r3, #8388608
 329 00a4 0293     		str	r3, [sp, #8]
 172:Core/Src/stm32f4xx_hal_msp.c **** 
 330              		.loc 1 172 5 view .LVU81
 331 00a6 029B     		ldr	r3, [sp, #8]
 332              	.LBE7:
 172:Core/Src/stm32f4xx_hal_msp.c **** 
 333              		.loc 1 172 5 view .LVU82
 176:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_rx.Init.Channel = DMA_CHANNEL_1;
 334              		.loc 1 176 5 view .LVU83
 176:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_rx.Init.Channel = DMA_CHANNEL_1;
 335              		.loc 1 176 27 is_stmt 0 view .LVU84
 336 00a8 1E48     		ldr	r0, .L27+16
 337 00aa 1F4B     		ldr	r3, .L27+20
 338 00ac 0360     		str	r3, [r0]
 177:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 339              		.loc 1 177 5 is_stmt 1 view .LVU85
 177:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 340              		.loc 1 177 31 is_stmt 0 view .LVU86
 341 00ae 4FF00073 		mov	r3, #33554432
 342 00b2 4360     		str	r3, [r0, #4]
 178:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 343              		.loc 1 178 5 is_stmt 1 view .LVU87
 178:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 344              		.loc 1 178 33 is_stmt 0 view .LVU88
 345 00b4 8560     		str	r5, [r0, #8]
 179:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_rx.Init.MemInc = DMA_MINC_ENABLE;
 346              		.loc 1 179 5 is_stmt 1 view .LVU89
 179:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_rx.Init.MemInc = DMA_MINC_ENABLE;
 347              		.loc 1 179 33 is_stmt 0 view .LVU90
 348 00b6 C560     		str	r5, [r0, #12]
 180:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 349              		.loc 1 180 5 is_stmt 1 view .LVU91
 180:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 350              		.loc 1 180 30 is_stmt 0 view .LVU92
 351 00b8 4FF48063 		mov	r3, #1024
 352 00bc 0361     		str	r3, [r0, #16]
 181:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 353              		.loc 1 181 5 is_stmt 1 view .LVU93
 181:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 354              		.loc 1 181 43 is_stmt 0 view .LVU94
 355 00be 4561     		str	r5, [r0, #20]
 182:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_rx.Init.Mode = DMA_NORMAL;
 356              		.loc 1 182 5 is_stmt 1 view .LVU95
 182:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_rx.Init.Mode = DMA_NORMAL;
 357              		.loc 1 182 40 is_stmt 0 view .LVU96
 358 00c0 8561     		str	r5, [r0, #24]
 183:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_rx.Init.Priority = DMA_PRIORITY_LOW;
 359              		.loc 1 183 5 is_stmt 1 view .LVU97
 183:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_rx.Init.Priority = DMA_PRIORITY_LOW;
ARM GAS  /tmp/ccuvFuh3.s 			page 12


 360              		.loc 1 183 28 is_stmt 0 view .LVU98
 361 00c2 C561     		str	r5, [r0, #28]
 184:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 362              		.loc 1 184 5 is_stmt 1 view .LVU99
 184:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 363              		.loc 1 184 32 is_stmt 0 view .LVU100
 364 00c4 0562     		str	r5, [r0, #32]
 185:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_i2c3_rx) != HAL_OK)
 365              		.loc 1 185 5 is_stmt 1 view .LVU101
 185:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_i2c3_rx) != HAL_OK)
 366              		.loc 1 185 32 is_stmt 0 view .LVU102
 367 00c6 4562     		str	r5, [r0, #36]
 186:Core/Src/stm32f4xx_hal_msp.c ****     {
 368              		.loc 1 186 5 is_stmt 1 view .LVU103
 186:Core/Src/stm32f4xx_hal_msp.c ****     {
 369              		.loc 1 186 9 is_stmt 0 view .LVU104
 370 00c8 FFF7FEFF 		bl	HAL_DMA_Init
 371              	.LVL8:
 186:Core/Src/stm32f4xx_hal_msp.c ****     {
 372              		.loc 1 186 8 view .LVU105
 373 00cc D8B9     		cbnz	r0, .L25
 374              	.L21:
 191:Core/Src/stm32f4xx_hal_msp.c **** 
 375              		.loc 1 191 5 is_stmt 1 view .LVU106
 191:Core/Src/stm32f4xx_hal_msp.c **** 
 376              		.loc 1 191 5 view .LVU107
 377 00ce 154B     		ldr	r3, .L27+16
 378 00d0 A363     		str	r3, [r4, #56]
 191:Core/Src/stm32f4xx_hal_msp.c **** 
 379              		.loc 1 191 5 view .LVU108
 380 00d2 9C63     		str	r4, [r3, #56]
 191:Core/Src/stm32f4xx_hal_msp.c **** 
 381              		.loc 1 191 5 view .LVU109
 194:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_tx.Init.Channel = DMA_CHANNEL_3;
 382              		.loc 1 194 5 view .LVU110
 194:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_tx.Init.Channel = DMA_CHANNEL_3;
 383              		.loc 1 194 27 is_stmt 0 view .LVU111
 384 00d4 1548     		ldr	r0, .L27+24
 385 00d6 164B     		ldr	r3, .L27+28
 386 00d8 0360     		str	r3, [r0]
 195:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 387              		.loc 1 195 5 is_stmt 1 view .LVU112
 195:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 388              		.loc 1 195 31 is_stmt 0 view .LVU113
 389 00da 4FF0C063 		mov	r3, #100663296
 390 00de 4360     		str	r3, [r0, #4]
 196:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 391              		.loc 1 196 5 is_stmt 1 view .LVU114
 196:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 392              		.loc 1 196 33 is_stmt 0 view .LVU115
 393 00e0 4023     		movs	r3, #64
 394 00e2 8360     		str	r3, [r0, #8]
 197:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_tx.Init.MemInc = DMA_MINC_ENABLE;
 395              		.loc 1 197 5 is_stmt 1 view .LVU116
 197:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_tx.Init.MemInc = DMA_MINC_ENABLE;
 396              		.loc 1 197 33 is_stmt 0 view .LVU117
 397 00e4 0023     		movs	r3, #0
ARM GAS  /tmp/ccuvFuh3.s 			page 13


 398 00e6 C360     		str	r3, [r0, #12]
 198:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 399              		.loc 1 198 5 is_stmt 1 view .LVU118
 198:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 400              		.loc 1 198 30 is_stmt 0 view .LVU119
 401 00e8 4FF48062 		mov	r2, #1024
 402 00ec 0261     		str	r2, [r0, #16]
 199:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 403              		.loc 1 199 5 is_stmt 1 view .LVU120
 199:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 404              		.loc 1 199 43 is_stmt 0 view .LVU121
 405 00ee 4361     		str	r3, [r0, #20]
 200:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_tx.Init.Mode = DMA_NORMAL;
 406              		.loc 1 200 5 is_stmt 1 view .LVU122
 200:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_tx.Init.Mode = DMA_NORMAL;
 407              		.loc 1 200 40 is_stmt 0 view .LVU123
 408 00f0 8361     		str	r3, [r0, #24]
 201:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_tx.Init.Priority = DMA_PRIORITY_LOW;
 409              		.loc 1 201 5 is_stmt 1 view .LVU124
 201:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_tx.Init.Priority = DMA_PRIORITY_LOW;
 410              		.loc 1 201 28 is_stmt 0 view .LVU125
 411 00f2 C361     		str	r3, [r0, #28]
 202:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 412              		.loc 1 202 5 is_stmt 1 view .LVU126
 202:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 413              		.loc 1 202 32 is_stmt 0 view .LVU127
 414 00f4 0362     		str	r3, [r0, #32]
 203:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_i2c3_tx) != HAL_OK)
 415              		.loc 1 203 5 is_stmt 1 view .LVU128
 203:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_i2c3_tx) != HAL_OK)
 416              		.loc 1 203 32 is_stmt 0 view .LVU129
 417 00f6 4362     		str	r3, [r0, #36]
 204:Core/Src/stm32f4xx_hal_msp.c ****     {
 418              		.loc 1 204 5 is_stmt 1 view .LVU130
 204:Core/Src/stm32f4xx_hal_msp.c ****     {
 419              		.loc 1 204 9 is_stmt 0 view .LVU131
 420 00f8 FFF7FEFF 		bl	HAL_DMA_Init
 421              	.LVL9:
 204:Core/Src/stm32f4xx_hal_msp.c ****     {
 422              		.loc 1 204 8 view .LVU132
 423 00fc 30B9     		cbnz	r0, .L26
 424              	.L22:
 209:Core/Src/stm32f4xx_hal_msp.c **** 
 425              		.loc 1 209 5 is_stmt 1 view .LVU133
 209:Core/Src/stm32f4xx_hal_msp.c **** 
 426              		.loc 1 209 5 view .LVU134
 427 00fe 0B4B     		ldr	r3, .L27+24
 428 0100 6363     		str	r3, [r4, #52]
 209:Core/Src/stm32f4xx_hal_msp.c **** 
 429              		.loc 1 209 5 view .LVU135
 430 0102 9C63     		str	r4, [r3, #56]
 209:Core/Src/stm32f4xx_hal_msp.c **** 
 431              		.loc 1 209 5 view .LVU136
 432              		.loc 1 216 1 is_stmt 0 view .LVU137
 433 0104 89E7     		b	.L19
 434              	.L25:
 188:Core/Src/stm32f4xx_hal_msp.c ****     }
ARM GAS  /tmp/ccuvFuh3.s 			page 14


 435              		.loc 1 188 7 is_stmt 1 view .LVU138
 436 0106 FFF7FEFF 		bl	Error_Handler
 437              	.LVL10:
 438 010a E0E7     		b	.L21
 439              	.L26:
 206:Core/Src/stm32f4xx_hal_msp.c ****     }
 440              		.loc 1 206 7 view .LVU139
 441 010c FFF7FEFF 		bl	Error_Handler
 442              	.LVL11:
 443 0110 F5E7     		b	.L22
 444              	.L28:
 445 0112 00BF     		.align	2
 446              	.L27:
 447 0114 005C0040 		.word	1073765376
 448 0118 00380240 		.word	1073887232
 449 011c 00080240 		.word	1073874944
 450 0120 00000240 		.word	1073872896
 451 0124 00000000 		.word	hdma_i2c3_rx
 452 0128 28600240 		.word	1073897512
 453 012c 00000000 		.word	hdma_i2c3_tx
 454 0130 70600240 		.word	1073897584
 455              		.cfi_endproc
 456              	.LFE133:
 458              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 459              		.align	1
 460              		.global	HAL_I2C_MspDeInit
 461              		.syntax unified
 462              		.thumb
 463              		.thumb_func
 465              	HAL_I2C_MspDeInit:
 466              	.LVL12:
 467              	.LFB134:
 217:Core/Src/stm32f4xx_hal_msp.c **** 
 218:Core/Src/stm32f4xx_hal_msp.c **** /**
 219:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 220:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 221:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 222:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 223:Core/Src/stm32f4xx_hal_msp.c **** */
 224:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 225:Core/Src/stm32f4xx_hal_msp.c **** {
 468              		.loc 1 225 1 view -0
 469              		.cfi_startproc
 470              		@ args = 0, pretend = 0, frame = 0
 471              		@ frame_needed = 0, uses_anonymous_args = 0
 226:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C3)
 472              		.loc 1 226 3 view .LVU141
 473              		.loc 1 226 10 is_stmt 0 view .LVU142
 474 0000 0268     		ldr	r2, [r0]
 475              		.loc 1 226 5 view .LVU143
 476 0002 0E4B     		ldr	r3, .L36
 477 0004 9A42     		cmp	r2, r3
 478 0006 00D0     		beq	.L35
 479 0008 7047     		bx	lr
 480              	.L35:
 225:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C3)
 481              		.loc 1 225 1 view .LVU144
ARM GAS  /tmp/ccuvFuh3.s 			page 15


 482 000a 10B5     		push	{r4, lr}
 483              		.cfi_def_cfa_offset 8
 484              		.cfi_offset 4, -8
 485              		.cfi_offset 14, -4
 486 000c 0446     		mov	r4, r0
 227:Core/Src/stm32f4xx_hal_msp.c ****   {
 228:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspDeInit 0 */
 229:Core/Src/stm32f4xx_hal_msp.c **** 
 230:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C3_MspDeInit 0 */
 231:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 232:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C3_CLK_DISABLE();
 487              		.loc 1 232 5 is_stmt 1 view .LVU145
 488 000e 0C4A     		ldr	r2, .L36+4
 489 0010 136C     		ldr	r3, [r2, #64]
 490 0012 23F40003 		bic	r3, r3, #8388608
 491 0016 1364     		str	r3, [r2, #64]
 233:Core/Src/stm32f4xx_hal_msp.c **** 
 234:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 235:Core/Src/stm32f4xx_hal_msp.c ****     PC9     ------> I2C3_SDA
 236:Core/Src/stm32f4xx_hal_msp.c ****     PA8     ------> I2C3_SCL
 237:Core/Src/stm32f4xx_hal_msp.c ****     */
 238:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_9);
 492              		.loc 1 238 5 view .LVU146
 493 0018 4FF40071 		mov	r1, #512
 494 001c 0948     		ldr	r0, .L36+8
 495              	.LVL13:
 496              		.loc 1 238 5 is_stmt 0 view .LVU147
 497 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 498              	.LVL14:
 239:Core/Src/stm32f4xx_hal_msp.c **** 
 240:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_8);
 499              		.loc 1 240 5 is_stmt 1 view .LVU148
 500 0022 4FF48071 		mov	r1, #256
 501 0026 0848     		ldr	r0, .L36+12
 502 0028 FFF7FEFF 		bl	HAL_GPIO_DeInit
 503              	.LVL15:
 241:Core/Src/stm32f4xx_hal_msp.c **** 
 242:Core/Src/stm32f4xx_hal_msp.c ****     /* I2C3 DMA DeInit */
 243:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(hi2c->hdmarx);
 504              		.loc 1 243 5 view .LVU149
 505 002c A06B     		ldr	r0, [r4, #56]
 506 002e FFF7FEFF 		bl	HAL_DMA_DeInit
 507              	.LVL16:
 244:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(hi2c->hdmatx);
 508              		.loc 1 244 5 view .LVU150
 509 0032 606B     		ldr	r0, [r4, #52]
 510 0034 FFF7FEFF 		bl	HAL_DMA_DeInit
 511              	.LVL17:
 245:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspDeInit 1 */
 246:Core/Src/stm32f4xx_hal_msp.c **** 
 247:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C3_MspDeInit 1 */
 248:Core/Src/stm32f4xx_hal_msp.c ****   }
 249:Core/Src/stm32f4xx_hal_msp.c **** 
 250:Core/Src/stm32f4xx_hal_msp.c **** }
 512              		.loc 1 250 1 is_stmt 0 view .LVU151
 513 0038 10BD     		pop	{r4, pc}
 514              	.LVL18:
ARM GAS  /tmp/ccuvFuh3.s 			page 16


 515              	.L37:
 516              		.loc 1 250 1 view .LVU152
 517 003a 00BF     		.align	2
 518              	.L36:
 519 003c 005C0040 		.word	1073765376
 520 0040 00380240 		.word	1073887232
 521 0044 00080240 		.word	1073874944
 522 0048 00000240 		.word	1073872896
 523              		.cfi_endproc
 524              	.LFE134:
 526              		.section	.text.HAL_RTC_MspInit,"ax",%progbits
 527              		.align	1
 528              		.global	HAL_RTC_MspInit
 529              		.syntax unified
 530              		.thumb
 531              		.thumb_func
 533              	HAL_RTC_MspInit:
 534              	.LVL19:
 535              	.LFB135:
 251:Core/Src/stm32f4xx_hal_msp.c **** 
 252:Core/Src/stm32f4xx_hal_msp.c **** /**
 253:Core/Src/stm32f4xx_hal_msp.c **** * @brief RTC MSP Initialization
 254:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 255:Core/Src/stm32f4xx_hal_msp.c **** * @param hrtc: RTC handle pointer
 256:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 257:Core/Src/stm32f4xx_hal_msp.c **** */
 258:Core/Src/stm32f4xx_hal_msp.c **** void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
 259:Core/Src/stm32f4xx_hal_msp.c **** {
 536              		.loc 1 259 1 is_stmt 1 view -0
 537              		.cfi_startproc
 538              		@ args = 0, pretend = 0, frame = 24
 539              		@ frame_needed = 0, uses_anonymous_args = 0
 540              		.loc 1 259 1 is_stmt 0 view .LVU154
 541 0000 00B5     		push	{lr}
 542              		.cfi_def_cfa_offset 4
 543              		.cfi_offset 14, -4
 544 0002 87B0     		sub	sp, sp, #28
 545              		.cfi_def_cfa_offset 32
 260:Core/Src/stm32f4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 546              		.loc 1 260 3 is_stmt 1 view .LVU155
 547              		.loc 1 260 28 is_stmt 0 view .LVU156
 548 0004 0023     		movs	r3, #0
 549 0006 0193     		str	r3, [sp, #4]
 550 0008 0293     		str	r3, [sp, #8]
 551 000a 0393     		str	r3, [sp, #12]
 552 000c 0493     		str	r3, [sp, #16]
 553 000e 0593     		str	r3, [sp, #20]
 261:Core/Src/stm32f4xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 554              		.loc 1 261 3 is_stmt 1 view .LVU157
 555              		.loc 1 261 10 is_stmt 0 view .LVU158
 556 0010 0268     		ldr	r2, [r0]
 557              		.loc 1 261 5 view .LVU159
 558 0012 0B4B     		ldr	r3, .L44
 559 0014 9A42     		cmp	r2, r3
 560 0016 02D0     		beq	.L42
 561              	.LVL20:
 562              	.L38:
ARM GAS  /tmp/ccuvFuh3.s 			page 17


 262:Core/Src/stm32f4xx_hal_msp.c ****   {
 263:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 0 */
 264:Core/Src/stm32f4xx_hal_msp.c **** 
 265:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 0 */
 266:Core/Src/stm32f4xx_hal_msp.c **** 
 267:Core/Src/stm32f4xx_hal_msp.c ****   /** Initializes the peripherals clock
 268:Core/Src/stm32f4xx_hal_msp.c ****   */
 269:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 270:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 271:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 272:Core/Src/stm32f4xx_hal_msp.c ****     {
 273:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 274:Core/Src/stm32f4xx_hal_msp.c ****     }
 275:Core/Src/stm32f4xx_hal_msp.c **** 
 276:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 277:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_RTC_ENABLE();
 278:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 279:Core/Src/stm32f4xx_hal_msp.c **** 
 280:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 1 */
 281:Core/Src/stm32f4xx_hal_msp.c ****   }
 282:Core/Src/stm32f4xx_hal_msp.c **** 
 283:Core/Src/stm32f4xx_hal_msp.c **** }
 563              		.loc 1 283 1 view .LVU160
 564 0018 07B0     		add	sp, sp, #28
 565              		.cfi_remember_state
 566              		.cfi_def_cfa_offset 4
 567              		@ sp needed
 568 001a 5DF804FB 		ldr	pc, [sp], #4
 569              	.LVL21:
 570              	.L42:
 571              		.cfi_restore_state
 269:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 572              		.loc 1 269 5 is_stmt 1 view .LVU161
 269:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 573              		.loc 1 269 46 is_stmt 0 view .LVU162
 574 001e 0223     		movs	r3, #2
 575 0020 0193     		str	r3, [sp, #4]
 270:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 576              		.loc 1 270 5 is_stmt 1 view .LVU163
 270:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 577              		.loc 1 270 43 is_stmt 0 view .LVU164
 578 0022 4FF40073 		mov	r3, #512
 579 0026 0493     		str	r3, [sp, #16]
 271:Core/Src/stm32f4xx_hal_msp.c ****     {
 580              		.loc 1 271 5 is_stmt 1 view .LVU165
 271:Core/Src/stm32f4xx_hal_msp.c ****     {
 581              		.loc 1 271 9 is_stmt 0 view .LVU166
 582 0028 01A8     		add	r0, sp, #4
 583              	.LVL22:
 271:Core/Src/stm32f4xx_hal_msp.c ****     {
 584              		.loc 1 271 9 view .LVU167
 585 002a FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 586              	.LVL23:
 271:Core/Src/stm32f4xx_hal_msp.c ****     {
 587              		.loc 1 271 8 view .LVU168
 588 002e 20B9     		cbnz	r0, .L43
 589              	.L40:
ARM GAS  /tmp/ccuvFuh3.s 			page 18


 277:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 590              		.loc 1 277 5 is_stmt 1 view .LVU169
 591 0030 044B     		ldr	r3, .L44+4
 592 0032 0122     		movs	r2, #1
 593 0034 C3F83C2E 		str	r2, [r3, #3644]
 594              		.loc 1 283 1 is_stmt 0 view .LVU170
 595 0038 EEE7     		b	.L38
 596              	.L43:
 273:Core/Src/stm32f4xx_hal_msp.c ****     }
 597              		.loc 1 273 7 is_stmt 1 view .LVU171
 598 003a FFF7FEFF 		bl	Error_Handler
 599              	.LVL24:
 600 003e F7E7     		b	.L40
 601              	.L45:
 602              		.align	2
 603              	.L44:
 604 0040 00280040 		.word	1073752064
 605 0044 00004742 		.word	1111949312
 606              		.cfi_endproc
 607              	.LFE135:
 609              		.section	.text.HAL_RTC_MspDeInit,"ax",%progbits
 610              		.align	1
 611              		.global	HAL_RTC_MspDeInit
 612              		.syntax unified
 613              		.thumb
 614              		.thumb_func
 616              	HAL_RTC_MspDeInit:
 617              	.LVL25:
 618              	.LFB136:
 284:Core/Src/stm32f4xx_hal_msp.c **** 
 285:Core/Src/stm32f4xx_hal_msp.c **** /**
 286:Core/Src/stm32f4xx_hal_msp.c **** * @brief RTC MSP De-Initialization
 287:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 288:Core/Src/stm32f4xx_hal_msp.c **** * @param hrtc: RTC handle pointer
 289:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 290:Core/Src/stm32f4xx_hal_msp.c **** */
 291:Core/Src/stm32f4xx_hal_msp.c **** void HAL_RTC_MspDeInit(RTC_HandleTypeDef* hrtc)
 292:Core/Src/stm32f4xx_hal_msp.c **** {
 619              		.loc 1 292 1 view -0
 620              		.cfi_startproc
 621              		@ args = 0, pretend = 0, frame = 0
 622              		@ frame_needed = 0, uses_anonymous_args = 0
 623              		@ link register save eliminated.
 293:Core/Src/stm32f4xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 624              		.loc 1 293 3 view .LVU173
 625              		.loc 1 293 10 is_stmt 0 view .LVU174
 626 0000 0268     		ldr	r2, [r0]
 627              		.loc 1 293 5 view .LVU175
 628 0002 044B     		ldr	r3, .L49
 629 0004 9A42     		cmp	r2, r3
 630 0006 00D0     		beq	.L48
 631              	.L46:
 294:Core/Src/stm32f4xx_hal_msp.c ****   {
 295:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 0 */
 296:Core/Src/stm32f4xx_hal_msp.c **** 
 297:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 0 */
 298:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
ARM GAS  /tmp/ccuvFuh3.s 			page 19


 299:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_RTC_DISABLE();
 300:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 301:Core/Src/stm32f4xx_hal_msp.c **** 
 302:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 1 */
 303:Core/Src/stm32f4xx_hal_msp.c ****   }
 304:Core/Src/stm32f4xx_hal_msp.c **** 
 305:Core/Src/stm32f4xx_hal_msp.c **** }
 632              		.loc 1 305 1 view .LVU176
 633 0008 7047     		bx	lr
 634              	.L48:
 299:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 635              		.loc 1 299 5 is_stmt 1 view .LVU177
 636 000a 034B     		ldr	r3, .L49+4
 637 000c 0022     		movs	r2, #0
 638 000e C3F83C2E 		str	r2, [r3, #3644]
 639              		.loc 1 305 1 is_stmt 0 view .LVU178
 640 0012 F9E7     		b	.L46
 641              	.L50:
 642              		.align	2
 643              	.L49:
 644 0014 00280040 		.word	1073752064
 645 0018 00004742 		.word	1111949312
 646              		.cfi_endproc
 647              	.LFE136:
 649              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 650              		.align	1
 651              		.global	HAL_SPI_MspInit
 652              		.syntax unified
 653              		.thumb
 654              		.thumb_func
 656              	HAL_SPI_MspInit:
 657              	.LVL26:
 658              	.LFB137:
 306:Core/Src/stm32f4xx_hal_msp.c **** 
 307:Core/Src/stm32f4xx_hal_msp.c **** /**
 308:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP Initialization
 309:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 310:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 311:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 312:Core/Src/stm32f4xx_hal_msp.c **** */
 313:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 314:Core/Src/stm32f4xx_hal_msp.c **** {
 659              		.loc 1 314 1 is_stmt 1 view -0
 660              		.cfi_startproc
 661              		@ args = 0, pretend = 0, frame = 32
 662              		@ frame_needed = 0, uses_anonymous_args = 0
 663              		.loc 1 314 1 is_stmt 0 view .LVU180
 664 0000 30B5     		push	{r4, r5, lr}
 665              		.cfi_def_cfa_offset 12
 666              		.cfi_offset 4, -12
 667              		.cfi_offset 5, -8
 668              		.cfi_offset 14, -4
 669 0002 89B0     		sub	sp, sp, #36
 670              		.cfi_def_cfa_offset 48
 315:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 671              		.loc 1 315 3 is_stmt 1 view .LVU181
 672              		.loc 1 315 20 is_stmt 0 view .LVU182
ARM GAS  /tmp/ccuvFuh3.s 			page 20


 673 0004 0023     		movs	r3, #0
 674 0006 0393     		str	r3, [sp, #12]
 675 0008 0493     		str	r3, [sp, #16]
 676 000a 0593     		str	r3, [sp, #20]
 677 000c 0693     		str	r3, [sp, #24]
 678 000e 0793     		str	r3, [sp, #28]
 316:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 679              		.loc 1 316 3 is_stmt 1 view .LVU183
 680              		.loc 1 316 10 is_stmt 0 view .LVU184
 681 0010 0268     		ldr	r2, [r0]
 682              		.loc 1 316 5 view .LVU185
 683 0012 2F4B     		ldr	r3, .L59
 684 0014 9A42     		cmp	r2, r3
 685 0016 01D0     		beq	.L56
 686              	.LVL27:
 687              	.L51:
 317:Core/Src/stm32f4xx_hal_msp.c ****   {
 318:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 319:Core/Src/stm32f4xx_hal_msp.c **** 
 320:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
 321:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 322:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 323:Core/Src/stm32f4xx_hal_msp.c **** 
 324:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 325:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 326:Core/Src/stm32f4xx_hal_msp.c ****     PB3     ------> SPI1_SCK
 327:Core/Src/stm32f4xx_hal_msp.c ****     PB4     ------> SPI1_MISO
 328:Core/Src/stm32f4xx_hal_msp.c ****     PB5     ------> SPI1_MOSI
 329:Core/Src/stm32f4xx_hal_msp.c ****     */
 330:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 331:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 332:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 333:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 334:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 335:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 336:Core/Src/stm32f4xx_hal_msp.c **** 
 337:Core/Src/stm32f4xx_hal_msp.c ****     /* SPI1 DMA Init */
 338:Core/Src/stm32f4xx_hal_msp.c ****     /* SPI1_RX Init */
 339:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Instance = DMA2_Stream0;
 340:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 341:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 342:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 343:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 344:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 345:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 346:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 347:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 348:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 349:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 350:Core/Src/stm32f4xx_hal_msp.c ****     {
 351:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 352:Core/Src/stm32f4xx_hal_msp.c ****     }
 353:Core/Src/stm32f4xx_hal_msp.c **** 
 354:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 355:Core/Src/stm32f4xx_hal_msp.c **** 
 356:Core/Src/stm32f4xx_hal_msp.c ****     /* SPI1_TX Init */
 357:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Instance = DMA2_Stream3;
ARM GAS  /tmp/ccuvFuh3.s 			page 21


 358:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 359:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 360:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 361:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 362:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 363:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 364:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 365:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 366:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 367:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 368:Core/Src/stm32f4xx_hal_msp.c ****     {
 369:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 370:Core/Src/stm32f4xx_hal_msp.c ****     }
 371:Core/Src/stm32f4xx_hal_msp.c **** 
 372:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 373:Core/Src/stm32f4xx_hal_msp.c **** 
 374:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 375:Core/Src/stm32f4xx_hal_msp.c **** 
 376:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 377:Core/Src/stm32f4xx_hal_msp.c ****   }
 378:Core/Src/stm32f4xx_hal_msp.c **** 
 379:Core/Src/stm32f4xx_hal_msp.c **** }
 688              		.loc 1 379 1 view .LVU186
 689 0018 09B0     		add	sp, sp, #36
 690              		.cfi_remember_state
 691              		.cfi_def_cfa_offset 12
 692              		@ sp needed
 693 001a 30BD     		pop	{r4, r5, pc}
 694              	.LVL28:
 695              	.L56:
 696              		.cfi_restore_state
 697              		.loc 1 379 1 view .LVU187
 698 001c 0446     		mov	r4, r0
 322:Core/Src/stm32f4xx_hal_msp.c **** 
 699              		.loc 1 322 5 is_stmt 1 view .LVU188
 700              	.LBB8:
 322:Core/Src/stm32f4xx_hal_msp.c **** 
 701              		.loc 1 322 5 view .LVU189
 702 001e 0025     		movs	r5, #0
 703 0020 0195     		str	r5, [sp, #4]
 322:Core/Src/stm32f4xx_hal_msp.c **** 
 704              		.loc 1 322 5 view .LVU190
 705 0022 03F58433 		add	r3, r3, #67584
 706 0026 5A6C     		ldr	r2, [r3, #68]
 707 0028 42F48052 		orr	r2, r2, #4096
 708 002c 5A64     		str	r2, [r3, #68]
 322:Core/Src/stm32f4xx_hal_msp.c **** 
 709              		.loc 1 322 5 view .LVU191
 710 002e 5A6C     		ldr	r2, [r3, #68]
 711 0030 02F48052 		and	r2, r2, #4096
 712 0034 0192     		str	r2, [sp, #4]
 322:Core/Src/stm32f4xx_hal_msp.c **** 
 713              		.loc 1 322 5 view .LVU192
 714 0036 019A     		ldr	r2, [sp, #4]
 715              	.LBE8:
 322:Core/Src/stm32f4xx_hal_msp.c **** 
 716              		.loc 1 322 5 view .LVU193
ARM GAS  /tmp/ccuvFuh3.s 			page 22


 324:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 717              		.loc 1 324 5 view .LVU194
 718              	.LBB9:
 324:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 719              		.loc 1 324 5 view .LVU195
 720 0038 0295     		str	r5, [sp, #8]
 324:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 721              		.loc 1 324 5 view .LVU196
 722 003a 1A6B     		ldr	r2, [r3, #48]
 723 003c 42F00202 		orr	r2, r2, #2
 724 0040 1A63     		str	r2, [r3, #48]
 324:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 725              		.loc 1 324 5 view .LVU197
 726 0042 1B6B     		ldr	r3, [r3, #48]
 727 0044 03F00203 		and	r3, r3, #2
 728 0048 0293     		str	r3, [sp, #8]
 324:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 729              		.loc 1 324 5 view .LVU198
 730 004a 029B     		ldr	r3, [sp, #8]
 731              	.LBE9:
 324:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 732              		.loc 1 324 5 view .LVU199
 330:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 733              		.loc 1 330 5 view .LVU200
 330:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 734              		.loc 1 330 25 is_stmt 0 view .LVU201
 735 004c 3823     		movs	r3, #56
 736 004e 0393     		str	r3, [sp, #12]
 331:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 737              		.loc 1 331 5 is_stmt 1 view .LVU202
 331:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 738              		.loc 1 331 26 is_stmt 0 view .LVU203
 739 0050 0223     		movs	r3, #2
 740 0052 0493     		str	r3, [sp, #16]
 332:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 741              		.loc 1 332 5 is_stmt 1 view .LVU204
 333:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 742              		.loc 1 333 5 view .LVU205
 333:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 743              		.loc 1 333 27 is_stmt 0 view .LVU206
 744 0054 0323     		movs	r3, #3
 745 0056 0693     		str	r3, [sp, #24]
 334:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 746              		.loc 1 334 5 is_stmt 1 view .LVU207
 334:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 747              		.loc 1 334 31 is_stmt 0 view .LVU208
 748 0058 0523     		movs	r3, #5
 749 005a 0793     		str	r3, [sp, #28]
 335:Core/Src/stm32f4xx_hal_msp.c **** 
 750              		.loc 1 335 5 is_stmt 1 view .LVU209
 751 005c 03A9     		add	r1, sp, #12
 752 005e 1D48     		ldr	r0, .L59+4
 753              	.LVL29:
 335:Core/Src/stm32f4xx_hal_msp.c **** 
 754              		.loc 1 335 5 is_stmt 0 view .LVU210
 755 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 756              	.LVL30:
ARM GAS  /tmp/ccuvFuh3.s 			page 23


 339:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 757              		.loc 1 339 5 is_stmt 1 view .LVU211
 339:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 758              		.loc 1 339 27 is_stmt 0 view .LVU212
 759 0064 1C48     		ldr	r0, .L59+8
 760 0066 1D4B     		ldr	r3, .L59+12
 761 0068 0360     		str	r3, [r0]
 340:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 762              		.loc 1 340 5 is_stmt 1 view .LVU213
 340:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 763              		.loc 1 340 31 is_stmt 0 view .LVU214
 764 006a 4FF0C063 		mov	r3, #100663296
 765 006e 4360     		str	r3, [r0, #4]
 341:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 766              		.loc 1 341 5 is_stmt 1 view .LVU215
 341:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 767              		.loc 1 341 33 is_stmt 0 view .LVU216
 768 0070 8560     		str	r5, [r0, #8]
 342:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 769              		.loc 1 342 5 is_stmt 1 view .LVU217
 342:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 770              		.loc 1 342 33 is_stmt 0 view .LVU218
 771 0072 C560     		str	r5, [r0, #12]
 343:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 772              		.loc 1 343 5 is_stmt 1 view .LVU219
 343:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 773              		.loc 1 343 30 is_stmt 0 view .LVU220
 774 0074 4FF48063 		mov	r3, #1024
 775 0078 0361     		str	r3, [r0, #16]
 344:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 776              		.loc 1 344 5 is_stmt 1 view .LVU221
 344:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 777              		.loc 1 344 43 is_stmt 0 view .LVU222
 778 007a 4561     		str	r5, [r0, #20]
 345:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 779              		.loc 1 345 5 is_stmt 1 view .LVU223
 345:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 780              		.loc 1 345 40 is_stmt 0 view .LVU224
 781 007c 8561     		str	r5, [r0, #24]
 346:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 782              		.loc 1 346 5 is_stmt 1 view .LVU225
 346:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 783              		.loc 1 346 28 is_stmt 0 view .LVU226
 784 007e C561     		str	r5, [r0, #28]
 347:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 785              		.loc 1 347 5 is_stmt 1 view .LVU227
 347:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 786              		.loc 1 347 32 is_stmt 0 view .LVU228
 787 0080 0562     		str	r5, [r0, #32]
 348:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 788              		.loc 1 348 5 is_stmt 1 view .LVU229
 348:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 789              		.loc 1 348 32 is_stmt 0 view .LVU230
 790 0082 4562     		str	r5, [r0, #36]
 349:Core/Src/stm32f4xx_hal_msp.c ****     {
 791              		.loc 1 349 5 is_stmt 1 view .LVU231
 349:Core/Src/stm32f4xx_hal_msp.c ****     {
ARM GAS  /tmp/ccuvFuh3.s 			page 24


 792              		.loc 1 349 9 is_stmt 0 view .LVU232
 793 0084 FFF7FEFF 		bl	HAL_DMA_Init
 794              	.LVL31:
 349:Core/Src/stm32f4xx_hal_msp.c ****     {
 795              		.loc 1 349 8 view .LVU233
 796 0088 D8B9     		cbnz	r0, .L57
 797              	.L53:
 354:Core/Src/stm32f4xx_hal_msp.c **** 
 798              		.loc 1 354 5 is_stmt 1 view .LVU234
 354:Core/Src/stm32f4xx_hal_msp.c **** 
 799              		.loc 1 354 5 view .LVU235
 800 008a 134B     		ldr	r3, .L59+8
 801 008c E364     		str	r3, [r4, #76]
 354:Core/Src/stm32f4xx_hal_msp.c **** 
 802              		.loc 1 354 5 view .LVU236
 803 008e 9C63     		str	r4, [r3, #56]
 354:Core/Src/stm32f4xx_hal_msp.c **** 
 804              		.loc 1 354 5 view .LVU237
 357:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 805              		.loc 1 357 5 view .LVU238
 357:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 806              		.loc 1 357 27 is_stmt 0 view .LVU239
 807 0090 1348     		ldr	r0, .L59+16
 808 0092 144B     		ldr	r3, .L59+20
 809 0094 0360     		str	r3, [r0]
 358:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 810              		.loc 1 358 5 is_stmt 1 view .LVU240
 358:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 811              		.loc 1 358 31 is_stmt 0 view .LVU241
 812 0096 4FF0C063 		mov	r3, #100663296
 813 009a 4360     		str	r3, [r0, #4]
 359:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 814              		.loc 1 359 5 is_stmt 1 view .LVU242
 359:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 815              		.loc 1 359 33 is_stmt 0 view .LVU243
 816 009c 4023     		movs	r3, #64
 817 009e 8360     		str	r3, [r0, #8]
 360:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 818              		.loc 1 360 5 is_stmt 1 view .LVU244
 360:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 819              		.loc 1 360 33 is_stmt 0 view .LVU245
 820 00a0 0023     		movs	r3, #0
 821 00a2 C360     		str	r3, [r0, #12]
 361:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 822              		.loc 1 361 5 is_stmt 1 view .LVU246
 361:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 823              		.loc 1 361 30 is_stmt 0 view .LVU247
 824 00a4 4FF48062 		mov	r2, #1024
 825 00a8 0261     		str	r2, [r0, #16]
 362:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 826              		.loc 1 362 5 is_stmt 1 view .LVU248
 362:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 827              		.loc 1 362 43 is_stmt 0 view .LVU249
 828 00aa 4361     		str	r3, [r0, #20]
 363:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 829              		.loc 1 363 5 is_stmt 1 view .LVU250
 363:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Mode = DMA_NORMAL;
ARM GAS  /tmp/ccuvFuh3.s 			page 25


 830              		.loc 1 363 40 is_stmt 0 view .LVU251
 831 00ac 8361     		str	r3, [r0, #24]
 364:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 832              		.loc 1 364 5 is_stmt 1 view .LVU252
 364:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 833              		.loc 1 364 28 is_stmt 0 view .LVU253
 834 00ae C361     		str	r3, [r0, #28]
 365:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 835              		.loc 1 365 5 is_stmt 1 view .LVU254
 365:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 836              		.loc 1 365 32 is_stmt 0 view .LVU255
 837 00b0 0362     		str	r3, [r0, #32]
 366:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 838              		.loc 1 366 5 is_stmt 1 view .LVU256
 366:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 839              		.loc 1 366 32 is_stmt 0 view .LVU257
 840 00b2 4362     		str	r3, [r0, #36]
 367:Core/Src/stm32f4xx_hal_msp.c ****     {
 841              		.loc 1 367 5 is_stmt 1 view .LVU258
 367:Core/Src/stm32f4xx_hal_msp.c ****     {
 842              		.loc 1 367 9 is_stmt 0 view .LVU259
 843 00b4 FFF7FEFF 		bl	HAL_DMA_Init
 844              	.LVL32:
 367:Core/Src/stm32f4xx_hal_msp.c ****     {
 845              		.loc 1 367 8 view .LVU260
 846 00b8 30B9     		cbnz	r0, .L58
 847              	.L54:
 372:Core/Src/stm32f4xx_hal_msp.c **** 
 848              		.loc 1 372 5 is_stmt 1 view .LVU261
 372:Core/Src/stm32f4xx_hal_msp.c **** 
 849              		.loc 1 372 5 view .LVU262
 850 00ba 094B     		ldr	r3, .L59+16
 851 00bc A364     		str	r3, [r4, #72]
 372:Core/Src/stm32f4xx_hal_msp.c **** 
 852              		.loc 1 372 5 view .LVU263
 853 00be 9C63     		str	r4, [r3, #56]
 372:Core/Src/stm32f4xx_hal_msp.c **** 
 854              		.loc 1 372 5 view .LVU264
 855              		.loc 1 379 1 is_stmt 0 view .LVU265
 856 00c0 AAE7     		b	.L51
 857              	.L57:
 351:Core/Src/stm32f4xx_hal_msp.c ****     }
 858              		.loc 1 351 7 is_stmt 1 view .LVU266
 859 00c2 FFF7FEFF 		bl	Error_Handler
 860              	.LVL33:
 861 00c6 E0E7     		b	.L53
 862              	.L58:
 369:Core/Src/stm32f4xx_hal_msp.c ****     }
 863              		.loc 1 369 7 view .LVU267
 864 00c8 FFF7FEFF 		bl	Error_Handler
 865              	.LVL34:
 866 00cc F5E7     		b	.L54
 867              	.L60:
 868 00ce 00BF     		.align	2
 869              	.L59:
 870 00d0 00300140 		.word	1073819648
 871 00d4 00040240 		.word	1073873920
ARM GAS  /tmp/ccuvFuh3.s 			page 26


 872 00d8 00000000 		.word	hdma_spi1_rx
 873 00dc 10640240 		.word	1073898512
 874 00e0 00000000 		.word	hdma_spi1_tx
 875 00e4 58640240 		.word	1073898584
 876              		.cfi_endproc
 877              	.LFE137:
 879              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 880              		.align	1
 881              		.global	HAL_SPI_MspDeInit
 882              		.syntax unified
 883              		.thumb
 884              		.thumb_func
 886              	HAL_SPI_MspDeInit:
 887              	.LVL35:
 888              	.LFB138:
 380:Core/Src/stm32f4xx_hal_msp.c **** 
 381:Core/Src/stm32f4xx_hal_msp.c **** /**
 382:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 383:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 384:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 385:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 386:Core/Src/stm32f4xx_hal_msp.c **** */
 387:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 388:Core/Src/stm32f4xx_hal_msp.c **** {
 889              		.loc 1 388 1 view -0
 890              		.cfi_startproc
 891              		@ args = 0, pretend = 0, frame = 0
 892              		@ frame_needed = 0, uses_anonymous_args = 0
 389:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 893              		.loc 1 389 3 view .LVU269
 894              		.loc 1 389 10 is_stmt 0 view .LVU270
 895 0000 0268     		ldr	r2, [r0]
 896              		.loc 1 389 5 view .LVU271
 897 0002 0B4B     		ldr	r3, .L68
 898 0004 9A42     		cmp	r2, r3
 899 0006 00D0     		beq	.L67
 900 0008 7047     		bx	lr
 901              	.L67:
 388:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 902              		.loc 1 388 1 view .LVU272
 903 000a 10B5     		push	{r4, lr}
 904              		.cfi_def_cfa_offset 8
 905              		.cfi_offset 4, -8
 906              		.cfi_offset 14, -4
 907 000c 0446     		mov	r4, r0
 390:Core/Src/stm32f4xx_hal_msp.c ****   {
 391:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 392:Core/Src/stm32f4xx_hal_msp.c **** 
 393:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 394:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 395:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 908              		.loc 1 395 5 is_stmt 1 view .LVU273
 909 000e 094A     		ldr	r2, .L68+4
 910 0010 536C     		ldr	r3, [r2, #68]
 911 0012 23F48053 		bic	r3, r3, #4096
 912 0016 5364     		str	r3, [r2, #68]
 396:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccuvFuh3.s 			page 27


 397:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 398:Core/Src/stm32f4xx_hal_msp.c ****     PB3     ------> SPI1_SCK
 399:Core/Src/stm32f4xx_hal_msp.c ****     PB4     ------> SPI1_MISO
 400:Core/Src/stm32f4xx_hal_msp.c ****     PB5     ------> SPI1_MOSI
 401:Core/Src/stm32f4xx_hal_msp.c ****     */
 402:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5);
 913              		.loc 1 402 5 view .LVU274
 914 0018 3821     		movs	r1, #56
 915 001a 0748     		ldr	r0, .L68+8
 916              	.LVL36:
 917              		.loc 1 402 5 is_stmt 0 view .LVU275
 918 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 919              	.LVL37:
 403:Core/Src/stm32f4xx_hal_msp.c **** 
 404:Core/Src/stm32f4xx_hal_msp.c ****     /* SPI1 DMA DeInit */
 405:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(hspi->hdmarx);
 920              		.loc 1 405 5 is_stmt 1 view .LVU276
 921 0020 E06C     		ldr	r0, [r4, #76]
 922 0022 FFF7FEFF 		bl	HAL_DMA_DeInit
 923              	.LVL38:
 406:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(hspi->hdmatx);
 924              		.loc 1 406 5 view .LVU277
 925 0026 A06C     		ldr	r0, [r4, #72]
 926 0028 FFF7FEFF 		bl	HAL_DMA_DeInit
 927              	.LVL39:
 407:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 408:Core/Src/stm32f4xx_hal_msp.c **** 
 409:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 410:Core/Src/stm32f4xx_hal_msp.c ****   }
 411:Core/Src/stm32f4xx_hal_msp.c **** 
 412:Core/Src/stm32f4xx_hal_msp.c **** }
 928              		.loc 1 412 1 is_stmt 0 view .LVU278
 929 002c 10BD     		pop	{r4, pc}
 930              	.LVL40:
 931              	.L69:
 932              		.loc 1 412 1 view .LVU279
 933 002e 00BF     		.align	2
 934              	.L68:
 935 0030 00300140 		.word	1073819648
 936 0034 00380240 		.word	1073887232
 937 0038 00040240 		.word	1073873920
 938              		.cfi_endproc
 939              	.LFE138:
 941              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 942              		.align	1
 943              		.global	HAL_UART_MspInit
 944              		.syntax unified
 945              		.thumb
 946              		.thumb_func
 948              	HAL_UART_MspInit:
 949              	.LVL41:
 950              	.LFB139:
 413:Core/Src/stm32f4xx_hal_msp.c **** 
 414:Core/Src/stm32f4xx_hal_msp.c **** /**
 415:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 416:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 417:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
ARM GAS  /tmp/ccuvFuh3.s 			page 28


 418:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 419:Core/Src/stm32f4xx_hal_msp.c **** */
 420:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 421:Core/Src/stm32f4xx_hal_msp.c **** {
 951              		.loc 1 421 1 is_stmt 1 view -0
 952              		.cfi_startproc
 953              		@ args = 0, pretend = 0, frame = 40
 954              		@ frame_needed = 0, uses_anonymous_args = 0
 955              		.loc 1 421 1 is_stmt 0 view .LVU281
 956 0000 30B5     		push	{r4, r5, lr}
 957              		.cfi_def_cfa_offset 12
 958              		.cfi_offset 4, -12
 959              		.cfi_offset 5, -8
 960              		.cfi_offset 14, -4
 961 0002 8BB0     		sub	sp, sp, #44
 962              		.cfi_def_cfa_offset 56
 963 0004 0446     		mov	r4, r0
 422:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 964              		.loc 1 422 3 is_stmt 1 view .LVU282
 965              		.loc 1 422 20 is_stmt 0 view .LVU283
 966 0006 0023     		movs	r3, #0
 967 0008 0593     		str	r3, [sp, #20]
 968 000a 0693     		str	r3, [sp, #24]
 969 000c 0793     		str	r3, [sp, #28]
 970 000e 0893     		str	r3, [sp, #32]
 971 0010 0993     		str	r3, [sp, #36]
 423:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART1)
 972              		.loc 1 423 3 is_stmt 1 view .LVU284
 973              		.loc 1 423 11 is_stmt 0 view .LVU285
 974 0012 0368     		ldr	r3, [r0]
 975              		.loc 1 423 5 view .LVU286
 976 0014 524A     		ldr	r2, .L82
 977 0016 9342     		cmp	r3, r2
 978 0018 04D0     		beq	.L77
 424:Core/Src/stm32f4xx_hal_msp.c ****   {
 425:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 426:Core/Src/stm32f4xx_hal_msp.c **** 
 427:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 428:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 429:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 430:Core/Src/stm32f4xx_hal_msp.c **** 
 431:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 432:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 433:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> USART1_TX
 434:Core/Src/stm32f4xx_hal_msp.c ****     PA10     ------> USART1_RX
 435:Core/Src/stm32f4xx_hal_msp.c ****     */
 436:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 437:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 438:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 439:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 440:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 441:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 442:Core/Src/stm32f4xx_hal_msp.c **** 
 443:Core/Src/stm32f4xx_hal_msp.c ****     /* USART1 DMA Init */
 444:Core/Src/stm32f4xx_hal_msp.c ****     /* USART1_TX Init */
 445:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Instance = DMA2_Stream7;
 446:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
ARM GAS  /tmp/ccuvFuh3.s 			page 29


 447:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 448:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 449:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 450:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 451:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 452:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 453:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 454:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 455:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 456:Core/Src/stm32f4xx_hal_msp.c ****     {
 457:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 458:Core/Src/stm32f4xx_hal_msp.c ****     }
 459:Core/Src/stm32f4xx_hal_msp.c **** 
 460:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 461:Core/Src/stm32f4xx_hal_msp.c **** 
 462:Core/Src/stm32f4xx_hal_msp.c ****     /* USART1 interrupt Init */
 463:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 464:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 465:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 466:Core/Src/stm32f4xx_hal_msp.c **** 
 467:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 468:Core/Src/stm32f4xx_hal_msp.c ****   }
 469:Core/Src/stm32f4xx_hal_msp.c ****   else if(huart->Instance==USART2)
 979              		.loc 1 469 8 is_stmt 1 view .LVU287
 980              		.loc 1 469 10 is_stmt 0 view .LVU288
 981 001a 524A     		ldr	r2, .L82+4
 982 001c 9342     		cmp	r3, r2
 983 001e 47D0     		beq	.L78
 984              	.LVL42:
 985              	.L70:
 470:Core/Src/stm32f4xx_hal_msp.c ****   {
 471:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 472:Core/Src/stm32f4xx_hal_msp.c **** 
 473:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 474:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 475:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 476:Core/Src/stm32f4xx_hal_msp.c **** 
 477:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 478:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 479:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 480:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 481:Core/Src/stm32f4xx_hal_msp.c ****     */
 482:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = MCU_TX_GPS_RX_Pin|MCU_RX_GPS_TX_Pin;
 483:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 484:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 485:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 486:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 487:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 488:Core/Src/stm32f4xx_hal_msp.c **** 
 489:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2 DMA Init */
 490:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2_RX Init */
 491:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Instance = DMA1_Stream5;
 492:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 493:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 494:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 495:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 496:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
ARM GAS  /tmp/ccuvFuh3.s 			page 30


 497:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 498:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 499:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 500:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 501:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 502:Core/Src/stm32f4xx_hal_msp.c ****     {
 503:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 504:Core/Src/stm32f4xx_hal_msp.c ****     }
 505:Core/Src/stm32f4xx_hal_msp.c **** 
 506:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 507:Core/Src/stm32f4xx_hal_msp.c **** 
 508:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2_TX Init */
 509:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Instance = DMA1_Stream6;
 510:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 511:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 512:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 513:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 514:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 515:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 516:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 517:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 518:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 519:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 520:Core/Src/stm32f4xx_hal_msp.c ****     {
 521:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 522:Core/Src/stm32f4xx_hal_msp.c ****     }
 523:Core/Src/stm32f4xx_hal_msp.c **** 
 524:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 525:Core/Src/stm32f4xx_hal_msp.c **** 
 526:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 527:Core/Src/stm32f4xx_hal_msp.c **** 
 528:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 529:Core/Src/stm32f4xx_hal_msp.c ****   }
 530:Core/Src/stm32f4xx_hal_msp.c **** 
 531:Core/Src/stm32f4xx_hal_msp.c **** }
 986              		.loc 1 531 1 view .LVU289
 987 0020 0BB0     		add	sp, sp, #44
 988              		.cfi_remember_state
 989              		.cfi_def_cfa_offset 12
 990              		@ sp needed
 991 0022 30BD     		pop	{r4, r5, pc}
 992              	.LVL43:
 993              	.L77:
 994              		.cfi_restore_state
 429:Core/Src/stm32f4xx_hal_msp.c **** 
 995              		.loc 1 429 5 is_stmt 1 view .LVU290
 996              	.LBB10:
 429:Core/Src/stm32f4xx_hal_msp.c **** 
 997              		.loc 1 429 5 view .LVU291
 998 0024 0025     		movs	r5, #0
 999 0026 0195     		str	r5, [sp, #4]
 429:Core/Src/stm32f4xx_hal_msp.c **** 
 1000              		.loc 1 429 5 view .LVU292
 1001 0028 4F4B     		ldr	r3, .L82+8
 1002 002a 5A6C     		ldr	r2, [r3, #68]
 1003 002c 42F01002 		orr	r2, r2, #16
 1004 0030 5A64     		str	r2, [r3, #68]
ARM GAS  /tmp/ccuvFuh3.s 			page 31


 429:Core/Src/stm32f4xx_hal_msp.c **** 
 1005              		.loc 1 429 5 view .LVU293
 1006 0032 5A6C     		ldr	r2, [r3, #68]
 1007 0034 02F01002 		and	r2, r2, #16
 1008 0038 0192     		str	r2, [sp, #4]
 429:Core/Src/stm32f4xx_hal_msp.c **** 
 1009              		.loc 1 429 5 view .LVU294
 1010 003a 019A     		ldr	r2, [sp, #4]
 1011              	.LBE10:
 429:Core/Src/stm32f4xx_hal_msp.c **** 
 1012              		.loc 1 429 5 view .LVU295
 431:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1013              		.loc 1 431 5 view .LVU296
 1014              	.LBB11:
 431:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1015              		.loc 1 431 5 view .LVU297
 1016 003c 0295     		str	r5, [sp, #8]
 431:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1017              		.loc 1 431 5 view .LVU298
 1018 003e 1A6B     		ldr	r2, [r3, #48]
 1019 0040 42F00102 		orr	r2, r2, #1
 1020 0044 1A63     		str	r2, [r3, #48]
 431:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1021              		.loc 1 431 5 view .LVU299
 1022 0046 1B6B     		ldr	r3, [r3, #48]
 1023 0048 03F00103 		and	r3, r3, #1
 1024 004c 0293     		str	r3, [sp, #8]
 431:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1025              		.loc 1 431 5 view .LVU300
 1026 004e 029B     		ldr	r3, [sp, #8]
 1027              	.LBE11:
 431:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1028              		.loc 1 431 5 view .LVU301
 436:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1029              		.loc 1 436 5 view .LVU302
 436:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1030              		.loc 1 436 25 is_stmt 0 view .LVU303
 1031 0050 4FF4C063 		mov	r3, #1536
 1032 0054 0593     		str	r3, [sp, #20]
 437:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1033              		.loc 1 437 5 is_stmt 1 view .LVU304
 437:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1034              		.loc 1 437 26 is_stmt 0 view .LVU305
 1035 0056 0223     		movs	r3, #2
 1036 0058 0693     		str	r3, [sp, #24]
 438:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1037              		.loc 1 438 5 is_stmt 1 view .LVU306
 439:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 1038              		.loc 1 439 5 view .LVU307
 439:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 1039              		.loc 1 439 27 is_stmt 0 view .LVU308
 1040 005a 0323     		movs	r3, #3
 1041 005c 0893     		str	r3, [sp, #32]
 440:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1042              		.loc 1 440 5 is_stmt 1 view .LVU309
 440:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1043              		.loc 1 440 31 is_stmt 0 view .LVU310
ARM GAS  /tmp/ccuvFuh3.s 			page 32


 1044 005e 0723     		movs	r3, #7
 1045 0060 0993     		str	r3, [sp, #36]
 441:Core/Src/stm32f4xx_hal_msp.c **** 
 1046              		.loc 1 441 5 is_stmt 1 view .LVU311
 1047 0062 05A9     		add	r1, sp, #20
 1048 0064 4148     		ldr	r0, .L82+12
 1049              	.LVL44:
 441:Core/Src/stm32f4xx_hal_msp.c **** 
 1050              		.loc 1 441 5 is_stmt 0 view .LVU312
 1051 0066 FFF7FEFF 		bl	HAL_GPIO_Init
 1052              	.LVL45:
 445:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 1053              		.loc 1 445 5 is_stmt 1 view .LVU313
 445:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 1054              		.loc 1 445 29 is_stmt 0 view .LVU314
 1055 006a 4148     		ldr	r0, .L82+16
 1056 006c 414B     		ldr	r3, .L82+20
 1057 006e 0360     		str	r3, [r0]
 446:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 1058              		.loc 1 446 5 is_stmt 1 view .LVU315
 446:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 1059              		.loc 1 446 33 is_stmt 0 view .LVU316
 1060 0070 4FF00063 		mov	r3, #134217728
 1061 0074 4360     		str	r3, [r0, #4]
 447:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 1062              		.loc 1 447 5 is_stmt 1 view .LVU317
 447:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 1063              		.loc 1 447 35 is_stmt 0 view .LVU318
 1064 0076 4023     		movs	r3, #64
 1065 0078 8360     		str	r3, [r0, #8]
 448:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 1066              		.loc 1 448 5 is_stmt 1 view .LVU319
 448:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 1067              		.loc 1 448 35 is_stmt 0 view .LVU320
 1068 007a C560     		str	r5, [r0, #12]
 449:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1069              		.loc 1 449 5 is_stmt 1 view .LVU321
 449:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1070              		.loc 1 449 32 is_stmt 0 view .LVU322
 1071 007c 4FF48063 		mov	r3, #1024
 1072 0080 0361     		str	r3, [r0, #16]
 450:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1073              		.loc 1 450 5 is_stmt 1 view .LVU323
 450:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1074              		.loc 1 450 45 is_stmt 0 view .LVU324
 1075 0082 4561     		str	r5, [r0, #20]
 451:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 1076              		.loc 1 451 5 is_stmt 1 view .LVU325
 451:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 1077              		.loc 1 451 42 is_stmt 0 view .LVU326
 1078 0084 8561     		str	r5, [r0, #24]
 452:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 1079              		.loc 1 452 5 is_stmt 1 view .LVU327
 452:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 1080              		.loc 1 452 30 is_stmt 0 view .LVU328
 1081 0086 C561     		str	r5, [r0, #28]
 453:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
ARM GAS  /tmp/ccuvFuh3.s 			page 33


 1082              		.loc 1 453 5 is_stmt 1 view .LVU329
 453:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1083              		.loc 1 453 34 is_stmt 0 view .LVU330
 1084 0088 0562     		str	r5, [r0, #32]
 454:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 1085              		.loc 1 454 5 is_stmt 1 view .LVU331
 454:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 1086              		.loc 1 454 34 is_stmt 0 view .LVU332
 1087 008a 4562     		str	r5, [r0, #36]
 455:Core/Src/stm32f4xx_hal_msp.c ****     {
 1088              		.loc 1 455 5 is_stmt 1 view .LVU333
 455:Core/Src/stm32f4xx_hal_msp.c ****     {
 1089              		.loc 1 455 9 is_stmt 0 view .LVU334
 1090 008c FFF7FEFF 		bl	HAL_DMA_Init
 1091              	.LVL46:
 455:Core/Src/stm32f4xx_hal_msp.c ****     {
 1092              		.loc 1 455 8 view .LVU335
 1093 0090 58B9     		cbnz	r0, .L79
 1094              	.L72:
 460:Core/Src/stm32f4xx_hal_msp.c **** 
 1095              		.loc 1 460 5 is_stmt 1 view .LVU336
 460:Core/Src/stm32f4xx_hal_msp.c **** 
 1096              		.loc 1 460 5 view .LVU337
 1097 0092 374B     		ldr	r3, .L82+16
 1098 0094 6363     		str	r3, [r4, #52]
 460:Core/Src/stm32f4xx_hal_msp.c **** 
 1099              		.loc 1 460 5 view .LVU338
 1100 0096 9C63     		str	r4, [r3, #56]
 460:Core/Src/stm32f4xx_hal_msp.c **** 
 1101              		.loc 1 460 5 view .LVU339
 463:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 1102              		.loc 1 463 5 view .LVU340
 1103 0098 0022     		movs	r2, #0
 1104 009a 1146     		mov	r1, r2
 1105 009c 2520     		movs	r0, #37
 1106 009e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1107              	.LVL47:
 464:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 1108              		.loc 1 464 5 view .LVU341
 1109 00a2 2520     		movs	r0, #37
 1110 00a4 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1111              	.LVL48:
 1112 00a8 BAE7     		b	.L70
 1113              	.L79:
 457:Core/Src/stm32f4xx_hal_msp.c ****     }
 1114              		.loc 1 457 7 view .LVU342
 1115 00aa FFF7FEFF 		bl	Error_Handler
 1116              	.LVL49:
 1117 00ae F0E7     		b	.L72
 1118              	.LVL50:
 1119              	.L78:
 475:Core/Src/stm32f4xx_hal_msp.c **** 
 1120              		.loc 1 475 5 view .LVU343
 1121              	.LBB12:
 475:Core/Src/stm32f4xx_hal_msp.c **** 
 1122              		.loc 1 475 5 view .LVU344
 1123 00b0 0025     		movs	r5, #0
ARM GAS  /tmp/ccuvFuh3.s 			page 34


 1124 00b2 0395     		str	r5, [sp, #12]
 475:Core/Src/stm32f4xx_hal_msp.c **** 
 1125              		.loc 1 475 5 view .LVU345
 1126 00b4 2C4B     		ldr	r3, .L82+8
 1127 00b6 1A6C     		ldr	r2, [r3, #64]
 1128 00b8 42F40032 		orr	r2, r2, #131072
 1129 00bc 1A64     		str	r2, [r3, #64]
 475:Core/Src/stm32f4xx_hal_msp.c **** 
 1130              		.loc 1 475 5 view .LVU346
 1131 00be 1A6C     		ldr	r2, [r3, #64]
 1132 00c0 02F40032 		and	r2, r2, #131072
 1133 00c4 0392     		str	r2, [sp, #12]
 475:Core/Src/stm32f4xx_hal_msp.c **** 
 1134              		.loc 1 475 5 view .LVU347
 1135 00c6 039A     		ldr	r2, [sp, #12]
 1136              	.LBE12:
 475:Core/Src/stm32f4xx_hal_msp.c **** 
 1137              		.loc 1 475 5 view .LVU348
 477:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1138              		.loc 1 477 5 view .LVU349
 1139              	.LBB13:
 477:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1140              		.loc 1 477 5 view .LVU350
 1141 00c8 0495     		str	r5, [sp, #16]
 477:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1142              		.loc 1 477 5 view .LVU351
 1143 00ca 1A6B     		ldr	r2, [r3, #48]
 1144 00cc 42F00102 		orr	r2, r2, #1
 1145 00d0 1A63     		str	r2, [r3, #48]
 477:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1146              		.loc 1 477 5 view .LVU352
 1147 00d2 1B6B     		ldr	r3, [r3, #48]
 1148 00d4 03F00103 		and	r3, r3, #1
 1149 00d8 0493     		str	r3, [sp, #16]
 477:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1150              		.loc 1 477 5 view .LVU353
 1151 00da 049B     		ldr	r3, [sp, #16]
 1152              	.LBE13:
 477:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1153              		.loc 1 477 5 view .LVU354
 482:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1154              		.loc 1 482 5 view .LVU355
 482:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1155              		.loc 1 482 25 is_stmt 0 view .LVU356
 1156 00dc 0C23     		movs	r3, #12
 1157 00de 0593     		str	r3, [sp, #20]
 483:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1158              		.loc 1 483 5 is_stmt 1 view .LVU357
 483:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1159              		.loc 1 483 26 is_stmt 0 view .LVU358
 1160 00e0 0223     		movs	r3, #2
 1161 00e2 0693     		str	r3, [sp, #24]
 484:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1162              		.loc 1 484 5 is_stmt 1 view .LVU359
 485:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 1163              		.loc 1 485 5 view .LVU360
 485:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
ARM GAS  /tmp/ccuvFuh3.s 			page 35


 1164              		.loc 1 485 27 is_stmt 0 view .LVU361
 1165 00e4 0323     		movs	r3, #3
 1166 00e6 0893     		str	r3, [sp, #32]
 486:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1167              		.loc 1 486 5 is_stmt 1 view .LVU362
 486:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1168              		.loc 1 486 31 is_stmt 0 view .LVU363
 1169 00e8 0723     		movs	r3, #7
 1170 00ea 0993     		str	r3, [sp, #36]
 487:Core/Src/stm32f4xx_hal_msp.c **** 
 1171              		.loc 1 487 5 is_stmt 1 view .LVU364
 1172 00ec 05A9     		add	r1, sp, #20
 1173 00ee 1F48     		ldr	r0, .L82+12
 1174              	.LVL51:
 487:Core/Src/stm32f4xx_hal_msp.c **** 
 1175              		.loc 1 487 5 is_stmt 0 view .LVU365
 1176 00f0 FFF7FEFF 		bl	HAL_GPIO_Init
 1177              	.LVL52:
 491:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 1178              		.loc 1 491 5 is_stmt 1 view .LVU366
 491:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 1179              		.loc 1 491 29 is_stmt 0 view .LVU367
 1180 00f4 2048     		ldr	r0, .L82+24
 1181 00f6 214B     		ldr	r3, .L82+28
 1182 00f8 0360     		str	r3, [r0]
 492:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 1183              		.loc 1 492 5 is_stmt 1 view .LVU368
 492:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 1184              		.loc 1 492 33 is_stmt 0 view .LVU369
 1185 00fa 4FF00063 		mov	r3, #134217728
 1186 00fe 4360     		str	r3, [r0, #4]
 493:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 1187              		.loc 1 493 5 is_stmt 1 view .LVU370
 493:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 1188              		.loc 1 493 35 is_stmt 0 view .LVU371
 1189 0100 8560     		str	r5, [r0, #8]
 494:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 1190              		.loc 1 494 5 is_stmt 1 view .LVU372
 494:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 1191              		.loc 1 494 35 is_stmt 0 view .LVU373
 1192 0102 C560     		str	r5, [r0, #12]
 495:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1193              		.loc 1 495 5 is_stmt 1 view .LVU374
 495:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1194              		.loc 1 495 32 is_stmt 0 view .LVU375
 1195 0104 4FF48063 		mov	r3, #1024
 1196 0108 0361     		str	r3, [r0, #16]
 496:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1197              		.loc 1 496 5 is_stmt 1 view .LVU376
 496:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1198              		.loc 1 496 45 is_stmt 0 view .LVU377
 1199 010a 4561     		str	r5, [r0, #20]
 497:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 1200              		.loc 1 497 5 is_stmt 1 view .LVU378
 497:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 1201              		.loc 1 497 42 is_stmt 0 view .LVU379
 1202 010c 8561     		str	r5, [r0, #24]
ARM GAS  /tmp/ccuvFuh3.s 			page 36


 498:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 1203              		.loc 1 498 5 is_stmt 1 view .LVU380
 498:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 1204              		.loc 1 498 30 is_stmt 0 view .LVU381
 1205 010e C561     		str	r5, [r0, #28]
 499:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1206              		.loc 1 499 5 is_stmt 1 view .LVU382
 499:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1207              		.loc 1 499 34 is_stmt 0 view .LVU383
 1208 0110 0562     		str	r5, [r0, #32]
 500:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 1209              		.loc 1 500 5 is_stmt 1 view .LVU384
 500:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 1210              		.loc 1 500 34 is_stmt 0 view .LVU385
 1211 0112 4562     		str	r5, [r0, #36]
 501:Core/Src/stm32f4xx_hal_msp.c ****     {
 1212              		.loc 1 501 5 is_stmt 1 view .LVU386
 501:Core/Src/stm32f4xx_hal_msp.c ****     {
 1213              		.loc 1 501 9 is_stmt 0 view .LVU387
 1214 0114 FFF7FEFF 		bl	HAL_DMA_Init
 1215              	.LVL53:
 501:Core/Src/stm32f4xx_hal_msp.c ****     {
 1216              		.loc 1 501 8 view .LVU388
 1217 0118 D8B9     		cbnz	r0, .L80
 1218              	.L74:
 506:Core/Src/stm32f4xx_hal_msp.c **** 
 1219              		.loc 1 506 5 is_stmt 1 view .LVU389
 506:Core/Src/stm32f4xx_hal_msp.c **** 
 1220              		.loc 1 506 5 view .LVU390
 1221 011a 174B     		ldr	r3, .L82+24
 1222 011c A363     		str	r3, [r4, #56]
 506:Core/Src/stm32f4xx_hal_msp.c **** 
 1223              		.loc 1 506 5 view .LVU391
 1224 011e 9C63     		str	r4, [r3, #56]
 506:Core/Src/stm32f4xx_hal_msp.c **** 
 1225              		.loc 1 506 5 view .LVU392
 509:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 1226              		.loc 1 509 5 view .LVU393
 509:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 1227              		.loc 1 509 29 is_stmt 0 view .LVU394
 1228 0120 1748     		ldr	r0, .L82+32
 1229 0122 184B     		ldr	r3, .L82+36
 1230 0124 0360     		str	r3, [r0]
 510:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 1231              		.loc 1 510 5 is_stmt 1 view .LVU395
 510:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 1232              		.loc 1 510 33 is_stmt 0 view .LVU396
 1233 0126 4FF00063 		mov	r3, #134217728
 1234 012a 4360     		str	r3, [r0, #4]
 511:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 1235              		.loc 1 511 5 is_stmt 1 view .LVU397
 511:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 1236              		.loc 1 511 35 is_stmt 0 view .LVU398
 1237 012c 4023     		movs	r3, #64
 1238 012e 8360     		str	r3, [r0, #8]
 512:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 1239              		.loc 1 512 5 is_stmt 1 view .LVU399
ARM GAS  /tmp/ccuvFuh3.s 			page 37


 512:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 1240              		.loc 1 512 35 is_stmt 0 view .LVU400
 1241 0130 0023     		movs	r3, #0
 1242 0132 C360     		str	r3, [r0, #12]
 513:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1243              		.loc 1 513 5 is_stmt 1 view .LVU401
 513:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1244              		.loc 1 513 32 is_stmt 0 view .LVU402
 1245 0134 4FF48062 		mov	r2, #1024
 1246 0138 0261     		str	r2, [r0, #16]
 514:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1247              		.loc 1 514 5 is_stmt 1 view .LVU403
 514:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1248              		.loc 1 514 45 is_stmt 0 view .LVU404
 1249 013a 4361     		str	r3, [r0, #20]
 515:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 1250              		.loc 1 515 5 is_stmt 1 view .LVU405
 515:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 1251              		.loc 1 515 42 is_stmt 0 view .LVU406
 1252 013c 8361     		str	r3, [r0, #24]
 516:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 1253              		.loc 1 516 5 is_stmt 1 view .LVU407
 516:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 1254              		.loc 1 516 30 is_stmt 0 view .LVU408
 1255 013e C361     		str	r3, [r0, #28]
 517:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1256              		.loc 1 517 5 is_stmt 1 view .LVU409
 517:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1257              		.loc 1 517 34 is_stmt 0 view .LVU410
 1258 0140 0362     		str	r3, [r0, #32]
 518:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 1259              		.loc 1 518 5 is_stmt 1 view .LVU411
 518:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 1260              		.loc 1 518 34 is_stmt 0 view .LVU412
 1261 0142 4362     		str	r3, [r0, #36]
 519:Core/Src/stm32f4xx_hal_msp.c ****     {
 1262              		.loc 1 519 5 is_stmt 1 view .LVU413
 519:Core/Src/stm32f4xx_hal_msp.c ****     {
 1263              		.loc 1 519 9 is_stmt 0 view .LVU414
 1264 0144 FFF7FEFF 		bl	HAL_DMA_Init
 1265              	.LVL54:
 519:Core/Src/stm32f4xx_hal_msp.c ****     {
 1266              		.loc 1 519 8 view .LVU415
 1267 0148 30B9     		cbnz	r0, .L81
 1268              	.L75:
 524:Core/Src/stm32f4xx_hal_msp.c **** 
 1269              		.loc 1 524 5 is_stmt 1 view .LVU416
 524:Core/Src/stm32f4xx_hal_msp.c **** 
 1270              		.loc 1 524 5 view .LVU417
 1271 014a 0D4B     		ldr	r3, .L82+32
 1272 014c 6363     		str	r3, [r4, #52]
 524:Core/Src/stm32f4xx_hal_msp.c **** 
 1273              		.loc 1 524 5 view .LVU418
 1274 014e 9C63     		str	r4, [r3, #56]
 524:Core/Src/stm32f4xx_hal_msp.c **** 
 1275              		.loc 1 524 5 view .LVU419
 1276              		.loc 1 531 1 is_stmt 0 view .LVU420
ARM GAS  /tmp/ccuvFuh3.s 			page 38


 1277 0150 66E7     		b	.L70
 1278              	.L80:
 503:Core/Src/stm32f4xx_hal_msp.c ****     }
 1279              		.loc 1 503 7 is_stmt 1 view .LVU421
 1280 0152 FFF7FEFF 		bl	Error_Handler
 1281              	.LVL55:
 1282 0156 E0E7     		b	.L74
 1283              	.L81:
 521:Core/Src/stm32f4xx_hal_msp.c ****     }
 1284              		.loc 1 521 7 view .LVU422
 1285 0158 FFF7FEFF 		bl	Error_Handler
 1286              	.LVL56:
 1287 015c F5E7     		b	.L75
 1288              	.L83:
 1289 015e 00BF     		.align	2
 1290              	.L82:
 1291 0160 00100140 		.word	1073811456
 1292 0164 00440040 		.word	1073759232
 1293 0168 00380240 		.word	1073887232
 1294 016c 00000240 		.word	1073872896
 1295 0170 00000000 		.word	hdma_usart1_tx
 1296 0174 B8640240 		.word	1073898680
 1297 0178 00000000 		.word	hdma_usart2_rx
 1298 017c 88600240 		.word	1073897608
 1299 0180 00000000 		.word	hdma_usart2_tx
 1300 0184 A0600240 		.word	1073897632
 1301              		.cfi_endproc
 1302              	.LFE139:
 1304              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 1305              		.align	1
 1306              		.global	HAL_UART_MspDeInit
 1307              		.syntax unified
 1308              		.thumb
 1309              		.thumb_func
 1311              	HAL_UART_MspDeInit:
 1312              	.LVL57:
 1313              	.LFB140:
 532:Core/Src/stm32f4xx_hal_msp.c **** 
 533:Core/Src/stm32f4xx_hal_msp.c **** /**
 534:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 535:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 536:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 537:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 538:Core/Src/stm32f4xx_hal_msp.c **** */
 539:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 540:Core/Src/stm32f4xx_hal_msp.c **** {
 1314              		.loc 1 540 1 view -0
 1315              		.cfi_startproc
 1316              		@ args = 0, pretend = 0, frame = 0
 1317              		@ frame_needed = 0, uses_anonymous_args = 0
 1318              		.loc 1 540 1 is_stmt 0 view .LVU424
 1319 0000 10B5     		push	{r4, lr}
 1320              		.cfi_def_cfa_offset 8
 1321              		.cfi_offset 4, -8
 1322              		.cfi_offset 14, -4
 1323 0002 0446     		mov	r4, r0
 541:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART1)
ARM GAS  /tmp/ccuvFuh3.s 			page 39


 1324              		.loc 1 541 3 is_stmt 1 view .LVU425
 1325              		.loc 1 541 11 is_stmt 0 view .LVU426
 1326 0004 0368     		ldr	r3, [r0]
 1327              		.loc 1 541 5 view .LVU427
 1328 0006 154A     		ldr	r2, .L90
 1329 0008 9342     		cmp	r3, r2
 1330 000a 03D0     		beq	.L88
 542:Core/Src/stm32f4xx_hal_msp.c ****   {
 543:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 544:Core/Src/stm32f4xx_hal_msp.c **** 
 545:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 546:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 547:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 548:Core/Src/stm32f4xx_hal_msp.c **** 
 549:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 550:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> USART1_TX
 551:Core/Src/stm32f4xx_hal_msp.c ****     PA10     ------> USART1_RX
 552:Core/Src/stm32f4xx_hal_msp.c ****     */
 553:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 554:Core/Src/stm32f4xx_hal_msp.c **** 
 555:Core/Src/stm32f4xx_hal_msp.c ****     /* USART1 DMA DeInit */
 556:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 557:Core/Src/stm32f4xx_hal_msp.c **** 
 558:Core/Src/stm32f4xx_hal_msp.c ****     /* USART1 interrupt DeInit */
 559:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART1_IRQn);
 560:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 561:Core/Src/stm32f4xx_hal_msp.c **** 
 562:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 563:Core/Src/stm32f4xx_hal_msp.c ****   }
 564:Core/Src/stm32f4xx_hal_msp.c ****   else if(huart->Instance==USART2)
 1331              		.loc 1 564 8 is_stmt 1 view .LVU428
 1332              		.loc 1 564 10 is_stmt 0 view .LVU429
 1333 000c 144A     		ldr	r2, .L90+4
 1334 000e 9342     		cmp	r3, r2
 1335 0010 12D0     		beq	.L89
 1336              	.LVL58:
 1337              	.L84:
 565:Core/Src/stm32f4xx_hal_msp.c ****   {
 566:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 567:Core/Src/stm32f4xx_hal_msp.c **** 
 568:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 569:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 570:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 571:Core/Src/stm32f4xx_hal_msp.c **** 
 572:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 573:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 574:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 575:Core/Src/stm32f4xx_hal_msp.c ****     */
 576:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, MCU_TX_GPS_RX_Pin|MCU_RX_GPS_TX_Pin);
 577:Core/Src/stm32f4xx_hal_msp.c **** 
 578:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2 DMA DeInit */
 579:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmarx);
 580:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 581:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 582:Core/Src/stm32f4xx_hal_msp.c **** 
 583:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 584:Core/Src/stm32f4xx_hal_msp.c ****   }
ARM GAS  /tmp/ccuvFuh3.s 			page 40


 585:Core/Src/stm32f4xx_hal_msp.c **** 
 586:Core/Src/stm32f4xx_hal_msp.c **** }
 1338              		.loc 1 586 1 view .LVU430
 1339 0012 10BD     		pop	{r4, pc}
 1340              	.LVL59:
 1341              	.L88:
 547:Core/Src/stm32f4xx_hal_msp.c **** 
 1342              		.loc 1 547 5 is_stmt 1 view .LVU431
 1343 0014 02F59432 		add	r2, r2, #75776
 1344 0018 536C     		ldr	r3, [r2, #68]
 1345 001a 23F01003 		bic	r3, r3, #16
 1346 001e 5364     		str	r3, [r2, #68]
 553:Core/Src/stm32f4xx_hal_msp.c **** 
 1347              		.loc 1 553 5 view .LVU432
 1348 0020 4FF4C061 		mov	r1, #1536
 1349 0024 0F48     		ldr	r0, .L90+8
 1350              	.LVL60:
 553:Core/Src/stm32f4xx_hal_msp.c **** 
 1351              		.loc 1 553 5 is_stmt 0 view .LVU433
 1352 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1353              	.LVL61:
 556:Core/Src/stm32f4xx_hal_msp.c **** 
 1354              		.loc 1 556 5 is_stmt 1 view .LVU434
 1355 002a 606B     		ldr	r0, [r4, #52]
 1356 002c FFF7FEFF 		bl	HAL_DMA_DeInit
 1357              	.LVL62:
 559:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 1358              		.loc 1 559 5 view .LVU435
 1359 0030 2520     		movs	r0, #37
 1360 0032 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1361              	.LVL63:
 1362 0036 ECE7     		b	.L84
 1363              	.LVL64:
 1364              	.L89:
 570:Core/Src/stm32f4xx_hal_msp.c **** 
 1365              		.loc 1 570 5 view .LVU436
 1366 0038 02F5FA32 		add	r2, r2, #128000
 1367 003c 136C     		ldr	r3, [r2, #64]
 1368 003e 23F40033 		bic	r3, r3, #131072
 1369 0042 1364     		str	r3, [r2, #64]
 576:Core/Src/stm32f4xx_hal_msp.c **** 
 1370              		.loc 1 576 5 view .LVU437
 1371 0044 0C21     		movs	r1, #12
 1372 0046 0748     		ldr	r0, .L90+8
 1373              	.LVL65:
 576:Core/Src/stm32f4xx_hal_msp.c **** 
 1374              		.loc 1 576 5 is_stmt 0 view .LVU438
 1375 0048 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1376              	.LVL66:
 579:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 1377              		.loc 1 579 5 is_stmt 1 view .LVU439
 1378 004c A06B     		ldr	r0, [r4, #56]
 1379 004e FFF7FEFF 		bl	HAL_DMA_DeInit
 1380              	.LVL67:
 580:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 1381              		.loc 1 580 5 view .LVU440
 1382 0052 606B     		ldr	r0, [r4, #52]
ARM GAS  /tmp/ccuvFuh3.s 			page 41


 1383 0054 FFF7FEFF 		bl	HAL_DMA_DeInit
 1384              	.LVL68:
 1385              		.loc 1 586 1 is_stmt 0 view .LVU441
 1386 0058 DBE7     		b	.L84
 1387              	.L91:
 1388 005a 00BF     		.align	2
 1389              	.L90:
 1390 005c 00100140 		.word	1073811456
 1391 0060 00440040 		.word	1073759232
 1392 0064 00000240 		.word	1073872896
 1393              		.cfi_endproc
 1394              	.LFE140:
 1396              		.text
 1397              	.Letext0:
 1398              		.file 2 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 1399              		.file 3 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 1400              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xc.h"
 1401              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 1402              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1403              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 1404              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1405              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1406              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_crc.h"
 1407              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 1408              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rtc.h"
 1409              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 1410              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 1411              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 1412              		.file 16 "Core/Inc/main.h"
ARM GAS  /tmp/ccuvFuh3.s 			page 42


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_msp.c
     /tmp/ccuvFuh3.s:20     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccuvFuh3.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccuvFuh3.s:78     .text.HAL_MspInit:0000000000000034 $d
     /tmp/ccuvFuh3.s:83     .text.HAL_CRC_MspInit:0000000000000000 $t
     /tmp/ccuvFuh3.s:89     .text.HAL_CRC_MspInit:0000000000000000 HAL_CRC_MspInit
     /tmp/ccuvFuh3.s:135    .text.HAL_CRC_MspInit:0000000000000028 $d
     /tmp/ccuvFuh3.s:141    .text.HAL_CRC_MspDeInit:0000000000000000 $t
     /tmp/ccuvFuh3.s:147    .text.HAL_CRC_MspDeInit:0000000000000000 HAL_CRC_MspDeInit
     /tmp/ccuvFuh3.s:176    .text.HAL_CRC_MspDeInit:0000000000000018 $d
     /tmp/ccuvFuh3.s:182    .text.HAL_I2C_MspInit:0000000000000000 $t
     /tmp/ccuvFuh3.s:188    .text.HAL_I2C_MspInit:0000000000000000 HAL_I2C_MspInit
     /tmp/ccuvFuh3.s:447    .text.HAL_I2C_MspInit:0000000000000114 $d
     /tmp/ccuvFuh3.s:459    .text.HAL_I2C_MspDeInit:0000000000000000 $t
     /tmp/ccuvFuh3.s:465    .text.HAL_I2C_MspDeInit:0000000000000000 HAL_I2C_MspDeInit
     /tmp/ccuvFuh3.s:519    .text.HAL_I2C_MspDeInit:000000000000003c $d
     /tmp/ccuvFuh3.s:527    .text.HAL_RTC_MspInit:0000000000000000 $t
     /tmp/ccuvFuh3.s:533    .text.HAL_RTC_MspInit:0000000000000000 HAL_RTC_MspInit
     /tmp/ccuvFuh3.s:604    .text.HAL_RTC_MspInit:0000000000000040 $d
     /tmp/ccuvFuh3.s:610    .text.HAL_RTC_MspDeInit:0000000000000000 $t
     /tmp/ccuvFuh3.s:616    .text.HAL_RTC_MspDeInit:0000000000000000 HAL_RTC_MspDeInit
     /tmp/ccuvFuh3.s:644    .text.HAL_RTC_MspDeInit:0000000000000014 $d
     /tmp/ccuvFuh3.s:650    .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/ccuvFuh3.s:656    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/ccuvFuh3.s:870    .text.HAL_SPI_MspInit:00000000000000d0 $d
     /tmp/ccuvFuh3.s:880    .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/ccuvFuh3.s:886    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/ccuvFuh3.s:935    .text.HAL_SPI_MspDeInit:0000000000000030 $d
     /tmp/ccuvFuh3.s:942    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccuvFuh3.s:948    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccuvFuh3.s:1291   .text.HAL_UART_MspInit:0000000000000160 $d
     /tmp/ccuvFuh3.s:1305   .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccuvFuh3.s:1311   .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccuvFuh3.s:1390   .text.HAL_UART_MspDeInit:000000000000005c $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_DMA_Init
Error_Handler
hdma_i2c3_rx
hdma_i2c3_tx
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_RCCEx_PeriphCLKConfig
hdma_spi1_rx
hdma_spi1_tx
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
hdma_usart1_tx
hdma_usart2_rx
hdma_usart2_tx
HAL_NVIC_DisableIRQ
