
---------- Begin Simulation Statistics ----------
sim_seconds                                  4.527880                       # Number of seconds simulated
sim_ticks                                4527879994000                       # Number of ticks simulated
final_tick                               26937239885000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  34864                       # Simulator instruction rate (inst/s)
host_op_rate                                    59980                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1578599048                       # Simulator tick rate (ticks/s)
host_mem_usage                                2247980                       # Number of bytes of host memory used
host_seconds                                  2868.29                       # Real time elapsed on the host
sim_insts                                   100000007                       # Number of instructions simulated
sim_ops                                     172039688                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         8320                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data      1070656                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.inst                64                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data                64                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1079104                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         8320                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst           64                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            8384                       # Number of instructions bytes read from this memory
system.physmem.num_reads::switch_cpus.inst          130                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data        16729                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.inst                  1                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                  1                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 16861                       # Number of read requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst         1838                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data       236459                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.inst                   14                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data                   14                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                  238324                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst         1838                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst              14                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total               1852                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst         1838                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data       236459                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst                  14                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data                  14                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                 238324                       # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles               4527879985                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups         17372429                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted     17372429                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect       701945                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups      10286497                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits         10261064                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS                0                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles     16331757                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              128139844                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            17372429                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     10261064                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              35181568                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         6282094                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles      919460406                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.CacheLines          15658653                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        147727                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    976552803                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.227717                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.247633                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        941437233     96.40%     96.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1695875      0.17%     96.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1244085      0.13%     96.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1806756      0.19%     96.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1734953      0.18%     97.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          5236948      0.54%     97.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          2302827      0.24%     97.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          2920780      0.30%     98.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         18173346      1.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    976552803                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.003837                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.028300                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         24138561                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     912129804                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          25022862                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       9682497                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        5579072                       # Number of cycles decode is squashing
system.switch_cpus.decode.DecodedInsts      220058868                       # Number of instructions handled by decode
system.switch_cpus.rename.SquashCycles        5579072                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         29016382                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       878128035                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          29593798                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      34235509                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      217474298                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         32107                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       26542218                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents       6314960                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.FullRegisterEvents        75881                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands    266500164                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     552312863                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    552311589                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         1274                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps     211379024                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         55121038                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          65171084                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     39001223                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     16722663                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      2731900                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1433461                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          214070037                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded           40                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         183229895                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      8067691                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     41343969                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     82449802                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved           40                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    976552803                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.187629                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.580284                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    883314694     90.45%     90.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      3246323      0.33%     90.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     89991786      9.22%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    976552803                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass       176431      0.10%      0.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     134846408     73.59%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd          336      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     33873388     18.49%     92.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     14333332      7.82%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      183229895                       # Type of FU issued
system.switch_cpus.iq.rate                   0.040467                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt                   0                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate                  0                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   1351079490                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    255414285                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    182814975                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads          792                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes          670                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses          387                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      183053071                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses             393                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      4562520                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      6880145                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         2110                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          910                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      3146553                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked          226                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        5579072                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles       864527141                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        261096                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    214070077                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        13493                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      39001223                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts     16722663                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          92021                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents           243                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          910                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       429369                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       285054                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       714423                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     182989515                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      33715033                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       240378                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             48000925                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         14001428                       # Number of branches executed
system.switch_cpus.iew.exec_stores           14285892                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.040414                       # Inst execution rate
system.switch_cpus.iew.wb_sent              182880283                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             182815362                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         142609171                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         248255594                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.040375                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.574445                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts     42031832                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts       701945                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    970973731                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.177183                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.878383                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    902108934     92.91%     92.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     34284203      3.53%     96.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     13720664      1.41%     97.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      8675152      0.89%     98.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1859601      0.19%     98.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       939437      0.10%     99.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1233166      0.13%     99.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       466485      0.05%     99.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      7686089      0.79%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    970973731                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus.commit.committedOps      172039679                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               45697172                       # Number of memory references committed
system.switch_cpus.commit.loads              32121069                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches           13149771                       # Number of branches committed
system.switch_cpus.commit.fp_insts                384                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         171872157                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events       7686089                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           1177359153                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           433748734                       # The number of ROB writes
system.switch_cpus.timesIdled                  166331                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles              3551327182                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           100000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps             172039679                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total     100000004                       # Number of Instructions Simulated
system.switch_cpus.cpi                      45.278798                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                45.278798                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.022085                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.022085                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        386924441                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       223951235                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads               672                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes              403                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads        74997554                       # number of misc regfile reads
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                      11694.967995                       # Cycle average of tags in use
system.l2.total_refs                           367833                       # Total number of references to valid blocks.
system.l2.sampled_refs                          16818                       # Sample count of references to valid blocks.
system.l2.avg_refs                          21.871388                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          6820.102301                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst     112.060810                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data    4761.677485                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               1.000000                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data               0.127399                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.208133                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.003420                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.145315                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.000004                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.356902                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data       191232                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  191232                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           188377                       # number of Writeback hits
system.l2.Writeback_hits::total                188377                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data        28702                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 28702                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.data        219934                       # number of demand (read+write) hits
system.l2.demand_hits::total                   219934                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data       219934                       # number of overall hits
system.l2.overall_hits::total                  219934                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          130                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         6263                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.inst                  1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                  1                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  6395                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data        10466                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10466                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          130                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        16729                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.inst                   1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                   1                       # number of demand (read+write) misses
system.l2.demand_misses::total                  16861                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          130                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        16729                       # number of overall misses
system.l2.overall_misses::cpu.inst                  1                       # number of overall misses
system.l2.overall_misses::cpu.data                  1                       # number of overall misses
system.l2.overall_misses::total                 16861                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst   2912361000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 140308039500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    143220400500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data 234459357000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  234459357000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   2912361000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 374767396500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     377679757500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   2912361000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 374767396500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    377679757500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst          130                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data       197495                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.inst                1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data                1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              197627                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       188377                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            188377                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data        39168                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             39168                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst          130                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data       236663                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.inst                 1                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data                 1                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               236795                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst          130                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data       236663                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.inst                1                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data                1                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              236795                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.031712                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.032359                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.267208                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.267208                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.070687                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.071205                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.070687                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.071205                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 22402776.923077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 22402688.727447                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 22395684.206411                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 22402002.388687                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 22402002.388687                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 22402776.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 22402259.340068                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 22399606.043532                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 22402776.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 22402259.340068                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 22399606.043532                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::switch_cpus.inst          130                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         6263                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             6393                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        10466                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10466                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          130                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        16729                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             16859                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          130                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        16729                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            16859                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst   2910801000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data 140232883000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 143143684000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data 234333765000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 234333765000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst   2910801000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 374566648000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 377477449000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst   2910801000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 374566648000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 377477449000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.031712                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.032349                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.267208                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.267208                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.070687                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.071197                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.070687                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.071197                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 22390776.923077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 22390688.647613                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 22390690.442672                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 22390002.388687                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 22390002.388687                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 22390776.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 22390259.310180                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 22390263.301501                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 22390776.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 22390259.310180                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 22390263.301501                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.numCycles                               10                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           3                       # Number of instructions committed
system.cpu.committedOps                             9                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     9                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            9                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                  19                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 11                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             3                       # number of memory refs
system.cpu.num_load_insts                           3                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                         10                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                113.060810                       # Cycle average of tags in use
system.cpu.icache.total_refs                 15658484                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    131                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               119530.412214                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst   112.060810                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst       1.000000                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.218869                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.001953                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.220822                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst     15658480                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::cpu.inst            4                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15658484                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     15658480                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::cpu.inst             4                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15658484                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     15658480                       # number of overall hits
system.cpu.icache.overall_hits::cpu.inst            4                       # number of overall hits
system.cpu.icache.overall_hits::total        15658484                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst          173                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           174                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst          173                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            174                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst          173                       # number of overall misses
system.cpu.icache.overall_misses::cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::total           174                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   3829147000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3829147000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   3829147000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3829147000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   3829147000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3829147000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     15658653                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::cpu.inst            5                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15658658                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     15658653                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::cpu.inst            5                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15658658                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     15658653                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst            5                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15658658                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000011                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000011                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 22133797.687861                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 22006591.954023                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 22133797.687861                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 22006591.954023                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 22133797.687861                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 22006591.954023                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           13                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           13                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst           43                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           43                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst           43                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           43                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst           43                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           43                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst          130                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          130                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst          130                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          130                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst          130                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          130                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   2912623000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2912623000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   2912623000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2912623000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   2912623000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2912623000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 22404792.307692                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 22404792.307692                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 22404792.307692                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 22404792.307692                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 22404792.307692                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 22404792.307692                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 235640                       # number of replacements
system.cpu.dcache.tagsinuse               1020.298359                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 42188215                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 236664                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                 178.262072                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           22911213945000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data  1020.215035                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data       0.083324                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.996304                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.000081                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.996385                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data     28651280                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::cpu.data            2                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28651282                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     13536933                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13536933                       # number of WriteReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     42188213                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::cpu.data             2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         42188215                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     42188213                       # number of overall hits
system.cpu.dcache.overall_hits::cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::total        42188215                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       500992                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        500993                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        39169                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        39169                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       540161                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         540162                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       540161                       # number of overall misses
system.cpu.dcache.overall_misses::cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::total        540162                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 11023737278000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 11023737278000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 876454281500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 876454281500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 11900191559500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 11900191559500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 11900191559500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 11900191559500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     29152272                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::cpu.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     29152275                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     13576102                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13576102                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     42728374                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     42728377                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     42728374                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     42728377                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.017185                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.333333                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017185                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.002885                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002885                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.012642                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.333333                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012642                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.012642                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.333333                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012642                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 22003818.979145                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22003775.058733                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 22376223.071817                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 22376223.071817                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 22030823.327675                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22030782.542089                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 22030823.327675                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22030782.542089                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       530537                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                24                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 22105.708333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       188377                       # number of writebacks
system.cpu.dcache.writebacks::total            188377                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       303497                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       303497                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data       303498                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       303498                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data       303498                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       303498                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data       197495                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       197495                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data        39168                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        39168                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data       236663                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       236663                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data       236663                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       236663                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 4416659663000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 4416659663000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 876314447000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 876314447000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 5292974110000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 5292974110000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 5292974110000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 5292974110000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.006775                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006775                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.002885                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002885                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.005539                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005539                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.005539                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005539                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 22363399.898732                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22363399.898732                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 22373224.239175                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22373224.239175                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 22365025.838428                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22365025.838428                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 22365025.838428                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22365025.838428                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
