#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Feb 25 21:47:43 2026
# Process ID: 828700
# Current directory: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/vivado.log
# Journal file: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/vivado.jou
# Running On        :kdplab01
# Platform          :unknown
# Operating System  :unknown
# Processor Detail  :Intel(R) Xeon(R) Silver 4314 CPU @ 2.40GHz
# CPU Frequency     :3402.444 MHz
# CPU Physical cores:32
# CPU Logical cores :64
# Host memory       :134212 MB
# Swap memory       :4294 MB
# Total Virtual     :138507 MB
# Available Virtual :110810 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "myproject"
## variable backend
## set backend "vivado"
## variable part
## set part "xc7z020clg400-1"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 12.5%
## variable version
## set version "1.0.0"
# add_files ${project_name}_prj/solution1/syn/vhdl
# synth_design -top ${project_name} -part $part
Command: synth_design -top myproject -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 828862
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2106.551 ; gain = 426.613 ; free physical = 93638 ; free virtual = 108355
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'myproject' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject.vhd:34]
INFO: [Synth 8-3491] module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.vhd:11' bound to instance 'call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143' of component 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject.vhd:942]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.vhd:54]
INFO: [Synth 8-3491] module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s.vhd:11' bound to instance 'call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151' of component 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject.vhd:983]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s.vhd:88]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11' bound to instance 'grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_191' of component 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject.vhd:1058]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:70]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U40' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:3309]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_5ns_21_2_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U41' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:3324]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U42' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:3339]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_6s_21_2_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U43' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:3354]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_5s_21_2_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U44' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:3369]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U45' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:3384]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U46' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:3399]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U47' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:3414]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U48' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:3429]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_6ns_21_2_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U49' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:3444]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U50' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:3459]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U51' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:3474]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U52' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:3489]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U53' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:3504]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U54' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:3519]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U55' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:3534]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U56' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:3549]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U57' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:3564]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U58' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:3579]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U59' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:3594]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U60' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:3609]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U61' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:3624]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U62' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:3639]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U63' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:3654]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U64' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:3669]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U65' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:3684]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U66' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:3699]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U67' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:3714]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U68' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:3729]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U69' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:3744]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U70' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:3759]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U71' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:3774]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U72' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:3789]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U73' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:3804]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U74' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:3819]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U75' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:3834]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U76' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:3849]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U77' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:3864]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U78' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:3879]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U79' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:3894]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U80' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:3909]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U81' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:3924]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U82' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:3939]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U83' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:3954]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U84' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:3969]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U85' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:3984]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U86' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:3999]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U87' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:4014]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U88' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:4029]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U89' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:4044]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U90' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:4059]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U91' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:4074]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U92' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:4089]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U93' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:4104]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U94' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:4119]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U95' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:4134]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U96' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:4149]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U97' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:4164]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U98' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:4179]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U99' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:4194]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U100' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:4209]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U101' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:4224]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U102' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:4239]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U103' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:4254]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U104' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:4269]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U105' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:4284]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U106' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:4299]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:70]
INFO: [Synth 8-3491] module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.vhd:11' bound to instance 'call_ret3_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_230' of component 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject.vhd:1115]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.vhd:22]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.vhd:11' bound to instance 'grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_236' of component 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject.vhd:1124]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U146' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.vhd:178]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U147' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.vhd:31]
INFO: [Synth 8-3491] module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s.vhd:11' bound to instance 'grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_242' of component 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject.vhd:1142]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s.vhd:55]
INFO: [Synth 8-3491] module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s.vhd:11' bound to instance 'grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_262' of component 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject.vhd:1184]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s.vhd:35]
INFO: [Synth 8-3491] module 'myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s.vhd:11' bound to instance 'call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_272' of component 'myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject.vhd:1206]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s.vhd:62]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.vhd:11' bound to instance 'grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_298' of component 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject.vhd:1255]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.vhd:49]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U194' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.vhd:1292]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U195' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.vhd:1307]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U196' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.vhd:1322]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U197' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.vhd:1337]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U198' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.vhd:1352]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U199' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.vhd:1367]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U200' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.vhd:1382]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U201' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.vhd:1397]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U202' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.vhd:1412]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U203' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.vhd:1427]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U204' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.vhd:1442]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U205' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.vhd:1457]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U206' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.vhd:1472]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U207' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.vhd:1487]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U208' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.vhd:1502]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U209' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.vhd:1517]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U210' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.vhd:1532]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U211' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.vhd:1547]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U212' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.vhd:1562]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U213' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.vhd:1577]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U214' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.vhd:1592]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U215' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.vhd:1607]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.vhd:49]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s.vhd:39]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_8ns_6s_14_1_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_6s_14_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_8ns_6s_14_1_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_6s_14_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_8ns_6ns_13_1_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_6ns_13_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_8ns_6ns_13_1_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_6ns_13_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_8ns_5ns_12_1_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_5ns_12_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_8ns_5ns_12_1_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_5ns_12_1_0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s.vhd:31]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s.vhd:31]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s.vhd:28]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'myproject' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_029/myproject_prj/solution1/syn/vhdl/myproject.vhd:34]
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module myproject_mul_16s_6s_21_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module myproject_mul_16s_5s_21_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module myproject_mul_16s_5ns_21_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module myproject_mul_16s_6ns_21_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2274.488 ; gain = 594.551 ; free physical = 93550 ; free virtual = 108270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2274.488 ; gain = 594.551 ; free physical = 93610 ; free virtual = 108330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2282.492 ; gain = 602.555 ; free physical = 93610 ; free virtual = 108330
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2345.188 ; gain = 665.250 ; free physical = 93143 ; free virtual = 107877
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   21 Bit       Adders := 107   
	   2 Input   21 Bit       Adders := 50    
	   3 Input   20 Bit       Adders := 101   
	   2 Input   20 Bit       Adders := 18    
	   3 Input   19 Bit       Adders := 41    
	   3 Input   16 Bit       Adders := 234   
	   2 Input   16 Bit       Adders := 140   
	   2 Input   15 Bit       Adders := 34    
	   3 Input   15 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 32    
	   3 Input   14 Bit       Adders := 3     
	   2 Input   13 Bit       Adders := 28    
	   3 Input   13 Bit       Adders := 7     
	   2 Input   12 Bit       Adders := 27    
	   3 Input   12 Bit       Adders := 4     
	   2 Input   11 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 4     
	   3 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 35    
+---XORs : 
	   2 Input      1 Bit         XORs := 71    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	              336 Bit    Registers := 1     
	              208 Bit    Registers := 1     
	               21 Bit    Registers := 13    
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 4     
	               18 Bit    Registers := 7     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 875   
	               15 Bit    Registers := 175   
	               14 Bit    Registers := 88    
	               13 Bit    Registers := 32    
	               12 Bit    Registers := 29    
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 84    
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 161   
+---Muxes : 
	   2 Input  336 Bit        Muxes := 1     
	   2 Input  208 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 31    
	   2 Input   14 Bit        Muxes := 1     
	   3 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 136   
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 46    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U76/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U76/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U76/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U76/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U76/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U56/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U56/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U56/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U56/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U56/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U67/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U67/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U67/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U67/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U67/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U68/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U68/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U68/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U68/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U68/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U73/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U73/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U73/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U73/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U73/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U96/buff0_reg, operation Mode is: (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U96/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U96/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U96/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U96/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U66/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U66/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U66/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U66/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U66/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U58/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U58/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U58/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U58/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U58/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U100/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U100/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U100/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U100/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U100/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U106/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U106/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U106/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U106/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U106/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U47/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U47/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U47/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U47/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U47/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U90/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U90/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U90/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U90/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U90/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U103/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U103/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U103/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U103/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U103/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U53/buff0_reg, operation Mode is: (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U53/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U53/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U53/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U53/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U79/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U79/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U79/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U79/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U79/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U52/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U52/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U52/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U52/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U52/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U60/buff0_reg, operation Mode is: (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U60/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U60/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U60/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U60/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U42/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U42/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U42/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U42/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U42/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U86/buff0_reg, operation Mode is: (A*(B:0x1b))'.
DSP Report: register mul_16s_6ns_21_2_0_U86/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U86/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U86/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U86/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U51/buff0_reg, operation Mode is: (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U51/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U51/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U51/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U51/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U41/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U41/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U41/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U41/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U41/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U91/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U91/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U91/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U91/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U91/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U94/buff0_reg, operation Mode is: (A2*(B:0xd))'.
DSP Report: register data_13_val_read_reg_153528_reg is absorbed into DSP mul_16s_5ns_21_2_0_U94/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U94/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U94/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U94/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U94/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U87/buff0_reg, operation Mode is: (A2*(B:0xb))'.
DSP Report: register data_12_val_read_reg_153540_reg is absorbed into DSP mul_16s_5ns_21_2_0_U87/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U87/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U87/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U87/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U87/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U95/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U95/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U95/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U95/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U95/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U50/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U50/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U50/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U50/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U50/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U72/buff0_reg, operation Mode is: (A2*(B:0x1b))'.
DSP Report: register data_16_val_read_reg_153496_reg is absorbed into DSP mul_16s_6ns_21_2_0_U72/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U72/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U72/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U72/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U72/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U81/buff0_reg, operation Mode is: (A2*(B:0x16))'.
DSP Report: register data_15_val_read_reg_153508_reg is absorbed into DSP mul_16s_6ns_21_2_0_U81/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U81/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U81/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U81/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U81/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U70/buff0_reg, operation Mode is: (A2*(B:0x19))'.
DSP Report: register data_12_val_read_reg_153540_reg is absorbed into DSP mul_16s_6ns_21_2_0_U70/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U70/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U70/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U70/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U70/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U65/buff0_reg, operation Mode is: (A2*(B:0x3ffe6))'.
DSP Report: register data_15_val_read_reg_153508_reg is absorbed into DSP mul_16s_6s_21_2_0_U65/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U65/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U65/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U65/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U65/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U45/buff0_reg, operation Mode is: (A2*(B:0xb))'.
DSP Report: register data_14_val_read_reg_153517_reg is absorbed into DSP mul_16s_5ns_21_2_0_U45/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U45/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U45/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U45/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U45/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U89/buff0_reg, operation Mode is: (A2*(B:0x3ffed))'.
DSP Report: register data_14_val_read_reg_153517_reg is absorbed into DSP mul_16s_6s_21_2_0_U89/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U89/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U89/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U89/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U89/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U57/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U57/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U57/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U57/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U57/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U59/buff0_reg, operation Mode is: (A2*(B:0x3ffe3))'.
DSP Report: register data_14_val_read_reg_153517_reg is absorbed into DSP mul_16s_6s_21_2_0_U59/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U59/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U59/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U59/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U59/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U75/buff0_reg, operation Mode is: (A2*(B:0x1a))'.
DSP Report: register data_14_val_read_reg_153517_reg is absorbed into DSP mul_16s_6ns_21_2_0_U75/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U75/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U75/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U75/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U75/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U49/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U49/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U49/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U49/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U49/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U69/buff0_reg, operation Mode is: (A2*(B:0x15))'.
DSP Report: register data_13_val_read_reg_153528_reg is absorbed into DSP mul_16s_6ns_21_2_0_U69/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U69/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U69/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U69/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U69/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U77/buff0_reg, operation Mode is: (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U77/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U77/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U77/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U77/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U48/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U48/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U48/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U48/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U48/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U82/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U82/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U82/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U82/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U82/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U85/buff0_reg, operation Mode is: (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U85/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U85/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U85/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U85/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U104/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U104/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U104/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U104/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U104/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U97/buff0_reg, operation Mode is: (A2*(B:0x3ffed))'.
DSP Report: register data_3_val_read_reg_153638_reg is absorbed into DSP mul_16s_6s_21_2_0_U97/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U97/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U97/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U97/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U97/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U40/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U40/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U40/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U40/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U40/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U84/buff0_reg, operation Mode is: (A2*(B:0xd))'.
DSP Report: register data_3_val_read_reg_153638_reg is absorbed into DSP mul_16s_5ns_21_2_0_U84/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U84/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U84/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U84/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U84/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U93/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U93/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U93/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U93/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U93/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U101/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U101/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U101/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U101/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U101/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U99/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U99/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U99/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U99/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U99/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U54/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U54/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U54/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U54/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U54/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U92/buff0_reg, operation Mode is: (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U92/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U92/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U92/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U92/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U61/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U61/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U61/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U61/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U61/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U78/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U78/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U78/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U78/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U78/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U102/buff0_reg, operation Mode is: (A*(B:0x1b))'.
DSP Report: register mul_16s_6ns_21_2_0_U102/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U102/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U102/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U102/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U213/buff0_reg, operation Mode is: (A2*(B:0xd))'.
DSP Report: register data_5_val_int_reg_reg is absorbed into DSP mul_16s_5ns_21_2_0_U213/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U213/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U213/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U213/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U213/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U197/buff0_reg, operation Mode is: (A''*(B:0xb))'.
DSP Report: register data_6_val_int_reg_reg is absorbed into DSP mul_16s_5ns_21_2_0_U197/buff0_reg.
DSP Report: register data_6_val_read_reg_26189_reg is absorbed into DSP mul_16s_5ns_21_2_0_U197/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U197/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U197/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U197/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U197/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U210/buff0_reg, operation Mode is: (A2*(B:0x3ffeb))'.
DSP Report: register data_11_val_int_reg_reg is absorbed into DSP mul_16s_6s_21_2_0_U210/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U210/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U210/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U210/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U210/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U201/buff0_reg, operation Mode is: (A2*(B:0xd))'.
DSP Report: register data_18_val_int_reg_reg is absorbed into DSP mul_16s_5ns_21_2_0_U201/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U201/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U201/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U201/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U201/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U218/buff0_reg, operation Mode is: (A2*(B:0x3ffe3))'.
DSP Report: register data_6_val_int_reg_reg is absorbed into DSP mul_16s_6s_21_2_0_U218/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U218/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U218/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U218/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U218/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U216/buff0_reg, operation Mode is: (A2*(B:0xb))'.
DSP Report: register data_12_val_int_reg_reg is absorbed into DSP mul_16s_5ns_21_2_0_U216/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U216/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U216/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U216/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U216/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U200/buff0_reg, operation Mode is: (A2*(B:0x3ffe5))'.
DSP Report: register data_17_val_int_reg_reg is absorbed into DSP mul_16s_6s_21_2_0_U200/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U200/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U200/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U200/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U200/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U199/buff0_reg, operation Mode is: (A2*(B:0x3ffe3))'.
DSP Report: register data_19_val_int_reg_reg is absorbed into DSP mul_16s_6s_21_2_0_U199/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U199/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U199/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U199/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U199/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U194/buff0_reg, operation Mode is: (A2*(B:0x3ffed))'.
DSP Report: register data_3_val_int_reg_reg is absorbed into DSP mul_16s_6s_21_2_0_U194/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U194/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U194/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U194/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U194/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U198/buff0_reg, operation Mode is: (A''*(B:0x1d))'.
DSP Report: register data_17_val_int_reg_reg is absorbed into DSP mul_16s_6ns_21_2_0_U198/buff0_reg.
DSP Report: register data_17_val_read_reg_26088_reg is absorbed into DSP mul_16s_6ns_21_2_0_U198/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U198/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U198/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U198/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U198/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U206/buff0_reg, operation Mode is: (A2*(B:0x3ffed))'.
DSP Report: register data_21_val_int_reg_reg is absorbed into DSP mul_16s_6s_21_2_0_U206/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U206/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U206/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U206/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U206/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U223/buff0_reg, operation Mode is: (A''*(B:0xb))'.
DSP Report: register data_1_val_int_reg_reg is absorbed into DSP mul_16s_5ns_21_2_0_U223/buff0_reg.
DSP Report: register data_1_val_read_reg_26236_reg is absorbed into DSP mul_16s_5ns_21_2_0_U223/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U223/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U223/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U223/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U223/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U222/buff0_reg, operation Mode is: (A2*(B:0xd))'.
DSP Report: register data_8_val_int_reg_reg is absorbed into DSP mul_16s_5ns_21_2_0_U222/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U222/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U222/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U222/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U222/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U196/buff0_reg, operation Mode is: (A2*(B:0xb))'.
DSP Report: register data_11_val_int_reg_reg is absorbed into DSP mul_16s_5ns_21_2_0_U196/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U196/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U196/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U196/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U196/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U219/buff0_reg, operation Mode is: (A2*(B:0xb))'.
DSP Report: register data_18_val_int_reg_reg is absorbed into DSP mul_16s_5ns_21_2_0_U219/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U219/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U219/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U219/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U219/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U208/buff0_reg, operation Mode is: (A2*(B:0x1d))'.
DSP Report: register data_5_val_int_reg_reg is absorbed into DSP mul_16s_6ns_21_2_0_U208/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U208/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U208/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U208/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U208/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U209/buff0_reg, operation Mode is: (A''*(B:0xd))'.
DSP Report: register data_2_val_int_reg_reg is absorbed into DSP mul_16s_5ns_21_2_0_U209/buff0_reg.
DSP Report: register data_2_val_read_reg_26225_reg is absorbed into DSP mul_16s_5ns_21_2_0_U209/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U209/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U209/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U209/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U209/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U204/buff0_reg, operation Mode is: (A2*(B:0xb))'.
DSP Report: register data_3_val_int_reg_reg is absorbed into DSP mul_16s_5ns_21_2_0_U204/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U204/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U204/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U204/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U204/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U205/buff0_reg, operation Mode is: (A2*(B:0x15))'.
DSP Report: register data_4_val_int_reg_reg is absorbed into DSP mul_16s_6ns_21_2_0_U205/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U205/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U205/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U205/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U205/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U214/buff0_reg, operation Mode is: (A''*(B:0xd))'.
DSP Report: register data_0_val_int_reg_reg is absorbed into DSP mul_16s_5ns_21_2_0_U214/buff0_reg.
DSP Report: register data_0_val_read_reg_26247_reg is absorbed into DSP mul_16s_5ns_21_2_0_U214/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U214/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U214/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U214/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U214/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U212/buff0_reg, operation Mode is: (A2*(B:0x3ffea))'.
DSP Report: register data_12_val_int_reg_reg is absorbed into DSP mul_16s_6s_21_2_0_U212/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U212/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U212/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U212/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U212/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U225/buff0_reg, operation Mode is: (A2*(B:0x3ffe6))'.
DSP Report: register data_11_val_int_reg_reg is absorbed into DSP mul_16s_6s_21_2_0_U225/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U225/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U225/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U225/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U225/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U215/buff0_reg, operation Mode is: (A''*(B:0x17))'.
DSP Report: register data_17_val_int_reg_reg is absorbed into DSP mul_16s_6ns_21_2_0_U215/buff0_reg.
DSP Report: register data_17_val_read_reg_26088_reg is absorbed into DSP mul_16s_6ns_21_2_0_U215/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U215/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U215/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U215/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U215/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U207/buff0_reg, operation Mode is: (A''*(B:0x3ffe9))'.
DSP Report: register data_15_val_int_reg_reg is absorbed into DSP mul_16s_6s_21_2_0_U207/buff0_reg.
DSP Report: register data_15_val_read_reg_26107_reg is absorbed into DSP mul_16s_6s_21_2_0_U207/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U207/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U207/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U207/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U207/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U203/buff0_reg, operation Mode is: (A2*(B:0x1d))'.
DSP Report: register data_19_val_int_reg_reg is absorbed into DSP mul_16s_6ns_21_2_0_U203/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U203/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U203/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U203/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U203/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U146/buff0_reg, operation Mode is: (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U146/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U146/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U146/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U146/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U147/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U147/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U147/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U147/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U147/buff0_reg.
WARNING: [Synth 8-3332] Sequential element (trunc_ln1_reg_2930_reg__10) is unused and will be removed from module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s.
WARNING: [Synth 8-3332] Sequential element (trunc_ln1_reg_2930_reg__11) is unused and will be removed from module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s.
WARNING: [Synth 8-3332] Sequential element (trunc_ln1_reg_2930_reg__12) is unused and will be removed from module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 2476.148 ; gain = 796.211 ; free physical = 91648 ; free virtual = 106513
---------------------------------------------------------------------------------
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s mul_16s_6ns_21_2_0_U198/buff0_reg_43 : 0 0 : 324 324 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s mul_16s_6ns_21_2_0_U215/buff0_reg_50 : 0 0 : 324 324 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s mul_16s_6s_21_2_0_U207/buff0_reg_4f : 0 0 : 324 324 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s mul_16s_6ns_21_2_0_U203/buff0_reg_4e : 0 0 : 285 285 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s mul_16s_6ns_21_2_0_U205/buff0_reg_4d : 0 0 : 285 285 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s mul_16s_6ns_21_2_0_U208/buff0_reg_4a : 0 0 : 285 285 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_6ns_21_2_0_U69/buff0_reg_28 : 0 0 : 285 285 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_6ns_21_2_0_U70/buff0_reg_21 : 0 0 : 285 285 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_6ns_21_2_0_U72/buff0_reg_1e : 0 0 : 285 285 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_6ns_21_2_0_U75/buff0_reg_27 : 0 0 : 285 285 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_6ns_21_2_0_U81/buff0_reg_1c : 0 0 : 285 285 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s mul_16s_6s_21_2_0_U194/buff0_reg_45 : 0 0 : 285 285 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s mul_16s_6s_21_2_0_U199/buff0_reg_3e : 0 0 : 285 285 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s mul_16s_6s_21_2_0_U200/buff0_reg_3f : 0 0 : 285 285 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s mul_16s_6s_21_2_0_U206/buff0_reg_42 : 0 0 : 285 285 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s mul_16s_6s_21_2_0_U210/buff0_reg_3a : 0 0 : 285 285 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s mul_16s_6s_21_2_0_U212/buff0_reg_52 : 0 0 : 285 285 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s mul_16s_6s_21_2_0_U218/buff0_reg_41 : 0 0 : 285 285 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s mul_16s_6s_21_2_0_U225/buff0_reg_51 : 0 0 : 285 285 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_6s_21_2_0_U59/buff0_reg_25 : 0 0 : 285 285 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_6s_21_2_0_U65/buff0_reg_20 : 0 0 : 285 285 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_6s_21_2_0_U89/buff0_reg_23 : 0 0 : 285 285 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_6s_21_2_0_U97/buff0_reg_2e : 0 0 : 285 285 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_6ns_21_2_0_U102/buff0_reg_36 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_6ns_21_2_0_U106/buff0_reg_a : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject__GCB2 mul_16s_6ns_21_2_0_U147/buff0_reg_55 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_6ns_21_2_0_U48/buff0_reg_2a : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_6ns_21_2_0_U68/buff0_reg_3 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_6ns_21_2_0_U77/buff0_reg_29 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1 mul_16s_6ns_21_2_0_U86/buff0_reg_14 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_6ns_21_2_0_U90/buff0_reg_d : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_6ns_21_2_0_U99/buff0_reg_34 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_6s_21_2_0_U101/buff0_reg_32 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_6s_21_2_0_U103/buff0_reg_e : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject__GCB2 mul_16s_6s_21_2_0_U146/buff0_reg_54 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1 mul_16s_6s_21_2_0_U42/buff0_reg_12 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_6s_21_2_0_U47/buff0_reg_c : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB2 mul_16s_6s_21_2_0_U51/buff0_reg_15 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_6s_21_2_0_U53/buff0_reg_10 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_6s_21_2_0_U57/buff0_reg_24 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1 mul_16s_6s_21_2_0_U60/buff0_reg_13 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_6s_21_2_0_U85/buff0_reg_2c : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_6s_21_2_0_U92/buff0_reg_35 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_6s_21_2_0_U96/buff0_reg_7 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s mul_16s_5ns_21_2_0_U197/buff0_reg_3b : 0 0 : 204 204 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s mul_16s_5ns_21_2_0_U209/buff0_reg_4c : 0 0 : 204 204 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s mul_16s_5ns_21_2_0_U214/buff0_reg_53 : 0 0 : 204 204 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s mul_16s_5ns_21_2_0_U223/buff0_reg_49 : 0 0 : 204 204 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s mul_16s_5ns_21_2_0_U196/buff0_reg_47 : 0 0 : 188 188 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s mul_16s_5ns_21_2_0_U201/buff0_reg_39 : 0 0 : 188 188 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s mul_16s_5ns_21_2_0_U204/buff0_reg_4b : 0 0 : 188 188 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s mul_16s_5ns_21_2_0_U213/buff0_reg_3d : 0 0 : 188 188 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s mul_16s_5ns_21_2_0_U216/buff0_reg_40 : 0 0 : 188 188 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s mul_16s_5ns_21_2_0_U219/buff0_reg_46 : 0 0 : 188 188 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s mul_16s_5ns_21_2_0_U222/buff0_reg_48 : 0 0 : 188 188 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_5ns_21_2_0_U45/buff0_reg_22 : 0 0 : 188 188 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_5ns_21_2_0_U84/buff0_reg_31 : 0 0 : 188 188 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_5ns_21_2_0_U87/buff0_reg_19 : 0 0 : 188 188 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_5ns_21_2_0_U94/buff0_reg_1b : 0 0 : 188 188 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_5ns_21_2_0_U100/buff0_reg_b : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_5ns_21_2_0_U104/buff0_reg_2b : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_5ns_21_2_0_U40/buff0_reg_2f : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB2 mul_16s_5ns_21_2_0_U41/buff0_reg_16 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_5ns_21_2_0_U49/buff0_reg_26 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_5ns_21_2_0_U50/buff0_reg_1f : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_5ns_21_2_0_U52/buff0_reg_11 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_5ns_21_2_0_U54/buff0_reg_33 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_5ns_21_2_0_U56/buff0_reg_2 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_5ns_21_2_0_U58/buff0_reg_9 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_5ns_21_2_0_U61/buff0_reg_38 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_5ns_21_2_0_U66/buff0_reg_8 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_5ns_21_2_0_U67/buff0_reg_5 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_5ns_21_2_0_U73/buff0_reg_6 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_5ns_21_2_0_U76/buff0_reg_0 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_5ns_21_2_0_U78/buff0_reg_37 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_5ns_21_2_0_U79/buff0_reg_f : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_5ns_21_2_0_U82/buff0_reg_2d : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_5ns_21_2_0_U91/buff0_reg_17 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_5ns_21_2_0_U93/buff0_reg_30 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_5ns_21_2_0_U95/buff0_reg_18 : 0 0 : 157 157 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------------------------------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|myproject_mul_16s_5ns_21_2_0                                               | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                               | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                               | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                               | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                               | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                | (A*(B:0x3ffe3))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                               | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                               | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                               | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                               | (A*(B:0x17))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                | (A*(B:0x3ffea))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                               | (A*(B:0x17))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                | (A*(B:0x3ffe7))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                               | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                               | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                | (A*(B:0x3ffe6))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                | (A*(B:0x3ffeb))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                               | (A*(B:0x1b))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                | (A*(B:0x3ffe9))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                               | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                               | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                                  | (A2*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                                  | (A2*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                               | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                               | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                                  | (A2*(B:0x1b))'     | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                                  | (A2*(B:0x16))'     | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                                  | (A2*(B:0x19))'     | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                                  | (A2*(B:0x3ffe6))'  | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                                  | (A2*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                                  | (A2*(B:0x3ffed))'  | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                | (A*(B:0x3ffeb))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                                  | (A2*(B:0x3ffe3))'  | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                                  | (A2*(B:0x1a))'     | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                               | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                                  | (A2*(B:0x15))'     | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                               | (A*(B:0x1a))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                               | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                               | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                | (A*(B:0x3ffe5))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                               | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                                  | (A2*(B:0x3ffed))'  | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                               | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                                  | (A2*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                               | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                               | (A*(B:0x15))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                               | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                | (A*(B:0x3ffe9))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                               | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                               | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                               | (A*(B:0x1b))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | (A2*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | (A''*(B:0xb))'     | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | (A2*(B:0x3ffeb))'  | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | (A2*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | (A2*(B:0x3ffe3))'  | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | (A2*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | (A2*(B:0x3ffe5))'  | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | (A2*(B:0x3ffe3))'  | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | (A2*(B:0x3ffed))'  | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | (A''*(B:0x1d))'    | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | (A2*(B:0x3ffed))'  | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | (A''*(B:0xb))'     | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | (A2*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | (A2*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | (A2*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | (A2*(B:0x1d))'     | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | (A''*(B:0xd))'     | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | (A2*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | (A2*(B:0x15))'     | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | (A''*(B:0xd))'     | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | (A2*(B:0x3ffea))'  | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | (A2*(B:0x3ffe6))'  | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | (A''*(B:0x17))'    | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | (A''*(B:0x3ffe9))' | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | (A2*(B:0x1d))'     | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                | (A*(B:0x3ffe3))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                               | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+---------------------------------------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 2476.148 ; gain = 796.211 ; free physical = 91414 ; free virtual = 106279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 2488.727 ; gain = 808.789 ; free physical = 91521 ; free virtual = 106416
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 2513.750 ; gain = 833.812 ; free physical = 91401 ; free virtual = 106309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 2513.750 ; gain = 833.812 ; free physical = 91397 ; free virtual = 106305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:35 . Memory (MB): peak = 2513.750 ; gain = 833.812 ; free physical = 91318 ; free virtual = 106227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:36 . Memory (MB): peak = 2513.750 ; gain = 833.812 ; free physical = 91379 ; free virtual = 106289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:36 . Memory (MB): peak = 2513.750 ; gain = 833.812 ; free physical = 91375 ; free virtual = 106285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:36 . Memory (MB): peak = 2513.750 ; gain = 833.812 ; free physical = 91370 ; free virtual = 106280
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|myproject   | grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_191/data_2_val_read_reg_153649_pp0_iter2_reg_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|myproject   | grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_191/data_1_val_read_reg_153660_pp0_iter2_reg_reg[1]  | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|myproject   | x_local_read_reg_1504_pp0_iter2_reg_reg[15]                                                                                 | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|myproject   | nModule_read_reg_1499_pp0_iter2_reg_reg[15]                                                                                 | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
+------------+-----------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|myproject_mul_16s_6ns_21_2_0                                               | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                               | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                               | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                               | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                               | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                                                                  | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                               | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                               | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                               | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                               | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                               | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                               | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                               | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                               | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                               | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                               | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                               | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                               | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                               | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                               | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                                                                  | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                                                                  | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                               | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                               | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                                                                  | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                               | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                               | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                               | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                               | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                               | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                                                                  | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                                                                  | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                                                                  | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                                                                  | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                               | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                                                                  | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                               | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                               | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                               | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                                                                  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                                                                  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                                                                  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                                                                  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
+---------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |  4159|
|3     |DSP48E1 |    80|
|4     |LUT1    |  2312|
|5     |LUT2    |  8724|
|6     |LUT3    |  4921|
|7     |LUT4    |  5078|
|8     |LUT5    |   282|
|9     |LUT6    |   293|
|10    |SRL16E  |    50|
|11    |FDRE    | 17841|
|12    |IBUF    |   600|
|13    |OBUF    |    12|
+------+--------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------------------+---------------------------------------------------------------------------+------+
|      |Instance                                                                      |Module                                                                     |Cells |
+------+------------------------------------------------------------------------------+---------------------------------------------------------------------------+------+
|1     |top                                                                           |                                                                           | 44353|
|2     |  grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_236 |myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s |   479|
|3     |    mul_16s_6ns_21_2_0_U147                                                   |myproject_mul_16s_6ns_21_2_0_106                                           |     1|
|4     |    mul_16s_6s_21_2_0_U146                                                    |myproject_mul_16s_6s_21_2_0_107                                            |    10|
|5     |  grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_298 |myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s |  7809|
|6     |    mul_16s_5ns_21_2_0_U196                                                   |myproject_mul_16s_5ns_21_2_0_74                                            |    35|
|7     |    mul_16s_5ns_21_2_0_U197                                                   |myproject_mul_16s_5ns_21_2_0_75                                            |    35|
|8     |    mul_16s_5ns_21_2_0_U201                                                   |myproject_mul_16s_5ns_21_2_0_76                                            |    35|
|9     |    mul_16s_5ns_21_2_0_U204                                                   |myproject_mul_16s_5ns_21_2_0_77                                            |    35|
|10    |    mul_16s_5ns_21_2_0_U209                                                   |myproject_mul_16s_5ns_21_2_0_78                                            |    35|
|11    |    mul_16s_5ns_21_2_0_U213                                                   |myproject_mul_16s_5ns_21_2_0_79                                            |    35|
|12    |    mul_16s_5ns_21_2_0_U214                                                   |myproject_mul_16s_5ns_21_2_0_80                                            |    35|
|13    |    mul_16s_5ns_21_2_0_U216                                                   |myproject_mul_16s_5ns_21_2_0_81                                            |    35|
|14    |    mul_16s_5ns_21_2_0_U219                                                   |myproject_mul_16s_5ns_21_2_0_82                                            |    35|
|15    |    mul_16s_5ns_21_2_0_U222                                                   |myproject_mul_16s_5ns_21_2_0_83                                            |    21|
|16    |    mul_16s_5ns_21_2_0_U223                                                   |myproject_mul_16s_5ns_21_2_0_84                                            |    35|
|17    |    mul_16s_5s_21_2_0_U195                                                    |myproject_mul_16s_5s_21_2_0_85                                             |    43|
|18    |    mul_16s_5s_21_2_0_U202                                                    |myproject_mul_16s_5s_21_2_0_86                                             |    43|
|19    |    mul_16s_5s_21_2_0_U211                                                    |myproject_mul_16s_5s_21_2_0_87                                             |    30|
|20    |    mul_16s_5s_21_2_0_U217                                                    |myproject_mul_16s_5s_21_2_0_88                                             |    34|
|21    |    mul_16s_5s_21_2_0_U220                                                    |myproject_mul_16s_5s_21_2_0_89                                             |    30|
|22    |    mul_16s_5s_21_2_0_U221                                                    |myproject_mul_16s_5s_21_2_0_90                                             |    37|
|23    |    mul_16s_5s_21_2_0_U224                                                    |myproject_mul_16s_5s_21_2_0_91                                             |    37|
|24    |    mul_16s_6ns_21_2_0_U198                                                   |myproject_mul_16s_6ns_21_2_0_92                                            |    35|
|25    |    mul_16s_6ns_21_2_0_U203                                                   |myproject_mul_16s_6ns_21_2_0_93                                            |    21|
|26    |    mul_16s_6ns_21_2_0_U205                                                   |myproject_mul_16s_6ns_21_2_0_94                                            |    35|
|27    |    mul_16s_6ns_21_2_0_U208                                                   |myproject_mul_16s_6ns_21_2_0_95                                            |     1|
|28    |    mul_16s_6ns_21_2_0_U215                                                   |myproject_mul_16s_6ns_21_2_0_96                                            |    32|
|29    |    mul_16s_6s_21_2_0_U194                                                    |myproject_mul_16s_6s_21_2_0_97                                             |    35|
|30    |    mul_16s_6s_21_2_0_U199                                                    |myproject_mul_16s_6s_21_2_0_98                                             |    35|
|31    |    mul_16s_6s_21_2_0_U200                                                    |myproject_mul_16s_6s_21_2_0_99                                             |    21|
|32    |    mul_16s_6s_21_2_0_U206                                                    |myproject_mul_16s_6s_21_2_0_100                                            |    15|
|33    |    mul_16s_6s_21_2_0_U207                                                    |myproject_mul_16s_6s_21_2_0_101                                            |     4|
|34    |    mul_16s_6s_21_2_0_U210                                                    |myproject_mul_16s_6s_21_2_0_102                                            |    35|
|35    |    mul_16s_6s_21_2_0_U212                                                    |myproject_mul_16s_6s_21_2_0_103                                            |    34|
|36    |    mul_16s_6s_21_2_0_U218                                                    |myproject_mul_16s_6s_21_2_0_104                                            |    35|
|37    |    mul_16s_6s_21_2_0_U225                                                    |myproject_mul_16s_6s_21_2_0_105                                            |     2|
|38    |  grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_191  |myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s  | 30366|
|39    |    mul_16s_5ns_21_2_0_U100                                                   |myproject_mul_16s_5ns_21_2_0                                               |    51|
|40    |    mul_16s_5ns_21_2_0_U104                                                   |myproject_mul_16s_5ns_21_2_0_11                                            |    35|
|41    |    mul_16s_5ns_21_2_0_U40                                                    |myproject_mul_16s_5ns_21_2_0_12                                            |    35|
|42    |    mul_16s_5ns_21_2_0_U41                                                    |myproject_mul_16s_5ns_21_2_0_13                                            |    37|
|43    |    mul_16s_5ns_21_2_0_U45                                                    |myproject_mul_16s_5ns_21_2_0_14                                            |    35|
|44    |    mul_16s_5ns_21_2_0_U49                                                    |myproject_mul_16s_5ns_21_2_0_15                                            |    35|
|45    |    mul_16s_5ns_21_2_0_U50                                                    |myproject_mul_16s_5ns_21_2_0_16                                            |    37|
|46    |    mul_16s_5ns_21_2_0_U52                                                    |myproject_mul_16s_5ns_21_2_0_17                                            |    71|
|47    |    mul_16s_5ns_21_2_0_U54                                                    |myproject_mul_16s_5ns_21_2_0_18                                            |     2|
|48    |    mul_16s_5ns_21_2_0_U56                                                    |myproject_mul_16s_5ns_21_2_0_19                                            |    35|
|49    |    mul_16s_5ns_21_2_0_U58                                                    |myproject_mul_16s_5ns_21_2_0_20                                            |    37|
|50    |    mul_16s_5ns_21_2_0_U61                                                    |myproject_mul_16s_5ns_21_2_0_21                                            |    37|
|51    |    mul_16s_5ns_21_2_0_U66                                                    |myproject_mul_16s_5ns_21_2_0_22                                            |    51|
|52    |    mul_16s_5ns_21_2_0_U67                                                    |myproject_mul_16s_5ns_21_2_0_23                                            |    22|
|53    |    mul_16s_5ns_21_2_0_U73                                                    |myproject_mul_16s_5ns_21_2_0_24                                            |    21|
|54    |    mul_16s_5ns_21_2_0_U76                                                    |myproject_mul_16s_5ns_21_2_0_25                                            |    21|
|55    |    mul_16s_5ns_21_2_0_U78                                                    |myproject_mul_16s_5ns_21_2_0_26                                            |    50|
|56    |    mul_16s_5ns_21_2_0_U79                                                    |myproject_mul_16s_5ns_21_2_0_27                                            |    37|
|57    |    mul_16s_5ns_21_2_0_U82                                                    |myproject_mul_16s_5ns_21_2_0_28                                            |    37|
|58    |    mul_16s_5ns_21_2_0_U84                                                    |myproject_mul_16s_5ns_21_2_0_29                                            |    57|
|59    |    mul_16s_5ns_21_2_0_U87                                                    |myproject_mul_16s_5ns_21_2_0_30                                            |    61|
|60    |    mul_16s_5ns_21_2_0_U91                                                    |myproject_mul_16s_5ns_21_2_0_31                                            |    57|
|61    |    mul_16s_5ns_21_2_0_U93                                                    |myproject_mul_16s_5ns_21_2_0_32                                            |    51|
|62    |    mul_16s_5ns_21_2_0_U94                                                    |myproject_mul_16s_5ns_21_2_0_33                                            |    21|
|63    |    mul_16s_5ns_21_2_0_U95                                                    |myproject_mul_16s_5ns_21_2_0_34                                            |    51|
|64    |    mul_16s_5s_21_2_0_U105                                                    |myproject_mul_16s_5s_21_2_0                                                |    72|
|65    |    mul_16s_5s_21_2_0_U43                                                     |myproject_mul_16s_5s_21_2_0_35                                             |    72|
|66    |    mul_16s_5s_21_2_0_U44                                                     |myproject_mul_16s_5s_21_2_0_36                                             |    53|
|67    |    mul_16s_5s_21_2_0_U46                                                     |myproject_mul_16s_5s_21_2_0_37                                             |    73|
|68    |    mul_16s_5s_21_2_0_U55                                                     |myproject_mul_16s_5s_21_2_0_38                                             |    53|
|69    |    mul_16s_5s_21_2_0_U62                                                     |myproject_mul_16s_5s_21_2_0_39                                             |    73|
|70    |    mul_16s_5s_21_2_0_U63                                                     |myproject_mul_16s_5s_21_2_0_40                                             |    72|
|71    |    mul_16s_5s_21_2_0_U64                                                     |myproject_mul_16s_5s_21_2_0_41                                             |    73|
|72    |    mul_16s_5s_21_2_0_U71                                                     |myproject_mul_16s_5s_21_2_0_42                                             |    73|
|73    |    mul_16s_5s_21_2_0_U74                                                     |myproject_mul_16s_5s_21_2_0_43                                             |    73|
|74    |    mul_16s_5s_21_2_0_U80                                                     |myproject_mul_16s_5s_21_2_0_44                                             |    49|
|75    |    mul_16s_5s_21_2_0_U83                                                     |myproject_mul_16s_5s_21_2_0_45                                             |    53|
|76    |    mul_16s_5s_21_2_0_U88                                                     |myproject_mul_16s_5s_21_2_0_46                                             |    73|
|77    |    mul_16s_5s_21_2_0_U98                                                     |myproject_mul_16s_5s_21_2_0_47                                             |    54|
|78    |    mul_16s_6ns_21_2_0_U102                                                   |myproject_mul_16s_6ns_21_2_0                                               |    20|
|79    |    mul_16s_6ns_21_2_0_U106                                                   |myproject_mul_16s_6ns_21_2_0_48                                            |    21|
|80    |    mul_16s_6ns_21_2_0_U48                                                    |myproject_mul_16s_6ns_21_2_0_49                                            |    35|
|81    |    mul_16s_6ns_21_2_0_U68                                                    |myproject_mul_16s_6ns_21_2_0_50                                            |    51|
|82    |    mul_16s_6ns_21_2_0_U69                                                    |myproject_mul_16s_6ns_21_2_0_51                                            |    37|
|83    |    mul_16s_6ns_21_2_0_U70                                                    |myproject_mul_16s_6ns_21_2_0_52                                            |    37|
|84    |    mul_16s_6ns_21_2_0_U72                                                    |myproject_mul_16s_6ns_21_2_0_53                                            |    50|
|85    |    mul_16s_6ns_21_2_0_U75                                                    |myproject_mul_16s_6ns_21_2_0_54                                            |    51|
|86    |    mul_16s_6ns_21_2_0_U77                                                    |myproject_mul_16s_6ns_21_2_0_55                                            |    35|
|87    |    mul_16s_6ns_21_2_0_U81                                                    |myproject_mul_16s_6ns_21_2_0_56                                            |     2|
|88    |    mul_16s_6ns_21_2_0_U86                                                    |myproject_mul_16s_6ns_21_2_0_57                                            |    22|
|89    |    mul_16s_6ns_21_2_0_U90                                                    |myproject_mul_16s_6ns_21_2_0_58                                            |    35|
|90    |    mul_16s_6ns_21_2_0_U99                                                    |myproject_mul_16s_6ns_21_2_0_59                                            |    34|
|91    |    mul_16s_6s_21_2_0_U101                                                    |myproject_mul_16s_6s_21_2_0                                                |    37|
|92    |    mul_16s_6s_21_2_0_U103                                                    |myproject_mul_16s_6s_21_2_0_60                                             |    51|
|93    |    mul_16s_6s_21_2_0_U42                                                     |myproject_mul_16s_6s_21_2_0_61                                             |    37|
|94    |    mul_16s_6s_21_2_0_U47                                                     |myproject_mul_16s_6s_21_2_0_62                                             |    37|
|95    |    mul_16s_6s_21_2_0_U51                                                     |myproject_mul_16s_6s_21_2_0_63                                             |    37|
|96    |    mul_16s_6s_21_2_0_U53                                                     |myproject_mul_16s_6s_21_2_0_64                                             |    51|
|97    |    mul_16s_6s_21_2_0_U57                                                     |myproject_mul_16s_6s_21_2_0_65                                             |    21|
|98    |    mul_16s_6s_21_2_0_U59                                                     |myproject_mul_16s_6s_21_2_0_66                                             |    21|
|99    |    mul_16s_6s_21_2_0_U60                                                     |myproject_mul_16s_6s_21_2_0_67                                             |     1|
|100   |    mul_16s_6s_21_2_0_U65                                                     |myproject_mul_16s_6s_21_2_0_68                                             |    51|
|101   |    mul_16s_6s_21_2_0_U85                                                     |myproject_mul_16s_6s_21_2_0_69                                             |    22|
|102   |    mul_16s_6s_21_2_0_U89                                                     |myproject_mul_16s_6s_21_2_0_70                                             |    42|
|103   |    mul_16s_6s_21_2_0_U92                                                     |myproject_mul_16s_6s_21_2_0_71                                             |    35|
|104   |    mul_16s_6s_21_2_0_U96                                                     |myproject_mul_16s_6s_21_2_0_72                                             |    21|
|105   |    mul_16s_6s_21_2_0_U97                                                     |myproject_mul_16s_6s_21_2_0_73                                             |    21|
|106   |  grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_336 |myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s |  1539|
|107   |    mul_8ns_6ns_13_1_0_U265                                                   |myproject_mul_8ns_6ns_13_1_0_1                                             |    13|
|108   |    mul_8ns_5ns_12_1_0_U268                                                   |myproject_mul_8ns_5ns_12_1_0                                               |    15|
|109   |    mul_8ns_6ns_13_1_0_U259                                                   |myproject_mul_8ns_6ns_13_1_0                                               |    18|
|110   |    mul_8ns_6ns_13_1_0_U260                                                   |myproject_mul_8ns_6ns_13_1_0_0                                             |    23|
|111   |    mul_8ns_6ns_13_1_0_U266                                                   |myproject_mul_8ns_6ns_13_1_0_2                                             |    18|
|112   |    mul_8ns_6ns_13_1_0_U267                                                   |myproject_mul_8ns_6ns_13_1_0_3                                             |    18|
|113   |    mul_8ns_6s_14_1_0_U256                                                    |myproject_mul_8ns_6s_14_1_0_4                                              |    38|
|114   |    mul_8ns_6s_14_1_0_U257                                                    |myproject_mul_8ns_6s_14_1_0_5                                              |    20|
|115   |    mul_8ns_6s_14_1_0_U258                                                    |myproject_mul_8ns_6s_14_1_0_6                                              |    30|
|116   |    mul_8ns_6s_14_1_0_U261                                                    |myproject_mul_8ns_6s_14_1_0_7                                              |    49|
|117   |    mul_8ns_6s_14_1_0_U262                                                    |myproject_mul_8ns_6s_14_1_0_8                                              |    29|
|118   |    mul_8ns_6s_14_1_0_U263                                                    |myproject_mul_8ns_6s_14_1_0_9                                              |    20|
|119   |    mul_8ns_6s_14_1_0_U264                                                    |myproject_mul_8ns_6s_14_1_0_10                                             |    38|
|120   |  grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_356 |myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s |   138|
|121   |    mul_8ns_6s_14_1_0_U284                                                    |myproject_mul_8ns_6s_14_1_0                                                |    31|
|122   |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_242     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s     |   768|
|123   |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_262     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s     |   288|
|124   |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_324     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s     |   384|
|125   |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_348     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s     |   184|
+------+------------------------------------------------------------------------------+---------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:36 . Memory (MB): peak = 2513.750 ; gain = 833.812 ; free physical = 91364 ; free virtual = 106279
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:36 . Memory (MB): peak = 2513.750 ; gain = 833.812 ; free physical = 91362 ; free virtual = 106279
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:36 . Memory (MB): peak = 2513.758 ; gain = 833.812 ; free physical = 91362 ; free virtual = 106279
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2513.758 ; gain = 0.000 ; free physical = 91491 ; free virtual = 106460
INFO: [Netlist 29-17] Analyzing 4239 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2669.059 ; gain = 0.000 ; free physical = 90698 ; free virtual = 105672
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 1de8f0c0
INFO: [Common 17-83] Releasing license: Synthesis
156 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:44 . Memory (MB): peak = 2669.059 ; gain = 995.098 ; free physical = 90455 ; free virtual = 105428
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1862.819; main = 1552.243; forked = 394.944
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4145.191; main = 2669.062; forked = 1656.461
# report_utilization -file vivado_synth.rpt
INFO: [Common 17-206] Exiting Vivado at Wed Feb 25 21:48:36 2026...
