[
    {
        "age": null,
        "album": "",
        "author": "/u/Kale",
        "bookmarked": false,
        "comments": [],
        "date_created": "2026-01-01T20:39:19.880744+00:00",
        "date_dead_since": null,
        "date_published": "2026-01-01T19:37:12+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>I read the Ky X1 technical guide that is on the Orange Pi RV2&#39;s website. <a href=\"https://drive.google.com/drive/folders/18c02WWy73Qx8Bfa0Jo40CboMnndXyzBt\">Link to official Google Drive folder</a></p> <p>Based on this document, I&#39;ve determined the best compiler flag string I can use for gcc 13.3 is:</p> <p><code>CFLAGS= &quot;-march=rv64gcv_zba_zbb_zbc_zbs_zkt_zbkc_zfh_zfhmin_zvfh_zvfhmin_zicond_zicbom_zicbop_zicboz -mabi=lp64d&quot;</code></p> <p>I found on a Google search once that some versions of GCC have the &quot;-mtune&quot; and &quot;-mcpu&quot; option of &quot;spacemit-x60&quot;, but I haven&#39;t been able to find it again for some reason. Outputting the options for &quot;-mtune&quot; and &quot;-mcpu&quot; from my version of GCC and using Gemini 3.0 pro, it seems to suggest that I should use &quot;sifive-u74&quot; for &quot;-mtune&quot; (but <em>not</em> &quot;-mcpu&quot;!). The reason it gave was that the Ky X60/Spacemit x60 and the",
        "id": 4452116,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1q1cw1n/gcc_tuning_a_kyspacemit_x1_soc_with_flags_from",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "GCC Tuning a Ky/Spacemit X1 SOC with flags from another Risc-V chip with \"-mtune\"?",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/I00I-SqAR",
        "bookmarked": false,
        "comments": [],
        "date_created": "2026-01-01T16:07:57.070888+00:00",
        "date_dead_since": null,
        "date_published": "2026-01-01T15:47:20+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>&quot;The global semiconductor landscape has reached a historic inflection point\u2014the open-source RISC-V architecture officially achieved <strong>25% market penetration</strong> this month, marking the end of the era of architectural monopoly long dominated by proprietary giants. This milestone, verified by industry analysts at the end of December 2025, foreshadows a massive transformation in the design, licensing, and deployment models of the world\u2019s most advanced hardware. Amid the industry\u2019s collective push for \u201carchitectural sovereignty,\u201d RISC-V has evolved from an academic experiment into the core pillar of next-generation computing.&quot;</p> <p><a href=\"https://chippub.substack.com/p/risc-v-market-share-closes-in-on\">https://chippub.substack.com/p/risc-v-market-share-closes-in-on</a></p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/I00I-SqAR\"> /u/I00I-SqAR </a> <br/> <span><a href=\"https://www.reddit.com/r/R",
        "id": 4450682,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1q1768u/chippub_riscv_market_share_closes_in_on_25",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "ChipPub: RISC-V Market Share Closes in on 25%",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/I00I-SqAR",
        "bookmarked": false,
        "comments": [],
        "date_created": "2026-01-01T16:07:57.679356+00:00",
        "date_dead_since": null,
        "date_published": "2026-01-01T15:42:35+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Find out about RISC-V and the MIPS S8200 NPU that now supports AI/ML models.</p> <p>by <a href=\"https://www.electronicdesign.com/21808971\">William G. Wong</a> Related To: <a href=\"https://www.electronicdesign.com/21144843\">Electronic Design</a> Dec. 29, 2025 2 min read</p> <p><a href=\"https://www.electronicdesign.com/technologies/eda/video/55340608/electronic-design-mips-s8200-npu-built-around-risc-v-core\">https://www.electronicdesign.com/technologies/eda/video/55340608/electronic-design-mips-s8200-npu-built-around-risc-v-core</a></p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/I00I-SqAR\"> /u/I00I-SqAR </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1q172cu/electronicdesigncom_mips_s8200_npu_is_built/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1q172cu/electronicdesigncom_mips_s8200_npu_is_built/\">[comments]</a></span>",
        "id": 4450684,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1q172cu/electronicdesigncom_mips_s8200_npu_is_built",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "electronicdesign.com: MIPS S8200 NPU is Built Around RISC-V Core",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/I00I-SqAR",
        "bookmarked": false,
        "comments": [],
        "date_created": "2026-01-01T16:07:57.240785+00:00",
        "date_dead_since": null,
        "date_published": "2026-01-01T15:26:43+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>A very extensive review of the VF 2 Lite written by <a href=\"https://www.cnx-software.com/author/cnxsoft/\">JEAN-LUC AUFRANC (CNXSOFT)</a></p> <p>He writes: &quot;StarFive has sent me a sample of the <a href=\"https://www.cnx-software.com/2025/08/07/visionfive-2-lite-low-cost-risc-v-sbc/\">VisionFive 2 Lite</a> RISC-V SBC for review. It\u2019s a low-cost credit card-sized board based on the StarFive JH7110S quad-core RISC-V SBC and designed to get started with Linux RISC-V on the cheap.</p> <p>When I first <a href=\"https://www.cnx-software.com/2023/02/12/starfive-visionfive-2-sbc-review-debian-12/\">tested the earlier VisionFive 2 SBC</a> with a StarFive JH7110 RISC-V SoC in February 2023, I didn\u2019t call it a review, but rather a hands-on experience, since, at the time, many features still didn\u2019t work properly. Almost three years have passed since then, so reviewing the VisionFive 2 Lite SBC with Ubuntu 24.04 will allow us to see how much progress has been made",
        "id": 4450683,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1q16p1u/cnxsoftware_visionfive_2_lite_sbc_review_ubuntu",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "cnx-software: VisionFive 2 Lite SBC Review \u2013 Ubuntu 24.04 on a low-cost RISC-V SBC in 2026",
        "vote": 0
    }
]