// Seed: 125264428
module module_0 (
    output logic id_0
);
  assign id_0 = 1;
  always begin
    id_0 = 1;
  end
endmodule
`timescale 1ps / 1 ps
`define pp_1 0
