--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 26885163062 paths analyzed, 330 endpoints analyzed, 10 failing endpoints
 10 timing errors detected. (10 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  26.762ns.
--------------------------------------------------------------------------------
Slack:                  -6.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_2 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      26.718ns (Levels of Logic = 24)
  Clock Path Skew:      -0.009ns (0.186 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_2 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y39.AQ       Tcko                  0.430   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    SLICE_X5Y39.D2       net (fanout=14)       0.781   M_state_q_FSM_FFd3_2
    SLICE_X5Y39.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N55
                                                       alu1/adder1/a[7]_b[7]_div_14/o<7>11_SW0
    SLICE_X6Y37.C3       net (fanout=2)        0.813   alu1/adder1/a[7]_b[7]_div_14/N55
    SLICE_X6Y37.C        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<7>11
    SLICE_X6Y37.D3       net (fanout=2)        0.467   alu1/adder1/a[7]_b[7]_div_14_OUT[7]
    SLICE_X6Y37.D        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_360_o171
    SLICE_X4Y39.B6       net (fanout=8)        0.588   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_353_o
    SLICE_X4Y39.B        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_7_OUT_Madd_Madd_cy[5]
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_386_o171
    SLICE_X8Y40.B5       net (fanout=8)        0.797   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_379_o
    SLICE_X8Y40.B        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
                                                       alu1/adder1/a[7]_b[7]_div_14/o<4>2_SW4
    SLICE_X9Y39.C4       net (fanout=7)        0.570   alu1/adder1/a[7]_b[7]_div_14/N184
    SLICE_X9Y39.C        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N258
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_410_o161_1
    SLICE_X7Y41.B5       net (fanout=2)        0.772   alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_410_o161
    SLICE_X7Y41.B        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
                                                       alu1/adder1/a[7]_b[7]_div_14/o<3>11
    SLICE_X7Y41.D2       net (fanout=23)       0.606   alu1/adder1/a[7]_b[7]_div_14_OUT[3]
    SLICE_X7Y41.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_432_o171
    SLICE_X4Y43.CX       net (fanout=9)        0.746   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
    SLICE_X4Y43.CMUX     Tcxc                  0.182   alu1/adder1/a[7]_b[7]_div_14/o<2>2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<2>24_SW10
    SLICE_X4Y43.A2       net (fanout=1)        0.741   alu1/adder1/a[7]_b[7]_div_14/N288
    SLICE_X4Y43.A        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/o<2>2
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_452_o131
    SLICE_X6Y42.CX       net (fanout=2)        0.624   alu1/adder1/a[7]_b[7]_div_14/a[3]_GND_12_o_MUX_449_o
    SLICE_X6Y42.DMUX     Tcxd                  0.281   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X6Y44.A2       net (fanout=2)        0.743   alu1/adder1/a[7]_b[7]_div_14/GND_12_o_b[7]_add_15_OUT[4]
    SLICE_X6Y44.A        Tilo                  0.235   alu1/adder1/a[7]_b[7]_div_14/N18
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3_SW1
    SLICE_X5Y44.C6       net (fanout=1)        0.465   alu1/adder1/a[7]_b[7]_div_14/N123
    SLICE_X5Y44.C        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3
    SLICE_X5Y44.B4       net (fanout=2)        0.359   alu1/adder1/a[7]_b[7]_div_14/N25
    SLICE_X5Y44.B        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW1
    SLICE_X5Y44.A5       net (fanout=1)        0.230   alu1/adder1/a[7]_b[7]_div_14/N198
    SLICE_X5Y44.A        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>2
    DSP48_X0Y9.B0        net (fanout=1)        0.846   alu1/adder1/a[7]_b[7]_div_14_OUT[0]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0048
                                                       alu1/adder1/Mmult_n0048
    SLICE_X3Y35.B6       net (fanout=1)        1.213   alu1/adder1/n0048[0]
    SLICE_X3Y35.B        Tilo                  0.259   M_state_q_FSM_FFd3-In1
                                                       alu1/adder1/Mmux_sum13_rs_lut<0>
    SLICE_X6Y35.A4       net (fanout=1)        0.935   alu1/adder1/Mmux_sum13_rs_lut[0]
    SLICE_X6Y35.COUT     Topcya                0.472   alu1/adder1/Mmux_sum13_rs_cy[3]
                                                       alu1/adder1/Mmux_sum13_rs_lut[0]_rt
                                                       alu1/adder1/Mmux_sum13_rs_cy<3>
    SLICE_X6Y36.CIN      net (fanout=1)        0.003   alu1/adder1/Mmux_sum13_rs_cy[3]
    SLICE_X6Y36.CMUX     Tcinc                 0.289   alu1/adder1/Mmux_sum13_rs_cy[7]
                                                       alu1/adder1/Mmux_sum13_rs_cy<7>
    SLICE_X3Y34.A3       net (fanout=7)        0.988   M_adder1_sum[6]
    SLICE_X3Y34.A        Tilo                  0.259   alu1/Mmux_alu75
                                                       alu1/Mmux_alu89
    SLICE_X5Y34.C6       net (fanout=8)        0.746   M_alu1_alu[6]
    SLICE_X5Y34.C        Tilo                  0.259   M_state_q_FSM_FFd3-In2
                                                       alu1/Mmux_alu210_SW0
    SLICE_X7Y35.D6       net (fanout=1)        0.531   N143
    SLICE_X7Y35.D        Tilo                  0.259   M_state_q_FSM_FFd4-In21
                                                       M_state_q_FSM_FFd4-In211
    SLICE_X4Y35.A4       net (fanout=2)        0.521   M_state_q_FSM_FFd4-In21
    SLICE_X4Y35.A        Tilo                  0.254   N114
                                                       M_state_q_FSM_FFd4-In12
    SLICE_X4Y37.C6       net (fanout=1)        0.510   M_state_q_FSM_FFd4-In14
    SLICE_X4Y37.C        Tilo                  0.255   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd4-In19
    SLICE_X7Y38.AX       net (fanout=3)        0.636   M_state_q_FSM_FFd4-In
    SLICE_X7Y38.CLK      Tdick                 0.114   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     26.718ns (10.487ns logic, 16.231ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  -6.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_2 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      26.718ns (Levels of Logic = 24)
  Clock Path Skew:      -0.009ns (0.186 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_2 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y39.AQ       Tcko                  0.430   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    SLICE_X5Y39.D2       net (fanout=14)       0.781   M_state_q_FSM_FFd3_2
    SLICE_X5Y39.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N55
                                                       alu1/adder1/a[7]_b[7]_div_14/o<7>11_SW0
    SLICE_X6Y37.C3       net (fanout=2)        0.813   alu1/adder1/a[7]_b[7]_div_14/N55
    SLICE_X6Y37.C        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<7>11
    SLICE_X6Y37.D3       net (fanout=2)        0.467   alu1/adder1/a[7]_b[7]_div_14_OUT[7]
    SLICE_X6Y37.D        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_360_o171
    SLICE_X4Y39.B6       net (fanout=8)        0.588   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_353_o
    SLICE_X4Y39.B        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_7_OUT_Madd_Madd_cy[5]
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_386_o171
    SLICE_X8Y40.B5       net (fanout=8)        0.797   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_379_o
    SLICE_X8Y40.B        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
                                                       alu1/adder1/a[7]_b[7]_div_14/o<4>2_SW4
    SLICE_X9Y39.C4       net (fanout=7)        0.570   alu1/adder1/a[7]_b[7]_div_14/N184
    SLICE_X9Y39.C        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N258
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_410_o161_1
    SLICE_X7Y41.B5       net (fanout=2)        0.772   alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_410_o161
    SLICE_X7Y41.B        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
                                                       alu1/adder1/a[7]_b[7]_div_14/o<3>11
    SLICE_X7Y41.D2       net (fanout=23)       0.606   alu1/adder1/a[7]_b[7]_div_14_OUT[3]
    SLICE_X7Y41.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_432_o171
    SLICE_X4Y43.CX       net (fanout=9)        0.746   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
    SLICE_X4Y43.CMUX     Tcxc                  0.182   alu1/adder1/a[7]_b[7]_div_14/o<2>2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<2>24_SW10
    SLICE_X4Y43.A2       net (fanout=1)        0.741   alu1/adder1/a[7]_b[7]_div_14/N288
    SLICE_X4Y43.A        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/o<2>2
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_452_o131
    SLICE_X6Y42.CX       net (fanout=2)        0.624   alu1/adder1/a[7]_b[7]_div_14/a[3]_GND_12_o_MUX_449_o
    SLICE_X6Y42.DMUX     Tcxd                  0.281   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X6Y44.A2       net (fanout=2)        0.743   alu1/adder1/a[7]_b[7]_div_14/GND_12_o_b[7]_add_15_OUT[4]
    SLICE_X6Y44.A        Tilo                  0.235   alu1/adder1/a[7]_b[7]_div_14/N18
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3_SW1
    SLICE_X5Y44.C6       net (fanout=1)        0.465   alu1/adder1/a[7]_b[7]_div_14/N123
    SLICE_X5Y44.C        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3
    SLICE_X5Y44.B4       net (fanout=2)        0.359   alu1/adder1/a[7]_b[7]_div_14/N25
    SLICE_X5Y44.B        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW1
    SLICE_X5Y44.A5       net (fanout=1)        0.230   alu1/adder1/a[7]_b[7]_div_14/N198
    SLICE_X5Y44.A        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>2
    DSP48_X0Y9.B0        net (fanout=1)        0.846   alu1/adder1/a[7]_b[7]_div_14_OUT[0]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0048
                                                       alu1/adder1/Mmult_n0048
    SLICE_X3Y35.B6       net (fanout=1)        1.213   alu1/adder1/n0048[0]
    SLICE_X3Y35.B        Tilo                  0.259   M_state_q_FSM_FFd3-In1
                                                       alu1/adder1/Mmux_sum13_rs_lut<0>
    SLICE_X6Y35.A4       net (fanout=1)        0.935   alu1/adder1/Mmux_sum13_rs_lut[0]
    SLICE_X6Y35.COUT     Topcya                0.472   alu1/adder1/Mmux_sum13_rs_cy[3]
                                                       alu1/adder1/Mmux_sum13_rs_lut[0]_rt
                                                       alu1/adder1/Mmux_sum13_rs_cy<3>
    SLICE_X6Y36.CIN      net (fanout=1)        0.003   alu1/adder1/Mmux_sum13_rs_cy[3]
    SLICE_X6Y36.CMUX     Tcinc                 0.289   alu1/adder1/Mmux_sum13_rs_cy[7]
                                                       alu1/adder1/Mmux_sum13_rs_cy<7>
    SLICE_X3Y34.A3       net (fanout=7)        0.988   M_adder1_sum[6]
    SLICE_X3Y34.A        Tilo                  0.259   alu1/Mmux_alu75
                                                       alu1/Mmux_alu89
    SLICE_X7Y35.C3       net (fanout=8)        1.043   M_alu1_alu[6]
    SLICE_X7Y35.C        Tilo                  0.259   M_state_q_FSM_FFd4-In21
                                                       alu1/Mmux_alu210_SW1
    SLICE_X7Y35.D5       net (fanout=1)        0.234   N144
    SLICE_X7Y35.D        Tilo                  0.259   M_state_q_FSM_FFd4-In21
                                                       M_state_q_FSM_FFd4-In211
    SLICE_X4Y35.A4       net (fanout=2)        0.521   M_state_q_FSM_FFd4-In21
    SLICE_X4Y35.A        Tilo                  0.254   N114
                                                       M_state_q_FSM_FFd4-In12
    SLICE_X4Y37.C6       net (fanout=1)        0.510   M_state_q_FSM_FFd4-In14
    SLICE_X4Y37.C        Tilo                  0.255   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd4-In19
    SLICE_X7Y38.AX       net (fanout=3)        0.636   M_state_q_FSM_FFd4-In
    SLICE_X7Y38.CLK      Tdick                 0.114   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     26.718ns (10.487ns logic, 16.231ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  -6.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_2 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      26.701ns (Levels of Logic = 24)
  Clock Path Skew:      -0.009ns (0.186 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_2 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y39.AQ       Tcko                  0.430   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    SLICE_X5Y39.D2       net (fanout=14)       0.781   M_state_q_FSM_FFd3_2
    SLICE_X5Y39.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N55
                                                       alu1/adder1/a[7]_b[7]_div_14/o<7>11_SW0
    SLICE_X6Y37.C3       net (fanout=2)        0.813   alu1/adder1/a[7]_b[7]_div_14/N55
    SLICE_X6Y37.C        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<7>11
    SLICE_X6Y37.D3       net (fanout=2)        0.467   alu1/adder1/a[7]_b[7]_div_14_OUT[7]
    SLICE_X6Y37.D        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_360_o171
    SLICE_X7Y39.B4       net (fanout=8)        0.586   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_353_o
    SLICE_X7Y39.B        Tilo                  0.259   M_state_q_FSM_FFd3_2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<5>12
    SLICE_X7Y40.D4       net (fanout=15)       0.554   alu1/adder1/a[7]_b[7]_div_14_OUT[5]
    SLICE_X7Y40.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N136
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_410_o151_SW1
    SLICE_X4Y40.C3       net (fanout=1)        0.616   alu1/adder1/a[7]_b[7]_div_14/N136
    SLICE_X4Y40.C        Tilo                  0.255   alu1/adder1/a[7]_b[7]_div_14/o<4>1
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_410_o151
    SLICE_X8Y40.D4       net (fanout=3)        0.861   alu1/adder1/a[7]_b[7]_div_14/a[5]_GND_12_o_MUX_405_o
    SLICE_X8Y40.D        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
                                                       alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X7Y41.D6       net (fanout=13)       0.698   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X7Y41.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_432_o171
    SLICE_X4Y43.CX       net (fanout=9)        0.746   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
    SLICE_X4Y43.CMUX     Tcxc                  0.182   alu1/adder1/a[7]_b[7]_div_14/o<2>2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<2>24_SW10
    SLICE_X4Y43.A2       net (fanout=1)        0.741   alu1/adder1/a[7]_b[7]_div_14/N288
    SLICE_X4Y43.A        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/o<2>2
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_452_o131
    SLICE_X6Y42.CX       net (fanout=2)        0.624   alu1/adder1/a[7]_b[7]_div_14/a[3]_GND_12_o_MUX_449_o
    SLICE_X6Y42.DMUX     Tcxd                  0.281   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X6Y44.A2       net (fanout=2)        0.743   alu1/adder1/a[7]_b[7]_div_14/GND_12_o_b[7]_add_15_OUT[4]
    SLICE_X6Y44.A        Tilo                  0.235   alu1/adder1/a[7]_b[7]_div_14/N18
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3_SW1
    SLICE_X5Y44.C6       net (fanout=1)        0.465   alu1/adder1/a[7]_b[7]_div_14/N123
    SLICE_X5Y44.C        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3
    SLICE_X5Y44.B4       net (fanout=2)        0.359   alu1/adder1/a[7]_b[7]_div_14/N25
    SLICE_X5Y44.B        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW1
    SLICE_X5Y44.A5       net (fanout=1)        0.230   alu1/adder1/a[7]_b[7]_div_14/N198
    SLICE_X5Y44.A        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>2
    DSP48_X0Y9.B0        net (fanout=1)        0.846   alu1/adder1/a[7]_b[7]_div_14_OUT[0]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0048
                                                       alu1/adder1/Mmult_n0048
    SLICE_X3Y35.B6       net (fanout=1)        1.213   alu1/adder1/n0048[0]
    SLICE_X3Y35.B        Tilo                  0.259   M_state_q_FSM_FFd3-In1
                                                       alu1/adder1/Mmux_sum13_rs_lut<0>
    SLICE_X6Y35.A4       net (fanout=1)        0.935   alu1/adder1/Mmux_sum13_rs_lut[0]
    SLICE_X6Y35.COUT     Topcya                0.472   alu1/adder1/Mmux_sum13_rs_cy[3]
                                                       alu1/adder1/Mmux_sum13_rs_lut[0]_rt
                                                       alu1/adder1/Mmux_sum13_rs_cy<3>
    SLICE_X6Y36.CIN      net (fanout=1)        0.003   alu1/adder1/Mmux_sum13_rs_cy[3]
    SLICE_X6Y36.CMUX     Tcinc                 0.289   alu1/adder1/Mmux_sum13_rs_cy[7]
                                                       alu1/adder1/Mmux_sum13_rs_cy<7>
    SLICE_X3Y34.A3       net (fanout=7)        0.988   M_adder1_sum[6]
    SLICE_X3Y34.A        Tilo                  0.259   alu1/Mmux_alu75
                                                       alu1/Mmux_alu89
    SLICE_X5Y34.C6       net (fanout=8)        0.746   M_alu1_alu[6]
    SLICE_X5Y34.C        Tilo                  0.259   M_state_q_FSM_FFd3-In2
                                                       alu1/Mmux_alu210_SW0
    SLICE_X7Y35.D6       net (fanout=1)        0.531   N143
    SLICE_X7Y35.D        Tilo                  0.259   M_state_q_FSM_FFd4-In21
                                                       M_state_q_FSM_FFd4-In211
    SLICE_X4Y35.A4       net (fanout=2)        0.521   M_state_q_FSM_FFd4-In21
    SLICE_X4Y35.A        Tilo                  0.254   N114
                                                       M_state_q_FSM_FFd4-In12
    SLICE_X4Y37.C6       net (fanout=1)        0.510   M_state_q_FSM_FFd4-In14
    SLICE_X4Y37.C        Tilo                  0.255   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd4-In19
    SLICE_X7Y38.AX       net (fanout=3)        0.636   M_state_q_FSM_FFd4-In
    SLICE_X7Y38.CLK      Tdick                 0.114   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     26.701ns (10.488ns logic, 16.213ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  -6.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_2 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      26.701ns (Levels of Logic = 24)
  Clock Path Skew:      -0.009ns (0.186 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_2 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y39.AQ       Tcko                  0.430   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    SLICE_X5Y39.D2       net (fanout=14)       0.781   M_state_q_FSM_FFd3_2
    SLICE_X5Y39.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N55
                                                       alu1/adder1/a[7]_b[7]_div_14/o<7>11_SW0
    SLICE_X6Y37.C3       net (fanout=2)        0.813   alu1/adder1/a[7]_b[7]_div_14/N55
    SLICE_X6Y37.C        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<7>11
    SLICE_X6Y37.D3       net (fanout=2)        0.467   alu1/adder1/a[7]_b[7]_div_14_OUT[7]
    SLICE_X6Y37.D        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_360_o171
    SLICE_X7Y39.B4       net (fanout=8)        0.586   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_353_o
    SLICE_X7Y39.B        Tilo                  0.259   M_state_q_FSM_FFd3_2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<5>12
    SLICE_X7Y40.D4       net (fanout=15)       0.554   alu1/adder1/a[7]_b[7]_div_14_OUT[5]
    SLICE_X7Y40.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N136
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_410_o151_SW1
    SLICE_X4Y40.C3       net (fanout=1)        0.616   alu1/adder1/a[7]_b[7]_div_14/N136
    SLICE_X4Y40.C        Tilo                  0.255   alu1/adder1/a[7]_b[7]_div_14/o<4>1
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_410_o151
    SLICE_X8Y40.D4       net (fanout=3)        0.861   alu1/adder1/a[7]_b[7]_div_14/a[5]_GND_12_o_MUX_405_o
    SLICE_X8Y40.D        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
                                                       alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X7Y41.D6       net (fanout=13)       0.698   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X7Y41.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_432_o171
    SLICE_X4Y43.CX       net (fanout=9)        0.746   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
    SLICE_X4Y43.CMUX     Tcxc                  0.182   alu1/adder1/a[7]_b[7]_div_14/o<2>2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<2>24_SW10
    SLICE_X4Y43.A2       net (fanout=1)        0.741   alu1/adder1/a[7]_b[7]_div_14/N288
    SLICE_X4Y43.A        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/o<2>2
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_452_o131
    SLICE_X6Y42.CX       net (fanout=2)        0.624   alu1/adder1/a[7]_b[7]_div_14/a[3]_GND_12_o_MUX_449_o
    SLICE_X6Y42.DMUX     Tcxd                  0.281   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X6Y44.A2       net (fanout=2)        0.743   alu1/adder1/a[7]_b[7]_div_14/GND_12_o_b[7]_add_15_OUT[4]
    SLICE_X6Y44.A        Tilo                  0.235   alu1/adder1/a[7]_b[7]_div_14/N18
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3_SW1
    SLICE_X5Y44.C6       net (fanout=1)        0.465   alu1/adder1/a[7]_b[7]_div_14/N123
    SLICE_X5Y44.C        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3
    SLICE_X5Y44.B4       net (fanout=2)        0.359   alu1/adder1/a[7]_b[7]_div_14/N25
    SLICE_X5Y44.B        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW1
    SLICE_X5Y44.A5       net (fanout=1)        0.230   alu1/adder1/a[7]_b[7]_div_14/N198
    SLICE_X5Y44.A        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>2
    DSP48_X0Y9.B0        net (fanout=1)        0.846   alu1/adder1/a[7]_b[7]_div_14_OUT[0]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0048
                                                       alu1/adder1/Mmult_n0048
    SLICE_X3Y35.B6       net (fanout=1)        1.213   alu1/adder1/n0048[0]
    SLICE_X3Y35.B        Tilo                  0.259   M_state_q_FSM_FFd3-In1
                                                       alu1/adder1/Mmux_sum13_rs_lut<0>
    SLICE_X6Y35.A4       net (fanout=1)        0.935   alu1/adder1/Mmux_sum13_rs_lut[0]
    SLICE_X6Y35.COUT     Topcya                0.472   alu1/adder1/Mmux_sum13_rs_cy[3]
                                                       alu1/adder1/Mmux_sum13_rs_lut[0]_rt
                                                       alu1/adder1/Mmux_sum13_rs_cy<3>
    SLICE_X6Y36.CIN      net (fanout=1)        0.003   alu1/adder1/Mmux_sum13_rs_cy[3]
    SLICE_X6Y36.CMUX     Tcinc                 0.289   alu1/adder1/Mmux_sum13_rs_cy[7]
                                                       alu1/adder1/Mmux_sum13_rs_cy<7>
    SLICE_X3Y34.A3       net (fanout=7)        0.988   M_adder1_sum[6]
    SLICE_X3Y34.A        Tilo                  0.259   alu1/Mmux_alu75
                                                       alu1/Mmux_alu89
    SLICE_X7Y35.C3       net (fanout=8)        1.043   M_alu1_alu[6]
    SLICE_X7Y35.C        Tilo                  0.259   M_state_q_FSM_FFd4-In21
                                                       alu1/Mmux_alu210_SW1
    SLICE_X7Y35.D5       net (fanout=1)        0.234   N144
    SLICE_X7Y35.D        Tilo                  0.259   M_state_q_FSM_FFd4-In21
                                                       M_state_q_FSM_FFd4-In211
    SLICE_X4Y35.A4       net (fanout=2)        0.521   M_state_q_FSM_FFd4-In21
    SLICE_X4Y35.A        Tilo                  0.254   N114
                                                       M_state_q_FSM_FFd4-In12
    SLICE_X4Y37.C6       net (fanout=1)        0.510   M_state_q_FSM_FFd4-In14
    SLICE_X4Y37.C        Tilo                  0.255   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd4-In19
    SLICE_X7Y38.AX       net (fanout=3)        0.636   M_state_q_FSM_FFd4-In
    SLICE_X7Y38.CLK      Tdick                 0.114   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     26.701ns (10.488ns logic, 16.213ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  -6.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_2 (FF)
  Destination:          M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      26.692ns (Levels of Logic = 24)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_2 to M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y39.AQ       Tcko                  0.430   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    SLICE_X5Y39.D2       net (fanout=14)       0.781   M_state_q_FSM_FFd3_2
    SLICE_X5Y39.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N55
                                                       alu1/adder1/a[7]_b[7]_div_14/o<7>11_SW0
    SLICE_X6Y37.C3       net (fanout=2)        0.813   alu1/adder1/a[7]_b[7]_div_14/N55
    SLICE_X6Y37.C        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<7>11
    SLICE_X6Y37.D3       net (fanout=2)        0.467   alu1/adder1/a[7]_b[7]_div_14_OUT[7]
    SLICE_X6Y37.D        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_360_o171
    SLICE_X4Y39.B6       net (fanout=8)        0.588   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_353_o
    SLICE_X4Y39.B        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_7_OUT_Madd_Madd_cy[5]
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_386_o171
    SLICE_X8Y40.B5       net (fanout=8)        0.797   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_379_o
    SLICE_X8Y40.B        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
                                                       alu1/adder1/a[7]_b[7]_div_14/o<4>2_SW4
    SLICE_X9Y39.C4       net (fanout=7)        0.570   alu1/adder1/a[7]_b[7]_div_14/N184
    SLICE_X9Y39.C        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N258
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_410_o161_1
    SLICE_X7Y41.B5       net (fanout=2)        0.772   alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_410_o161
    SLICE_X7Y41.B        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
                                                       alu1/adder1/a[7]_b[7]_div_14/o<3>11
    SLICE_X7Y41.D2       net (fanout=23)       0.606   alu1/adder1/a[7]_b[7]_div_14_OUT[3]
    SLICE_X7Y41.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_432_o171
    SLICE_X4Y43.CX       net (fanout=9)        0.746   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
    SLICE_X4Y43.CMUX     Tcxc                  0.182   alu1/adder1/a[7]_b[7]_div_14/o<2>2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<2>24_SW10
    SLICE_X4Y43.A2       net (fanout=1)        0.741   alu1/adder1/a[7]_b[7]_div_14/N288
    SLICE_X4Y43.A        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/o<2>2
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_452_o131
    SLICE_X6Y42.CX       net (fanout=2)        0.624   alu1/adder1/a[7]_b[7]_div_14/a[3]_GND_12_o_MUX_449_o
    SLICE_X6Y42.DMUX     Tcxd                  0.281   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X6Y44.A2       net (fanout=2)        0.743   alu1/adder1/a[7]_b[7]_div_14/GND_12_o_b[7]_add_15_OUT[4]
    SLICE_X6Y44.A        Tilo                  0.235   alu1/adder1/a[7]_b[7]_div_14/N18
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3_SW1
    SLICE_X5Y44.C6       net (fanout=1)        0.465   alu1/adder1/a[7]_b[7]_div_14/N123
    SLICE_X5Y44.C        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3
    SLICE_X5Y44.B4       net (fanout=2)        0.359   alu1/adder1/a[7]_b[7]_div_14/N25
    SLICE_X5Y44.B        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW1
    SLICE_X5Y44.A5       net (fanout=1)        0.230   alu1/adder1/a[7]_b[7]_div_14/N198
    SLICE_X5Y44.A        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>2
    DSP48_X0Y9.B0        net (fanout=1)        0.846   alu1/adder1/a[7]_b[7]_div_14_OUT[0]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0048
                                                       alu1/adder1/Mmult_n0048
    SLICE_X3Y35.B6       net (fanout=1)        1.213   alu1/adder1/n0048[0]
    SLICE_X3Y35.B        Tilo                  0.259   M_state_q_FSM_FFd3-In1
                                                       alu1/adder1/Mmux_sum13_rs_lut<0>
    SLICE_X6Y35.A4       net (fanout=1)        0.935   alu1/adder1/Mmux_sum13_rs_lut[0]
    SLICE_X6Y35.COUT     Topcya                0.472   alu1/adder1/Mmux_sum13_rs_cy[3]
                                                       alu1/adder1/Mmux_sum13_rs_lut[0]_rt
                                                       alu1/adder1/Mmux_sum13_rs_cy<3>
    SLICE_X6Y36.CIN      net (fanout=1)        0.003   alu1/adder1/Mmux_sum13_rs_cy[3]
    SLICE_X6Y36.CMUX     Tcinc                 0.289   alu1/adder1/Mmux_sum13_rs_cy[7]
                                                       alu1/adder1/Mmux_sum13_rs_cy<7>
    SLICE_X3Y34.A3       net (fanout=7)        0.988   M_adder1_sum[6]
    SLICE_X3Y34.A        Tilo                  0.259   alu1/Mmux_alu75
                                                       alu1/Mmux_alu89
    SLICE_X5Y34.C6       net (fanout=8)        0.746   M_alu1_alu[6]
    SLICE_X5Y34.C        Tilo                  0.259   M_state_q_FSM_FFd3-In2
                                                       alu1/Mmux_alu210_SW0
    SLICE_X7Y35.D6       net (fanout=1)        0.531   N143
    SLICE_X7Y35.D        Tilo                  0.259   M_state_q_FSM_FFd4-In21
                                                       M_state_q_FSM_FFd4-In211
    SLICE_X4Y36.C5       net (fanout=2)        0.455   M_state_q_FSM_FFd4-In21
    SLICE_X4Y36.C        Tilo                  0.255   M_alu1_b<4>1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X4Y36.B4       net (fanout=1)        0.309   M_state_q_FSM_FFd3-In3
    SLICE_X4Y36.B        Tilo                  0.254   M_alu1_b<4>1
                                                       M_state_q_FSM_FFd3-In7
    SLICE_X7Y39.AX       net (fanout=3)        0.877   M_state_q_FSM_FFd3-In
    SLICE_X7Y39.CLK      Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     26.692ns (10.487ns logic, 16.205ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  -6.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_2 (FF)
  Destination:          M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      26.692ns (Levels of Logic = 24)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_2 to M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y39.AQ       Tcko                  0.430   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    SLICE_X5Y39.D2       net (fanout=14)       0.781   M_state_q_FSM_FFd3_2
    SLICE_X5Y39.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N55
                                                       alu1/adder1/a[7]_b[7]_div_14/o<7>11_SW0
    SLICE_X6Y37.C3       net (fanout=2)        0.813   alu1/adder1/a[7]_b[7]_div_14/N55
    SLICE_X6Y37.C        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<7>11
    SLICE_X6Y37.D3       net (fanout=2)        0.467   alu1/adder1/a[7]_b[7]_div_14_OUT[7]
    SLICE_X6Y37.D        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_360_o171
    SLICE_X4Y39.B6       net (fanout=8)        0.588   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_353_o
    SLICE_X4Y39.B        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_7_OUT_Madd_Madd_cy[5]
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_386_o171
    SLICE_X8Y40.B5       net (fanout=8)        0.797   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_379_o
    SLICE_X8Y40.B        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
                                                       alu1/adder1/a[7]_b[7]_div_14/o<4>2_SW4
    SLICE_X9Y39.C4       net (fanout=7)        0.570   alu1/adder1/a[7]_b[7]_div_14/N184
    SLICE_X9Y39.C        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N258
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_410_o161_1
    SLICE_X7Y41.B5       net (fanout=2)        0.772   alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_410_o161
    SLICE_X7Y41.B        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
                                                       alu1/adder1/a[7]_b[7]_div_14/o<3>11
    SLICE_X7Y41.D2       net (fanout=23)       0.606   alu1/adder1/a[7]_b[7]_div_14_OUT[3]
    SLICE_X7Y41.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_432_o171
    SLICE_X4Y43.CX       net (fanout=9)        0.746   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
    SLICE_X4Y43.CMUX     Tcxc                  0.182   alu1/adder1/a[7]_b[7]_div_14/o<2>2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<2>24_SW10
    SLICE_X4Y43.A2       net (fanout=1)        0.741   alu1/adder1/a[7]_b[7]_div_14/N288
    SLICE_X4Y43.A        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/o<2>2
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_452_o131
    SLICE_X6Y42.CX       net (fanout=2)        0.624   alu1/adder1/a[7]_b[7]_div_14/a[3]_GND_12_o_MUX_449_o
    SLICE_X6Y42.DMUX     Tcxd                  0.281   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X6Y44.A2       net (fanout=2)        0.743   alu1/adder1/a[7]_b[7]_div_14/GND_12_o_b[7]_add_15_OUT[4]
    SLICE_X6Y44.A        Tilo                  0.235   alu1/adder1/a[7]_b[7]_div_14/N18
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3_SW1
    SLICE_X5Y44.C6       net (fanout=1)        0.465   alu1/adder1/a[7]_b[7]_div_14/N123
    SLICE_X5Y44.C        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3
    SLICE_X5Y44.B4       net (fanout=2)        0.359   alu1/adder1/a[7]_b[7]_div_14/N25
    SLICE_X5Y44.B        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW1
    SLICE_X5Y44.A5       net (fanout=1)        0.230   alu1/adder1/a[7]_b[7]_div_14/N198
    SLICE_X5Y44.A        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>2
    DSP48_X0Y9.B0        net (fanout=1)        0.846   alu1/adder1/a[7]_b[7]_div_14_OUT[0]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0048
                                                       alu1/adder1/Mmult_n0048
    SLICE_X3Y35.B6       net (fanout=1)        1.213   alu1/adder1/n0048[0]
    SLICE_X3Y35.B        Tilo                  0.259   M_state_q_FSM_FFd3-In1
                                                       alu1/adder1/Mmux_sum13_rs_lut<0>
    SLICE_X6Y35.A4       net (fanout=1)        0.935   alu1/adder1/Mmux_sum13_rs_lut[0]
    SLICE_X6Y35.COUT     Topcya                0.472   alu1/adder1/Mmux_sum13_rs_cy[3]
                                                       alu1/adder1/Mmux_sum13_rs_lut[0]_rt
                                                       alu1/adder1/Mmux_sum13_rs_cy<3>
    SLICE_X6Y36.CIN      net (fanout=1)        0.003   alu1/adder1/Mmux_sum13_rs_cy[3]
    SLICE_X6Y36.CMUX     Tcinc                 0.289   alu1/adder1/Mmux_sum13_rs_cy[7]
                                                       alu1/adder1/Mmux_sum13_rs_cy<7>
    SLICE_X3Y34.A3       net (fanout=7)        0.988   M_adder1_sum[6]
    SLICE_X3Y34.A        Tilo                  0.259   alu1/Mmux_alu75
                                                       alu1/Mmux_alu89
    SLICE_X7Y35.C3       net (fanout=8)        1.043   M_alu1_alu[6]
    SLICE_X7Y35.C        Tilo                  0.259   M_state_q_FSM_FFd4-In21
                                                       alu1/Mmux_alu210_SW1
    SLICE_X7Y35.D5       net (fanout=1)        0.234   N144
    SLICE_X7Y35.D        Tilo                  0.259   M_state_q_FSM_FFd4-In21
                                                       M_state_q_FSM_FFd4-In211
    SLICE_X4Y36.C5       net (fanout=2)        0.455   M_state_q_FSM_FFd4-In21
    SLICE_X4Y36.C        Tilo                  0.255   M_alu1_b<4>1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X4Y36.B4       net (fanout=1)        0.309   M_state_q_FSM_FFd3-In3
    SLICE_X4Y36.B        Tilo                  0.254   M_alu1_b<4>1
                                                       M_state_q_FSM_FFd3-In7
    SLICE_X7Y39.AX       net (fanout=3)        0.877   M_state_q_FSM_FFd3-In
    SLICE_X7Y39.CLK      Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     26.692ns (10.487ns logic, 16.205ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  -6.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_2 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      26.680ns (Levels of Logic = 24)
  Clock Path Skew:      -0.007ns (0.188 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_2 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y39.AQ       Tcko                  0.430   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    SLICE_X5Y39.D2       net (fanout=14)       0.781   M_state_q_FSM_FFd3_2
    SLICE_X5Y39.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N55
                                                       alu1/adder1/a[7]_b[7]_div_14/o<7>11_SW0
    SLICE_X6Y37.C3       net (fanout=2)        0.813   alu1/adder1/a[7]_b[7]_div_14/N55
    SLICE_X6Y37.C        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<7>11
    SLICE_X6Y37.D3       net (fanout=2)        0.467   alu1/adder1/a[7]_b[7]_div_14_OUT[7]
    SLICE_X6Y37.D        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_360_o171
    SLICE_X4Y39.B6       net (fanout=8)        0.588   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_353_o
    SLICE_X4Y39.B        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_7_OUT_Madd_Madd_cy[5]
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_386_o171
    SLICE_X8Y40.B5       net (fanout=8)        0.797   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_379_o
    SLICE_X8Y40.B        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
                                                       alu1/adder1/a[7]_b[7]_div_14/o<4>2_SW4
    SLICE_X9Y39.C4       net (fanout=7)        0.570   alu1/adder1/a[7]_b[7]_div_14/N184
    SLICE_X9Y39.C        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N258
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_410_o161_1
    SLICE_X7Y41.B5       net (fanout=2)        0.772   alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_410_o161
    SLICE_X7Y41.B        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
                                                       alu1/adder1/a[7]_b[7]_div_14/o<3>11
    SLICE_X7Y41.D2       net (fanout=23)       0.606   alu1/adder1/a[7]_b[7]_div_14_OUT[3]
    SLICE_X7Y41.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_432_o171
    SLICE_X4Y43.CX       net (fanout=9)        0.746   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
    SLICE_X4Y43.CMUX     Tcxc                  0.182   alu1/adder1/a[7]_b[7]_div_14/o<2>2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<2>24_SW10
    SLICE_X4Y43.A2       net (fanout=1)        0.741   alu1/adder1/a[7]_b[7]_div_14/N288
    SLICE_X4Y43.A        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/o<2>2
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_452_o131
    SLICE_X6Y42.CX       net (fanout=2)        0.624   alu1/adder1/a[7]_b[7]_div_14/a[3]_GND_12_o_MUX_449_o
    SLICE_X6Y42.DMUX     Tcxd                  0.281   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X6Y44.A2       net (fanout=2)        0.743   alu1/adder1/a[7]_b[7]_div_14/GND_12_o_b[7]_add_15_OUT[4]
    SLICE_X6Y44.A        Tilo                  0.235   alu1/adder1/a[7]_b[7]_div_14/N18
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3_SW1
    SLICE_X5Y44.C6       net (fanout=1)        0.465   alu1/adder1/a[7]_b[7]_div_14/N123
    SLICE_X5Y44.C        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3
    SLICE_X5Y44.B4       net (fanout=2)        0.359   alu1/adder1/a[7]_b[7]_div_14/N25
    SLICE_X5Y44.B        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW1
    SLICE_X5Y44.A5       net (fanout=1)        0.230   alu1/adder1/a[7]_b[7]_div_14/N198
    SLICE_X5Y44.A        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>2
    DSP48_X0Y9.B0        net (fanout=1)        0.846   alu1/adder1/a[7]_b[7]_div_14_OUT[0]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0048
                                                       alu1/adder1/Mmult_n0048
    SLICE_X3Y35.B6       net (fanout=1)        1.213   alu1/adder1/n0048[0]
    SLICE_X3Y35.B        Tilo                  0.259   M_state_q_FSM_FFd3-In1
                                                       alu1/adder1/Mmux_sum13_rs_lut<0>
    SLICE_X6Y35.A4       net (fanout=1)        0.935   alu1/adder1/Mmux_sum13_rs_lut[0]
    SLICE_X6Y35.COUT     Topcya                0.472   alu1/adder1/Mmux_sum13_rs_cy[3]
                                                       alu1/adder1/Mmux_sum13_rs_lut[0]_rt
                                                       alu1/adder1/Mmux_sum13_rs_cy<3>
    SLICE_X6Y36.CIN      net (fanout=1)        0.003   alu1/adder1/Mmux_sum13_rs_cy[3]
    SLICE_X6Y36.CMUX     Tcinc                 0.289   alu1/adder1/Mmux_sum13_rs_cy[7]
                                                       alu1/adder1/Mmux_sum13_rs_cy<7>
    SLICE_X3Y34.A3       net (fanout=7)        0.988   M_adder1_sum[6]
    SLICE_X3Y34.A        Tilo                  0.259   alu1/Mmux_alu75
                                                       alu1/Mmux_alu89
    SLICE_X5Y34.C6       net (fanout=8)        0.746   M_alu1_alu[6]
    SLICE_X5Y34.C        Tilo                  0.259   M_state_q_FSM_FFd3-In2
                                                       alu1/Mmux_alu210_SW0
    SLICE_X7Y35.D6       net (fanout=1)        0.531   N143
    SLICE_X7Y35.D        Tilo                  0.259   M_state_q_FSM_FFd4-In21
                                                       M_state_q_FSM_FFd4-In211
    SLICE_X4Y35.A4       net (fanout=2)        0.521   M_state_q_FSM_FFd4-In21
    SLICE_X4Y35.A        Tilo                  0.254   N114
                                                       M_state_q_FSM_FFd4-In12
    SLICE_X4Y37.C6       net (fanout=1)        0.510   M_state_q_FSM_FFd4-In14
    SLICE_X4Y37.C        Tilo                  0.255   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd4-In19
    SLICE_X6Y37.CX       net (fanout=3)        0.598   M_state_q_FSM_FFd4-In
    SLICE_X6Y37.CLK      Tdick                 0.114   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     26.680ns (10.487ns logic, 16.193ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  -6.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_2 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      26.680ns (Levels of Logic = 24)
  Clock Path Skew:      -0.007ns (0.188 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_2 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y39.AQ       Tcko                  0.430   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    SLICE_X5Y39.D2       net (fanout=14)       0.781   M_state_q_FSM_FFd3_2
    SLICE_X5Y39.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N55
                                                       alu1/adder1/a[7]_b[7]_div_14/o<7>11_SW0
    SLICE_X6Y37.C3       net (fanout=2)        0.813   alu1/adder1/a[7]_b[7]_div_14/N55
    SLICE_X6Y37.C        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<7>11
    SLICE_X6Y37.D3       net (fanout=2)        0.467   alu1/adder1/a[7]_b[7]_div_14_OUT[7]
    SLICE_X6Y37.D        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_360_o171
    SLICE_X4Y39.B6       net (fanout=8)        0.588   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_353_o
    SLICE_X4Y39.B        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_7_OUT_Madd_Madd_cy[5]
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_386_o171
    SLICE_X8Y40.B5       net (fanout=8)        0.797   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_379_o
    SLICE_X8Y40.B        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
                                                       alu1/adder1/a[7]_b[7]_div_14/o<4>2_SW4
    SLICE_X9Y39.C4       net (fanout=7)        0.570   alu1/adder1/a[7]_b[7]_div_14/N184
    SLICE_X9Y39.C        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N258
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_410_o161_1
    SLICE_X7Y41.B5       net (fanout=2)        0.772   alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_410_o161
    SLICE_X7Y41.B        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
                                                       alu1/adder1/a[7]_b[7]_div_14/o<3>11
    SLICE_X7Y41.D2       net (fanout=23)       0.606   alu1/adder1/a[7]_b[7]_div_14_OUT[3]
    SLICE_X7Y41.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_432_o171
    SLICE_X4Y43.CX       net (fanout=9)        0.746   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
    SLICE_X4Y43.CMUX     Tcxc                  0.182   alu1/adder1/a[7]_b[7]_div_14/o<2>2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<2>24_SW10
    SLICE_X4Y43.A2       net (fanout=1)        0.741   alu1/adder1/a[7]_b[7]_div_14/N288
    SLICE_X4Y43.A        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/o<2>2
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_452_o131
    SLICE_X6Y42.CX       net (fanout=2)        0.624   alu1/adder1/a[7]_b[7]_div_14/a[3]_GND_12_o_MUX_449_o
    SLICE_X6Y42.DMUX     Tcxd                  0.281   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X6Y44.A2       net (fanout=2)        0.743   alu1/adder1/a[7]_b[7]_div_14/GND_12_o_b[7]_add_15_OUT[4]
    SLICE_X6Y44.A        Tilo                  0.235   alu1/adder1/a[7]_b[7]_div_14/N18
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3_SW1
    SLICE_X5Y44.C6       net (fanout=1)        0.465   alu1/adder1/a[7]_b[7]_div_14/N123
    SLICE_X5Y44.C        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3
    SLICE_X5Y44.B4       net (fanout=2)        0.359   alu1/adder1/a[7]_b[7]_div_14/N25
    SLICE_X5Y44.B        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW1
    SLICE_X5Y44.A5       net (fanout=1)        0.230   alu1/adder1/a[7]_b[7]_div_14/N198
    SLICE_X5Y44.A        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>2
    DSP48_X0Y9.B0        net (fanout=1)        0.846   alu1/adder1/a[7]_b[7]_div_14_OUT[0]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0048
                                                       alu1/adder1/Mmult_n0048
    SLICE_X3Y35.B6       net (fanout=1)        1.213   alu1/adder1/n0048[0]
    SLICE_X3Y35.B        Tilo                  0.259   M_state_q_FSM_FFd3-In1
                                                       alu1/adder1/Mmux_sum13_rs_lut<0>
    SLICE_X6Y35.A4       net (fanout=1)        0.935   alu1/adder1/Mmux_sum13_rs_lut[0]
    SLICE_X6Y35.COUT     Topcya                0.472   alu1/adder1/Mmux_sum13_rs_cy[3]
                                                       alu1/adder1/Mmux_sum13_rs_lut[0]_rt
                                                       alu1/adder1/Mmux_sum13_rs_cy<3>
    SLICE_X6Y36.CIN      net (fanout=1)        0.003   alu1/adder1/Mmux_sum13_rs_cy[3]
    SLICE_X6Y36.CMUX     Tcinc                 0.289   alu1/adder1/Mmux_sum13_rs_cy[7]
                                                       alu1/adder1/Mmux_sum13_rs_cy<7>
    SLICE_X3Y34.A3       net (fanout=7)        0.988   M_adder1_sum[6]
    SLICE_X3Y34.A        Tilo                  0.259   alu1/Mmux_alu75
                                                       alu1/Mmux_alu89
    SLICE_X7Y35.C3       net (fanout=8)        1.043   M_alu1_alu[6]
    SLICE_X7Y35.C        Tilo                  0.259   M_state_q_FSM_FFd4-In21
                                                       alu1/Mmux_alu210_SW1
    SLICE_X7Y35.D5       net (fanout=1)        0.234   N144
    SLICE_X7Y35.D        Tilo                  0.259   M_state_q_FSM_FFd4-In21
                                                       M_state_q_FSM_FFd4-In211
    SLICE_X4Y35.A4       net (fanout=2)        0.521   M_state_q_FSM_FFd4-In21
    SLICE_X4Y35.A        Tilo                  0.254   N114
                                                       M_state_q_FSM_FFd4-In12
    SLICE_X4Y37.C6       net (fanout=1)        0.510   M_state_q_FSM_FFd4-In14
    SLICE_X4Y37.C        Tilo                  0.255   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd4-In19
    SLICE_X6Y37.CX       net (fanout=3)        0.598   M_state_q_FSM_FFd4-In
    SLICE_X6Y37.CLK      Tdick                 0.114   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     26.680ns (10.487ns logic, 16.193ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  -6.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_2 (FF)
  Destination:          M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      26.675ns (Levels of Logic = 24)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_2 to M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y39.AQ       Tcko                  0.430   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    SLICE_X5Y39.D2       net (fanout=14)       0.781   M_state_q_FSM_FFd3_2
    SLICE_X5Y39.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N55
                                                       alu1/adder1/a[7]_b[7]_div_14/o<7>11_SW0
    SLICE_X6Y37.C3       net (fanout=2)        0.813   alu1/adder1/a[7]_b[7]_div_14/N55
    SLICE_X6Y37.C        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<7>11
    SLICE_X6Y37.D3       net (fanout=2)        0.467   alu1/adder1/a[7]_b[7]_div_14_OUT[7]
    SLICE_X6Y37.D        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_360_o171
    SLICE_X7Y39.B4       net (fanout=8)        0.586   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_353_o
    SLICE_X7Y39.B        Tilo                  0.259   M_state_q_FSM_FFd3_2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<5>12
    SLICE_X7Y40.D4       net (fanout=15)       0.554   alu1/adder1/a[7]_b[7]_div_14_OUT[5]
    SLICE_X7Y40.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N136
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_410_o151_SW1
    SLICE_X4Y40.C3       net (fanout=1)        0.616   alu1/adder1/a[7]_b[7]_div_14/N136
    SLICE_X4Y40.C        Tilo                  0.255   alu1/adder1/a[7]_b[7]_div_14/o<4>1
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_410_o151
    SLICE_X8Y40.D4       net (fanout=3)        0.861   alu1/adder1/a[7]_b[7]_div_14/a[5]_GND_12_o_MUX_405_o
    SLICE_X8Y40.D        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
                                                       alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X7Y41.D6       net (fanout=13)       0.698   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X7Y41.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_432_o171
    SLICE_X4Y43.CX       net (fanout=9)        0.746   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
    SLICE_X4Y43.CMUX     Tcxc                  0.182   alu1/adder1/a[7]_b[7]_div_14/o<2>2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<2>24_SW10
    SLICE_X4Y43.A2       net (fanout=1)        0.741   alu1/adder1/a[7]_b[7]_div_14/N288
    SLICE_X4Y43.A        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/o<2>2
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_452_o131
    SLICE_X6Y42.CX       net (fanout=2)        0.624   alu1/adder1/a[7]_b[7]_div_14/a[3]_GND_12_o_MUX_449_o
    SLICE_X6Y42.DMUX     Tcxd                  0.281   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X6Y44.A2       net (fanout=2)        0.743   alu1/adder1/a[7]_b[7]_div_14/GND_12_o_b[7]_add_15_OUT[4]
    SLICE_X6Y44.A        Tilo                  0.235   alu1/adder1/a[7]_b[7]_div_14/N18
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3_SW1
    SLICE_X5Y44.C6       net (fanout=1)        0.465   alu1/adder1/a[7]_b[7]_div_14/N123
    SLICE_X5Y44.C        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3
    SLICE_X5Y44.B4       net (fanout=2)        0.359   alu1/adder1/a[7]_b[7]_div_14/N25
    SLICE_X5Y44.B        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW1
    SLICE_X5Y44.A5       net (fanout=1)        0.230   alu1/adder1/a[7]_b[7]_div_14/N198
    SLICE_X5Y44.A        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>2
    DSP48_X0Y9.B0        net (fanout=1)        0.846   alu1/adder1/a[7]_b[7]_div_14_OUT[0]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0048
                                                       alu1/adder1/Mmult_n0048
    SLICE_X3Y35.B6       net (fanout=1)        1.213   alu1/adder1/n0048[0]
    SLICE_X3Y35.B        Tilo                  0.259   M_state_q_FSM_FFd3-In1
                                                       alu1/adder1/Mmux_sum13_rs_lut<0>
    SLICE_X6Y35.A4       net (fanout=1)        0.935   alu1/adder1/Mmux_sum13_rs_lut[0]
    SLICE_X6Y35.COUT     Topcya                0.472   alu1/adder1/Mmux_sum13_rs_cy[3]
                                                       alu1/adder1/Mmux_sum13_rs_lut[0]_rt
                                                       alu1/adder1/Mmux_sum13_rs_cy<3>
    SLICE_X6Y36.CIN      net (fanout=1)        0.003   alu1/adder1/Mmux_sum13_rs_cy[3]
    SLICE_X6Y36.CMUX     Tcinc                 0.289   alu1/adder1/Mmux_sum13_rs_cy[7]
                                                       alu1/adder1/Mmux_sum13_rs_cy<7>
    SLICE_X3Y34.A3       net (fanout=7)        0.988   M_adder1_sum[6]
    SLICE_X3Y34.A        Tilo                  0.259   alu1/Mmux_alu75
                                                       alu1/Mmux_alu89
    SLICE_X5Y34.C6       net (fanout=8)        0.746   M_alu1_alu[6]
    SLICE_X5Y34.C        Tilo                  0.259   M_state_q_FSM_FFd3-In2
                                                       alu1/Mmux_alu210_SW0
    SLICE_X7Y35.D6       net (fanout=1)        0.531   N143
    SLICE_X7Y35.D        Tilo                  0.259   M_state_q_FSM_FFd4-In21
                                                       M_state_q_FSM_FFd4-In211
    SLICE_X4Y36.C5       net (fanout=2)        0.455   M_state_q_FSM_FFd4-In21
    SLICE_X4Y36.C        Tilo                  0.255   M_alu1_b<4>1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X4Y36.B4       net (fanout=1)        0.309   M_state_q_FSM_FFd3-In3
    SLICE_X4Y36.B        Tilo                  0.254   M_alu1_b<4>1
                                                       M_state_q_FSM_FFd3-In7
    SLICE_X7Y39.AX       net (fanout=3)        0.877   M_state_q_FSM_FFd3-In
    SLICE_X7Y39.CLK      Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     26.675ns (10.488ns logic, 16.187ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  -6.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_2 (FF)
  Destination:          M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      26.675ns (Levels of Logic = 24)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_2 to M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y39.AQ       Tcko                  0.430   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    SLICE_X5Y39.D2       net (fanout=14)       0.781   M_state_q_FSM_FFd3_2
    SLICE_X5Y39.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N55
                                                       alu1/adder1/a[7]_b[7]_div_14/o<7>11_SW0
    SLICE_X6Y37.C3       net (fanout=2)        0.813   alu1/adder1/a[7]_b[7]_div_14/N55
    SLICE_X6Y37.C        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<7>11
    SLICE_X6Y37.D3       net (fanout=2)        0.467   alu1/adder1/a[7]_b[7]_div_14_OUT[7]
    SLICE_X6Y37.D        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_360_o171
    SLICE_X7Y39.B4       net (fanout=8)        0.586   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_353_o
    SLICE_X7Y39.B        Tilo                  0.259   M_state_q_FSM_FFd3_2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<5>12
    SLICE_X7Y40.D4       net (fanout=15)       0.554   alu1/adder1/a[7]_b[7]_div_14_OUT[5]
    SLICE_X7Y40.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N136
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_410_o151_SW1
    SLICE_X4Y40.C3       net (fanout=1)        0.616   alu1/adder1/a[7]_b[7]_div_14/N136
    SLICE_X4Y40.C        Tilo                  0.255   alu1/adder1/a[7]_b[7]_div_14/o<4>1
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_410_o151
    SLICE_X8Y40.D4       net (fanout=3)        0.861   alu1/adder1/a[7]_b[7]_div_14/a[5]_GND_12_o_MUX_405_o
    SLICE_X8Y40.D        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
                                                       alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X7Y41.D6       net (fanout=13)       0.698   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X7Y41.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_432_o171
    SLICE_X4Y43.CX       net (fanout=9)        0.746   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
    SLICE_X4Y43.CMUX     Tcxc                  0.182   alu1/adder1/a[7]_b[7]_div_14/o<2>2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<2>24_SW10
    SLICE_X4Y43.A2       net (fanout=1)        0.741   alu1/adder1/a[7]_b[7]_div_14/N288
    SLICE_X4Y43.A        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/o<2>2
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_452_o131
    SLICE_X6Y42.CX       net (fanout=2)        0.624   alu1/adder1/a[7]_b[7]_div_14/a[3]_GND_12_o_MUX_449_o
    SLICE_X6Y42.DMUX     Tcxd                  0.281   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X6Y44.A2       net (fanout=2)        0.743   alu1/adder1/a[7]_b[7]_div_14/GND_12_o_b[7]_add_15_OUT[4]
    SLICE_X6Y44.A        Tilo                  0.235   alu1/adder1/a[7]_b[7]_div_14/N18
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3_SW1
    SLICE_X5Y44.C6       net (fanout=1)        0.465   alu1/adder1/a[7]_b[7]_div_14/N123
    SLICE_X5Y44.C        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3
    SLICE_X5Y44.B4       net (fanout=2)        0.359   alu1/adder1/a[7]_b[7]_div_14/N25
    SLICE_X5Y44.B        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW1
    SLICE_X5Y44.A5       net (fanout=1)        0.230   alu1/adder1/a[7]_b[7]_div_14/N198
    SLICE_X5Y44.A        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>2
    DSP48_X0Y9.B0        net (fanout=1)        0.846   alu1/adder1/a[7]_b[7]_div_14_OUT[0]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0048
                                                       alu1/adder1/Mmult_n0048
    SLICE_X3Y35.B6       net (fanout=1)        1.213   alu1/adder1/n0048[0]
    SLICE_X3Y35.B        Tilo                  0.259   M_state_q_FSM_FFd3-In1
                                                       alu1/adder1/Mmux_sum13_rs_lut<0>
    SLICE_X6Y35.A4       net (fanout=1)        0.935   alu1/adder1/Mmux_sum13_rs_lut[0]
    SLICE_X6Y35.COUT     Topcya                0.472   alu1/adder1/Mmux_sum13_rs_cy[3]
                                                       alu1/adder1/Mmux_sum13_rs_lut[0]_rt
                                                       alu1/adder1/Mmux_sum13_rs_cy<3>
    SLICE_X6Y36.CIN      net (fanout=1)        0.003   alu1/adder1/Mmux_sum13_rs_cy[3]
    SLICE_X6Y36.CMUX     Tcinc                 0.289   alu1/adder1/Mmux_sum13_rs_cy[7]
                                                       alu1/adder1/Mmux_sum13_rs_cy<7>
    SLICE_X3Y34.A3       net (fanout=7)        0.988   M_adder1_sum[6]
    SLICE_X3Y34.A        Tilo                  0.259   alu1/Mmux_alu75
                                                       alu1/Mmux_alu89
    SLICE_X7Y35.C3       net (fanout=8)        1.043   M_alu1_alu[6]
    SLICE_X7Y35.C        Tilo                  0.259   M_state_q_FSM_FFd4-In21
                                                       alu1/Mmux_alu210_SW1
    SLICE_X7Y35.D5       net (fanout=1)        0.234   N144
    SLICE_X7Y35.D        Tilo                  0.259   M_state_q_FSM_FFd4-In21
                                                       M_state_q_FSM_FFd4-In211
    SLICE_X4Y36.C5       net (fanout=2)        0.455   M_state_q_FSM_FFd4-In21
    SLICE_X4Y36.C        Tilo                  0.255   M_alu1_b<4>1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X4Y36.B4       net (fanout=1)        0.309   M_state_q_FSM_FFd3-In3
    SLICE_X4Y36.B        Tilo                  0.254   M_alu1_b<4>1
                                                       M_state_q_FSM_FFd3-In7
    SLICE_X7Y39.AX       net (fanout=3)        0.877   M_state_q_FSM_FFd3-In
    SLICE_X7Y39.CLK      Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     26.675ns (10.488ns logic, 16.187ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  -6.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_2 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      26.663ns (Levels of Logic = 24)
  Clock Path Skew:      -0.007ns (0.188 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_2 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y39.AQ       Tcko                  0.430   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    SLICE_X5Y39.D2       net (fanout=14)       0.781   M_state_q_FSM_FFd3_2
    SLICE_X5Y39.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N55
                                                       alu1/adder1/a[7]_b[7]_div_14/o<7>11_SW0
    SLICE_X6Y37.C3       net (fanout=2)        0.813   alu1/adder1/a[7]_b[7]_div_14/N55
    SLICE_X6Y37.C        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<7>11
    SLICE_X6Y37.D3       net (fanout=2)        0.467   alu1/adder1/a[7]_b[7]_div_14_OUT[7]
    SLICE_X6Y37.D        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_360_o171
    SLICE_X7Y39.B4       net (fanout=8)        0.586   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_353_o
    SLICE_X7Y39.B        Tilo                  0.259   M_state_q_FSM_FFd3_2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<5>12
    SLICE_X7Y40.D4       net (fanout=15)       0.554   alu1/adder1/a[7]_b[7]_div_14_OUT[5]
    SLICE_X7Y40.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N136
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_410_o151_SW1
    SLICE_X4Y40.C3       net (fanout=1)        0.616   alu1/adder1/a[7]_b[7]_div_14/N136
    SLICE_X4Y40.C        Tilo                  0.255   alu1/adder1/a[7]_b[7]_div_14/o<4>1
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_410_o151
    SLICE_X8Y40.D4       net (fanout=3)        0.861   alu1/adder1/a[7]_b[7]_div_14/a[5]_GND_12_o_MUX_405_o
    SLICE_X8Y40.D        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
                                                       alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X7Y41.D6       net (fanout=13)       0.698   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X7Y41.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_432_o171
    SLICE_X4Y43.CX       net (fanout=9)        0.746   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
    SLICE_X4Y43.CMUX     Tcxc                  0.182   alu1/adder1/a[7]_b[7]_div_14/o<2>2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<2>24_SW10
    SLICE_X4Y43.A2       net (fanout=1)        0.741   alu1/adder1/a[7]_b[7]_div_14/N288
    SLICE_X4Y43.A        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/o<2>2
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_452_o131
    SLICE_X6Y42.CX       net (fanout=2)        0.624   alu1/adder1/a[7]_b[7]_div_14/a[3]_GND_12_o_MUX_449_o
    SLICE_X6Y42.DMUX     Tcxd                  0.281   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X6Y44.A2       net (fanout=2)        0.743   alu1/adder1/a[7]_b[7]_div_14/GND_12_o_b[7]_add_15_OUT[4]
    SLICE_X6Y44.A        Tilo                  0.235   alu1/adder1/a[7]_b[7]_div_14/N18
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3_SW1
    SLICE_X5Y44.C6       net (fanout=1)        0.465   alu1/adder1/a[7]_b[7]_div_14/N123
    SLICE_X5Y44.C        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3
    SLICE_X5Y44.B4       net (fanout=2)        0.359   alu1/adder1/a[7]_b[7]_div_14/N25
    SLICE_X5Y44.B        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW1
    SLICE_X5Y44.A5       net (fanout=1)        0.230   alu1/adder1/a[7]_b[7]_div_14/N198
    SLICE_X5Y44.A        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>2
    DSP48_X0Y9.B0        net (fanout=1)        0.846   alu1/adder1/a[7]_b[7]_div_14_OUT[0]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0048
                                                       alu1/adder1/Mmult_n0048
    SLICE_X3Y35.B6       net (fanout=1)        1.213   alu1/adder1/n0048[0]
    SLICE_X3Y35.B        Tilo                  0.259   M_state_q_FSM_FFd3-In1
                                                       alu1/adder1/Mmux_sum13_rs_lut<0>
    SLICE_X6Y35.A4       net (fanout=1)        0.935   alu1/adder1/Mmux_sum13_rs_lut[0]
    SLICE_X6Y35.COUT     Topcya                0.472   alu1/adder1/Mmux_sum13_rs_cy[3]
                                                       alu1/adder1/Mmux_sum13_rs_lut[0]_rt
                                                       alu1/adder1/Mmux_sum13_rs_cy<3>
    SLICE_X6Y36.CIN      net (fanout=1)        0.003   alu1/adder1/Mmux_sum13_rs_cy[3]
    SLICE_X6Y36.CMUX     Tcinc                 0.289   alu1/adder1/Mmux_sum13_rs_cy[7]
                                                       alu1/adder1/Mmux_sum13_rs_cy<7>
    SLICE_X3Y34.A3       net (fanout=7)        0.988   M_adder1_sum[6]
    SLICE_X3Y34.A        Tilo                  0.259   alu1/Mmux_alu75
                                                       alu1/Mmux_alu89
    SLICE_X5Y34.C6       net (fanout=8)        0.746   M_alu1_alu[6]
    SLICE_X5Y34.C        Tilo                  0.259   M_state_q_FSM_FFd3-In2
                                                       alu1/Mmux_alu210_SW0
    SLICE_X7Y35.D6       net (fanout=1)        0.531   N143
    SLICE_X7Y35.D        Tilo                  0.259   M_state_q_FSM_FFd4-In21
                                                       M_state_q_FSM_FFd4-In211
    SLICE_X4Y35.A4       net (fanout=2)        0.521   M_state_q_FSM_FFd4-In21
    SLICE_X4Y35.A        Tilo                  0.254   N114
                                                       M_state_q_FSM_FFd4-In12
    SLICE_X4Y37.C6       net (fanout=1)        0.510   M_state_q_FSM_FFd4-In14
    SLICE_X4Y37.C        Tilo                  0.255   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd4-In19
    SLICE_X6Y37.CX       net (fanout=3)        0.598   M_state_q_FSM_FFd4-In
    SLICE_X6Y37.CLK      Tdick                 0.114   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     26.663ns (10.488ns logic, 16.175ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  -6.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_2 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      26.663ns (Levels of Logic = 24)
  Clock Path Skew:      -0.007ns (0.188 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_2 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y39.AQ       Tcko                  0.430   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    SLICE_X5Y39.D2       net (fanout=14)       0.781   M_state_q_FSM_FFd3_2
    SLICE_X5Y39.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N55
                                                       alu1/adder1/a[7]_b[7]_div_14/o<7>11_SW0
    SLICE_X6Y37.C3       net (fanout=2)        0.813   alu1/adder1/a[7]_b[7]_div_14/N55
    SLICE_X6Y37.C        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<7>11
    SLICE_X6Y37.D3       net (fanout=2)        0.467   alu1/adder1/a[7]_b[7]_div_14_OUT[7]
    SLICE_X6Y37.D        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_360_o171
    SLICE_X7Y39.B4       net (fanout=8)        0.586   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_353_o
    SLICE_X7Y39.B        Tilo                  0.259   M_state_q_FSM_FFd3_2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<5>12
    SLICE_X7Y40.D4       net (fanout=15)       0.554   alu1/adder1/a[7]_b[7]_div_14_OUT[5]
    SLICE_X7Y40.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N136
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_410_o151_SW1
    SLICE_X4Y40.C3       net (fanout=1)        0.616   alu1/adder1/a[7]_b[7]_div_14/N136
    SLICE_X4Y40.C        Tilo                  0.255   alu1/adder1/a[7]_b[7]_div_14/o<4>1
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_410_o151
    SLICE_X8Y40.D4       net (fanout=3)        0.861   alu1/adder1/a[7]_b[7]_div_14/a[5]_GND_12_o_MUX_405_o
    SLICE_X8Y40.D        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
                                                       alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X7Y41.D6       net (fanout=13)       0.698   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X7Y41.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_432_o171
    SLICE_X4Y43.CX       net (fanout=9)        0.746   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
    SLICE_X4Y43.CMUX     Tcxc                  0.182   alu1/adder1/a[7]_b[7]_div_14/o<2>2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<2>24_SW10
    SLICE_X4Y43.A2       net (fanout=1)        0.741   alu1/adder1/a[7]_b[7]_div_14/N288
    SLICE_X4Y43.A        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/o<2>2
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_452_o131
    SLICE_X6Y42.CX       net (fanout=2)        0.624   alu1/adder1/a[7]_b[7]_div_14/a[3]_GND_12_o_MUX_449_o
    SLICE_X6Y42.DMUX     Tcxd                  0.281   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X6Y44.A2       net (fanout=2)        0.743   alu1/adder1/a[7]_b[7]_div_14/GND_12_o_b[7]_add_15_OUT[4]
    SLICE_X6Y44.A        Tilo                  0.235   alu1/adder1/a[7]_b[7]_div_14/N18
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3_SW1
    SLICE_X5Y44.C6       net (fanout=1)        0.465   alu1/adder1/a[7]_b[7]_div_14/N123
    SLICE_X5Y44.C        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3
    SLICE_X5Y44.B4       net (fanout=2)        0.359   alu1/adder1/a[7]_b[7]_div_14/N25
    SLICE_X5Y44.B        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW1
    SLICE_X5Y44.A5       net (fanout=1)        0.230   alu1/adder1/a[7]_b[7]_div_14/N198
    SLICE_X5Y44.A        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>2
    DSP48_X0Y9.B0        net (fanout=1)        0.846   alu1/adder1/a[7]_b[7]_div_14_OUT[0]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0048
                                                       alu1/adder1/Mmult_n0048
    SLICE_X3Y35.B6       net (fanout=1)        1.213   alu1/adder1/n0048[0]
    SLICE_X3Y35.B        Tilo                  0.259   M_state_q_FSM_FFd3-In1
                                                       alu1/adder1/Mmux_sum13_rs_lut<0>
    SLICE_X6Y35.A4       net (fanout=1)        0.935   alu1/adder1/Mmux_sum13_rs_lut[0]
    SLICE_X6Y35.COUT     Topcya                0.472   alu1/adder1/Mmux_sum13_rs_cy[3]
                                                       alu1/adder1/Mmux_sum13_rs_lut[0]_rt
                                                       alu1/adder1/Mmux_sum13_rs_cy<3>
    SLICE_X6Y36.CIN      net (fanout=1)        0.003   alu1/adder1/Mmux_sum13_rs_cy[3]
    SLICE_X6Y36.CMUX     Tcinc                 0.289   alu1/adder1/Mmux_sum13_rs_cy[7]
                                                       alu1/adder1/Mmux_sum13_rs_cy<7>
    SLICE_X3Y34.A3       net (fanout=7)        0.988   M_adder1_sum[6]
    SLICE_X3Y34.A        Tilo                  0.259   alu1/Mmux_alu75
                                                       alu1/Mmux_alu89
    SLICE_X7Y35.C3       net (fanout=8)        1.043   M_alu1_alu[6]
    SLICE_X7Y35.C        Tilo                  0.259   M_state_q_FSM_FFd4-In21
                                                       alu1/Mmux_alu210_SW1
    SLICE_X7Y35.D5       net (fanout=1)        0.234   N144
    SLICE_X7Y35.D        Tilo                  0.259   M_state_q_FSM_FFd4-In21
                                                       M_state_q_FSM_FFd4-In211
    SLICE_X4Y35.A4       net (fanout=2)        0.521   M_state_q_FSM_FFd4-In21
    SLICE_X4Y35.A        Tilo                  0.254   N114
                                                       M_state_q_FSM_FFd4-In12
    SLICE_X4Y37.C6       net (fanout=1)        0.510   M_state_q_FSM_FFd4-In14
    SLICE_X4Y37.C        Tilo                  0.255   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd4-In19
    SLICE_X6Y37.CX       net (fanout=3)        0.598   M_state_q_FSM_FFd4-In
    SLICE_X6Y37.CLK      Tdick                 0.114   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     26.663ns (10.488ns logic, 16.175ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  -6.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      26.626ns (Levels of Logic = 24)
  Clock Path Skew:      -0.013ns (0.186 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y37.AQ       Tcko                  0.430   M_state_q_FSM_FFd1_3
                                                       M_state_q_FSM_FFd2_1
    SLICE_X5Y39.D6       net (fanout=10)       0.689   M_state_q_FSM_FFd2_1
    SLICE_X5Y39.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N55
                                                       alu1/adder1/a[7]_b[7]_div_14/o<7>11_SW0
    SLICE_X6Y37.C3       net (fanout=2)        0.813   alu1/adder1/a[7]_b[7]_div_14/N55
    SLICE_X6Y37.C        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<7>11
    SLICE_X6Y37.D3       net (fanout=2)        0.467   alu1/adder1/a[7]_b[7]_div_14_OUT[7]
    SLICE_X6Y37.D        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_360_o171
    SLICE_X4Y39.B6       net (fanout=8)        0.588   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_353_o
    SLICE_X4Y39.B        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_7_OUT_Madd_Madd_cy[5]
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_386_o171
    SLICE_X8Y40.B5       net (fanout=8)        0.797   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_379_o
    SLICE_X8Y40.B        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
                                                       alu1/adder1/a[7]_b[7]_div_14/o<4>2_SW4
    SLICE_X9Y39.C4       net (fanout=7)        0.570   alu1/adder1/a[7]_b[7]_div_14/N184
    SLICE_X9Y39.C        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N258
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_410_o161_1
    SLICE_X7Y41.B5       net (fanout=2)        0.772   alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_410_o161
    SLICE_X7Y41.B        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
                                                       alu1/adder1/a[7]_b[7]_div_14/o<3>11
    SLICE_X7Y41.D2       net (fanout=23)       0.606   alu1/adder1/a[7]_b[7]_div_14_OUT[3]
    SLICE_X7Y41.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_432_o171
    SLICE_X4Y43.CX       net (fanout=9)        0.746   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
    SLICE_X4Y43.CMUX     Tcxc                  0.182   alu1/adder1/a[7]_b[7]_div_14/o<2>2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<2>24_SW10
    SLICE_X4Y43.A2       net (fanout=1)        0.741   alu1/adder1/a[7]_b[7]_div_14/N288
    SLICE_X4Y43.A        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/o<2>2
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_452_o131
    SLICE_X6Y42.CX       net (fanout=2)        0.624   alu1/adder1/a[7]_b[7]_div_14/a[3]_GND_12_o_MUX_449_o
    SLICE_X6Y42.DMUX     Tcxd                  0.281   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X6Y44.A2       net (fanout=2)        0.743   alu1/adder1/a[7]_b[7]_div_14/GND_12_o_b[7]_add_15_OUT[4]
    SLICE_X6Y44.A        Tilo                  0.235   alu1/adder1/a[7]_b[7]_div_14/N18
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3_SW1
    SLICE_X5Y44.C6       net (fanout=1)        0.465   alu1/adder1/a[7]_b[7]_div_14/N123
    SLICE_X5Y44.C        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3
    SLICE_X5Y44.B4       net (fanout=2)        0.359   alu1/adder1/a[7]_b[7]_div_14/N25
    SLICE_X5Y44.B        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW1
    SLICE_X5Y44.A5       net (fanout=1)        0.230   alu1/adder1/a[7]_b[7]_div_14/N198
    SLICE_X5Y44.A        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>2
    DSP48_X0Y9.B0        net (fanout=1)        0.846   alu1/adder1/a[7]_b[7]_div_14_OUT[0]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0048
                                                       alu1/adder1/Mmult_n0048
    SLICE_X3Y35.B6       net (fanout=1)        1.213   alu1/adder1/n0048[0]
    SLICE_X3Y35.B        Tilo                  0.259   M_state_q_FSM_FFd3-In1
                                                       alu1/adder1/Mmux_sum13_rs_lut<0>
    SLICE_X6Y35.A4       net (fanout=1)        0.935   alu1/adder1/Mmux_sum13_rs_lut[0]
    SLICE_X6Y35.COUT     Topcya                0.472   alu1/adder1/Mmux_sum13_rs_cy[3]
                                                       alu1/adder1/Mmux_sum13_rs_lut[0]_rt
                                                       alu1/adder1/Mmux_sum13_rs_cy<3>
    SLICE_X6Y36.CIN      net (fanout=1)        0.003   alu1/adder1/Mmux_sum13_rs_cy[3]
    SLICE_X6Y36.CMUX     Tcinc                 0.289   alu1/adder1/Mmux_sum13_rs_cy[7]
                                                       alu1/adder1/Mmux_sum13_rs_cy<7>
    SLICE_X3Y34.A3       net (fanout=7)        0.988   M_adder1_sum[6]
    SLICE_X3Y34.A        Tilo                  0.259   alu1/Mmux_alu75
                                                       alu1/Mmux_alu89
    SLICE_X5Y34.C6       net (fanout=8)        0.746   M_alu1_alu[6]
    SLICE_X5Y34.C        Tilo                  0.259   M_state_q_FSM_FFd3-In2
                                                       alu1/Mmux_alu210_SW0
    SLICE_X7Y35.D6       net (fanout=1)        0.531   N143
    SLICE_X7Y35.D        Tilo                  0.259   M_state_q_FSM_FFd4-In21
                                                       M_state_q_FSM_FFd4-In211
    SLICE_X4Y35.A4       net (fanout=2)        0.521   M_state_q_FSM_FFd4-In21
    SLICE_X4Y35.A        Tilo                  0.254   N114
                                                       M_state_q_FSM_FFd4-In12
    SLICE_X4Y37.C6       net (fanout=1)        0.510   M_state_q_FSM_FFd4-In14
    SLICE_X4Y37.C        Tilo                  0.255   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd4-In19
    SLICE_X7Y38.AX       net (fanout=3)        0.636   M_state_q_FSM_FFd4-In
    SLICE_X7Y38.CLK      Tdick                 0.114   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     26.626ns (10.487ns logic, 16.139ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  -6.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      26.626ns (Levels of Logic = 24)
  Clock Path Skew:      -0.013ns (0.186 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y37.AQ       Tcko                  0.430   M_state_q_FSM_FFd1_3
                                                       M_state_q_FSM_FFd2_1
    SLICE_X5Y39.D6       net (fanout=10)       0.689   M_state_q_FSM_FFd2_1
    SLICE_X5Y39.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N55
                                                       alu1/adder1/a[7]_b[7]_div_14/o<7>11_SW0
    SLICE_X6Y37.C3       net (fanout=2)        0.813   alu1/adder1/a[7]_b[7]_div_14/N55
    SLICE_X6Y37.C        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<7>11
    SLICE_X6Y37.D3       net (fanout=2)        0.467   alu1/adder1/a[7]_b[7]_div_14_OUT[7]
    SLICE_X6Y37.D        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_360_o171
    SLICE_X4Y39.B6       net (fanout=8)        0.588   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_353_o
    SLICE_X4Y39.B        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_7_OUT_Madd_Madd_cy[5]
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_386_o171
    SLICE_X8Y40.B5       net (fanout=8)        0.797   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_379_o
    SLICE_X8Y40.B        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
                                                       alu1/adder1/a[7]_b[7]_div_14/o<4>2_SW4
    SLICE_X9Y39.C4       net (fanout=7)        0.570   alu1/adder1/a[7]_b[7]_div_14/N184
    SLICE_X9Y39.C        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N258
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_410_o161_1
    SLICE_X7Y41.B5       net (fanout=2)        0.772   alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_410_o161
    SLICE_X7Y41.B        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
                                                       alu1/adder1/a[7]_b[7]_div_14/o<3>11
    SLICE_X7Y41.D2       net (fanout=23)       0.606   alu1/adder1/a[7]_b[7]_div_14_OUT[3]
    SLICE_X7Y41.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_432_o171
    SLICE_X4Y43.CX       net (fanout=9)        0.746   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
    SLICE_X4Y43.CMUX     Tcxc                  0.182   alu1/adder1/a[7]_b[7]_div_14/o<2>2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<2>24_SW10
    SLICE_X4Y43.A2       net (fanout=1)        0.741   alu1/adder1/a[7]_b[7]_div_14/N288
    SLICE_X4Y43.A        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/o<2>2
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_452_o131
    SLICE_X6Y42.CX       net (fanout=2)        0.624   alu1/adder1/a[7]_b[7]_div_14/a[3]_GND_12_o_MUX_449_o
    SLICE_X6Y42.DMUX     Tcxd                  0.281   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X6Y44.A2       net (fanout=2)        0.743   alu1/adder1/a[7]_b[7]_div_14/GND_12_o_b[7]_add_15_OUT[4]
    SLICE_X6Y44.A        Tilo                  0.235   alu1/adder1/a[7]_b[7]_div_14/N18
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3_SW1
    SLICE_X5Y44.C6       net (fanout=1)        0.465   alu1/adder1/a[7]_b[7]_div_14/N123
    SLICE_X5Y44.C        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3
    SLICE_X5Y44.B4       net (fanout=2)        0.359   alu1/adder1/a[7]_b[7]_div_14/N25
    SLICE_X5Y44.B        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW1
    SLICE_X5Y44.A5       net (fanout=1)        0.230   alu1/adder1/a[7]_b[7]_div_14/N198
    SLICE_X5Y44.A        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>2
    DSP48_X0Y9.B0        net (fanout=1)        0.846   alu1/adder1/a[7]_b[7]_div_14_OUT[0]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0048
                                                       alu1/adder1/Mmult_n0048
    SLICE_X3Y35.B6       net (fanout=1)        1.213   alu1/adder1/n0048[0]
    SLICE_X3Y35.B        Tilo                  0.259   M_state_q_FSM_FFd3-In1
                                                       alu1/adder1/Mmux_sum13_rs_lut<0>
    SLICE_X6Y35.A4       net (fanout=1)        0.935   alu1/adder1/Mmux_sum13_rs_lut[0]
    SLICE_X6Y35.COUT     Topcya                0.472   alu1/adder1/Mmux_sum13_rs_cy[3]
                                                       alu1/adder1/Mmux_sum13_rs_lut[0]_rt
                                                       alu1/adder1/Mmux_sum13_rs_cy<3>
    SLICE_X6Y36.CIN      net (fanout=1)        0.003   alu1/adder1/Mmux_sum13_rs_cy[3]
    SLICE_X6Y36.CMUX     Tcinc                 0.289   alu1/adder1/Mmux_sum13_rs_cy[7]
                                                       alu1/adder1/Mmux_sum13_rs_cy<7>
    SLICE_X3Y34.A3       net (fanout=7)        0.988   M_adder1_sum[6]
    SLICE_X3Y34.A        Tilo                  0.259   alu1/Mmux_alu75
                                                       alu1/Mmux_alu89
    SLICE_X7Y35.C3       net (fanout=8)        1.043   M_alu1_alu[6]
    SLICE_X7Y35.C        Tilo                  0.259   M_state_q_FSM_FFd4-In21
                                                       alu1/Mmux_alu210_SW1
    SLICE_X7Y35.D5       net (fanout=1)        0.234   N144
    SLICE_X7Y35.D        Tilo                  0.259   M_state_q_FSM_FFd4-In21
                                                       M_state_q_FSM_FFd4-In211
    SLICE_X4Y35.A4       net (fanout=2)        0.521   M_state_q_FSM_FFd4-In21
    SLICE_X4Y35.A        Tilo                  0.254   N114
                                                       M_state_q_FSM_FFd4-In12
    SLICE_X4Y37.C6       net (fanout=1)        0.510   M_state_q_FSM_FFd4-In14
    SLICE_X4Y37.C        Tilo                  0.255   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd4-In19
    SLICE_X7Y38.AX       net (fanout=3)        0.636   M_state_q_FSM_FFd4-In
    SLICE_X7Y38.CLK      Tdick                 0.114   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     26.626ns (10.487ns logic, 16.139ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  -6.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      26.606ns (Levels of Logic = 24)
  Clock Path Skew:      -0.017ns (0.322 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y38.CQ       Tcko                  0.525   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    SLICE_X5Y37.B4       net (fanout=8)        0.584   M_state_q_FSM_FFd1_1
    SLICE_X5Y37.B        Tilo                  0.259   M_alu1_b<0>1
                                                       M_alu1_b<3>1
    SLICE_X6Y37.C1       net (fanout=27)       0.803   M_alu1_b[3]
    SLICE_X6Y37.C        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<7>11
    SLICE_X6Y37.D3       net (fanout=2)        0.467   alu1/adder1/a[7]_b[7]_div_14_OUT[7]
    SLICE_X6Y37.D        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_360_o171
    SLICE_X4Y39.B6       net (fanout=8)        0.588   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_353_o
    SLICE_X4Y39.B        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_7_OUT_Madd_Madd_cy[5]
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_386_o171
    SLICE_X8Y40.B5       net (fanout=8)        0.797   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_379_o
    SLICE_X8Y40.B        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
                                                       alu1/adder1/a[7]_b[7]_div_14/o<4>2_SW4
    SLICE_X9Y39.C4       net (fanout=7)        0.570   alu1/adder1/a[7]_b[7]_div_14/N184
    SLICE_X9Y39.C        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N258
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_410_o161_1
    SLICE_X7Y41.B5       net (fanout=2)        0.772   alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_410_o161
    SLICE_X7Y41.B        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
                                                       alu1/adder1/a[7]_b[7]_div_14/o<3>11
    SLICE_X7Y41.D2       net (fanout=23)       0.606   alu1/adder1/a[7]_b[7]_div_14_OUT[3]
    SLICE_X7Y41.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_432_o171
    SLICE_X4Y43.CX       net (fanout=9)        0.746   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
    SLICE_X4Y43.CMUX     Tcxc                  0.182   alu1/adder1/a[7]_b[7]_div_14/o<2>2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<2>24_SW10
    SLICE_X4Y43.A2       net (fanout=1)        0.741   alu1/adder1/a[7]_b[7]_div_14/N288
    SLICE_X4Y43.A        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/o<2>2
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_452_o131
    SLICE_X6Y42.CX       net (fanout=2)        0.624   alu1/adder1/a[7]_b[7]_div_14/a[3]_GND_12_o_MUX_449_o
    SLICE_X6Y42.DMUX     Tcxd                  0.281   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X6Y44.A2       net (fanout=2)        0.743   alu1/adder1/a[7]_b[7]_div_14/GND_12_o_b[7]_add_15_OUT[4]
    SLICE_X6Y44.A        Tilo                  0.235   alu1/adder1/a[7]_b[7]_div_14/N18
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3_SW1
    SLICE_X5Y44.C6       net (fanout=1)        0.465   alu1/adder1/a[7]_b[7]_div_14/N123
    SLICE_X5Y44.C        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3
    SLICE_X5Y44.B4       net (fanout=2)        0.359   alu1/adder1/a[7]_b[7]_div_14/N25
    SLICE_X5Y44.B        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW1
    SLICE_X5Y44.A5       net (fanout=1)        0.230   alu1/adder1/a[7]_b[7]_div_14/N198
    SLICE_X5Y44.A        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>2
    DSP48_X0Y9.B0        net (fanout=1)        0.846   alu1/adder1/a[7]_b[7]_div_14_OUT[0]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0048
                                                       alu1/adder1/Mmult_n0048
    SLICE_X3Y35.B6       net (fanout=1)        1.213   alu1/adder1/n0048[0]
    SLICE_X3Y35.B        Tilo                  0.259   M_state_q_FSM_FFd3-In1
                                                       alu1/adder1/Mmux_sum13_rs_lut<0>
    SLICE_X6Y35.A4       net (fanout=1)        0.935   alu1/adder1/Mmux_sum13_rs_lut[0]
    SLICE_X6Y35.COUT     Topcya                0.472   alu1/adder1/Mmux_sum13_rs_cy[3]
                                                       alu1/adder1/Mmux_sum13_rs_lut[0]_rt
                                                       alu1/adder1/Mmux_sum13_rs_cy<3>
    SLICE_X6Y36.CIN      net (fanout=1)        0.003   alu1/adder1/Mmux_sum13_rs_cy[3]
    SLICE_X6Y36.CMUX     Tcinc                 0.289   alu1/adder1/Mmux_sum13_rs_cy[7]
                                                       alu1/adder1/Mmux_sum13_rs_cy<7>
    SLICE_X3Y34.A3       net (fanout=7)        0.988   M_adder1_sum[6]
    SLICE_X3Y34.A        Tilo                  0.259   alu1/Mmux_alu75
                                                       alu1/Mmux_alu89
    SLICE_X7Y35.C3       net (fanout=8)        1.043   M_alu1_alu[6]
    SLICE_X7Y35.C        Tilo                  0.259   M_state_q_FSM_FFd4-In21
                                                       alu1/Mmux_alu210_SW1
    SLICE_X7Y35.D5       net (fanout=1)        0.234   N144
    SLICE_X7Y35.D        Tilo                  0.259   M_state_q_FSM_FFd4-In21
                                                       M_state_q_FSM_FFd4-In211
    SLICE_X4Y35.A4       net (fanout=2)        0.521   M_state_q_FSM_FFd4-In21
    SLICE_X4Y35.A        Tilo                  0.254   N114
                                                       M_state_q_FSM_FFd4-In12
    SLICE_X4Y37.C6       net (fanout=1)        0.510   M_state_q_FSM_FFd4-In14
    SLICE_X4Y37.C        Tilo                  0.255   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd4-In19
    SLICE_X7Y38.AX       net (fanout=3)        0.636   M_state_q_FSM_FFd4-In
    SLICE_X7Y38.CLK      Tdick                 0.114   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     26.606ns (10.582ns logic, 16.024ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack:                  -6.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      26.606ns (Levels of Logic = 24)
  Clock Path Skew:      -0.017ns (0.322 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y38.CQ       Tcko                  0.525   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    SLICE_X5Y37.B4       net (fanout=8)        0.584   M_state_q_FSM_FFd1_1
    SLICE_X5Y37.B        Tilo                  0.259   M_alu1_b<0>1
                                                       M_alu1_b<3>1
    SLICE_X6Y37.C1       net (fanout=27)       0.803   M_alu1_b[3]
    SLICE_X6Y37.C        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<7>11
    SLICE_X6Y37.D3       net (fanout=2)        0.467   alu1/adder1/a[7]_b[7]_div_14_OUT[7]
    SLICE_X6Y37.D        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_360_o171
    SLICE_X4Y39.B6       net (fanout=8)        0.588   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_353_o
    SLICE_X4Y39.B        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_7_OUT_Madd_Madd_cy[5]
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_386_o171
    SLICE_X8Y40.B5       net (fanout=8)        0.797   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_379_o
    SLICE_X8Y40.B        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
                                                       alu1/adder1/a[7]_b[7]_div_14/o<4>2_SW4
    SLICE_X9Y39.C4       net (fanout=7)        0.570   alu1/adder1/a[7]_b[7]_div_14/N184
    SLICE_X9Y39.C        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N258
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_410_o161_1
    SLICE_X7Y41.B5       net (fanout=2)        0.772   alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_410_o161
    SLICE_X7Y41.B        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
                                                       alu1/adder1/a[7]_b[7]_div_14/o<3>11
    SLICE_X7Y41.D2       net (fanout=23)       0.606   alu1/adder1/a[7]_b[7]_div_14_OUT[3]
    SLICE_X7Y41.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_432_o171
    SLICE_X4Y43.CX       net (fanout=9)        0.746   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
    SLICE_X4Y43.CMUX     Tcxc                  0.182   alu1/adder1/a[7]_b[7]_div_14/o<2>2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<2>24_SW10
    SLICE_X4Y43.A2       net (fanout=1)        0.741   alu1/adder1/a[7]_b[7]_div_14/N288
    SLICE_X4Y43.A        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/o<2>2
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_452_o131
    SLICE_X6Y42.CX       net (fanout=2)        0.624   alu1/adder1/a[7]_b[7]_div_14/a[3]_GND_12_o_MUX_449_o
    SLICE_X6Y42.DMUX     Tcxd                  0.281   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X6Y44.A2       net (fanout=2)        0.743   alu1/adder1/a[7]_b[7]_div_14/GND_12_o_b[7]_add_15_OUT[4]
    SLICE_X6Y44.A        Tilo                  0.235   alu1/adder1/a[7]_b[7]_div_14/N18
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3_SW1
    SLICE_X5Y44.C6       net (fanout=1)        0.465   alu1/adder1/a[7]_b[7]_div_14/N123
    SLICE_X5Y44.C        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3
    SLICE_X5Y44.B4       net (fanout=2)        0.359   alu1/adder1/a[7]_b[7]_div_14/N25
    SLICE_X5Y44.B        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW1
    SLICE_X5Y44.A5       net (fanout=1)        0.230   alu1/adder1/a[7]_b[7]_div_14/N198
    SLICE_X5Y44.A        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>2
    DSP48_X0Y9.B0        net (fanout=1)        0.846   alu1/adder1/a[7]_b[7]_div_14_OUT[0]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0048
                                                       alu1/adder1/Mmult_n0048
    SLICE_X3Y35.B6       net (fanout=1)        1.213   alu1/adder1/n0048[0]
    SLICE_X3Y35.B        Tilo                  0.259   M_state_q_FSM_FFd3-In1
                                                       alu1/adder1/Mmux_sum13_rs_lut<0>
    SLICE_X6Y35.A4       net (fanout=1)        0.935   alu1/adder1/Mmux_sum13_rs_lut[0]
    SLICE_X6Y35.COUT     Topcya                0.472   alu1/adder1/Mmux_sum13_rs_cy[3]
                                                       alu1/adder1/Mmux_sum13_rs_lut[0]_rt
                                                       alu1/adder1/Mmux_sum13_rs_cy<3>
    SLICE_X6Y36.CIN      net (fanout=1)        0.003   alu1/adder1/Mmux_sum13_rs_cy[3]
    SLICE_X6Y36.CMUX     Tcinc                 0.289   alu1/adder1/Mmux_sum13_rs_cy[7]
                                                       alu1/adder1/Mmux_sum13_rs_cy<7>
    SLICE_X3Y34.A3       net (fanout=7)        0.988   M_adder1_sum[6]
    SLICE_X3Y34.A        Tilo                  0.259   alu1/Mmux_alu75
                                                       alu1/Mmux_alu89
    SLICE_X5Y34.C6       net (fanout=8)        0.746   M_alu1_alu[6]
    SLICE_X5Y34.C        Tilo                  0.259   M_state_q_FSM_FFd3-In2
                                                       alu1/Mmux_alu210_SW0
    SLICE_X7Y35.D6       net (fanout=1)        0.531   N143
    SLICE_X7Y35.D        Tilo                  0.259   M_state_q_FSM_FFd4-In21
                                                       M_state_q_FSM_FFd4-In211
    SLICE_X4Y35.A4       net (fanout=2)        0.521   M_state_q_FSM_FFd4-In21
    SLICE_X4Y35.A        Tilo                  0.254   N114
                                                       M_state_q_FSM_FFd4-In12
    SLICE_X4Y37.C6       net (fanout=1)        0.510   M_state_q_FSM_FFd4-In14
    SLICE_X4Y37.C        Tilo                  0.255   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd4-In19
    SLICE_X7Y38.AX       net (fanout=3)        0.636   M_state_q_FSM_FFd4-In
    SLICE_X7Y38.CLK      Tdick                 0.114   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     26.606ns (10.582ns logic, 16.024ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack:                  -6.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      26.609ns (Levels of Logic = 24)
  Clock Path Skew:      -0.013ns (0.186 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y37.AQ       Tcko                  0.430   M_state_q_FSM_FFd1_3
                                                       M_state_q_FSM_FFd2_1
    SLICE_X5Y39.D6       net (fanout=10)       0.689   M_state_q_FSM_FFd2_1
    SLICE_X5Y39.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N55
                                                       alu1/adder1/a[7]_b[7]_div_14/o<7>11_SW0
    SLICE_X6Y37.C3       net (fanout=2)        0.813   alu1/adder1/a[7]_b[7]_div_14/N55
    SLICE_X6Y37.C        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<7>11
    SLICE_X6Y37.D3       net (fanout=2)        0.467   alu1/adder1/a[7]_b[7]_div_14_OUT[7]
    SLICE_X6Y37.D        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_360_o171
    SLICE_X7Y39.B4       net (fanout=8)        0.586   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_353_o
    SLICE_X7Y39.B        Tilo                  0.259   M_state_q_FSM_FFd3_2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<5>12
    SLICE_X7Y40.D4       net (fanout=15)       0.554   alu1/adder1/a[7]_b[7]_div_14_OUT[5]
    SLICE_X7Y40.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N136
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_410_o151_SW1
    SLICE_X4Y40.C3       net (fanout=1)        0.616   alu1/adder1/a[7]_b[7]_div_14/N136
    SLICE_X4Y40.C        Tilo                  0.255   alu1/adder1/a[7]_b[7]_div_14/o<4>1
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_410_o151
    SLICE_X8Y40.D4       net (fanout=3)        0.861   alu1/adder1/a[7]_b[7]_div_14/a[5]_GND_12_o_MUX_405_o
    SLICE_X8Y40.D        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
                                                       alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X7Y41.D6       net (fanout=13)       0.698   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X7Y41.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_432_o171
    SLICE_X4Y43.CX       net (fanout=9)        0.746   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
    SLICE_X4Y43.CMUX     Tcxc                  0.182   alu1/adder1/a[7]_b[7]_div_14/o<2>2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<2>24_SW10
    SLICE_X4Y43.A2       net (fanout=1)        0.741   alu1/adder1/a[7]_b[7]_div_14/N288
    SLICE_X4Y43.A        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/o<2>2
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_452_o131
    SLICE_X6Y42.CX       net (fanout=2)        0.624   alu1/adder1/a[7]_b[7]_div_14/a[3]_GND_12_o_MUX_449_o
    SLICE_X6Y42.DMUX     Tcxd                  0.281   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X6Y44.A2       net (fanout=2)        0.743   alu1/adder1/a[7]_b[7]_div_14/GND_12_o_b[7]_add_15_OUT[4]
    SLICE_X6Y44.A        Tilo                  0.235   alu1/adder1/a[7]_b[7]_div_14/N18
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3_SW1
    SLICE_X5Y44.C6       net (fanout=1)        0.465   alu1/adder1/a[7]_b[7]_div_14/N123
    SLICE_X5Y44.C        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3
    SLICE_X5Y44.B4       net (fanout=2)        0.359   alu1/adder1/a[7]_b[7]_div_14/N25
    SLICE_X5Y44.B        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW1
    SLICE_X5Y44.A5       net (fanout=1)        0.230   alu1/adder1/a[7]_b[7]_div_14/N198
    SLICE_X5Y44.A        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>2
    DSP48_X0Y9.B0        net (fanout=1)        0.846   alu1/adder1/a[7]_b[7]_div_14_OUT[0]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0048
                                                       alu1/adder1/Mmult_n0048
    SLICE_X3Y35.B6       net (fanout=1)        1.213   alu1/adder1/n0048[0]
    SLICE_X3Y35.B        Tilo                  0.259   M_state_q_FSM_FFd3-In1
                                                       alu1/adder1/Mmux_sum13_rs_lut<0>
    SLICE_X6Y35.A4       net (fanout=1)        0.935   alu1/adder1/Mmux_sum13_rs_lut[0]
    SLICE_X6Y35.COUT     Topcya                0.472   alu1/adder1/Mmux_sum13_rs_cy[3]
                                                       alu1/adder1/Mmux_sum13_rs_lut[0]_rt
                                                       alu1/adder1/Mmux_sum13_rs_cy<3>
    SLICE_X6Y36.CIN      net (fanout=1)        0.003   alu1/adder1/Mmux_sum13_rs_cy[3]
    SLICE_X6Y36.CMUX     Tcinc                 0.289   alu1/adder1/Mmux_sum13_rs_cy[7]
                                                       alu1/adder1/Mmux_sum13_rs_cy<7>
    SLICE_X3Y34.A3       net (fanout=7)        0.988   M_adder1_sum[6]
    SLICE_X3Y34.A        Tilo                  0.259   alu1/Mmux_alu75
                                                       alu1/Mmux_alu89
    SLICE_X5Y34.C6       net (fanout=8)        0.746   M_alu1_alu[6]
    SLICE_X5Y34.C        Tilo                  0.259   M_state_q_FSM_FFd3-In2
                                                       alu1/Mmux_alu210_SW0
    SLICE_X7Y35.D6       net (fanout=1)        0.531   N143
    SLICE_X7Y35.D        Tilo                  0.259   M_state_q_FSM_FFd4-In21
                                                       M_state_q_FSM_FFd4-In211
    SLICE_X4Y35.A4       net (fanout=2)        0.521   M_state_q_FSM_FFd4-In21
    SLICE_X4Y35.A        Tilo                  0.254   N114
                                                       M_state_q_FSM_FFd4-In12
    SLICE_X4Y37.C6       net (fanout=1)        0.510   M_state_q_FSM_FFd4-In14
    SLICE_X4Y37.C        Tilo                  0.255   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd4-In19
    SLICE_X7Y38.AX       net (fanout=3)        0.636   M_state_q_FSM_FFd4-In
    SLICE_X7Y38.CLK      Tdick                 0.114   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     26.609ns (10.488ns logic, 16.121ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  -6.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      26.609ns (Levels of Logic = 24)
  Clock Path Skew:      -0.013ns (0.186 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y37.AQ       Tcko                  0.430   M_state_q_FSM_FFd1_3
                                                       M_state_q_FSM_FFd2_1
    SLICE_X5Y39.D6       net (fanout=10)       0.689   M_state_q_FSM_FFd2_1
    SLICE_X5Y39.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N55
                                                       alu1/adder1/a[7]_b[7]_div_14/o<7>11_SW0
    SLICE_X6Y37.C3       net (fanout=2)        0.813   alu1/adder1/a[7]_b[7]_div_14/N55
    SLICE_X6Y37.C        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<7>11
    SLICE_X6Y37.D3       net (fanout=2)        0.467   alu1/adder1/a[7]_b[7]_div_14_OUT[7]
    SLICE_X6Y37.D        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_360_o171
    SLICE_X7Y39.B4       net (fanout=8)        0.586   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_353_o
    SLICE_X7Y39.B        Tilo                  0.259   M_state_q_FSM_FFd3_2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<5>12
    SLICE_X7Y40.D4       net (fanout=15)       0.554   alu1/adder1/a[7]_b[7]_div_14_OUT[5]
    SLICE_X7Y40.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N136
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_410_o151_SW1
    SLICE_X4Y40.C3       net (fanout=1)        0.616   alu1/adder1/a[7]_b[7]_div_14/N136
    SLICE_X4Y40.C        Tilo                  0.255   alu1/adder1/a[7]_b[7]_div_14/o<4>1
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_410_o151
    SLICE_X8Y40.D4       net (fanout=3)        0.861   alu1/adder1/a[7]_b[7]_div_14/a[5]_GND_12_o_MUX_405_o
    SLICE_X8Y40.D        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
                                                       alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X7Y41.D6       net (fanout=13)       0.698   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X7Y41.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_432_o171
    SLICE_X4Y43.CX       net (fanout=9)        0.746   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
    SLICE_X4Y43.CMUX     Tcxc                  0.182   alu1/adder1/a[7]_b[7]_div_14/o<2>2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<2>24_SW10
    SLICE_X4Y43.A2       net (fanout=1)        0.741   alu1/adder1/a[7]_b[7]_div_14/N288
    SLICE_X4Y43.A        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/o<2>2
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_452_o131
    SLICE_X6Y42.CX       net (fanout=2)        0.624   alu1/adder1/a[7]_b[7]_div_14/a[3]_GND_12_o_MUX_449_o
    SLICE_X6Y42.DMUX     Tcxd                  0.281   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X6Y44.A2       net (fanout=2)        0.743   alu1/adder1/a[7]_b[7]_div_14/GND_12_o_b[7]_add_15_OUT[4]
    SLICE_X6Y44.A        Tilo                  0.235   alu1/adder1/a[7]_b[7]_div_14/N18
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3_SW1
    SLICE_X5Y44.C6       net (fanout=1)        0.465   alu1/adder1/a[7]_b[7]_div_14/N123
    SLICE_X5Y44.C        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3
    SLICE_X5Y44.B4       net (fanout=2)        0.359   alu1/adder1/a[7]_b[7]_div_14/N25
    SLICE_X5Y44.B        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW1
    SLICE_X5Y44.A5       net (fanout=1)        0.230   alu1/adder1/a[7]_b[7]_div_14/N198
    SLICE_X5Y44.A        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>2
    DSP48_X0Y9.B0        net (fanout=1)        0.846   alu1/adder1/a[7]_b[7]_div_14_OUT[0]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0048
                                                       alu1/adder1/Mmult_n0048
    SLICE_X3Y35.B6       net (fanout=1)        1.213   alu1/adder1/n0048[0]
    SLICE_X3Y35.B        Tilo                  0.259   M_state_q_FSM_FFd3-In1
                                                       alu1/adder1/Mmux_sum13_rs_lut<0>
    SLICE_X6Y35.A4       net (fanout=1)        0.935   alu1/adder1/Mmux_sum13_rs_lut[0]
    SLICE_X6Y35.COUT     Topcya                0.472   alu1/adder1/Mmux_sum13_rs_cy[3]
                                                       alu1/adder1/Mmux_sum13_rs_lut[0]_rt
                                                       alu1/adder1/Mmux_sum13_rs_cy<3>
    SLICE_X6Y36.CIN      net (fanout=1)        0.003   alu1/adder1/Mmux_sum13_rs_cy[3]
    SLICE_X6Y36.CMUX     Tcinc                 0.289   alu1/adder1/Mmux_sum13_rs_cy[7]
                                                       alu1/adder1/Mmux_sum13_rs_cy<7>
    SLICE_X3Y34.A3       net (fanout=7)        0.988   M_adder1_sum[6]
    SLICE_X3Y34.A        Tilo                  0.259   alu1/Mmux_alu75
                                                       alu1/Mmux_alu89
    SLICE_X7Y35.C3       net (fanout=8)        1.043   M_alu1_alu[6]
    SLICE_X7Y35.C        Tilo                  0.259   M_state_q_FSM_FFd4-In21
                                                       alu1/Mmux_alu210_SW1
    SLICE_X7Y35.D5       net (fanout=1)        0.234   N144
    SLICE_X7Y35.D        Tilo                  0.259   M_state_q_FSM_FFd4-In21
                                                       M_state_q_FSM_FFd4-In211
    SLICE_X4Y35.A4       net (fanout=2)        0.521   M_state_q_FSM_FFd4-In21
    SLICE_X4Y35.A        Tilo                  0.254   N114
                                                       M_state_q_FSM_FFd4-In12
    SLICE_X4Y37.C6       net (fanout=1)        0.510   M_state_q_FSM_FFd4-In14
    SLICE_X4Y37.C        Tilo                  0.255   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd4-In19
    SLICE_X7Y38.AX       net (fanout=3)        0.636   M_state_q_FSM_FFd4-In
    SLICE_X7Y38.CLK      Tdick                 0.114   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     26.609ns (10.488ns logic, 16.121ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  -6.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      26.602ns (Levels of Logic = 24)
  Clock Path Skew:      -0.019ns (0.322 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y37.DQ       Tcko                  0.525   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3_1
    SLICE_X5Y37.B2       net (fanout=7)        0.580   M_state_q_FSM_FFd3_1
    SLICE_X5Y37.B        Tilo                  0.259   M_alu1_b<0>1
                                                       M_alu1_b<3>1
    SLICE_X6Y37.C1       net (fanout=27)       0.803   M_alu1_b[3]
    SLICE_X6Y37.C        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<7>11
    SLICE_X6Y37.D3       net (fanout=2)        0.467   alu1/adder1/a[7]_b[7]_div_14_OUT[7]
    SLICE_X6Y37.D        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_360_o171
    SLICE_X4Y39.B6       net (fanout=8)        0.588   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_353_o
    SLICE_X4Y39.B        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_7_OUT_Madd_Madd_cy[5]
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_386_o171
    SLICE_X8Y40.B5       net (fanout=8)        0.797   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_379_o
    SLICE_X8Y40.B        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
                                                       alu1/adder1/a[7]_b[7]_div_14/o<4>2_SW4
    SLICE_X9Y39.C4       net (fanout=7)        0.570   alu1/adder1/a[7]_b[7]_div_14/N184
    SLICE_X9Y39.C        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N258
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_410_o161_1
    SLICE_X7Y41.B5       net (fanout=2)        0.772   alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_410_o161
    SLICE_X7Y41.B        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
                                                       alu1/adder1/a[7]_b[7]_div_14/o<3>11
    SLICE_X7Y41.D2       net (fanout=23)       0.606   alu1/adder1/a[7]_b[7]_div_14_OUT[3]
    SLICE_X7Y41.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_432_o171
    SLICE_X4Y43.CX       net (fanout=9)        0.746   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
    SLICE_X4Y43.CMUX     Tcxc                  0.182   alu1/adder1/a[7]_b[7]_div_14/o<2>2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<2>24_SW10
    SLICE_X4Y43.A2       net (fanout=1)        0.741   alu1/adder1/a[7]_b[7]_div_14/N288
    SLICE_X4Y43.A        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/o<2>2
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_452_o131
    SLICE_X6Y42.CX       net (fanout=2)        0.624   alu1/adder1/a[7]_b[7]_div_14/a[3]_GND_12_o_MUX_449_o
    SLICE_X6Y42.DMUX     Tcxd                  0.281   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X6Y44.A2       net (fanout=2)        0.743   alu1/adder1/a[7]_b[7]_div_14/GND_12_o_b[7]_add_15_OUT[4]
    SLICE_X6Y44.A        Tilo                  0.235   alu1/adder1/a[7]_b[7]_div_14/N18
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3_SW1
    SLICE_X5Y44.C6       net (fanout=1)        0.465   alu1/adder1/a[7]_b[7]_div_14/N123
    SLICE_X5Y44.C        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3
    SLICE_X5Y44.B4       net (fanout=2)        0.359   alu1/adder1/a[7]_b[7]_div_14/N25
    SLICE_X5Y44.B        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW1
    SLICE_X5Y44.A5       net (fanout=1)        0.230   alu1/adder1/a[7]_b[7]_div_14/N198
    SLICE_X5Y44.A        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>2
    DSP48_X0Y9.B0        net (fanout=1)        0.846   alu1/adder1/a[7]_b[7]_div_14_OUT[0]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0048
                                                       alu1/adder1/Mmult_n0048
    SLICE_X3Y35.B6       net (fanout=1)        1.213   alu1/adder1/n0048[0]
    SLICE_X3Y35.B        Tilo                  0.259   M_state_q_FSM_FFd3-In1
                                                       alu1/adder1/Mmux_sum13_rs_lut<0>
    SLICE_X6Y35.A4       net (fanout=1)        0.935   alu1/adder1/Mmux_sum13_rs_lut[0]
    SLICE_X6Y35.COUT     Topcya                0.472   alu1/adder1/Mmux_sum13_rs_cy[3]
                                                       alu1/adder1/Mmux_sum13_rs_lut[0]_rt
                                                       alu1/adder1/Mmux_sum13_rs_cy<3>
    SLICE_X6Y36.CIN      net (fanout=1)        0.003   alu1/adder1/Mmux_sum13_rs_cy[3]
    SLICE_X6Y36.CMUX     Tcinc                 0.289   alu1/adder1/Mmux_sum13_rs_cy[7]
                                                       alu1/adder1/Mmux_sum13_rs_cy<7>
    SLICE_X3Y34.A3       net (fanout=7)        0.988   M_adder1_sum[6]
    SLICE_X3Y34.A        Tilo                  0.259   alu1/Mmux_alu75
                                                       alu1/Mmux_alu89
    SLICE_X5Y34.C6       net (fanout=8)        0.746   M_alu1_alu[6]
    SLICE_X5Y34.C        Tilo                  0.259   M_state_q_FSM_FFd3-In2
                                                       alu1/Mmux_alu210_SW0
    SLICE_X7Y35.D6       net (fanout=1)        0.531   N143
    SLICE_X7Y35.D        Tilo                  0.259   M_state_q_FSM_FFd4-In21
                                                       M_state_q_FSM_FFd4-In211
    SLICE_X4Y35.A4       net (fanout=2)        0.521   M_state_q_FSM_FFd4-In21
    SLICE_X4Y35.A        Tilo                  0.254   N114
                                                       M_state_q_FSM_FFd4-In12
    SLICE_X4Y37.C6       net (fanout=1)        0.510   M_state_q_FSM_FFd4-In14
    SLICE_X4Y37.C        Tilo                  0.255   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd4-In19
    SLICE_X7Y38.AX       net (fanout=3)        0.636   M_state_q_FSM_FFd4-In
    SLICE_X7Y38.CLK      Tdick                 0.114   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     26.602ns (10.582ns logic, 16.020ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack:                  -6.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      26.602ns (Levels of Logic = 24)
  Clock Path Skew:      -0.019ns (0.322 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y37.DQ       Tcko                  0.525   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3_1
    SLICE_X5Y37.B2       net (fanout=7)        0.580   M_state_q_FSM_FFd3_1
    SLICE_X5Y37.B        Tilo                  0.259   M_alu1_b<0>1
                                                       M_alu1_b<3>1
    SLICE_X6Y37.C1       net (fanout=27)       0.803   M_alu1_b[3]
    SLICE_X6Y37.C        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<7>11
    SLICE_X6Y37.D3       net (fanout=2)        0.467   alu1/adder1/a[7]_b[7]_div_14_OUT[7]
    SLICE_X6Y37.D        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_360_o171
    SLICE_X4Y39.B6       net (fanout=8)        0.588   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_353_o
    SLICE_X4Y39.B        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_7_OUT_Madd_Madd_cy[5]
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_386_o171
    SLICE_X8Y40.B5       net (fanout=8)        0.797   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_379_o
    SLICE_X8Y40.B        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
                                                       alu1/adder1/a[7]_b[7]_div_14/o<4>2_SW4
    SLICE_X9Y39.C4       net (fanout=7)        0.570   alu1/adder1/a[7]_b[7]_div_14/N184
    SLICE_X9Y39.C        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N258
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_410_o161_1
    SLICE_X7Y41.B5       net (fanout=2)        0.772   alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_410_o161
    SLICE_X7Y41.B        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
                                                       alu1/adder1/a[7]_b[7]_div_14/o<3>11
    SLICE_X7Y41.D2       net (fanout=23)       0.606   alu1/adder1/a[7]_b[7]_div_14_OUT[3]
    SLICE_X7Y41.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_432_o171
    SLICE_X4Y43.CX       net (fanout=9)        0.746   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
    SLICE_X4Y43.CMUX     Tcxc                  0.182   alu1/adder1/a[7]_b[7]_div_14/o<2>2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<2>24_SW10
    SLICE_X4Y43.A2       net (fanout=1)        0.741   alu1/adder1/a[7]_b[7]_div_14/N288
    SLICE_X4Y43.A        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/o<2>2
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_452_o131
    SLICE_X6Y42.CX       net (fanout=2)        0.624   alu1/adder1/a[7]_b[7]_div_14/a[3]_GND_12_o_MUX_449_o
    SLICE_X6Y42.DMUX     Tcxd                  0.281   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X6Y44.A2       net (fanout=2)        0.743   alu1/adder1/a[7]_b[7]_div_14/GND_12_o_b[7]_add_15_OUT[4]
    SLICE_X6Y44.A        Tilo                  0.235   alu1/adder1/a[7]_b[7]_div_14/N18
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3_SW1
    SLICE_X5Y44.C6       net (fanout=1)        0.465   alu1/adder1/a[7]_b[7]_div_14/N123
    SLICE_X5Y44.C        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3
    SLICE_X5Y44.B4       net (fanout=2)        0.359   alu1/adder1/a[7]_b[7]_div_14/N25
    SLICE_X5Y44.B        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW1
    SLICE_X5Y44.A5       net (fanout=1)        0.230   alu1/adder1/a[7]_b[7]_div_14/N198
    SLICE_X5Y44.A        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>2
    DSP48_X0Y9.B0        net (fanout=1)        0.846   alu1/adder1/a[7]_b[7]_div_14_OUT[0]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0048
                                                       alu1/adder1/Mmult_n0048
    SLICE_X3Y35.B6       net (fanout=1)        1.213   alu1/adder1/n0048[0]
    SLICE_X3Y35.B        Tilo                  0.259   M_state_q_FSM_FFd3-In1
                                                       alu1/adder1/Mmux_sum13_rs_lut<0>
    SLICE_X6Y35.A4       net (fanout=1)        0.935   alu1/adder1/Mmux_sum13_rs_lut[0]
    SLICE_X6Y35.COUT     Topcya                0.472   alu1/adder1/Mmux_sum13_rs_cy[3]
                                                       alu1/adder1/Mmux_sum13_rs_lut[0]_rt
                                                       alu1/adder1/Mmux_sum13_rs_cy<3>
    SLICE_X6Y36.CIN      net (fanout=1)        0.003   alu1/adder1/Mmux_sum13_rs_cy[3]
    SLICE_X6Y36.CMUX     Tcinc                 0.289   alu1/adder1/Mmux_sum13_rs_cy[7]
                                                       alu1/adder1/Mmux_sum13_rs_cy<7>
    SLICE_X3Y34.A3       net (fanout=7)        0.988   M_adder1_sum[6]
    SLICE_X3Y34.A        Tilo                  0.259   alu1/Mmux_alu75
                                                       alu1/Mmux_alu89
    SLICE_X7Y35.C3       net (fanout=8)        1.043   M_alu1_alu[6]
    SLICE_X7Y35.C        Tilo                  0.259   M_state_q_FSM_FFd4-In21
                                                       alu1/Mmux_alu210_SW1
    SLICE_X7Y35.D5       net (fanout=1)        0.234   N144
    SLICE_X7Y35.D        Tilo                  0.259   M_state_q_FSM_FFd4-In21
                                                       M_state_q_FSM_FFd4-In211
    SLICE_X4Y35.A4       net (fanout=2)        0.521   M_state_q_FSM_FFd4-In21
    SLICE_X4Y35.A        Tilo                  0.254   N114
                                                       M_state_q_FSM_FFd4-In12
    SLICE_X4Y37.C6       net (fanout=1)        0.510   M_state_q_FSM_FFd4-In14
    SLICE_X4Y37.C        Tilo                  0.255   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd4-In19
    SLICE_X7Y38.AX       net (fanout=3)        0.636   M_state_q_FSM_FFd4-In
    SLICE_X7Y38.CLK      Tdick                 0.114   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     26.602ns (10.582ns logic, 16.020ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack:                  -6.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_2 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      26.612ns (Levels of Logic = 24)
  Clock Path Skew:      -0.009ns (0.186 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_2 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y39.AQ       Tcko                  0.430   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    SLICE_X5Y39.D2       net (fanout=14)       0.781   M_state_q_FSM_FFd3_2
    SLICE_X5Y39.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N55
                                                       alu1/adder1/a[7]_b[7]_div_14/o<7>11_SW0
    SLICE_X6Y37.C3       net (fanout=2)        0.813   alu1/adder1/a[7]_b[7]_div_14/N55
    SLICE_X6Y37.C        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<7>11
    SLICE_X6Y37.D3       net (fanout=2)        0.467   alu1/adder1/a[7]_b[7]_div_14_OUT[7]
    SLICE_X6Y37.D        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_360_o171
    SLICE_X9Y38.C1       net (fanout=8)        1.047   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_353_o
    SLICE_X9Y38.C        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N103
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_386_o161
    SLICE_X7Y40.B5       net (fanout=5)        0.769   alu1/adder1/a[7]_b[7]_div_14/a[6]_GND_12_o_MUX_380_o
    SLICE_X7Y40.B        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N136
                                                       alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_9_OUT_Madd_Madd_cy<6>11
    SLICE_X7Y40.A5       net (fanout=4)        0.251   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_9_OUT_Madd_Madd_cy[6]
    SLICE_X7Y40.A        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N136
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_410_o171_1
    SLICE_X7Y41.B4       net (fanout=2)        0.544   alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_410_o171
    SLICE_X7Y41.B        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
                                                       alu1/adder1/a[7]_b[7]_div_14/o<3>11
    SLICE_X7Y41.D2       net (fanout=23)       0.606   alu1/adder1/a[7]_b[7]_div_14_OUT[3]
    SLICE_X7Y41.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_432_o171
    SLICE_X4Y43.CX       net (fanout=9)        0.746   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
    SLICE_X4Y43.CMUX     Tcxc                  0.182   alu1/adder1/a[7]_b[7]_div_14/o<2>2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<2>24_SW10
    SLICE_X4Y43.A2       net (fanout=1)        0.741   alu1/adder1/a[7]_b[7]_div_14/N288
    SLICE_X4Y43.A        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/o<2>2
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_452_o131
    SLICE_X6Y42.CX       net (fanout=2)        0.624   alu1/adder1/a[7]_b[7]_div_14/a[3]_GND_12_o_MUX_449_o
    SLICE_X6Y42.DMUX     Tcxd                  0.281   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X6Y44.A2       net (fanout=2)        0.743   alu1/adder1/a[7]_b[7]_div_14/GND_12_o_b[7]_add_15_OUT[4]
    SLICE_X6Y44.A        Tilo                  0.235   alu1/adder1/a[7]_b[7]_div_14/N18
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3_SW1
    SLICE_X5Y44.C6       net (fanout=1)        0.465   alu1/adder1/a[7]_b[7]_div_14/N123
    SLICE_X5Y44.C        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3
    SLICE_X5Y44.B4       net (fanout=2)        0.359   alu1/adder1/a[7]_b[7]_div_14/N25
    SLICE_X5Y44.B        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW1
    SLICE_X5Y44.A5       net (fanout=1)        0.230   alu1/adder1/a[7]_b[7]_div_14/N198
    SLICE_X5Y44.A        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>2
    DSP48_X0Y9.B0        net (fanout=1)        0.846   alu1/adder1/a[7]_b[7]_div_14_OUT[0]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0048
                                                       alu1/adder1/Mmult_n0048
    SLICE_X3Y35.B6       net (fanout=1)        1.213   alu1/adder1/n0048[0]
    SLICE_X3Y35.B        Tilo                  0.259   M_state_q_FSM_FFd3-In1
                                                       alu1/adder1/Mmux_sum13_rs_lut<0>
    SLICE_X6Y35.A4       net (fanout=1)        0.935   alu1/adder1/Mmux_sum13_rs_lut[0]
    SLICE_X6Y35.COUT     Topcya                0.472   alu1/adder1/Mmux_sum13_rs_cy[3]
                                                       alu1/adder1/Mmux_sum13_rs_lut[0]_rt
                                                       alu1/adder1/Mmux_sum13_rs_cy<3>
    SLICE_X6Y36.CIN      net (fanout=1)        0.003   alu1/adder1/Mmux_sum13_rs_cy[3]
    SLICE_X6Y36.CMUX     Tcinc                 0.289   alu1/adder1/Mmux_sum13_rs_cy[7]
                                                       alu1/adder1/Mmux_sum13_rs_cy<7>
    SLICE_X3Y34.A3       net (fanout=7)        0.988   M_adder1_sum[6]
    SLICE_X3Y34.A        Tilo                  0.259   alu1/Mmux_alu75
                                                       alu1/Mmux_alu89
    SLICE_X5Y34.C6       net (fanout=8)        0.746   M_alu1_alu[6]
    SLICE_X5Y34.C        Tilo                  0.259   M_state_q_FSM_FFd3-In2
                                                       alu1/Mmux_alu210_SW0
    SLICE_X7Y35.D6       net (fanout=1)        0.531   N143
    SLICE_X7Y35.D        Tilo                  0.259   M_state_q_FSM_FFd4-In21
                                                       M_state_q_FSM_FFd4-In211
    SLICE_X4Y35.A4       net (fanout=2)        0.521   M_state_q_FSM_FFd4-In21
    SLICE_X4Y35.A        Tilo                  0.254   N114
                                                       M_state_q_FSM_FFd4-In12
    SLICE_X4Y37.C6       net (fanout=1)        0.510   M_state_q_FSM_FFd4-In14
    SLICE_X4Y37.C        Tilo                  0.255   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd4-In19
    SLICE_X7Y38.AX       net (fanout=3)        0.636   M_state_q_FSM_FFd4-In
    SLICE_X7Y38.CLK      Tdick                 0.114   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     26.612ns (10.497ns logic, 16.115ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  -6.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_2 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      26.612ns (Levels of Logic = 24)
  Clock Path Skew:      -0.009ns (0.186 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_2 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y39.AQ       Tcko                  0.430   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    SLICE_X5Y39.D2       net (fanout=14)       0.781   M_state_q_FSM_FFd3_2
    SLICE_X5Y39.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N55
                                                       alu1/adder1/a[7]_b[7]_div_14/o<7>11_SW0
    SLICE_X6Y37.C3       net (fanout=2)        0.813   alu1/adder1/a[7]_b[7]_div_14/N55
    SLICE_X6Y37.C        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<7>11
    SLICE_X6Y37.D3       net (fanout=2)        0.467   alu1/adder1/a[7]_b[7]_div_14_OUT[7]
    SLICE_X6Y37.D        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_360_o171
    SLICE_X9Y38.C1       net (fanout=8)        1.047   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_353_o
    SLICE_X9Y38.C        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N103
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_386_o161
    SLICE_X7Y40.B5       net (fanout=5)        0.769   alu1/adder1/a[7]_b[7]_div_14/a[6]_GND_12_o_MUX_380_o
    SLICE_X7Y40.B        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N136
                                                       alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_9_OUT_Madd_Madd_cy<6>11
    SLICE_X7Y40.A5       net (fanout=4)        0.251   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_9_OUT_Madd_Madd_cy[6]
    SLICE_X7Y40.A        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N136
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_410_o171_1
    SLICE_X7Y41.B4       net (fanout=2)        0.544   alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_410_o171
    SLICE_X7Y41.B        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
                                                       alu1/adder1/a[7]_b[7]_div_14/o<3>11
    SLICE_X7Y41.D2       net (fanout=23)       0.606   alu1/adder1/a[7]_b[7]_div_14_OUT[3]
    SLICE_X7Y41.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_432_o171
    SLICE_X4Y43.CX       net (fanout=9)        0.746   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
    SLICE_X4Y43.CMUX     Tcxc                  0.182   alu1/adder1/a[7]_b[7]_div_14/o<2>2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<2>24_SW10
    SLICE_X4Y43.A2       net (fanout=1)        0.741   alu1/adder1/a[7]_b[7]_div_14/N288
    SLICE_X4Y43.A        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/o<2>2
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_452_o131
    SLICE_X6Y42.CX       net (fanout=2)        0.624   alu1/adder1/a[7]_b[7]_div_14/a[3]_GND_12_o_MUX_449_o
    SLICE_X6Y42.DMUX     Tcxd                  0.281   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X6Y44.A2       net (fanout=2)        0.743   alu1/adder1/a[7]_b[7]_div_14/GND_12_o_b[7]_add_15_OUT[4]
    SLICE_X6Y44.A        Tilo                  0.235   alu1/adder1/a[7]_b[7]_div_14/N18
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3_SW1
    SLICE_X5Y44.C6       net (fanout=1)        0.465   alu1/adder1/a[7]_b[7]_div_14/N123
    SLICE_X5Y44.C        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3
    SLICE_X5Y44.B4       net (fanout=2)        0.359   alu1/adder1/a[7]_b[7]_div_14/N25
    SLICE_X5Y44.B        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW1
    SLICE_X5Y44.A5       net (fanout=1)        0.230   alu1/adder1/a[7]_b[7]_div_14/N198
    SLICE_X5Y44.A        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>2
    DSP48_X0Y9.B0        net (fanout=1)        0.846   alu1/adder1/a[7]_b[7]_div_14_OUT[0]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0048
                                                       alu1/adder1/Mmult_n0048
    SLICE_X3Y35.B6       net (fanout=1)        1.213   alu1/adder1/n0048[0]
    SLICE_X3Y35.B        Tilo                  0.259   M_state_q_FSM_FFd3-In1
                                                       alu1/adder1/Mmux_sum13_rs_lut<0>
    SLICE_X6Y35.A4       net (fanout=1)        0.935   alu1/adder1/Mmux_sum13_rs_lut[0]
    SLICE_X6Y35.COUT     Topcya                0.472   alu1/adder1/Mmux_sum13_rs_cy[3]
                                                       alu1/adder1/Mmux_sum13_rs_lut[0]_rt
                                                       alu1/adder1/Mmux_sum13_rs_cy<3>
    SLICE_X6Y36.CIN      net (fanout=1)        0.003   alu1/adder1/Mmux_sum13_rs_cy[3]
    SLICE_X6Y36.CMUX     Tcinc                 0.289   alu1/adder1/Mmux_sum13_rs_cy[7]
                                                       alu1/adder1/Mmux_sum13_rs_cy<7>
    SLICE_X3Y34.A3       net (fanout=7)        0.988   M_adder1_sum[6]
    SLICE_X3Y34.A        Tilo                  0.259   alu1/Mmux_alu75
                                                       alu1/Mmux_alu89
    SLICE_X7Y35.C3       net (fanout=8)        1.043   M_alu1_alu[6]
    SLICE_X7Y35.C        Tilo                  0.259   M_state_q_FSM_FFd4-In21
                                                       alu1/Mmux_alu210_SW1
    SLICE_X7Y35.D5       net (fanout=1)        0.234   N144
    SLICE_X7Y35.D        Tilo                  0.259   M_state_q_FSM_FFd4-In21
                                                       M_state_q_FSM_FFd4-In211
    SLICE_X4Y35.A4       net (fanout=2)        0.521   M_state_q_FSM_FFd4-In21
    SLICE_X4Y35.A        Tilo                  0.254   N114
                                                       M_state_q_FSM_FFd4-In12
    SLICE_X4Y37.C6       net (fanout=1)        0.510   M_state_q_FSM_FFd4-In14
    SLICE_X4Y37.C        Tilo                  0.255   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd4-In19
    SLICE_X7Y38.AX       net (fanout=3)        0.636   M_state_q_FSM_FFd4-In
    SLICE_X7Y38.CLK      Tdick                 0.114   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     26.612ns (10.497ns logic, 16.115ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  -6.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      26.600ns (Levels of Logic = 24)
  Clock Path Skew:      -0.015ns (0.184 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y37.AQ       Tcko                  0.430   M_state_q_FSM_FFd1_3
                                                       M_state_q_FSM_FFd2_1
    SLICE_X5Y39.D6       net (fanout=10)       0.689   M_state_q_FSM_FFd2_1
    SLICE_X5Y39.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N55
                                                       alu1/adder1/a[7]_b[7]_div_14/o<7>11_SW0
    SLICE_X6Y37.C3       net (fanout=2)        0.813   alu1/adder1/a[7]_b[7]_div_14/N55
    SLICE_X6Y37.C        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<7>11
    SLICE_X6Y37.D3       net (fanout=2)        0.467   alu1/adder1/a[7]_b[7]_div_14_OUT[7]
    SLICE_X6Y37.D        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_360_o171
    SLICE_X4Y39.B6       net (fanout=8)        0.588   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_353_o
    SLICE_X4Y39.B        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_7_OUT_Madd_Madd_cy[5]
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_386_o171
    SLICE_X8Y40.B5       net (fanout=8)        0.797   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_379_o
    SLICE_X8Y40.B        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
                                                       alu1/adder1/a[7]_b[7]_div_14/o<4>2_SW4
    SLICE_X9Y39.C4       net (fanout=7)        0.570   alu1/adder1/a[7]_b[7]_div_14/N184
    SLICE_X9Y39.C        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N258
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_410_o161_1
    SLICE_X7Y41.B5       net (fanout=2)        0.772   alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_410_o161
    SLICE_X7Y41.B        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
                                                       alu1/adder1/a[7]_b[7]_div_14/o<3>11
    SLICE_X7Y41.D2       net (fanout=23)       0.606   alu1/adder1/a[7]_b[7]_div_14_OUT[3]
    SLICE_X7Y41.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_432_o171
    SLICE_X4Y43.CX       net (fanout=9)        0.746   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
    SLICE_X4Y43.CMUX     Tcxc                  0.182   alu1/adder1/a[7]_b[7]_div_14/o<2>2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<2>24_SW10
    SLICE_X4Y43.A2       net (fanout=1)        0.741   alu1/adder1/a[7]_b[7]_div_14/N288
    SLICE_X4Y43.A        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/o<2>2
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_452_o131
    SLICE_X6Y42.CX       net (fanout=2)        0.624   alu1/adder1/a[7]_b[7]_div_14/a[3]_GND_12_o_MUX_449_o
    SLICE_X6Y42.DMUX     Tcxd                  0.281   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X6Y44.A2       net (fanout=2)        0.743   alu1/adder1/a[7]_b[7]_div_14/GND_12_o_b[7]_add_15_OUT[4]
    SLICE_X6Y44.A        Tilo                  0.235   alu1/adder1/a[7]_b[7]_div_14/N18
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3_SW1
    SLICE_X5Y44.C6       net (fanout=1)        0.465   alu1/adder1/a[7]_b[7]_div_14/N123
    SLICE_X5Y44.C        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3
    SLICE_X5Y44.B4       net (fanout=2)        0.359   alu1/adder1/a[7]_b[7]_div_14/N25
    SLICE_X5Y44.B        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW1
    SLICE_X5Y44.A5       net (fanout=1)        0.230   alu1/adder1/a[7]_b[7]_div_14/N198
    SLICE_X5Y44.A        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>2
    DSP48_X0Y9.B0        net (fanout=1)        0.846   alu1/adder1/a[7]_b[7]_div_14_OUT[0]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0048
                                                       alu1/adder1/Mmult_n0048
    SLICE_X3Y35.B6       net (fanout=1)        1.213   alu1/adder1/n0048[0]
    SLICE_X3Y35.B        Tilo                  0.259   M_state_q_FSM_FFd3-In1
                                                       alu1/adder1/Mmux_sum13_rs_lut<0>
    SLICE_X6Y35.A4       net (fanout=1)        0.935   alu1/adder1/Mmux_sum13_rs_lut[0]
    SLICE_X6Y35.COUT     Topcya                0.472   alu1/adder1/Mmux_sum13_rs_cy[3]
                                                       alu1/adder1/Mmux_sum13_rs_lut[0]_rt
                                                       alu1/adder1/Mmux_sum13_rs_cy<3>
    SLICE_X6Y36.CIN      net (fanout=1)        0.003   alu1/adder1/Mmux_sum13_rs_cy[3]
    SLICE_X6Y36.CMUX     Tcinc                 0.289   alu1/adder1/Mmux_sum13_rs_cy[7]
                                                       alu1/adder1/Mmux_sum13_rs_cy<7>
    SLICE_X3Y34.A3       net (fanout=7)        0.988   M_adder1_sum[6]
    SLICE_X3Y34.A        Tilo                  0.259   alu1/Mmux_alu75
                                                       alu1/Mmux_alu89
    SLICE_X7Y35.C3       net (fanout=8)        1.043   M_alu1_alu[6]
    SLICE_X7Y35.C        Tilo                  0.259   M_state_q_FSM_FFd4-In21
                                                       alu1/Mmux_alu210_SW1
    SLICE_X7Y35.D5       net (fanout=1)        0.234   N144
    SLICE_X7Y35.D        Tilo                  0.259   M_state_q_FSM_FFd4-In21
                                                       M_state_q_FSM_FFd4-In211
    SLICE_X4Y36.C5       net (fanout=2)        0.455   M_state_q_FSM_FFd4-In21
    SLICE_X4Y36.C        Tilo                  0.255   M_alu1_b<4>1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X4Y36.B4       net (fanout=1)        0.309   M_state_q_FSM_FFd3-In3
    SLICE_X4Y36.B        Tilo                  0.254   M_alu1_b<4>1
                                                       M_state_q_FSM_FFd3-In7
    SLICE_X7Y39.AX       net (fanout=3)        0.877   M_state_q_FSM_FFd3-In
    SLICE_X7Y39.CLK      Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     26.600ns (10.487ns logic, 16.113ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  -6.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      26.600ns (Levels of Logic = 24)
  Clock Path Skew:      -0.015ns (0.184 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y37.AQ       Tcko                  0.430   M_state_q_FSM_FFd1_3
                                                       M_state_q_FSM_FFd2_1
    SLICE_X5Y39.D6       net (fanout=10)       0.689   M_state_q_FSM_FFd2_1
    SLICE_X5Y39.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N55
                                                       alu1/adder1/a[7]_b[7]_div_14/o<7>11_SW0
    SLICE_X6Y37.C3       net (fanout=2)        0.813   alu1/adder1/a[7]_b[7]_div_14/N55
    SLICE_X6Y37.C        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<7>11
    SLICE_X6Y37.D3       net (fanout=2)        0.467   alu1/adder1/a[7]_b[7]_div_14_OUT[7]
    SLICE_X6Y37.D        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_360_o171
    SLICE_X4Y39.B6       net (fanout=8)        0.588   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_353_o
    SLICE_X4Y39.B        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_7_OUT_Madd_Madd_cy[5]
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_386_o171
    SLICE_X8Y40.B5       net (fanout=8)        0.797   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_379_o
    SLICE_X8Y40.B        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
                                                       alu1/adder1/a[7]_b[7]_div_14/o<4>2_SW4
    SLICE_X9Y39.C4       net (fanout=7)        0.570   alu1/adder1/a[7]_b[7]_div_14/N184
    SLICE_X9Y39.C        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N258
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_410_o161_1
    SLICE_X7Y41.B5       net (fanout=2)        0.772   alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_410_o161
    SLICE_X7Y41.B        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
                                                       alu1/adder1/a[7]_b[7]_div_14/o<3>11
    SLICE_X7Y41.D2       net (fanout=23)       0.606   alu1/adder1/a[7]_b[7]_div_14_OUT[3]
    SLICE_X7Y41.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_432_o171
    SLICE_X4Y43.CX       net (fanout=9)        0.746   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
    SLICE_X4Y43.CMUX     Tcxc                  0.182   alu1/adder1/a[7]_b[7]_div_14/o<2>2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<2>24_SW10
    SLICE_X4Y43.A2       net (fanout=1)        0.741   alu1/adder1/a[7]_b[7]_div_14/N288
    SLICE_X4Y43.A        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/o<2>2
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_452_o131
    SLICE_X6Y42.CX       net (fanout=2)        0.624   alu1/adder1/a[7]_b[7]_div_14/a[3]_GND_12_o_MUX_449_o
    SLICE_X6Y42.DMUX     Tcxd                  0.281   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X6Y44.A2       net (fanout=2)        0.743   alu1/adder1/a[7]_b[7]_div_14/GND_12_o_b[7]_add_15_OUT[4]
    SLICE_X6Y44.A        Tilo                  0.235   alu1/adder1/a[7]_b[7]_div_14/N18
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3_SW1
    SLICE_X5Y44.C6       net (fanout=1)        0.465   alu1/adder1/a[7]_b[7]_div_14/N123
    SLICE_X5Y44.C        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3
    SLICE_X5Y44.B4       net (fanout=2)        0.359   alu1/adder1/a[7]_b[7]_div_14/N25
    SLICE_X5Y44.B        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW1
    SLICE_X5Y44.A5       net (fanout=1)        0.230   alu1/adder1/a[7]_b[7]_div_14/N198
    SLICE_X5Y44.A        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>2
    DSP48_X0Y9.B0        net (fanout=1)        0.846   alu1/adder1/a[7]_b[7]_div_14_OUT[0]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0048
                                                       alu1/adder1/Mmult_n0048
    SLICE_X3Y35.B6       net (fanout=1)        1.213   alu1/adder1/n0048[0]
    SLICE_X3Y35.B        Tilo                  0.259   M_state_q_FSM_FFd3-In1
                                                       alu1/adder1/Mmux_sum13_rs_lut<0>
    SLICE_X6Y35.A4       net (fanout=1)        0.935   alu1/adder1/Mmux_sum13_rs_lut[0]
    SLICE_X6Y35.COUT     Topcya                0.472   alu1/adder1/Mmux_sum13_rs_cy[3]
                                                       alu1/adder1/Mmux_sum13_rs_lut[0]_rt
                                                       alu1/adder1/Mmux_sum13_rs_cy<3>
    SLICE_X6Y36.CIN      net (fanout=1)        0.003   alu1/adder1/Mmux_sum13_rs_cy[3]
    SLICE_X6Y36.CMUX     Tcinc                 0.289   alu1/adder1/Mmux_sum13_rs_cy[7]
                                                       alu1/adder1/Mmux_sum13_rs_cy<7>
    SLICE_X3Y34.A3       net (fanout=7)        0.988   M_adder1_sum[6]
    SLICE_X3Y34.A        Tilo                  0.259   alu1/Mmux_alu75
                                                       alu1/Mmux_alu89
    SLICE_X5Y34.C6       net (fanout=8)        0.746   M_alu1_alu[6]
    SLICE_X5Y34.C        Tilo                  0.259   M_state_q_FSM_FFd3-In2
                                                       alu1/Mmux_alu210_SW0
    SLICE_X7Y35.D6       net (fanout=1)        0.531   N143
    SLICE_X7Y35.D        Tilo                  0.259   M_state_q_FSM_FFd4-In21
                                                       M_state_q_FSM_FFd4-In211
    SLICE_X4Y36.C5       net (fanout=2)        0.455   M_state_q_FSM_FFd4-In21
    SLICE_X4Y36.C        Tilo                  0.255   M_alu1_b<4>1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X4Y36.B4       net (fanout=1)        0.309   M_state_q_FSM_FFd3-In3
    SLICE_X4Y36.B        Tilo                  0.254   M_alu1_b<4>1
                                                       M_state_q_FSM_FFd3-In7
    SLICE_X7Y39.AX       net (fanout=3)        0.877   M_state_q_FSM_FFd3-In
    SLICE_X7Y39.CLK      Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     26.600ns (10.487ns logic, 16.113ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  -6.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_2 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      26.601ns (Levels of Logic = 24)
  Clock Path Skew:      -0.009ns (0.186 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_2 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y39.AQ       Tcko                  0.430   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    SLICE_X5Y39.D2       net (fanout=14)       0.781   M_state_q_FSM_FFd3_2
    SLICE_X5Y39.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N55
                                                       alu1/adder1/a[7]_b[7]_div_14/o<7>11_SW0
    SLICE_X6Y37.C3       net (fanout=2)        0.813   alu1/adder1/a[7]_b[7]_div_14/N55
    SLICE_X6Y37.C        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<7>11
    SLICE_X6Y37.D3       net (fanout=2)        0.467   alu1/adder1/a[7]_b[7]_div_14_OUT[7]
    SLICE_X6Y37.D        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_360_o171
    SLICE_X9Y38.C1       net (fanout=8)        1.047   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_353_o
    SLICE_X9Y38.C        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N103
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_386_o161
    SLICE_X7Y40.B5       net (fanout=5)        0.769   alu1/adder1/a[7]_b[7]_div_14/a[6]_GND_12_o_MUX_380_o
    SLICE_X7Y40.B        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N136
                                                       alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_9_OUT_Madd_Madd_cy<6>11
    SLICE_X5Y40.D5       net (fanout=4)        0.459   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_9_OUT_Madd_Madd_cy[6]
    SLICE_X5Y40.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N275
                                                       alu1/adder1/a[7]_b[7]_div_14/o<3>11_SW2
    SLICE_X3Y40.C1       net (fanout=1)        0.936   alu1/adder1/a[7]_b[7]_div_14/N275
    SLICE_X3Y40.C        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/a[3]_GND_12_o_MUX_429_o
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_432_o131
    SLICE_X6Y39.BX       net (fanout=2)        1.085   alu1/adder1/a[7]_b[7]_div_14/a[3]_GND_12_o_MUX_429_o
    SLICE_X6Y39.CMUX     Taxc                  0.340   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X5Y41.C4       net (fanout=6)        0.808   alu1/adder1/a[7]_b[7]_div_14/GND_12_o_b[7]_add_13_OUT[4]
    SLICE_X5Y41.C        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N256
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_452_o141
    SLICE_X6Y42.DX       net (fanout=1)        0.642   alu1/adder1/a[7]_b[7]_div_14/a[4]_GND_12_o_MUX_448_o
    SLICE_X6Y42.COUT     Tdxcy                 0.121   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
    SLICE_X6Y43.AMUX     Tcina                 0.210   alu1/adder1/a[7]_b[7]_div_14/N200
                                                       alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X6Y44.A6       net (fanout=2)        0.357   alu1/adder1/a[7]_b[7]_div_14/GND_12_o_b[7]_add_15_OUT[5]
    SLICE_X6Y44.A        Tilo                  0.235   alu1/adder1/a[7]_b[7]_div_14/N18
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3_SW1
    SLICE_X5Y44.C6       net (fanout=1)        0.465   alu1/adder1/a[7]_b[7]_div_14/N123
    SLICE_X5Y44.C        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3
    SLICE_X5Y44.B4       net (fanout=2)        0.359   alu1/adder1/a[7]_b[7]_div_14/N25
    SLICE_X5Y44.B        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW1
    SLICE_X5Y44.A5       net (fanout=1)        0.230   alu1/adder1/a[7]_b[7]_div_14/N198
    SLICE_X5Y44.A        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>2
    DSP48_X0Y9.B0        net (fanout=1)        0.846   alu1/adder1/a[7]_b[7]_div_14_OUT[0]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0048
                                                       alu1/adder1/Mmult_n0048
    SLICE_X3Y35.B6       net (fanout=1)        1.213   alu1/adder1/n0048[0]
    SLICE_X3Y35.B        Tilo                  0.259   M_state_q_FSM_FFd3-In1
                                                       alu1/adder1/Mmux_sum13_rs_lut<0>
    SLICE_X6Y35.A4       net (fanout=1)        0.935   alu1/adder1/Mmux_sum13_rs_lut[0]
    SLICE_X6Y35.COUT     Topcya                0.472   alu1/adder1/Mmux_sum13_rs_cy[3]
                                                       alu1/adder1/Mmux_sum13_rs_lut[0]_rt
                                                       alu1/adder1/Mmux_sum13_rs_cy<3>
    SLICE_X6Y36.CIN      net (fanout=1)        0.003   alu1/adder1/Mmux_sum13_rs_cy[3]
    SLICE_X6Y36.CMUX     Tcinc                 0.289   alu1/adder1/Mmux_sum13_rs_cy[7]
                                                       alu1/adder1/Mmux_sum13_rs_cy<7>
    SLICE_X3Y34.A3       net (fanout=7)        0.988   M_adder1_sum[6]
    SLICE_X3Y34.A        Tilo                  0.259   alu1/Mmux_alu75
                                                       alu1/Mmux_alu89
    SLICE_X7Y35.C3       net (fanout=8)        1.043   M_alu1_alu[6]
    SLICE_X7Y35.C        Tilo                  0.259   M_state_q_FSM_FFd4-In21
                                                       alu1/Mmux_alu210_SW1
    SLICE_X7Y35.D5       net (fanout=1)        0.234   N144
    SLICE_X7Y35.D        Tilo                  0.259   M_state_q_FSM_FFd4-In21
                                                       M_state_q_FSM_FFd4-In211
    SLICE_X4Y35.A4       net (fanout=2)        0.521   M_state_q_FSM_FFd4-In21
    SLICE_X4Y35.A        Tilo                  0.254   N114
                                                       M_state_q_FSM_FFd4-In12
    SLICE_X4Y37.C6       net (fanout=1)        0.510   M_state_q_FSM_FFd4-In14
    SLICE_X4Y37.C        Tilo                  0.255   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd4-In19
    SLICE_X7Y38.AX       net (fanout=3)        0.636   M_state_q_FSM_FFd4-In
    SLICE_X7Y38.CLK      Tdick                 0.114   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     26.601ns (10.451ns logic, 16.150ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  -6.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_2 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      26.601ns (Levels of Logic = 24)
  Clock Path Skew:      -0.009ns (0.186 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_2 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y39.AQ       Tcko                  0.430   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    SLICE_X5Y39.D2       net (fanout=14)       0.781   M_state_q_FSM_FFd3_2
    SLICE_X5Y39.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N55
                                                       alu1/adder1/a[7]_b[7]_div_14/o<7>11_SW0
    SLICE_X6Y37.C3       net (fanout=2)        0.813   alu1/adder1/a[7]_b[7]_div_14/N55
    SLICE_X6Y37.C        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<7>11
    SLICE_X6Y37.D3       net (fanout=2)        0.467   alu1/adder1/a[7]_b[7]_div_14_OUT[7]
    SLICE_X6Y37.D        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_360_o171
    SLICE_X9Y38.C1       net (fanout=8)        1.047   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_353_o
    SLICE_X9Y38.C        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N103
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_386_o161
    SLICE_X7Y40.B5       net (fanout=5)        0.769   alu1/adder1/a[7]_b[7]_div_14/a[6]_GND_12_o_MUX_380_o
    SLICE_X7Y40.B        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N136
                                                       alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_9_OUT_Madd_Madd_cy<6>11
    SLICE_X5Y40.D5       net (fanout=4)        0.459   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_9_OUT_Madd_Madd_cy[6]
    SLICE_X5Y40.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N275
                                                       alu1/adder1/a[7]_b[7]_div_14/o<3>11_SW2
    SLICE_X3Y40.C1       net (fanout=1)        0.936   alu1/adder1/a[7]_b[7]_div_14/N275
    SLICE_X3Y40.C        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/a[3]_GND_12_o_MUX_429_o
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_432_o131
    SLICE_X6Y39.BX       net (fanout=2)        1.085   alu1/adder1/a[7]_b[7]_div_14/a[3]_GND_12_o_MUX_429_o
    SLICE_X6Y39.CMUX     Taxc                  0.340   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X5Y41.C4       net (fanout=6)        0.808   alu1/adder1/a[7]_b[7]_div_14/GND_12_o_b[7]_add_13_OUT[4]
    SLICE_X5Y41.C        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N256
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_452_o141
    SLICE_X6Y42.DX       net (fanout=1)        0.642   alu1/adder1/a[7]_b[7]_div_14/a[4]_GND_12_o_MUX_448_o
    SLICE_X6Y42.COUT     Tdxcy                 0.121   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
    SLICE_X6Y43.AMUX     Tcina                 0.210   alu1/adder1/a[7]_b[7]_div_14/N200
                                                       alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X6Y44.A6       net (fanout=2)        0.357   alu1/adder1/a[7]_b[7]_div_14/GND_12_o_b[7]_add_15_OUT[5]
    SLICE_X6Y44.A        Tilo                  0.235   alu1/adder1/a[7]_b[7]_div_14/N18
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3_SW1
    SLICE_X5Y44.C6       net (fanout=1)        0.465   alu1/adder1/a[7]_b[7]_div_14/N123
    SLICE_X5Y44.C        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3
    SLICE_X5Y44.B4       net (fanout=2)        0.359   alu1/adder1/a[7]_b[7]_div_14/N25
    SLICE_X5Y44.B        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW1
    SLICE_X5Y44.A5       net (fanout=1)        0.230   alu1/adder1/a[7]_b[7]_div_14/N198
    SLICE_X5Y44.A        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>2
    DSP48_X0Y9.B0        net (fanout=1)        0.846   alu1/adder1/a[7]_b[7]_div_14_OUT[0]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0048
                                                       alu1/adder1/Mmult_n0048
    SLICE_X3Y35.B6       net (fanout=1)        1.213   alu1/adder1/n0048[0]
    SLICE_X3Y35.B        Tilo                  0.259   M_state_q_FSM_FFd3-In1
                                                       alu1/adder1/Mmux_sum13_rs_lut<0>
    SLICE_X6Y35.A4       net (fanout=1)        0.935   alu1/adder1/Mmux_sum13_rs_lut[0]
    SLICE_X6Y35.COUT     Topcya                0.472   alu1/adder1/Mmux_sum13_rs_cy[3]
                                                       alu1/adder1/Mmux_sum13_rs_lut[0]_rt
                                                       alu1/adder1/Mmux_sum13_rs_cy<3>
    SLICE_X6Y36.CIN      net (fanout=1)        0.003   alu1/adder1/Mmux_sum13_rs_cy[3]
    SLICE_X6Y36.CMUX     Tcinc                 0.289   alu1/adder1/Mmux_sum13_rs_cy[7]
                                                       alu1/adder1/Mmux_sum13_rs_cy<7>
    SLICE_X3Y34.A3       net (fanout=7)        0.988   M_adder1_sum[6]
    SLICE_X3Y34.A        Tilo                  0.259   alu1/Mmux_alu75
                                                       alu1/Mmux_alu89
    SLICE_X5Y34.C6       net (fanout=8)        0.746   M_alu1_alu[6]
    SLICE_X5Y34.C        Tilo                  0.259   M_state_q_FSM_FFd3-In2
                                                       alu1/Mmux_alu210_SW0
    SLICE_X7Y35.D6       net (fanout=1)        0.531   N143
    SLICE_X7Y35.D        Tilo                  0.259   M_state_q_FSM_FFd4-In21
                                                       M_state_q_FSM_FFd4-In211
    SLICE_X4Y35.A4       net (fanout=2)        0.521   M_state_q_FSM_FFd4-In21
    SLICE_X4Y35.A        Tilo                  0.254   N114
                                                       M_state_q_FSM_FFd4-In12
    SLICE_X4Y37.C6       net (fanout=1)        0.510   M_state_q_FSM_FFd4-In14
    SLICE_X4Y37.C        Tilo                  0.255   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd4-In19
    SLICE_X7Y38.AX       net (fanout=3)        0.636   M_state_q_FSM_FFd4-In
    SLICE_X7Y38.CLK      Tdick                 0.114   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     26.601ns (10.451ns logic, 16.150ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  -6.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      26.589ns (Levels of Logic = 24)
  Clock Path Skew:      -0.017ns (0.322 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y38.CQ       Tcko                  0.525   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    SLICE_X5Y37.B4       net (fanout=8)        0.584   M_state_q_FSM_FFd1_1
    SLICE_X5Y37.B        Tilo                  0.259   M_alu1_b<0>1
                                                       M_alu1_b<3>1
    SLICE_X6Y37.C1       net (fanout=27)       0.803   M_alu1_b[3]
    SLICE_X6Y37.C        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<7>11
    SLICE_X6Y37.D3       net (fanout=2)        0.467   alu1/adder1/a[7]_b[7]_div_14_OUT[7]
    SLICE_X6Y37.D        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_360_o171
    SLICE_X7Y39.B4       net (fanout=8)        0.586   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_353_o
    SLICE_X7Y39.B        Tilo                  0.259   M_state_q_FSM_FFd3_2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<5>12
    SLICE_X7Y40.D4       net (fanout=15)       0.554   alu1/adder1/a[7]_b[7]_div_14_OUT[5]
    SLICE_X7Y40.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N136
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_410_o151_SW1
    SLICE_X4Y40.C3       net (fanout=1)        0.616   alu1/adder1/a[7]_b[7]_div_14/N136
    SLICE_X4Y40.C        Tilo                  0.255   alu1/adder1/a[7]_b[7]_div_14/o<4>1
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_410_o151
    SLICE_X8Y40.D4       net (fanout=3)        0.861   alu1/adder1/a[7]_b[7]_div_14/a[5]_GND_12_o_MUX_405_o
    SLICE_X8Y40.D        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
                                                       alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X7Y41.D6       net (fanout=13)       0.698   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X7Y41.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_432_o171
    SLICE_X4Y43.CX       net (fanout=9)        0.746   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
    SLICE_X4Y43.CMUX     Tcxc                  0.182   alu1/adder1/a[7]_b[7]_div_14/o<2>2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<2>24_SW10
    SLICE_X4Y43.A2       net (fanout=1)        0.741   alu1/adder1/a[7]_b[7]_div_14/N288
    SLICE_X4Y43.A        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/o<2>2
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_452_o131
    SLICE_X6Y42.CX       net (fanout=2)        0.624   alu1/adder1/a[7]_b[7]_div_14/a[3]_GND_12_o_MUX_449_o
    SLICE_X6Y42.DMUX     Tcxd                  0.281   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X6Y44.A2       net (fanout=2)        0.743   alu1/adder1/a[7]_b[7]_div_14/GND_12_o_b[7]_add_15_OUT[4]
    SLICE_X6Y44.A        Tilo                  0.235   alu1/adder1/a[7]_b[7]_div_14/N18
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3_SW1
    SLICE_X5Y44.C6       net (fanout=1)        0.465   alu1/adder1/a[7]_b[7]_div_14/N123
    SLICE_X5Y44.C        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3
    SLICE_X5Y44.B4       net (fanout=2)        0.359   alu1/adder1/a[7]_b[7]_div_14/N25
    SLICE_X5Y44.B        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW1
    SLICE_X5Y44.A5       net (fanout=1)        0.230   alu1/adder1/a[7]_b[7]_div_14/N198
    SLICE_X5Y44.A        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>2
    DSP48_X0Y9.B0        net (fanout=1)        0.846   alu1/adder1/a[7]_b[7]_div_14_OUT[0]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0048
                                                       alu1/adder1/Mmult_n0048
    SLICE_X3Y35.B6       net (fanout=1)        1.213   alu1/adder1/n0048[0]
    SLICE_X3Y35.B        Tilo                  0.259   M_state_q_FSM_FFd3-In1
                                                       alu1/adder1/Mmux_sum13_rs_lut<0>
    SLICE_X6Y35.A4       net (fanout=1)        0.935   alu1/adder1/Mmux_sum13_rs_lut[0]
    SLICE_X6Y35.COUT     Topcya                0.472   alu1/adder1/Mmux_sum13_rs_cy[3]
                                                       alu1/adder1/Mmux_sum13_rs_lut[0]_rt
                                                       alu1/adder1/Mmux_sum13_rs_cy<3>
    SLICE_X6Y36.CIN      net (fanout=1)        0.003   alu1/adder1/Mmux_sum13_rs_cy[3]
    SLICE_X6Y36.CMUX     Tcinc                 0.289   alu1/adder1/Mmux_sum13_rs_cy[7]
                                                       alu1/adder1/Mmux_sum13_rs_cy<7>
    SLICE_X3Y34.A3       net (fanout=7)        0.988   M_adder1_sum[6]
    SLICE_X3Y34.A        Tilo                  0.259   alu1/Mmux_alu75
                                                       alu1/Mmux_alu89
    SLICE_X7Y35.C3       net (fanout=8)        1.043   M_alu1_alu[6]
    SLICE_X7Y35.C        Tilo                  0.259   M_state_q_FSM_FFd4-In21
                                                       alu1/Mmux_alu210_SW1
    SLICE_X7Y35.D5       net (fanout=1)        0.234   N144
    SLICE_X7Y35.D        Tilo                  0.259   M_state_q_FSM_FFd4-In21
                                                       M_state_q_FSM_FFd4-In211
    SLICE_X4Y35.A4       net (fanout=2)        0.521   M_state_q_FSM_FFd4-In21
    SLICE_X4Y35.A        Tilo                  0.254   N114
                                                       M_state_q_FSM_FFd4-In12
    SLICE_X4Y37.C6       net (fanout=1)        0.510   M_state_q_FSM_FFd4-In14
    SLICE_X4Y37.C        Tilo                  0.255   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd4-In19
    SLICE_X7Y38.AX       net (fanout=3)        0.636   M_state_q_FSM_FFd4-In
    SLICE_X7Y38.CLK      Tdick                 0.114   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     26.589ns (10.583ns logic, 16.006ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack:                  -6.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      26.589ns (Levels of Logic = 24)
  Clock Path Skew:      -0.017ns (0.322 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y38.CQ       Tcko                  0.525   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    SLICE_X5Y37.B4       net (fanout=8)        0.584   M_state_q_FSM_FFd1_1
    SLICE_X5Y37.B        Tilo                  0.259   M_alu1_b<0>1
                                                       M_alu1_b<3>1
    SLICE_X6Y37.C1       net (fanout=27)       0.803   M_alu1_b[3]
    SLICE_X6Y37.C        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<7>11
    SLICE_X6Y37.D3       net (fanout=2)        0.467   alu1/adder1/a[7]_b[7]_div_14_OUT[7]
    SLICE_X6Y37.D        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_360_o171
    SLICE_X7Y39.B4       net (fanout=8)        0.586   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_353_o
    SLICE_X7Y39.B        Tilo                  0.259   M_state_q_FSM_FFd3_2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<5>12
    SLICE_X7Y40.D4       net (fanout=15)       0.554   alu1/adder1/a[7]_b[7]_div_14_OUT[5]
    SLICE_X7Y40.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N136
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_410_o151_SW1
    SLICE_X4Y40.C3       net (fanout=1)        0.616   alu1/adder1/a[7]_b[7]_div_14/N136
    SLICE_X4Y40.C        Tilo                  0.255   alu1/adder1/a[7]_b[7]_div_14/o<4>1
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_410_o151
    SLICE_X8Y40.D4       net (fanout=3)        0.861   alu1/adder1/a[7]_b[7]_div_14/a[5]_GND_12_o_MUX_405_o
    SLICE_X8Y40.D        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
                                                       alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X7Y41.D6       net (fanout=13)       0.698   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X7Y41.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_432_o171
    SLICE_X4Y43.CX       net (fanout=9)        0.746   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
    SLICE_X4Y43.CMUX     Tcxc                  0.182   alu1/adder1/a[7]_b[7]_div_14/o<2>2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<2>24_SW10
    SLICE_X4Y43.A2       net (fanout=1)        0.741   alu1/adder1/a[7]_b[7]_div_14/N288
    SLICE_X4Y43.A        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/o<2>2
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_452_o131
    SLICE_X6Y42.CX       net (fanout=2)        0.624   alu1/adder1/a[7]_b[7]_div_14/a[3]_GND_12_o_MUX_449_o
    SLICE_X6Y42.DMUX     Tcxd                  0.281   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X6Y44.A2       net (fanout=2)        0.743   alu1/adder1/a[7]_b[7]_div_14/GND_12_o_b[7]_add_15_OUT[4]
    SLICE_X6Y44.A        Tilo                  0.235   alu1/adder1/a[7]_b[7]_div_14/N18
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3_SW1
    SLICE_X5Y44.C6       net (fanout=1)        0.465   alu1/adder1/a[7]_b[7]_div_14/N123
    SLICE_X5Y44.C        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3
    SLICE_X5Y44.B4       net (fanout=2)        0.359   alu1/adder1/a[7]_b[7]_div_14/N25
    SLICE_X5Y44.B        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW1
    SLICE_X5Y44.A5       net (fanout=1)        0.230   alu1/adder1/a[7]_b[7]_div_14/N198
    SLICE_X5Y44.A        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>2
    DSP48_X0Y9.B0        net (fanout=1)        0.846   alu1/adder1/a[7]_b[7]_div_14_OUT[0]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0048
                                                       alu1/adder1/Mmult_n0048
    SLICE_X3Y35.B6       net (fanout=1)        1.213   alu1/adder1/n0048[0]
    SLICE_X3Y35.B        Tilo                  0.259   M_state_q_FSM_FFd3-In1
                                                       alu1/adder1/Mmux_sum13_rs_lut<0>
    SLICE_X6Y35.A4       net (fanout=1)        0.935   alu1/adder1/Mmux_sum13_rs_lut[0]
    SLICE_X6Y35.COUT     Topcya                0.472   alu1/adder1/Mmux_sum13_rs_cy[3]
                                                       alu1/adder1/Mmux_sum13_rs_lut[0]_rt
                                                       alu1/adder1/Mmux_sum13_rs_cy<3>
    SLICE_X6Y36.CIN      net (fanout=1)        0.003   alu1/adder1/Mmux_sum13_rs_cy[3]
    SLICE_X6Y36.CMUX     Tcinc                 0.289   alu1/adder1/Mmux_sum13_rs_cy[7]
                                                       alu1/adder1/Mmux_sum13_rs_cy<7>
    SLICE_X3Y34.A3       net (fanout=7)        0.988   M_adder1_sum[6]
    SLICE_X3Y34.A        Tilo                  0.259   alu1/Mmux_alu75
                                                       alu1/Mmux_alu89
    SLICE_X5Y34.C6       net (fanout=8)        0.746   M_alu1_alu[6]
    SLICE_X5Y34.C        Tilo                  0.259   M_state_q_FSM_FFd3-In2
                                                       alu1/Mmux_alu210_SW0
    SLICE_X7Y35.D6       net (fanout=1)        0.531   N143
    SLICE_X7Y35.D        Tilo                  0.259   M_state_q_FSM_FFd4-In21
                                                       M_state_q_FSM_FFd4-In211
    SLICE_X4Y35.A4       net (fanout=2)        0.521   M_state_q_FSM_FFd4-In21
    SLICE_X4Y35.A        Tilo                  0.254   N114
                                                       M_state_q_FSM_FFd4-In12
    SLICE_X4Y37.C6       net (fanout=1)        0.510   M_state_q_FSM_FFd4-In14
    SLICE_X4Y37.C        Tilo                  0.255   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd4-In19
    SLICE_X7Y38.AX       net (fanout=3)        0.636   M_state_q_FSM_FFd4-In
    SLICE_X7Y38.CLK      Tdick                 0.114   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     26.589ns (10.583ns logic, 16.006ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack:                  -6.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      26.585ns (Levels of Logic = 24)
  Clock Path Skew:      -0.019ns (0.322 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y37.DQ       Tcko                  0.525   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3_1
    SLICE_X5Y37.B2       net (fanout=7)        0.580   M_state_q_FSM_FFd3_1
    SLICE_X5Y37.B        Tilo                  0.259   M_alu1_b<0>1
                                                       M_alu1_b<3>1
    SLICE_X6Y37.C1       net (fanout=27)       0.803   M_alu1_b[3]
    SLICE_X6Y37.C        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<7>11
    SLICE_X6Y37.D3       net (fanout=2)        0.467   alu1/adder1/a[7]_b[7]_div_14_OUT[7]
    SLICE_X6Y37.D        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_360_o171
    SLICE_X7Y39.B4       net (fanout=8)        0.586   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_353_o
    SLICE_X7Y39.B        Tilo                  0.259   M_state_q_FSM_FFd3_2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<5>12
    SLICE_X7Y40.D4       net (fanout=15)       0.554   alu1/adder1/a[7]_b[7]_div_14_OUT[5]
    SLICE_X7Y40.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N136
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_410_o151_SW1
    SLICE_X4Y40.C3       net (fanout=1)        0.616   alu1/adder1/a[7]_b[7]_div_14/N136
    SLICE_X4Y40.C        Tilo                  0.255   alu1/adder1/a[7]_b[7]_div_14/o<4>1
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_410_o151
    SLICE_X8Y40.D4       net (fanout=3)        0.861   alu1/adder1/a[7]_b[7]_div_14/a[5]_GND_12_o_MUX_405_o
    SLICE_X8Y40.D        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
                                                       alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X7Y41.D6       net (fanout=13)       0.698   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X7Y41.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_432_o171
    SLICE_X4Y43.CX       net (fanout=9)        0.746   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
    SLICE_X4Y43.CMUX     Tcxc                  0.182   alu1/adder1/a[7]_b[7]_div_14/o<2>2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<2>24_SW10
    SLICE_X4Y43.A2       net (fanout=1)        0.741   alu1/adder1/a[7]_b[7]_div_14/N288
    SLICE_X4Y43.A        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/o<2>2
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_452_o131
    SLICE_X6Y42.CX       net (fanout=2)        0.624   alu1/adder1/a[7]_b[7]_div_14/a[3]_GND_12_o_MUX_449_o
    SLICE_X6Y42.DMUX     Tcxd                  0.281   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X6Y44.A2       net (fanout=2)        0.743   alu1/adder1/a[7]_b[7]_div_14/GND_12_o_b[7]_add_15_OUT[4]
    SLICE_X6Y44.A        Tilo                  0.235   alu1/adder1/a[7]_b[7]_div_14/N18
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3_SW1
    SLICE_X5Y44.C6       net (fanout=1)        0.465   alu1/adder1/a[7]_b[7]_div_14/N123
    SLICE_X5Y44.C        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3
    SLICE_X5Y44.B4       net (fanout=2)        0.359   alu1/adder1/a[7]_b[7]_div_14/N25
    SLICE_X5Y44.B        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW1
    SLICE_X5Y44.A5       net (fanout=1)        0.230   alu1/adder1/a[7]_b[7]_div_14/N198
    SLICE_X5Y44.A        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>2
    DSP48_X0Y9.B0        net (fanout=1)        0.846   alu1/adder1/a[7]_b[7]_div_14_OUT[0]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0048
                                                       alu1/adder1/Mmult_n0048
    SLICE_X3Y35.B6       net (fanout=1)        1.213   alu1/adder1/n0048[0]
    SLICE_X3Y35.B        Tilo                  0.259   M_state_q_FSM_FFd3-In1
                                                       alu1/adder1/Mmux_sum13_rs_lut<0>
    SLICE_X6Y35.A4       net (fanout=1)        0.935   alu1/adder1/Mmux_sum13_rs_lut[0]
    SLICE_X6Y35.COUT     Topcya                0.472   alu1/adder1/Mmux_sum13_rs_cy[3]
                                                       alu1/adder1/Mmux_sum13_rs_lut[0]_rt
                                                       alu1/adder1/Mmux_sum13_rs_cy<3>
    SLICE_X6Y36.CIN      net (fanout=1)        0.003   alu1/adder1/Mmux_sum13_rs_cy[3]
    SLICE_X6Y36.CMUX     Tcinc                 0.289   alu1/adder1/Mmux_sum13_rs_cy[7]
                                                       alu1/adder1/Mmux_sum13_rs_cy<7>
    SLICE_X3Y34.A3       net (fanout=7)        0.988   M_adder1_sum[6]
    SLICE_X3Y34.A        Tilo                  0.259   alu1/Mmux_alu75
                                                       alu1/Mmux_alu89
    SLICE_X7Y35.C3       net (fanout=8)        1.043   M_alu1_alu[6]
    SLICE_X7Y35.C        Tilo                  0.259   M_state_q_FSM_FFd4-In21
                                                       alu1/Mmux_alu210_SW1
    SLICE_X7Y35.D5       net (fanout=1)        0.234   N144
    SLICE_X7Y35.D        Tilo                  0.259   M_state_q_FSM_FFd4-In21
                                                       M_state_q_FSM_FFd4-In211
    SLICE_X4Y35.A4       net (fanout=2)        0.521   M_state_q_FSM_FFd4-In21
    SLICE_X4Y35.A        Tilo                  0.254   N114
                                                       M_state_q_FSM_FFd4-In12
    SLICE_X4Y37.C6       net (fanout=1)        0.510   M_state_q_FSM_FFd4-In14
    SLICE_X4Y37.C        Tilo                  0.255   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd4-In19
    SLICE_X7Y38.AX       net (fanout=3)        0.636   M_state_q_FSM_FFd4-In
    SLICE_X7Y38.CLK      Tdick                 0.114   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     26.585ns (10.583ns logic, 16.002ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack:                  -6.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      26.585ns (Levels of Logic = 24)
  Clock Path Skew:      -0.019ns (0.322 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y37.DQ       Tcko                  0.525   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3_1
    SLICE_X5Y37.B2       net (fanout=7)        0.580   M_state_q_FSM_FFd3_1
    SLICE_X5Y37.B        Tilo                  0.259   M_alu1_b<0>1
                                                       M_alu1_b<3>1
    SLICE_X6Y37.C1       net (fanout=27)       0.803   M_alu1_b[3]
    SLICE_X6Y37.C        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<7>11
    SLICE_X6Y37.D3       net (fanout=2)        0.467   alu1/adder1/a[7]_b[7]_div_14_OUT[7]
    SLICE_X6Y37.D        Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_360_o171
    SLICE_X7Y39.B4       net (fanout=8)        0.586   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_353_o
    SLICE_X7Y39.B        Tilo                  0.259   M_state_q_FSM_FFd3_2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<5>12
    SLICE_X7Y40.D4       net (fanout=15)       0.554   alu1/adder1/a[7]_b[7]_div_14_OUT[5]
    SLICE_X7Y40.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/N136
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_410_o151_SW1
    SLICE_X4Y40.C3       net (fanout=1)        0.616   alu1/adder1/a[7]_b[7]_div_14/N136
    SLICE_X4Y40.C        Tilo                  0.255   alu1/adder1/a[7]_b[7]_div_14/o<4>1
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_410_o151
    SLICE_X8Y40.D4       net (fanout=3)        0.861   alu1/adder1/a[7]_b[7]_div_14/a[5]_GND_12_o_MUX_405_o
    SLICE_X8Y40.D        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
                                                       alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X7Y41.D6       net (fanout=13)       0.698   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X7Y41.D        Tilo                  0.259   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_432_o171
    SLICE_X4Y43.CX       net (fanout=9)        0.746   alu1/adder1/a[7]_b[7]_div_14/a[7]_GND_12_o_MUX_425_o
    SLICE_X4Y43.CMUX     Tcxc                  0.182   alu1/adder1/a[7]_b[7]_div_14/o<2>2
                                                       alu1/adder1/a[7]_b[7]_div_14/o<2>24_SW10
    SLICE_X4Y43.A2       net (fanout=1)        0.741   alu1/adder1/a[7]_b[7]_div_14/N288
    SLICE_X4Y43.A        Tilo                  0.254   alu1/adder1/a[7]_b[7]_div_14/o<2>2
                                                       alu1/adder1/a[7]_b[7]_div_14/Mmux_a[0]_GND_12_o_MUX_452_o131
    SLICE_X6Y42.CX       net (fanout=2)        0.624   alu1/adder1/a[7]_b[7]_div_14/a[3]_GND_12_o_MUX_449_o
    SLICE_X6Y42.DMUX     Tcxd                  0.281   alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       alu1/adder1/a[7]_b[7]_div_14/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X6Y44.A2       net (fanout=2)        0.743   alu1/adder1/a[7]_b[7]_div_14/GND_12_o_b[7]_add_15_OUT[4]
    SLICE_X6Y44.A        Tilo                  0.235   alu1/adder1/a[7]_b[7]_div_14/N18
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3_SW1
    SLICE_X5Y44.C6       net (fanout=1)        0.465   alu1/adder1/a[7]_b[7]_div_14/N123
    SLICE_X5Y44.C        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW3
    SLICE_X5Y44.B4       net (fanout=2)        0.359   alu1/adder1/a[7]_b[7]_div_14/N25
    SLICE_X5Y44.B        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>1_SW1
    SLICE_X5Y44.A5       net (fanout=1)        0.230   alu1/adder1/a[7]_b[7]_div_14/N198
    SLICE_X5Y44.A        Tilo                  0.259   io_led_6_OBUF
                                                       alu1/adder1/a[7]_b[7]_div_14/o<0>2
    DSP48_X0Y9.B0        net (fanout=1)        0.846   alu1/adder1/a[7]_b[7]_div_14_OUT[0]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0048
                                                       alu1/adder1/Mmult_n0048
    SLICE_X3Y35.B6       net (fanout=1)        1.213   alu1/adder1/n0048[0]
    SLICE_X3Y35.B        Tilo                  0.259   M_state_q_FSM_FFd3-In1
                                                       alu1/adder1/Mmux_sum13_rs_lut<0>
    SLICE_X6Y35.A4       net (fanout=1)        0.935   alu1/adder1/Mmux_sum13_rs_lut[0]
    SLICE_X6Y35.COUT     Topcya                0.472   alu1/adder1/Mmux_sum13_rs_cy[3]
                                                       alu1/adder1/Mmux_sum13_rs_lut[0]_rt
                                                       alu1/adder1/Mmux_sum13_rs_cy<3>
    SLICE_X6Y36.CIN      net (fanout=1)        0.003   alu1/adder1/Mmux_sum13_rs_cy[3]
    SLICE_X6Y36.CMUX     Tcinc                 0.289   alu1/adder1/Mmux_sum13_rs_cy[7]
                                                       alu1/adder1/Mmux_sum13_rs_cy<7>
    SLICE_X3Y34.A3       net (fanout=7)        0.988   M_adder1_sum[6]
    SLICE_X3Y34.A        Tilo                  0.259   alu1/Mmux_alu75
                                                       alu1/Mmux_alu89
    SLICE_X5Y34.C6       net (fanout=8)        0.746   M_alu1_alu[6]
    SLICE_X5Y34.C        Tilo                  0.259   M_state_q_FSM_FFd3-In2
                                                       alu1/Mmux_alu210_SW0
    SLICE_X7Y35.D6       net (fanout=1)        0.531   N143
    SLICE_X7Y35.D        Tilo                  0.259   M_state_q_FSM_FFd4-In21
                                                       M_state_q_FSM_FFd4-In211
    SLICE_X4Y35.A4       net (fanout=2)        0.521   M_state_q_FSM_FFd4-In21
    SLICE_X4Y35.A        Tilo                  0.254   N114
                                                       M_state_q_FSM_FFd4-In12
    SLICE_X4Y37.C6       net (fanout=1)        0.510   M_state_q_FSM_FFd4-In14
    SLICE_X4Y37.C        Tilo                  0.255   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd4-In19
    SLICE_X7Y38.AX       net (fanout=3)        0.636   M_state_q_FSM_FFd4-In
    SLICE_X7Y38.CLK      Tdick                 0.114   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     26.585ns (10.583ns logic, 16.002ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg_display/ctr/M_ctr_q[3]/CLK
  Logical resource: seg_display/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X8Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg_display/ctr/M_ctr_q[3]/CLK
  Logical resource: seg_display/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X8Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg_display/ctr/M_ctr_q[3]/CLK
  Logical resource: seg_display/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X8Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg_display/ctr/M_ctr_q[3]/CLK
  Logical resource: seg_display/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X8Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg_display/ctr/M_ctr_q[7]/CLK
  Logical resource: seg_display/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X8Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg_display/ctr/M_ctr_q[7]/CLK
  Logical resource: seg_display/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X8Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg_display/ctr/M_ctr_q[7]/CLK
  Logical resource: seg_display/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X8Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg_display/ctr/M_ctr_q[7]/CLK
  Logical resource: seg_display/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X8Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg_display/ctr/M_ctr_q[11]/CLK
  Logical resource: seg_display/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X8Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg_display/ctr/M_ctr_q[11]/CLK
  Logical resource: seg_display/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X8Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg_display/ctr/M_ctr_q[11]/CLK
  Logical resource: seg_display/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X8Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg_display/ctr/M_ctr_q[11]/CLK
  Logical resource: seg_display/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X8Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg_display/ctr/M_ctr_q[15]/CLK
  Logical resource: seg_display/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X8Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg_display/ctr/M_ctr_q[15]/CLK
  Logical resource: seg_display/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X8Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg_display/ctr/M_ctr_q[15]/CLK
  Logical resource: seg_display/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X8Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg_display/ctr/M_ctr_q[15]/CLK
  Logical resource: seg_display/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X8Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg_display/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X8Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg_display/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X8Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd3_1/CLK
  Logical resource: M_state_q_FSM_FFd3_1/CK
  Location pin: SLICE_X4Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd1_1/CLK
  Logical resource: M_state_q_FSM_FFd4_1/CK
  Location pin: SLICE_X4Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd1_1/CLK
  Logical resource: M_state_q_FSM_FFd1_1/CK
  Location pin: SLICE_X4Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd2_2/CLK
  Logical resource: M_state_q_FSM_FFd4_2/CK
  Location pin: SLICE_X6Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd2_2/CLK
  Logical resource: M_state_q_FSM_FFd2_2/CK
  Location pin: SLICE_X6Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd1_2/CLK
  Logical resource: M_state_q_FSM_FFd1_2/CK
  Location pin: SLICE_X6Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd2/CLK
  Logical resource: M_state_q_FSM_FFd2_3/CK
  Location pin: SLICE_X7Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd2/CLK
  Logical resource: M_state_q_FSM_FFd2/CK
  Location pin: SLICE_X7Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd1_3/CLK
  Logical resource: M_state_q_FSM_FFd2_1/CK
  Location pin: SLICE_X7Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd1_3/CLK
  Logical resource: M_state_q_FSM_FFd3/CK
  Location pin: SLICE_X7Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd1_3/CLK
  Logical resource: M_state_q_FSM_FFd1_3/CK
  Location pin: SLICE_X7Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   26.762|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 10  Score: 65115  (Setup/Max: 65115, Hold: 0)

Constraints cover 26885163062 paths, 0 nets, and 2248 connections

Design statistics:
   Minimum period:  26.762ns{1}   (Maximum frequency:  37.366MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct 18 17:11:35 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 222 MB



