<stg><name>merge_trio_streams</name>


<trans_list>

<trans id="173" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln215" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="5" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln215" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="7" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="8" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="64">
<![CDATA[
entry:0 %id_3_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="id_3_1_loc"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="64">
<![CDATA[
entry:1 %id_2_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="id_2_1_loc"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
entry:2 %id_1_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="id_1_1_loc"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
entry:3 %dist_3_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="dist_3_1_loc"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
entry:4 %p_loc4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_loc4"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="64">
<![CDATA[
entry:5 %dist_2_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="dist_2_1_loc"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
entry:6 %p_loc3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_loc3"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="64">
<![CDATA[
entry:7 %dist_1_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="dist_1_1_loc"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="64">
<![CDATA[
entry:8 %p_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_loc"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="64">
<![CDATA[
entry:9 %stream1_read_count_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stream1_read_count_loc"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="64">
<![CDATA[
entry:10 %stream2_read_count_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stream2_read_count_loc"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="64">
<![CDATA[
entry:11 %stream3_read_count_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stream3_read_count_loc"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry:47 %empty = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i33P0A, i33 %hiermerge_dist_istream_1_s, i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry:48 %empty_18 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i33P0A, i33 %hiermerge_dist_istream_1_peek, i32 1

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry:49 %empty_19 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i33P0A, i33 %hiermerge_id_istream_1_s, i32 1

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry:50 %empty_20 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i33P0A, i33 %hiermerge_id_istream_1_peek, i32 1

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry:51 %empty_21 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i33P0A, i33 %hiermerge_dist_istream_2_s, i32 1

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry:52 %empty_22 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i33P0A, i33 %hiermerge_dist_istream_2_peek, i32 1

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry:53 %empty_23 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i33P0A, i33 %hiermerge_id_istream_2_s, i32 1

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry:54 %empty_24 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i33P0A, i33 %hiermerge_id_istream_2_peek, i32 1

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry:55 %empty_25 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i33P0A, i33 %hiermerge_dist_istream_3_s, i32 1

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry:56 %empty_26 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i33P0A, i33 %hiermerge_dist_istream_3_peek, i32 1

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry:57 %empty_27 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i33P0A, i33 %hiermerge_id_istream_3_s, i32 1

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry:58 %empty_28 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i33P0A, i33 %hiermerge_id_istream_3_peek, i32 1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry:59 %empty_29 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i33P0A, i33 %hiermerge_dist_ostream, i32 1

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry:60 %empty_30 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i33P0A, i33 %hiermerge_id_ostream, i32 1

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="33" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
entry:61 %hiermerge_dist_istream_1_s_read = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %hiermerge_dist_istream_1_s

]]></Node>
<StgValue><ssdm name="hiermerge_dist_istream_1_s_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="33">
<![CDATA[
entry:62 %trunc_ln85 = trunc i33 %hiermerge_dist_istream_1_s_read

]]></Node>
<StgValue><ssdm name="trunc_ln85"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="33" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
entry:64 %hiermerge_dist_istream_2_s_read = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %hiermerge_dist_istream_2_s

]]></Node>
<StgValue><ssdm name="hiermerge_dist_istream_2_s_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="33">
<![CDATA[
entry:65 %trunc_ln85_8 = trunc i33 %hiermerge_dist_istream_2_s_read

]]></Node>
<StgValue><ssdm name="trunc_ln85_8"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="33" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
entry:67 %hiermerge_dist_istream_3_s_read = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %hiermerge_dist_istream_3_s

]]></Node>
<StgValue><ssdm name="hiermerge_dist_istream_3_s_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="33">
<![CDATA[
entry:68 %trunc_ln85_9 = trunc i33 %hiermerge_dist_istream_3_s_read

]]></Node>
<StgValue><ssdm name="trunc_ln85_9"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="33" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
entry:70 %hiermerge_id_istream_1_s_read = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %hiermerge_id_istream_1_s

]]></Node>
<StgValue><ssdm name="hiermerge_id_istream_1_s_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="33">
<![CDATA[
entry:71 %id_1 = trunc i33 %hiermerge_id_istream_1_s_read

]]></Node>
<StgValue><ssdm name="id_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="33" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
entry:72 %hiermerge_id_istream_2_s_read = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %hiermerge_id_istream_2_s

]]></Node>
<StgValue><ssdm name="hiermerge_id_istream_2_s_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="33">
<![CDATA[
entry:73 %id_2 = trunc i33 %hiermerge_id_istream_2_s_read

]]></Node>
<StgValue><ssdm name="id_2"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="33" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
entry:74 %hiermerge_id_istream_3_s_read = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %hiermerge_id_istream_3_s

]]></Node>
<StgValue><ssdm name="hiermerge_id_istream_3_s_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="33">
<![CDATA[
entry:75 %id_3 = trunc i33 %hiermerge_id_istream_3_s_read

]]></Node>
<StgValue><ssdm name="id_3"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
entry:63 %dist_1 = bitcast i32 %trunc_ln85

]]></Node>
<StgValue><ssdm name="dist_1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32">
<![CDATA[
entry:66 %dist_2 = bitcast i32 %trunc_ln85_8

]]></Node>
<StgValue><ssdm name="dist_2"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
entry:69 %dist_3 = bitcast i32 %trunc_ln85_9

]]></Node>
<StgValue><ssdm name="dist_3"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
entry:76 %empty_31 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="33" op_11_bw="33" op_12_bw="33" op_13_bw="33" op_14_bw="33" op_15_bw="33" op_16_bw="33" op_17_bw="33" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0">
<![CDATA[
entry:77 %call_ln85 = call void @merge_trio_streams_Pipeline_VITIS_LOOP_178_1, i32 %trunc_ln85, i32 %dist_1, i32 %trunc_ln85_8, i32 %dist_2, i32 %trunc_ln85_9, i32 %dist_3, i32 %id_1, i32 %id_2, i32 %id_3, i33 %hiermerge_dist_ostream, i33 %hiermerge_id_ostream, i33 %hiermerge_dist_istream_1_s, i33 %hiermerge_id_istream_1_s, i33 %hiermerge_dist_istream_2_s, i33 %hiermerge_id_istream_2_s, i33 %hiermerge_dist_istream_3_s, i33 %hiermerge_id_istream_3_s, i32 %stream3_read_count_loc, i32 %stream2_read_count_loc, i32 %stream1_read_count_loc, i32 %p_loc, i32 %dist_1_1_loc, i32 %p_loc3, i32 %dist_2_1_loc, i32 %p_loc4, i32 %dist_3_1_loc, i32 %id_1_1_loc, i32 %id_2_1_loc, i32 %id_3_1_loc

]]></Node>
<StgValue><ssdm name="call_ln85"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="59" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="33" op_11_bw="33" op_12_bw="33" op_13_bw="33" op_14_bw="33" op_15_bw="33" op_16_bw="33" op_17_bw="33" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0">
<![CDATA[
entry:77 %call_ln85 = call void @merge_trio_streams_Pipeline_VITIS_LOOP_178_1, i32 %trunc_ln85, i32 %dist_1, i32 %trunc_ln85_8, i32 %dist_2, i32 %trunc_ln85_9, i32 %dist_3, i32 %id_1, i32 %id_2, i32 %id_3, i33 %hiermerge_dist_ostream, i33 %hiermerge_id_ostream, i33 %hiermerge_dist_istream_1_s, i33 %hiermerge_id_istream_1_s, i33 %hiermerge_dist_istream_2_s, i33 %hiermerge_id_istream_2_s, i33 %hiermerge_dist_istream_3_s, i33 %hiermerge_id_istream_3_s, i32 %stream3_read_count_loc, i32 %stream2_read_count_loc, i32 %stream1_read_count_loc, i32 %p_loc, i32 %dist_1_1_loc, i32 %p_loc3, i32 %dist_2_1_loc, i32 %p_loc4, i32 %dist_3_1_loc, i32 %id_1_1_loc, i32 %id_2_1_loc, i32 %id_3_1_loc

]]></Node>
<StgValue><ssdm name="call_ln85"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:82 %dist_1_1_loc_load = load i32 %dist_1_1_loc

]]></Node>
<StgValue><ssdm name="dist_1_1_loc_load"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:84 %dist_2_1_loc_load = load i32 %dist_2_1_loc

]]></Node>
<StgValue><ssdm name="dist_2_1_loc_load"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:86 %dist_3_1_loc_load = load i32 %dist_3_1_loc

]]></Node>
<StgValue><ssdm name="dist_3_1_loc_load"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:90 %empty_32 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:104 %tmp_7 = fcmp_ole  i32 %dist_1_1_loc_load, i32 %dist_2_1_loc_load

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:113 %tmp_9 = fcmp_ole  i32 %dist_1_1_loc_load, i32 %dist_3_1_loc_load

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:12 %spectopmodule_ln94 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln94"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %debug_PE_idx

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_PE_idx, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %debug_seg_d2l_idx

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_seg_d2l_idx, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %debug_stage_idx

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_stage_idx, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %hiermerge_dist_istream_1_s, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
entry:20 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %hiermerge_dist_istream_1_s

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %hiermerge_dist_istream_1_peek, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
entry:22 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %hiermerge_dist_istream_1_peek

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %hiermerge_id_istream_1_s, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
entry:24 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %hiermerge_id_istream_1_s

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %hiermerge_id_istream_1_peek, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
entry:26 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %hiermerge_id_istream_1_peek

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %hiermerge_dist_istream_2_s, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
entry:28 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %hiermerge_dist_istream_2_s

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %hiermerge_dist_istream_2_peek, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
entry:30 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %hiermerge_dist_istream_2_peek

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %hiermerge_id_istream_2_s, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
entry:32 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %hiermerge_id_istream_2_s

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %hiermerge_id_istream_2_peek, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
entry:34 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %hiermerge_id_istream_2_peek

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %hiermerge_dist_istream_3_s, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
entry:36 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %hiermerge_dist_istream_3_s

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %hiermerge_dist_istream_3_peek, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
entry:38 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %hiermerge_dist_istream_3_peek

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:39 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %hiermerge_id_istream_3_s, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
entry:40 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %hiermerge_id_istream_3_s

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:41 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %hiermerge_id_istream_3_peek, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
entry:42 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %hiermerge_id_istream_3_peek

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:43 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %hiermerge_dist_ostream, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
entry:44 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %hiermerge_dist_ostream

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:45 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %hiermerge_id_ostream, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
entry:46 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %hiermerge_id_ostream

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:78 %stream3_read_count_loc_load = load i32 %stream3_read_count_loc

]]></Node>
<StgValue><ssdm name="stream3_read_count_loc_load"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:79 %stream2_read_count_loc_load = load i32 %stream2_read_count_loc

]]></Node>
<StgValue><ssdm name="stream2_read_count_loc_load"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:80 %stream1_read_count_loc_load = load i32 %stream1_read_count_loc

]]></Node>
<StgValue><ssdm name="stream1_read_count_loc_load"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:81 %p_loc_load = load i32 %p_loc

]]></Node>
<StgValue><ssdm name="p_loc_load"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:83 %p_loc3_load = load i32 %p_loc3

]]></Node>
<StgValue><ssdm name="p_loc3_load"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:85 %p_loc4_load = load i32 %p_loc4

]]></Node>
<StgValue><ssdm name="p_loc4_load"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:87 %id_1_1_loc_load = load i32 %id_1_1_loc

]]></Node>
<StgValue><ssdm name="id_1_1_loc_load"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:88 %id_2_1_loc_load = load i32 %id_2_1_loc

]]></Node>
<StgValue><ssdm name="id_2_1_loc_load"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:89 %id_3_1_loc_load = load i32 %id_3_1_loc

]]></Node>
<StgValue><ssdm name="id_3_1_loc_load"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32">
<![CDATA[
entry:91 %bitcast_ln215 = bitcast i32 %dist_1_1_loc_load

]]></Node>
<StgValue><ssdm name="bitcast_ln215"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:92 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln215, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="23" op_0_bw="32">
<![CDATA[
entry:93 %trunc_ln215 = trunc i32 %bitcast_ln215

]]></Node>
<StgValue><ssdm name="trunc_ln215"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32">
<![CDATA[
entry:94 %bitcast_ln215_1 = bitcast i32 %dist_2_1_loc_load

]]></Node>
<StgValue><ssdm name="bitcast_ln215_1"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:95 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln215_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="23" op_0_bw="32">
<![CDATA[
entry:96 %trunc_ln215_1 = trunc i32 %bitcast_ln215_1

]]></Node>
<StgValue><ssdm name="trunc_ln215_1"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:97 %icmp_ln215 = icmp_ne  i8 %tmp, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln215"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:98 %icmp_ln215_1 = icmp_eq  i23 %trunc_ln215, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln215_1"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:99 %or_ln215 = or i1 %icmp_ln215_1, i1 %icmp_ln215

]]></Node>
<StgValue><ssdm name="or_ln215"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:100 %icmp_ln215_2 = icmp_ne  i8 %tmp_s, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln215_2"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:101 %icmp_ln215_3 = icmp_eq  i23 %trunc_ln215_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln215_3"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:102 %or_ln215_1 = or i1 %icmp_ln215_3, i1 %icmp_ln215_2

]]></Node>
<StgValue><ssdm name="or_ln215_1"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:103 %and_ln215_1 = and i1 %or_ln215, i1 %or_ln215_1

]]></Node>
<StgValue><ssdm name="and_ln215_1"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:104 %tmp_7 = fcmp_ole  i32 %dist_1_1_loc_load, i32 %dist_2_1_loc_load

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:105 %and_ln215_2 = and i1 %and_ln215_1, i1 %tmp_7

]]></Node>
<StgValue><ssdm name="and_ln215_2"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32">
<![CDATA[
entry:106 %bitcast_ln215_2 = bitcast i32 %dist_3_1_loc_load

]]></Node>
<StgValue><ssdm name="bitcast_ln215_2"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:107 %tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln215_2, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="23" op_0_bw="32">
<![CDATA[
entry:108 %trunc_ln215_2 = trunc i32 %bitcast_ln215_2

]]></Node>
<StgValue><ssdm name="trunc_ln215_2"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:109 %icmp_ln215_4 = icmp_ne  i8 %tmp_8, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln215_4"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:110 %icmp_ln215_5 = icmp_eq  i23 %trunc_ln215_2, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln215_5"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:111 %or_ln215_2 = or i1 %icmp_ln215_5, i1 %icmp_ln215_4

]]></Node>
<StgValue><ssdm name="or_ln215_2"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:112 %and_ln215_3 = and i1 %or_ln215, i1 %or_ln215_2

]]></Node>
<StgValue><ssdm name="and_ln215_3"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:113 %tmp_9 = fcmp_ole  i32 %dist_1_1_loc_load, i32 %dist_3_1_loc_load

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:114 %and_ln215_4 = and i1 %and_ln215_3, i1 %tmp_9

]]></Node>
<StgValue><ssdm name="and_ln215_4"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:115 %and_ln215 = and i1 %and_ln215_2, i1 %and_ln215_4

]]></Node>
<StgValue><ssdm name="and_ln215"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:116 %br_ln215 = br i1 %and_ln215, void %if.else61, void %if.then60

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else61:1 %tmp_10 = fcmp_ole  i32 %dist_2_1_loc_load, i32 %dist_3_1_loc_load

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else61:3 %tmp_11 = fcmp_ole  i32 %dist_2_1_loc_load, i32 %dist_1_1_loc_load

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="138" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else61:0 %and_ln219_1 = and i1 %or_ln215_1, i1 %or_ln215_2

]]></Node>
<StgValue><ssdm name="and_ln219_1"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else61:1 %tmp_10 = fcmp_ole  i32 %dist_2_1_loc_load, i32 %dist_3_1_loc_load

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else61:2 %and_ln219_2 = and i1 %and_ln219_1, i1 %tmp_10

]]></Node>
<StgValue><ssdm name="and_ln219_2"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else61:3 %tmp_11 = fcmp_ole  i32 %dist_2_1_loc_load, i32 %dist_1_1_loc_load

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else61:4 %and_ln219_3 = and i1 %and_ln215_1, i1 %tmp_11

]]></Node>
<StgValue><ssdm name="and_ln219_3"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else61:5 %and_ln219 = and i1 %and_ln219_2, i1 %and_ln219_3

]]></Node>
<StgValue><ssdm name="and_ln219"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else61:6 %br_ln219 = br i1 %and_ln219, void %if.else66, void %if.then65

]]></Node>
<StgValue><ssdm name="br_ln219"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln215" val="0"/>
<literal name="and_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="32">
<![CDATA[
if.else66:0 %p_7 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %p_loc4_load

]]></Node>
<StgValue><ssdm name="p_7"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln215" val="0"/>
<literal name="and_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.else66:1 %write_ln151 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %hiermerge_dist_ostream, i33 %p_7

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln215" val="0"/>
<literal name="and_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="32">
<![CDATA[
if.else66:2 %p_8 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %id_3_1_loc_load

]]></Node>
<StgValue><ssdm name="p_8"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln215" val="0"/>
<literal name="and_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.else66:3 %write_ln151 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %hiermerge_id_ostream, i33 %p_8

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln215" val="0"/>
<literal name="and_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
if.else66:4 %br_ln0 = br void %if.end67

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln215" val="0"/>
<literal name="and_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="32">
<![CDATA[
if.then65:0 %p_5 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %p_loc3_load

]]></Node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln215" val="0"/>
<literal name="and_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then65:1 %write_ln151 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %hiermerge_dist_ostream, i33 %p_5

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln215" val="0"/>
<literal name="and_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="32">
<![CDATA[
if.then65:2 %p_6 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %id_2_1_loc_load

]]></Node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln215" val="0"/>
<literal name="and_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then65:3 %write_ln151 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %hiermerge_id_ostream, i33 %p_6

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln215" val="0"/>
<literal name="and_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
if.then65:4 %br_ln222 = br void %if.end67

]]></Node>
<StgValue><ssdm name="br_ln222"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
if.end67:0 %br_ln0 = br void %VITIS_LOOP_229_2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_229_2:0 %empty_33 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="33" op_3_bw="33" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
VITIS_LOOP_229_2:1 %call_ln0 = call void @merge_trio_streams_Pipeline_VITIS_LOOP_229_2, i32 %stream1_read_count_loc_load, i33 %hiermerge_dist_istream_1_s, i33 %hiermerge_id_istream_1_s

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="32">
<![CDATA[
if.then60:0 %p_s = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %p_loc_load

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then60:1 %write_ln151 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %hiermerge_dist_ostream, i33 %p_s

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="32">
<![CDATA[
if.then60:2 %p_0 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %id_1_1_loc_load

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then60:3 %write_ln151 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %hiermerge_id_ostream, i33 %p_0

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
if.then60:4 %br_ln218 = br void %VITIS_LOOP_229_2

]]></Node>
<StgValue><ssdm name="br_ln218"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="163" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="33" op_3_bw="33" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
VITIS_LOOP_229_2:1 %call_ln0 = call void @merge_trio_streams_Pipeline_VITIS_LOOP_229_2, i32 %stream1_read_count_loc_load, i33 %hiermerge_dist_istream_1_s, i33 %hiermerge_id_istream_1_s

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="164" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_229_2:2 %empty_34 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="165" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_229_2:3 %empty_35 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="33" op_3_bw="33" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
VITIS_LOOP_229_2:4 %call_ln0 = call void @merge_trio_streams_Pipeline_VITIS_LOOP_236_3, i32 %stream2_read_count_loc_load, i33 %hiermerge_dist_istream_2_s, i33 %hiermerge_id_istream_2_s

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="167" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="33" op_3_bw="33" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
VITIS_LOOP_229_2:4 %call_ln0 = call void @merge_trio_streams_Pipeline_VITIS_LOOP_236_3, i32 %stream2_read_count_loc_load, i33 %hiermerge_dist_istream_2_s, i33 %hiermerge_id_istream_2_s

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="168" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_229_2:5 %empty_36 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="169" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_229_2:6 %empty_37 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="170" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="33" op_3_bw="33" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
VITIS_LOOP_229_2:7 %call_ln0 = call void @merge_trio_streams_Pipeline_VITIS_LOOP_243_4, i32 %stream3_read_count_loc_load, i33 %hiermerge_dist_istream_3_s, i33 %hiermerge_id_istream_3_s

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="171" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="33" op_3_bw="33" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
VITIS_LOOP_229_2:7 %call_ln0 = call void @merge_trio_streams_Pipeline_VITIS_LOOP_243_4, i32 %stream3_read_count_loc_load, i33 %hiermerge_dist_istream_3_s, i33 %hiermerge_id_istream_3_s

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="172" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0">
<![CDATA[
VITIS_LOOP_229_2:8 %ret_ln250 = ret

]]></Node>
<StgValue><ssdm name="ret_ln250"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
