#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Oct 31 10:08:07 2017
# Process ID: 1136
# Current directory: E:/lab7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4748 E:\lab7\lab4_pt01.xpr
# Log file: E:/lab7/vivado.log
# Journal file: E:/lab7\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/lab7/lab4_pt01.xpr
INFO: [Project 1-313] Project file moved from 'G:/lab7' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 789.621 ; gain = 45.547
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Oct 31 11:28:05 2017] Launched synth_1...
Run output will be captured here: E:/lab7/lab4_pt01.runs/synth_1/runme.log
[Tue Oct 31 11:28:05 2017] Launched impl_1...
Run output will be captured here: E:/lab7/lab4_pt01.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 825.910 ; gain = 0.000
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.1 -module_name fifo_generator_0 -dir e:/lab7/lab4_pt01.srcs/sources_1/ip
set_property -dict [list CONFIG.Input_Data_Width {32} CONFIG.Almost_Full_Flag {true} CONFIG.Almost_Empty_Flag {true} CONFIG.Output_Data_Width {32}] [get_ips fifo_generator_0]
generate_target {instantiation_template} [get_files e:/lab7/lab4_pt01.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  e:/lab7/lab4_pt01.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_generator_0'...
generate_target: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 893.871 ; gain = 0.000
export_ip_user_files -of_objects [get_files e:/lab7/lab4_pt01.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/lab7/lab4_pt01.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
launch_runs -jobs 2 fifo_generator_0_synth_1
[Tue Oct 31 11:31:24 2017] Launched fifo_generator_0_synth_1...
Run output will be captured here: E:/lab7/lab4_pt01.runs/fifo_generator_0_synth_1/runme.log
export_simulation -of_objects [get_files e:/lab7/lab4_pt01.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -directory E:/lab7/lab4_pt01.ip_user_files/sim_scripts -ip_user_files_dir E:/lab7/lab4_pt01.ip_user_files -ipstatic_source_dir E:/lab7/lab4_pt01.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/lab7/lab4_pt01.cache/compile_simlib/modelsim} {questa=E:/lab7/lab4_pt01.cache/compile_simlib/questa} {riviera=E:/lab7/lab4_pt01.cache/compile_simlib/riviera} {activehdl=E:/lab7/lab4_pt01.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Oct 31 11:36:37 2017] Launched synth_1...
Run output will be captured here: E:/lab7/lab4_pt01.runs/synth_1/runme.log
[Tue Oct 31 11:36:37 2017] Launched impl_1...
Run output will be captured here: E:/lab7/lab4_pt01.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Oct 31 11:44:49 2017] Launched synth_1...
Run output will be captured here: E:/lab7/lab4_pt01.runs/synth_1/runme.log
[Tue Oct 31 11:44:49 2017] Launched impl_1...
Run output will be captured here: E:/lab7/lab4_pt01.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Oct 31 12:21:38 2017] Launched synth_1...
Run output will be captured here: E:/lab7/lab4_pt01.runs/synth_1/runme.log
[Tue Oct 31 12:21:38 2017] Launched impl_1...
Run output will be captured here: E:/lab7/lab4_pt01.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 909.250 ; gain = 0.000
remove_files  E:/lab7/lab4_pt01.srcs/sources_1/new/i2cModule/i2c_driver.v
delete_fileset [get_filesets clkDivCustom24bit] -merge [current_fileset]
INFO: [Project 1-386] Moving file 'E:/lab7/lab4_pt01.srcs/sources_1/new/clkDivCustom.v' from fileset 'clkDivCustom24bit' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file 'E:/lab7/lab4_pt01.srcs/clkDivCustom24bit/new/clkDivCustom24bit_ooc.xdc' from fileset 'clkDivCustom24bit' to fileset 'sources_1'.
remove_files  E:/lab7/lab4_pt01.srcs/sources_1/new/clkDivCustom.v
delete_fileset [get_filesets concat_1to4_withAddr] -merge [current_fileset]
INFO: [Project 1-386] Moving file 'E:/lab7/lab4_pt01.srcs/sources_1/new/concat_1to4_withAddr.v' from fileset 'concat_1to4_withAddr' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file 'E:/lab7/lab4_pt01.srcs/concat_1to4_withAddr/new/concat_1to4_withAddr_ooc.xdc' from fileset 'concat_1to4_withAddr' to fileset 'sources_1'.
delete_fileset [get_filesets mux4to1_withAddr] -merge [current_fileset]
INFO: [Project 1-386] Moving file 'E:/lab7/lab4_pt01.srcs/sources_1/new/mux4to1_withAddr.v' from fileset 'mux4to1_withAddr' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file 'E:/lab7/lab4_pt01.srcs/mux4to1_withAddr/new/mux4to1_withAddr_ooc.xdc' from fileset 'mux4to1_withAddr' to fileset 'sources_1'.
remove_files  {E:/lab7/lab4_pt01.srcs/sources_1/new/concat_1to4_withAddr.v E:/lab7/lab4_pt01.srcs/sources_1/new/ila_02/ila_02_stub.v E:/lab7/lab4_pt01.srcs/sources_1/new/ila_02/ila_02_stub.vhdl E:/lab7/lab4_pt01.srcs/sources_1/new/mux2to1.v E:/lab7/lab4_pt01.srcs/sources_1/new/mux4to1_withAddr.v}
reset_run synth_1
update_compile_order -fileset sim_1
remove_files  E:/lab7/lab4_pt01.srcs/sources_1/new/i2cModule/i2c_core.v
set_property source_mgmt_mode DisplayOnly [current_project]
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Oct 31 12:26:43 2017] Launched synth_1...
Run output will be captured here: E:/lab7/lab4_pt01.runs/synth_1/runme.log
[Tue Oct 31 12:26:43 2017] Launched impl_1...
Run output will be captured here: E:/lab7/lab4_pt01.runs/impl_1/runme.log
set_property top pipeIn_PipeOut_framework [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property is_enabled false [get_files  E:/lab7/lab4_pt01.srcs/clkDivCustom24bit/new/clkDivCustom24bit_ooc.xdc]
undo
INFO: [Common 17-17] undo 'set_property is_enabled false [get_files  E:/lab7/lab4_pt01.srcs/clkDivCustom24bit/new/clkDivCustom24bit_ooc.xdc]'
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Oct 31 12:29:50 2017] Launched synth_1...
Run output will be captured here: E:/lab7/lab4_pt01.runs/synth_1/runme.log
[Tue Oct 31 12:29:50 2017] Launched impl_1...
Run output will be captured here: E:/lab7/lab4_pt01.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 31 12:37:16 2017...
