{
    "cpu": "LPC55S36",
    "groups": [
        {
            "group": {
                "name": "DICE HAD registers",
                "description": "Registers used by DICE attestation."
            },
            "registers": [
                {
                    "id": "field9D0",
                    "offset_int": "0x000",
                    "reg_width": 32,
                    "name": "ELS_AS_CFG0",
                    "description": "ELS AS configuration",
                    "default_value_int": "0xff00355",
                    "bitfields": [
                        {
                            "id": "field9D0-bits0-7",
                            "width": 8,
                            "name": "CFG_LC_STATE",
                            "access": "RO",
                            "description": "LC state configuration bit."
                        },
                        {
                            "id": "field9D0-bit8",
                            "width": 1,
                            "name": "CFG_BOD_VBAT_RESET_ENABLED",
                            "access": "RO",
                            "description": "When BOD VDDMAIN analog detector is turned on and BOD VDDMAIN reset is enabled, this bit indicates state 1."
                        },
                        {
                            "id": "field9D0-bit9",
                            "width": 1,
                            "name": "CFG_BOD_CORE_RESET_ENABLED",
                            "access": "RO",
                            "description": "When BOD CORE analog detector is turned on and BOD CORE reset is enabled, this bit indicates state 1."
                        },
                        {
                            "id": "field9D0-bit10",
                            "width": 1,
                            "name": "CFG_BOD_VBAT_IRQ_ENABLED",
                            "access": "RO",
                            "description": "When BOD VDDMAIN analog detector is turned on and BOD VDDMAIN IRQ is enabled, this bit indicates state 1."
                        },
                        {
                            "width": 1
                        },
                        {
                            "id": "field9D0-bit12",
                            "width": 1,
                            "name": "CFG_WDT_ENABLED",
                            "access": "RO",
                            "description": "When WatchDog Timer is activated, this bit indicates state 1."
                        },
                        {
                            "id": "field9D0-bit13",
                            "width": 1,
                            "name": "CFG_CWDT_ENABLED",
                            "access": "RO",
                            "description": "When Code WatchDog Timer is activated, this bit indicates state 1."
                        },
                        {
                            "width": 1
                        },
                        {
                            "id": "field9D0-bit15",
                            "width": 1,
                            "name": "CFG_ELS_GDET_ENABLED",
                            "access": "RO",
                            "description": "When ELS GDET is enabled, this bit indicates state 1."
                        },
                        {
                            "width": 1
                        },
                        {
                            "id": "field9D0-bit17",
                            "width": 1,
                            "name": "CFG_TAMPER_DET_ENABLED",
                            "access": "RO",
                            "description": "When tamper detector is enabled in RTC, this bit indicates state 1."
                        },
                        {
                            "id": "field9D0-bit18",
                            "width": 1,
                            "name": "CFG_FLASH_IS_REMAPPED",
                            "access": "RO",
                            "description": "When FLASHREMAP_OFFSET register (0x4000_0448) is not equal to 0x0000_0000, this bit indicates state 1."
                        },
                        {
                            "id": "field9D0-bit19",
                            "width": 1,
                            "name": "CFG_FLASH_IS_REMAPPED_DP",
                            "access": "RO",
                            "description": "When FLASHREMAP_OFFSET_DP register (0x4000_044C) is not equal to 0x0000_0000, this bit indicates state 1."
                        },
                        {
                            "id": "field9D0-bits20-23",
                            "width": 4,
                            "name": "CFG_FLASH_BANK0_ENABLE",
                            "access": "RO",
                            "description": "The state of FLASHBANK_ENABLE0 register (0x4000_0450) reflects to this register as below."
                        },
                        {
                            "id": "field9D0-bits24-27",
                            "width": 4,
                            "name": "CFG_FLASH_BANK1_ENABLE",
                            "access": "RO",
                            "description": "The state of FLASHBANK_ENABLE1 register (0x4000_0454) reflects to this register as below:"
                        },
                        {
                            "id": "field9D0-bit28",
                            "width": 1,
                            "name": "CFG_QK_DISABLE_ENROLL",
                            "access": "RO",
                            "description": "When CONFIG[DIS_PUF_ENROLL] bit is set 1, this bit indicates state 1."
                        },
                        {
                            "id": "field9D0-bit29",
                            "width": 1,
                            "name": "CFG_QK_DISABLE_WRAP",
                            "access": "RO",
                            "description": "When CONFIG[DIS_PUF_WRAP_KEY] bit is set 1, this bit indicates state 1."
                        },
                        {
                            "width": 2
                        }
                    ]
                },
                {
                    "id": "field9D4",
                    "offset_int": "0x004",
                    "reg_width": 32,
                    "name": "ELS_AS_CFG1",
                    "description": "ELS AS configuration1",
                    "default_value_int": "0x22",
                    "bitfields": [
                        {
                            "width": 1
                        },
                        {
                            "id": "field9D4-bit1",
                            "width": 1,
                            "name": "CFG_SEC_DIS_STRICT_MODE",
                            "access": "RO",
                            "description": "When \"CFG_SEC_ENA_SEC_CHK\" indicates state 0 or when \"DISABLE_STRICT_MODE\" bits in \"MISC_CTRL_REG\" and \"MISC_CTRL_DP_REG\" on AHB secure controller, both bits are equal to 01, this bit indicates state 1."
                        },
                        {
                            "id": "field9D4-bit2",
                            "width": 1,
                            "name": "CFG_SEC_DIS_VIOL_ABORT",
                            "access": "RO",
                            "description": "When \"DISABLE_VIOLATION_ABORT\" bits in \"MISC_CTRL_REG\" and \"MISC_CTRL_DP_REG\" on AHB secure controller, both bits are not equal to 10, this bit indicates state 1."
                        },
                        {
                            "id": "field9D4-bit3",
                            "width": 1,
                            "name": "CFG_SEC_ENA_NS_PRIV_CHK",
                            "access": "RO",
                            "description": "When \"ENABLE_NS_PRIV_CHECK\" bits in \"MISC_CTRL_REG\" and \"MISC_CTRL_DP_REG\" on AHB secure controller, both bits are not equal to 10, this bit indicates state 1."
                        },
                        {
                            "id": "field9D4-bit4",
                            "width": 1,
                            "name": "CFG_SEC_ENA_S_PRIV_CHK",
                            "access": "RO",
                            "description": "When \"ENABLE_S_PRIV_CHECK\" bits in \"MISC_CTRL_REG\" and \"MISC_CTRL_DP_REG\" on AHB secure controller, both bits are not equal to 10, this bit indicates state 1."
                        },
                        {
                            "id": "field9D4-bit5",
                            "width": 1,
                            "name": "CFG_SEC_ENA_SEC_CHK",
                            "access": "RO",
                            "description": "When \"ENABLE_SECURE_CHECKING\" bits in \"MISC_CTRL_REG\" and \"MISC_CTRL_DP_REG\" on AHB secure controller, both bits are not equal to 10, this bit indicates state 1."
                        },
                        {
                            "id": "field9D4-bit6",
                            "width": 1,
                            "name": "CFG_SEC_IDAU_ALLNS",
                            "access": "RO",
                            "description": "When \"IDAU_ALL_NS\" bits in \"MISC_CTRL_REG\" and \"MISC_CTRL_DP_REG\" on AHB secure controller, both bits are equal to 01, this bit indicates state 1."
                        },
                        {
                            "width": 1
                        },
                        {
                            "id": "field9D4-bit8",
                            "width": 1,
                            "name": "CFG_SEC_LOCK_NS_MPU",
                            "access": "RO",
                            "description": "When \"LOCK_NS_MPU\" bits in \"CPU0_LOCK_REG\" on AHB secure controller are not equal to 10, this bit indicates state 1."
                        },
                        {
                            "id": "field9D4-bit9",
                            "width": 1,
                            "name": "CFG_SEC_LOCK_NS_VTOR",
                            "access": "RO",
                            "description": "When \"LOCK_NS_VTOR\" bits in \"CPU0_LOCK_REG\" on AHB secure controller are not equal to 10, this bit indicates state 1."
                        },
                        {
                            "id": "field9D4-bit10",
                            "width": 1,
                            "name": "CFG_SEC_LOCK_S_MPU",
                            "access": "RO",
                            "description": "When \"LOCK_S_MPU\" bits in \"CPU0_LOCK_REG\" on AHB secure controller are not equal to 10, this bit indicates state 1."
                        },
                        {
                            "id": "field9D4-bit11",
                            "width": 1,
                            "name": "CFG_SEC_LOCK_S_VTAIRCR",
                            "access": "RO",
                            "description": "When \"LOCK_S_VTAIRCR\" bits in \"CPU0_LOCK_REG\" on AHB secure controller are not equal to 10, this bit indicates state 1."
                        },
                        {
                            "id": "field9D4-bit12",
                            "width": 1,
                            "name": "CFG_SEC_LOCK_SAU",
                            "access": "RO",
                            "description": "When \"LOCK_SAU\" bits in \"CPU0_LOCK_REG\" on AHB secure controller are not equal to 10, this bit indicates state 1."
                        },
                        {
                            "width": 19
                        }
                    ]
                },
                {
                    "id": "field9D8",
                    "offset_int": "0x008",
                    "reg_width": 32,
                    "name": "ELS_AS_CFG2",
                    "description": "ELS configuration command enable bit.",
                    "default_value_int": "0xffffffff"
                },
                {
                    "id": "field9E0",
                    "offset_int": "0x010",
                    "reg_width": 32,
                    "name": "ELS_AS_ST0",
                    "description": "ELS AS state register",
                    "default_value_int": "0xdc00",
                    "bitfields": [
                        {
                            "id": "field9E0-bits0-3",
                            "width": 4,
                            "name": "ST_TEMPORAL_STATE",
                            "access": "RO",
                            "description": "\"TEMPORAL_STATE[3:0]\" on \"ELS_TEMPORAL_STATE\" register reflects this register."
                        },
                        {
                            "id": "field9E0-bit4",
                            "width": 1,
                            "name": "ST_CPU0_DBGEN",
                            "access": "RO",
                            "description": "When CPU0 (CM33) \"dbgen\" input is state 1, this bit indicates state 1."
                        },
                        {
                            "id": "field9E0-bit5",
                            "width": 1,
                            "name": "ST_CPU0_NIDEN",
                            "access": "RO",
                            "description": "When CPU0 (CM33) \"niden\" input is state 1, this bit indicates state 1."
                        },
                        {
                            "id": "field9E0-bit6",
                            "width": 1,
                            "name": "ST_CPU0_SPIDEN",
                            "access": "RO",
                            "description": "When CPU0 (CM33) \"spiden\" input is state 1, this bit indicates state 1."
                        },
                        {
                            "id": "field9E0-bit7",
                            "width": 1,
                            "name": "ST_CPU0_SPNIDEN",
                            "access": "RO",
                            "description": "When CPU0 (CM33) \"spniden\" input is state 1, this bit indicates state 1."
                        },
                        {
                            "width": 2
                        },
                        {
                            "id": "field9E0-bit10",
                            "width": 1,
                            "name": "ST_DAP_ENABLE_CPU0",
                            "access": "RO",
                            "description": "When DAP to AP0 for CPU0 (CM33) debug access is allowed, this bit indicates state 1."
                        },
                        {
                            "width": 1
                        },
                        {
                            "width": 1
                        },
                        {
                            "id": "field9E0-bit13",
                            "width": 1,
                            "name": "ST_ELS_DEBUG_EN",
                            "access": "RO",
                            "description": "When ELS uCode code fetch out of AHB for debug is enabled, this bit indicates state 1."
                        },
                        {
                            "id": "field9E0-bit14",
                            "width": 1,
                            "name": "ST_ALLOW_TEST_ACCESS",
                            "access": "RO",
                            "description": "When JTAG TAP access is allowed, this bit indicates state 1."
                        },
                        {
                            "id": "field9E0-bit15",
                            "width": 1,
                            "name": "ST_XO32K_FAILED",
                            "access": "RO",
                            "description": "When XO32K oscillation fail flag is state 1 in PMC register block, this bit indicates state 1."
                        },
                        {
                            "width": 16
                        }
                    ]
                },
                {
                    "id": "field9E4",
                    "offset_int": "0x014",
                    "reg_width": 32,
                    "name": "ELS_AS_ST1",
                    "description": "ELS AS state1",
                    "default_value_int": "0x18f",
                    "bitfields": [
                        {
                            "id": "field9E4-bits0-3",
                            "width": 4,
                            "name": "ST_QK_PUF_SCORE",
                            "access": "RO",
                            "description": "These register bits indicate the state of \"qk_puf_score[3:0]\" outputs from QK PUF block."
                        },
                        {
                            "id": "field9E4-bit4",
                            "width": 1,
                            "name": "ST_QK_ZEROIZED",
                            "access": "RO",
                            "description": "This register bit indicates the state of \"qk_zeroized\" output from QK PUF block."
                        },
                        {
                            "id": "field9E4-bit5",
                            "width": 1,
                            "name": "ST_MAIN_CLK_IS_EXT",
                            "access": "RO",
                            "description": "When MAIN_CLK is running from external clock source either XO32M, XO32K or GPIO CLKIN, this bit indicates state 1."
                        },
                        {
                            "id": "field9E4-bits6-9",
                            "width": 4,
                            "name": "ST_DCDC_VOUT",
                            "access": "RO",
                            "description": "VOUT[3:0] setting on DCDC0 register in PMC block will reflect to this register."
                        },
                        {
                            "id": "field9E4-bits10-11",
                            "width": 2,
                            "name": "ST_BOOT_MODE",
                            "access": "RO",
                            "description": "BOOTMODE[1:0] status on STATUS register in PMC block will reflect to this register."
                        },
                        {
                            "id": "field9E4-bits12-15",
                            "width": 4,
                            "name": "ST_BOOT_RETRY_CNT",
                            "access": "RO",
                            "description": "\"BOOT_RETRY_CNT[3:0]\" on \"ELS_BOOT_RETRY_CNT\" register reflects this register."
                        },
                        {
                            "width": 16
                        }
                    ]
                },
                {
                    "id": "field9E8",
                    "offset_int": "0x018",
                    "reg_width": 32,
                    "name": "ELS_AS_ST2",
                    "description": "\"BOOT_STATE[31:0]\" on \"ELS_BOOT_STATE\" register reflects this register.",
                    "default_value_int": "0x0"
                },
                {
                    "id": "field9F0",
                    "offset_int": "0x020",
                    "reg_width": 32,
                    "name": "ELS_AS_FLAG0",
                    "description": "ELS AS flag0",
                    "default_value_int": "0x0",
                    "bitfields": [
                        {
                            "id": "field9F0-bit0",
                            "width": 1,
                            "name": "FLAG_AP_ENABLE_CPU0",
                            "access": "RO",
                            "description": "This flag bit is set 1 when DAP enables AP0 for CPU0 (CM33) debug access. The register is cleared 0 by PMC reset event."
                        },
                        {
                            "width": 1
                        },
                        {
                            "width": 1
                        },
                        {
                            "width": 1
                        },
                        {
                            "id": "field9F0-bit4",
                            "width": 1,
                            "name": "FLAG_BOD_VBAT_RESET_OCCURRED",
                            "access": "RO",
                            "description": "This flag bit is set 1 when BOD VDDMAIN reset is enabled and BOD VDDMAIN analog detector is tripped. This register is cleared 0 by AO domain POR."
                        },
                        {
                            "id": "field9F0-bit5",
                            "width": 1,
                            "name": "FLAG_BOD_CORE_RESET_OCCURRED",
                            "access": "RO",
                            "description": "This flag bit is set 1 when BOD CORE reset is enabled and BOD CORE analog detector is tripped. This register is cleared 0 by AO domain POR."
                        },
                        {
                            "id": "field9F0-bit6",
                            "width": 1,
                            "name": "FLAG_BOD_VBAT_IRQ_OCCURRED",
                            "access": "RO",
                            "description": "This flag bit is set 1 when BOD VDDMAIN IRQ is enabled and BOD VDDMAIN analog detector is tripped. This register is cleared 0 by PMC reset event."
                        },
                        {
                            "id": "field9F0-bit7",
                            "width": 1,
                            "name": "FLAG_BOD_CORE_IRQ_OCCURRED",
                            "access": "RO",
                            "description": "This flag bit is set 1 when BOD CORE IRQ is enabled and BOD CORE analog detector is tripped. This register is cleared 0 by PMC reset event."
                        },
                        {
                            "id": "field9F0-bit8",
                            "width": 1,
                            "name": "FLAG_WDT_RESET_OCCURRED",
                            "access": "RO",
                            "description": "This flag bit is set 1 when WatchDog Timer reset is enabled and reset event is triggered. This register is cleared 0 by AO domain POR."
                        },
                        {
                            "id": "field9F0-bit9",
                            "width": 1,
                            "name": "FLAG_CWDT_RESET_OCCURRED",
                            "access": "RO",
                            "description": "This flag bit is set 1 when Code WatchDog Timer reset is enabled and reset event is triggered. This register is cleared 0 by AO domain POR."
                        },
                        {
                            "id": "field9F0-bit10",
                            "width": 1,
                            "name": "FLAG_WDT_IRQ_OCCURRED",
                            "access": "RO",
                            "description": "This flag register is set 1 when WatchDog Timer IRQ is enabled and IRQ event is triggered. This register is cleared 0 by PMC reset event."
                        },
                        {
                            "id": "field9F0-bit11",
                            "width": 1,
                            "name": "FLAG_CWDT_IRQ_OCCURRED",
                            "access": "RO",
                            "description": "This flag bit is set 1 when Code WatchDog Timer IRQ is enabled and IRQ event is triggered. This register is cleared 0 by PMC reset event."
                        },
                        {
                            "id": "field9F0-bit12",
                            "width": 1,
                            "name": "FLAG_QK_ERROR",
                            "access": "RO",
                            "description": "This flag bit is set 1 when QK_ERROR is flagged from QK PUF block. This register is cleared 0 by PMC reset event."
                        },
                        {
                            "id": "field9F0-bit13",
                            "width": 1,
                            "name": "FLAG_ELS_GLITCH_DETECTED",
                            "access": "RO",
                            "description": "This flag bit is set 1 when GDET error is flagged from ELS. This register is cleared 0 by PMC reset event."
                        },
                        {
                            "width": 1
                        },
                        {
                            "id": "field9F0-bit15",
                            "width": 1,
                            "name": "FLAG_TAMPER_EVENT_DETECTED",
                            "access": "RO",
                            "description": "This flag bit is set 1 when tamper event is flagged from RTC. This register is cleared 0 by AO domain POR or by PMC reset event, if tamper detection event is cleared by software."
                        },
                        {
                            "id": "field9F0-bit16",
                            "width": 1,
                            "name": "FLAG_FLASH_ECC_INVALID",
                            "access": "RO",
                            "description": "This flag bit is set 1 when FLASH controller indicates ECC error. This register is cleared 0 by PMC reset event."
                        },
                        {
                            "id": "field9F0-bit17",
                            "width": 1,
                            "name": "FLAG_SEC_VIOL_IRQ_OCCURRED",
                            "access": "RO",
                            "description": "This flag bit is set 1 when security violation is indicated from FLASH sub-system or AHB bus matrix."
                        },
                        {
                            "id": "field9F0-bit18",
                            "width": 1,
                            "name": "FLAG_CPU0_NS_C_ACC_OCCURRED",
                            "access": "RO",
                            "description": "This flag bit is set 1 when CPU0 (CM33) makes non-secure code transactions. This register is cleared 0 by PMC reset event."
                        },
                        {
                            "id": "field9F0-bit19",
                            "width": 1,
                            "name": "FLAG_CPU0_NS_D_ACC_OCCURRED",
                            "access": "RO",
                            "description": "This flag register is set 1 when CPU0 (CM33) makes non-secure data transactions. This register is cleared 0 by PMC reset event."
                        },
                        {
                            "width": 12
                        }
                    ]
                }
            ]
        }
    ]
}
