{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 31 10:42:21 2020 " "Info: Processing started: Fri Jan 31 10:42:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mini_proj -c mini_proj " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mini_proj -c mini_proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "horloge_princip.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file horloge_princip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compteur4bit-compteur4bit " "Info: Found design unit 1: compteur4bit-compteur4bit" {  } { { "horloge_princip.vhd" "" { Text "C:/Users/your-router/Documents/project_num/mnpro/horloge_princip.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 compteur4bit " "Info: Found entity 1: compteur4bit" {  } { { "horloge_princip.vhd" "" { Text "C:/Users/your-router/Documents/project_num/mnpro/horloge_princip.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clignoter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clignoter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clignoter-clignoter " "Info: Found design unit 1: clignoter-clignoter" {  } { { "clignoter.vhd" "" { Text "C:/Users/your-router/Documents/project_num/mnpro/clignoter.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clignoter " "Info: Found entity 1: clignoter" {  } { { "clignoter.vhd" "" { Text "C:/Users/your-router/Documents/project_num/mnpro/clignoter.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div_2hz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clk_div_2hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkdivider_2hz-clkdivider_2hz " "Info: Found design unit 1: clkdivider_2hz-clkdivider_2hz" {  } { { "clk_div_2hz.vhd" "" { Text "C:/Users/your-router/Documents/project_num/mnpro/clk_div_2hz.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clkdivider_2hz " "Info: Found entity 1: clkdivider_2hz" {  } { { "clk_div_2hz.vhd" "" { Text "C:/Users/your-router/Documents/project_num/mnpro/clk_div_2hz.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider_1hz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clk_divider_1hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkdivider-clkdivider " "Info: Found design unit 1: clkdivider-clkdivider" {  } { { "clk_divider_1hz.vhd" "" { Text "C:/Users/your-router/Documents/project_num/mnpro/clk_divider_1hz.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clkdivider " "Info: Found entity 1: clkdivider" {  } { { "clk_divider_1hz.vhd" "" { Text "C:/Users/your-router/Documents/project_num/mnpro/clk_divider_1hz.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demulti1vesr4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file demulti1vesr4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux_1to4-demux_1to4 " "Info: Found design unit 1: demux_1to4-demux_1to4" {  } { { "demulti1vesr4.vhd" "" { Text "C:/Users/your-router/Documents/project_num/mnpro/demulti1vesr4.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 demux_1to4 " "Info: Found entity 1: demux_1to4" {  } { { "demulti1vesr4.vhd" "" { Text "C:/Users/your-router/Documents/project_num/mnpro/demulti1vesr4.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7segment.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file 7segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEGMENT7-SEGMEN7_arch " "Info: Found design unit 1: SEGMENT7-SEGMEN7_arch" {  } { { "7segment.vhd" "" { Text "C:/Users/your-router/Documents/project_num/mnpro/7segment.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SEGMENT7 " "Info: Found entity 1: SEGMENT7" {  } { { "7segment.vhd" "" { Text "C:/Users/your-router/Documents/project_num/mnpro/7segment.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reglage.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reglage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reglage-reglage " "Info: Found design unit 1: reglage-reglage" {  } { { "reglage.vhd" "" { Text "C:/Users/your-router/Documents/project_num/mnpro/reglage.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reglage " "Info: Found entity 1: reglage" {  } { { "reglage.vhd" "" { Text "C:/Users/your-router/Documents/project_num/mnpro/reglage.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adapteur.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file adapteur.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adapteur " "Info: Found entity 1: adapteur" {  } { { "adapteur.bdf" "" { Schematic "C:/Users/your-router/Documents/project_num/mnpro/adapteur.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disigne_principl.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file disigne_principl.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 disigne_principl " "Info: Found entity 1: disigne_principl" {  } { { "disigne_principl.bdf" "" { Schematic "C:/Users/your-router/Documents/project_num/mnpro/disigne_principl.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "disigne_principl " "Info: Elaborating entity \"disigne_principl\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "clkdivider inst11 " "Warning: Block or symbol \"clkdivider\" of instance \"inst11\" overlaps another block or symbol" {  } { { "disigne_principl.bdf" "" { Schematic "C:/Users/your-router/Documents/project_num/mnpro/disigne_principl.bdf" { { 224 176 272 320 "inst11" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "clkdivider_2hz inst18 " "Warning: Block or symbol \"clkdivider_2hz\" of instance \"inst18\" overlaps another block or symbol" {  } { { "disigne_principl.bdf" "" { Schematic "C:/Users/your-router/Documents/project_num/mnpro/disigne_principl.bdf" { { 176 568 696 272 "inst18" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clignoter clignoter:inst29 " "Info: Elaborating entity \"clignoter\" for hierarchy \"clignoter:inst29\"" {  } { { "disigne_principl.bdf" "inst29" { Schematic "C:/Users/your-router/Documents/project_num/mnpro/disigne_principl.bdf" { { 272 712 840 432 "inst29" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e1 clignoter.vhd(25) " "Warning (10492): VHDL Process Statement warning at clignoter.vhd(25): signal \"e1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clignoter.vhd" "" { Text "C:/Users/your-router/Documents/project_num/mnpro/clignoter.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e2 clignoter.vhd(25) " "Warning (10492): VHDL Process Statement warning at clignoter.vhd(25): signal \"e2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clignoter.vhd" "" { Text "C:/Users/your-router/Documents/project_num/mnpro/clignoter.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e3 clignoter.vhd(25) " "Warning (10492): VHDL Process Statement warning at clignoter.vhd(25): signal \"e3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clignoter.vhd" "" { Text "C:/Users/your-router/Documents/project_num/mnpro/clignoter.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e4 clignoter.vhd(25) " "Warning (10492): VHDL Process Statement warning at clignoter.vhd(25): signal \"e4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clignoter.vhd" "" { Text "C:/Users/your-router/Documents/project_num/mnpro/clignoter.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e5 clignoter.vhd(25) " "Warning (10492): VHDL Process Statement warning at clignoter.vhd(25): signal \"e5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clignoter.vhd" "" { Text "C:/Users/your-router/Documents/project_num/mnpro/clignoter.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e6 clignoter.vhd(25) " "Warning (10492): VHDL Process Statement warning at clignoter.vhd(25): signal \"e6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clignoter.vhd" "" { Text "C:/Users/your-router/Documents/project_num/mnpro/clignoter.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e1 clignoter.vhd(33) " "Warning (10492): VHDL Process Statement warning at clignoter.vhd(33): signal \"e1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clignoter.vhd" "" { Text "C:/Users/your-router/Documents/project_num/mnpro/clignoter.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e2 clignoter.vhd(34) " "Warning (10492): VHDL Process Statement warning at clignoter.vhd(34): signal \"e2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clignoter.vhd" "" { Text "C:/Users/your-router/Documents/project_num/mnpro/clignoter.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e3 clignoter.vhd(35) " "Warning (10492): VHDL Process Statement warning at clignoter.vhd(35): signal \"e3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clignoter.vhd" "" { Text "C:/Users/your-router/Documents/project_num/mnpro/clignoter.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e4 clignoter.vhd(36) " "Warning (10492): VHDL Process Statement warning at clignoter.vhd(36): signal \"e4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clignoter.vhd" "" { Text "C:/Users/your-router/Documents/project_num/mnpro/clignoter.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e5 clignoter.vhd(37) " "Warning (10492): VHDL Process Statement warning at clignoter.vhd(37): signal \"e5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clignoter.vhd" "" { Text "C:/Users/your-router/Documents/project_num/mnpro/clignoter.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e6 clignoter.vhd(38) " "Warning (10492): VHDL Process Statement warning at clignoter.vhd(38): signal \"e6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clignoter.vhd" "" { Text "C:/Users/your-router/Documents/project_num/mnpro/clignoter.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdivider_2hz clkdivider_2hz:inst18 " "Info: Elaborating entity \"clkdivider_2hz\" for hierarchy \"clkdivider_2hz:inst18\"" {  } { { "disigne_principl.bdf" "inst18" { Schematic "C:/Users/your-router/Documents/project_num/mnpro/disigne_principl.bdf" { { 176 568 696 272 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compteur4bit compteur4bit:inst " "Info: Elaborating entity \"compteur4bit\" for hierarchy \"compteur4bit:inst\"" {  } { { "disigne_principl.bdf" "inst" { Schematic "C:/Users/your-router/Documents/project_num/mnpro/disigne_principl.bdf" { { 288 504 632 480 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e1 horloge_princip.vhd(38) " "Warning (10492): VHDL Process Statement warning at horloge_princip.vhd(38): signal \"e1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "horloge_princip.vhd" "" { Text "C:/Users/your-router/Documents/project_num/mnpro/horloge_princip.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e2 horloge_princip.vhd(39) " "Warning (10492): VHDL Process Statement warning at horloge_princip.vhd(39): signal \"e2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "horloge_princip.vhd" "" { Text "C:/Users/your-router/Documents/project_num/mnpro/horloge_princip.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e3 horloge_princip.vhd(40) " "Warning (10492): VHDL Process Statement warning at horloge_princip.vhd(40): signal \"e3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "horloge_princip.vhd" "" { Text "C:/Users/your-router/Documents/project_num/mnpro/horloge_princip.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e4 horloge_princip.vhd(41) " "Warning (10492): VHDL Process Statement warning at horloge_princip.vhd(41): signal \"e4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "horloge_princip.vhd" "" { Text "C:/Users/your-router/Documents/project_num/mnpro/horloge_princip.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e5 horloge_princip.vhd(42) " "Warning (10492): VHDL Process Statement warning at horloge_princip.vhd(42): signal \"e5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "horloge_princip.vhd" "" { Text "C:/Users/your-router/Documents/project_num/mnpro/horloge_princip.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e6 horloge_princip.vhd(43) " "Warning (10492): VHDL Process Statement warning at horloge_princip.vhd(43): signal \"e6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "horloge_princip.vhd" "" { Text "C:/Users/your-router/Documents/project_num/mnpro/horloge_princip.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdivider clkdivider:inst14 " "Info: Elaborating entity \"clkdivider\" for hierarchy \"clkdivider:inst14\"" {  } { { "disigne_principl.bdf" "inst14" { Schematic "C:/Users/your-router/Documents/project_num/mnpro/disigne_principl.bdf" { { 512 72 168 608 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_1to4 demux_1to4:inst10 " "Info: Elaborating entity \"demux_1to4\" for hierarchy \"demux_1to4:inst10\"" {  } { { "disigne_principl.bdf" "inst10" { Schematic "C:/Users/your-router/Documents/project_num/mnpro/disigne_principl.bdf" { { 88 -264 -104 184 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reglage reglage:inst1 " "Info: Elaborating entity \"reglage\" for hierarchy \"reglage:inst1\"" {  } { { "disigne_principl.bdf" "inst1" { Schematic "C:/Users/your-router/Documents/project_num/mnpro/disigne_principl.bdf" { { 336 320 456 496 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEGMENT7 SEGMENT7:inst28 " "Info: Elaborating entity \"SEGMENT7\" for hierarchy \"SEGMENT7:inst28\"" {  } { { "disigne_principl.bdf" "inst28" { Schematic "C:/Users/your-router/Documents/project_num/mnpro/disigne_principl.bdf" { { -24 1160 1280 72 "inst28" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adapteur adapteur:inst9 " "Info: Elaborating entity \"adapteur\" for hierarchy \"adapteur:inst9\"" {  } { { "disigne_principl.bdf" "inst9" { Schematic "C:/Users/your-router/Documents/project_num/mnpro/disigne_principl.bdf" { { -24 16 112 72 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "demux_1to4:inst10\|Mux3 " "Warning: Found clock multiplexer demux_1to4:inst10\|Mux3" {  } { { "demulti1vesr4.vhd" "" { Text "C:/Users/your-router/Documents/project_num/mnpro/demulti1vesr4.vhd" 15 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "demux_1to4:inst10\|Mux0 " "Warning: Found clock multiplexer demux_1to4:inst10\|Mux0" {  } { { "demulti1vesr4.vhd" "" { Text "C:/Users/your-router/Documents/project_num/mnpro/demulti1vesr4.vhd" 15 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "compteur4bit:inst\|count1\[3\] compteur4bit:inst\|count1\[3\]~_emulated compteur4bit:inst\|count1\[3\]~latch " "Warning (13310): Register \"compteur4bit:inst\|count1\[3\]\" is converted into an equivalent circuit using register \"compteur4bit:inst\|count1\[3\]~_emulated\" and latch \"compteur4bit:inst\|count1\[3\]~latch\"" {  } { { "horloge_princip.vhd" "" { Text "C:/Users/your-router/Documents/project_num/mnpro/horloge_princip.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "compteur4bit:inst\|count6\[0\] compteur4bit:inst\|count6\[0\]~_emulated compteur4bit:inst\|count6\[0\]~latch " "Warning (13310): Register \"compteur4bit:inst\|count6\[0\]\" is converted into an equivalent circuit using register \"compteur4bit:inst\|count6\[0\]~_emulated\" and latch \"compteur4bit:inst\|count6\[0\]~latch\"" {  } { { "horloge_princip.vhd" "" { Text "C:/Users/your-router/Documents/project_num/mnpro/horloge_princip.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "compteur4bit:inst\|count2\[3\] compteur4bit:inst\|count2\[3\]~_emulated compteur4bit:inst\|count2\[3\]~latch " "Warning (13310): Register \"compteur4bit:inst\|count2\[3\]\" is converted into an equivalent circuit using register \"compteur4bit:inst\|count2\[3\]~_emulated\" and latch \"compteur4bit:inst\|count2\[3\]~latch\"" {  } { { "horloge_princip.vhd" "" { Text "C:/Users/your-router/Documents/project_num/mnpro/horloge_princip.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "compteur4bit:inst\|count2\[2\] compteur4bit:inst\|count2\[2\]~_emulated compteur4bit:inst\|count2\[2\]~latch " "Warning (13310): Register \"compteur4bit:inst\|count2\[2\]\" is converted into an equivalent circuit using register \"compteur4bit:inst\|count2\[2\]~_emulated\" and latch \"compteur4bit:inst\|count2\[2\]~latch\"" {  } { { "horloge_princip.vhd" "" { Text "C:/Users/your-router/Documents/project_num/mnpro/horloge_princip.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "compteur4bit:inst\|count2\[1\] compteur4bit:inst\|count2\[1\]~_emulated compteur4bit:inst\|count2\[1\]~latch " "Warning (13310): Register \"compteur4bit:inst\|count2\[1\]\" is converted into an equivalent circuit using register \"compteur4bit:inst\|count2\[1\]~_emulated\" and latch \"compteur4bit:inst\|count2\[1\]~latch\"" {  } { { "horloge_princip.vhd" "" { Text "C:/Users/your-router/Documents/project_num/mnpro/horloge_princip.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "compteur4bit:inst\|count3\[3\] compteur4bit:inst\|count3\[3\]~_emulated compteur4bit:inst\|count3\[3\]~latch " "Warning (13310): Register \"compteur4bit:inst\|count3\[3\]\" is converted into an equivalent circuit using register \"compteur4bit:inst\|count3\[3\]~_emulated\" and latch \"compteur4bit:inst\|count3\[3\]~latch\"" {  } { { "horloge_princip.vhd" "" { Text "C:/Users/your-router/Documents/project_num/mnpro/horloge_princip.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "compteur4bit:inst\|count3\[2\] compteur4bit:inst\|count3\[2\]~_emulated compteur4bit:inst\|count3\[2\]~latch " "Warning (13310): Register \"compteur4bit:inst\|count3\[2\]\" is converted into an equivalent circuit using register \"compteur4bit:inst\|count3\[2\]~_emulated\" and latch \"compteur4bit:inst\|count3\[2\]~latch\"" {  } { { "horloge_princip.vhd" "" { Text "C:/Users/your-router/Documents/project_num/mnpro/horloge_princip.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "compteur4bit:inst\|count3\[1\] compteur4bit:inst\|count3\[1\]~_emulated compteur4bit:inst\|count3\[1\]~latch " "Warning (13310): Register \"compteur4bit:inst\|count3\[1\]\" is converted into an equivalent circuit using register \"compteur4bit:inst\|count3\[1\]~_emulated\" and latch \"compteur4bit:inst\|count3\[1\]~latch\"" {  } { { "horloge_princip.vhd" "" { Text "C:/Users/your-router/Documents/project_num/mnpro/horloge_princip.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "compteur4bit:inst\|count3\[0\] compteur4bit:inst\|count3\[0\]~_emulated compteur4bit:inst\|count3\[0\]~latch " "Warning (13310): Register \"compteur4bit:inst\|count3\[0\]\" is converted into an equivalent circuit using register \"compteur4bit:inst\|count3\[0\]~_emulated\" and latch \"compteur4bit:inst\|count3\[0\]~latch\"" {  } { { "horloge_princip.vhd" "" { Text "C:/Users/your-router/Documents/project_num/mnpro/horloge_princip.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "compteur4bit:inst\|count4\[3\] compteur4bit:inst\|count4\[3\]~_emulated compteur4bit:inst\|count4\[3\]~latch " "Warning (13310): Register \"compteur4bit:inst\|count4\[3\]\" is converted into an equivalent circuit using register \"compteur4bit:inst\|count4\[3\]~_emulated\" and latch \"compteur4bit:inst\|count4\[3\]~latch\"" {  } { { "horloge_princip.vhd" "" { Text "C:/Users/your-router/Documents/project_num/mnpro/horloge_princip.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "compteur4bit:inst\|count4\[2\] compteur4bit:inst\|count4\[2\]~_emulated compteur4bit:inst\|count4\[2\]~latch " "Warning (13310): Register \"compteur4bit:inst\|count4\[2\]\" is converted into an equivalent circuit using register \"compteur4bit:inst\|count4\[2\]~_emulated\" and latch \"compteur4bit:inst\|count4\[2\]~latch\"" {  } { { "horloge_princip.vhd" "" { Text "C:/Users/your-router/Documents/project_num/mnpro/horloge_princip.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "compteur4bit:inst\|count4\[1\] compteur4bit:inst\|count4\[1\]~_emulated compteur4bit:inst\|count4\[1\]~latch " "Warning (13310): Register \"compteur4bit:inst\|count4\[1\]\" is converted into an equivalent circuit using register \"compteur4bit:inst\|count4\[1\]~_emulated\" and latch \"compteur4bit:inst\|count4\[1\]~latch\"" {  } { { "horloge_princip.vhd" "" { Text "C:/Users/your-router/Documents/project_num/mnpro/horloge_princip.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "compteur4bit:inst\|count4\[0\] compteur4bit:inst\|count4\[0\]~_emulated compteur4bit:inst\|count4\[0\]~latch " "Warning (13310): Register \"compteur4bit:inst\|count4\[0\]\" is converted into an equivalent circuit using register \"compteur4bit:inst\|count4\[0\]~_emulated\" and latch \"compteur4bit:inst\|count4\[0\]~latch\"" {  } { { "horloge_princip.vhd" "" { Text "C:/Users/your-router/Documents/project_num/mnpro/horloge_princip.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "compteur4bit:inst\|count5\[3\] compteur4bit:inst\|count5\[3\]~_emulated compteur4bit:inst\|count5\[3\]~latch " "Warning (13310): Register \"compteur4bit:inst\|count5\[3\]\" is converted into an equivalent circuit using register \"compteur4bit:inst\|count5\[3\]~_emulated\" and latch \"compteur4bit:inst\|count5\[3\]~latch\"" {  } { { "horloge_princip.vhd" "" { Text "C:/Users/your-router/Documents/project_num/mnpro/horloge_princip.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "compteur4bit:inst\|count5\[2\] compteur4bit:inst\|count5\[2\]~_emulated compteur4bit:inst\|count5\[2\]~latch " "Warning (13310): Register \"compteur4bit:inst\|count5\[2\]\" is converted into an equivalent circuit using register \"compteur4bit:inst\|count5\[2\]~_emulated\" and latch \"compteur4bit:inst\|count5\[2\]~latch\"" {  } { { "horloge_princip.vhd" "" { Text "C:/Users/your-router/Documents/project_num/mnpro/horloge_princip.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "compteur4bit:inst\|count6\[1\] compteur4bit:inst\|count6\[1\]~_emulated compteur4bit:inst\|count6\[1\]~latch " "Warning (13310): Register \"compteur4bit:inst\|count6\[1\]\" is converted into an equivalent circuit using register \"compteur4bit:inst\|count6\[1\]~_emulated\" and latch \"compteur4bit:inst\|count6\[1\]~latch\"" {  } { { "horloge_princip.vhd" "" { Text "C:/Users/your-router/Documents/project_num/mnpro/horloge_princip.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "compteur4bit:inst\|count1\[2\] compteur4bit:inst\|count1\[2\]~_emulated compteur4bit:inst\|count1\[2\]~latch " "Warning (13310): Register \"compteur4bit:inst\|count1\[2\]\" is converted into an equivalent circuit using register \"compteur4bit:inst\|count1\[2\]~_emulated\" and latch \"compteur4bit:inst\|count1\[2\]~latch\"" {  } { { "horloge_princip.vhd" "" { Text "C:/Users/your-router/Documents/project_num/mnpro/horloge_princip.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "compteur4bit:inst\|count1\[1\] compteur4bit:inst\|count1\[1\]~_emulated compteur4bit:inst\|count1\[1\]~latch " "Warning (13310): Register \"compteur4bit:inst\|count1\[1\]\" is converted into an equivalent circuit using register \"compteur4bit:inst\|count1\[1\]~_emulated\" and latch \"compteur4bit:inst\|count1\[1\]~latch\"" {  } { { "horloge_princip.vhd" "" { Text "C:/Users/your-router/Documents/project_num/mnpro/horloge_princip.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "compteur4bit:inst\|count5\[1\] compteur4bit:inst\|count5\[1\]~_emulated compteur4bit:inst\|count5\[1\]~latch " "Warning (13310): Register \"compteur4bit:inst\|count5\[1\]\" is converted into an equivalent circuit using register \"compteur4bit:inst\|count5\[1\]~_emulated\" and latch \"compteur4bit:inst\|count5\[1\]~latch\"" {  } { { "horloge_princip.vhd" "" { Text "C:/Users/your-router/Documents/project_num/mnpro/horloge_princip.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "compteur4bit:inst\|count5\[0\] compteur4bit:inst\|count5\[0\]~_emulated compteur4bit:inst\|count5\[0\]~latch " "Warning (13310): Register \"compteur4bit:inst\|count5\[0\]\" is converted into an equivalent circuit using register \"compteur4bit:inst\|count5\[0\]~_emulated\" and latch \"compteur4bit:inst\|count5\[0\]~latch\"" {  } { { "horloge_princip.vhd" "" { Text "C:/Users/your-router/Documents/project_num/mnpro/horloge_princip.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "compteur4bit:inst\|count1\[0\] compteur4bit:inst\|count1\[0\]~_emulated compteur4bit:inst\|count1\[0\]~latch " "Warning (13310): Register \"compteur4bit:inst\|count1\[0\]\" is converted into an equivalent circuit using register \"compteur4bit:inst\|count1\[0\]~_emulated\" and latch \"compteur4bit:inst\|count1\[0\]~latch\"" {  } { { "horloge_princip.vhd" "" { Text "C:/Users/your-router/Documents/project_num/mnpro/horloge_princip.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "compteur4bit:inst\|count2\[0\] compteur4bit:inst\|count2\[0\]~_emulated compteur4bit:inst\|count2\[0\]~latch " "Warning (13310): Register \"compteur4bit:inst\|count2\[0\]\" is converted into an equivalent circuit using register \"compteur4bit:inst\|count2\[0\]~_emulated\" and latch \"compteur4bit:inst\|count2\[0\]~latch\"" {  } { { "horloge_princip.vhd" "" { Text "C:/Users/your-router/Documents/project_num/mnpro/horloge_princip.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mini_proj " "Warning: Ignored assignments for entity \"mini_proj\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity mini_proj -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity mini_proj -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity mini_proj -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity mini_proj -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "396 " "Info: Implemented 396 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Info: Implemented 46 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "343 " "Info: Implemented 343 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "232 " "Info: Peak virtual memory: 232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 31 10:42:27 2020 " "Info: Processing ended: Fri Jan 31 10:42:27 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
