<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>STM32F100xE HAL User Manual: ADC group regular - Sequencer discontinuous mode</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32F100xE HAL User Manual
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<div class="title">ADC group regular - Sequencer discontinuous mode</div>  </div>
<div class="ingroups"><a class="el" href="group/group__ADC__LL__Exported__Constants.html">ADC Exported Constants</a></div></div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__ADC__LL__EC__REG__SEQ__DISCONT__MODE.html#gac9d8e2af4bdd5751042ac8687007f9a1">LL_ADC_REG_SEQ_DISCONT_DISABLE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__ADC__LL__EC__REG__SEQ__DISCONT__MODE.html#gae95964658c7cf4e1751191e6b55c19e6">LL_ADC_REG_SEQ_DISCONT_1RANK</a>&#160;&#160;&#160;(                                                            ADC_CR1_DISCEN)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__ADC__LL__EC__REG__SEQ__DISCONT__MODE.html#ga0df9670806918ac573f46d6a545dfbaa">LL_ADC_REG_SEQ_DISCONT_2RANKS</a>&#160;&#160;&#160;(                                        ADC_CR1_DISCNUM_0 | ADC_CR1_DISCEN)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__ADC__LL__EC__REG__SEQ__DISCONT__MODE.html#ga94d8d04c2d9c9f2f970369a0e471a5b4">LL_ADC_REG_SEQ_DISCONT_3RANKS</a>&#160;&#160;&#160;(                    ADC_CR1_DISCNUM_1                     | ADC_CR1_DISCEN)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__ADC__LL__EC__REG__SEQ__DISCONT__MODE.html#ga2c1e4075245d26ab3c2560b480339334">LL_ADC_REG_SEQ_DISCONT_4RANKS</a>&#160;&#160;&#160;(                    ADC_CR1_DISCNUM_1 | ADC_CR1_DISCNUM_0 | ADC_CR1_DISCEN)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__ADC__LL__EC__REG__SEQ__DISCONT__MODE.html#gae4893fb7d8aaa402982aa17dbb13f4f0">LL_ADC_REG_SEQ_DISCONT_5RANKS</a>&#160;&#160;&#160;(ADC_CR1_DISCNUM_2                                         | ADC_CR1_DISCEN)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__ADC__LL__EC__REG__SEQ__DISCONT__MODE.html#ga57247acf7e195810b9dc682626acf317">LL_ADC_REG_SEQ_DISCONT_6RANKS</a>&#160;&#160;&#160;(ADC_CR1_DISCNUM_2                     | ADC_CR1_DISCNUM_0 | ADC_CR1_DISCEN)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__ADC__LL__EC__REG__SEQ__DISCONT__MODE.html#gaf8557000a6791bfa5409249cc63f8a20">LL_ADC_REG_SEQ_DISCONT_7RANKS</a>&#160;&#160;&#160;(ADC_CR1_DISCNUM_2 | ADC_CR1_DISCNUM_1                     | ADC_CR1_DISCEN)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__ADC__LL__EC__REG__SEQ__DISCONT__MODE.html#gada253f7e342eb5ced2cc20b8271bd699">LL_ADC_REG_SEQ_DISCONT_8RANKS</a>&#160;&#160;&#160;(ADC_CR1_DISCNUM_2 | ADC_CR1_DISCNUM_1 | ADC_CR1_DISCNUM_0 | ADC_CR1_DISCEN)</td></tr>
</table>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="gae95964658c7cf4e1751191e6b55c19e6"></a><!-- doxytag: member="stm32f1xx_ll_adc.h::LL_ADC_REG_SEQ_DISCONT_1RANK" ref="gae95964658c7cf4e1751191e6b55c19e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__ADC__LL__EC__REG__SEQ__DISCONT__MODE.html#gae95964658c7cf4e1751191e6b55c19e6">LL_ADC_REG_SEQ_DISCONT_1RANK</a>&#160;&#160;&#160;(                                                            ADC_CR1_DISCEN)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC group regular sequencer discontinuous mode enable with sequence interruption every rank </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l00617">617</a> of file <a class="el" href="stm32f1xx__ll__adc_8h_source.html">stm32f1xx_ll_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0df9670806918ac573f46d6a545dfbaa"></a><!-- doxytag: member="stm32f1xx_ll_adc.h::LL_ADC_REG_SEQ_DISCONT_2RANKS" ref="ga0df9670806918ac573f46d6a545dfbaa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__ADC__LL__EC__REG__SEQ__DISCONT__MODE.html#ga0df9670806918ac573f46d6a545dfbaa">LL_ADC_REG_SEQ_DISCONT_2RANKS</a>&#160;&#160;&#160;(                                        ADC_CR1_DISCNUM_0 | ADC_CR1_DISCEN)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC group regular sequencer discontinuous mode enabled with sequence interruption every 2 ranks </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l00618">618</a> of file <a class="el" href="stm32f1xx__ll__adc_8h_source.html">stm32f1xx_ll_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga94d8d04c2d9c9f2f970369a0e471a5b4"></a><!-- doxytag: member="stm32f1xx_ll_adc.h::LL_ADC_REG_SEQ_DISCONT_3RANKS" ref="ga94d8d04c2d9c9f2f970369a0e471a5b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__ADC__LL__EC__REG__SEQ__DISCONT__MODE.html#ga94d8d04c2d9c9f2f970369a0e471a5b4">LL_ADC_REG_SEQ_DISCONT_3RANKS</a>&#160;&#160;&#160;(                    ADC_CR1_DISCNUM_1                     | ADC_CR1_DISCEN)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC group regular sequencer discontinuous mode enable with sequence interruption every 3 ranks </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l00619">619</a> of file <a class="el" href="stm32f1xx__ll__adc_8h_source.html">stm32f1xx_ll_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2c1e4075245d26ab3c2560b480339334"></a><!-- doxytag: member="stm32f1xx_ll_adc.h::LL_ADC_REG_SEQ_DISCONT_4RANKS" ref="ga2c1e4075245d26ab3c2560b480339334" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__ADC__LL__EC__REG__SEQ__DISCONT__MODE.html#ga2c1e4075245d26ab3c2560b480339334">LL_ADC_REG_SEQ_DISCONT_4RANKS</a>&#160;&#160;&#160;(                    ADC_CR1_DISCNUM_1 | ADC_CR1_DISCNUM_0 | ADC_CR1_DISCEN)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC group regular sequencer discontinuous mode enable with sequence interruption every 4 ranks </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l00620">620</a> of file <a class="el" href="stm32f1xx__ll__adc_8h_source.html">stm32f1xx_ll_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae4893fb7d8aaa402982aa17dbb13f4f0"></a><!-- doxytag: member="stm32f1xx_ll_adc.h::LL_ADC_REG_SEQ_DISCONT_5RANKS" ref="gae4893fb7d8aaa402982aa17dbb13f4f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__ADC__LL__EC__REG__SEQ__DISCONT__MODE.html#gae4893fb7d8aaa402982aa17dbb13f4f0">LL_ADC_REG_SEQ_DISCONT_5RANKS</a>&#160;&#160;&#160;(ADC_CR1_DISCNUM_2                                         | ADC_CR1_DISCEN)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC group regular sequencer discontinuous mode enable with sequence interruption every 5 ranks </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l00621">621</a> of file <a class="el" href="stm32f1xx__ll__adc_8h_source.html">stm32f1xx_ll_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga57247acf7e195810b9dc682626acf317"></a><!-- doxytag: member="stm32f1xx_ll_adc.h::LL_ADC_REG_SEQ_DISCONT_6RANKS" ref="ga57247acf7e195810b9dc682626acf317" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__ADC__LL__EC__REG__SEQ__DISCONT__MODE.html#ga57247acf7e195810b9dc682626acf317">LL_ADC_REG_SEQ_DISCONT_6RANKS</a>&#160;&#160;&#160;(ADC_CR1_DISCNUM_2                     | ADC_CR1_DISCNUM_0 | ADC_CR1_DISCEN)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC group regular sequencer discontinuous mode enable with sequence interruption every 6 ranks </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l00622">622</a> of file <a class="el" href="stm32f1xx__ll__adc_8h_source.html">stm32f1xx_ll_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf8557000a6791bfa5409249cc63f8a20"></a><!-- doxytag: member="stm32f1xx_ll_adc.h::LL_ADC_REG_SEQ_DISCONT_7RANKS" ref="gaf8557000a6791bfa5409249cc63f8a20" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__ADC__LL__EC__REG__SEQ__DISCONT__MODE.html#gaf8557000a6791bfa5409249cc63f8a20">LL_ADC_REG_SEQ_DISCONT_7RANKS</a>&#160;&#160;&#160;(ADC_CR1_DISCNUM_2 | ADC_CR1_DISCNUM_1                     | ADC_CR1_DISCEN)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC group regular sequencer discontinuous mode enable with sequence interruption every 7 ranks </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l00623">623</a> of file <a class="el" href="stm32f1xx__ll__adc_8h_source.html">stm32f1xx_ll_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gada253f7e342eb5ced2cc20b8271bd699"></a><!-- doxytag: member="stm32f1xx_ll_adc.h::LL_ADC_REG_SEQ_DISCONT_8RANKS" ref="gada253f7e342eb5ced2cc20b8271bd699" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__ADC__LL__EC__REG__SEQ__DISCONT__MODE.html#gada253f7e342eb5ced2cc20b8271bd699">LL_ADC_REG_SEQ_DISCONT_8RANKS</a>&#160;&#160;&#160;(ADC_CR1_DISCNUM_2 | ADC_CR1_DISCNUM_1 | ADC_CR1_DISCNUM_0 | ADC_CR1_DISCEN)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC group regular sequencer discontinuous mode enable with sequence interruption every 8 ranks </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l00624">624</a> of file <a class="el" href="stm32f1xx__ll__adc_8h_source.html">stm32f1xx_ll_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac9d8e2af4bdd5751042ac8687007f9a1"></a><!-- doxytag: member="stm32f1xx_ll_adc.h::LL_ADC_REG_SEQ_DISCONT_DISABLE" ref="gac9d8e2af4bdd5751042ac8687007f9a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__ADC__LL__EC__REG__SEQ__DISCONT__MODE.html#gac9d8e2af4bdd5751042ac8687007f9a1">LL_ADC_REG_SEQ_DISCONT_DISABLE</a>&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC group regular sequencer discontinuous mode disable </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l00616">616</a> of file <a class="el" href="stm32f1xx__ll__adc_8h_source.html">stm32f1xx_ll_adc.h</a>.</p>

<p>Referenced by <a class="el" href="stm32f1xx__ll__adc_8c_source.html#l00775">LL_ADC_INJ_Init()</a>, <a class="el" href="stm32f1xx__ll__adc_8c_source.html#l00641">LL_ADC_REG_Init()</a>, and <a class="el" href="stm32f1xx__ll__adc_8c_source.html#l00729">LL_ADC_REG_StructInit()</a>.</p>

</div>
</div>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Tue May 14 2019 08:53:52 for STM32F100xE HAL User Manual by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
