/**
 * @file hosal_rf.c
 * @author Rex Huang (rex.huang@rafaelmicro.com)
 * @brief 
 * @version 0.1
 * @date 2023-07-26
 * 
 * @copyright Copyright (c) 2023
 * 
 */
#include <stdio.h>
#include <string.h>

#include "FreeRTOS.h"
#include "task.h"
#include "queue.h"
#include "semphr.h"

#include "rf_mcu.h"
#include "ruci.h"
#include "rf_common_init.h"
#include "hosal_rf.h"
#include "log.h"
#include "mp_sector.h"

/**************************************************************************************************
 *    MACROS
 *************************************************************************************************/
/**************************************************************************************************
 *    CONSTANTS AND DEFINES
 *************************************************************************************************/
#define HOSAL_RF_NO_STS             (0x00)
#define HOSAL_RF_EVENT_STS          (0x01)
#define HOSAL_RF_TX_DONE_STS        (0x02)
#define HOSAL_RF_TRAP_STS           (0x04)
#define HOSAL_RF_RX_DATA_STS        (0x20)
#define HOSAL_RF_RTC_WAKE_STS       (0x80)

#define HOSAL_RF_Q_MAX_SIZE         (16u)

#define HOSAL_RF_PROC_TASK_SIZE     2048
/**************************************************************************************************
 *    TYPEDEFS
 *************************************************************************************************/
typedef struct 
{
    uint8_t  rp;
    uint8_t  wp;
    uint8_t  cmd_queue[HOSAL_RF_Q_MAX_SIZE];
} hosal_rf_cmd_state_t;
/**************************************************************************************************
 *    GLOBAL VARIABLES
 *************************************************************************************************/
static hosal_rf_cmd_state_t ghosal_rf_cmd_state_q;
static TaskHandle_t g_rf_taskHandle;
static TaskHandle_t g_take_taskHandle = NULL;
static QueueHandle_t g_rf_evt_handle;
static SemaphoreHandle_t xSemaphore = NULL;
static StaticSemaphore_t xSemaphoreBuffer;

static uint8_t g_event_buffer[384], g_rx_data[1024];
static hosal_rf_callback_t g_pci_rx_done_cb = NULL;
static hosal_rf_callback_t g_pci_tx_done_cb = NULL;
static hosal_rf_callback_t g_hci_evt_cb = NULL;
static hosal_rf_callback_t g_hci_data_cb = NULL;
const uint8_t * g_rf_ctl_name_tbl[] = 
{
    "MODEM_SET",
    "MODEM_GET",
    "FREQ_SET",
    "FREQ_GET",
    "TX_CONTINOUS_SET",
    "TX_START",
    "TX_PWR_COMP",
    "TX_PWR_CH_COMP",
    "COMP_SEG",
    "RSSI_GET",
    "KEY_SET",
    "SLEEP_SET",
    "IDLE_SET",
    "PTA_CTRL",
    "15P4_MAC_PIB",
    "15P4_PHY_PIB",
    "15P4_ADDRESS_FILTER",
    "15P4_AUTO_ACK",
    "15P4_AUTO_STATE",
    "15P4_ACK_PENDING_BIT",
    "15P4_ACK_PACKET_GET",
    "15P4_SRC_ADDR",
    "15P4_SRC_ADDR",
    "15P4_SRC_ADDR",
    "15P4_CSL",
    "15P4_CSL",
    "15P4_CSL",
    "15P4_CSL",
    "15P4_OP_PAN_IDX",
    "15P4_2CH_SCAN",
    "15P4_RX_D_CH",
    NULL,
    NULL,
    NULL,
    NULL,
    NULL,
    NULL,
    NULL,
    NULL,
};
/**************************************************************************************************
 *    EXTERN
 *************************************************************************************************/

/**************************************************************************************************
 *    LOCAL FUNCTIONS
 *************************************************************************************************/
static void __rf_push_state(uint8_t intStatus)
{
    /* Igonre NONE state CMD add */
    if (intStatus == 0)
    {
        return;
    }

    RfMcu_InterruptDisableAll();
    /* Check current space is available to add command */
    if (ghosal_rf_cmd_state_q.cmd_queue[ghosal_rf_cmd_state_q.wp] == 0)
    {

        ghosal_rf_cmd_state_q.cmd_queue[ghosal_rf_cmd_state_q.wp] = intStatus;
        /* update write point value and check if already wrap around */
        if ((++ghosal_rf_cmd_state_q.wp) == HOSAL_RF_Q_MAX_SIZE)
        {
            ghosal_rf_cmd_state_q.wp = 0;
        }
    }

    RfMcu_InterruptEnableAll();
}

static uint8_t __rf_pop_state(void)
{

    uint8_t ret;

    //To Prevent This queue could be updated by ISR
    RfMcu_InterruptDisableAll();

    ret = ghosal_rf_cmd_state_q.cmd_queue[ghosal_rf_cmd_state_q.rp];

    if (ret != 0)
    {
        /* clear when state already read */
        ghosal_rf_cmd_state_q.cmd_queue[ghosal_rf_cmd_state_q.rp] = 0;

        /* rp <= wp */
        if (ghosal_rf_cmd_state_q.rp <= ghosal_rf_cmd_state_q.wp)  /* wp will not equal to MAX */
        {
            ghosal_rf_cmd_state_q.rp++;
        }
        else    /* rp > wp */
        {
            /* update read point and check if wrap around */
            if (++ghosal_rf_cmd_state_q.rp == HOSAL_RF_Q_MAX_SIZE)
            {
                ghosal_rf_cmd_state_q.rp = 0;
            }
        }
    }

    //Resume Interrupt
    RfMcu_InterruptEnableAll();

    return ret;
}
static BaseType_t __rf_signal(void)
{
    BaseType_t yieldRequired = pdFALSE;

    if (g_rf_taskHandle != NULL)
    {
        vTaskNotifyGiveFromISR(g_rf_taskHandle, &yieldRequired);
    }

    return yieldRequired;    
}
static void __rf_event_callback(uint8_t intStatus)
{
    /* clean interrupt status first */
    RfMcu_InterruptClear(intStatus);

    if (intStatus & HOSAL_RF_EVENT_STS)
    {
        __rf_push_state(HOSAL_RF_EVENT_STS);
    }
    
    if (intStatus & HOSAL_RF_TRAP_STS)
    {
        configASSERT(0);
    }

    if (intStatus & HOSAL_RF_TX_DONE_STS)
    {
        __rf_push_state(HOSAL_RF_TX_DONE_STS);
    }

    if (intStatus & HOSAL_RF_RX_DATA_STS)
    {
        __rf_push_state(HOSAL_RF_RX_DATA_STS);
    }
    
    if (intStatus & HOSAL_RF_RTC_WAKE_STS)
    {
        __rf_push_state(HOSAL_RF_RTC_WAKE_STS);
    }
    __rf_signal();
}

static void __rf_tx_data_queue_init(void)
{
    uint8_t i;

    ghosal_rf_cmd_state_q.rp = 0;
    ghosal_rf_cmd_state_q.wp = 0;

    for (i = 0; i < HOSAL_RF_Q_MAX_SIZE; i++)
    {
        ghosal_rf_cmd_state_q.cmd_queue[i] = 0;
    }
}

static void __rf_check_state(void)
{
    uint8_t rf_state = 0;
    uint32_t event_len = 0;
    RF_MCU_RX_CMDQ_ERROR rxCmdError = RF_MCU_RX_CMDQ_ERR_INIT;
    RF_MCU_RXQ_ERROR rx_queue_error = RF_MCU_RXQ_ERR_INIT;
    uint8_t *evt_ptr;
    uint32_t tx_status;
    

    do
    {
        rf_state = __rf_pop_state();

        /* code */
        switch (rf_state)
        {
        case HOSAL_RF_NO_STS:
            break;
        case HOSAL_RF_EVENT_STS:
            event_len = RfMcu_EvtQueueRead(g_event_buffer, &rxCmdError);
            xSemaphoreGive(xSemaphore);
            evt_ptr = pvPortMalloc(event_len);

            if(evt_ptr)
            {
                memcpy(evt_ptr, g_event_buffer, event_len);

                if(evt_ptr[0] == 0x16 || evt_ptr[0] == 0xF1 || evt_ptr[0] == 0x3F)
                {
                    while (xQueueSend(g_rf_evt_handle, (void *) &evt_ptr, (TickType_t) 1) != pdPASS);
                }
                else
                {
                    if(g_hci_evt_cb)
                        g_hci_evt_cb(evt_ptr);
                    vPortFree(evt_ptr);
                }
            }
            // if(g_take_taskHandle != NULL)
            // {                
            //     g_take_taskHandle = NULL;
            //     xSemaphoreGive(xSemaphore);
            // }            
            break;
        case HOSAL_RF_RX_DATA_STS:
            event_len = RfMcu_RxQueueRead(g_rx_data, &rx_queue_error);
            if(event_len > 0)
            {
                if(g_rx_data[0] == RUCI_PCI_DATA_HEADER)
                {
                    if(g_pci_rx_done_cb)
                        g_pci_rx_done_cb(g_rx_data);
                }
                else if(g_rx_data[0] == 0x02)
                {
                    if(g_hci_data_cb)
                        g_hci_data_cb(g_rx_data);
                }
            }

            break;
        case HOSAL_RF_TX_DONE_STS:
            tx_status = RfMcu_McuStateRead();
            tx_status = (tx_status &~ RF_MCU_STATE_EVENT_DONE);
            if(g_pci_tx_done_cb)
                g_pci_tx_done_cb((void*)tx_status);
            RfMcu_HostCmdSet((tx_status & 0xF4));
            break;
        case HOSAL_RF_RTC_WAKE_STS:
        break;
        default:
            break;
        }
    } while (rf_state != 0);
}

static void __rf_proc(void *pvParameters)
{
    for(;;)
    {
        __rf_check_state();
        ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
    }
}

static hosal_rf_status_t __rf_15p4_src_match_extend_entry(hosal_rf_15p4_src_match_t *entry)
{
    hosal_rf_status_t rval = HOSAL_RF_STATUS_SUCCESS;
    uint8_t cmd_ptr[RUCI_LEN_SET_SRC_MATCH_EXTENDED_ENTRY_CTRL];
    ruci_para_cnf_event_t sCnfEvent = {0};

    do
    {
        SET_RUCI_PARA_SET_SRC_MATCH_EXTENDED_ENTRY_CTRL(cmd_ptr, entry->control_type, 
                                *entry->addr, *(entry->addr+1), *(entry->addr+2), *(entry->addr+3),
                                *(entry->addr+4), *(entry->addr+5), *(entry->addr+6), *(entry->addr+7));
        RUCI_ENDIAN_CONVERT(cmd_ptr, RUCI_SET_SRC_MATCH_EXTENDED_ENTRY_CTRL);

        while(hosal_rf_wrire_command(cmd_ptr, RUCI_LEN_SET_SRC_MATCH_EXTENDED_ENTRY_CTRL)!=HOSAL_RF_STATUS_SUCCESS);
        hosal_rf_read_event((uint8_t *)&sCnfEvent);
        

        RUCI_ENDIAN_CONVERT((uint8_t *)&sCnfEvent, RUCI_CNF_EVENT);
        if (sCnfEvent.pci_cmd_subheader != RUCI_CODE_SET_SRC_MATCH_EXTENDED_ENTRY_CTRL)
        {
            rval = HOSAL_RF_STATUS_CONTENT_ERROR;
            break;
        }
        if (sCnfEvent.status != HOSAL_RF_STATUS_SUCCESS)
        {
            rval = sCnfEvent.status;
            break;
        }        

    } while (0);

    return rval;    
}


static hosal_rf_status_t __rf_15p4_src_match_short_entry(hosal_rf_15p4_src_match_t *entry)
{
    hosal_rf_status_t rval = HOSAL_RF_STATUS_SUCCESS;
    uint8_t cmd_ptr[RUCI_LEN_SET_SRC_MATCH_SHORT_ENTRY_CTRL];
    ruci_para_cnf_event_t sCnfEvent = {0};

    do
    {
        SET_RUCI_PARA_SET_SRC_MATCH_SHORT_ENTRY_CTRL(cmd_ptr, entry->control_type, *entry->addr, *(entry->addr+1));
        RUCI_ENDIAN_CONVERT(cmd_ptr, RUCI_SET_SRC_MATCH_SHORT_ENTRY_CTRL);

        while(hosal_rf_wrire_command(cmd_ptr, RUCI_LEN_SET_SRC_MATCH_SHORT_ENTRY_CTRL) != HOSAL_RF_STATUS_SUCCESS);
        hosal_rf_read_event((uint8_t *)&sCnfEvent);
        

        RUCI_ENDIAN_CONVERT((uint8_t *)&sCnfEvent, RUCI_CNF_EVENT);
        if (sCnfEvent.pci_cmd_subheader != RUCI_CODE_SET_SRC_MATCH_SHORT_ENTRY_CTRL)
        {
            rval = HOSAL_RF_STATUS_CONTENT_ERROR;
            break;
        }
        if (sCnfEvent.status != HOSAL_RF_STATUS_SUCCESS)
        {
            rval = sCnfEvent.status;
            break;
        }        

    } while (0);
    
    return rval;    
}
static hosal_rf_status_t __rf_15p4_2ch_scan_frequency_set(hosal_rf_15p4_2ch_scan_frequency_t *p_freq)
{
    hosal_rf_status_t rval = HOSAL_RF_STATUS_SUCCESS;
    uint8_t cmd_ptr[RUCI_LEN_SET_2CH_SCAN_FREQUENCY];
    ruci_para_cnf_event_t sCnfEvent = {0};

    do
    {
        
        SET_RUCI_PARA_SET_2CH_SCAN_FREQUENCY(cmd_ptr, p_freq->scan_enable, p_freq->rf_freq1, p_freq->rf_freq2);
        log_info_hexdump("cmd_ptr", cmd_ptr, RUCI_LEN_SET_2CH_SCAN_FREQUENCY);
        RUCI_ENDIAN_CONVERT(cmd_ptr, RUCI_SET_2CH_SCAN_FREQUENCY);
        log_info_hexdump("cmd_ptr_endian", cmd_ptr, RUCI_LEN_SET_2CH_SCAN_FREQUENCY);

        while(hosal_rf_wrire_command(cmd_ptr, RUCI_LEN_SET_2CH_SCAN_FREQUENCY) != HOSAL_RF_STATUS_SUCCESS);
        hosal_rf_read_event((uint8_t *)&sCnfEvent);
        

        RUCI_ENDIAN_CONVERT((uint8_t *)&sCnfEvent, RUCI_CNF_EVENT);
        if (sCnfEvent.pci_cmd_subheader != RUCI_CODE_SET_2CH_SCAN_FREQUENCY)
        {
            rval = HOSAL_RF_STATUS_CONTENT_ERROR;
            break;
        }
        if (sCnfEvent.status != HOSAL_RF_STATUS_SUCCESS)
        {
            rval = sCnfEvent.status;
            break;
        }        

    } while (0);
    
    return rval;    
}
static hosal_rf_status_t __rf_15p4_src_match_set(uint32_t enable)
{
    hosal_rf_status_t rval = HOSAL_RF_STATUS_SUCCESS;
    uint8_t cmd_ptr[RUCI_LEN_SET_SRC_MATCH_ENABLE];
    ruci_para_cnf_event_t sCnfEvent = {0};

    do
    {
        SET_RUCI_PARA_SET_SRC_MATCH_ENABLE(cmd_ptr, enable);
        RUCI_ENDIAN_CONVERT(cmd_ptr, RUCI_SET_SRC_MATCH_ENABLE);

        while(hosal_rf_wrire_command(cmd_ptr, RUCI_LEN_SET_SRC_MATCH_ENABLE) != HOSAL_RF_STATUS_SUCCESS);
        hosal_rf_read_event((uint8_t *)&sCnfEvent);
        

        RUCI_ENDIAN_CONVERT((uint8_t *)&sCnfEvent, RUCI_CNF_EVENT);
        if (sCnfEvent.pci_cmd_subheader != RUCI_CODE_SET_SRC_MATCH_ENABLE)
        {
            rval = HOSAL_RF_STATUS_CONTENT_ERROR;
            break;
        }
        if (sCnfEvent.status != HOSAL_RF_STATUS_SUCCESS)
        {
            rval = sCnfEvent.status;
            break;
        }        

    } while (0);
    
    return rval;    
}

static hosal_rf_status_t __rf_15p4_ack_packet_get(hosal_rf_15p4_ack_packet_t *ack)
{
    hosal_rf_status_t rval = HOSAL_RF_STATUS_SUCCESS;
    uint32_t temp_data;
    uint16_t temp_addr;
    uint8_t packet_length;
    uint8_t page;
    uint8_t i;
    uint8_t tmp_rtc_time;
    bool is2bytephr = false;
    bool skip = false;

    /* get address of local data q */
    RfMcu_MemoryGet(0x4038, (uint8_t *)&temp_data, 4);
    page = (uint8_t)((temp_data >> 8) & 0xff);

    /* Start from 0x4000 + (page*64), the 8th bytes is packet len */
    temp_addr = 0x4000 + (page * 64) + 4;
    RfMcu_MemoryGet(temp_addr, (uint8_t *)&temp_data, 4);
    temp_addr += is2bytephr ? 4 : 0;
    RfMcu_MemoryGet(temp_addr, (uint8_t *)&temp_data, 4);
    packet_length = is2bytephr ? (uint8_t)(temp_data & 0xff) : (uint8_t)((temp_data >> 24) & 0xff);
    temp_addr += is2bytephr ? 0 : 4;

    while (packet_length > 0)
    {
        RfMcu_MemoryGet(temp_addr, (uint8_t *)&temp_data, 4);
        for (i = 0; i < 4; i++)
        {
            if (packet_length > 0)
            {
                if (skip)
                {
                    skip = 0;
                }
                else
                {
                    *ack->pdata = (uint8_t)((temp_data >> (8 * i)) & 0xff);
                    ack->pdata += sizeof(uint8_t);
                    packet_length--;
                }
            }
        }
        temp_addr += 4;
    }

    /* 2nd page of local data q, the 6th rtc_time q is for ack */
    page += 1;
    temp_addr = 0x4000 + (page * 64) + (5 * 4);
    RfMcu_MemoryGet(temp_addr, (uint8_t *)ack->ptime, 4);
    tmp_rtc_time = ack->ptime[3];
    ack->ptime[3] = ack->ptime[0];
    ack->ptime[0] = tmp_rtc_time;
    tmp_rtc_time = ack->ptime[1];
    ack->ptime[1] = ack->ptime[2];
    ack->ptime[2] = tmp_rtc_time;
    return rval;
}

static hosal_rf_status_t __rf_15p4_address_filter_set(hosal_rf_15p4_address_filter_t *filter)
{
    hosal_rf_status_t rval = HOSAL_RF_STATUS_SUCCESS;
    uint8_t cmd_ptr[RUCI_LEN_SET15P4_ADDRESS_FILTER];
    ruci_para_cnf_event_t sCnfEvent = {0};

    do
    {
        SET_RUCI_PARA_SET15P4_ADDRESS_FILTER(cmd_ptr, filter->promiscuous,
                                                filter->short_address,
                                                filter->long_address_0,
                                                filter->long_address_1,
                                                filter->panid,
                                                filter->is_coordinator);
        RUCI_ENDIAN_CONVERT(cmd_ptr, RUCI_SET15P4_ADDRESS_FILTER);

        while(hosal_rf_wrire_command(cmd_ptr, RUCI_LEN_SET15P4_ADDRESS_FILTER) != HOSAL_RF_STATUS_SUCCESS);
        hosal_rf_read_event((uint8_t *)&sCnfEvent);
        

        RUCI_ENDIAN_CONVERT((uint8_t *)&sCnfEvent, RUCI_CNF_EVENT);
        if (sCnfEvent.pci_cmd_subheader != RUCI_CODE_SET15P4_ADDRESS_FILTER)
        {
            rval = HOSAL_RF_STATUS_CONTENT_ERROR;
            break;
        }
        if (sCnfEvent.status != HOSAL_RF_STATUS_SUCCESS)
        {
            rval = sCnfEvent.status;
            break;
        }        

    } while (0);
    
    return rval;    
}

static hosal_rf_status_t __rf_15p4_auto_state_set(uint32_t state)
{
    hosal_rf_status_t rval = HOSAL_RF_STATUS_SUCCESS;
    uint8_t cmd_ptr[RUCI_LEN_SET_RFB_AUTO_STATE];
    ruci_para_cnf_event_t sCnfEvent = {0};

    do
    {
        SET_RUCI_PARA_SET_RFB_AUTO_STATE(cmd_ptr, state); 
        RUCI_ENDIAN_CONVERT(cmd_ptr, RUCI_SET_RFB_AUTO_STATE);

        while(hosal_rf_wrire_command(cmd_ptr, RUCI_LEN_SET_RFB_AUTO_STATE) != HOSAL_RF_STATUS_SUCCESS);
        hosal_rf_read_event((uint8_t *)&sCnfEvent);
        
        RUCI_ENDIAN_CONVERT((uint8_t *)&sCnfEvent, RUCI_CNF_EVENT);

        if (sCnfEvent.pci_cmd_subheader != RUCI_CODE_SET_RFB_AUTO_STATE)
        {
            rval = HOSAL_RF_STATUS_CONTENT_ERROR;
            break;
        }
        if (sCnfEvent.status != HOSAL_RF_STATUS_SUCCESS)
        {
            rval = sCnfEvent.status;
            break;
        }        

    } while (0);
    
    return rval;    
}

static hosal_rf_status_t __rf_15p4_ack_pending_set(uint32_t state)
{
    hosal_rf_status_t rval = HOSAL_RF_STATUS_SUCCESS;
    uint8_t cmd_ptr[RUCI_LEN_SET15P4_PENDING_BIT];
    ruci_para_cnf_event_t sCnfEvent = {0};

    do
    {
        SET_RUCI_PARA_SET15P4_PENDING_BIT(cmd_ptr, state); 
        RUCI_ENDIAN_CONVERT(cmd_ptr, RUCI_SET15P4_PENDING_BIT);

        while(hosal_rf_wrire_command(cmd_ptr, RUCI_LEN_SET15P4_PENDING_BIT) != HOSAL_RF_STATUS_SUCCESS);
        hosal_rf_read_event((uint8_t *)&sCnfEvent);

        RUCI_ENDIAN_CONVERT((uint8_t *)&sCnfEvent, RUCI_CNF_EVENT);

        if (sCnfEvent.pci_cmd_subheader != RUCI_CODE_SET15P4_PENDING_BIT)
        {
            rval = HOSAL_RF_STATUS_CONTENT_ERROR;
            break;
        }
        if (sCnfEvent.status != HOSAL_RF_STATUS_SUCCESS)
        {
            rval = sCnfEvent.status;
            break;
        }        

    } while (0);
    
    return rval;    
}


static hosal_rf_status_t __rf_15p4_auto_ack_set(uint32_t state)
{
    hosal_rf_status_t rval = HOSAL_RF_STATUS_SUCCESS;
    uint8_t cmd_ptr[RUCI_LEN_SET15P4_AUTO_ACK];
    ruci_para_cnf_event_t sCnfEvent = {0};

    do
    {
        SET_RUCI_PARA_SET15P4_AUTO_ACK(cmd_ptr, state); 
        RUCI_ENDIAN_CONVERT(cmd_ptr, RUCI_SET15P4_AUTO_ACK);

        while(hosal_rf_wrire_command(cmd_ptr, RUCI_LEN_SET15P4_AUTO_ACK) != HOSAL_RF_STATUS_SUCCESS);
        hosal_rf_read_event((uint8_t *)&sCnfEvent);

        RUCI_ENDIAN_CONVERT((uint8_t *)&sCnfEvent, RUCI_CNF_EVENT);

        if (sCnfEvent.pci_cmd_subheader != RUCI_CODE_SET15P4_AUTO_ACK)
        {
            rval = HOSAL_RF_STATUS_CONTENT_ERROR;
            break;
        }
        if (sCnfEvent.status != HOSAL_RF_STATUS_SUCCESS)
        {
            rval = sCnfEvent.status;
            break;
        }        

    } while (0);
    
    return rval;    
}

static hosal_rf_status_t __rf_15p4_phy_pib_set(hosal_rf_15p4_phy_pib_t *pib)
{
    hosal_rf_status_t rval = HOSAL_RF_STATUS_SUCCESS;
    uint8_t cmd_ptr[RUCI_LEN_SET15P4_PHY_PIB];
    ruci_para_cnf_event_t sCnfEvent = {0};

    do
    {
        SET_RUCI_PARA_SET15P4_PHY_PIB(cmd_ptr, pib->turnaround_time, 
                                        pib->cca_mode,
                                        pib->cca_threshold,
                                        pib->cca_duration);

        RUCI_ENDIAN_CONVERT(cmd_ptr, RUCI_SET15P4_PHY_PIB);

        while(hosal_rf_wrire_command(cmd_ptr, RUCI_LEN_SET15P4_PHY_PIB) != HOSAL_RF_STATUS_SUCCESS);
        hosal_rf_read_event((uint8_t *)&sCnfEvent);
        
        RUCI_ENDIAN_CONVERT((uint8_t *)&sCnfEvent, RUCI_CNF_EVENT);

        if (sCnfEvent.pci_cmd_subheader != RUCI_CODE_SET15P4_PHY_PIB)
        {
            rval = HOSAL_RF_STATUS_CONTENT_ERROR;
            break;
        }
        if (sCnfEvent.status != HOSAL_RF_STATUS_SUCCESS)
        {
            rval = sCnfEvent.status;
            break;
        }        

    } while (0);

    return rval;
}

static hosal_rf_status_t __rf_15p4_mac_pib_set(hosal_rf_15p4_mac_pib_t *pib)
{
    hosal_rf_status_t rval = HOSAL_RF_STATUS_SUCCESS;
    uint8_t cmd_ptr[RUCI_LEN_SET15P4_MAC_PIB];
    ruci_para_cnf_event_t sCnfEvent = {0};

    do
    {
        SET_RUCI_PARA_SET15P4_MAC_PIB(cmd_ptr, pib->backoff_period, 
                                        pib->ack_wait_duration, 
                                        pib->max_BE, 
                                        pib->max_CSMA_backoffs, 
                                        pib->max_frame_total_wait_time,
                                        pib->max_frame_retries, 
                                        pib->min_BE);

        RUCI_ENDIAN_CONVERT(cmd_ptr, RUCI_SET15P4_SW_MAC);        

        while(hosal_rf_wrire_command(cmd_ptr, RUCI_LEN_SET15P4_MAC_PIB) != HOSAL_RF_STATUS_SUCCESS);
        hosal_rf_read_event((uint8_t *)&sCnfEvent);        
        
        RUCI_ENDIAN_CONVERT((uint8_t *)&sCnfEvent, RUCI_CNF_EVENT);

        if (sCnfEvent.pci_cmd_subheader != RUCI_CODE_SET15P4_MAC_PIB)
        {
            rval = HOSAL_RF_STATUS_CONTENT_ERROR;
            break;
        }
        if (sCnfEvent.status != HOSAL_RF_STATUS_SUCCESS)
        {
            rval = sCnfEvent.status;
            break;
        }        

    } while (0);

    return rval;
}
static hosal_rf_status_t __rf_modem_set(hosal_rf_modem_t modem)
{
    uint8_t *cmd_ptr = NULL;
    uint16_t cmd_len = 0;
    uint8_t cfn_sub_hdr = 0;
    ruci_para_cnf_event_t sCnfEvent = {0};
    hosal_rf_status_t rval = HOSAL_RF_STATUS_SUCCESS;

    do
    {
        if(modem == HOSAL_RF_MODEM_FSK)
        {
            cmd_ptr = pvPortMalloc(RUCI_LEN_INITIATE_FSK);

            if(cmd_ptr == NULL)
            {
                rval = HOSAL_RF_STATUS_NO_MEMORY;
                break;
            }

            SET_RUCI_PARA_INITIATE_FSK(cmd_ptr, 0);
            RUCI_ENDIAN_CONVERT(cmd_ptr, RUCI_INITIATE_FSK);
            cmd_len = RUCI_LEN_INITIATE_FSK;
            cfn_sub_hdr = RUCI_CODE_INITIATE_FSK;
        }
        else if(modem == HOSAL_RF_MODEM_2P4G_OQPSK)
        {
            cmd_ptr = pvPortMalloc(sizeof(ruci_para_initiate_zigbee_t));

            if(cmd_ptr == NULL)
            {
                rval = HOSAL_RF_STATUS_NO_MEMORY;
                break;
            }
            SET_RUCI_PARA_INITIATE_ZIGBEE(cmd_ptr);
            RUCI_ENDIAN_CONVERT(cmd_ptr, RUCI_INITIATE_ZIGBEE);

            cmd_len = RUCI_LEN_INITIATE_ZIGBEE;
            cfn_sub_hdr = RUCI_CODE_INITIATE_ZIGBEE;

        }
        else if(modem == HOSAL_RF_MODEM_BLE)
        {

        }
        else if(modem == HOSAL_RF_MODEM_SUBG_OQPSK)
        {
            cmd_ptr = pvPortMalloc(RUCI_LEN_INITIATE_OQPSK);

            if(cmd_ptr == NULL)
            {
                rval = HOSAL_RF_STATUS_NO_MEMORY;
                break;
            }

            SET_RUCI_PARA_INITIATE_OQPSK(cmd_ptr, 0);
            RUCI_ENDIAN_CONVERT(cmd_ptr, RUCI_INITIATE_OQPSK);
            cmd_len = RUCI_LEN_INITIATE_OQPSK;
            cfn_sub_hdr = RUCI_CODE_INITIATE_OQPSK;
        }

        while(hosal_rf_wrire_command(cmd_ptr, cmd_len) != HOSAL_RF_STATUS_SUCCESS);
        hosal_rf_read_event((uint8_t *)&sCnfEvent);
        
        RUCI_ENDIAN_CONVERT((uint8_t *)&sCnfEvent, RUCI_CNF_EVENT);
        if (sCnfEvent.pci_cmd_subheader != cfn_sub_hdr)
        {
            rval = HOSAL_RF_STATUS_CONTENT_ERROR;
            break;
        }
        if (sCnfEvent.status != HOSAL_RF_STATUS_SUCCESS)
        {
            rval = sCnfEvent.status;
            break;
        }

    } while (0);

    if(cmd_ptr)
        vPortFree(cmd_ptr);
    
    return rval;
}

static hosal_rf_status_t __rf_tx_pwr_comp_set(hosal_rf_modem_t *modem)
{
    uint8_t *cmd_ptr = NULL;
    uint16_t cmd_len = 0;
    uint8_t cfn_sub_hdr = 0;
    ruci_para_cnf_event_t sCnfEvent = {0};
    hosal_rf_status_t rval = HOSAL_RF_STATUS_SUCCESS;

    do
    {

    #if (RF_MCU_CHIP_MODEL == RF_MCU_CHIP_569MP)
        uint32_t r_txpolyb_gain = 0;
        uint32_t r_pab_pw_pre = 0;
        uint8_t  r_modem_type = 0;

        cmd_ptr = pvPortMalloc(RUCI_LEN_SET_TX_POWER_COMPENSATION);

        if(cmd_ptr == NULL)
        {
            rval = HOSAL_RF_STATUS_NO_MEMORY;
            break;
        }

        RfMcu_MemoryGet(0x034C, (uint8_t *)&r_txpolyb_gain, 4);
        RfMcu_MemoryGet(0x0348, (uint8_t *)&r_pab_pw_pre, 4);

        r_txpolyb_gain = (r_txpolyb_gain>>16) & 0x3F;
        r_pab_pw_pre = (r_pab_pw_pre>>12) & 0x3;

        switch (*modem)
        {
            case HOSAL_RF_MODEM_BLE:
                r_modem_type = 0;
                break;
            case HOSAL_RF_MODEM_2P4G_OQPSK:
                r_modem_type = 1;
                break;
            default:
                break;
        }
        log_info("modem type: %d", r_modem_type);
        /* Update tx power compensation setting to lower layer HW */
        SET_RUCI_PARA_SET_TX_POWER_COMPENSATION(cmd_ptr, 0, r_txpolyb_gain, r_pab_pw_pre, r_modem_type);
        RUCI_ENDIAN_CONVERT(cmd_ptr, RUCI_SET_TX_POWER_COMPENSATION);
    #endif

        while(hosal_rf_wrire_command(cmd_ptr, RUCI_LEN_SET_TX_POWER_COMPENSATION) != HOSAL_RF_STATUS_SUCCESS);
        hosal_rf_read_event((uint8_t *)&sCnfEvent);
        
        RUCI_ENDIAN_CONVERT((uint8_t *)&sCnfEvent, RUCI_CNF_EVENT);
        if (sCnfEvent.pci_cmd_subheader != RUCI_CODE_SET_TX_POWER_COMPENSATION)
        {
            rval = HOSAL_RF_STATUS_CONTENT_ERROR;
            break;
        }
        if (sCnfEvent.status != HOSAL_RF_STATUS_SUCCESS)
        {
            rval = sCnfEvent.status;
            break;
        }        

    } while (0);

    return rval;
}

static hosal_rf_status_t __rf_tx_pwr_ch_comp_set(hosal_rf_tx_power_ch_comp_t *tx_pwr_ch_comp_ctrl)
{
    uint8_t *cmd_ptr = NULL;
    uint16_t cmd_len = 0;
    uint8_t cfn_sub_hdr = 0;
    ruci_para_cnf_event_t sCnfEvent = {0};
    hosal_rf_status_t rval = HOSAL_RF_STATUS_SUCCESS;

    do
    {

    #if (RF_MCU_CHIP_MODEL == RF_MCU_CHIP_569MP)
        int8_t r_tx_pwr_offset0 = 0;
        int8_t r_tx_pwr_offset1 = 0;
        int8_t r_tx_pwr_offset2 = 0;
        int8_t r_tx_pwr_offset3 = 0;
        uint8_t r_modem_type = 0;

        mp_tx_power_trim_t  sTx_power_trim;

        MpCalRftrimRead(MP_ID_TX_POWER_TRIM, MP_CNT_TX_POWER_TRIM, (uint8_t *)(&sTx_power_trim));
        log_info("default stage: %d", sTx_power_trim.tx_gain_idx_2g_fsk);

        r_tx_pwr_offset0 = tx_pwr_ch_comp_ctrl->tx_power_stage0 - sTx_power_trim.tx_gain_idx_2g_fsk;
        r_tx_pwr_offset1 = tx_pwr_ch_comp_ctrl->tx_power_stage1 - sTx_power_trim.tx_gain_idx_2g_fsk;
        r_tx_pwr_offset2 = tx_pwr_ch_comp_ctrl->tx_power_stage2 - sTx_power_trim.tx_gain_idx_2g_fsk;
        r_tx_pwr_offset3 = tx_pwr_ch_comp_ctrl->tx_power_stage3 - sTx_power_trim.tx_gain_idx_2g_fsk;

        log_info("offset: %d, %d, %d, %d", r_tx_pwr_offset0, r_tx_pwr_offset1, r_tx_pwr_offset2, r_tx_pwr_offset3);

        cmd_ptr = pvPortMalloc(RUCI_LEN_SET_TX_POWER_CHANNEL_COMPENSATION);

        if(cmd_ptr == NULL)
        {
            rval = HOSAL_RF_STATUS_NO_MEMORY;
            break;
        }
        
        switch (tx_pwr_ch_comp_ctrl->modem_type)
        {
            case HOSAL_RF_MODEM_BLE:
                r_modem_type = 0;
                break;
            case HOSAL_RF_MODEM_2P4G_OQPSK:
                r_modem_type = 1;
                break;
            default:
                break;
        }
        log_info("modem type: %d", r_modem_type);
        /* Update tx power compensation setting to lower layer HW */
        SET_RUCI_PARA_SET_TX_POWER_CHANNEL_COMPENSATION(cmd_ptr, 
                                                        r_tx_pwr_offset0, 
                                                        r_tx_pwr_offset1, 
                                                        r_tx_pwr_offset2, 
                                                        r_tx_pwr_offset3, 
                                                        r_modem_type);
        RUCI_ENDIAN_CONVERT(cmd_ptr, RUCI_SET_TX_POWER_CHANNEL_COMPENSATION);
    #endif

        while(hosal_rf_wrire_command(cmd_ptr, RUCI_LEN_SET_TX_POWER_CHANNEL_COMPENSATION) != HOSAL_RF_STATUS_SUCCESS);
        hosal_rf_read_event((uint8_t *)&sCnfEvent);
        
        RUCI_ENDIAN_CONVERT((uint8_t *)&sCnfEvent, RUCI_CNF_EVENT);
        if (sCnfEvent.pci_cmd_subheader != RUCI_CODE_SET_TX_POWER_CHANNEL_COMPENSATION)
        {
            rval = HOSAL_RF_STATUS_CONTENT_ERROR;
            break;
        }
        if (sCnfEvent.status != HOSAL_RF_STATUS_SUCCESS)
        {
            rval = sCnfEvent.status;
            break;
        }        

    } while (0);

    return rval;
}

static hosal_rf_status_t __rf_tx_pwr_comp_seg_set(hosal_rf_tx_power_comp_seg_t *tx_pwr_comp_seg_ctrl)
{
    uint8_t *cmd_ptr = NULL;
    uint16_t cmd_len = 0;
    uint8_t cfn_sub_hdr = 0;
    ruci_para_cnf_event_t sCnfEvent = {0};
    hosal_rf_status_t rval = HOSAL_RF_STATUS_SUCCESS;

    do
    {

    #if (RF_MCU_CHIP_MODEL == RF_MCU_CHIP_569MP)
        // uint8_t r_tx_pwr_segmentA = 0;
        // uint8_t r_tx_pwr_segmentB = 0;
        // uint8_t r_tx_pwr_segmentC = 0;
        uint8_t r_modem_type = 0;

        log_info("segment: %d, %d, %d", 
            tx_pwr_comp_seg_ctrl->segmentA, 
            tx_pwr_comp_seg_ctrl->segmentB, 
            tx_pwr_comp_seg_ctrl->segmentC);

        cmd_ptr = pvPortMalloc(RUCI_LEN_SET_TX_POWER_CHANNEL_SEGMENT);

        if(cmd_ptr == NULL)
        {
            rval = HOSAL_RF_STATUS_NO_MEMORY;
            break;
        }
        
        switch (tx_pwr_comp_seg_ctrl->modem_type)
        {
            case HOSAL_RF_MODEM_BLE:
                r_modem_type = 0;
                break;
            case HOSAL_RF_MODEM_2P4G_OQPSK:
                r_modem_type = 1;
                break;
            default:
                break;
        }
        log_info("modem type: %d", r_modem_type);

        SET_RUCI_PARA_SET_TX_POWER_CHANNEL_SEGMENT(cmd_ptr, 
                                                   tx_pwr_comp_seg_ctrl->segmentA, 
                                                   tx_pwr_comp_seg_ctrl->segmentB, 
                                                   tx_pwr_comp_seg_ctrl->segmentC,  
                                                   r_modem_type);
        RUCI_ENDIAN_CONVERT(cmd_ptr, RUCI_SET_TX_POWER_CHANNEL_SEGMENT);
    #endif

        while(hosal_rf_wrire_command(cmd_ptr, RUCI_LEN_SET_TX_POWER_CHANNEL_SEGMENT) != HOSAL_RF_STATUS_SUCCESS);
        hosal_rf_read_event((uint8_t *)&sCnfEvent);
        
        RUCI_ENDIAN_CONVERT((uint8_t *)&sCnfEvent, RUCI_CNF_EVENT);
        if (sCnfEvent.pci_cmd_subheader != RUCI_CODE_SET_TX_POWER_CHANNEL_SEGMENT)
        {
            rval = HOSAL_RF_STATUS_CONTENT_ERROR;
            break;
        }
        if (sCnfEvent.status != HOSAL_RF_STATUS_SUCCESS)
        {
            rval = sCnfEvent.status;
            break;
        }        

    } while (0);

    return rval;
}

static hosal_rf_status_t __rf_frequency_set(uint32_t frequency)
{
    hosal_rf_status_t rval = HOSAL_RF_STATUS_SUCCESS;
    uint8_t cmd_ptr[RUCI_LEN_SET_RF_FREQUENCY];
    ruci_para_cnf_event_t sCnfEvent = {0};

    do
    {
        SET_RUCI_PARA_SET_RF_FREQUENCY(cmd_ptr, frequency);

        RUCI_ENDIAN_CONVERT(cmd_ptr, RUCI_SET_RF_FREQUENCY);

        while(hosal_rf_wrire_command(cmd_ptr, RUCI_LEN_SET_RF_FREQUENCY) != HOSAL_RF_STATUS_SUCCESS);
        hosal_rf_read_event((uint8_t *)&sCnfEvent);
        

        RUCI_ENDIAN_CONVERT((uint8_t *)&sCnfEvent, RUCI_CNF_EVENT);
        if (sCnfEvent.pci_cmd_subheader != RUCI_CODE_SET_RF_FREQUENCY)
        {
            rval = HOSAL_RF_STATUS_CONTENT_ERROR;
            break;
        }
        if (sCnfEvent.status != HOSAL_RF_STATUS_SUCCESS)
        {
            rval = sCnfEvent.status;
            break;
        }        

    } while (0);

    return rval;
}

static hosal_rf_status_t __rf_sleep_set(uint32_t enable)
{
    hosal_rf_status_t rval = HOSAL_RF_STATUS_SUCCESS;
    uint8_t cmd_ptr[RUCI_LEN_SET_RF_SLEEP];
    ruci_para_cnf_event_t sCnfEvent = {0};

    do
    {
        SET_RUCI_PARA_SET_RF_SLEEP(cmd_ptr, enable);
        RUCI_ENDIAN_CONVERT(cmd_ptr, RUCI_SET_RF_SLEEP);

        while(hosal_rf_wrire_command(cmd_ptr, RUCI_LEN_SET_RF_SLEEP) != HOSAL_RF_STATUS_SUCCESS);
        hosal_rf_read_event((uint8_t *)&sCnfEvent);
        

        RUCI_ENDIAN_CONVERT((uint8_t *)&sCnfEvent, RUCI_CNF_EVENT);
        if (sCnfEvent.pci_cmd_subheader != RUCI_CODE_SET_RF_SLEEP)
        {
            rval = HOSAL_RF_STATUS_CONTENT_ERROR;
            break;
        }
        if (sCnfEvent.status != HOSAL_RF_STATUS_SUCCESS)
        {
            rval = sCnfEvent.status;
            break;
        }        

    } while (0);

    return rval;
}

static hosal_rf_status_t __rf_idle_set(void)
{
    hosal_rf_status_t rval = HOSAL_RF_STATUS_SUCCESS;
    uint8_t cmd_ptr[RUCI_LEN_SET_RF_IDLE];
    ruci_para_cnf_event_t sCnfEvent = {0};

    do
    {
        SET_RUCI_PARA_SET_RF_IDLE(cmd_ptr);
        RUCI_ENDIAN_CONVERT(cmd_ptr, RUCI_SET_RF_IDLE);

        while(hosal_rf_wrire_command(cmd_ptr, RUCI_LEN_SET_RF_IDLE) !=HOSAL_RF_STATUS_SUCCESS);
        hosal_rf_read_event((uint8_t *)&sCnfEvent);
        
        RUCI_ENDIAN_CONVERT((uint8_t *)&sCnfEvent, RUCI_CNF_EVENT);
        if (sCnfEvent.pci_cmd_subheader != RUCI_CODE_SET_RF_IDLE)
        {
            rval = HOSAL_RF_STATUS_CONTENT_ERROR;
            break;
        }
        if (sCnfEvent.status != HOSAL_RF_STATUS_SUCCESS)
        {
            rval = sCnfEvent.status;
            break;
        }        

    } while (0);

    return rval;
}

static hosal_rf_status_t __rf_key_set(uint8_t *pKey)
{
    hosal_rf_status_t rval = HOSAL_RF_STATUS_SUCCESS;
    uint8_t cmd_ptr[RUCI_LEN_SET_RFE_SECURITY];
    ruci_para_cnf_event_t sCnfEvent = {0};

    do
    {
        SET_RUCI_PARA_SET_RFE_SECURITY(cmd_ptr, *pKey, *(pKey + 1), *(pKey + 2), *(pKey + 3), *(pKey + 4)
                                    , *(pKey + 5), *(pKey + 6), *(pKey + 7), *(pKey + 8), *(pKey + 9), *(pKey + 10), *(pKey + 11)
                                    , *(pKey + 12), *(pKey + 13), *(pKey + 14), *(pKey + 15)
                                    , 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 );

        RUCI_ENDIAN_CONVERT(cmd_ptr, RUCI_SET_RFE_SECURITY);

        while(hosal_rf_wrire_command(cmd_ptr, RUCI_LEN_SET_RFE_SECURITY) != HOSAL_RF_STATUS_SUCCESS);
        hosal_rf_read_event((uint8_t *)&sCnfEvent);

        RUCI_ENDIAN_CONVERT((uint8_t *)&sCnfEvent, RUCI_CNF_EVENT);
        if (sCnfEvent.pci_cmd_subheader != RUCI_CODE_SET_RFE_SECURITY)
        {
            rval = HOSAL_RF_STATUS_CONTENT_ERROR;
            break;
        }
        if (sCnfEvent.status != HOSAL_RF_STATUS_SUCCESS)
        {
            rval = sCnfEvent.status;
            break;
        }

    } while (0);

    return rval;
}

static hosal_rf_status_t __rf_pta_ctrl_set(hosal_rf_pta_ctrl_t *pta_ctrl)
{
    hosal_rf_status_t rval = HOSAL_RF_STATUS_SUCCESS;
    uint8_t cmd_ptr[RUCI_LEN_SET_PTA_DEFAULT];
    ruci_para_cnf_event_t sCnfEvent = {0};

    do
    {
        SET_RUCI_PARA_SET_PTA_DEFAULT(cmd_ptr, pta_ctrl->enable, pta_ctrl->inverse);

        RUCI_ENDIAN_CONVERT(cmd_ptr, RUCI_SET_PTA_DEFAULT);

        while(hosal_rf_wrire_command(cmd_ptr, RUCI_LEN_SET_PTA_DEFAULT) != HOSAL_RF_STATUS_SUCCESS);
        hosal_rf_read_event((uint8_t *)&sCnfEvent);

        RUCI_ENDIAN_CONVERT((uint8_t *)&sCnfEvent, RUCI_CNF_EVENT);
        if (sCnfEvent.pci_cmd_subheader != RUCI_CODE_SET_PTA_DEFAULT)
        {
            rval = HOSAL_RF_STATUS_CONTENT_ERROR;
            break;
        }
        if (sCnfEvent.status != HOSAL_RF_STATUS_SUCCESS)
        {
            rval = sCnfEvent.status;
            break;
        }

    } while (0);

    return rval;
}

static hosal_rf_status_t __rf_rssi_get(int *rssi)
{
    hosal_rf_status_t rval = HOSAL_RF_STATUS_SUCCESS;
    ruci_para_get_rssi_event_t sGetRssiEvent = {0};
    uint8_t cmd_ptr[RUCI_LEN_GET_RSSI];
    ruci_para_cnf_event_t sCnfEvent = {0};

    do
    {
        SET_RUCI_PARA_GET_RSSI(cmd_ptr);

        RUCI_ENDIAN_CONVERT(cmd_ptr, RUCI_GET_RSSI);

        while(hosal_rf_wrire_command(cmd_ptr, RUCI_LEN_GET_RSSI) != HOSAL_RF_STATUS_SUCCESS);
        hosal_rf_read_event((uint8_t *)&sCnfEvent);
        hosal_rf_read_event((uint8_t *)&sGetRssiEvent);
        
        RUCI_ENDIAN_CONVERT((uint8_t *)&sCnfEvent, RUCI_CNF_EVENT);

        if (sCnfEvent.pci_cmd_subheader != RUCI_CODE_GET_RSSI)
        {
            rval = HOSAL_RF_STATUS_CONTENT_ERROR;
            break;
        }
        if (sCnfEvent.status != HOSAL_RF_STATUS_SUCCESS)
        {
            rval = sCnfEvent.status;
            break;
        }

        RUCI_ENDIAN_CONVERT((uint8_t *)&sGetRssiEvent, RUCI_GET_RSSI_EVENT);
        if (sGetRssiEvent.sub_header != RUCI_CODE_GET_RSSI_EVENT)
        {
            rval = HOSAL_RF_STATUS_CONTENT_ERROR;
            break;
        }
        *rssi = sGetRssiEvent.rssi;
    } while (0);
    
    return rval;
}

static hosal_rf_status_t __rf_tx_data_start_set(hosal_rf_tx_data_t *tx_data)
{
    hosal_rf_status_t rval = HOSAL_RF_STATUS_SUCCESS;
    uint8_t *cmd_ptr = NULL;
    uint16_t tmp_len = 2;

    do
    {
        tmp_len +=tx_data->data_len;
        cmd_ptr = pvPortMalloc(RUCI_LEN_SET_TX_CONTROL_FIELD + tx_data->data_len);

        if(cmd_ptr == NULL)
        {
            rval = HOSAL_RF_STATUS_NO_MEMORY;
            break;
        }

        SET_RUCI_PARA_SET_TX_CONTROL_FIELD(cmd_ptr, tx_data->control, tx_data->dsn);
        RUCI_ENDIAN_CONVERT(cmd_ptr, RUCI_SET_TX_CONTROL_FIELD);
        memcpy(&cmd_ptr[2], (uint8_t *)&tmp_len, 2);
        memcpy(&cmd_ptr[RUCI_LEN_SET_TX_CONTROL_FIELD], tx_data->pData, tx_data->data_len);

        rval = hosal_rf_write_tx_data(cmd_ptr, RUCI_LEN_SET_TX_CONTROL_FIELD + tx_data->data_len);
        
    } while (0);
    
    if(cmd_ptr)
        vPortFree(cmd_ptr);

    return rval;
}

static hosal_rf_status_t __rf_sub_qpsk_data_rate_set(hosal_rf_phy_data_rate_t data_rate)
{
    hosal_rf_status_t rval = HOSAL_RF_STATUS_SUCCESS;
    uint8_t cmd_ptr[RUCI_LEN_SET_OQPSK_MODEM];
    ruci_para_cnf_event_t sCnfEvent = {0};

    do
    {
        SET_RUCI_PARA_SET_OQPSK_MODEM(cmd_ptr, data_rate);
        RUCI_ENDIAN_CONVERT(cmd_ptr, RUCI_SET_OQPSK_MODEM);

        while(hosal_rf_wrire_command(cmd_ptr, RUCI_LEN_SET_OQPSK_MODEM)!=HOSAL_RF_STATUS_SUCCESS);
        hosal_rf_read_event((uint8_t *)&sCnfEvent);        
        
        RUCI_ENDIAN_CONVERT((uint8_t *)&sCnfEvent, RUCI_CNF_EVENT);

        if (sCnfEvent.pci_cmd_subheader != RUCI_CODE_SET_OQPSK_MODEM)
        {
            rval = HOSAL_RF_STATUS_CONTENT_ERROR;
            break;
        }
        if (sCnfEvent.status != HOSAL_RF_STATUS_SUCCESS)
        {
            rval = sCnfEvent.status;
            break;
        }    
        
    } while (0);
    
    return rval;
}


static hosal_rf_status_t __rf_sub_qpsk_mac_set(hosal_rf_mac_set_t *mac_set)
{
    hosal_rf_status_t rval = HOSAL_RF_STATUS_SUCCESS;
    uint8_t cmd_ptr[RUCI_LEN_SET_OQPSK_MAC];
    ruci_para_cnf_event_t sCnfEvent = {0};

    do
    {
        SET_RUCI_PARA_SET_OQPSK_MAC(cmd_ptr, mac_set->crc_type, mac_set->whiten_enable);
        RUCI_ENDIAN_CONVERT(cmd_ptr, RUCI_SET_OQPSK_MAC);

        while(hosal_rf_wrire_command(cmd_ptr, RUCI_LEN_SET_OQPSK_MAC)!=HOSAL_RF_STATUS_SUCCESS);
        hosal_rf_read_event((uint8_t *)&sCnfEvent);        
        
        RUCI_ENDIAN_CONVERT((uint8_t *)&sCnfEvent, RUCI_CNF_EVENT);

        if (sCnfEvent.pci_cmd_subheader != RUCI_CODE_SET_OQPSK_MAC)
        {
            rval = HOSAL_RF_STATUS_CONTENT_ERROR;
            break;
        }
        if (sCnfEvent.status != HOSAL_RF_STATUS_SUCCESS)
        {
            rval = sCnfEvent.status;
            break;
        }    
        
    } while (0);

    return rval;
}

static hosal_rf_status_t __rf_sub_fsk_modem_config_set(hosal_rf_modem_config_set_t *config)
{
    hosal_rf_status_t rval = HOSAL_RF_STATUS_SUCCESS;
    uint8_t cmd_ptr[RUCI_LEN_SET_FSK_MODEM];
    ruci_para_cnf_event_t sCnfEvent = {0};

    do
    {
        SET_RUCI_PARA_SET_FSK_MODEM(cmd_ptr, config->data_rate, config->modulation_index);
        RUCI_ENDIAN_CONVERT(cmd_ptr, RUCI_SET_FSK_MODEM);

        while(hosal_rf_wrire_command(cmd_ptr, RUCI_LEN_SET_FSK_MODEM) != HOSAL_RF_STATUS_SUCCESS);
        hosal_rf_read_event((uint8_t *)&sCnfEvent);        
        
        RUCI_ENDIAN_CONVERT((uint8_t *)&sCnfEvent, RUCI_CNF_EVENT);

        if (sCnfEvent.pci_cmd_subheader != RUCI_CODE_SET_FSK_MODEM)
        {
            rval = HOSAL_RF_STATUS_CONTENT_ERROR;
            break;
        }
        if (sCnfEvent.status != HOSAL_RF_STATUS_SUCCESS)
        {
            rval = sCnfEvent.status;
            break;
        }    
        
    } while (0);
    
    return rval;
}


static hosal_rf_status_t __rf_sub_fsk_mac_set(hosal_rf_mac_set_t *mac_set)
{
    hosal_rf_status_t rval = HOSAL_RF_STATUS_SUCCESS;
    uint8_t cmd_ptr[RUCI_LEN_SET_FSK_MAC];
    ruci_para_cnf_event_t sCnfEvent = {0};

    do
    {
        SET_RUCI_PARA_SET_FSK_MAC(cmd_ptr, mac_set->crc_type, mac_set->whiten_enable);
        RUCI_ENDIAN_CONVERT(cmd_ptr, RUCI_SET_FSK_MAC);

        while(hosal_rf_wrire_command(cmd_ptr, RUCI_LEN_SET_FSK_MAC) != HOSAL_RF_STATUS_SUCCESS);
        hosal_rf_read_event((uint8_t *)&sCnfEvent);        
        
        RUCI_ENDIAN_CONVERT((uint8_t *)&sCnfEvent, RUCI_CNF_EVENT);

        if (sCnfEvent.pci_cmd_subheader != RUCI_CODE_SET_FSK_MAC)
        {
            rval = HOSAL_RF_STATUS_CONTENT_ERROR;
            break;
        }
        if (sCnfEvent.status != HOSAL_RF_STATUS_SUCCESS)
        {
            rval = sCnfEvent.status;
            break;
        }    
        
    } while (0);

    return rval;
}

static hosal_rf_status_t __rf_sub_qpsk_preamble_set(uint32_t preamble_len)
{
    hosal_rf_status_t rval = HOSAL_RF_STATUS_SUCCESS;
    uint8_t cmd_ptr[RUCI_LEN_SET_OQPSK_EXTRA_PREAMBLE];
    ruci_para_cnf_event_t sCnfEvent = {0};

    do
    {
        SET_RUCI_PARA_SET_OQPSK_EXTRA_PREAMBLE(cmd_ptr, preamble_len);
        RUCI_ENDIAN_CONVERT(cmd_ptr, RUCI_SET_OQPSK_PREAMBLE);

        while(hosal_rf_wrire_command(cmd_ptr, RUCI_LEN_SET_OQPSK_EXTRA_PREAMBLE)!=HOSAL_RF_STATUS_SUCCESS);
        hosal_rf_read_event((uint8_t *)&sCnfEvent);        
        
        RUCI_ENDIAN_CONVERT((uint8_t *)&sCnfEvent, RUCI_CNF_EVENT);

        if (sCnfEvent.pci_cmd_subheader != RUCI_CODE_SET_OQPSK_EXTRA_PREAMBLE)
        {
            rval = HOSAL_RF_STATUS_CONTENT_ERROR;
            break;
        }
        if (sCnfEvent.status != HOSAL_RF_STATUS_SUCCESS)
        {
            rval = sCnfEvent.status;
            break;
        }    
        
    } while (0);

    return rval;
}

static hosal_rf_status_t __rf_sub_fsk_preamble_set(uint32_t preamble_len)
{
    hosal_rf_status_t rval = HOSAL_RF_STATUS_SUCCESS;
    uint8_t cmd_ptr[RUCI_LEN_SET_FSK_PREAMBLE];
    ruci_para_cnf_event_t sCnfEvent = {0};

    do
    {
        SET_RUCI_PARA_SET_FSK_PREAMBLE(cmd_ptr, preamble_len);
        RUCI_ENDIAN_CONVERT(cmd_ptr, RUCI_SET_FSK_PREAMBLE);

        while(hosal_rf_wrire_command(cmd_ptr, RUCI_LEN_SET_FSK_PREAMBLE) != HOSAL_RF_STATUS_SUCCESS);
        hosal_rf_read_event((uint8_t *)&sCnfEvent);        
        
        RUCI_ENDIAN_CONVERT((uint8_t *)&sCnfEvent, RUCI_CNF_EVENT);

        if (sCnfEvent.pci_cmd_subheader != RUCI_CODE_SET_FSK_PREAMBLE)
        {
            rval = HOSAL_RF_STATUS_CONTENT_ERROR;
            break;
        }
        if (sCnfEvent.status != HOSAL_RF_STATUS_SUCCESS)
        {
            rval = sCnfEvent.status;
            break;
        }    
        
    } while (0);

    return rval;
}

static hosal_rf_status_t __rf_sub_fsk_sfd_set(uint32_t sfd)
{
    hosal_rf_status_t rval = HOSAL_RF_STATUS_SUCCESS;
    uint8_t cmd_ptr[RUCI_LEN_SET_FSK_SFD];
    ruci_para_cnf_event_t sCnfEvent = {0};

    do
    {
        SET_RUCI_PARA_SET_FSK_SFD(cmd_ptr, sfd);
        RUCI_ENDIAN_CONVERT(cmd_ptr, RUCI_SET_FSK_SFD);

        while(hosal_rf_wrire_command(cmd_ptr, RUCI_LEN_SET_FSK_SFD)!=HOSAL_RF_STATUS_SUCCESS);
        hosal_rf_read_event((uint8_t *)&sCnfEvent);        
        
        RUCI_ENDIAN_CONVERT((uint8_t *)&sCnfEvent, RUCI_CNF_EVENT);

        if (sCnfEvent.pci_cmd_subheader != RUCI_CODE_SET_FSK_SFD)
        {
            rval = HOSAL_RF_STATUS_CONTENT_ERROR;
            break;
        }
        if (sCnfEvent.status != HOSAL_RF_STATUS_SUCCESS)
        {
            rval = sCnfEvent.status;
            break;
        }
        
    } while (0);

    return rval;
}

static hosal_rf_status_t __rf_sub_fsk_filter_set(uint32_t filter)
{
    hosal_rf_status_t rval = HOSAL_RF_STATUS_SUCCESS;
    uint8_t cmd_ptr[RUCI_LEN_SET_FSK_TYPE];
    ruci_para_cnf_event_t sCnfEvent = {0};

    do
    {
        SET_RUCI_PARA_SET_FSK_TYPE(cmd_ptr, filter);
        RUCI_ENDIAN_CONVERT(cmd_ptr, RUCI_SET_FSK_TYPE);

        while(hosal_rf_wrire_command(cmd_ptr, RUCI_LEN_SET_FSK_TYPE) !=HOSAL_RF_STATUS_SUCCESS);
        hosal_rf_read_event((uint8_t *)&sCnfEvent);        
        
        RUCI_ENDIAN_CONVERT((uint8_t *)&sCnfEvent, RUCI_CNF_EVENT);

        if (sCnfEvent.pci_cmd_subheader != RUCI_CODE_SET_FSK_TYPE)
        {
            rval = HOSAL_RF_STATUS_CONTENT_ERROR;
            break;
        }
        if (sCnfEvent.status != HOSAL_RF_STATUS_SUCCESS)
        {
            rval = sCnfEvent.status;
            break;
        }
        
    } while (0);

    return rval;
}
static hosal_rf_status_t __rf_15p4_rx_pkt_channel_get(hosal_rf_15p4_rx_pkt_channel_t *rx)
{
    hosal_rf_status_t rval = HOSAL_RF_STATUS_SUCCESS;
    uint8_t channel_tmp;
    uint32_t temp_data;
    uint8_t page;
    uint16_t q_addr;    

    /* get address of 2nd page in local data q */
    RfMcu_MemoryGet(0x04038, (uint8_t *)&temp_data, 4);
    page = (uint8_t)((temp_data >> 8) & 0xff) + 1;

    /* Start from 0x4000 + (page*64), the 9th 4-byte*/
    if (rx->rx_cnt < 4)
    {
        q_addr = 0x4000 + (page * 64) + (9 * 4);
        RfMcu_MemoryGet(q_addr, (uint8_t *)&temp_data, 4);
        channel_tmp = (temp_data >> (8 * rx->rx_cnt))& 0xff;
    }
    else
    {
        q_addr = 0x4000 + (page * 64) + (10 * 4);
        RfMcu_MemoryGet(q_addr, (uint8_t *)&temp_data, 4);
        channel_tmp = temp_data & 0xff;
    }

    rx->channel = channel_tmp;

    return rval;
}

static hosal_rf_status_t __rf_15p4_op_pan_idx_set(uint32_t pan_idx)
{
    hosal_rf_status_t rval = HOSAL_RF_STATUS_SUCCESS;
    uint32_t temp_data;
    uint8_t page;
    uint16_t q_addr;

    do
    {
        RfMcu_MemoryGet(0x04038, (uint8_t *)&temp_data, 4);
        page = (uint8_t)((temp_data >> 8) & 0xFF) + 1;

        q_addr = 0x4000 + (page * 64) + (7 * 4);

        RfMcu_MemorySet(q_addr, (uint8_t *)&pan_idx, 1);
        
    } while (0);

    return rval;
}



int hosal_rf_wrire_command(uint8_t *command_ptr, uint32_t command_len)
{
    int rval = HOSAL_RF_STATUS_SUCCESS;
    do
    {
        // if(g_take_taskHandle != NULL)
        // {
        //     xSemaphoreTake(xSemaphore, portMAX_DELAY);
        // }
        // g_take_taskHandle = xTaskGetCurrentTaskHandle();

        xSemaphoreTake(xSemaphore, portMAX_DELAY);
        RfMcu_HostWakeUpMcu();
        if (RfMcu_PowerStateCheck() != 0x03)
        {
            // if(g_take_taskHandle != NULL)
            // {
            //     xSemaphoreGive(xSemaphore);
            //     g_take_taskHandle = NULL;
            // }
            xSemaphoreGive(xSemaphore);
            log_error("RF status invalid");
            rval = HOSAL_RF_STATUS_INVALID_STATE;
            taskYIELD();
            break;
        }

        if (RF_MCU_TX_CMDQ_SET_SUCCESS != RfMcu_CmdQueueSend(command_ptr, (uint32_t)command_len))
        {
            // if(g_take_taskHandle != NULL)
            // {
            //     xSemaphoreGive(xSemaphore);
            //     g_take_taskHandle = NULL;
            // }
            xSemaphoreGive(xSemaphore);
            rval = HOSAL_RF_STATUS_NO_MEMORY;
            log_error("Command queue is full");

            taskYIELD();
            break;
        }

    } while (0);

    return rval;
}

int hosal_rf_write_tx_data(uint8_t *tx_data_ptr, uint32_t tx_data_len)
{
    int rval = HOSAL_RF_STATUS_SUCCESS;
    uint32_t reg_val;
    uint8_t txq_id;
    RF_MCU_TXQ_ERROR tx_q_error;

    do
    {
        /* to check state before issue TX send */
        RfMcu_HostWakeUpMcu();
        if (RfMcu_PowerStateCheck() != 0x03)
        {
            rval = HOSAL_RF_STATUS_INVALID_STATE;
            taskYIELD();
            break;
        }
        
        /* Check empty TXQ */
        RfMcu_MemoryGet(0x0048, (uint8_t *)&reg_val, 4);
        configASSERT(reg_val);

        /* TX Q is Full */
        if ((reg_val & 0x7F) == 0x00)
        {
            rval = HOSAL_RF_STATUS_NO_MEMORY;

            log_error("Data queue full");
            taskYIELD();
            break;
        }
        for (txq_id = 0; txq_id < 7; txq_id++)
        {
            if (reg_val & (1 << txq_id))
            {
                break;
            }
        }
        /* Send data to TXQ */
        tx_q_error = RF_MCU_TXQ_ERR_INIT;
        tx_q_error = RfMcu_TxQueueSendById(txq_id, tx_data_ptr, tx_data_len);

        if (tx_q_error != RF_MCU_TXQ_SET_SUCCESS)
        {
            rval = HOSAL_RF_STATUS_NO_MEMORY;
            log_error("Tx Q send fail %d", tx_q_error);
            taskYIELD();
        }
    } while (0);
    
    return rval;
}

uint32_t hosal_rf_read_event(uint8_t *event_data_ptr)
{
    uint8_t *pdata = NULL;
    uint32_t event_len = 0;

    while (xQueueReceive(g_rf_evt_handle, (void *) &pdata, portMAX_DELAY) != pdPASS);

    event_len = pdata[2] + 3;

    memcpy(event_data_ptr, pdata, event_len);

    vPortFree(pdata);

    return event_len;
}

uint32_t hosal_rf_read_rx_data(uint8_t *rx_data_ptr)
{
    uint32_t data_len = 0;
    RF_MCU_RXQ_ERROR rx_queue_error = RF_MCU_RXQ_ERR_INIT;

    data_len = RfMcu_RxQueueRead(rx_data_ptr, &rx_queue_error);

    return data_len;    
}

hosal_rf_status_t hosal_rf_ioctl(hosal_rf_ioctl_t ctl, void *p_arg)
{
    hosal_rf_status_t rval = HOSAL_RF_STATUS_SUCCESS;

    log_debug("%s _rf_ioctl(%d):%s val:%d", pcTaskGetName(NULL), ctl, g_rf_ctl_name_tbl[ctl], p_arg);

    switch (ctl)
    {
        case HOSAL_RF_IOCTL_MODEM_SET:
            rval = __rf_modem_set((hosal_rf_modem_t) p_arg);
        break;

        case HOSAL_RF_IOCTL_FREQUENCY_SET:
            rval = __rf_frequency_set((uint32_t) p_arg);
        break;

        case HOSAL_RF_IOCTL_RSSI_GET:
            rval = __rf_rssi_get((int *)p_arg);
        break;

        case HOSAL_RF_IOCTL_SLEEP_SET:
            rval = __rf_sleep_set((uint32_t) p_arg);
        break;
        
        case HOSAL_RF_IOCTL_IDLE_SET:
            rval = __rf_idle_set();
        break;

        case HOSAL_RF_IOCTL_KEY_SET:
            rval = __rf_key_set((uint8_t *) p_arg);
        break;

        case HOSAL_RF_IOCTL_PTA_CTRL_SET:
            rval = __rf_pta_ctrl_set((hosal_rf_pta_ctrl_t *) p_arg);
        break;

        case HOSAL_RF_IOCTL_TX_START_SET:
            rval = __rf_tx_data_start_set((hosal_rf_tx_data_t *) p_arg);
        break;

        case HOSAL_RF_IOCTL_TX_PWR_COMP_SET:
            rval = __rf_tx_pwr_comp_set((hosal_rf_modem_t *) p_arg);
        break;

        case HOSAL_RF_IOCTL_TX_PWR_CH_COMP_SET:
            rval = __rf_tx_pwr_ch_comp_set((hosal_rf_tx_power_ch_comp_t *) p_arg);
        break;

        case HOSAL_RF_IOCTL_COMP_SEG_SET:
            rval = __rf_tx_pwr_comp_seg_set((hosal_rf_tx_power_comp_seg_t *) p_arg);
        break;

        case HOSAL_RF_IOCTL_15P4_MAC_PIB_SET:
            rval = __rf_15p4_mac_pib_set((hosal_rf_15p4_mac_pib_t *) p_arg);
        break;

        case HOSAL_RF_IOCTL_15P4_PHY_PIB_SET:
            rval = __rf_15p4_phy_pib_set((hosal_rf_15p4_phy_pib_t *) p_arg);
        break;

        case HOSAL_RF_IOCTL_15P4_ACK_PENDING_BIT_SET:
            rval = __rf_15p4_ack_pending_set((uint32_t) p_arg);
        break;

        case HOSAL_RF_IOCTL_15P4_AUTO_ACK_SET:
            rval = __rf_15p4_auto_ack_set((uint32_t) p_arg);
        break;

        case HOSAL_RF_IOCTL_15P4_AUTO_STATE_SET:
            rval = __rf_15p4_auto_state_set((uint32_t) p_arg);
        break;

        case HOSAL_RF_IOCTL_15P4_ADDRESS_FILTER_SET:
            rval = __rf_15p4_address_filter_set((hosal_rf_15p4_address_filter_t *) p_arg);
        break;

        case HOSAL_RF_IOCTL_15P4_ACK_PACKET_GET:
            rval = __rf_15p4_ack_packet_get((hosal_rf_15p4_ack_packet_t *) p_arg);
        break;

        case HOSAL_RF_IOCTL_15P4_SOURCE_ADDRESS_MATCH_SET:
            rval = __rf_15p4_src_match_set((uint32_t) p_arg);
        break;        

        case HOSAL_RF_IOCTL_15P4_SOURCE_ADDRESS_SHORT_CONTROL_SET:
            rval = __rf_15p4_src_match_short_entry((hosal_rf_15p4_src_match_t *) p_arg);
        break;

        case HOSAL_RF_IOCTL_15P4_SOURCE_ADDRESS_EXTEND_CONTROL_SET:
            rval = __rf_15p4_src_match_extend_entry((hosal_rf_15p4_src_match_t* ) p_arg);
        break;

        case HOSAL_RF_IOCTL_15P4_2CH_SCAN_FREQUENCY_SET:
            rval = __rf_15p4_2ch_scan_frequency_set((hosal_rf_15p4_2ch_scan_frequency_t *) p_arg);
        break;

        case HOSAL_RF_IOCTL_15P4_RX_DATA_CHANNEL_GET:
            rval = __rf_15p4_rx_pkt_channel_get((hosal_rf_15p4_rx_pkt_channel_t *) p_arg);
        break;

        case HOSAL_RF_IOCTL_SUBG_OQPSK_DATA_RATE_SET:
            rval = __rf_sub_qpsk_data_rate_set((hosal_rf_phy_data_rate_t) p_arg);
        break;

        case HOSAL_RF_IOCTL_SUBG_OQPSK_MAC_SET:
            rval = __rf_sub_qpsk_mac_set((hosal_rf_mac_set_t *) p_arg);
        break;

        case HOSAL_RF_IOCTL_SUBG_OQPSK_PREAMBLE_SET:
            rval = __rf_sub_qpsk_preamble_set((uint32_t) p_arg);
        break;        

        case HOSAL_RF_IOCTL_SUBG_FSK_MODEM_CONFIG_SET:
            rval = __rf_sub_fsk_modem_config_set((hosal_rf_modem_config_set_t *)p_arg);
        break;

        case HOSAL_RF_IOCTL_SUBG_FSK_MAC_SET:
            rval = __rf_sub_fsk_mac_set((hosal_rf_mac_set_t *)p_arg);
        break;

        case HOSAL_RF_IOCTL_SUBG_FSK_PREAMBLE_SET:
            rval = __rf_sub_fsk_preamble_set((uint32_t) p_arg);
        break;

        case HOSAL_RF_IOCTL_SUBG_FSK_SFD_SET:
            rval = __rf_sub_fsk_sfd_set((uint32_t) p_arg);
        break;

        case HOSAL_RF_IOCTL_SUBG_FSK_FILTER_SET:
            rval = __rf_sub_fsk_filter_set((uint32_t) p_arg);
        break;

        case HOSAL_RF_IOCTL_15P4_OPERATION_PAN_IDX_SET:
            rval = __rf_15p4_op_pan_idx_set((uint32_t) p_arg);
        break;

        default:
            rval = HOSAL_RF_STATUS_INVALID_PARAMETER;
        break;
    }
    if(rval != HOSAL_RF_STATUS_SUCCESS)
        log_error("RF IOCTL(%d) fail %d", ctl, rval);    
    return rval;
}

int hosal_rf_callback_set(int callback_type, hosal_rf_callback_t pfn_callback, void *arg)
{
    hosal_rf_status_t rval = HOSAL_RF_STATUS_SUCCESS;


    if(callback_type == HOSAL_RF_PCI_RX_CALLBACK)
        g_pci_rx_done_cb = pfn_callback;

    else if(callback_type == HOSAL_RF_PCI_TX_CALLBACK)
        g_pci_tx_done_cb = pfn_callback;

    else if(callback_type == HOSAL_RF_BLE_EVENT_CALLBACK)
        g_hci_evt_cb = pfn_callback;

    else if(callback_type == HOSAL_RF_BLE_RX_CALLBACK)
        g_hci_data_cb = pfn_callback;                

    return rval;
}

void hosal_rf_init(hosal_rf_mode_t mode)
{
    NVIC_SetPriority(CommSubsystem_IRQn, 0x2);
    RfMcu_DmaInit();

    if(rf_common_init_by_fw(mode, __rf_event_callback) != true)
    {
        log_error("init fw fail");
        __disable_irq();
        ASSERT();
    }
#if (CONFIG_HOSAL_RF_DEBUG == 1)
    outp32(0x40800010, 0x77777777);
    outp32(0x4080003C, (inp32(0x4080003C) | 0x07000000));
#endif
    xSemaphore = xSemaphoreCreateBinaryStatic( &xSemaphoreBuffer );
    xSemaphoreGive(xSemaphore);

    if( xTaskCreate(__rf_proc,
            (char*)"rf",
            HOSAL_RF_PROC_TASK_SIZE / sizeof(StackType_t),
            NULL,
            configMAX_PRIORITIES - 1,
            &g_rf_taskHandle) != pdPASS )
    {
        puts("Task create fail....");
    }
    g_rf_evt_handle = xQueueCreate(16, sizeof(void *));

    __rf_tx_data_queue_init();
}