//
// File created by:  xrun
// Do not modify this file
//
/home/student/mwygrzywalski/VDIC/lab03/lab03_example_2020/tinyalu_dut/single_cycle_add_and_xor.vhd
/home/student/mwygrzywalski/VDIC/lab03/lab03_example_2020/tinyalu_dut/three_cycle_mult.vhd
/home/student/mwygrzywalski/VDIC/lab03/lab03_example_2020/tinyalu_dut/tinyalu.vhd
