-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ViT_act_load_one_time_weights_Pipeline_ln13_for_block_dim_out is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_weights_AWVALID : OUT STD_LOGIC;
    m_axi_weights_AWREADY : IN STD_LOGIC;
    m_axi_weights_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_weights_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_WVALID : OUT STD_LOGIC;
    m_axi_weights_WREADY : IN STD_LOGIC;
    m_axi_weights_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
    m_axi_weights_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights_WLAST : OUT STD_LOGIC;
    m_axi_weights_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_ARVALID : OUT STD_LOGIC;
    m_axi_weights_ARREADY : IN STD_LOGIC;
    m_axi_weights_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_weights_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_RVALID : IN STD_LOGIC;
    m_axi_weights_RREADY : OUT STD_LOGIC;
    m_axi_weights_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
    m_axi_weights_RLAST : IN STD_LOGIC;
    m_axi_weights_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_weights_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_BVALID : IN STD_LOGIC;
    m_axi_weights_BREADY : OUT STD_LOGIC;
    m_axi_weights_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    patch_embed_bias_load : IN STD_LOGIC_VECTOR (63 downto 0);
    trunc_ln16_2 : IN STD_LOGIC_VECTOR (4 downto 0);
    patch_embed_bias_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    patch_embed_bias_ce0 : OUT STD_LOGIC;
    patch_embed_bias_we0 : OUT STD_LOGIC;
    patch_embed_bias_d0 : OUT STD_LOGIC_VECTOR (127 downto 0) );
end;


architecture behav of ViT_act_load_one_time_weights_Pipeline_ln13_for_block_dim_out is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv256_lc_1 : STD_LOGIC_VECTOR (255 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv8_8 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_const_lv9_2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_const_lv9_4 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_const_lv9_6 : STD_LOGIC_VECTOR (8 downto 0) := "000000110";
    constant ap_const_lv9_8 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_const_lv9_A : STD_LOGIC_VECTOR (8 downto 0) := "000001010";
    constant ap_const_lv9_C : STD_LOGIC_VECTOR (8 downto 0) := "000001100";
    constant ap_const_lv9_E : STD_LOGIC_VECTOR (8 downto 0) := "000001110";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv5_C : STD_LOGIC_VECTOR (4 downto 0) := "01100";
    constant ap_const_lv5_E : STD_LOGIC_VECTOR (4 downto 0) := "01110";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_state8_pp0_stage7_iter0 : BOOLEAN;
    signal icmp_ln13_reg_875 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state8_io : BOOLEAN;
    signal ap_block_state16_pp0_stage7_iter1 : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage7 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal weights_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal weights_blk_n_R : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln13_fu_250_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln5_fu_265_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln5_reg_879 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln16_fu_277_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln16_reg_890 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln16_reg_890_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln16_6_reg_895 : STD_LOGIC_VECTOR (58 downto 0);
    signal lshr_ln_reg_900 : STD_LOGIC_VECTOR (4 downto 0);
    signal lshr_ln_reg_900_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state2_io : BOOLEAN;
    signal ap_block_state10_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal trunc_ln7_reg_911 : STD_LOGIC_VECTOR (58 downto 0);
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state3_io : BOOLEAN;
    signal ap_block_state11_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal trunc_ln16_8_reg_922 : STD_LOGIC_VECTOR (58 downto 0);
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state4_io : BOOLEAN;
    signal ap_block_state12_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal trunc_ln16_s_reg_933 : STD_LOGIC_VECTOR (58 downto 0);
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_state5_io : BOOLEAN;
    signal ap_block_state13_pp0_stage4_iter1 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal trunc_ln16_9_reg_944 : STD_LOGIC_VECTOR (58 downto 0);
    signal ap_block_state6_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_state6_io : BOOLEAN;
    signal ap_block_state14_pp0_stage5_iter1 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal trunc_ln16_11_reg_955 : STD_LOGIC_VECTOR (58 downto 0);
    signal ap_block_state7_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_state7_io : BOOLEAN;
    signal ap_block_state15_pp0_stage6_iter1 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal trunc_ln16_13_reg_966 : STD_LOGIC_VECTOR (58 downto 0);
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal trunc_ln16_15_reg_977 : STD_LOGIC_VECTOR (58 downto 0);
    signal weights_addr_read_reg_982 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln16_4_fu_571_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln16_4_reg_993 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln16_1_fu_600_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln16_1_reg_1004 : STD_LOGIC_VECTOR (15 downto 0);
    signal weights_addr_1_read_reg_1009 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln16_3_fu_631_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln16_3_reg_1014 : STD_LOGIC_VECTOR (15 downto 0);
    signal weights_addr_2_read_reg_1019 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln16_5_fu_662_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln16_5_reg_1024 : STD_LOGIC_VECTOR (15 downto 0);
    signal weights_addr_3_read_reg_1029 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln16_7_fu_693_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln16_7_reg_1034 : STD_LOGIC_VECTOR (15 downto 0);
    signal weights_addr_4_read_reg_1039 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln16_10_fu_724_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln16_10_reg_1044 : STD_LOGIC_VECTOR (15 downto 0);
    signal weights_addr_5_read_reg_1049 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln16_12_fu_755_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln16_12_reg_1054 : STD_LOGIC_VECTOR (15 downto 0);
    signal weights_addr_6_read_reg_1059 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln16_14_fu_786_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln16_14_reg_1064 : STD_LOGIC_VECTOR (15 downto 0);
    signal weights_addr_7_read_reg_1069 : STD_LOGIC_VECTOR (255 downto 0);
    signal add_ln16_15_fu_795_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln16_15_reg_1074 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal zext_ln19_fu_820_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln16_fu_323_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln16_1_fu_357_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln16_2_fu_391_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln16_3_fu_425_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln16_4_fu_459_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln16_5_fu_493_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln16_6_fu_527_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln16_7_fu_561_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal dim_out_fu_108 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln13_fu_307_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_dim_out_load : STD_LOGIC_VECTOR (7 downto 0);
    signal dim_out_block_fu_112 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln13_1_fu_256_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sig_allocacmp_dim_out_block_1 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln16_fu_273_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln16_fu_281_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln16_fu_333_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln16_2_fu_338_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln16_1_fu_342_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln16_1_fu_367_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln16_4_fu_372_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln16_2_fu_376_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln16_2_fu_401_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln16_6_fu_406_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln16_3_fu_410_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln16_3_fu_435_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln16_8_fu_440_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln16_4_fu_444_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln16_4_fu_469_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln16_10_fu_474_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln16_5_fu_478_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln16_5_fu_503_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln16_12_fu_508_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln16_6_fu_512_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln16_6_fu_537_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln16_14_fu_542_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln16_7_fu_546_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln16_8_fu_578_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln16_1_fu_583_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln16_1_fu_591_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal lshr_ln16_fu_595_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal or_ln16_7_fu_604_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln16_9_fu_609_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln16_2_fu_614_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln16_3_fu_622_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal lshr_ln16_1_fu_626_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal or_ln16_8_fu_635_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln16_10_fu_640_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln16_3_fu_645_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln16_5_fu_653_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal lshr_ln16_2_fu_657_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal or_ln16_9_fu_666_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln16_11_fu_671_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln16_4_fu_676_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln16_7_fu_684_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal lshr_ln16_3_fu_688_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal or_ln16_10_fu_697_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln16_12_fu_702_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln16_5_fu_707_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln16_9_fu_715_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal lshr_ln16_4_fu_719_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal or_ln16_11_fu_728_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln16_13_fu_733_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln16_6_fu_738_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln16_11_fu_746_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal lshr_ln16_5_fu_750_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal or_ln16_12_fu_759_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln16_14_fu_764_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln16_7_fu_769_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln16_13_fu_777_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal lshr_ln16_6_fu_781_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal or_ln16_13_fu_790_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln16_8_fu_800_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln16_15_fu_807_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal lshr_ln16_7_fu_811_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln16_16_fu_816_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_idle_pp0_1to2 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component ViT_act_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component ViT_act_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage7,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage7)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter1_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to0 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
            end if; 
        end if;
    end process;

    dim_out_block_fu_112_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln13_fu_250_p2 = ap_const_lv1_0))) then 
                    dim_out_block_fu_112 <= add_ln13_1_fu_256_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    dim_out_block_fu_112 <= ap_const_lv5_0;
                end if;
            end if; 
        end if;
    end process;

    dim_out_fu_108_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln13_fu_250_p2 = ap_const_lv1_0))) then 
                    dim_out_fu_108 <= add_ln13_fu_307_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    dim_out_fu_108 <= ap_const_lv8_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001))) then
                add_ln16_15_reg_1074 <= add_ln16_15_fu_795_p2;
                trunc_ln16_14_reg_1064 <= trunc_ln16_14_fu_786_p1;
                weights_addr_7_read_reg_1069 <= m_axi_weights_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln13_reg_875 <= icmp_ln13_fu_250_p2;
                lshr_ln_reg_900_pp0_iter1_reg <= lshr_ln_reg_900;
                trunc_ln16_reg_890_pp0_iter1_reg <= trunc_ln16_reg_890;
                weights_addr_read_reg_982 <= m_axi_weights_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln13_fu_250_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                lshr_ln_reg_900 <= ap_sig_allocacmp_dim_out_load(7 downto 3);
                    shl_ln5_reg_879(8 downto 1) <= shl_ln5_fu_265_p3(8 downto 1);
                trunc_ln16_6_reg_895 <= add_ln16_fu_281_p2(63 downto 5);
                trunc_ln16_reg_890 <= trunc_ln16_fu_277_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001))) then
                trunc_ln16_10_reg_1044 <= trunc_ln16_10_fu_724_p1;
                weights_addr_5_read_reg_1049 <= m_axi_weights_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln13_reg_875 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001))) then
                trunc_ln16_11_reg_955 <= add_ln16_5_fu_478_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001))) then
                trunc_ln16_12_reg_1054 <= trunc_ln16_12_fu_755_p1;
                weights_addr_6_read_reg_1059 <= m_axi_weights_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln13_reg_875 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001))) then
                trunc_ln16_13_reg_966 <= add_ln16_6_fu_512_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln13_reg_875 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001))) then
                trunc_ln16_15_reg_977 <= add_ln16_7_fu_546_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                trunc_ln16_1_reg_1004 <= trunc_ln16_1_fu_600_p1;
                    trunc_ln16_4_reg_993(4 downto 1) <= trunc_ln16_4_fu_571_p3(4 downto 1);
                weights_addr_1_read_reg_1009 <= m_axi_weights_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                trunc_ln16_3_reg_1014 <= trunc_ln16_3_fu_631_p1;
                weights_addr_2_read_reg_1019 <= m_axi_weights_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                trunc_ln16_5_reg_1024 <= trunc_ln16_5_fu_662_p1;
                weights_addr_3_read_reg_1029 <= m_axi_weights_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001))) then
                trunc_ln16_7_reg_1034 <= trunc_ln16_7_fu_693_p1;
                weights_addr_4_read_reg_1039 <= m_axi_weights_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln13_reg_875 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                trunc_ln16_8_reg_922 <= add_ln16_2_fu_376_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln13_reg_875 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001))) then
                trunc_ln16_9_reg_944 <= add_ln16_4_fu_444_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln13_reg_875 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                trunc_ln16_s_reg_933 <= add_ln16_3_fu_410_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln13_reg_875 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                trunc_ln7_reg_911 <= add_ln16_1_fu_342_p2(63 downto 5);
            end if;
        end if;
    end process;
    shl_ln5_reg_879(0) <= '0';
    trunc_ln16_4_reg_993(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage7_subdone, ap_block_pp0_stage0_subdone, ap_condition_exit_pp0_iter1_stage0, ap_idle_pp0_0to0, ap_idle_pp0_1to2, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if (((ap_idle_pp0_0to0 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to2 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    add_ln13_1_fu_256_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_dim_out_block_1) + unsigned(ap_const_lv5_1));
    add_ln13_fu_307_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_dim_out_load) + unsigned(ap_const_lv8_8));
    add_ln16_10_fu_640_p2 <= std_logic_vector(unsigned(or_ln16_8_fu_635_p2) + unsigned(trunc_ln16_2));
    add_ln16_11_fu_671_p2 <= std_logic_vector(unsigned(or_ln16_9_fu_666_p2) + unsigned(trunc_ln16_2));
    add_ln16_12_fu_702_p2 <= std_logic_vector(unsigned(or_ln16_10_fu_697_p2) + unsigned(trunc_ln16_2));
    add_ln16_13_fu_733_p2 <= std_logic_vector(unsigned(or_ln16_11_fu_728_p2) + unsigned(trunc_ln16_2));
    add_ln16_14_fu_764_p2 <= std_logic_vector(unsigned(or_ln16_12_fu_759_p2) + unsigned(trunc_ln16_2));
    add_ln16_15_fu_795_p2 <= std_logic_vector(unsigned(or_ln16_13_fu_790_p2) + unsigned(trunc_ln16_2));
    add_ln16_1_fu_342_p2 <= std_logic_vector(unsigned(zext_ln16_2_fu_338_p1) + unsigned(patch_embed_bias_load));
    add_ln16_2_fu_376_p2 <= std_logic_vector(unsigned(zext_ln16_4_fu_372_p1) + unsigned(patch_embed_bias_load));
    add_ln16_3_fu_410_p2 <= std_logic_vector(unsigned(zext_ln16_6_fu_406_p1) + unsigned(patch_embed_bias_load));
    add_ln16_4_fu_444_p2 <= std_logic_vector(unsigned(zext_ln16_8_fu_440_p1) + unsigned(patch_embed_bias_load));
    add_ln16_5_fu_478_p2 <= std_logic_vector(unsigned(zext_ln16_10_fu_474_p1) + unsigned(patch_embed_bias_load));
    add_ln16_6_fu_512_p2 <= std_logic_vector(unsigned(zext_ln16_12_fu_508_p1) + unsigned(patch_embed_bias_load));
    add_ln16_7_fu_546_p2 <= std_logic_vector(unsigned(zext_ln16_14_fu_542_p1) + unsigned(patch_embed_bias_load));
    add_ln16_8_fu_578_p2 <= std_logic_vector(unsigned(trunc_ln16_4_fu_571_p3) + unsigned(trunc_ln16_2));
    add_ln16_9_fu_609_p2 <= std_logic_vector(unsigned(or_ln16_7_fu_604_p2) + unsigned(trunc_ln16_2));
    add_ln16_fu_281_p2 <= std_logic_vector(unsigned(zext_ln16_fu_273_p1) + unsigned(patch_embed_bias_load));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_weights_ARREADY, m_axi_weights_RVALID)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((m_axi_weights_RVALID = ap_const_logic_0) or (m_axi_weights_ARREADY = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_weights_ARREADY, m_axi_weights_RVALID)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((m_axi_weights_RVALID = ap_const_logic_0) or (m_axi_weights_ARREADY = ap_const_logic_0)));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_weights_RVALID, ap_block_state2_io)
    begin
                ap_block_pp0_stage1_11001 <= (((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_io)));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_weights_RVALID, ap_block_state2_io)
    begin
                ap_block_pp0_stage1_subdone <= (((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_io)));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_weights_RVALID, ap_block_state3_io)
    begin
                ap_block_pp0_stage2_11001 <= (((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_io)));
    end process;


    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_weights_RVALID, ap_block_state3_io)
    begin
                ap_block_pp0_stage2_subdone <= (((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_io)));
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_weights_RVALID, ap_block_state4_io)
    begin
                ap_block_pp0_stage3_11001 <= (((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_io)));
    end process;


    ap_block_pp0_stage3_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_weights_RVALID, ap_block_state4_io)
    begin
                ap_block_pp0_stage3_subdone <= (((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_io)));
    end process;

        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_weights_RVALID, ap_block_state5_io)
    begin
                ap_block_pp0_stage4_11001 <= (((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_io)));
    end process;


    ap_block_pp0_stage4_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_weights_RVALID, ap_block_state5_io)
    begin
                ap_block_pp0_stage4_subdone <= (((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_io)));
    end process;

        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_weights_RVALID, ap_block_state6_io)
    begin
                ap_block_pp0_stage5_11001 <= (((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state6_io)));
    end process;


    ap_block_pp0_stage5_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_weights_RVALID, ap_block_state6_io)
    begin
                ap_block_pp0_stage5_subdone <= (((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state6_io)));
    end process;

        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_weights_RVALID, ap_block_state7_io)
    begin
                ap_block_pp0_stage6_11001 <= (((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state7_io)));
    end process;


    ap_block_pp0_stage6_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_weights_RVALID, ap_block_state7_io)
    begin
                ap_block_pp0_stage6_subdone <= (((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state7_io)));
    end process;

        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_weights_RVALID, ap_block_state8_io)
    begin
                ap_block_pp0_stage7_11001 <= (((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state8_io)));
    end process;


    ap_block_pp0_stage7_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_weights_RVALID, ap_block_state8_io)
    begin
                ap_block_pp0_stage7_subdone <= (((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state8_io)));
    end process;


    ap_block_state10_pp0_stage1_iter1_assign_proc : process(m_axi_weights_RVALID)
    begin
                ap_block_state10_pp0_stage1_iter1 <= (m_axi_weights_RVALID = ap_const_logic_0);
    end process;


    ap_block_state11_pp0_stage2_iter1_assign_proc : process(m_axi_weights_RVALID)
    begin
                ap_block_state11_pp0_stage2_iter1 <= (m_axi_weights_RVALID = ap_const_logic_0);
    end process;


    ap_block_state12_pp0_stage3_iter1_assign_proc : process(m_axi_weights_RVALID)
    begin
                ap_block_state12_pp0_stage3_iter1 <= (m_axi_weights_RVALID = ap_const_logic_0);
    end process;


    ap_block_state13_pp0_stage4_iter1_assign_proc : process(m_axi_weights_RVALID)
    begin
                ap_block_state13_pp0_stage4_iter1 <= (m_axi_weights_RVALID = ap_const_logic_0);
    end process;


    ap_block_state14_pp0_stage5_iter1_assign_proc : process(m_axi_weights_RVALID)
    begin
                ap_block_state14_pp0_stage5_iter1 <= (m_axi_weights_RVALID = ap_const_logic_0);
    end process;


    ap_block_state15_pp0_stage6_iter1_assign_proc : process(m_axi_weights_RVALID)
    begin
                ap_block_state15_pp0_stage6_iter1 <= (m_axi_weights_RVALID = ap_const_logic_0);
    end process;


    ap_block_state16_pp0_stage7_iter1_assign_proc : process(m_axi_weights_RVALID)
    begin
                ap_block_state16_pp0_stage7_iter1 <= (m_axi_weights_RVALID = ap_const_logic_0);
    end process;

        ap_block_state17_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_io_assign_proc : process(m_axi_weights_ARREADY, icmp_ln13_reg_875)
    begin
                ap_block_state2_io <= ((icmp_ln13_reg_875 = ap_const_lv1_0) and (m_axi_weights_ARREADY = ap_const_logic_0));
    end process;

        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_io_assign_proc : process(m_axi_weights_ARREADY, icmp_ln13_reg_875)
    begin
                ap_block_state3_io <= ((icmp_ln13_reg_875 = ap_const_lv1_0) and (m_axi_weights_ARREADY = ap_const_logic_0));
    end process;

        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_io_assign_proc : process(m_axi_weights_ARREADY, icmp_ln13_reg_875)
    begin
                ap_block_state4_io <= ((icmp_ln13_reg_875 = ap_const_lv1_0) and (m_axi_weights_ARREADY = ap_const_logic_0));
    end process;

        ap_block_state4_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state5_io_assign_proc : process(m_axi_weights_ARREADY, icmp_ln13_reg_875)
    begin
                ap_block_state5_io <= ((icmp_ln13_reg_875 = ap_const_lv1_0) and (m_axi_weights_ARREADY = ap_const_logic_0));
    end process;

        ap_block_state5_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state6_io_assign_proc : process(m_axi_weights_ARREADY, icmp_ln13_reg_875)
    begin
                ap_block_state6_io <= ((icmp_ln13_reg_875 = ap_const_lv1_0) and (m_axi_weights_ARREADY = ap_const_logic_0));
    end process;

        ap_block_state6_pp0_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state7_io_assign_proc : process(m_axi_weights_ARREADY, icmp_ln13_reg_875)
    begin
                ap_block_state7_io <= ((icmp_ln13_reg_875 = ap_const_lv1_0) and (m_axi_weights_ARREADY = ap_const_logic_0));
    end process;

        ap_block_state7_pp0_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state8_io_assign_proc : process(m_axi_weights_ARREADY, icmp_ln13_reg_875)
    begin
                ap_block_state8_io <= ((icmp_ln13_reg_875 = ap_const_lv1_0) and (m_axi_weights_ARREADY = ap_const_logic_0));
    end process;

        ap_block_state8_pp0_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state9_pp0_stage0_iter1_assign_proc : process(m_axi_weights_RVALID)
    begin
                ap_block_state9_pp0_stage0_iter1 <= (m_axi_weights_RVALID = ap_const_logic_0);
    end process;


    ap_condition_exit_pp0_iter0_stage7_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage7, icmp_ln13_reg_875, ap_block_pp0_stage7_subdone)
    begin
        if (((icmp_ln13_reg_875 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone))) then 
            ap_condition_exit_pp0_iter0_stage7 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln13_reg_875, ap_block_pp0_stage0_subdone)
    begin
        if (((icmp_ln13_reg_875 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to2_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to2 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to2 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage7;

    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_dim_out_block_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, dim_out_block_fu_112)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_dim_out_block_1 <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_dim_out_block_1 <= dim_out_block_fu_112;
        end if; 
    end process;


    ap_sig_allocacmp_dim_out_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, dim_out_fu_108, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_dim_out_load <= ap_const_lv8_0;
        else 
            ap_sig_allocacmp_dim_out_load <= dim_out_fu_108;
        end if; 
    end process;

    icmp_ln13_fu_250_p2 <= "1" when (ap_sig_allocacmp_dim_out_block_1 = ap_const_lv5_18) else "0";
    lshr_ln16_1_fu_626_p2 <= std_logic_vector(shift_right(unsigned(weights_addr_1_read_reg_1009),to_integer(unsigned('0' & zext_ln16_3_fu_622_p1(31-1 downto 0)))));
    lshr_ln16_2_fu_657_p2 <= std_logic_vector(shift_right(unsigned(weights_addr_2_read_reg_1019),to_integer(unsigned('0' & zext_ln16_5_fu_653_p1(31-1 downto 0)))));
    lshr_ln16_3_fu_688_p2 <= std_logic_vector(shift_right(unsigned(weights_addr_3_read_reg_1029),to_integer(unsigned('0' & zext_ln16_7_fu_684_p1(31-1 downto 0)))));
    lshr_ln16_4_fu_719_p2 <= std_logic_vector(shift_right(unsigned(weights_addr_4_read_reg_1039),to_integer(unsigned('0' & zext_ln16_9_fu_715_p1(31-1 downto 0)))));
    lshr_ln16_5_fu_750_p2 <= std_logic_vector(shift_right(unsigned(weights_addr_5_read_reg_1049),to_integer(unsigned('0' & zext_ln16_11_fu_746_p1(31-1 downto 0)))));
    lshr_ln16_6_fu_781_p2 <= std_logic_vector(shift_right(unsigned(weights_addr_6_read_reg_1059),to_integer(unsigned('0' & zext_ln16_13_fu_777_p1(31-1 downto 0)))));
    lshr_ln16_7_fu_811_p2 <= std_logic_vector(shift_right(unsigned(weights_addr_7_read_reg_1069),to_integer(unsigned('0' & zext_ln16_15_fu_807_p1(31-1 downto 0)))));
    lshr_ln16_fu_595_p2 <= std_logic_vector(shift_right(unsigned(weights_addr_read_reg_982),to_integer(unsigned('0' & zext_ln16_1_fu_591_p1(31-1 downto 0)))));

    m_axi_weights_ARADDR_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, icmp_ln13_reg_875, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, sext_ln16_fu_323_p1, sext_ln16_1_fu_357_p1, sext_ln16_2_fu_391_p1, sext_ln16_3_fu_425_p1, sext_ln16_4_fu_459_p1, sext_ln16_5_fu_493_p1, sext_ln16_6_fu_527_p1, sext_ln16_7_fu_561_p1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            m_axi_weights_ARADDR <= sext_ln16_7_fu_561_p1;
        elsif (((icmp_ln13_reg_875 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001))) then 
            m_axi_weights_ARADDR <= sext_ln16_6_fu_527_p1;
        elsif (((icmp_ln13_reg_875 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001))) then 
            m_axi_weights_ARADDR <= sext_ln16_5_fu_493_p1;
        elsif (((icmp_ln13_reg_875 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001))) then 
            m_axi_weights_ARADDR <= sext_ln16_4_fu_459_p1;
        elsif (((icmp_ln13_reg_875 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001))) then 
            m_axi_weights_ARADDR <= sext_ln16_3_fu_425_p1;
        elsif (((icmp_ln13_reg_875 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then 
            m_axi_weights_ARADDR <= sext_ln16_2_fu_391_p1;
        elsif (((icmp_ln13_reg_875 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
            m_axi_weights_ARADDR <= sext_ln16_1_fu_357_p1;
        elsif (((icmp_ln13_reg_875 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            m_axi_weights_ARADDR <= sext_ln16_fu_323_p1;
        else 
            m_axi_weights_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    m_axi_weights_ARBURST <= ap_const_lv2_0;
    m_axi_weights_ARCACHE <= ap_const_lv4_0;
    m_axi_weights_ARID <= ap_const_lv1_0;
    m_axi_weights_ARLEN <= ap_const_lv32_1;
    m_axi_weights_ARLOCK <= ap_const_lv2_0;
    m_axi_weights_ARPROT <= ap_const_lv3_0;
    m_axi_weights_ARQOS <= ap_const_lv4_0;
    m_axi_weights_ARREGION <= ap_const_lv4_0;
    m_axi_weights_ARSIZE <= ap_const_lv3_0;
    m_axi_weights_ARUSER <= ap_const_lv1_0;

    m_axi_weights_ARVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, icmp_ln13_reg_875, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln13_reg_875 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((icmp_ln13_reg_875 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((icmp_ln13_reg_875 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((icmp_ln13_reg_875 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((icmp_ln13_reg_875 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((icmp_ln13_reg_875 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((icmp_ln13_reg_875 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            m_axi_weights_ARVALID <= ap_const_logic_1;
        else 
            m_axi_weights_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_weights_AWADDR <= ap_const_lv64_0;
    m_axi_weights_AWBURST <= ap_const_lv2_0;
    m_axi_weights_AWCACHE <= ap_const_lv4_0;
    m_axi_weights_AWID <= ap_const_lv1_0;
    m_axi_weights_AWLEN <= ap_const_lv32_0;
    m_axi_weights_AWLOCK <= ap_const_lv2_0;
    m_axi_weights_AWPROT <= ap_const_lv3_0;
    m_axi_weights_AWQOS <= ap_const_lv4_0;
    m_axi_weights_AWREGION <= ap_const_lv4_0;
    m_axi_weights_AWSIZE <= ap_const_lv3_0;
    m_axi_weights_AWUSER <= ap_const_lv1_0;
    m_axi_weights_AWVALID <= ap_const_logic_0;
    m_axi_weights_BREADY <= ap_const_logic_0;

    m_axi_weights_RREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            m_axi_weights_RREADY <= ap_const_logic_1;
        else 
            m_axi_weights_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_weights_WDATA <= ap_const_lv256_lc_1;
    m_axi_weights_WID <= ap_const_lv1_0;
    m_axi_weights_WLAST <= ap_const_logic_0;
    m_axi_weights_WSTRB <= ap_const_lv32_0;
    m_axi_weights_WUSER <= ap_const_lv1_0;
    m_axi_weights_WVALID <= ap_const_logic_0;
    or_ln16_10_fu_697_p2 <= (trunc_ln16_4_reg_993 or ap_const_lv5_8);
    or_ln16_11_fu_728_p2 <= (trunc_ln16_4_reg_993 or ap_const_lv5_A);
    or_ln16_12_fu_759_p2 <= (trunc_ln16_4_reg_993 or ap_const_lv5_C);
    or_ln16_13_fu_790_p2 <= (trunc_ln16_4_reg_993 or ap_const_lv5_E);
    or_ln16_1_fu_367_p2 <= (shl_ln5_reg_879 or ap_const_lv9_4);
    or_ln16_2_fu_401_p2 <= (shl_ln5_reg_879 or ap_const_lv9_6);
    or_ln16_3_fu_435_p2 <= (shl_ln5_reg_879 or ap_const_lv9_8);
    or_ln16_4_fu_469_p2 <= (shl_ln5_reg_879 or ap_const_lv9_A);
    or_ln16_5_fu_503_p2 <= (shl_ln5_reg_879 or ap_const_lv9_C);
    or_ln16_6_fu_537_p2 <= (shl_ln5_reg_879 or ap_const_lv9_E);
    or_ln16_7_fu_604_p2 <= (trunc_ln16_4_reg_993 or ap_const_lv5_2);
    or_ln16_8_fu_635_p2 <= (trunc_ln16_4_reg_993 or ap_const_lv5_4);
    or_ln16_9_fu_666_p2 <= (trunc_ln16_4_reg_993 or ap_const_lv5_6);
    or_ln16_fu_333_p2 <= (shl_ln5_reg_879 or ap_const_lv9_2);
    patch_embed_bias_address0 <= zext_ln19_fu_820_p1(5 - 1 downto 0);

    patch_embed_bias_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            patch_embed_bias_ce0 <= ap_const_logic_1;
        else 
            patch_embed_bias_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_embed_bias_d0 <= (((((((trunc_ln16_16_fu_816_p1 & trunc_ln16_14_reg_1064) & trunc_ln16_12_reg_1054) & trunc_ln16_10_reg_1044) & trunc_ln16_7_reg_1034) & trunc_ln16_5_reg_1024) & trunc_ln16_3_reg_1014) & trunc_ln16_1_reg_1004);

    patch_embed_bias_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            patch_embed_bias_we0 <= ap_const_logic_1;
        else 
            patch_embed_bias_we0 <= ap_const_logic_0;
        end if; 
    end process;

        sext_ln16_1_fu_357_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln7_reg_911),64));

        sext_ln16_2_fu_391_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln16_8_reg_922),64));

        sext_ln16_3_fu_425_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln16_s_reg_933),64));

        sext_ln16_4_fu_459_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln16_9_reg_944),64));

        sext_ln16_5_fu_493_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln16_11_reg_955),64));

        sext_ln16_6_fu_527_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln16_13_reg_966),64));

        sext_ln16_7_fu_561_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln16_15_reg_977),64));

        sext_ln16_fu_323_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln16_6_reg_895),64));

    shl_ln16_1_fu_583_p3 <= (add_ln16_8_fu_578_p2 & ap_const_lv3_0);
    shl_ln16_2_fu_614_p3 <= (add_ln16_9_fu_609_p2 & ap_const_lv3_0);
    shl_ln16_3_fu_645_p3 <= (add_ln16_10_fu_640_p2 & ap_const_lv3_0);
    shl_ln16_4_fu_676_p3 <= (add_ln16_11_fu_671_p2 & ap_const_lv3_0);
    shl_ln16_5_fu_707_p3 <= (add_ln16_12_fu_702_p2 & ap_const_lv3_0);
    shl_ln16_6_fu_738_p3 <= (add_ln16_13_fu_733_p2 & ap_const_lv3_0);
    shl_ln16_7_fu_769_p3 <= (add_ln16_14_fu_764_p2 & ap_const_lv3_0);
    shl_ln16_8_fu_800_p3 <= (add_ln16_15_reg_1074 & ap_const_lv3_0);
    shl_ln5_fu_265_p3 <= (ap_sig_allocacmp_dim_out_load & ap_const_lv1_0);
    trunc_ln16_10_fu_724_p1 <= lshr_ln16_4_fu_719_p2(16 - 1 downto 0);
    trunc_ln16_12_fu_755_p1 <= lshr_ln16_5_fu_750_p2(16 - 1 downto 0);
    trunc_ln16_14_fu_786_p1 <= lshr_ln16_6_fu_781_p2(16 - 1 downto 0);
    trunc_ln16_16_fu_816_p1 <= lshr_ln16_7_fu_811_p2(16 - 1 downto 0);
    trunc_ln16_1_fu_600_p1 <= lshr_ln16_fu_595_p2(16 - 1 downto 0);
    trunc_ln16_3_fu_631_p1 <= lshr_ln16_1_fu_626_p2(16 - 1 downto 0);
    trunc_ln16_4_fu_571_p3 <= (trunc_ln16_reg_890_pp0_iter1_reg & ap_const_lv1_0);
    trunc_ln16_5_fu_662_p1 <= lshr_ln16_2_fu_657_p2(16 - 1 downto 0);
    trunc_ln16_7_fu_693_p1 <= lshr_ln16_3_fu_688_p2(16 - 1 downto 0);
    trunc_ln16_fu_277_p1 <= ap_sig_allocacmp_dim_out_load(4 - 1 downto 0);

    weights_blk_n_AR_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, m_axi_weights_ARREADY, icmp_ln13_reg_875, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_block_pp0_stage7)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((icmp_ln13_reg_875 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((icmp_ln13_reg_875 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((icmp_ln13_reg_875 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((icmp_ln13_reg_875 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((icmp_ln13_reg_875 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3)) or ((icmp_ln13_reg_875 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2)) or ((icmp_ln13_reg_875 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            weights_blk_n_AR <= m_axi_weights_ARREADY;
        else 
            weights_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    weights_blk_n_R_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, m_axi_weights_RVALID, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_block_pp0_stage7)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            weights_blk_n_R <= m_axi_weights_RVALID;
        else 
            weights_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;

    zext_ln16_10_fu_474_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln16_4_fu_469_p2),64));
    zext_ln16_11_fu_746_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln16_6_fu_738_p3),256));
    zext_ln16_12_fu_508_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln16_5_fu_503_p2),64));
    zext_ln16_13_fu_777_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln16_7_fu_769_p3),256));
    zext_ln16_14_fu_542_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln16_6_fu_537_p2),64));
    zext_ln16_15_fu_807_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln16_8_fu_800_p3),256));
    zext_ln16_1_fu_591_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln16_1_fu_583_p3),256));
    zext_ln16_2_fu_338_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln16_fu_333_p2),64));
    zext_ln16_3_fu_622_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln16_2_fu_614_p3),256));
    zext_ln16_4_fu_372_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln16_1_fu_367_p2),64));
    zext_ln16_5_fu_653_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln16_3_fu_645_p3),256));
    zext_ln16_6_fu_406_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln16_2_fu_401_p2),64));
    zext_ln16_7_fu_684_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln16_4_fu_676_p3),256));
    zext_ln16_8_fu_440_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln16_3_fu_435_p2),64));
    zext_ln16_9_fu_715_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln16_5_fu_707_p3),256));
    zext_ln16_fu_273_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln5_fu_265_p3),64));
    zext_ln19_fu_820_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_reg_900_pp0_iter1_reg),64));
end behav;
