<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.7"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Da Vinci Firmware: STM32H7xx_System_Private_Functions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="PRT-logo-horizontal-dark-resized.png"/></td>
  <td id="projectalign">
   <div id="projectname">Da Vinci Firmware<span id="projectnumber">&#160;1</span>
   </div>
   <div id="projectbrief">Firmware for the DaVinci-M rocket avionics board.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.7 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group___s_t_m32_h7xx___system___private___functions.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">STM32H7xx_System_Private_Functions<div class="ingroups"><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo; <a class="el" href="group__stm32h7xx__system.html">Stm32h7xx_system</a></div></div></div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for STM32H7xx_System_Private_Functions:</div>
<div class="dyncontent">
<div class="center"><img src="group___s_t_m32_h7xx___system___private___functions.png" border="0" usemap="#agroup______s__t__m32__h7xx______system______private______functions" alt=""/></div>
<map name="agroup______s__t__m32__h7xx______system______private______functions" id="agroup______s__t__m32__h7xx______system______private______functions">
<area shape="rect" title=" " alt="" coords="191,5,385,48"/>
<area shape="rect" href="group__stm32h7xx__system.html" title=" " alt="" coords="5,13,143,40"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga93f514700ccf00d08dbdcff7f1224eb2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_h7xx___system___private___functions.html#ga93f514700ccf00d08dbdcff7f1224eb2">SystemInit</a> (void)</td></tr>
<tr class="memdesc:ga93f514700ccf00d08dbdcff7f1224eb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Setup the microcontroller system Initialize the FPU setting and vector table location configuration.  <br /></td></tr>
<tr class="separator:ga93f514700ccf00d08dbdcff7f1224eb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0c36a9591fe6e9c45ecb21a794f0f0f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_h7xx___system___private___functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a> (void)</td></tr>
<tr class="memdesc:gae0c36a9591fe6e9c45ecb21a794f0f0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update SystemCoreClock variable according to Clock Register Values. The SystemCoreClock variable contains the core clock , it can be used by the user application to setup the SysTick timer or configure other parameters.  <br /></td></tr>
<tr class="separator:gae0c36a9591fe6e9c45ecb21a794f0f0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad150a6a4fd63fa73f4625b060691238a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_h7xx___system___private___functions.html#gad150a6a4fd63fa73f4625b060691238a">ExitRun0Mode</a> (void)</td></tr>
<tr class="memdesc:gad150a6a4fd63fa73f4625b060691238a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Exit Run* mode and Configure the system Power Supply.  <br /></td></tr>
<tr class="separator:gad150a6a4fd63fa73f4625b060691238a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Function Documentation</h2>
<a id="gad150a6a4fd63fa73f4625b060691238a" name="gad150a6a4fd63fa73f4625b060691238a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad150a6a4fd63fa73f4625b060691238a">&#9670;&#160;</a></span>ExitRun0Mode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ExitRun0Mode </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Exit Run* mode and Configure the system Power Supply. </p>
<dl class="section note"><dt>Note</dt><dd>This function exits the Run* mode and configures the system power supply according to the definition to be used at compilation preprocessing level. The application shall set one of the following configuration option:<ul>
<li>PWR_LDO_SUPPLY</li>
<li>PWR_DIRECT_SMPS_SUPPLY</li>
<li>PWR_EXTERNAL_SOURCE_SUPPLY</li>
<li>PWR_SMPS_1V8_SUPPLIES_LDO</li>
<li>PWR_SMPS_2V5_SUPPLIES_LDO</li>
<li>PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO</li>
<li>PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO</li>
<li>PWR_SMPS_1V8_SUPPLIES_EXT</li>
<li>PWR_SMPS_2V5_SUPPLIES_EXT</li>
</ul>
</dd>
<dd>
The function modifies the PWR-&gt;CR3 register to enable or disable specific power supply modes and waits until the voltage level flag is set, indicating that the power supply configuration is stable.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="system__stm32h7xx_8c_source.html#l00476">476</a> of file <a class="el" href="system__stm32h7xx_8c_source.html">system_stm32h7xx.c</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  477</span>{</div>
<div class="line"><span class="lineno">  478</span><span class="preprocessor">#if defined(USE_PWR_LDO_SUPPLY)</span></div>
<div class="line"><span class="lineno">  479</span><span class="preprocessor">  #if defined(SMPS)</span></div>
<div class="line"><span class="lineno">  480</span>    <span class="comment">/* Exit Run* mode by disabling SMPS and enabling LDO */</span></div>
<div class="line"><span class="lineno">  481</span>    PWR-&gt;CR3 = (PWR-&gt;CR3 &amp; ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;</div>
<div class="line"><span class="lineno">  482</span><span class="preprocessor">  #else</span></div>
<div class="line"><span class="lineno">  483</span>    <span class="comment">/* Enable LDO mode */</span></div>
<div class="line"><span class="lineno">  484</span>    PWR-&gt;CR3 |= PWR_CR3_LDOEN;</div>
<div class="line"><span class="lineno">  485</span><span class="preprocessor">  #endif </span><span class="comment">/* SMPS */</span><span class="preprocessor"></span></div>
<div class="line"><span class="lineno">  486</span>  <span class="comment">/* Wait till voltage level flag is set */</span></div>
<div class="line"><span class="lineno">  487</span>  <span class="keywordflow">while</span> ((PWR-&gt;CSR1 &amp; PWR_CSR1_ACTVOSRDY) == 0U)</div>
<div class="line"><span class="lineno">  488</span>  {}</div>
<div class="line"><span class="lineno">  489</span><span class="preprocessor">#elif defined(USE_PWR_EXTERNAL_SOURCE_SUPPLY)</span></div>
<div class="line"><span class="lineno">  490</span><span class="preprocessor">  #if defined(SMPS)</span></div>
<div class="line"><span class="lineno">  491</span>    <span class="comment">/* Exit Run* mode */</span></div>
<div class="line"><span class="lineno">  492</span>    PWR-&gt;CR3 = (PWR-&gt;CR3 &amp; ~(PWR_CR3_SMPSEN | PWR_CR3_LDOEN)) | PWR_CR3_BYPASS;</div>
<div class="line"><span class="lineno">  493</span><span class="preprocessor">  #else</span></div>
<div class="line"><span class="lineno">  494</span>    PWR-&gt;CR3 = (PWR-&gt;CR3 &amp; ~(PWR_CR3_LDOEN)) | PWR_CR3_BYPASS;</div>
<div class="line"><span class="lineno">  495</span><span class="preprocessor">  #endif </span><span class="comment">/* SMPS */</span><span class="preprocessor"></span></div>
<div class="line"><span class="lineno">  496</span>  <span class="comment">/* Wait till voltage level flag is set */</span></div>
<div class="line"><span class="lineno">  497</span>  <span class="keywordflow">while</span> ((PWR-&gt;CSR1 &amp; PWR_CSR1_ACTVOSRDY) == 0U)</div>
<div class="line"><span class="lineno">  498</span>  {}</div>
<div class="line"><span class="lineno">  499</span><span class="preprocessor">#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) &amp;&amp; defined(SMPS)</span></div>
<div class="line"><span class="lineno">  500</span>  <span class="comment">/* Exit Run* mode */</span></div>
<div class="line"><span class="lineno">  501</span>  PWR-&gt;CR3 &amp;= ~(PWR_CR3_LDOEN);</div>
<div class="line"><span class="lineno">  502</span>  <span class="comment">/* Wait till voltage level flag is set */</span></div>
<div class="line"><span class="lineno">  503</span>  <span class="keywordflow">while</span> ((PWR-&gt;CSR1 &amp; PWR_CSR1_ACTVOSRDY) == 0U)</div>
<div class="line"><span class="lineno">  504</span>  {}</div>
<div class="line"><span class="lineno">  505</span><span class="preprocessor">#elif defined(USE_PWR_SMPS_1V8_SUPPLIES_LDO) &amp;&amp; defined(SMPS)</span></div>
<div class="line"><span class="lineno">  506</span>  <span class="comment">/* Exit Run* mode */</span></div>
<div class="line"><span class="lineno">  507</span>  PWR-&gt;CR3 |= PWR_CR3_SMPSLEVEL_0 | PWR_CR3_SMPSEN | PWR_CR3_LDOEN;</div>
<div class="line"><span class="lineno">  508</span>  <span class="comment">/* Wait till voltage level flag is set */</span></div>
<div class="line"><span class="lineno">  509</span>  <span class="keywordflow">while</span> ((PWR-&gt;CSR1 &amp; PWR_CSR1_ACTVOSRDY) == 0U)</div>
<div class="line"><span class="lineno">  510</span>  {}</div>
<div class="line"><span class="lineno">  511</span><span class="preprocessor">#elif defined(USE_PWR_SMPS_2V5_SUPPLIES_LDO) &amp;&amp; defined(SMPS)</span></div>
<div class="line"><span class="lineno">  512</span>  <span class="comment">/* Exit Run* mode */</span></div>
<div class="line"><span class="lineno">  513</span>  PWR-&gt;CR3 |= PWR_CR3_SMPSLEVEL_1 | PWR_CR3_SMPSEN | PWR_CR3_LDOEN;</div>
<div class="line"><span class="lineno">  514</span>  <span class="comment">/* Wait till voltage level flag is set */</span></div>
<div class="line"><span class="lineno">  515</span>  <span class="keywordflow">while</span> ((PWR-&gt;CSR1 &amp; PWR_CSR1_ACTVOSRDY) == 0U)</div>
<div class="line"><span class="lineno">  516</span>  {}</div>
<div class="line"><span class="lineno">  517</span><span class="preprocessor">#elif defined(USE_PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) &amp;&amp; defined(SMPS)</span></div>
<div class="line"><span class="lineno">  518</span>  <span class="comment">/* Exit Run* mode */</span></div>
<div class="line"><span class="lineno">  519</span>  PWR-&gt;CR3 |= PWR_CR3_SMPSLEVEL_0 | PWR_CR3_SMPSEXTHP | PWR_CR3_SMPSEN | PWR_CR3_LDOEN;</div>
<div class="line"><span class="lineno">  520</span>  <span class="comment">/* Wait till voltage level flag is set */</span></div>
<div class="line"><span class="lineno">  521</span>  <span class="keywordflow">while</span> ((PWR-&gt;CSR1 &amp; PWR_CSR1_ACTVOSRDY) == 0U)</div>
<div class="line"><span class="lineno">  522</span>  {}</div>
<div class="line"><span class="lineno">  523</span><span class="preprocessor">#elif defined(USE_PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) &amp;&amp; defined(SMPS)</span></div>
<div class="line"><span class="lineno">  524</span>  <span class="comment">/* Exit Run* mode */</span></div>
<div class="line"><span class="lineno">  525</span>  PWR-&gt;CR3 |= PWR_CR3_SMPSLEVEL_1 | PWR_CR3_SMPSEXTHP | PWR_CR3_SMPSEN | PWR_CR3_LDOEN;</div>
<div class="line"><span class="lineno">  526</span>  <span class="comment">/* Wait till voltage level flag is set */</span></div>
<div class="line"><span class="lineno">  527</span>  <span class="keywordflow">while</span> ((PWR-&gt;CSR1 &amp; PWR_CSR1_ACTVOSRDY) == 0U)</div>
<div class="line"><span class="lineno">  528</span>  {}</div>
<div class="line"><span class="lineno">  529</span><span class="preprocessor">#elif defined(USE_PWR_SMPS_1V8_SUPPLIES_EXT) &amp;&amp; defined(SMPS)</span></div>
<div class="line"><span class="lineno">  530</span>  <span class="comment">/* Exit Run* mode */</span></div>
<div class="line"><span class="lineno">  531</span>  PWR-&gt;CR3 = (PWR-&gt;CR3 &amp; ~(PWR_CR3_LDOEN)) | PWR_CR3_SMPSLEVEL_0 | PWR_CR3_SMPSEXTHP | PWR_CR3_SMPSEN | PWR_CR3_BYPASS;</div>
<div class="line"><span class="lineno">  532</span>  <span class="comment">/* Wait till voltage level flag is set */</span></div>
<div class="line"><span class="lineno">  533</span>  <span class="keywordflow">while</span> ((PWR-&gt;CSR1 &amp; PWR_CSR1_ACTVOSRDY) == 0U)</div>
<div class="line"><span class="lineno">  534</span>  {}</div>
<div class="line"><span class="lineno">  535</span><span class="preprocessor">#elif defined(USE_PWR_SMPS_2V5_SUPPLIES_EXT) &amp;&amp; defined(SMPS)</span></div>
<div class="line"><span class="lineno">  536</span>  <span class="comment">/* Exit Run* mode */</span></div>
<div class="line"><span class="lineno">  537</span>  PWR-&gt;CR3 = (PWR-&gt;CR3 &amp; ~(PWR_CR3_LDOEN)) | PWR_CR3_SMPSLEVEL_1 | PWR_CR3_SMPSEXTHP | PWR_CR3_SMPSEN | PWR_CR3_BYPASS;</div>
<div class="line"><span class="lineno">  538</span>  <span class="comment">/* Wait till voltage level flag is set */</span></div>
<div class="line"><span class="lineno">  539</span>  <span class="keywordflow">while</span> ((PWR-&gt;CSR1 &amp; PWR_CSR1_ACTVOSRDY) == 0U)</div>
<div class="line"><span class="lineno">  540</span>  {}</div>
<div class="line"><span class="lineno">  541</span><span class="preprocessor">#else</span></div>
<div class="line"><span class="lineno">  542</span>  <span class="comment">/* No system power supply configuration is selected at exit Run* mode */</span></div>
<div class="line"><span class="lineno">  543</span><span class="preprocessor">#endif </span><span class="comment">/* USE_PWR_LDO_SUPPLY */</span><span class="preprocessor"></span></div>
<div class="line"><span class="lineno">  544</span>}</div>
</div><!-- fragment -->
</div>
</div>
<a id="gae0c36a9591fe6e9c45ecb21a794f0f0f" name="gae0c36a9591fe6e9c45ecb21a794f0f0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0c36a9591fe6e9c45ecb21a794f0f0f">&#9670;&#160;</a></span>SystemCoreClockUpdate()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SystemCoreClockUpdate </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Update SystemCoreClock variable according to Clock Register Values. The SystemCoreClock variable contains the core clock , it can be used by the user application to setup the SysTick timer or configure other parameters. </p>
<dl class="section note"><dt>Note</dt><dd>Each time the core clock changes, this function must be called to update SystemCoreClock variable value. Otherwise, any configuration based on this variable will be incorrect.</dd>
<dd>
- The system frequency computed by this function is not the real frequency in the chip. It is calculated based on the predefined constant and the selected clock source:</dd></dl>
<ul>
<li>If SYSCLK source is CSI, SystemCoreClock will contain the <a class="el" href="group___s_t_m32_h7xx___system___private___includes.html#ga4dcbff36a4b1cfd045c01d59084255d0">CSI_VALUE(*)</a></li>
<li>If SYSCLK source is HSI, SystemCoreClock will contain the <a class="el" href="group___s_t_m32_h7xx___system___private___includes.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE(**)</a></li>
<li>If SYSCLK source is HSE, SystemCoreClock will contain the <a class="el" href="group___s_t_m32_h7xx___system___private___includes.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE(***)</a></li>
<li>If SYSCLK source is PLL, SystemCoreClock will contain the <a class="el" href="group___s_t_m32_h7xx___system___private___includes.html#ga4dcbff36a4b1cfd045c01d59084255d0">CSI_VALUE(*)</a>, <a class="el" href="group___s_t_m32_h7xx___system___private___includes.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE(**)</a> or <a class="el" href="group___s_t_m32_h7xx___system___private___includes.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE(***)</a> multiplied/divided by the PLL factors.</li>
</ul>
<p>(*) CSI_VALUE is a constant defined in stm32h7xx_hal.h file (default value 4 MHz) but the real value may vary depending on the variations in voltage and temperature. (**) HSI_VALUE is a constant defined in stm32h7xx_hal.h file (default value 64 MHz) but the real value may vary depending on the variations in voltage and temperature.</p>
<p>(***)HSE_VALUE is a constant defined in stm32h7xx_hal.h file (default value 25 MHz), user has to ensure that HSE_VALUE is same as the real frequency of the crystal used. Otherwise, this function may have wrong result.</p>
<ul>
<li>The result of this function could be not correct when using fractional value for HSE crystal. <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
</li>
</ul>

<p class="definition">Definition at line <a class="el" href="system__stm32h7xx_8c_source.html#l00354">354</a> of file <a class="el" href="system__stm32h7xx_8c_source.html">system_stm32h7xx.c</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  355</span>{</div>
<div class="line"><span class="lineno">  356</span>  uint32_t pllp, pllsource, pllm, pllfracen, hsivalue, tmp;</div>
<div class="line"><span class="lineno">  357</span>  uint32_t common_system_clock;</div>
<div class="line"><span class="lineno">  358</span>  float_t fracn1, pllvco;</div>
<div class="line"><span class="lineno">  359</span> </div>
<div class="line"><span class="lineno">  360</span> </div>
<div class="line"><span class="lineno">  361</span>  <span class="comment">/* Get SYSCLK source -------------------------------------------------------*/</span></div>
<div class="line"><span class="lineno">  362</span> </div>
<div class="line"><span class="lineno">  363</span>  <span class="keywordflow">switch</span> (RCC-&gt;CFGR &amp; RCC_CFGR_SWS)</div>
<div class="line"><span class="lineno">  364</span>  {</div>
<div class="line"><span class="lineno">  365</span>  <span class="keywordflow">case</span> RCC_CFGR_SWS_HSI:  <span class="comment">/* HSI used as system clock source */</span></div>
<div class="line"><span class="lineno">  366</span>    common_system_clock = (uint32_t) (<a class="code hl_define" href="group___s_t_m32_h7xx___system___private___includes.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a> &gt;&gt; ((RCC-&gt;CR &amp; RCC_CR_HSIDIV)&gt;&gt; 3));</div>
<div class="line"><span class="lineno">  367</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><span class="lineno">  368</span> </div>
<div class="line"><span class="lineno">  369</span>  <span class="keywordflow">case</span> RCC_CFGR_SWS_CSI:  <span class="comment">/* CSI used as system clock  source */</span></div>
<div class="line"><span class="lineno">  370</span>    common_system_clock = <a class="code hl_define" href="group___s_t_m32_h7xx___system___private___includes.html#ga4dcbff36a4b1cfd045c01d59084255d0">CSI_VALUE</a>;</div>
<div class="line"><span class="lineno">  371</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><span class="lineno">  372</span> </div>
<div class="line"><span class="lineno">  373</span>  <span class="keywordflow">case</span> RCC_CFGR_SWS_HSE:  <span class="comment">/* HSE used as system clock  source */</span></div>
<div class="line"><span class="lineno">  374</span>    common_system_clock = <a class="code hl_define" href="group___s_t_m32_h7xx___system___private___includes.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a>;</div>
<div class="line"><span class="lineno">  375</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><span class="lineno">  376</span> </div>
<div class="line"><span class="lineno">  377</span>  <span class="keywordflow">case</span> RCC_CFGR_SWS_PLL1:  <span class="comment">/* PLL1 used as system clock  source */</span></div>
<div class="line"><span class="lineno">  378</span> </div>
<div class="line"><span class="lineno">  379</span>    <span class="comment">/* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN</span></div>
<div class="line"><span class="lineno">  380</span><span class="comment">    SYSCLK = PLL_VCO / PLLR</span></div>
<div class="line"><span class="lineno">  381</span><span class="comment">    */</span></div>
<div class="line"><span class="lineno">  382</span>    pllsource = (RCC-&gt;PLLCKSELR &amp; RCC_PLLCKSELR_PLLSRC);</div>
<div class="line"><span class="lineno">  383</span>    pllm = ((RCC-&gt;PLLCKSELR &amp; RCC_PLLCKSELR_DIVM1)&gt;&gt; 4)  ;</div>
<div class="line"><span class="lineno">  384</span>    pllfracen = ((RCC-&gt;PLLCFGR &amp; RCC_PLLCFGR_PLL1FRACEN)&gt;&gt;RCC_PLLCFGR_PLL1FRACEN_Pos);</div>
<div class="line"><span class="lineno">  385</span>    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC-&gt;PLL1FRACR &amp; RCC_PLL1FRACR_FRACN1)&gt;&gt; 3));</div>
<div class="line"><span class="lineno">  386</span> </div>
<div class="line"><span class="lineno">  387</span>    <span class="keywordflow">if</span> (pllm != 0U)</div>
<div class="line"><span class="lineno">  388</span>    {</div>
<div class="line"><span class="lineno">  389</span>      <span class="keywordflow">switch</span> (pllsource)</div>
<div class="line"><span class="lineno">  390</span>      {</div>
<div class="line"><span class="lineno">  391</span>        <span class="keywordflow">case</span> RCC_PLLCKSELR_PLLSRC_HSI:  <span class="comment">/* HSI used as PLL clock source */</span></div>
<div class="line"><span class="lineno">  392</span> </div>
<div class="line"><span class="lineno">  393</span>        hsivalue = (<a class="code hl_define" href="group___s_t_m32_h7xx___system___private___includes.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a> &gt;&gt; ((RCC-&gt;CR &amp; RCC_CR_HSIDIV)&gt;&gt; 3)) ;</div>
<div class="line"><span class="lineno">  394</span>        pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC-&gt;PLL1DIVR &amp; RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );</div>
<div class="line"><span class="lineno">  395</span> </div>
<div class="line"><span class="lineno">  396</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><span class="lineno">  397</span> </div>
<div class="line"><span class="lineno">  398</span>        <span class="keywordflow">case</span> RCC_PLLCKSELR_PLLSRC_CSI:  <span class="comment">/* CSI used as PLL clock source */</span></div>
<div class="line"><span class="lineno">  399</span>          pllvco = ((float_t)<a class="code hl_define" href="group___s_t_m32_h7xx___system___private___includes.html#ga4dcbff36a4b1cfd045c01d59084255d0">CSI_VALUE</a> / (float_t)pllm) * ((float_t)(uint32_t)(RCC-&gt;PLL1DIVR &amp; RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );</div>
<div class="line"><span class="lineno">  400</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><span class="lineno">  401</span> </div>
<div class="line"><span class="lineno">  402</span>        <span class="keywordflow">case</span> RCC_PLLCKSELR_PLLSRC_HSE:  <span class="comment">/* HSE used as PLL clock source */</span></div>
<div class="line"><span class="lineno">  403</span>          pllvco = ((float_t)<a class="code hl_define" href="group___s_t_m32_h7xx___system___private___includes.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a> / (float_t)pllm) * ((float_t)(uint32_t)(RCC-&gt;PLL1DIVR &amp; RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );</div>
<div class="line"><span class="lineno">  404</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><span class="lineno">  405</span> </div>
<div class="line"><span class="lineno">  406</span>      <span class="keywordflow">default</span>:</div>
<div class="line"><span class="lineno">  407</span>          hsivalue = (<a class="code hl_define" href="group___s_t_m32_h7xx___system___private___includes.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a> &gt;&gt; ((RCC-&gt;CR &amp; RCC_CR_HSIDIV)&gt;&gt; 3)) ;</div>
<div class="line"><span class="lineno">  408</span>          pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC-&gt;PLL1DIVR &amp; RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );</div>
<div class="line"><span class="lineno">  409</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><span class="lineno">  410</span>      }</div>
<div class="line"><span class="lineno">  411</span>      pllp = (((RCC-&gt;PLL1DIVR &amp; RCC_PLL1DIVR_P1) &gt;&gt;9) + 1U ) ;</div>
<div class="line"><span class="lineno">  412</span>      common_system_clock =  (uint32_t)(float_t)(pllvco/(float_t)pllp);</div>
<div class="line"><span class="lineno">  413</span>    }</div>
<div class="line"><span class="lineno">  414</span>    <span class="keywordflow">else</span></div>
<div class="line"><span class="lineno">  415</span>    {</div>
<div class="line"><span class="lineno">  416</span>      common_system_clock = 0U;</div>
<div class="line"><span class="lineno">  417</span>    }</div>
<div class="line"><span class="lineno">  418</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><span class="lineno">  419</span> </div>
<div class="line"><span class="lineno">  420</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><span class="lineno">  421</span>    common_system_clock = (uint32_t) (<a class="code hl_define" href="group___s_t_m32_h7xx___system___private___includes.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a> &gt;&gt; ((RCC-&gt;CR &amp; RCC_CR_HSIDIV)&gt;&gt; 3));</div>
<div class="line"><span class="lineno">  422</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><span class="lineno">  423</span>  }</div>
<div class="line"><span class="lineno">  424</span> </div>
<div class="line"><span class="lineno">  425</span>  <span class="comment">/* Compute SystemClock frequency --------------------------------------------------*/</span></div>
<div class="line"><span class="lineno">  426</span><span class="preprocessor">#if defined (RCC_D1CFGR_D1CPRE)</span></div>
<div class="line"><span class="lineno">  427</span>  tmp = <a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gac0142b24f5548d68accaf0d9b795c9e1">D1CorePrescTable</a>[(RCC-&gt;D1CFGR &amp; RCC_D1CFGR_D1CPRE)&gt;&gt; RCC_D1CFGR_D1CPRE_Pos];</div>
<div class="line"><span class="lineno">  428</span> </div>
<div class="line"><span class="lineno">  429</span>  <span class="comment">/* common_system_clock frequency : CM7 CPU frequency  */</span></div>
<div class="line"><span class="lineno">  430</span>  common_system_clock &gt;&gt;= tmp;</div>
<div class="line"><span class="lineno">  431</span> </div>
<div class="line"><span class="lineno">  432</span>  <span class="comment">/* SystemD2Clock frequency : CM4 CPU, AXI and AHBs Clock frequency  */</span></div>
<div class="line"><span class="lineno">  433</span>  <a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gaa3016e42a01e5655e438fcf76e4ba5b0">SystemD2Clock</a> = (common_system_clock &gt;&gt; ((<a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gac0142b24f5548d68accaf0d9b795c9e1">D1CorePrescTable</a>[(RCC-&gt;D1CFGR &amp; RCC_D1CFGR_HPRE)&gt;&gt; RCC_D1CFGR_HPRE_Pos]) &amp; 0x1FU));</div>
<div class="line"><span class="lineno">  434</span> </div>
<div class="line"><span class="lineno">  435</span><span class="preprocessor">#else</span></div>
<div class="line"><span class="lineno">  436</span>  tmp = <a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gac0142b24f5548d68accaf0d9b795c9e1">D1CorePrescTable</a>[(RCC-&gt;CDCFGR1 &amp; RCC_CDCFGR1_CDCPRE)&gt;&gt; RCC_CDCFGR1_CDCPRE_Pos];</div>
<div class="line"><span class="lineno">  437</span> </div>
<div class="line"><span class="lineno">  438</span>  <span class="comment">/* common_system_clock frequency : CM7 CPU frequency  */</span></div>
<div class="line"><span class="lineno">  439</span>  common_system_clock &gt;&gt;= tmp;</div>
<div class="line"><span class="lineno">  440</span> </div>
<div class="line"><span class="lineno">  441</span>  <span class="comment">/* SystemD2Clock frequency : AXI and AHBs Clock frequency  */</span></div>
<div class="line"><span class="lineno">  442</span>  <a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gaa3016e42a01e5655e438fcf76e4ba5b0">SystemD2Clock</a> = (common_system_clock &gt;&gt; ((<a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gac0142b24f5548d68accaf0d9b795c9e1">D1CorePrescTable</a>[(RCC-&gt;CDCFGR1 &amp; RCC_CDCFGR1_HPRE)&gt;&gt; RCC_CDCFGR1_HPRE_Pos]) &amp; 0x1FU));</div>
<div class="line"><span class="lineno">  443</span> </div>
<div class="line"><span class="lineno">  444</span><span class="preprocessor">#endif</span></div>
<div class="line"><span class="lineno">  445</span> </div>
<div class="line"><span class="lineno">  446</span><span class="preprocessor">#if defined(DUAL_CORE) &amp;&amp; defined(CORE_CM4)</span></div>
<div class="line"><span class="lineno">  447</span>  <a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = <a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gaa3016e42a01e5655e438fcf76e4ba5b0">SystemD2Clock</a>;</div>
<div class="line"><span class="lineno">  448</span><span class="preprocessor">#else</span></div>
<div class="line"><span class="lineno">  449</span>  <a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = common_system_clock;</div>
<div class="line"><span class="lineno">  450</span><span class="preprocessor">#endif </span><span class="comment">/* DUAL_CORE &amp;&amp; CORE_CM4 */</span><span class="preprocessor"></span></div>
<div class="line"><span class="lineno">  451</span>}</div>
<div class="ttc" id="agroup___s_t_m32_h7xx___system___private___includes_html_ga4dcbff36a4b1cfd045c01d59084255d0"><div class="ttname"><a href="group___s_t_m32_h7xx___system___private___includes.html#ga4dcbff36a4b1cfd045c01d59084255d0">CSI_VALUE</a></div><div class="ttdeci">#define CSI_VALUE</div><div class="ttdef"><b>Definition</b> <a href="system__stm32h7xx_8c_source.html#l00060">system_stm32h7xx.c:60</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h7xx___system___private___includes_html_gaaa8c76e274d0f6dd2cefb5d0b17fbc37"><div class="ttname"><a href="group___s_t_m32_h7xx___system___private___includes.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a></div><div class="ttdeci">#define HSI_VALUE</div><div class="ttdef"><b>Definition</b> <a href="system__stm32h7xx_8c_source.html#l00064">system_stm32h7xx.c:64</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h7xx___system___private___includes_html_gaeafcff4f57440c60e64812dddd13e7cb"><div class="ttname"><a href="group___s_t_m32_h7xx___system___private___includes.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a></div><div class="ttdeci">#define HSE_VALUE</div><div class="ttdef"><b>Definition</b> <a href="system__stm32h7xx_8c_source.html#l00056">system_stm32h7xx.c:56</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h7xx___system___private___variables_html_gaa3016e42a01e5655e438fcf76e4ba5b0"><div class="ttname"><a href="group___s_t_m32_h7xx___system___private___variables.html#gaa3016e42a01e5655e438fcf76e4ba5b0">SystemD2Clock</a></div><div class="ttdeci">uint32_t SystemD2Clock</div><div class="ttdef"><b>Definition</b> <a href="system__stm32h7xx_8c_source.html#l00154">system_stm32h7xx.c:154</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h7xx___system___private___variables_html_gaa3cd3e43291e81e795d642b79b6088e6"><div class="ttname"><a href="group___s_t_m32_h7xx___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a></div><div class="ttdeci">uint32_t SystemCoreClock</div><div class="ttdef"><b>Definition</b> <a href="system__stm32h7xx_8c_source.html#l00153">system_stm32h7xx.c:153</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h7xx___system___private___variables_html_gac0142b24f5548d68accaf0d9b795c9e1"><div class="ttname"><a href="group___s_t_m32_h7xx___system___private___variables.html#gac0142b24f5548d68accaf0d9b795c9e1">D1CorePrescTable</a></div><div class="ttdeci">const uint8_t D1CorePrescTable[16]</div><div class="ttdef"><b>Definition</b> <a href="system__stm32h7xx_8c_source.html#l00155">system_stm32h7xx.c:155</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="system__stm32h7xx_8c_source.html#l00060">CSI_VALUE</a>, <a class="el" href="system__stm32h7xx_8c_source.html#l00155">D1CorePrescTable</a>, <a class="el" href="system__stm32h7xx_8c_source.html#l00056">HSE_VALUE</a>, <a class="el" href="system__stm32h7xx_8c_source.html#l00064">HSI_VALUE</a>, <a class="el" href="system__stm32h7xx_8c_source.html#l00153">SystemCoreClock</a>, and <a class="el" href="system__stm32h7xx_8c_source.html#l00154">SystemD2Clock</a>.</p>

</div>
</div>
<a id="ga93f514700ccf00d08dbdcff7f1224eb2" name="ga93f514700ccf00d08dbdcff7f1224eb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93f514700ccf00d08dbdcff7f1224eb2">&#9670;&#160;</a></span>SystemInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SystemInit </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Setup the microcontroller system Initialize the FPU setting and vector table location configuration. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="system__stm32h7xx_8c_source.html#l00180">180</a> of file <a class="el" href="system__stm32h7xx_8c_source.html">system_stm32h7xx.c</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  181</span>{</div>
<div class="line"><span class="lineno">  182</span><span class="preprocessor">#if defined (DATA_IN_D2_SRAM)</span></div>
<div class="line"><span class="lineno">  183</span> __IO uint32_t tmpreg;</div>
<div class="line"><span class="lineno">  184</span><span class="preprocessor">#endif </span><span class="comment">/* DATA_IN_D2_SRAM */</span><span class="preprocessor"></span></div>
<div class="line"><span class="lineno">  185</span> </div>
<div class="line"><span class="lineno">  186</span>  <span class="comment">/* FPU settings ------------------------------------------------------------*/</span></div>
<div class="line"><span class="lineno">  187</span><span class="preprocessor">  #if (__FPU_PRESENT == 1) &amp;&amp; (__FPU_USED == 1)</span></div>
<div class="line"><span class="lineno">  188</span>    SCB-&gt;CPACR |= ((3UL &lt;&lt; (10*2))|(3UL &lt;&lt; (11*2)));  <span class="comment">/* set CP10 and CP11 Full Access */</span></div>
<div class="line"><span class="lineno">  189</span><span class="preprocessor">  #endif</span></div>
<div class="line"><span class="lineno">  190</span>  <span class="comment">/* Reset the RCC clock configuration to the default reset state ------------*/</span></div>
<div class="line"><span class="lineno">  191</span> </div>
<div class="line"><span class="lineno">  192</span>   <span class="comment">/* Increasing the CPU frequency */</span></div>
<div class="line"><span class="lineno">  193</span>  <span class="keywordflow">if</span>(FLASH_LATENCY_DEFAULT  &gt; (READ_BIT((FLASH-&gt;ACR), FLASH_ACR_LATENCY)))</div>
<div class="line"><span class="lineno">  194</span>  {</div>
<div class="line"><span class="lineno">  195</span>    <span class="comment">/* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */</span></div>
<div class="line"><span class="lineno">  196</span>    MODIFY_REG(FLASH-&gt;ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));</div>
<div class="line"><span class="lineno">  197</span>  }</div>
<div class="line"><span class="lineno">  198</span> </div>
<div class="line"><span class="lineno">  199</span>  <span class="comment">/* Set HSION bit */</span></div>
<div class="line"><span class="lineno">  200</span>  RCC-&gt;CR |= RCC_CR_HSION;</div>
<div class="line"><span class="lineno">  201</span> </div>
<div class="line"><span class="lineno">  202</span>  <span class="comment">/* Reset CFGR register */</span></div>
<div class="line"><span class="lineno">  203</span>  RCC-&gt;CFGR = 0x00000000;</div>
<div class="line"><span class="lineno">  204</span> </div>
<div class="line"><span class="lineno">  205</span>  <span class="comment">/* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */</span></div>
<div class="line"><span class="lineno">  206</span>  RCC-&gt;CR &amp;= 0xEAF6ED7FU;</div>
<div class="line"><span class="lineno">  207</span> </div>
<div class="line"><span class="lineno">  208</span>   <span class="comment">/* Decreasing the number of wait states because of lower CPU frequency */</span></div>
<div class="line"><span class="lineno">  209</span>  <span class="keywordflow">if</span>(FLASH_LATENCY_DEFAULT  &lt; (READ_BIT((FLASH-&gt;ACR), FLASH_ACR_LATENCY)))</div>
<div class="line"><span class="lineno">  210</span>  {</div>
<div class="line"><span class="lineno">  211</span>    <span class="comment">/* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */</span></div>
<div class="line"><span class="lineno">  212</span>    MODIFY_REG(FLASH-&gt;ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));</div>
<div class="line"><span class="lineno">  213</span>  }</div>
<div class="line"><span class="lineno">  214</span> </div>
<div class="line"><span class="lineno">  215</span><span class="preprocessor">#if defined(D3_SRAM_BASE)</span></div>
<div class="line"><span class="lineno">  216</span>  <span class="comment">/* Reset D1CFGR register */</span></div>
<div class="line"><span class="lineno">  217</span>  RCC-&gt;D1CFGR = 0x00000000;</div>
<div class="line"><span class="lineno">  218</span> </div>
<div class="line"><span class="lineno">  219</span>  <span class="comment">/* Reset D2CFGR register */</span></div>
<div class="line"><span class="lineno">  220</span>  RCC-&gt;D2CFGR = 0x00000000;</div>
<div class="line"><span class="lineno">  221</span> </div>
<div class="line"><span class="lineno">  222</span>  <span class="comment">/* Reset D3CFGR register */</span></div>
<div class="line"><span class="lineno">  223</span>  RCC-&gt;D3CFGR = 0x00000000;</div>
<div class="line"><span class="lineno">  224</span><span class="preprocessor">#else</span></div>
<div class="line"><span class="lineno">  225</span>  <span class="comment">/* Reset CDCFGR1 register */</span></div>
<div class="line"><span class="lineno">  226</span>  RCC-&gt;CDCFGR1 = 0x00000000;</div>
<div class="line"><span class="lineno">  227</span> </div>
<div class="line"><span class="lineno">  228</span>  <span class="comment">/* Reset CDCFGR2 register */</span></div>
<div class="line"><span class="lineno">  229</span>  RCC-&gt;CDCFGR2 = 0x00000000;</div>
<div class="line"><span class="lineno">  230</span> </div>
<div class="line"><span class="lineno">  231</span>  <span class="comment">/* Reset SRDCFGR register */</span></div>
<div class="line"><span class="lineno">  232</span>  RCC-&gt;SRDCFGR = 0x00000000;</div>
<div class="line"><span class="lineno">  233</span><span class="preprocessor">#endif</span></div>
<div class="line"><span class="lineno">  234</span>  <span class="comment">/* Reset PLLCKSELR register */</span></div>
<div class="line"><span class="lineno">  235</span>  RCC-&gt;PLLCKSELR = 0x02020200;</div>
<div class="line"><span class="lineno">  236</span> </div>
<div class="line"><span class="lineno">  237</span>  <span class="comment">/* Reset PLLCFGR register */</span></div>
<div class="line"><span class="lineno">  238</span>  RCC-&gt;PLLCFGR = 0x01FF0000;</div>
<div class="line"><span class="lineno">  239</span>  <span class="comment">/* Reset PLL1DIVR register */</span></div>
<div class="line"><span class="lineno">  240</span>  RCC-&gt;PLL1DIVR = 0x01010280;</div>
<div class="line"><span class="lineno">  241</span>  <span class="comment">/* Reset PLL1FRACR register */</span></div>
<div class="line"><span class="lineno">  242</span>  RCC-&gt;PLL1FRACR = 0x00000000;</div>
<div class="line"><span class="lineno">  243</span> </div>
<div class="line"><span class="lineno">  244</span>  <span class="comment">/* Reset PLL2DIVR register */</span></div>
<div class="line"><span class="lineno">  245</span>  RCC-&gt;PLL2DIVR = 0x01010280;</div>
<div class="line"><span class="lineno">  246</span> </div>
<div class="line"><span class="lineno">  247</span>  <span class="comment">/* Reset PLL2FRACR register */</span></div>
<div class="line"><span class="lineno">  248</span> </div>
<div class="line"><span class="lineno">  249</span>  RCC-&gt;PLL2FRACR = 0x00000000;</div>
<div class="line"><span class="lineno">  250</span>  <span class="comment">/* Reset PLL3DIVR register */</span></div>
<div class="line"><span class="lineno">  251</span>  RCC-&gt;PLL3DIVR = 0x01010280;</div>
<div class="line"><span class="lineno">  252</span> </div>
<div class="line"><span class="lineno">  253</span>  <span class="comment">/* Reset PLL3FRACR register */</span></div>
<div class="line"><span class="lineno">  254</span>  RCC-&gt;PLL3FRACR = 0x00000000;</div>
<div class="line"><span class="lineno">  255</span> </div>
<div class="line"><span class="lineno">  256</span>  <span class="comment">/* Reset HSEBYP bit */</span></div>
<div class="line"><span class="lineno">  257</span>  RCC-&gt;CR &amp;= 0xFFFBFFFFU;</div>
<div class="line"><span class="lineno">  258</span> </div>
<div class="line"><span class="lineno">  259</span>  <span class="comment">/* Disable all interrupts */</span></div>
<div class="line"><span class="lineno">  260</span>  RCC-&gt;CIER = 0x00000000;</div>
<div class="line"><span class="lineno">  261</span> </div>
<div class="line"><span class="lineno">  262</span><span class="preprocessor">#if (STM32H7_DEV_ID == 0x450UL)</span></div>
<div class="line"><span class="lineno">  263</span>  <span class="comment">/* dual core CM7 or single core line */</span></div>
<div class="line"><span class="lineno">  264</span>  <span class="keywordflow">if</span>((DBGMCU-&gt;IDCODE &amp; 0xFFFF0000U) &lt; 0x20000000U)</div>
<div class="line"><span class="lineno">  265</span>  {</div>
<div class="line"><span class="lineno">  266</span>    <span class="comment">/* if stm32h7 revY*/</span></div>
<div class="line"><span class="lineno">  267</span>    <span class="comment">/* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */</span></div>
<div class="line"><span class="lineno">  268</span>    *((__IO uint32_t*)0x51008108) = 0x000000001U;</div>
<div class="line"><span class="lineno">  269</span>  }</div>
<div class="line"><span class="lineno">  270</span><span class="preprocessor">#endif </span><span class="comment">/* STM32H7_DEV_ID */</span><span class="preprocessor"></span></div>
<div class="line"><span class="lineno">  271</span> </div>
<div class="line"><span class="lineno">  272</span><span class="preprocessor">#if defined(DATA_IN_D2_SRAM)</span></div>
<div class="line"><span class="lineno">  273</span>  <span class="comment">/* in case of initialized data in D2 SRAM (AHB SRAM), enable the D2 SRAM clock (AHB SRAM clock) */</span></div>
<div class="line"><span class="lineno">  274</span><span class="preprocessor">#if defined(RCC_AHB2ENR_D2SRAM3EN)</span></div>
<div class="line"><span class="lineno">  275</span>  RCC-&gt;AHB2ENR |= (RCC_AHB2ENR_D2SRAM1EN | RCC_AHB2ENR_D2SRAM2EN | RCC_AHB2ENR_D2SRAM3EN);</div>
<div class="line"><span class="lineno">  276</span><span class="preprocessor">#elif defined(RCC_AHB2ENR_D2SRAM2EN)</span></div>
<div class="line"><span class="lineno">  277</span>  RCC-&gt;AHB2ENR |= (RCC_AHB2ENR_D2SRAM1EN | RCC_AHB2ENR_D2SRAM2EN);</div>
<div class="line"><span class="lineno">  278</span><span class="preprocessor">#else</span></div>
<div class="line"><span class="lineno">  279</span>  RCC-&gt;AHB2ENR |= (RCC_AHB2ENR_AHBSRAM1EN | RCC_AHB2ENR_AHBSRAM2EN);</div>
<div class="line"><span class="lineno">  280</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_AHB2ENR_D2SRAM3EN */</span><span class="preprocessor"></span></div>
<div class="line"><span class="lineno">  281</span> </div>
<div class="line"><span class="lineno">  282</span>  tmpreg = RCC-&gt;AHB2ENR;</div>
<div class="line"><span class="lineno">  283</span>  (void) tmpreg;</div>
<div class="line"><span class="lineno">  284</span><span class="preprocessor">#endif </span><span class="comment">/* DATA_IN_D2_SRAM */</span><span class="preprocessor"></span></div>
<div class="line"><span class="lineno">  285</span> </div>
<div class="line"><span class="lineno">  286</span><span class="preprocessor">#if defined(DUAL_CORE) &amp;&amp; defined(CORE_CM4)</span></div>
<div class="line"><span class="lineno">  287</span>  <span class="comment">/* Configure the Vector Table location add offset address for cortex-M4 ------------------*/</span></div>
<div class="line"><span class="lineno">  288</span><span class="preprocessor">#if defined(USER_VECT_TAB_ADDRESS)</span></div>
<div class="line"><span class="lineno">  289</span>  SCB-&gt;VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; <span class="comment">/* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */</span></div>
<div class="line"><span class="lineno">  290</span><span class="preprocessor">#endif </span><span class="comment">/* USER_VECT_TAB_ADDRESS */</span><span class="preprocessor"></span></div>
<div class="line"><span class="lineno">  291</span> </div>
<div class="line"><span class="lineno">  292</span><span class="preprocessor">#else</span></div>
<div class="line"><span class="lineno">  293</span>  <span class="keywordflow">if</span>(READ_BIT(RCC-&gt;AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)</div>
<div class="line"><span class="lineno">  294</span>  {</div>
<div class="line"><span class="lineno">  295</span>    <span class="comment">/* Enable the FMC interface clock */</span></div>
<div class="line"><span class="lineno">  296</span>    SET_BIT(RCC-&gt;AHB3ENR, RCC_AHB3ENR_FMCEN);</div>
<div class="line"><span class="lineno">  297</span> </div>
<div class="line"><span class="lineno">  298</span>    <span class="comment">/*</span></div>
<div class="line"><span class="lineno">  299</span><span class="comment">     * Disable the FMC bank1 (enabled after reset).</span></div>
<div class="line"><span class="lineno">  300</span><span class="comment">     * This, prevents CPU speculation access on this bank which blocks the use of FMC during</span></div>
<div class="line"><span class="lineno">  301</span><span class="comment">     * 24us. During this time the others FMC master (such as LTDC) cannot use it!</span></div>
<div class="line"><span class="lineno">  302</span><span class="comment">     */</span></div>
<div class="line"><span class="lineno">  303</span>    FMC_Bank1_R-&gt;BTCR[0] = 0x000030D2;</div>
<div class="line"><span class="lineno">  304</span> </div>
<div class="line"><span class="lineno">  305</span>    <span class="comment">/* Disable the FMC interface clock */</span></div>
<div class="line"><span class="lineno">  306</span>    CLEAR_BIT(RCC-&gt;AHB3ENR, RCC_AHB3ENR_FMCEN);</div>
<div class="line"><span class="lineno">  307</span>  }</div>
<div class="line"><span class="lineno">  308</span> </div>
<div class="line"><span class="lineno">  309</span>  <span class="comment">/* Configure the Vector Table location -------------------------------------*/</span></div>
<div class="line"><span class="lineno">  310</span><span class="preprocessor">#if defined(USER_VECT_TAB_ADDRESS)</span></div>
<div class="line"><span class="lineno">  311</span>  SCB-&gt;VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; <span class="comment">/* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */</span></div>
<div class="line"><span class="lineno">  312</span><span class="preprocessor">#endif </span><span class="comment">/* USER_VECT_TAB_ADDRESS */</span><span class="preprocessor"></span></div>
<div class="line"><span class="lineno">  313</span> </div>
<div class="line"><span class="lineno">  314</span><span class="preprocessor">#endif </span><span class="comment">/*DUAL_CORE &amp;&amp; CORE_CM4*/</span><span class="preprocessor"></span></div>
<div class="line"><span class="lineno">  315</span>}</div>
</div><!-- fragment -->
</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.7 </li>
  </ul>
</div>
</body>
</html>
