Starting new log file Wed Jul 29 16:30:46 2020

--------------------------------
Qflow project setup
--------------------------------

Technology set to osu035 from existing qflow_vars.sh file
Regenerating files for existing project uProcessor
Running yosys for verilog parsing and synthesis
yosys  -s uProcessor.ys

/----------------------------------------------------------------------------\
|                                                                            |
|  yosys -- Yosys Open SYnthesis Suite                                       |
|                                                                            |
|  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
|                                                                            |
|  Permission to use, copy, modify, and/or distribute this software for any  |
|  purpose with or without fee is hereby granted, provided that the above    |
|  copyright notice and this permission notice appear in all copies.         |
|                                                                            |
|  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
|  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
|  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
|  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
|  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
|  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
|  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
|                                                                            |
\----------------------------------------------------------------------------/

Yosys 0.9+2406 (git sha1 02f1c7b9, clang 6.0.0-1ubuntu2 -fPIC -Os)


-- Executing script file `uProcessor.ys' --

1. Executing Liberty frontend.
Imported 39 cell types from liberty file.

2. Executing Verilog-2005 frontend: /home/rabby/digital_design_lab/lab_04/source/uProcessor.v
Parsing Verilog input from `/home/rabby/digital_design_lab/lab_04/source/uProcessor.v' to AST representation.
Generating RTLIL representation for module `\sum_16bit'.
Generating RTLIL representation for module `\xor_16bit'.
Generating RTLIL representation for module `\or_16bit'.
Generating RTLIL representation for module `\and_16bit'.
Generating RTLIL representation for module `\isEqual_16bit'.
Generating RTLIL representation for module `\isNotEqual_16bit'.
Generating RTLIL representation for module `\sub_16bit'.
Generating RTLIL representation for module `\signedLessThen_16bit'.
Generating RTLIL representation for module `\signedGreaterOrEqual_16bit'.
Generating RTLIL representation for module `\unsignedLessThen_16bit'.
Generating RTLIL representation for module `\unsignedGreaterOrEqual_16bit'.
Generating RTLIL representation for module `\mux4_16bit'.
Note: Assuming pure combinatorial block at ./alu/./mux4_16bit.v:27.1-61.12 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\alu_16bit'.
Generating RTLIL representation for module `\immediate_operation'.
Generating RTLIL representation for module `\program_counter'.
Generating RTLIL representation for module `\program_counter_preset'.
Generating RTLIL representation for module `\address_mux'.
Generating RTLIL representation for module `\data_mux'.
Generating RTLIL representation for module `\internal_register'.
Generating RTLIL representation for module `\instruction_decoder'.
Generating RTLIL representation for module `\control_unit'.
Note: Assuming pure combinatorial block at ./control_unit.v:72.1-85.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ./control_unit.v:88.1-161.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ./control_unit.v:164.1-183.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\uProcessor'.
Successfully finished Verilog frontend.

3. Executing SYNTH pass.

3.1. Executing HIERARCHY pass (managing design hierarchy).

3.1.1. Analyzing design hierarchy..
Top module:  \uProcessor
Used module:     \control_unit
Used module:     \instruction_decoder
Used module:     \internal_register
Used module:     \data_mux
Used module:     \address_mux
Used module:     \program_counter_preset
Used module:     \program_counter
Used module:     \immediate_operation
Used module:     \alu_16bit
Used module:         \mux4_16bit
Used module:         \unsignedGreaterOrEqual_16bit
Used module:         \unsignedLessThen_16bit
Used module:         \signedGreaterOrEqual_16bit
Used module:         \signedLessThen_16bit
Used module:         \sub_16bit
Used module:         \isNotEqual_16bit
Used module:         \isEqual_16bit
Used module:         \and_16bit
Used module:         \or_16bit
Used module:         \xor_16bit
Used module:         \sum_16bit

3.1.2. Analyzing design hierarchy..
Top module:  \uProcessor
Used module:     \control_unit
Used module:     \instruction_decoder
Used module:     \internal_register
Used module:     \data_mux
Used module:     \address_mux
Used module:     \program_counter_preset
Used module:     \program_counter
Used module:     \immediate_operation
Used module:     \alu_16bit
Used module:         \mux4_16bit
Used module:         \unsignedGreaterOrEqual_16bit
Used module:         \unsignedLessThen_16bit
Used module:         \signedGreaterOrEqual_16bit
Used module:         \signedLessThen_16bit
Used module:         \sub_16bit
Used module:         \isNotEqual_16bit
Used module:         \isEqual_16bit
Used module:         \and_16bit
Used module:         \or_16bit
Used module:         \xor_16bit
Used module:         \sum_16bit
Removed 0 unused modules.

3.2. Executing PROC pass (convert processes to netlists).

3.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$./control_unit.v:164$52 in module control_unit.
Marked 2 switch rules as full_case in process $proc$./control_unit.v:72$50 in module control_unit.
Marked 1 switch rules as full_case in process $proc$./control_unit.v:63$48 in module control_unit.
Marked 1 switch rules as full_case in process $proc$./instruction_decoder.v:25$46 in module instruction_decoder.
Marked 3 switch rules as full_case in process $proc$./internal_register.v:20$28 in module internal_register.
Marked 2 switch rules as full_case in process $proc$./data_mux.v:13$23 in module data_mux.
Removed 1 dead cases from process $proc$./program_counter.v:23$18 in module program_counter.
Marked 2 switch rules as full_case in process $proc$./program_counter.v:23$18 in module program_counter.
Removed 1 dead cases from process $proc$./alu/./mux4_16bit.v:27$14 in module mux4_16bit.
Marked 1 switch rules as full_case in process $proc$./alu/./mux4_16bit.v:27$14 in module mux4_16bit.
Removed a total of 2 dead cases.

3.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 3 redundant assignments.
Promoted 7 assignments to connections.

3.2.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\internal_register.$proc$./internal_register.v:15$45'.
Set init value: \rb_out = 16'0000000000000000
Found init rule in `\internal_register.$proc$./internal_register.v:14$44'.
Set init value: \ra_out = 16'0000000000000000

3.2.5. Executing PROC_ARST pass (detect async resets in processes).

3.2.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\control_unit.$proc$./control_unit.v:164$52'.
1/1: $1\opcode_type[2:0]
Creating decoders for process `\control_unit.$proc$./control_unit.v:88$51'.
1/8: $0\mem_wr[0:0]
2/8: $0\mem_rd[0:0]
3/8: $0\adrs_ctrl[0:0]
4/8: $0\imm_en[0:0]
5/8: $0\rD_wr[0:0]
6/8: $0\reg_en[0:0]
7/8: $0\inst_wr[0:0]
8/8: $0\pc_op[1:0]
Creating decoders for process `\control_unit.$proc$./control_unit.v:72$50'.
1/1: $0\nState[2:0]
Creating decoders for process `\control_unit.$proc$./control_unit.v:63$48'.
1/1: $0\cState[2:0]
Creating decoders for process `\instruction_decoder.$proc$./instruction_decoder.v:25$46'.
1/6: $0\rBadrs[2:0]
2/6: $0\rAadrs[2:0]
3/6: $0\rDadrs[2:0]
4/6: $0\opcode[3:0]
5/6: $0\imm[7:0]
6/6: $0\flag[0:0]
Creating decoders for process `\internal_register.$proc$./internal_register.v:15$45'.
Creating decoders for process `\internal_register.$proc$./internal_register.v:14$44'.
Creating decoders for process `\internal_register.$proc$./internal_register.v:20$28'.
1/11: $3$mem2bits$\internal_reg$./internal_register.v:33$26[15:0]$40
2/11: $3$mem2bits$\internal_reg$./internal_register.v:32$25[15:0]$39
3/11: $2$mem2bits$\internal_reg$./internal_register.v:33$26[15:0]$38
4/11: $2$mem2bits$\internal_reg$./internal_register.v:32$25[15:0]$37
5/11: $1$mem2bits$\internal_reg$./internal_register.v:33$26[15:0]$36
6/11: $1$mem2bits$\internal_reg$./internal_register.v:32$25[15:0]$35
7/11: $0$memwr$\internal_reg$./internal_register.v:29$27_EN[15:0]$33
8/11: $0$memwr$\internal_reg$./internal_register.v:29$27_DATA[15:0]$32
9/11: $0$memwr$\internal_reg$./internal_register.v:29$27_ADDR[2:0]$31
10/11: $0\rb_out[15:0]
11/11: $0\ra_out[15:0]
Creating decoders for process `\data_mux.$proc$./data_mux.v:13$23'.
1/2: $2\m_regD[15:0]
2/2: $1\m_regD[15:0]
Creating decoders for process `\program_counter.$proc$./program_counter.v:23$18'.
1/1: $0\mPc[15:0]
Creating decoders for process `\mux4_16bit.$proc$./alu/./mux4_16bit.v:27$14'.
1/1: $1\y[15:0]

3.2.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\control_unit.\opcode_type' from process `\control_unit.$proc$./control_unit.v:164$52'.
No latch inferred for signal `\control_unit.\adrs_ctrl' from process `\control_unit.$proc$./control_unit.v:88$51'.
No latch inferred for signal `\control_unit.\imm_en' from process `\control_unit.$proc$./control_unit.v:88$51'.
No latch inferred for signal `\control_unit.\inst_wr' from process `\control_unit.$proc$./control_unit.v:88$51'.
No latch inferred for signal `\control_unit.\pc_op' from process `\control_unit.$proc$./control_unit.v:88$51'.
No latch inferred for signal `\control_unit.\reg_en' from process `\control_unit.$proc$./control_unit.v:88$51'.
No latch inferred for signal `\control_unit.\rD_wr' from process `\control_unit.$proc$./control_unit.v:88$51'.
No latch inferred for signal `\control_unit.\mem_rd' from process `\control_unit.$proc$./control_unit.v:88$51'.
No latch inferred for signal `\control_unit.\mem_wr' from process `\control_unit.$proc$./control_unit.v:88$51'.
No latch inferred for signal `\control_unit.\nState' from process `\control_unit.$proc$./control_unit.v:72$50'.
No latch inferred for signal `\data_mux.\m_regD' from process `\data_mux.$proc$./data_mux.v:13$23'.
No latch inferred for signal `\mux4_16bit.\y' from process `\mux4_16bit.$proc$./alu/./mux4_16bit.v:27$14'.

3.2.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\control_unit.\cState' using process `\control_unit.$proc$./control_unit.v:63$48'.
created $dff cell `$procdff$296' with positive edge clock.
Creating register for signal `\instruction_decoder.\flag' using process `\instruction_decoder.$proc$./instruction_decoder.v:25$46'.
created $dff cell `$procdff$297' with positive edge clock.
Creating register for signal `\instruction_decoder.\imm' using process `\instruction_decoder.$proc$./instruction_decoder.v:25$46'.
created $dff cell `$procdff$298' with positive edge clock.
Creating register for signal `\instruction_decoder.\opcode' using process `\instruction_decoder.$proc$./instruction_decoder.v:25$46'.
created $dff cell `$procdff$299' with positive edge clock.
Creating register for signal `\instruction_decoder.\rDadrs' using process `\instruction_decoder.$proc$./instruction_decoder.v:25$46'.
created $dff cell `$procdff$300' with positive edge clock.
Creating register for signal `\instruction_decoder.\rAadrs' using process `\instruction_decoder.$proc$./instruction_decoder.v:25$46'.
created $dff cell `$procdff$301' with positive edge clock.
Creating register for signal `\instruction_decoder.\rBadrs' using process `\instruction_decoder.$proc$./instruction_decoder.v:25$46'.
created $dff cell `$procdff$302' with positive edge clock.
Creating register for signal `\internal_register.\ra_out' using process `\internal_register.$proc$./internal_register.v:20$28'.
created $dff cell `$procdff$303' with positive edge clock.
Creating register for signal `\internal_register.\rb_out' using process `\internal_register.$proc$./internal_register.v:20$28'.
created $dff cell `$procdff$304' with positive edge clock.
Creating register for signal `\internal_register.$mem2bits$\internal_reg$./internal_register.v:32$25' using process `\internal_register.$proc$./internal_register.v:20$28'.
created $dff cell `$procdff$305' with positive edge clock.
Creating register for signal `\internal_register.$mem2bits$\internal_reg$./internal_register.v:33$26' using process `\internal_register.$proc$./internal_register.v:20$28'.
created $dff cell `$procdff$306' with positive edge clock.
Creating register for signal `\internal_register.$memwr$\internal_reg$./internal_register.v:29$27_ADDR' using process `\internal_register.$proc$./internal_register.v:20$28'.
created $dff cell `$procdff$307' with positive edge clock.
Creating register for signal `\internal_register.$memwr$\internal_reg$./internal_register.v:29$27_DATA' using process `\internal_register.$proc$./internal_register.v:20$28'.
created $dff cell `$procdff$308' with positive edge clock.
Creating register for signal `\internal_register.$memwr$\internal_reg$./internal_register.v:29$27_EN' using process `\internal_register.$proc$./internal_register.v:20$28'.
created $dff cell `$procdff$309' with positive edge clock.
Creating register for signal `\program_counter.\mPc' using process `\program_counter.$proc$./program_counter.v:23$18'.
created $dff cell `$procdff$310' with positive edge clock.

3.2.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\control_unit.$proc$./control_unit.v:164$52'.
Removing empty process `control_unit.$proc$./control_unit.v:164$52'.
Found and cleaned up 3 empty switches in `\control_unit.$proc$./control_unit.v:88$51'.
Removing empty process `control_unit.$proc$./control_unit.v:88$51'.
Found and cleaned up 2 empty switches in `\control_unit.$proc$./control_unit.v:72$50'.
Removing empty process `control_unit.$proc$./control_unit.v:72$50'.
Found and cleaned up 1 empty switch in `\control_unit.$proc$./control_unit.v:63$48'.
Removing empty process `control_unit.$proc$./control_unit.v:63$48'.
Found and cleaned up 2 empty switches in `\instruction_decoder.$proc$./instruction_decoder.v:25$46'.
Removing empty process `instruction_decoder.$proc$./instruction_decoder.v:25$46'.
Removing empty process `internal_register.$proc$./internal_register.v:15$45'.
Removing empty process `internal_register.$proc$./internal_register.v:14$44'.
Found and cleaned up 3 empty switches in `\internal_register.$proc$./internal_register.v:20$28'.
Removing empty process `internal_register.$proc$./internal_register.v:20$28'.
Found and cleaned up 2 empty switches in `\data_mux.$proc$./data_mux.v:13$23'.
Removing empty process `data_mux.$proc$./data_mux.v:13$23'.
Found and cleaned up 2 empty switches in `\program_counter.$proc$./program_counter.v:23$18'.
Removing empty process `program_counter.$proc$./program_counter.v:23$18'.
Found and cleaned up 1 empty switch in `\mux4_16bit.$proc$./alu/./mux4_16bit.v:27$14'.
Removing empty process `mux4_16bit.$proc$./alu/./mux4_16bit.v:27$14'.
Cleaned up 17 empty switches.

3.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module uProcessor.
Optimizing module control_unit.
<suppressed ~7 debug messages>
Optimizing module instruction_decoder.
<suppressed ~6 debug messages>
Optimizing module internal_register.
<suppressed ~11 debug messages>
Optimizing module data_mux.
Optimizing module address_mux.
Optimizing module program_counter_preset.
Optimizing module program_counter.
<suppressed ~2 debug messages>
Optimizing module immediate_operation.
Optimizing module alu_16bit.
<suppressed ~1 debug messages>
Optimizing module mux4_16bit.
<suppressed ~1 debug messages>
Optimizing module unsignedGreaterOrEqual_16bit.
Optimizing module unsignedLessThen_16bit.
Optimizing module signedGreaterOrEqual_16bit.
Optimizing module signedLessThen_16bit.
Optimizing module sub_16bit.
Optimizing module isNotEqual_16bit.
Optimizing module isEqual_16bit.
Optimizing module and_16bit.
Optimizing module or_16bit.
Optimizing module xor_16bit.
Optimizing module sum_16bit.

3.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uProcessor..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \instruction_decoder..
Finding unused cells or wires in module \internal_register..
Finding unused cells or wires in module \data_mux..
Finding unused cells or wires in module \address_mux..
Finding unused cells or wires in module \program_counter_preset..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \immediate_operation..
Finding unused cells or wires in module \alu_16bit..
Finding unused cells or wires in module \mux4_16bit..
Finding unused cells or wires in module \unsignedGreaterOrEqual_16bit..
Finding unused cells or wires in module \unsignedLessThen_16bit..
Finding unused cells or wires in module \signedGreaterOrEqual_16bit..
Finding unused cells or wires in module \signedLessThen_16bit..
Finding unused cells or wires in module \sub_16bit..
Finding unused cells or wires in module \isNotEqual_16bit..
Finding unused cells or wires in module \isEqual_16bit..
Finding unused cells or wires in module \and_16bit..
Finding unused cells or wires in module \or_16bit..
Finding unused cells or wires in module \xor_16bit..
Finding unused cells or wires in module \sum_16bit..
Removed 18 unused cells and 130 unused wires.
<suppressed ~39 debug messages>

3.5. Executing CHECK pass (checking for obvious problems).
checking module address_mux..
checking module alu_16bit..
checking module and_16bit..
checking module control_unit..
checking module data_mux..
checking module immediate_operation..
checking module instruction_decoder..
checking module internal_register..
checking module isEqual_16bit..
checking module isNotEqual_16bit..
checking module mux4_16bit..
checking module or_16bit..
checking module program_counter..
checking module program_counter_preset..
checking module signedGreaterOrEqual_16bit..
checking module signedLessThen_16bit..
checking module sub_16bit..
checking module sum_16bit..
checking module uProcessor..
checking module unsignedGreaterOrEqual_16bit..
checking module unsignedLessThen_16bit..
checking module xor_16bit..
found and reported 0 problems.

3.6. Executing OPT pass (performing simple optimizations).

3.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module address_mux.
Optimizing module alu_16bit.
Optimizing module and_16bit.
Optimizing module control_unit.
Optimizing module data_mux.
Optimizing module immediate_operation.
Optimizing module instruction_decoder.
Optimizing module internal_register.
Optimizing module isEqual_16bit.
Optimizing module isNotEqual_16bit.
Optimizing module mux4_16bit.
Optimizing module or_16bit.
Optimizing module program_counter.
Optimizing module program_counter_preset.
Optimizing module signedGreaterOrEqual_16bit.
Optimizing module signedLessThen_16bit.
Optimizing module sub_16bit.
Optimizing module sum_16bit.
Optimizing module uProcessor.
Optimizing module unsignedGreaterOrEqual_16bit.
Optimizing module unsignedLessThen_16bit.
Optimizing module xor_16bit.

3.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\address_mux'.
Finding identical cells in module `\alu_16bit'.
Finding identical cells in module `\and_16bit'.
Finding identical cells in module `\control_unit'.
<suppressed ~93 debug messages>
Finding identical cells in module `\data_mux'.
Finding identical cells in module `\immediate_operation'.
Finding identical cells in module `\instruction_decoder'.
Finding identical cells in module `\internal_register'.
Finding identical cells in module `\isEqual_16bit'.
Finding identical cells in module `\isNotEqual_16bit'.
Finding identical cells in module `\mux4_16bit'.
Finding identical cells in module `\or_16bit'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\program_counter_preset'.
Finding identical cells in module `\signedGreaterOrEqual_16bit'.
Finding identical cells in module `\signedLessThen_16bit'.
Finding identical cells in module `\sub_16bit'.
Finding identical cells in module `\sum_16bit'.
Finding identical cells in module `\uProcessor'.
Finding identical cells in module `\unsignedGreaterOrEqual_16bit'.
Finding identical cells in module `\unsignedLessThen_16bit'.
Finding identical cells in module `\xor_16bit'.
Removed a total of 31 cells.

3.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \address_mux..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \alu_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \and_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \control_unit..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
dead port 2/2 on $mux $procmux$145.
Running muxtree optimizer on module \data_mux..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
dead port 1/2 on $mux $procmux$266.
Running muxtree optimizer on module \immediate_operation..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \instruction_decoder..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \internal_register..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \isEqual_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \isNotEqual_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \mux4_16bit..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \or_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \program_counter..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \program_counter_preset..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \signedGreaterOrEqual_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \signedLessThen_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \sub_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \sum_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \uProcessor..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \unsignedGreaterOrEqual_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \unsignedLessThen_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \xor_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Removed 2 multiplexer ports.
<suppressed ~28 debug messages>

3.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Optimizing cells in module \address_mux.
Optimizing cells in module \alu_16bit.
Optimizing cells in module \and_16bit.
Optimizing cells in module \control_unit.
New ctrl vector for $pmux cell $procmux$139: { $procmux$136_CMP $procmux$129_CMP $procmux$105_CMP $auto$opt_reduce.cc:134:opt_mux$312 }
New ctrl vector for $pmux cell $procmux$112: $auto$opt_reduce.cc:134:opt_mux$314
New ctrl vector for $pmux cell $procmux$54: { $auto$opt_reduce.cc:134:opt_mux$316 $procmux$58_CMP $procmux$57_CMP $procmux$56_CMP $procmux$55_CMP }
New ctrl vector for $pmux cell $procmux$120: $auto$opt_reduce.cc:134:opt_mux$318
New ctrl vector for $pmux cell $procmux$106: $auto$opt_reduce.cc:134:opt_mux$320
New ctrl vector for $pmux cell $procmux$88: $auto$opt_reduce.cc:134:opt_mux$322
New ctrl vector for $pmux cell $procmux$95: $auto$opt_reduce.cc:134:opt_mux$324
Optimizing cells in module \control_unit.
Optimizing cells in module \data_mux.
Optimizing cells in module \immediate_operation.
Optimizing cells in module \instruction_decoder.
Optimizing cells in module \internal_register.
Consolidated identical input bits for $mux cell $procmux$219:
Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$219_Y
New ports: A=1'0, B=1'1, Y=$procmux$219_Y [0]
New connections: $procmux$219_Y [15:1] = { $procmux$219_Y [0] $procmux$219_Y [0] $procmux$219_Y [0] $procmux$219_Y [0] $procmux$219_Y [0] $procmux$219_Y [0] $procmux$219_Y [0] $procmux$219_Y [0] $procmux$219_Y [0] $procmux$219_Y [0] $procmux$219_Y [0] $procmux$219_Y [0] $procmux$219_Y [0] $procmux$219_Y [0] $procmux$219_Y [0] }
Optimizing cells in module \internal_register.
Consolidated identical input bits for $mux cell $procmux$221:
Old ports: A=16'0000000000000000, B=$procmux$219_Y, Y=$procmux$221_Y
New ports: A=1'0, B=$procmux$219_Y [0], Y=$procmux$221_Y [0]
New connections: $procmux$221_Y [15:1] = { $procmux$221_Y [0] $procmux$221_Y [0] $procmux$221_Y [0] $procmux$221_Y [0] $procmux$221_Y [0] $procmux$221_Y [0] $procmux$221_Y [0] $procmux$221_Y [0] $procmux$221_Y [0] $procmux$221_Y [0] $procmux$221_Y [0] $procmux$221_Y [0] $procmux$221_Y [0] $procmux$221_Y [0] $procmux$221_Y [0] }
Optimizing cells in module \internal_register.
Consolidated identical input bits for $mux cell $procmux$224:
Old ports: A=16'0000000000000000, B=$procmux$221_Y, Y=$0$memwr$\internal_reg$./internal_register.v:29$27_EN[15:0]$33
New ports: A=1'0, B=$procmux$221_Y [0], Y=$0$memwr$\internal_reg$./internal_register.v:29$27_EN[15:0]$33 [0]
New connections: $0$memwr$\internal_reg$./internal_register.v:29$27_EN[15:0]$33 [15:1] = { $0$memwr$\internal_reg$./internal_register.v:29$27_EN[15:0]$33 [0] $0$memwr$\internal_reg$./internal_register.v:29$27_EN[15:0]$33 [0] $0$memwr$\internal_reg$./internal_register.v:29$27_EN[15:0]$33 [0] $0$memwr$\internal_reg$./internal_register.v:29$27_EN[15:0]$33 [0] $0$memwr$\internal_reg$./internal_register.v:29$27_EN[15:0]$33 [0] $0$memwr$\internal_reg$./internal_register.v:29$27_EN[15:0]$33 [0] $0$memwr$\internal_reg$./internal_register.v:29$27_EN[15:0]$33 [0] $0$memwr$\internal_reg$./internal_register.v:29$27_EN[15:0]$33 [0] $0$memwr$\internal_reg$./internal_register.v:29$27_EN[15:0]$33 [0] $0$memwr$\internal_reg$./internal_register.v:29$27_EN[15:0]$33 [0] $0$memwr$\internal_reg$./internal_register.v:29$27_EN[15:0]$33 [0] $0$memwr$\internal_reg$./internal_register.v:29$27_EN[15:0]$33 [0] $0$memwr$\internal_reg$./internal_register.v:29$27_EN[15:0]$33 [0] $0$memwr$\internal_reg$./internal_register.v:29$27_EN[15:0]$33 [0] $0$memwr$\internal_reg$./internal_register.v:29$27_EN[15:0]$33 [0] }
Optimizing cells in module \internal_register.
Optimizing cells in module \isEqual_16bit.
Optimizing cells in module \isNotEqual_16bit.
Optimizing cells in module \mux4_16bit.
Optimizing cells in module \or_16bit.
Optimizing cells in module \program_counter.
Optimizing cells in module \program_counter_preset.
Optimizing cells in module \signedGreaterOrEqual_16bit.
Optimizing cells in module \signedLessThen_16bit.
Optimizing cells in module \sub_16bit.
Optimizing cells in module \sum_16bit.
Optimizing cells in module \uProcessor.
Optimizing cells in module \unsignedGreaterOrEqual_16bit.
Optimizing cells in module \unsignedLessThen_16bit.
Optimizing cells in module \xor_16bit.
Performed a total of 10 changes.

3.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\address_mux'.
Finding identical cells in module `\alu_16bit'.
Finding identical cells in module `\and_16bit'.
Finding identical cells in module `\control_unit'.
<suppressed ~12 debug messages>
Finding identical cells in module `\data_mux'.
Finding identical cells in module `\immediate_operation'.
Finding identical cells in module `\instruction_decoder'.
Finding identical cells in module `\internal_register'.
Finding identical cells in module `\isEqual_16bit'.
Finding identical cells in module `\isNotEqual_16bit'.
Finding identical cells in module `\mux4_16bit'.
Finding identical cells in module `\or_16bit'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\program_counter_preset'.
Finding identical cells in module `\signedGreaterOrEqual_16bit'.
Finding identical cells in module `\signedLessThen_16bit'.
Finding identical cells in module `\sub_16bit'.
Finding identical cells in module `\sum_16bit'.
Finding identical cells in module `\uProcessor'.
Finding identical cells in module `\unsignedGreaterOrEqual_16bit'.
Finding identical cells in module `\unsignedLessThen_16bit'.
Finding identical cells in module `\xor_16bit'.
Removed a total of 4 cells.

3.6.6. Executing OPT_RMDFF pass (remove dff with constant values).

3.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \address_mux..
Finding unused cells or wires in module \alu_16bit..
Finding unused cells or wires in module \and_16bit..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \data_mux..
Finding unused cells or wires in module \immediate_operation..
Finding unused cells or wires in module \instruction_decoder..
Finding unused cells or wires in module \internal_register..
Finding unused cells or wires in module \isEqual_16bit..
Finding unused cells or wires in module \isNotEqual_16bit..
Finding unused cells or wires in module \mux4_16bit..
Finding unused cells or wires in module \or_16bit..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \program_counter_preset..
Finding unused cells or wires in module \signedGreaterOrEqual_16bit..
Finding unused cells or wires in module \signedLessThen_16bit..
Finding unused cells or wires in module \sub_16bit..
Finding unused cells or wires in module \sum_16bit..
Finding unused cells or wires in module \uProcessor..
Finding unused cells or wires in module \unsignedGreaterOrEqual_16bit..
Finding unused cells or wires in module \unsignedLessThen_16bit..
Finding unused cells or wires in module \xor_16bit..
Removed 0 unused cells and 37 unused wires.
<suppressed ~2 debug messages>

3.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module address_mux.
Optimizing module alu_16bit.
Optimizing module and_16bit.
Optimizing module control_unit.
Optimizing module data_mux.
Optimizing module immediate_operation.
Optimizing module instruction_decoder.
Optimizing module internal_register.
Optimizing module isEqual_16bit.
Optimizing module isNotEqual_16bit.
Optimizing module mux4_16bit.
Optimizing module or_16bit.
Optimizing module program_counter.
Optimizing module program_counter_preset.
Optimizing module signedGreaterOrEqual_16bit.
Optimizing module signedLessThen_16bit.
Optimizing module sub_16bit.
Optimizing module sum_16bit.
Optimizing module uProcessor.
Optimizing module unsignedGreaterOrEqual_16bit.
Optimizing module unsignedLessThen_16bit.
Optimizing module xor_16bit.

3.6.9. Rerunning OPT passes. (Maybe there is more to do..)

3.6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \address_mux..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \alu_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \and_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \control_unit..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \data_mux..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \immediate_operation..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \instruction_decoder..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \internal_register..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \isEqual_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \isNotEqual_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \mux4_16bit..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \or_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \program_counter..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \program_counter_preset..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \signedGreaterOrEqual_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \signedLessThen_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \sub_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \sum_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \uProcessor..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \unsignedGreaterOrEqual_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \unsignedLessThen_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \xor_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~28 debug messages>

3.6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Optimizing cells in module \address_mux.
Optimizing cells in module \alu_16bit.
Optimizing cells in module \and_16bit.
Optimizing cells in module \control_unit.
New ctrl vector for $pmux cell $procmux$101: $auto$opt_reduce.cc:134:opt_mux$326
New ctrl vector for $pmux cell $procmux$79: { $procmux$129_CMP $auto$opt_reduce.cc:134:opt_mux$328 }
New ctrl vector for $pmux cell $procmux$91: $auto$opt_reduce.cc:134:opt_mux$330
Optimizing cells in module \control_unit.
Optimizing cells in module \data_mux.
Optimizing cells in module \immediate_operation.
Optimizing cells in module \instruction_decoder.
Optimizing cells in module \internal_register.
Optimizing cells in module \isEqual_16bit.
Optimizing cells in module \isNotEqual_16bit.
Optimizing cells in module \mux4_16bit.
Optimizing cells in module \or_16bit.
Optimizing cells in module \program_counter.
Optimizing cells in module \program_counter_preset.
Optimizing cells in module \signedGreaterOrEqual_16bit.
Optimizing cells in module \signedLessThen_16bit.
Optimizing cells in module \sub_16bit.
Optimizing cells in module \sum_16bit.
Optimizing cells in module \uProcessor.
Optimizing cells in module \unsignedGreaterOrEqual_16bit.
Optimizing cells in module \unsignedLessThen_16bit.
Optimizing cells in module \xor_16bit.
Performed a total of 3 changes.

3.6.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\address_mux'.
Finding identical cells in module `\alu_16bit'.
Finding identical cells in module `\and_16bit'.
Finding identical cells in module `\control_unit'.
<suppressed ~6 debug messages>
Finding identical cells in module `\data_mux'.
Finding identical cells in module `\immediate_operation'.
Finding identical cells in module `\instruction_decoder'.
Finding identical cells in module `\internal_register'.
Finding identical cells in module `\isEqual_16bit'.
Finding identical cells in module `\isNotEqual_16bit'.
Finding identical cells in module `\mux4_16bit'.
Finding identical cells in module `\or_16bit'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\program_counter_preset'.
Finding identical cells in module `\signedGreaterOrEqual_16bit'.
Finding identical cells in module `\signedLessThen_16bit'.
Finding identical cells in module `\sub_16bit'.
Finding identical cells in module `\sum_16bit'.
Finding identical cells in module `\uProcessor'.
Finding identical cells in module `\unsignedGreaterOrEqual_16bit'.
Finding identical cells in module `\unsignedLessThen_16bit'.
Finding identical cells in module `\xor_16bit'.
Removed a total of 2 cells.

3.6.13. Executing OPT_RMDFF pass (remove dff with constant values).

3.6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \address_mux..
Finding unused cells or wires in module \alu_16bit..
Finding unused cells or wires in module \and_16bit..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \data_mux..
Finding unused cells or wires in module \immediate_operation..
Finding unused cells or wires in module \instruction_decoder..
Finding unused cells or wires in module \internal_register..
Finding unused cells or wires in module \isEqual_16bit..
Finding unused cells or wires in module \isNotEqual_16bit..
Finding unused cells or wires in module \mux4_16bit..
Finding unused cells or wires in module \or_16bit..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \program_counter_preset..
Finding unused cells or wires in module \signedGreaterOrEqual_16bit..
Finding unused cells or wires in module \signedLessThen_16bit..
Finding unused cells or wires in module \sub_16bit..
Finding unused cells or wires in module \sum_16bit..
Finding unused cells or wires in module \uProcessor..
Finding unused cells or wires in module \unsignedGreaterOrEqual_16bit..
Finding unused cells or wires in module \unsignedLessThen_16bit..
Finding unused cells or wires in module \xor_16bit..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

3.6.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module address_mux.
Optimizing module alu_16bit.
Optimizing module and_16bit.
Optimizing module control_unit.
Optimizing module data_mux.
Optimizing module immediate_operation.
Optimizing module instruction_decoder.
Optimizing module internal_register.
Optimizing module isEqual_16bit.
Optimizing module isNotEqual_16bit.
Optimizing module mux4_16bit.
Optimizing module or_16bit.
Optimizing module program_counter.
Optimizing module program_counter_preset.
Optimizing module signedGreaterOrEqual_16bit.
Optimizing module signedLessThen_16bit.
Optimizing module sub_16bit.
Optimizing module sum_16bit.
Optimizing module uProcessor.
Optimizing module unsignedGreaterOrEqual_16bit.
Optimizing module unsignedLessThen_16bit.
Optimizing module xor_16bit.

3.6.16. Rerunning OPT passes. (Maybe there is more to do..)

3.6.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \address_mux..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \alu_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \and_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \control_unit..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \data_mux..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \immediate_operation..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \instruction_decoder..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \internal_register..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \isEqual_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \isNotEqual_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \mux4_16bit..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \or_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \program_counter..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \program_counter_preset..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \signedGreaterOrEqual_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \signedLessThen_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \sub_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \sum_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \uProcessor..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \unsignedGreaterOrEqual_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \unsignedLessThen_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \xor_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~28 debug messages>

3.6.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Optimizing cells in module \address_mux.
Optimizing cells in module \alu_16bit.
Optimizing cells in module \and_16bit.
Optimizing cells in module \control_unit.
Optimizing cells in module \data_mux.
Optimizing cells in module \immediate_operation.
Optimizing cells in module \instruction_decoder.
Optimizing cells in module \internal_register.
Optimizing cells in module \isEqual_16bit.
Optimizing cells in module \isNotEqual_16bit.
Optimizing cells in module \mux4_16bit.
Optimizing cells in module \or_16bit.
Optimizing cells in module \program_counter.
Optimizing cells in module \program_counter_preset.
Optimizing cells in module \signedGreaterOrEqual_16bit.
Optimizing cells in module \signedLessThen_16bit.
Optimizing cells in module \sub_16bit.
Optimizing cells in module \sum_16bit.
Optimizing cells in module \uProcessor.
Optimizing cells in module \unsignedGreaterOrEqual_16bit.
Optimizing cells in module \unsignedLessThen_16bit.
Optimizing cells in module \xor_16bit.
Performed a total of 0 changes.

3.6.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\address_mux'.
Finding identical cells in module `\alu_16bit'.
Finding identical cells in module `\and_16bit'.
Finding identical cells in module `\control_unit'.
Finding identical cells in module `\data_mux'.
Finding identical cells in module `\immediate_operation'.
Finding identical cells in module `\instruction_decoder'.
Finding identical cells in module `\internal_register'.
Finding identical cells in module `\isEqual_16bit'.
Finding identical cells in module `\isNotEqual_16bit'.
Finding identical cells in module `\mux4_16bit'.
Finding identical cells in module `\or_16bit'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\program_counter_preset'.
Finding identical cells in module `\signedGreaterOrEqual_16bit'.
Finding identical cells in module `\signedLessThen_16bit'.
Finding identical cells in module `\sub_16bit'.
Finding identical cells in module `\sum_16bit'.
Finding identical cells in module `\uProcessor'.
Finding identical cells in module `\unsignedGreaterOrEqual_16bit'.
Finding identical cells in module `\unsignedLessThen_16bit'.
Finding identical cells in module `\xor_16bit'.
Removed a total of 0 cells.

3.6.20. Executing OPT_RMDFF pass (remove dff with constant values).

3.6.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \address_mux..
Finding unused cells or wires in module \alu_16bit..
Finding unused cells or wires in module \and_16bit..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \data_mux..
Finding unused cells or wires in module \immediate_operation..
Finding unused cells or wires in module \instruction_decoder..
Finding unused cells or wires in module \internal_register..
Finding unused cells or wires in module \isEqual_16bit..
Finding unused cells or wires in module \isNotEqual_16bit..
Finding unused cells or wires in module \mux4_16bit..
Finding unused cells or wires in module \or_16bit..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \program_counter_preset..
Finding unused cells or wires in module \signedGreaterOrEqual_16bit..
Finding unused cells or wires in module \signedLessThen_16bit..
Finding unused cells or wires in module \sub_16bit..
Finding unused cells or wires in module \sum_16bit..
Finding unused cells or wires in module \uProcessor..
Finding unused cells or wires in module \unsignedGreaterOrEqual_16bit..
Finding unused cells or wires in module \unsignedLessThen_16bit..
Finding unused cells or wires in module \xor_16bit..

3.6.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module address_mux.
Optimizing module alu_16bit.
Optimizing module and_16bit.
Optimizing module control_unit.
Optimizing module data_mux.
Optimizing module immediate_operation.
Optimizing module instruction_decoder.
Optimizing module internal_register.
Optimizing module isEqual_16bit.
Optimizing module isNotEqual_16bit.
Optimizing module mux4_16bit.
Optimizing module or_16bit.
Optimizing module program_counter.
Optimizing module program_counter_preset.
Optimizing module signedGreaterOrEqual_16bit.
Optimizing module signedLessThen_16bit.
Optimizing module sub_16bit.
Optimizing module sum_16bit.
Optimizing module uProcessor.
Optimizing module unsignedGreaterOrEqual_16bit.
Optimizing module unsignedLessThen_16bit.
Optimizing module xor_16bit.

3.6.23. Finished OPT passes. (There is nothing left to do.)

3.7. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 4) from port B of cell control_unit.$procmux$55_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell control_unit.$procmux$56_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell control_unit.$procmux$57_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell control_unit.$procmux$58_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell control_unit.$procmux$65_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell control_unit.$procmux$66_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell control_unit.$procmux$67_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell control_unit.$procmux$100_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell control_unit.$procmux$105_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell control_unit.$procmux$108_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell control_unit.$procmux$115_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell control_unit.$procmux$129_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell control_unit.$procmux$136_CMP0 ($eq).
Removed cell internal_register.$procmux$228 ($mux).
Removed cell internal_register.$procmux$230 ($mux).
Removed cell internal_register.$procmux$233 ($mux).
Removed cell internal_register.$procmux$237 ($mux).
Removed cell internal_register.$procmux$239 ($mux).
Removed cell internal_register.$procmux$242 ($mux).
Removed top 15 bits (of 16) from FF cell internal_register.$procdff$309 ($dff).
Removed top 1 bits (of 4) from port B of cell mux4_16bit.$procmux$288_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell mux4_16bit.$procmux$289_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell mux4_16bit.$procmux$290_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell mux4_16bit.$procmux$291_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell mux4_16bit.$procmux$292_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell mux4_16bit.$procmux$293_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell mux4_16bit.$procmux$294_CMP0 ($eq).
Removed top 15 bits (of 16) from port B of cell program_counter.$add$./program_counter.v:35$20 ($add).
Removed top 1 bits (of 2) from port B of cell program_counter.$procmux$274_CMP0 ($eq).

3.8. Executing PEEPOPT pass (run peephole optimizers).

3.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \address_mux..
Finding unused cells or wires in module \alu_16bit..
Finding unused cells or wires in module \and_16bit..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \data_mux..
Finding unused cells or wires in module \immediate_operation..
Finding unused cells or wires in module \instruction_decoder..
Finding unused cells or wires in module \internal_register..
Finding unused cells or wires in module \isEqual_16bit..
Finding unused cells or wires in module \isNotEqual_16bit..
Finding unused cells or wires in module \mux4_16bit..
Finding unused cells or wires in module \or_16bit..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \program_counter_preset..
Finding unused cells or wires in module \signedGreaterOrEqual_16bit..
Finding unused cells or wires in module \signedLessThen_16bit..
Finding unused cells or wires in module \sub_16bit..
Finding unused cells or wires in module \sum_16bit..
Finding unused cells or wires in module \uProcessor..
Finding unused cells or wires in module \unsignedGreaterOrEqual_16bit..
Finding unused cells or wires in module \unsignedLessThen_16bit..
Finding unused cells or wires in module \xor_16bit..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

3.10. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module address_mux:
created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module alu_16bit:
created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module and_16bit:
created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module control_unit:
created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module data_mux:
created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module immediate_operation:
created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module instruction_decoder:
created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module internal_register:
created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module isEqual_16bit:
created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module isNotEqual_16bit:
created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module mux4_16bit:
created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module or_16bit:
created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module program_counter:
creating $macc model for $add$./program_counter.v:35$20 ($add).
creating $alu model for $macc $add$./program_counter.v:35$20.
creating $alu cell for $add$./program_counter.v:35$20: $auto$alumacc.cc:485:replace_alu$331
created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module program_counter_preset:
created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module signedGreaterOrEqual_16bit:
creating $alu model for $lt$./alu/./signedGreaterOrEqual_16bit.v:10$9 ($lt): new $alu
creating $alu cell for $lt$./alu/./signedGreaterOrEqual_16bit.v:10$9: $auto$alumacc.cc:485:replace_alu$335
created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module signedLessThen_16bit:
creating $alu model for $lt$./alu/./signedLessThen_16bit.v:10$8 ($lt): new $alu
creating $alu cell for $lt$./alu/./signedLessThen_16bit.v:10$8: $auto$alumacc.cc:485:replace_alu$349
created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module sub_16bit:
creating $macc model for $sub$./alu/./sub_16bit.v:10$7 ($sub).
creating $alu model for $macc $sub$./alu/./sub_16bit.v:10$7.
creating $alu cell for $sub$./alu/./sub_16bit.v:10$7: $auto$alumacc.cc:485:replace_alu$362
created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module sum_16bit:
creating $macc model for $add$./alu/./sum_16bit.v:7$1 ($add).
creating $alu model for $macc $add$./alu/./sum_16bit.v:7$1.
creating $alu cell for $add$./alu/./sum_16bit.v:7$1: $auto$alumacc.cc:485:replace_alu$365
created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module uProcessor:
created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module unsignedGreaterOrEqual_16bit:
creating $alu model for $lt$./alu/./unsignedGreaterOrEqual_16bit.v:11$12 ($lt): new $alu
creating $alu cell for $lt$./alu/./unsignedGreaterOrEqual_16bit.v:11$12: $auto$alumacc.cc:485:replace_alu$369
created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module unsignedLessThen_16bit:
creating $alu model for $lt$./alu/./unsignedLessThen_16bit.v:10$11 ($lt): new $alu
creating $alu cell for $lt$./alu/./unsignedLessThen_16bit.v:10$11: $auto$alumacc.cc:485:replace_alu$381
created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module xor_16bit:
created 0 $alu and 0 $macc cells.

3.11. Executing SHARE pass (SAT-based resource sharing).
Found 2 cells in module internal_register that may be considered for resource sharing.
Analyzing resource sharing options for $memrd$\internal_reg$./internal_register.v:33$42 ($memrd):
Found 1 activation_patterns using ctrl signal { \wr_en \enable \reset }.
Found 1 candidates: $memrd$\internal_reg$./internal_register.v:32$41
Analyzing resource sharing with $memrd$\internal_reg$./internal_register.v:32$41 ($memrd):
Found 1 activation_patterns using ctrl signal { \wr_en \enable \reset }.
Activation pattern for cell $memrd$\internal_reg$./internal_register.v:33$42: { \wr_en \enable \reset } = 3'011
Activation pattern for cell $memrd$\internal_reg$./internal_register.v:32$41: { \wr_en \enable \reset } = 3'011
Size of SAT problem: 0 cells, 12 variables, 25 clauses
According to the SAT solver this pair of cells can not be shared.
Model from SAT solver: { \wr_en \enable \reset } = 3'011
Analyzing resource sharing options for $memrd$\internal_reg$./internal_register.v:32$41 ($memrd):
Found 1 activation_patterns using ctrl signal { \wr_en \enable \reset }.
No candidates found.

3.12. Executing OPT pass (performing simple optimizations).

3.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module address_mux.
Optimizing module alu_16bit.
Optimizing module and_16bit.
Optimizing module control_unit.
Optimizing module data_mux.
Optimizing module immediate_operation.
Optimizing module instruction_decoder.
Optimizing module internal_register.
Optimizing module isEqual_16bit.
Optimizing module isNotEqual_16bit.
Optimizing module mux4_16bit.
Optimizing module or_16bit.
Optimizing module program_counter.
Optimizing module program_counter_preset.
Optimizing module signedGreaterOrEqual_16bit.
<suppressed ~1 debug messages>
Optimizing module signedLessThen_16bit.
Optimizing module sub_16bit.
Optimizing module sum_16bit.
Optimizing module uProcessor.
Optimizing module unsignedGreaterOrEqual_16bit.
<suppressed ~1 debug messages>
Optimizing module unsignedLessThen_16bit.
Optimizing module xor_16bit.

3.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\address_mux'.
Finding identical cells in module `\alu_16bit'.
Finding identical cells in module `\and_16bit'.
Finding identical cells in module `\control_unit'.
Finding identical cells in module `\data_mux'.
Finding identical cells in module `\immediate_operation'.
Finding identical cells in module `\instruction_decoder'.
Finding identical cells in module `\internal_register'.
Finding identical cells in module `\isEqual_16bit'.
Finding identical cells in module `\isNotEqual_16bit'.
Finding identical cells in module `\mux4_16bit'.
Finding identical cells in module `\or_16bit'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\program_counter_preset'.
Finding identical cells in module `\signedGreaterOrEqual_16bit'.
Finding identical cells in module `\signedLessThen_16bit'.
Finding identical cells in module `\sub_16bit'.
Finding identical cells in module `\sum_16bit'.
Finding identical cells in module `\uProcessor'.
Finding identical cells in module `\unsignedGreaterOrEqual_16bit'.
Finding identical cells in module `\unsignedLessThen_16bit'.
Finding identical cells in module `\xor_16bit'.
Removed a total of 0 cells.

3.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \address_mux..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \alu_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \and_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \control_unit..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \data_mux..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \immediate_operation..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \instruction_decoder..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \internal_register..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \isEqual_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \isNotEqual_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \mux4_16bit..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \or_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \program_counter..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \program_counter_preset..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \signedGreaterOrEqual_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \signedLessThen_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \sub_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \sum_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \uProcessor..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \unsignedGreaterOrEqual_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \unsignedLessThen_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \xor_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~26 debug messages>

3.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Optimizing cells in module \address_mux.
Optimizing cells in module \alu_16bit.
Optimizing cells in module \and_16bit.
Optimizing cells in module \control_unit.
Optimizing cells in module \data_mux.
Optimizing cells in module \immediate_operation.
Optimizing cells in module \instruction_decoder.
Optimizing cells in module \internal_register.
Optimizing cells in module \isEqual_16bit.
Optimizing cells in module \isNotEqual_16bit.
Optimizing cells in module \mux4_16bit.
Optimizing cells in module \or_16bit.
Optimizing cells in module \program_counter.
Optimizing cells in module \program_counter_preset.
Optimizing cells in module \signedGreaterOrEqual_16bit.
Optimizing cells in module \signedLessThen_16bit.
Optimizing cells in module \sub_16bit.
Optimizing cells in module \sum_16bit.
Optimizing cells in module \uProcessor.
Optimizing cells in module \unsignedGreaterOrEqual_16bit.
Optimizing cells in module \unsignedLessThen_16bit.
Optimizing cells in module \xor_16bit.
Performed a total of 0 changes.

3.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\address_mux'.
Finding identical cells in module `\alu_16bit'.
Finding identical cells in module `\and_16bit'.
Finding identical cells in module `\control_unit'.
Finding identical cells in module `\data_mux'.
Finding identical cells in module `\immediate_operation'.
Finding identical cells in module `\instruction_decoder'.
Finding identical cells in module `\internal_register'.
Finding identical cells in module `\isEqual_16bit'.
Finding identical cells in module `\isNotEqual_16bit'.
Finding identical cells in module `\mux4_16bit'.
Finding identical cells in module `\or_16bit'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\program_counter_preset'.
Finding identical cells in module `\signedGreaterOrEqual_16bit'.
Finding identical cells in module `\signedLessThen_16bit'.
Finding identical cells in module `\sub_16bit'.
Finding identical cells in module `\sum_16bit'.
Finding identical cells in module `\uProcessor'.
Finding identical cells in module `\unsignedGreaterOrEqual_16bit'.
Finding identical cells in module `\unsignedLessThen_16bit'.
Finding identical cells in module `\xor_16bit'.
Removed a total of 0 cells.

3.12.6. Executing OPT_RMDFF pass (remove dff with constant values).

3.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \address_mux..
Finding unused cells or wires in module \alu_16bit..
Finding unused cells or wires in module \and_16bit..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \data_mux..
Finding unused cells or wires in module \immediate_operation..
Finding unused cells or wires in module \instruction_decoder..
Finding unused cells or wires in module \internal_register..
Finding unused cells or wires in module \isEqual_16bit..
Finding unused cells or wires in module \isNotEqual_16bit..
Finding unused cells or wires in module \mux4_16bit..
Finding unused cells or wires in module \or_16bit..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \program_counter_preset..
Finding unused cells or wires in module \signedGreaterOrEqual_16bit..
Finding unused cells or wires in module \signedLessThen_16bit..
Finding unused cells or wires in module \sub_16bit..
Finding unused cells or wires in module \sum_16bit..
Finding unused cells or wires in module \uProcessor..
Finding unused cells or wires in module \unsignedGreaterOrEqual_16bit..
Finding unused cells or wires in module \unsignedLessThen_16bit..
Finding unused cells or wires in module \xor_16bit..
Removed 2 unused cells and 8 unused wires.
<suppressed ~6 debug messages>

3.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module address_mux.
Optimizing module alu_16bit.
Optimizing module and_16bit.
Optimizing module control_unit.
Optimizing module data_mux.
Optimizing module immediate_operation.
Optimizing module instruction_decoder.
Optimizing module internal_register.
Optimizing module isEqual_16bit.
Optimizing module isNotEqual_16bit.
Optimizing module mux4_16bit.
Optimizing module or_16bit.
Optimizing module program_counter.
Optimizing module program_counter_preset.
Optimizing module signedGreaterOrEqual_16bit.
Optimizing module signedLessThen_16bit.
Optimizing module sub_16bit.
Optimizing module sum_16bit.
Optimizing module uProcessor.
Optimizing module unsignedGreaterOrEqual_16bit.
Optimizing module unsignedLessThen_16bit.
Optimizing module xor_16bit.

3.12.9. Rerunning OPT passes. (Maybe there is more to do..)

3.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \address_mux..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \alu_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \and_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \control_unit..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \data_mux..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \immediate_operation..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \instruction_decoder..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \internal_register..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \isEqual_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \isNotEqual_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \mux4_16bit..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \or_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \program_counter..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \program_counter_preset..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \signedGreaterOrEqual_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \signedLessThen_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \sub_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \sum_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \uProcessor..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \unsignedGreaterOrEqual_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \unsignedLessThen_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \xor_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~26 debug messages>

3.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Optimizing cells in module \address_mux.
Optimizing cells in module \alu_16bit.
Optimizing cells in module \and_16bit.
Optimizing cells in module \control_unit.
Optimizing cells in module \data_mux.
Optimizing cells in module \immediate_operation.
Optimizing cells in module \instruction_decoder.
Optimizing cells in module \internal_register.
Optimizing cells in module \isEqual_16bit.
Optimizing cells in module \isNotEqual_16bit.
Optimizing cells in module \mux4_16bit.
Optimizing cells in module \or_16bit.
Optimizing cells in module \program_counter.
Optimizing cells in module \program_counter_preset.
Optimizing cells in module \signedGreaterOrEqual_16bit.
Optimizing cells in module \signedLessThen_16bit.
Optimizing cells in module \sub_16bit.
Optimizing cells in module \sum_16bit.
Optimizing cells in module \uProcessor.
Optimizing cells in module \unsignedGreaterOrEqual_16bit.
Optimizing cells in module \unsignedLessThen_16bit.
Optimizing cells in module \xor_16bit.
Performed a total of 0 changes.

3.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\address_mux'.
Finding identical cells in module `\alu_16bit'.
Finding identical cells in module `\and_16bit'.
Finding identical cells in module `\control_unit'.
Finding identical cells in module `\data_mux'.
Finding identical cells in module `\immediate_operation'.
Finding identical cells in module `\instruction_decoder'.
Finding identical cells in module `\internal_register'.
Finding identical cells in module `\isEqual_16bit'.
Finding identical cells in module `\isNotEqual_16bit'.
Finding identical cells in module `\mux4_16bit'.
Finding identical cells in module `\or_16bit'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\program_counter_preset'.
Finding identical cells in module `\signedGreaterOrEqual_16bit'.
Finding identical cells in module `\signedLessThen_16bit'.
Finding identical cells in module `\sub_16bit'.
Finding identical cells in module `\sum_16bit'.
Finding identical cells in module `\uProcessor'.
Finding identical cells in module `\unsignedGreaterOrEqual_16bit'.
Finding identical cells in module `\unsignedLessThen_16bit'.
Finding identical cells in module `\xor_16bit'.
Removed a total of 0 cells.

3.12.13. Executing OPT_RMDFF pass (remove dff with constant values).

3.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \address_mux..
Finding unused cells or wires in module \alu_16bit..
Finding unused cells or wires in module \and_16bit..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \data_mux..
Finding unused cells or wires in module \immediate_operation..
Finding unused cells or wires in module \instruction_decoder..
Finding unused cells or wires in module \internal_register..
Finding unused cells or wires in module \isEqual_16bit..
Finding unused cells or wires in module \isNotEqual_16bit..
Finding unused cells or wires in module \mux4_16bit..
Finding unused cells or wires in module \or_16bit..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \program_counter_preset..
Finding unused cells or wires in module \signedGreaterOrEqual_16bit..
Finding unused cells or wires in module \signedLessThen_16bit..
Finding unused cells or wires in module \sub_16bit..
Finding unused cells or wires in module \sum_16bit..
Finding unused cells or wires in module \uProcessor..
Finding unused cells or wires in module \unsignedGreaterOrEqual_16bit..
Finding unused cells or wires in module \unsignedLessThen_16bit..
Finding unused cells or wires in module \xor_16bit..

3.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module address_mux.
Optimizing module alu_16bit.
Optimizing module and_16bit.
Optimizing module control_unit.
Optimizing module data_mux.
Optimizing module immediate_operation.
Optimizing module instruction_decoder.
Optimizing module internal_register.
Optimizing module isEqual_16bit.
Optimizing module isNotEqual_16bit.
Optimizing module mux4_16bit.
Optimizing module or_16bit.
Optimizing module program_counter.
Optimizing module program_counter_preset.
Optimizing module signedGreaterOrEqual_16bit.
Optimizing module signedLessThen_16bit.
Optimizing module sub_16bit.
Optimizing module sum_16bit.
Optimizing module uProcessor.
Optimizing module unsignedGreaterOrEqual_16bit.
Optimizing module unsignedLessThen_16bit.
Optimizing module xor_16bit.

3.12.16. Finished OPT passes. (There is nothing left to do.)

3.13. Executing FSM pass (extract and optimize FSM).

3.13.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register control_unit.cState.

3.13.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\cState' from module `\control_unit'.
found $dff cell for state register: $procdff$296
root of input selection tree: $0\cState[2:0]
found reset state: 3'000 (guessed from mux tree)
found ctrl input: \reset
found state code: 3'000
found ctrl input: $auto$opt_reduce.cc:134:opt_mux$312
found ctrl input: $procmux$105_CMP
found ctrl input: $procmux$129_CMP
found ctrl input: $procmux$136_CMP
found state code: 3'001
found state code: 3'110
found state code: 3'010
found state code: 3'011
found ctrl output: $procmux$102_CMP
found ctrl output: $procmux$105_CMP
found ctrl output: $procmux$129_CMP
found ctrl output: $procmux$136_CMP
found ctrl output: $procmux$137_CMP
ctrl inputs: { $auto$opt_reduce.cc:134:opt_mux$312 \reset }
ctrl outputs: { $procmux$137_CMP $procmux$136_CMP $procmux$129_CMP $procmux$105_CMP $procmux$102_CMP $0\cState[2:0] }
transition:      3'000 2'-0 ->      3'000 8'10000000
transition:      3'000 2'-1 ->      3'001 8'10000001
transition:      3'010 2'-0 ->      3'000 8'00010000
transition:      3'010 2'-1 ->      3'110 8'00010110
transition:      3'110 2'-0 ->      3'000 8'00001000
transition:      3'110 2'-1 ->      3'001 8'00001001
transition:      3'001 2'-0 ->      3'000 8'01000000
transition:      3'001 2'-1 ->      3'011 8'01000011
transition:      3'011 2'-0 ->      3'000 8'00100000
transition:      3'011 2'-1 ->      3'010 8'00100010

3.13.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\cState$392' from module `\control_unit'.
Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$312.

3.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \address_mux..
Finding unused cells or wires in module \alu_16bit..
Finding unused cells or wires in module \and_16bit..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \data_mux..
Finding unused cells or wires in module \immediate_operation..
Finding unused cells or wires in module \instruction_decoder..
Finding unused cells or wires in module \internal_register..
Finding unused cells or wires in module \isEqual_16bit..
Finding unused cells or wires in module \isNotEqual_16bit..
Finding unused cells or wires in module \mux4_16bit..
Finding unused cells or wires in module \or_16bit..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \program_counter_preset..
Finding unused cells or wires in module \signedGreaterOrEqual_16bit..
Finding unused cells or wires in module \signedLessThen_16bit..
Finding unused cells or wires in module \sub_16bit..
Finding unused cells or wires in module \sum_16bit..
Finding unused cells or wires in module \uProcessor..
Finding unused cells or wires in module \unsignedGreaterOrEqual_16bit..
Finding unused cells or wires in module \unsignedLessThen_16bit..
Finding unused cells or wires in module \xor_16bit..
Removed 9 unused cells and 9 unused wires.
<suppressed ~11 debug messages>

3.13.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\cState$392' from module `\control_unit'.
Removing unused output signal $0\cState[2:0] [0].
Removing unused output signal $0\cState[2:0] [1].
Removing unused output signal $0\cState[2:0] [2].

3.13.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\cState$392' from module `\control_unit' using `auto' encoding:
mapping auto encoding to `one-hot` for this FSM.
000 -> ----1
010 -> ---1-
110 -> --1--
001 -> -1---
011 -> 1----

3.13.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\cState$392' from module `control_unit':
-------------------------------------

Information on FSM $fsm$\cState$392 (\cState):

Number of input signals:    1
Number of output signals:   5
Number of state bits:       5

Input signals:
0: \reset

Output signals:
0: $procmux$102_CMP
1: $procmux$105_CMP
2: $procmux$129_CMP
3: $procmux$136_CMP
4: $procmux$137_CMP

State encoding:
0:    5'----1  <RESET STATE>
1:    5'---1-
2:    5'--1--
3:    5'-1---
4:    5'1----

Transition Table (state_in, ctrl_in, state_out, ctrl_out):
0:     0 1'0   ->     0 5'10000
1:     0 1'1   ->     3 5'10000
2:     1 1'0   ->     0 5'00010
3:     1 1'1   ->     2 5'00010
4:     2 1'0   ->     0 5'00001
5:     2 1'1   ->     3 5'00001
6:     3 1'0   ->     0 5'01000
7:     3 1'1   ->     4 5'01000
8:     4 1'0   ->     0 5'00100
9:     4 1'1   ->     1 5'00100

-------------------------------------

3.13.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\cState$392' from module `\control_unit'.

3.14. Executing OPT pass (performing simple optimizations).

3.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module address_mux.
Optimizing module alu_16bit.
Optimizing module and_16bit.
Optimizing module control_unit.
<suppressed ~5 debug messages>
Optimizing module data_mux.
Optimizing module immediate_operation.
Optimizing module instruction_decoder.
Optimizing module internal_register.
Optimizing module isEqual_16bit.
Optimizing module isNotEqual_16bit.
Optimizing module mux4_16bit.
Optimizing module or_16bit.
Optimizing module program_counter.
Optimizing module program_counter_preset.
Optimizing module signedGreaterOrEqual_16bit.
Optimizing module signedLessThen_16bit.
Optimizing module sub_16bit.
Optimizing module sum_16bit.
Optimizing module uProcessor.
Optimizing module unsignedGreaterOrEqual_16bit.
Optimizing module unsignedLessThen_16bit.
Optimizing module xor_16bit.

3.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\address_mux'.
Finding identical cells in module `\alu_16bit'.
Finding identical cells in module `\and_16bit'.
Finding identical cells in module `\control_unit'.
Finding identical cells in module `\data_mux'.
Finding identical cells in module `\immediate_operation'.
Finding identical cells in module `\instruction_decoder'.
Finding identical cells in module `\internal_register'.
Finding identical cells in module `\isEqual_16bit'.
Finding identical cells in module `\isNotEqual_16bit'.
Finding identical cells in module `\mux4_16bit'.
Finding identical cells in module `\or_16bit'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\program_counter_preset'.
Finding identical cells in module `\signedGreaterOrEqual_16bit'.
Finding identical cells in module `\signedLessThen_16bit'.
Finding identical cells in module `\sub_16bit'.
Finding identical cells in module `\sum_16bit'.
Finding identical cells in module `\uProcessor'.
Finding identical cells in module `\unsignedGreaterOrEqual_16bit'.
Finding identical cells in module `\unsignedLessThen_16bit'.
Finding identical cells in module `\xor_16bit'.
Removed a total of 0 cells.

3.14.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.14.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \address_mux..
Finding unused cells or wires in module \alu_16bit..
Finding unused cells or wires in module \and_16bit..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \data_mux..
Finding unused cells or wires in module \immediate_operation..
Finding unused cells or wires in module \instruction_decoder..
Finding unused cells or wires in module \internal_register..
Finding unused cells or wires in module \isEqual_16bit..
Finding unused cells or wires in module \isNotEqual_16bit..
Finding unused cells or wires in module \mux4_16bit..
Finding unused cells or wires in module \or_16bit..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \program_counter_preset..
Finding unused cells or wires in module \signedGreaterOrEqual_16bit..
Finding unused cells or wires in module \signedLessThen_16bit..
Finding unused cells or wires in module \sub_16bit..
Finding unused cells or wires in module \sum_16bit..
Finding unused cells or wires in module \uProcessor..
Finding unused cells or wires in module \unsignedGreaterOrEqual_16bit..
Finding unused cells or wires in module \unsignedLessThen_16bit..
Finding unused cells or wires in module \xor_16bit..
Removed 0 unused cells and 13 unused wires.
<suppressed ~1 debug messages>

3.14.5. Finished fast OPT passes.

3.15. Executing MEMORY pass.

3.15.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

3.15.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$memwr$\internal_reg$./internal_register.v:0$43' in module `\internal_register': merged $dff to cell.
Checking cell `$memrd$\internal_reg$./internal_register.v:32$41' in module `\internal_register': no (compatible) $dff found.
Checking cell `$memrd$\internal_reg$./internal_register.v:33$42' in module `\internal_register': no (compatible) $dff found.

3.15.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \address_mux..
Finding unused cells or wires in module \alu_16bit..
Finding unused cells or wires in module \and_16bit..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \data_mux..
Finding unused cells or wires in module \immediate_operation..
Finding unused cells or wires in module \instruction_decoder..
Finding unused cells or wires in module \internal_register..
Finding unused cells or wires in module \isEqual_16bit..
Finding unused cells or wires in module \isNotEqual_16bit..
Finding unused cells or wires in module \mux4_16bit..
Finding unused cells or wires in module \or_16bit..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \program_counter_preset..
Finding unused cells or wires in module \signedGreaterOrEqual_16bit..
Finding unused cells or wires in module \signedLessThen_16bit..
Finding unused cells or wires in module \sub_16bit..
Finding unused cells or wires in module \sum_16bit..
Finding unused cells or wires in module \uProcessor..
Finding unused cells or wires in module \unsignedGreaterOrEqual_16bit..
Finding unused cells or wires in module \unsignedLessThen_16bit..
Finding unused cells or wires in module \xor_16bit..
Removed 5 unused cells and 5 unused wires.
<suppressed ~6 debug messages>

3.15.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

3.15.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \address_mux..
Finding unused cells or wires in module \alu_16bit..
Finding unused cells or wires in module \and_16bit..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \data_mux..
Finding unused cells or wires in module \immediate_operation..
Finding unused cells or wires in module \instruction_decoder..
Finding unused cells or wires in module \internal_register..
Finding unused cells or wires in module \isEqual_16bit..
Finding unused cells or wires in module \isNotEqual_16bit..
Finding unused cells or wires in module \mux4_16bit..
Finding unused cells or wires in module \or_16bit..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \program_counter_preset..
Finding unused cells or wires in module \signedGreaterOrEqual_16bit..
Finding unused cells or wires in module \signedLessThen_16bit..
Finding unused cells or wires in module \sub_16bit..
Finding unused cells or wires in module \sum_16bit..
Finding unused cells or wires in module \uProcessor..
Finding unused cells or wires in module \unsignedGreaterOrEqual_16bit..
Finding unused cells or wires in module \unsignedLessThen_16bit..
Finding unused cells or wires in module \xor_16bit..

3.15.6. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\internal_reg' in module `\internal_register':
$memwr$\internal_reg$./internal_register.v:0$43 ($memwr)
$memrd$\internal_reg$./internal_register.v:32$41 ($memrd)
$memrd$\internal_reg$./internal_register.v:33$42 ($memrd)

3.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \address_mux..
Finding unused cells or wires in module \alu_16bit..
Finding unused cells or wires in module \and_16bit..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \data_mux..
Finding unused cells or wires in module \immediate_operation..
Finding unused cells or wires in module \instruction_decoder..
Finding unused cells or wires in module \internal_register..
Finding unused cells or wires in module \isEqual_16bit..
Finding unused cells or wires in module \isNotEqual_16bit..
Finding unused cells or wires in module \mux4_16bit..
Finding unused cells or wires in module \or_16bit..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \program_counter_preset..
Finding unused cells or wires in module \signedGreaterOrEqual_16bit..
Finding unused cells or wires in module \signedLessThen_16bit..
Finding unused cells or wires in module \sub_16bit..
Finding unused cells or wires in module \sum_16bit..
Finding unused cells or wires in module \uProcessor..
Finding unused cells or wires in module \unsignedGreaterOrEqual_16bit..
Finding unused cells or wires in module \unsignedLessThen_16bit..
Finding unused cells or wires in module \xor_16bit..

3.17. Executing OPT pass (performing simple optimizations).

3.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module address_mux.
Optimizing module alu_16bit.
Optimizing module and_16bit.
Optimizing module control_unit.
<suppressed ~12 debug messages>
Optimizing module data_mux.
Optimizing module immediate_operation.
Optimizing module instruction_decoder.
<suppressed ~1 debug messages>
Optimizing module internal_register.
<suppressed ~3 debug messages>
Optimizing module isEqual_16bit.
Optimizing module isNotEqual_16bit.
Optimizing module mux4_16bit.
<suppressed ~1 debug messages>
Optimizing module or_16bit.
Optimizing module program_counter.
<suppressed ~1 debug messages>
Optimizing module program_counter_preset.
Optimizing module signedGreaterOrEqual_16bit.
Optimizing module signedLessThen_16bit.
Optimizing module sub_16bit.
Optimizing module sum_16bit.
Optimizing module uProcessor.
Optimizing module unsignedGreaterOrEqual_16bit.
Optimizing module unsignedLessThen_16bit.
Optimizing module xor_16bit.

3.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\address_mux'.
Finding identical cells in module `\alu_16bit'.
Finding identical cells in module `\and_16bit'.
Finding identical cells in module `\control_unit'.
Finding identical cells in module `\data_mux'.
Finding identical cells in module `\immediate_operation'.
Finding identical cells in module `\instruction_decoder'.
Finding identical cells in module `\internal_register'.
Finding identical cells in module `\isEqual_16bit'.
Finding identical cells in module `\isNotEqual_16bit'.
Finding identical cells in module `\mux4_16bit'.
Finding identical cells in module `\or_16bit'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\program_counter_preset'.
Finding identical cells in module `\signedGreaterOrEqual_16bit'.
Finding identical cells in module `\signedLessThen_16bit'.
Finding identical cells in module `\sub_16bit'.
Finding identical cells in module `\sum_16bit'.
Finding identical cells in module `\uProcessor'.
Finding identical cells in module `\unsignedGreaterOrEqual_16bit'.
Finding identical cells in module `\unsignedLessThen_16bit'.
Finding identical cells in module `\xor_16bit'.
Removed a total of 0 cells.

3.17.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \address_mux..
Finding unused cells or wires in module \alu_16bit..
Finding unused cells or wires in module \and_16bit..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \data_mux..
Finding unused cells or wires in module \immediate_operation..
Finding unused cells or wires in module \instruction_decoder..
Finding unused cells or wires in module \internal_register..
Finding unused cells or wires in module \isEqual_16bit..
Finding unused cells or wires in module \isNotEqual_16bit..
Finding unused cells or wires in module \mux4_16bit..
Finding unused cells or wires in module \or_16bit..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \program_counter_preset..
Finding unused cells or wires in module \signedGreaterOrEqual_16bit..
Finding unused cells or wires in module \signedLessThen_16bit..
Finding unused cells or wires in module \sub_16bit..
Finding unused cells or wires in module \sum_16bit..
Finding unused cells or wires in module \uProcessor..
Finding unused cells or wires in module \unsignedGreaterOrEqual_16bit..
Finding unused cells or wires in module \unsignedLessThen_16bit..
Finding unused cells or wires in module \xor_16bit..
Removed 2 unused cells and 10 unused wires.
<suppressed ~6 debug messages>

3.17.5. Finished fast OPT passes.

3.18. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).
Mapping memory cell \internal_reg in module \internal_register:
created 8 $dff cells and 0 static cells of width 16.
read interface: 0 $dff and 14 $mux cells.
write interface: 8 write mux blocks.

3.19. Executing OPT pass (performing simple optimizations).

3.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module address_mux.
Optimizing module alu_16bit.
Optimizing module and_16bit.
Optimizing module control_unit.
Optimizing module data_mux.
Optimizing module immediate_operation.
Optimizing module instruction_decoder.
Optimizing module internal_register.
<suppressed ~6 debug messages>
Optimizing module isEqual_16bit.
Optimizing module isNotEqual_16bit.
Optimizing module mux4_16bit.
Optimizing module or_16bit.
Optimizing module program_counter.
Optimizing module program_counter_preset.
Optimizing module signedGreaterOrEqual_16bit.
Optimizing module signedLessThen_16bit.
Optimizing module sub_16bit.
Optimizing module sum_16bit.
Optimizing module uProcessor.
Optimizing module unsignedGreaterOrEqual_16bit.
Optimizing module unsignedLessThen_16bit.
Optimizing module xor_16bit.

3.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\address_mux'.
Finding identical cells in module `\alu_16bit'.
Finding identical cells in module `\and_16bit'.
Finding identical cells in module `\control_unit'.
Finding identical cells in module `\data_mux'.
Finding identical cells in module `\immediate_operation'.
Finding identical cells in module `\instruction_decoder'.
Finding identical cells in module `\internal_register'.
Finding identical cells in module `\isEqual_16bit'.
Finding identical cells in module `\isNotEqual_16bit'.
Finding identical cells in module `\mux4_16bit'.
Finding identical cells in module `\or_16bit'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\program_counter_preset'.
Finding identical cells in module `\signedGreaterOrEqual_16bit'.
Finding identical cells in module `\signedLessThen_16bit'.
Finding identical cells in module `\sub_16bit'.
Finding identical cells in module `\sum_16bit'.
Finding identical cells in module `\uProcessor'.
Finding identical cells in module `\unsignedGreaterOrEqual_16bit'.
Finding identical cells in module `\unsignedLessThen_16bit'.
Finding identical cells in module `\xor_16bit'.
Removed a total of 0 cells.

3.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \address_mux..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \alu_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \and_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \control_unit..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \data_mux..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \immediate_operation..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \instruction_decoder..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \internal_register..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \isEqual_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \isNotEqual_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \mux4_16bit..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \or_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \program_counter..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \program_counter_preset..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \signedGreaterOrEqual_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \signedLessThen_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \sub_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \sum_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \uProcessor..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \unsignedGreaterOrEqual_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \unsignedLessThen_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \xor_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~27 debug messages>

3.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Optimizing cells in module \address_mux.
Optimizing cells in module \alu_16bit.
Optimizing cells in module \and_16bit.
Optimizing cells in module \control_unit.
Consolidated identical input bits for $mux cell $procmux$132:
Old ports: A=2'11, B=2'01, Y=$procmux$132_Y
New ports: A=1'1, B=1'0, Y=$procmux$132_Y [1]
New connections: $procmux$132_Y [0] = 1'1
Optimizing cells in module \control_unit.
Optimizing cells in module \data_mux.
Optimizing cells in module \immediate_operation.
Optimizing cells in module \instruction_decoder.
Optimizing cells in module \internal_register.
Optimizing cells in module \isEqual_16bit.
Optimizing cells in module \isNotEqual_16bit.
Optimizing cells in module \mux4_16bit.
Optimizing cells in module \or_16bit.
Optimizing cells in module \program_counter.
Optimizing cells in module \program_counter_preset.
Optimizing cells in module \signedGreaterOrEqual_16bit.
Optimizing cells in module \signedLessThen_16bit.
Optimizing cells in module \sub_16bit.
Optimizing cells in module \sum_16bit.
Optimizing cells in module \uProcessor.
Optimizing cells in module \unsignedGreaterOrEqual_16bit.
Optimizing cells in module \unsignedLessThen_16bit.
Optimizing cells in module \xor_16bit.
Performed a total of 1 changes.

3.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\address_mux'.
Finding identical cells in module `\alu_16bit'.
Finding identical cells in module `\and_16bit'.
Finding identical cells in module `\control_unit'.
Finding identical cells in module `\data_mux'.
Finding identical cells in module `\immediate_operation'.
Finding identical cells in module `\instruction_decoder'.
Finding identical cells in module `\internal_register'.
Finding identical cells in module `\isEqual_16bit'.
Finding identical cells in module `\isNotEqual_16bit'.
Finding identical cells in module `\mux4_16bit'.
Finding identical cells in module `\or_16bit'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\program_counter_preset'.
Finding identical cells in module `\signedGreaterOrEqual_16bit'.
Finding identical cells in module `\signedLessThen_16bit'.
Finding identical cells in module `\sub_16bit'.
Finding identical cells in module `\sum_16bit'.
Finding identical cells in module `\uProcessor'.
Finding identical cells in module `\unsignedGreaterOrEqual_16bit'.
Finding identical cells in module `\unsignedLessThen_16bit'.
Finding identical cells in module `\xor_16bit'.
Removed a total of 0 cells.

3.19.6. Executing OPT_SHARE pass.

3.19.7. Executing OPT_RMDFF pass (remove dff with constant values).

3.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \address_mux..
Finding unused cells or wires in module \alu_16bit..
Finding unused cells or wires in module \and_16bit..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \data_mux..
Finding unused cells or wires in module \immediate_operation..
Finding unused cells or wires in module \instruction_decoder..
Finding unused cells or wires in module \internal_register..
Finding unused cells or wires in module \isEqual_16bit..
Finding unused cells or wires in module \isNotEqual_16bit..
Finding unused cells or wires in module \mux4_16bit..
Finding unused cells or wires in module \or_16bit..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \program_counter_preset..
Finding unused cells or wires in module \signedGreaterOrEqual_16bit..
Finding unused cells or wires in module \signedLessThen_16bit..
Finding unused cells or wires in module \sub_16bit..
Finding unused cells or wires in module \sum_16bit..
Finding unused cells or wires in module \uProcessor..
Finding unused cells or wires in module \unsignedGreaterOrEqual_16bit..
Finding unused cells or wires in module \unsignedLessThen_16bit..
Finding unused cells or wires in module \xor_16bit..
Removed 0 unused cells and 27 unused wires.
<suppressed ~1 debug messages>

3.19.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module address_mux.
Optimizing module alu_16bit.
Optimizing module and_16bit.
Optimizing module control_unit.
<suppressed ~1 debug messages>
Optimizing module data_mux.
Optimizing module immediate_operation.
Optimizing module instruction_decoder.
Optimizing module internal_register.
Optimizing module isEqual_16bit.
Optimizing module isNotEqual_16bit.
Optimizing module mux4_16bit.
Optimizing module or_16bit.
Optimizing module program_counter.
Optimizing module program_counter_preset.
Optimizing module signedGreaterOrEqual_16bit.
Optimizing module signedLessThen_16bit.
Optimizing module sub_16bit.
Optimizing module sum_16bit.
Optimizing module uProcessor.
Optimizing module unsignedGreaterOrEqual_16bit.
Optimizing module unsignedLessThen_16bit.
Optimizing module xor_16bit.

3.19.10. Rerunning OPT passes. (Maybe there is more to do..)

3.19.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \address_mux..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \alu_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \and_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \control_unit..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \data_mux..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \immediate_operation..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \instruction_decoder..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \internal_register..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \isEqual_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \isNotEqual_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \mux4_16bit..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \or_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \program_counter..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \program_counter_preset..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Running muxtree optimizer on module \signedGreaterOrEqual_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \signedLessThen_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \sub_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \sum_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \uProcessor..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \unsignedGreaterOrEqual_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \unsignedLessThen_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \xor_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~27 debug messages>

3.19.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Optimizing cells in module \address_mux.
Optimizing cells in module \alu_16bit.
Optimizing cells in module \and_16bit.
Optimizing cells in module \control_unit.
Optimizing cells in module \data_mux.
Optimizing cells in module \immediate_operation.
Optimizing cells in module \instruction_decoder.
Optimizing cells in module \internal_register.
Optimizing cells in module \isEqual_16bit.
Optimizing cells in module \isNotEqual_16bit.
Optimizing cells in module \mux4_16bit.
Optimizing cells in module \or_16bit.
Optimizing cells in module \program_counter.
Optimizing cells in module \program_counter_preset.
Optimizing cells in module \signedGreaterOrEqual_16bit.
Optimizing cells in module \signedLessThen_16bit.
Optimizing cells in module \sub_16bit.
Optimizing cells in module \sum_16bit.
Optimizing cells in module \uProcessor.
Optimizing cells in module \unsignedGreaterOrEqual_16bit.
Optimizing cells in module \unsignedLessThen_16bit.
Optimizing cells in module \xor_16bit.
Performed a total of 0 changes.

3.19.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\address_mux'.
Finding identical cells in module `\alu_16bit'.
Finding identical cells in module `\and_16bit'.
Finding identical cells in module `\control_unit'.
Finding identical cells in module `\data_mux'.
Finding identical cells in module `\immediate_operation'.
Finding identical cells in module `\instruction_decoder'.
Finding identical cells in module `\internal_register'.
Finding identical cells in module `\isEqual_16bit'.
Finding identical cells in module `\isNotEqual_16bit'.
Finding identical cells in module `\mux4_16bit'.
Finding identical cells in module `\or_16bit'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\program_counter_preset'.
Finding identical cells in module `\signedGreaterOrEqual_16bit'.
Finding identical cells in module `\signedLessThen_16bit'.
Finding identical cells in module `\sub_16bit'.
Finding identical cells in module `\sum_16bit'.
Finding identical cells in module `\uProcessor'.
Finding identical cells in module `\unsignedGreaterOrEqual_16bit'.
Finding identical cells in module `\unsignedLessThen_16bit'.
Finding identical cells in module `\xor_16bit'.
Removed a total of 0 cells.

3.19.14. Executing OPT_SHARE pass.

3.19.15. Executing OPT_RMDFF pass (remove dff with constant values).

3.19.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \address_mux..
Finding unused cells or wires in module \alu_16bit..
Finding unused cells or wires in module \and_16bit..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \data_mux..
Finding unused cells or wires in module \immediate_operation..
Finding unused cells or wires in module \instruction_decoder..
Finding unused cells or wires in module \internal_register..
Finding unused cells or wires in module \isEqual_16bit..
Finding unused cells or wires in module \isNotEqual_16bit..
Finding unused cells or wires in module \mux4_16bit..
Finding unused cells or wires in module \or_16bit..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \program_counter_preset..
Finding unused cells or wires in module \signedGreaterOrEqual_16bit..
Finding unused cells or wires in module \signedLessThen_16bit..
Finding unused cells or wires in module \sub_16bit..
Finding unused cells or wires in module \sum_16bit..
Finding unused cells or wires in module \uProcessor..
Finding unused cells or wires in module \unsignedGreaterOrEqual_16bit..
Finding unused cells or wires in module \unsignedLessThen_16bit..
Finding unused cells or wires in module \xor_16bit..

3.19.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module address_mux.
Optimizing module alu_16bit.
Optimizing module and_16bit.
Optimizing module control_unit.
Optimizing module data_mux.
Optimizing module immediate_operation.
Optimizing module instruction_decoder.
Optimizing module internal_register.
Optimizing module isEqual_16bit.
Optimizing module isNotEqual_16bit.
Optimizing module mux4_16bit.
Optimizing module or_16bit.
Optimizing module program_counter.
Optimizing module program_counter_preset.
Optimizing module signedGreaterOrEqual_16bit.
Optimizing module signedLessThen_16bit.
Optimizing module sub_16bit.
Optimizing module sum_16bit.
Optimizing module uProcessor.
Optimizing module unsignedGreaterOrEqual_16bit.
Optimizing module unsignedLessThen_16bit.
Optimizing module xor_16bit.

3.19.18. Finished OPT passes. (There is nothing left to do.)

3.20. Executing TECHMAP pass (map to technology primitives).

3.20.1. Executing Verilog-2005 frontend: <techmap.v>
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.20.2. Continuing TECHMAP pass.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=16\Y_WIDTH=16 for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using template $paramod\_90_lcu\WIDTH=16 for cells of type $lcu.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $ne.
Using template $paramod\_90_alu\A_SIGNED=1\B_SIGNED=1\A_WIDTH=16\B_WIDTH=16\Y_WIDTH=16 for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod\_90_pmux\WIDTH=16\S_WIDTH=15 for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=16\Y_WIDTH=16 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=16\S_WIDTH=3 for cells of type $pmux.
Using extmapper simplemap for cells of type $dff.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=3 for cells of type $pmux.
No more expansions possible.
<suppressed ~1002 debug messages>

3.21. Executing OPT pass (performing simple optimizations).

3.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module address_mux.
Optimizing module alu_16bit.
Optimizing module and_16bit.
Optimizing module control_unit.
<suppressed ~103 debug messages>
Optimizing module data_mux.
<suppressed ~20 debug messages>
Optimizing module immediate_operation.
Optimizing module instruction_decoder.
Optimizing module internal_register.
Optimizing module isEqual_16bit.
Optimizing module isNotEqual_16bit.
Optimizing module mux4_16bit.
<suppressed ~60 debug messages>
Optimizing module or_16bit.
Optimizing module program_counter.
<suppressed ~95 debug messages>
Optimizing module program_counter_preset.
Optimizing module signedGreaterOrEqual_16bit.
<suppressed ~19 debug messages>
Optimizing module signedLessThen_16bit.
<suppressed ~19 debug messages>
Optimizing module sub_16bit.
<suppressed ~19 debug messages>
Optimizing module sum_16bit.
<suppressed ~20 debug messages>
Optimizing module uProcessor.
Optimizing module unsignedGreaterOrEqual_16bit.
<suppressed ~19 debug messages>
Optimizing module unsignedLessThen_16bit.
<suppressed ~19 debug messages>
Optimizing module xor_16bit.

3.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\address_mux'.
Finding identical cells in module `\alu_16bit'.
Finding identical cells in module `\and_16bit'.
Finding identical cells in module `\control_unit'.
<suppressed ~156 debug messages>
Finding identical cells in module `\data_mux'.
Finding identical cells in module `\immediate_operation'.
Finding identical cells in module `\instruction_decoder'.
Finding identical cells in module `\internal_register'.
Finding identical cells in module `\isEqual_16bit'.
Finding identical cells in module `\isNotEqual_16bit'.
Finding identical cells in module `\mux4_16bit'.
<suppressed ~150 debug messages>
Finding identical cells in module `\or_16bit'.
Finding identical cells in module `\program_counter'.
<suppressed ~9 debug messages>
Finding identical cells in module `\program_counter_preset'.
Finding identical cells in module `\signedGreaterOrEqual_16bit'.
<suppressed ~33 debug messages>
Finding identical cells in module `\signedLessThen_16bit'.
<suppressed ~33 debug messages>
Finding identical cells in module `\sub_16bit'.
Finding identical cells in module `\sum_16bit'.
Finding identical cells in module `\uProcessor'.
Finding identical cells in module `\unsignedGreaterOrEqual_16bit'.
<suppressed ~33 debug messages>
Finding identical cells in module `\unsignedLessThen_16bit'.
<suppressed ~33 debug messages>
Finding identical cells in module `\xor_16bit'.
Removed a total of 149 cells.

3.21.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \address_mux..
Finding unused cells or wires in module \alu_16bit..
Finding unused cells or wires in module \and_16bit..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \data_mux..
Finding unused cells or wires in module \immediate_operation..
Finding unused cells or wires in module \instruction_decoder..
Finding unused cells or wires in module \internal_register..
Finding unused cells or wires in module \isEqual_16bit..
Finding unused cells or wires in module \isNotEqual_16bit..
Finding unused cells or wires in module \mux4_16bit..
Finding unused cells or wires in module \or_16bit..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \program_counter_preset..
Finding unused cells or wires in module \signedGreaterOrEqual_16bit..
Finding unused cells or wires in module \signedLessThen_16bit..
Finding unused cells or wires in module \sub_16bit..
Finding unused cells or wires in module \sum_16bit..
Finding unused cells or wires in module \uProcessor..
Finding unused cells or wires in module \unsignedGreaterOrEqual_16bit..
Finding unused cells or wires in module \unsignedLessThen_16bit..
Finding unused cells or wires in module \xor_16bit..
Removed 198 unused cells and 674 unused wires.
<suppressed ~210 debug messages>

3.21.5. Finished fast OPT passes.

3.22. Executing ABC pass (technology mapping using ABC).

3.22.1. Extracting gate netlist of module `\address_mux' to `<abc-temp-dir>/input.blif'..
Extracted 16 gates and 49 wires to a netlist network with 33 inputs and 16 outputs.

3.22.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC:
ABC: + read_blif <abc-temp-dir>/input.blif
ABC: + read_library <abc-temp-dir>/stdcells.genlib
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash
ABC: + dretime
ABC: + map
ABC: + write_blif <abc-temp-dir>/output.blif

3.22.1.2. Re-integrating ABC results.
ABC RESULTS:               MUX cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       16
Removing temp directory.

3.22.2. Extracting gate netlist of module `\alu_16bit' to `<abc-temp-dir>/input.blif'..
Extracted 16 gates and 32 wires to a netlist network with 16 inputs and 1 outputs.

3.22.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC:
ABC: + read_blif <abc-temp-dir>/input.blif
ABC: + read_library <abc-temp-dir>/stdcells.genlib
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash
ABC: + dretime
ABC: + map
ABC: + write_blif <abc-temp-dir>/output.blif

3.22.2.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:       11
ABC RESULTS:        internal signals:       15
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:        1
Removing temp directory.

3.22.3. Extracting gate netlist of module `\and_16bit' to `<abc-temp-dir>/input.blif'..
Extracted 16 gates and 48 wires to a netlist network with 32 inputs and 16 outputs.

3.22.3.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC:
ABC: + read_blif <abc-temp-dir>/input.blif
ABC: + read_library <abc-temp-dir>/stdcells.genlib
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash
ABC: + dretime
ABC: + map
ABC: + write_blif <abc-temp-dir>/output.blif

3.22.3.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       16
Removing temp directory.

3.22.4. Extracting gate netlist of module `\control_unit' to `<abc-temp-dir>/input.blif'..
Extracted 111 gates and 123 wires to a netlist network with 10 inputs and 13 outputs.

3.22.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC:
ABC: + read_blif <abc-temp-dir>/input.blif
ABC: + read_library <abc-temp-dir>/stdcells.genlib
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash
ABC: + dretime
ABC: + map
ABC: + write_blif <abc-temp-dir>/output.blif

3.22.4.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        8
ABC RESULTS:            ANDNOT cells:       34
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               NOR cells:       11
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:       26
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:        internal signals:      100
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:       13
Removing temp directory.

3.22.5. Extracting gate netlist of module `\data_mux' to `<abc-temp-dir>/input.blif'..
Extracted 37 gates and 90 wires to a netlist network with 53 inputs and 16 outputs.

3.22.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC:
ABC: + read_blif <abc-temp-dir>/input.blif
ABC: + read_library <abc-temp-dir>/stdcells.genlib
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash
ABC: + dretime
ABC: + map
ABC: + write_blif <abc-temp-dir>/output.blif

3.22.5.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               MUX cells:       32
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:        internal signals:       21
ABC RESULTS:           input signals:       53
ABC RESULTS:          output signals:       16
Removing temp directory.

3.22.6. Extracting gate netlist of module `\immediate_operation' to `<abc-temp-dir>/input.blif'..
Extracted 16 gates and 26 wires to a netlist network with 9 inputs and 16 outputs.

3.22.6.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC:
ABC: + read_blif <abc-temp-dir>/input.blif
ABC: + read_library <abc-temp-dir>/stdcells.genlib
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash
ABC: + dretime
ABC: + map
ABC: + write_blif <abc-temp-dir>/output.blif

3.22.6.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        8
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:       16
Removing temp directory.

3.22.7. Extracting gate netlist of module `\instruction_decoder' to `<abc-temp-dir>/input.blif'..
Extracted 44 gates and 85 wires to a netlist network with 40 inputs and 22 outputs.

3.22.7.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC:
ABC: + read_blif <abc-temp-dir>/input.blif
ABC: + read_library <abc-temp-dir>/stdcells.genlib
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash
ABC: + dretime
ABC: + map
ABC: + write_blif <abc-temp-dir>/output.blif

3.22.7.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:       22
ABC RESULTS:               MUX cells:       22
ABC RESULTS:               NOT cells:        1
ABC RESULTS:        internal signals:       23
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       22
Removing temp directory.

3.22.8. Extracting gate netlist of module `\internal_register' to `<abc-temp-dir>/input.blif'..
Extracted 473 gates and 662 wires to a netlist network with 188 inputs and 160 outputs.

3.22.8.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC:
ABC: + read_blif <abc-temp-dir>/input.blif
ABC: + read_library <abc-temp-dir>/stdcells.genlib
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash
ABC: + dretime
ABC: + map
ABC: + write_blif <abc-temp-dir>/output.blif

3.22.8.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:       32
ABC RESULTS:               MUX cells:      416
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               NOT cells:        7
ABC RESULTS:                OR cells:       16
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:        internal signals:      314
ABC RESULTS:           input signals:      188
ABC RESULTS:          output signals:      160
Removing temp directory.

3.22.9. Extracting gate netlist of module `\isEqual_16bit' to `<abc-temp-dir>/input.blif'..
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 1 outputs.

3.22.9.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC:
ABC: + read_blif <abc-temp-dir>/input.blif
ABC: + read_library <abc-temp-dir>/stdcells.genlib
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash
ABC: + dretime
ABC: + map
ABC: + write_blif <abc-temp-dir>/output.blif

3.22.9.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:                OR cells:       11
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:       15
ABC RESULTS:        internal signals:       31
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:        1
Removing temp directory.

3.22.10. Extracting gate netlist of module `\isNotEqual_16bit' to `<abc-temp-dir>/input.blif'..
Extracted 31 gates and 63 wires to a netlist network with 32 inputs and 1 outputs.

3.22.10.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC:
ABC: + read_blif <abc-temp-dir>/input.blif
ABC: + read_library <abc-temp-dir>/stdcells.genlib
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash
ABC: + dretime
ABC: + map
ABC: + write_blif <abc-temp-dir>/output.blif

3.22.10.2. Re-integrating ABC results.
ABC RESULTS:                OR cells:       15
ABC RESULTS:               XOR cells:       16
ABC RESULTS:        internal signals:       30
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:        1
Removing temp directory.

3.22.11. Extracting gate netlist of module `\mux4_16bit' to `<abc-temp-dir>/input.blif'..
Extracted 536 gates and 796 wires to a netlist network with 260 inputs and 16 outputs.

3.22.11.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC:
ABC: + read_blif <abc-temp-dir>/input.blif
ABC: + read_library <abc-temp-dir>/stdcells.genlib
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash
ABC: + dretime
ABC: + map
ABC: + write_blif <abc-temp-dir>/output.blif

3.22.11.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:      243
ABC RESULTS:               MUX cells:       16
ABC RESULTS:              NAND cells:        8
ABC RESULTS:                OR cells:      244
ABC RESULTS:             ORNOT cells:        5
ABC RESULTS:        internal signals:      520
ABC RESULTS:           input signals:      260
ABC RESULTS:          output signals:       16
Removing temp directory.

3.22.12. Extracting gate netlist of module `\or_16bit' to `<abc-temp-dir>/input.blif'..
Extracted 16 gates and 48 wires to a netlist network with 32 inputs and 16 outputs.

3.22.12.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC:
ABC: + read_blif <abc-temp-dir>/input.blif
ABC: + read_library <abc-temp-dir>/stdcells.genlib
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash
ABC: + dretime
ABC: + map
ABC: + write_blif <abc-temp-dir>/output.blif

3.22.12.2. Re-integrating ABC results.
ABC RESULTS:                OR cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       16
Removing temp directory.

3.22.13. Extracting gate netlist of module `\program_counter' to `<abc-temp-dir>/input.blif'..
Extracted 160 gates and 196 wires to a netlist network with 35 inputs and 16 outputs.

3.22.13.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC:
ABC: + read_blif <abc-temp-dir>/input.blif
ABC: + read_library <abc-temp-dir>/stdcells.genlib
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash
ABC: + dretime
ABC: + map
ABC: + write_blif <abc-temp-dir>/output.blif

3.22.13.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:       86
ABC RESULTS:               MUX cells:        1
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               NOT cells:        8
ABC RESULTS:                OR cells:       36
ABC RESULTS:             ORNOT cells:        4
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:       14
ABC RESULTS:        internal signals:      145
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       16
Removing temp directory.

3.22.14. Extracting gate netlist of module `\program_counter_preset' to `<abc-temp-dir>/input.blif'..
Extracted 16 gates and 49 wires to a netlist network with 33 inputs and 16 outputs.

3.22.14.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC:
ABC: + read_blif <abc-temp-dir>/input.blif
ABC: + read_library <abc-temp-dir>/stdcells.genlib
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash
ABC: + dretime
ABC: + map
ABC: + write_blif <abc-temp-dir>/output.blif

3.22.14.2. Re-integrating ABC results.
ABC RESULTS:               MUX cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       16
Removing temp directory.

3.22.15. Extracting gate netlist of module `\signedGreaterOrEqual_16bit' to `<abc-temp-dir>/input.blif'..
Extracted 104 gates and 136 wires to a netlist network with 32 inputs and 1 outputs.

3.22.15.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC:
ABC: + read_blif <abc-temp-dir>/input.blif
ABC: + read_library <abc-temp-dir>/stdcells.genlib
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash
ABC: + dretime
ABC: + map
ABC: + write_blif <abc-temp-dir>/output.blif

3.22.15.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        2
ABC RESULTS:            ANDNOT cells:       40
ABC RESULTS:              NAND cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:             ORNOT cells:       16
ABC RESULTS:              XNOR cells:        7
ABC RESULTS:               XOR cells:       10
ABC RESULTS:        internal signals:      103
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:        1
Removing temp directory.

3.22.16. Extracting gate netlist of module `\signedLessThen_16bit' to `<abc-temp-dir>/input.blif'..
Extracted 105 gates and 137 wires to a netlist network with 32 inputs and 1 outputs.

3.22.16.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC:
ABC: + read_blif <abc-temp-dir>/input.blif
ABC: + read_library <abc-temp-dir>/stdcells.genlib
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash
ABC: + dretime
ABC: + map
ABC: + write_blif <abc-temp-dir>/output.blif

3.22.16.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        2
ABC RESULTS:            ANDNOT cells:       42
ABC RESULTS:              NAND cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:             ORNOT cells:       15
ABC RESULTS:              XNOR cells:        7
ABC RESULTS:               XOR cells:       10
ABC RESULTS:        internal signals:      104
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:        1
Removing temp directory.

3.22.17. Extracting gate netlist of module `\sub_16bit' to `<abc-temp-dir>/input.blif'..
Extracted 116 gates and 148 wires to a netlist network with 32 inputs and 16 outputs.

3.22.17.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC:
ABC: + read_blif <abc-temp-dir>/input.blif
ABC: + read_library <abc-temp-dir>/stdcells.genlib
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash
ABC: + dretime
ABC: + map
ABC: + write_blif <abc-temp-dir>/output.blif

3.22.17.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:       29
ABC RESULTS:               NOR cells:       11
ABC RESULTS:                OR cells:       16
ABC RESULTS:             ORNOT cells:       11
ABC RESULTS:              XNOR cells:        5
ABC RESULTS:               XOR cells:       26
ABC RESULTS:        internal signals:      100
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       16
Removing temp directory.

3.22.18. Extracting gate netlist of module `\sum_16bit' to `<abc-temp-dir>/input.blif'..
Extracted 98 gates and 130 wires to a netlist network with 32 inputs and 16 outputs.

3.22.18.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC:
ABC: + read_blif <abc-temp-dir>/input.blif
ABC: + read_library <abc-temp-dir>/stdcells.genlib
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash
ABC: + dretime
ABC: + map
ABC: + write_blif <abc-temp-dir>/output.blif

3.22.18.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        5
ABC RESULTS:            ANDNOT cells:       23
ABC RESULTS:              NAND cells:       10
ABC RESULTS:               NOR cells:       11
ABC RESULTS:                OR cells:       16
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              XNOR cells:       18
ABC RESULTS:               XOR cells:       13
ABC RESULTS:        internal signals:       82
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       16
Removing temp directory.

3.22.19. Extracting gate netlist of module `\uProcessor' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

3.22.20. Extracting gate netlist of module `\unsignedGreaterOrEqual_16bit' to `<abc-temp-dir>/input.blif'..
Extracted 96 gates and 128 wires to a netlist network with 32 inputs and 1 outputs.

3.22.20.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC:
ABC: + read_blif <abc-temp-dir>/input.blif
ABC: + read_library <abc-temp-dir>/stdcells.genlib
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash
ABC: + dretime
ABC: + map
ABC: + write_blif <abc-temp-dir>/output.blif

3.22.20.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:       35
ABC RESULTS:                OR cells:        8
ABC RESULTS:             ORNOT cells:       19
ABC RESULTS:              XNOR cells:        4
ABC RESULTS:               XOR cells:       12
ABC RESULTS:        internal signals:       95
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:        1
Removing temp directory.

3.22.21. Extracting gate netlist of module `\unsignedLessThen_16bit' to `<abc-temp-dir>/input.blif'..
Extracted 97 gates and 129 wires to a netlist network with 32 inputs and 1 outputs.

3.22.21.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC:
ABC: + read_blif <abc-temp-dir>/input.blif
ABC: + read_library <abc-temp-dir>/stdcells.genlib
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash
ABC: + dretime
ABC: + map
ABC: + write_blif <abc-temp-dir>/output.blif

3.22.21.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:       33
ABC RESULTS:                OR cells:       11
ABC RESULTS:             ORNOT cells:       18
ABC RESULTS:              XNOR cells:        4
ABC RESULTS:               XOR cells:       12
ABC RESULTS:        internal signals:       96
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:        1
Removing temp directory.

3.22.22. Extracting gate netlist of module `\xor_16bit' to `<abc-temp-dir>/input.blif'..
Extracted 16 gates and 48 wires to a netlist network with 32 inputs and 16 outputs.

3.22.22.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC:
ABC: + read_blif <abc-temp-dir>/input.blif
ABC: + read_library <abc-temp-dir>/stdcells.genlib
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash
ABC: + dretime
ABC: + map
ABC: + write_blif <abc-temp-dir>/output.blif

3.22.22.2. Re-integrating ABC results.
ABC RESULTS:               XOR cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       16
Removing temp directory.

3.23. Executing OPT pass (performing simple optimizations).

3.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module address_mux.
Optimizing module alu_16bit.
Optimizing module and_16bit.
Optimizing module control_unit.
Optimizing module data_mux.
Optimizing module immediate_operation.
Optimizing module instruction_decoder.
Optimizing module internal_register.
<suppressed ~128 debug messages>
Optimizing module isEqual_16bit.
Optimizing module isNotEqual_16bit.
Optimizing module mux4_16bit.
Optimizing module or_16bit.
Optimizing module program_counter.
Optimizing module program_counter_preset.
Optimizing module signedGreaterOrEqual_16bit.
Optimizing module signedLessThen_16bit.
Optimizing module sub_16bit.
Optimizing module sum_16bit.
Optimizing module uProcessor.
Optimizing module unsignedGreaterOrEqual_16bit.
Optimizing module unsignedLessThen_16bit.
Optimizing module xor_16bit.

3.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\address_mux'.
Finding identical cells in module `\alu_16bit'.
Finding identical cells in module `\and_16bit'.
Finding identical cells in module `\control_unit'.
Finding identical cells in module `\data_mux'.
Finding identical cells in module `\immediate_operation'.
Finding identical cells in module `\instruction_decoder'.
Finding identical cells in module `\internal_register'.
Finding identical cells in module `\isEqual_16bit'.
Finding identical cells in module `\isNotEqual_16bit'.
Finding identical cells in module `\mux4_16bit'.
Finding identical cells in module `\or_16bit'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\program_counter_preset'.
Finding identical cells in module `\signedGreaterOrEqual_16bit'.
Finding identical cells in module `\signedLessThen_16bit'.
Finding identical cells in module `\sub_16bit'.
Finding identical cells in module `\sum_16bit'.
Finding identical cells in module `\uProcessor'.
Finding identical cells in module `\unsignedGreaterOrEqual_16bit'.
Finding identical cells in module `\unsignedLessThen_16bit'.
Finding identical cells in module `\xor_16bit'.
Removed a total of 0 cells.

3.23.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \address_mux..
Finding unused cells or wires in module \alu_16bit..
Finding unused cells or wires in module \and_16bit..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \data_mux..
Finding unused cells or wires in module \immediate_operation..
Finding unused cells or wires in module \instruction_decoder..
Finding unused cells or wires in module \internal_register..
Finding unused cells or wires in module \isEqual_16bit..
Finding unused cells or wires in module \isNotEqual_16bit..
Finding unused cells or wires in module \mux4_16bit..
Finding unused cells or wires in module \or_16bit..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \program_counter_preset..
Finding unused cells or wires in module \signedGreaterOrEqual_16bit..
Finding unused cells or wires in module \signedLessThen_16bit..
Finding unused cells or wires in module \sub_16bit..
Finding unused cells or wires in module \sum_16bit..
Finding unused cells or wires in module \uProcessor..
Finding unused cells or wires in module \unsignedGreaterOrEqual_16bit..
Finding unused cells or wires in module \unsignedLessThen_16bit..
Finding unused cells or wires in module \xor_16bit..
Removed 5 unused cells and 1817 unused wires.
<suppressed ~27 debug messages>

3.23.5. Finished fast OPT passes.

3.24. Executing HIERARCHY pass (managing design hierarchy).

3.24.1. Analyzing design hierarchy..
Top module:  \uProcessor
Used module:     \address_mux
Used module:     \alu_16bit
Used module:         \sum_16bit
Used module:         \xor_16bit
Used module:         \or_16bit
Used module:         \and_16bit
Used module:         \isEqual_16bit
Used module:         \isNotEqual_16bit
Used module:         \sub_16bit
Used module:         \signedLessThen_16bit
Used module:         \signedGreaterOrEqual_16bit
Used module:         \unsignedLessThen_16bit
Used module:         \unsignedGreaterOrEqual_16bit
Used module:         \mux4_16bit
Used module:     \control_unit
Used module:     \data_mux
Used module:     \immediate_operation
Used module:     \instruction_decoder
Used module:     \internal_register
Used module:     \program_counter
Used module:     \program_counter_preset

3.24.2. Analyzing design hierarchy..
Top module:  \uProcessor
Used module:     \address_mux
Used module:     \alu_16bit
Used module:         \sum_16bit
Used module:         \xor_16bit
Used module:         \or_16bit
Used module:         \and_16bit
Used module:         \isEqual_16bit
Used module:         \isNotEqual_16bit
Used module:         \sub_16bit
Used module:         \signedLessThen_16bit
Used module:         \signedGreaterOrEqual_16bit
Used module:         \unsignedLessThen_16bit
Used module:         \unsignedGreaterOrEqual_16bit
Used module:         \mux4_16bit
Used module:     \control_unit
Used module:     \data_mux
Used module:     \immediate_operation
Used module:     \instruction_decoder
Used module:     \internal_register
Used module:     \program_counter
Used module:     \program_counter_preset
Removed 0 unused modules.

3.25. Printing statistics.

=== address_mux ===

Number of wires:                  4
Number of wire bits:             49
Number of public wires:           4
Number of public wire bits:      49
Number of memories:               0
Number of memory bits:            0
Number of processes:              0
Number of cells:                 16
$_MUX_                         16

=== alu_16bit ===

Number of wires:                 30
Number of wire bits:            243
Number of public wires:          16
Number of public wire bits:     229
Number of memories:               0
Number of memory bits:            0
Number of processes:              0
Number of cells:                 27
$_ANDNOT_                       3
$_NOR_                          1
$_OR_                          11
and_16bit                       1
isEqual_16bit                   1
isNotEqual_16bit                1
mux4_16bit                      1
or_16bit                        1
signedGreaterOrEqual_16bit      1
signedLessThen_16bit            1
sub_16bit                       1
sum_16bit                       1
unsignedGreaterOrEqual_16bit      1
unsignedLessThen_16bit          1
xor_16bit                       1

=== and_16bit ===

Number of wires:                  3
Number of wire bits:             48
Number of public wires:           3
Number of public wire bits:      48
Number of memories:               0
Number of memory bits:            0
Number of processes:              0
Number of cells:                 16
$_AND_                         16

=== control_unit ===

Number of wires:                 92
Number of wire bits:            100
Number of public wires:          13
Number of public wire bits:      21
Number of memories:               0
Number of memory bits:            0
Number of processes:              0
Number of cells:                 92
$_ANDNOT_                      34
$_AND_                          8
$_DFF_P_                        5
$_NAND_                         4
$_NOR_                         11
$_NOT_                          1
$_ORNOT_                        3
$_OR_                          26

=== data_mux ===

Number of wires:                 26
Number of wire bits:            104
Number of public wires:           7
Number of public wire bits:      85
Number of memories:               0
Number of memory bits:            0
Number of processes:              0
Number of cells:                 35
$_ANDNOT_                       1
$_MUX_                         32
$_NAND_                         1
$_NOR_                          1

=== immediate_operation ===

Number of wires:                  3
Number of wire bits:             25
Number of public wires:           3
Number of public wire bits:      25
Number of memories:               0
Number of memory bits:            0
Number of processes:              0
Number of cells:                 16
$_ANDNOT_                       8
$_AND_                          8

=== instruction_decoder ===

Number of wires:                 39
Number of wire bits:             86
Number of public wires:          10
Number of public wire bits:      41
Number of memories:               0
Number of memory bits:            0
Number of processes:              0
Number of cells:                 67
$_ANDNOT_                      22
$_DFF_P_                       22
$_MUX_                         22
$_NOT_                          1

=== internal_register ===

Number of wires:                460
Number of wire bits:            661
Number of public wires:          18
Number of public wire bits:     189
Number of memories:               0
Number of memory bits:            0
Number of processes:              0
Number of cells:                632
$_ANDNOT_                      32
$_DFF_P_                      160
$_MUX_                        416
$_NAND_                         2
$_NOR_                          2
$_NOT_                          2
$_ORNOT_                        2
$_OR_                          16

=== isEqual_16bit ===

Number of wires:                 33
Number of wire bits:             78
Number of public wires:           3
Number of public wire bits:      48
Number of memories:               0
Number of memory bits:            0
Number of processes:              0
Number of cells:                 31
$_ANDNOT_                       4
$_OR_                          11
$_XNOR_                         1
$_XOR_                         15

=== isNotEqual_16bit ===

Number of wires:                 33
Number of wire bits:             78
Number of public wires:           3
Number of public wire bits:      48
Number of memories:               0
Number of memory bits:            0
Number of processes:              0
Number of cells:                 31
$_OR_                          15
$_XOR_                         16

=== mux4_16bit ===

Number of wires:                519
Number of wire bits:            777
Number of public wires:          18
Number of public wire bits:     276
Number of memories:               0
Number of memory bits:            0
Number of processes:              0
Number of cells:                517
$_ANDNOT_                     243
$_AND_                          1
$_MUX_                         16
$_NAND_                         8
$_ORNOT_                        5
$_OR_                         244

=== or_16bit ===

Number of wires:                  3
Number of wire bits:             48
Number of public wires:           3
Number of public wire bits:      48
Number of memories:               0
Number of memory bits:            0
Number of processes:              0
Number of cells:                 16
$_OR_                          16

=== program_counter ===

Number of wires:                150
Number of wire bits:            211
Number of public wires:           6
Number of public wire bits:      52
Number of memories:               0
Number of memory bits:            0
Number of processes:              0
Number of cells:                175
$_ANDNOT_                      86
$_DFF_P_                       16
$_MUX_                          1
$_NAND_                         8
$_NOR_                          1
$_NOT_                          8
$_ORNOT_                        4
$_OR_                          36
$_XNOR_                         1
$_XOR_                         14

=== program_counter_preset ===

Number of wires:                  4
Number of wire bits:             49
Number of public wires:           4
Number of public wire bits:      49
Number of memories:               0
Number of memory bits:            0
Number of processes:              0
Number of cells:                 16
$_MUX_                         16

=== signedGreaterOrEqual_16bit ===

Number of wires:                 81
Number of wire bits:            126
Number of public wires:           3
Number of public wire bits:      48
Number of memories:               0
Number of memory bits:            0
Number of processes:              0
Number of cells:                 79
$_ANDNOT_                      40
$_AND_                          2
$_NAND_                         1
$_ORNOT_                       16
$_OR_                           3
$_XNOR_                         7
$_XOR_                         10

=== signedLessThen_16bit ===

Number of wires:                 81
Number of wire bits:            126
Number of public wires:           3
Number of public wire bits:      48
Number of memories:               0
Number of memory bits:            0
Number of processes:              0
Number of cells:                 79
$_ANDNOT_                      42
$_AND_                          2
$_NAND_                         1
$_ORNOT_                       15
$_OR_                           2
$_XNOR_                         7
$_XOR_                         10

=== sub_16bit ===

Number of wires:                 85
Number of wire bits:            130
Number of public wires:           3
Number of public wire bits:      48
Number of memories:               0
Number of memory bits:            0
Number of processes:              0
Number of cells:                 98
$_ANDNOT_                      29
$_NOR_                         11
$_ORNOT_                       11
$_OR_                          16
$_XNOR_                         5
$_XOR_                         26

=== sum_16bit ===

Number of wires:                 85
Number of wire bits:            130
Number of public wires:           3
Number of public wire bits:      48
Number of memories:               0
Number of memory bits:            0
Number of processes:              0
Number of cells:                 98
$_ANDNOT_                      23
$_AND_                          5
$_NAND_                        10
$_NOR_                         11
$_ORNOT_                        2
$_OR_                          16
$_XNOR_                        18
$_XOR_                         13

=== uProcessor ===

Number of wires:                 30
Number of wire bits:            242
Number of public wires:          30
Number of public wire bits:     242
Number of memories:               0
Number of memory bits:            0
Number of processes:              0
Number of cells:                  9
address_mux                     1
alu_16bit                       1
control_unit                    1
data_mux                        1
immediate_operation             1
instruction_decoder             1
internal_register               1
program_counter                 1
program_counter_preset          1

=== unsignedGreaterOrEqual_16bit ===

Number of wires:                 80
Number of wire bits:            125
Number of public wires:           3
Number of public wire bits:      48
Number of memories:               0
Number of memory bits:            0
Number of processes:              0
Number of cells:                 78
$_ANDNOT_                      35
$_ORNOT_                       19
$_OR_                           8
$_XNOR_                         4
$_XOR_                         12

=== unsignedLessThen_16bit ===

Number of wires:                 80
Number of wire bits:            125
Number of public wires:           3
Number of public wire bits:      48
Number of memories:               0
Number of memory bits:            0
Number of processes:              0
Number of cells:                 78
$_ANDNOT_                      33
$_ORNOT_                       18
$_OR_                          11
$_XNOR_                         4
$_XOR_                         12

=== xor_16bit ===

Number of wires:                  3
Number of wire bits:             48
Number of public wires:           3
Number of public wire bits:      48
Number of memories:               0
Number of memory bits:            0
Number of processes:              0
Number of cells:                 16
$_XOR_                         16

=== design hierarchy ===

uProcessor                        1
address_mux                     1
alu_16bit                       1
and_16bit                     1
isEqual_16bit                 1
isNotEqual_16bit              1
mux4_16bit                    1
or_16bit                      1
signedGreaterOrEqual_16bit      1
signedLessThen_16bit          1
sub_16bit                     1
sum_16bit                     1
unsignedGreaterOrEqual_16bit      1
unsignedLessThen_16bit        1
xor_16bit                     1
control_unit                    1
data_mux                        1
immediate_operation             1
instruction_decoder             1
internal_register               1
program_counter                 1
program_counter_preset          1

Number of wires:               1924
Number of wire bits:           3609
Number of public wires:         162
Number of public wire bits:    1786
Number of memories:               0
Number of memory bits:            0
Number of processes:              0
Number of cells:               2201
$_ANDNOT_                     635
$_AND_                         42
$_DFF_P_                      203
$_MUX_                        519
$_NAND_                        35
$_NOR_                         38
$_NOT_                         12
$_ORNOT_                       95
$_OR_                         431
$_XNOR_                        47
$_XOR_                        144

3.26. Executing CHECK pass (checking for obvious problems).
checking module address_mux..
checking module alu_16bit..
checking module and_16bit..
checking module control_unit..
checking module data_mux..
checking module immediate_operation..
checking module instruction_decoder..
checking module internal_register..
checking module isEqual_16bit..
checking module isNotEqual_16bit..
checking module mux4_16bit..
checking module or_16bit..
checking module program_counter..
checking module program_counter_preset..
checking module signedGreaterOrEqual_16bit..
checking module signedLessThen_16bit..
checking module sub_16bit..
checking module sum_16bit..
checking module uProcessor..
checking module unsignedGreaterOrEqual_16bit..
checking module unsignedLessThen_16bit..
checking module xor_16bit..
found and reported 0 problems.

4. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
cell DFFNEGX1 (noninv, pins=3, area=384.00) is a direct match for cell type $_DFF_N_.
cell DFFPOSX1 (noninv, pins=3, area=384.00) is a direct match for cell type $_DFF_P_.
cell DFFSR (noninv, pins=5, area=704.00) is a direct match for cell type $_DFFSR_PNN_.
create mapping for $_DFFSR_PPN_ from mapping for $_DFFSR_PNN_.
create mapping for $_DFFSR_PNP_ from mapping for $_DFFSR_PNN_.
create mapping for $_DFFSR_PPP_ from mapping for $_DFFSR_PNP_.
create mapping for $_DFFSR_NNN_ from mapping for $_DFFSR_PNN_.
create mapping for $_DFFSR_NPN_ from mapping for $_DFFSR_NNN_.
create mapping for $_DFFSR_NNP_ from mapping for $_DFFSR_NNN_.
create mapping for $_DFFSR_NPP_ from mapping for $_DFFSR_NNP_.
create mapping for $_DFF_NN0_ from mapping for $_DFFSR_NNN_.
create mapping for $_DFF_NN1_ from mapping for $_DFFSR_NNN_.
create mapping for $_DFF_NP0_ from mapping for $_DFFSR_NPP_.
create mapping for $_DFF_NP1_ from mapping for $_DFFSR_NPP_.
create mapping for $_DFF_PN0_ from mapping for $_DFFSR_PNN_.
create mapping for $_DFF_PN1_ from mapping for $_DFFSR_PNN_.
create mapping for $_DFF_PP0_ from mapping for $_DFFSR_PPP_.
create mapping for $_DFF_PP1_ from mapping for $_DFFSR_PPP_.
final dff cell mappings:
\DFFNEGX1 _DFF_N_ (.CLK( C), .D( D), .Q( Q));
\DFFPOSX1 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
\DFFSR _DFF_NN0_ (.CLK(~C), .D( D), .Q( Q), .R( R), .S( 1));
\DFFSR _DFF_NN1_ (.CLK(~C), .D( D), .Q( Q), .R( 1), .S( R));
\DFFSR _DFF_NP0_ (.CLK(~C), .D( D), .Q( Q), .R(~R), .S( 1));
\DFFSR _DFF_NP1_ (.CLK(~C), .D( D), .Q( Q), .R( 1), .S(~R));
\DFFSR _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .R( R), .S( 1));
\DFFSR _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .R( 1), .S( R));
\DFFSR _DFF_PP0_ (.CLK( C), .D( D), .Q( Q), .R(~R), .S( 1));
\DFFSR _DFF_PP1_ (.CLK( C), .D( D), .Q( Q), .R( 1), .S(~R));
\DFFSR _DFFSR_NNN_ (.CLK(~C), .D( D), .Q( Q), .R( R), .S( S));
\DFFSR _DFFSR_NNP_ (.CLK(~C), .D( D), .Q( Q), .R(~R), .S( S));
\DFFSR _DFFSR_NPN_ (.CLK(~C), .D( D), .Q( Q), .R( R), .S(~S));
\DFFSR _DFFSR_NPP_ (.CLK(~C), .D( D), .Q( Q), .R(~R), .S(~S));
\DFFSR _DFFSR_PNN_ (.CLK( C), .D( D), .Q( Q), .R( R), .S( S));
\DFFSR _DFFSR_PNP_ (.CLK( C), .D( D), .Q( Q), .R(~R), .S( S));
\DFFSR _DFFSR_PPN_ (.CLK( C), .D( D), .Q( Q), .R( R), .S(~S));
\DFFSR _DFFSR_PPP_ (.CLK( C), .D( D), .Q( Q), .R(~R), .S(~S));
Mapping DFF cells in module `\address_mux':
Mapping DFF cells in module `\alu_16bit':
Mapping DFF cells in module `\and_16bit':
Mapping DFF cells in module `\control_unit':
mapped 5 $_DFF_P_ cells to \DFFPOSX1 cells.
Mapping DFF cells in module `\data_mux':
Mapping DFF cells in module `\immediate_operation':
Mapping DFF cells in module `\instruction_decoder':
mapped 22 $_DFF_P_ cells to \DFFPOSX1 cells.
Mapping DFF cells in module `\internal_register':
mapped 160 $_DFF_P_ cells to \DFFPOSX1 cells.
Mapping DFF cells in module `\isEqual_16bit':
Mapping DFF cells in module `\isNotEqual_16bit':
Mapping DFF cells in module `\mux4_16bit':
Mapping DFF cells in module `\or_16bit':
Mapping DFF cells in module `\program_counter':
mapped 16 $_DFF_P_ cells to \DFFPOSX1 cells.
Mapping DFF cells in module `\program_counter_preset':
Mapping DFF cells in module `\signedGreaterOrEqual_16bit':
Mapping DFF cells in module `\signedLessThen_16bit':
Mapping DFF cells in module `\sub_16bit':
Mapping DFF cells in module `\sum_16bit':
Mapping DFF cells in module `\uProcessor':
Mapping DFF cells in module `\unsignedGreaterOrEqual_16bit':
Mapping DFF cells in module `\unsignedLessThen_16bit':
Mapping DFF cells in module `\xor_16bit':

5. Executing OPT pass (performing simple optimizations).

5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module address_mux.
Optimizing module alu_16bit.
Optimizing module and_16bit.
Optimizing module control_unit.
Optimizing module data_mux.
Optimizing module immediate_operation.
Optimizing module instruction_decoder.
Optimizing module internal_register.
Optimizing module isEqual_16bit.
Optimizing module isNotEqual_16bit.
Optimizing module mux4_16bit.
Optimizing module or_16bit.
Optimizing module program_counter.
Optimizing module program_counter_preset.
Optimizing module signedGreaterOrEqual_16bit.
Optimizing module signedLessThen_16bit.
Optimizing module sub_16bit.
Optimizing module sum_16bit.
Optimizing module uProcessor.
Optimizing module unsignedGreaterOrEqual_16bit.
Optimizing module unsignedLessThen_16bit.
Optimizing module xor_16bit.

5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\address_mux'.
Finding identical cells in module `\alu_16bit'.
Finding identical cells in module `\and_16bit'.
Finding identical cells in module `\control_unit'.
Finding identical cells in module `\data_mux'.
Finding identical cells in module `\immediate_operation'.
Finding identical cells in module `\instruction_decoder'.
Finding identical cells in module `\internal_register'.
Finding identical cells in module `\isEqual_16bit'.
Finding identical cells in module `\isNotEqual_16bit'.
Finding identical cells in module `\mux4_16bit'.
Finding identical cells in module `\or_16bit'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\program_counter_preset'.
Finding identical cells in module `\signedGreaterOrEqual_16bit'.
Finding identical cells in module `\signedLessThen_16bit'.
Finding identical cells in module `\sub_16bit'.
Finding identical cells in module `\sum_16bit'.
Finding identical cells in module `\uProcessor'.
Finding identical cells in module `\unsignedGreaterOrEqual_16bit'.
Finding identical cells in module `\unsignedLessThen_16bit'.
Finding identical cells in module `\xor_16bit'.
Removed a total of 0 cells.

5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \address_mux..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \alu_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \and_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \control_unit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \data_mux..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \immediate_operation..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \instruction_decoder..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \internal_register..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \isEqual_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \isNotEqual_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \mux4_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \or_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \program_counter..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \program_counter_preset..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \signedGreaterOrEqual_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \signedLessThen_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \sub_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \sum_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \uProcessor..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \unsignedGreaterOrEqual_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \unsignedLessThen_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \xor_16bit..
Creating internal representation of mux trees.
No muxes found in this module.
Removed 0 multiplexer ports.

5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Optimizing cells in module \address_mux.
Optimizing cells in module \alu_16bit.
Optimizing cells in module \and_16bit.
Optimizing cells in module \control_unit.
Optimizing cells in module \data_mux.
Optimizing cells in module \immediate_operation.
Optimizing cells in module \instruction_decoder.
Optimizing cells in module \internal_register.
Optimizing cells in module \isEqual_16bit.
Optimizing cells in module \isNotEqual_16bit.
Optimizing cells in module \mux4_16bit.
Optimizing cells in module \or_16bit.
Optimizing cells in module \program_counter.
Optimizing cells in module \program_counter_preset.
Optimizing cells in module \signedGreaterOrEqual_16bit.
Optimizing cells in module \signedLessThen_16bit.
Optimizing cells in module \sub_16bit.
Optimizing cells in module \sum_16bit.
Optimizing cells in module \uProcessor.
Optimizing cells in module \unsignedGreaterOrEqual_16bit.
Optimizing cells in module \unsignedLessThen_16bit.
Optimizing cells in module \xor_16bit.
Performed a total of 0 changes.

5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\address_mux'.
Finding identical cells in module `\alu_16bit'.
Finding identical cells in module `\and_16bit'.
Finding identical cells in module `\control_unit'.
Finding identical cells in module `\data_mux'.
Finding identical cells in module `\immediate_operation'.
Finding identical cells in module `\instruction_decoder'.
Finding identical cells in module `\internal_register'.
Finding identical cells in module `\isEqual_16bit'.
Finding identical cells in module `\isNotEqual_16bit'.
Finding identical cells in module `\mux4_16bit'.
Finding identical cells in module `\or_16bit'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\program_counter_preset'.
Finding identical cells in module `\signedGreaterOrEqual_16bit'.
Finding identical cells in module `\signedLessThen_16bit'.
Finding identical cells in module `\sub_16bit'.
Finding identical cells in module `\sum_16bit'.
Finding identical cells in module `\uProcessor'.
Finding identical cells in module `\unsignedGreaterOrEqual_16bit'.
Finding identical cells in module `\unsignedLessThen_16bit'.
Finding identical cells in module `\xor_16bit'.
Removed a total of 0 cells.

5.6. Executing OPT_RMDFF pass (remove dff with constant values).

5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \address_mux..
Finding unused cells or wires in module \alu_16bit..
Finding unused cells or wires in module \and_16bit..
Finding unused cells or wires in module \control_unit..
Finding unused cells or wires in module \data_mux..
Finding unused cells or wires in module \immediate_operation..
Finding unused cells or wires in module \instruction_decoder..
Finding unused cells or wires in module \internal_register..
Finding unused cells or wires in module \isEqual_16bit..
Finding unused cells or wires in module \isNotEqual_16bit..
Finding unused cells or wires in module \mux4_16bit..
Finding unused cells or wires in module \or_16bit..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \program_counter_preset..
Finding unused cells or wires in module \signedGreaterOrEqual_16bit..
Finding unused cells or wires in module \signedLessThen_16bit..
Finding unused cells or wires in module \sub_16bit..
Finding unused cells or wires in module \sum_16bit..
Finding unused cells or wires in module \uProcessor..
Finding unused cells or wires in module \unsignedGreaterOrEqual_16bit..
Finding unused cells or wires in module \unsignedLessThen_16bit..
Finding unused cells or wires in module \xor_16bit..

5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module address_mux.
Optimizing module alu_16bit.
Optimizing module and_16bit.
Optimizing module control_unit.
Optimizing module data_mux.
Optimizing module immediate_operation.
Optimizing module instruction_decoder.
Optimizing module internal_register.
Optimizing module isEqual_16bit.
Optimizing module isNotEqual_16bit.
Optimizing module mux4_16bit.
Optimizing module or_16bit.
Optimizing module program_counter.
Optimizing module program_counter_preset.
Optimizing module signedGreaterOrEqual_16bit.
Optimizing module signedLessThen_16bit.
Optimizing module sub_16bit.
Optimizing module sum_16bit.
Optimizing module uProcessor.
Optimizing module unsignedGreaterOrEqual_16bit.
Optimizing module unsignedLessThen_16bit.
Optimizing module xor_16bit.

5.9. Finished OPT passes. (There is nothing left to do.)

6. Executing ABC pass (technology mapping using ABC).

6.1. Extracting gate netlist of module `\address_mux' to `<abc-temp-dir>/input.blif'..
Extracted 16 gates and 49 wires to a netlist network with 33 inputs and 16 outputs.

6.1.1. Executing ABC.
Running ABC command: /usr/local/share/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC:
ABC: + read_blif <abc-temp-dir>/input.blif
ABC: + read_lib -w /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib
ABC: Parsing finished successfully.  Parsing time =     0.01 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "PADINOUT".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Scl_LibertyReadGenlib() skipped cell "PADFC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADNC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADVDD" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADGND" without logic function.
ABC: Library "osu035_stdcells" from "/usr/local/share/qflow/tech/osu035/osu035_stdcells.lib" has 28 cells (11 skipped: 4 seq; 3 tri-state; 4 no func; 0 dont_use).  Time =     0.01 sec
ABC: Memory =    0.38 MB. Time =     0.01 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash
ABC: + scorr
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig
ABC: + retime
ABC: + strash
ABC: + dch -f
ABC: + map -M 1
ABC: + write_blif <abc-temp-dir>/output.blif

6.1.2. Re-integrating ABC results.
ABC RESULTS:             INVX1 cells:       16
ABC RESULTS:           NAND2X1 cells:       16
ABC RESULTS:           OAI21X1 cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       16
Removing temp directory.

6.2. Extracting gate netlist of module `\alu_16bit' to `<abc-temp-dir>/input.blif'..
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 1 outputs.

6.2.1. Executing ABC.
Running ABC command: /usr/local/share/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC:
ABC: + read_blif <abc-temp-dir>/input.blif
ABC: + read_lib -w /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "PADINOUT".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Scl_LibertyReadGenlib() skipped cell "PADFC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADNC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADVDD" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADGND" without logic function.
ABC: Library "osu035_stdcells" from "/usr/local/share/qflow/tech/osu035/osu035_stdcells.lib" has 28 cells (11 skipped: 4 seq; 3 tri-state; 4 no func; 0 dont_use).  Time =     0.01 sec
ABC: Memory =    0.38 MB. Time =     0.01 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash
ABC: + scorr
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig
ABC: + retime
ABC: + strash
ABC: + dch -f
ABC: + map -M 1
ABC: + write_blif <abc-temp-dir>/output.blif

6.2.2. Re-integrating ABC results.
ABC RESULTS:            AND2X2 cells:        1
ABC RESULTS:           NAND2X1 cells:        4
ABC RESULTS:            NOR2X1 cells:       10
ABC RESULTS:        internal signals:       14
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:        1
Removing temp directory.

6.3. Extracting gate netlist of module `\and_16bit' to `<abc-temp-dir>/input.blif'..
Extracted 16 gates and 48 wires to a netlist network with 32 inputs and 16 outputs.

6.3.1. Executing ABC.
Running ABC command: /usr/local/share/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC:
ABC: + read_blif <abc-temp-dir>/input.blif
ABC: + read_lib -w /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "PADINOUT".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Scl_LibertyReadGenlib() skipped cell "PADFC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADNC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADVDD" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADGND" without logic function.
ABC: Library "osu035_stdcells" from "/usr/local/share/qflow/tech/osu035/osu035_stdcells.lib" has 28 cells (11 skipped: 4 seq; 3 tri-state; 4 no func; 0 dont_use).  Time =     0.01 sec
ABC: Memory =    0.38 MB. Time =     0.01 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash
ABC: + scorr
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig
ABC: + retime
ABC: + strash
ABC: + dch -f
ABC: + map -M 1
ABC: + write_blif <abc-temp-dir>/output.blif

6.3.2. Re-integrating ABC results.
ABC RESULTS:            AND2X2 cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       16
Removing temp directory.

6.4. Extracting gate netlist of module `\control_unit' to `<abc-temp-dir>/input.blif'..
Extracted 87 gates and 97 wires to a netlist network with 10 inputs and 13 outputs.

6.4.1. Executing ABC.
Running ABC command: /usr/local/share/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC:
ABC: + read_blif <abc-temp-dir>/input.blif
ABC: + read_lib -w /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "PADINOUT".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Scl_LibertyReadGenlib() skipped cell "PADFC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADNC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADVDD" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADGND" without logic function.
ABC: Library "osu035_stdcells" from "/usr/local/share/qflow/tech/osu035/osu035_stdcells.lib" has 28 cells (11 skipped: 4 seq; 3 tri-state; 4 no func; 0 dont_use).  Time =     0.01 sec
ABC: Memory =    0.38 MB. Time =     0.01 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash
ABC: + scorr
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig
ABC: + retime
ABC: + strash
ABC: + dch -f
ABC: + map -M 1
ABC: + write_blif <abc-temp-dir>/output.blif

6.4.2. Re-integrating ABC results.
ABC RESULTS:            AND2X2 cells:        1
ABC RESULTS:           AOI21X1 cells:        2
ABC RESULTS:           AOI22X1 cells:        1
ABC RESULTS:             INVX1 cells:       11
ABC RESULTS:           NAND2X1 cells:        4
ABC RESULTS:           NAND3X1 cells:        2
ABC RESULTS:            NOR2X1 cells:        8
ABC RESULTS:           OAI21X1 cells:        7
ABC RESULTS:        internal signals:       74
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:       13
Removing temp directory.

6.5. Extracting gate netlist of module `\data_mux' to `<abc-temp-dir>/input.blif'..
Extracted 35 gates and 88 wires to a netlist network with 53 inputs and 16 outputs.

6.5.1. Executing ABC.
Running ABC command: /usr/local/share/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC:
ABC: + read_blif <abc-temp-dir>/input.blif
ABC: + read_lib -w /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "PADINOUT".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Scl_LibertyReadGenlib() skipped cell "PADFC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADNC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADVDD" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADGND" without logic function.
ABC: Library "osu035_stdcells" from "/usr/local/share/qflow/tech/osu035/osu035_stdcells.lib" has 28 cells (11 skipped: 4 seq; 3 tri-state; 4 no func; 0 dont_use).  Time =     0.01 sec
ABC: Memory =    0.38 MB. Time =     0.01 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash
ABC: + scorr
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig
ABC: + retime
ABC: + strash
ABC: + dch -f
ABC: + map -M 1
ABC: + write_blif <abc-temp-dir>/output.blif

6.5.2. Re-integrating ABC results.
ABC RESULTS:            AND2X2 cells:        1
ABC RESULTS:             INVX1 cells:       33
ABC RESULTS:           NAND2X1 cells:       33
ABC RESULTS:           NAND3X1 cells:       32
ABC RESULTS:            NOR2X1 cells:        1
ABC RESULTS:           OAI21X1 cells:       16
ABC RESULTS:             OR2X2 cells:        1
ABC RESULTS:        internal signals:       19
ABC RESULTS:           input signals:       53
ABC RESULTS:          output signals:       16
Removing temp directory.

6.6. Extracting gate netlist of module `\immediate_operation' to `<abc-temp-dir>/input.blif'..
Extracted 16 gates and 25 wires to a netlist network with 9 inputs and 16 outputs.

6.6.1. Executing ABC.
Running ABC command: /usr/local/share/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC:
ABC: + read_blif <abc-temp-dir>/input.blif
ABC: + read_lib -w /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "PADINOUT".


LEF Read, Line 135: NOTE:  Old format VIARULE ignored.
--------------------------------
LEF Read, Line 136: NOTE:  Old format VIARULE ignored.
Qflow project setup
LEF Read, Line 140: NOTE:  Old format VIARULE ignored.
--------------------------------
LEF Read, Line 141: NOTE:  Old format VIARULE ignored.

LEF Read, Line 151: NOTE:  Old format VIARULE ignored.
Technology set to osu035 from existing qflow_vars.sh file
LEF Read, Line 152: NOTE:  Old format VIARULE ignored.
Regenerating files for existing project uProcessor
LEF Read, Line 156: NOTE:  Old format VIARULE ignored.
Qrouter detail maze router version 1.4.81.T
LEF Read, Line 157: NOTE:  Old format VIARULE ignored.
Reading LEF data from file /usr/local/share/qflow/tech/osu035/osu035_stdcells.lef.
LEF Read, Line 167: NOTE:  Old format VIARULE ignored.
LEF file:  Defines site corner (ignored)
LEF Read, Line 168: NOTE:  Old format VIARULE ignored.
LEF file:  Defines site IO (ignored)
LEF Read, Line 172: NOTE:  Old format VIARULE ignored.
LEF file:  Defines site core (ignored)
LEF Read, Line 173: NOTE:  Old format VIARULE ignored.
LEF read: Processed 3179 lines.
LEF Read: encountered 0 errors and 12 warnings total.
Vertical route layer at non-minimum pitch 3.2.  Using smaller pitch 1.6, will route on 1-of-2 tracks for layer metal4.
Running vlog2Cel to generate input files for graywolf
vlog2Cel  -l  /usr/local/share/qflow/tech/osu035/osu035_stdcells.lef -u 100 -o /home/rabby/digital_design_lab/lab_04/layout/uProcessor.cel /home/rabby/digital_design_lab/lab_04/synthesis/uProcessor.rtlnopwr.v
No uProcessor.cel1 file found for project. . . no partial blockages to apply to layout.
No uProcessor.cel2 file found for project. . . continuing without pin placement hints
Running GrayWolf placement
graywolf  uProcessor
Running getantennacell to determine cell to use for antenna anchors.
getantennacell.tcl uProcessor  /usr/local/share/qflow/tech/osu035/osu035_stdcells.lef
Running getfillcell to determine cell to use for fill.
getfillcell.tcl uProcessor  /usr/local/share/qflow/tech/osu035/osu035_stdcells.lef FILL
Using cell FILL for fill
Running place2def to translate graywolf output to DEF format.
place2def.tcl uProcessor FILL
Running addspacers to generate power stripes and align cell right edge
addspacers -stripe 5.0 150.0 PG -p vdd -g gnd -f FILL -O  -l  /usr/local/share/qflow/tech/osu035/osu035_stdcells.lef -o uProcessor_filled.def uProcessor
Running arrangepins to adjust pin positions for optimal routing.
arrangepins.tcl  uProcessor
Reading info file uProcessor.info. . .
Reading DEF file uProcessor.def. . .

--------------------------------
Qflow project setup
--------------------------------

Technology set to osu035 from existing qflow_vars.sh file
Regenerating files for existing project uProcessor
Creating example SDC file for timing
Creating OpenSTA input file uProcessor.conf

Running OpenSTA static timing analysis
sta  < uProcessor.conf

OpenSTA 2.0.18 ed3e34d816 Copyright (c) 2019, Parallax Software, Inc.
License GPLv3: GNU GPL version 3 <http://gnu.org/licenses/gpl.html>

This is free software, and you are free to change and redistribute it
under certain conditions; type `show_copying' for details.
This program comes with ABSOLUTELY NO WARRANTY; for details type `show_warranty'.
Warning: /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib, line 8 library osu035_stdcells already exists.
Warning: uProcessor.rtlnopwr.v, line 2472 module FILL not found.  Creating black box for SFILL29520x30100.
Warning: There are 17 input ports missing set_input_delay.
Warning: There are 34 output ports missing set_output_delay.
Warning: There are 35 unconstrained endpoints.
Not
Check type                        Total    Annotated   Annotated
----------------------------------------------------------------
cell setup arcs                     203           0         203
cell hold arcs                      203           0         203
cell width arcs                     406           0         406
----------------------------------------------------------------
812           0         812
Not
Delay type                        Total    Annotated   Annotated
----------------------------------------------------------------
cell arcs                          5978           0        5978
internal net arcs                  5959           0        5959
net arcs from primary inputs         52           0          52
net arcs to primary outputs          34           0          34
----------------------------------------------------------------
12023           0       12023
Startpoint: _3420_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _3421_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3420_/CLK (DFFPOSX1)
0.21    0.21 ^ _3420_/Q (DFFPOSX1)
0.12    0.33 ^ _3413_/Y (AND2X2)
0.00    0.33 ^ _3421_/D (DFFPOSX1)
0.33   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _3421_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.33   data arrival time
---------------------------------------------------------
0.44   slack (MET)


Startpoint: _4296_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4296_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4296_/CLK (DFFPOSX1)
0.20    0.20 ^ _4296_/Q (DFFPOSX1)
0.06    0.26 v _3840_/Y (NAND2X1)
0.08    0.34 ^ _3841_/Y (OAI21X1)
0.00    0.34 ^ _4296_/D (DFFPOSX1)
0.34   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4296_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.34   data arrival time
---------------------------------------------------------
0.45   slack (MET)


Startpoint: _4297_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4297_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4297_/CLK (DFFPOSX1)
0.20    0.20 ^ _4297_/Q (DFFPOSX1)
0.06    0.26 v _3842_/Y (NAND2X1)
0.08    0.34 ^ _3843_/Y (OAI21X1)
0.00    0.34 ^ _4297_/D (DFFPOSX1)
0.34   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4297_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.34   data arrival time
---------------------------------------------------------
0.45   slack (MET)


Startpoint: _4298_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4298_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4298_/CLK (DFFPOSX1)
0.20    0.20 ^ _4298_/Q (DFFPOSX1)
0.06    0.26 v _3844_/Y (NAND2X1)
0.08    0.34 ^ _3845_/Y (OAI21X1)
0.00    0.34 ^ _4298_/D (DFFPOSX1)
0.34   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4298_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.34   data arrival time
---------------------------------------------------------
0.45   slack (MET)


Startpoint: _4299_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4299_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4299_/CLK (DFFPOSX1)
0.20    0.20 ^ _4299_/Q (DFFPOSX1)
0.06    0.26 v _3846_/Y (NAND2X1)
0.08    0.34 ^ _3847_/Y (OAI21X1)
0.00    0.34 ^ _4299_/D (DFFPOSX1)
0.34   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4299_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.34   data arrival time
---------------------------------------------------------
0.45   slack (MET)


Startpoint: _4300_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4300_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4300_/CLK (DFFPOSX1)
0.20    0.20 ^ _4300_/Q (DFFPOSX1)
0.06    0.26 v _3848_/Y (NAND2X1)
0.08    0.34 ^ _3849_/Y (OAI21X1)
0.00    0.34 ^ _4300_/D (DFFPOSX1)
0.34   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4300_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.34   data arrival time
---------------------------------------------------------
0.45   slack (MET)


Startpoint: _4301_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4301_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4301_/CLK (DFFPOSX1)
0.20    0.20 ^ _4301_/Q (DFFPOSX1)
0.06    0.26 v _3850_/Y (NAND2X1)
0.08    0.34 ^ _3851_/Y (OAI21X1)
0.00    0.34 ^ _4301_/D (DFFPOSX1)
0.34   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4301_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.34   data arrival time
---------------------------------------------------------
0.45   slack (MET)


Startpoint: _4302_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4302_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4302_/CLK (DFFPOSX1)
0.20    0.20 ^ _4302_/Q (DFFPOSX1)
0.06    0.26 v _3852_/Y (NAND2X1)
0.08    0.34 ^ _3853_/Y (OAI21X1)
0.00    0.34 ^ _4302_/D (DFFPOSX1)
0.34   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4302_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.34   data arrival time
---------------------------------------------------------
0.45   slack (MET)


Startpoint: _4303_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4303_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4303_/CLK (DFFPOSX1)
0.20    0.20 ^ _4303_/Q (DFFPOSX1)
0.06    0.26 v _3854_/Y (NAND2X1)
0.08    0.34 ^ _3855_/Y (OAI21X1)
0.00    0.34 ^ _4303_/D (DFFPOSX1)
0.34   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4303_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.34   data arrival time
---------------------------------------------------------
0.45   slack (MET)


Startpoint: _4304_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4304_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4304_/CLK (DFFPOSX1)
0.20    0.20 ^ _4304_/Q (DFFPOSX1)
0.06    0.26 v _3856_/Y (NAND2X1)
0.08    0.34 ^ _3857_/Y (OAI21X1)
0.00    0.34 ^ _4304_/D (DFFPOSX1)
0.34   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4304_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.34   data arrival time
---------------------------------------------------------
0.45   slack (MET)


Startpoint: _4305_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4305_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4305_/CLK (DFFPOSX1)
0.20    0.20 ^ _4305_/Q (DFFPOSX1)
0.06    0.26 v _3858_/Y (NAND2X1)
0.08    0.34 ^ _3859_/Y (OAI21X1)
0.00    0.34 ^ _4305_/D (DFFPOSX1)
0.34   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4305_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.34   data arrival time
---------------------------------------------------------
0.45   slack (MET)


Startpoint: _4306_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4306_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4306_/CLK (DFFPOSX1)
0.20    0.20 ^ _4306_/Q (DFFPOSX1)
0.06    0.26 v _3860_/Y (NAND2X1)
0.08    0.34 ^ _3861_/Y (OAI21X1)
0.00    0.34 ^ _4306_/D (DFFPOSX1)
0.34   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4306_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.34   data arrival time
---------------------------------------------------------
0.45   slack (MET)


Startpoint: _4307_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4307_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4307_/CLK (DFFPOSX1)
0.20    0.20 ^ _4307_/Q (DFFPOSX1)
0.06    0.26 v _3862_/Y (NAND2X1)
0.08    0.34 ^ _3863_/Y (OAI21X1)
0.00    0.34 ^ _4307_/D (DFFPOSX1)
0.34   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4307_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.34   data arrival time
---------------------------------------------------------
0.45   slack (MET)


Startpoint: _4308_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4308_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4308_/CLK (DFFPOSX1)
0.20    0.20 ^ _4308_/Q (DFFPOSX1)
0.06    0.26 v _3864_/Y (NAND2X1)
0.08    0.34 ^ _3865_/Y (OAI21X1)
0.00    0.34 ^ _4308_/D (DFFPOSX1)
0.34   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4308_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.34   data arrival time
---------------------------------------------------------
0.45   slack (MET)


Startpoint: _4309_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4309_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4309_/CLK (DFFPOSX1)
0.20    0.20 ^ _4309_/Q (DFFPOSX1)
0.06    0.26 v _3866_/Y (NAND2X1)
0.08    0.34 ^ _3867_/Y (OAI21X1)
0.00    0.34 ^ _4309_/D (DFFPOSX1)
0.34   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4309_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.34   data arrival time
---------------------------------------------------------
0.45   slack (MET)


Startpoint: _4310_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4310_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4310_/CLK (DFFPOSX1)
0.20    0.20 ^ _4310_/Q (DFFPOSX1)
0.06    0.26 v _3868_/Y (NAND2X1)
0.08    0.34 ^ _3869_/Y (OAI21X1)
0.00    0.34 ^ _4310_/D (DFFPOSX1)
0.34   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4310_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.34   data arrival time
---------------------------------------------------------
0.45   slack (MET)


Startpoint: _4311_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4311_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4311_/CLK (DFFPOSX1)
0.20    0.20 ^ _4311_/Q (DFFPOSX1)
0.06    0.26 v _3870_/Y (NAND2X1)
0.08    0.34 ^ _3871_/Y (OAI21X1)
0.00    0.34 ^ _4311_/D (DFFPOSX1)
0.34   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4311_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.34   data arrival time
---------------------------------------------------------
0.45   slack (MET)


Startpoint: _4344_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4344_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4344_/CLK (DFFPOSX1)
0.21    0.21 ^ _4344_/Q (DFFPOSX1)
0.06    0.27 v _3773_/Y (NAND2X1)
0.08    0.35 ^ _3774_/Y (OAI21X1)
0.00    0.35 ^ _4344_/D (DFFPOSX1)
0.35   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4344_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.35   data arrival time
---------------------------------------------------------
0.46   slack (MET)


Startpoint: _4345_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4345_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4345_/CLK (DFFPOSX1)
0.21    0.21 ^ _4345_/Q (DFFPOSX1)
0.06    0.27 v _3775_/Y (NAND2X1)
0.08    0.35 ^ _3776_/Y (OAI21X1)
0.00    0.35 ^ _4345_/D (DFFPOSX1)
0.35   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4345_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.35   data arrival time
---------------------------------------------------------
0.46   slack (MET)


Startpoint: _4346_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4346_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4346_/CLK (DFFPOSX1)
0.21    0.21 ^ _4346_/Q (DFFPOSX1)
0.06    0.27 v _3777_/Y (NAND2X1)
0.08    0.35 ^ _3778_/Y (OAI21X1)
0.00    0.35 ^ _4346_/D (DFFPOSX1)
0.35   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4346_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.35   data arrival time
---------------------------------------------------------
0.46   slack (MET)


Startpoint: _4347_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4347_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4347_/CLK (DFFPOSX1)
0.21    0.21 ^ _4347_/Q (DFFPOSX1)
0.06    0.27 v _3779_/Y (NAND2X1)
0.08    0.35 ^ _3780_/Y (OAI21X1)
0.00    0.35 ^ _4347_/D (DFFPOSX1)
0.35   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4347_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.35   data arrival time
---------------------------------------------------------
0.46   slack (MET)


Startpoint: _4348_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4348_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4348_/CLK (DFFPOSX1)
0.21    0.21 ^ _4348_/Q (DFFPOSX1)
0.06    0.27 v _3781_/Y (NAND2X1)
0.08    0.35 ^ _3782_/Y (OAI21X1)
0.00    0.35 ^ _4348_/D (DFFPOSX1)
0.35   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4348_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.35   data arrival time
---------------------------------------------------------
0.46   slack (MET)


Startpoint: _4349_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4349_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4349_/CLK (DFFPOSX1)
0.21    0.21 ^ _4349_/Q (DFFPOSX1)
0.06    0.27 v _3783_/Y (NAND2X1)
0.08    0.35 ^ _3784_/Y (OAI21X1)
0.00    0.35 ^ _4349_/D (DFFPOSX1)
0.35   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4349_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.35   data arrival time
---------------------------------------------------------
0.46   slack (MET)


Startpoint: _4350_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4350_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4350_/CLK (DFFPOSX1)
0.21    0.21 ^ _4350_/Q (DFFPOSX1)
0.06    0.27 v _3785_/Y (NAND2X1)
0.08    0.35 ^ _3786_/Y (OAI21X1)
0.00    0.35 ^ _4350_/D (DFFPOSX1)
0.35   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4350_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.35   data arrival time
---------------------------------------------------------
0.46   slack (MET)


Startpoint: _4351_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4351_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4351_/CLK (DFFPOSX1)
0.21    0.21 ^ _4351_/Q (DFFPOSX1)
0.06    0.27 v _3787_/Y (NAND2X1)
0.08    0.35 ^ _3788_/Y (OAI21X1)
0.00    0.35 ^ _4351_/D (DFFPOSX1)
0.35   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4351_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.35   data arrival time
---------------------------------------------------------
0.46   slack (MET)


Startpoint: _4352_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4352_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4352_/CLK (DFFPOSX1)
0.21    0.21 ^ _4352_/Q (DFFPOSX1)
0.06    0.27 v _3789_/Y (NAND2X1)
0.08    0.35 ^ _3790_/Y (OAI21X1)
0.00    0.35 ^ _4352_/D (DFFPOSX1)
0.35   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4352_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.35   data arrival time
---------------------------------------------------------
0.46   slack (MET)


Startpoint: _4353_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4353_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4353_/CLK (DFFPOSX1)
0.21    0.21 ^ _4353_/Q (DFFPOSX1)
0.06    0.27 v _3791_/Y (NAND2X1)
0.08    0.35 ^ _3792_/Y (OAI21X1)
0.00    0.35 ^ _4353_/D (DFFPOSX1)
0.35   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4353_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.35   data arrival time
---------------------------------------------------------
0.46   slack (MET)


Startpoint: _4354_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4354_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4354_/CLK (DFFPOSX1)
0.21    0.21 ^ _4354_/Q (DFFPOSX1)
0.06    0.27 v _3793_/Y (NAND2X1)
0.08    0.35 ^ _3794_/Y (OAI21X1)
0.00    0.35 ^ _4354_/D (DFFPOSX1)
0.35   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4354_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.35   data arrival time
---------------------------------------------------------
0.46   slack (MET)


Startpoint: _4355_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4355_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4355_/CLK (DFFPOSX1)
0.21    0.21 ^ _4355_/Q (DFFPOSX1)
0.06    0.27 v _3795_/Y (NAND2X1)
0.08    0.35 ^ _3796_/Y (OAI21X1)
0.00    0.35 ^ _4355_/D (DFFPOSX1)
0.35   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4355_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.35   data arrival time
---------------------------------------------------------
0.46   slack (MET)


Startpoint: _4356_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4356_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4356_/CLK (DFFPOSX1)
0.21    0.21 ^ _4356_/Q (DFFPOSX1)
0.06    0.27 v _3797_/Y (NAND2X1)
0.08    0.35 ^ _3798_/Y (OAI21X1)
0.00    0.35 ^ _4356_/D (DFFPOSX1)
0.35   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4356_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.35   data arrival time
---------------------------------------------------------
0.46   slack (MET)


Startpoint: _4357_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4357_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4357_/CLK (DFFPOSX1)
0.21    0.21 ^ _4357_/Q (DFFPOSX1)
0.06    0.27 v _3799_/Y (NAND2X1)
0.08    0.35 ^ _3800_/Y (OAI21X1)
0.00    0.35 ^ _4357_/D (DFFPOSX1)
0.35   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4357_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.35   data arrival time
---------------------------------------------------------
0.46   slack (MET)


Startpoint: _4358_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4358_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4358_/CLK (DFFPOSX1)
0.21    0.21 ^ _4358_/Q (DFFPOSX1)
0.06    0.27 v _3801_/Y (NAND2X1)
0.08    0.35 ^ _3802_/Y (OAI21X1)
0.00    0.35 ^ _4358_/D (DFFPOSX1)
0.35   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4358_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.35   data arrival time
---------------------------------------------------------
0.46   slack (MET)


Startpoint: _4359_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4359_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4359_/CLK (DFFPOSX1)
0.21    0.21 ^ _4359_/Q (DFFPOSX1)
0.06    0.27 v _3803_/Y (NAND2X1)
0.08    0.35 ^ _3804_/Y (OAI21X1)
0.00    0.35 ^ _4359_/D (DFFPOSX1)
0.35   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4359_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.35   data arrival time
---------------------------------------------------------
0.46   slack (MET)


Startpoint: _4312_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4312_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4312_/CLK (DFFPOSX1)
0.21    0.21 ^ _4312_/Q (DFFPOSX1)
0.06    0.27 v _3739_/Y (NAND2X1)
0.08    0.35 ^ _3740_/Y (OAI21X1)
0.00    0.35 ^ _4312_/D (DFFPOSX1)
0.35   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4312_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.35   data arrival time
---------------------------------------------------------
0.46   slack (MET)


Startpoint: _4313_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4313_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4313_/CLK (DFFPOSX1)
0.21    0.21 ^ _4313_/Q (DFFPOSX1)
0.06    0.27 v _3741_/Y (NAND2X1)
0.08    0.35 ^ _3742_/Y (OAI21X1)
0.00    0.35 ^ _4313_/D (DFFPOSX1)
0.35   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4313_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.35   data arrival time
---------------------------------------------------------
0.46   slack (MET)


Startpoint: _4314_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4314_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4314_/CLK (DFFPOSX1)
0.21    0.21 ^ _4314_/Q (DFFPOSX1)
0.06    0.27 v _3743_/Y (NAND2X1)
0.08    0.35 ^ _3744_/Y (OAI21X1)
0.00    0.35 ^ _4314_/D (DFFPOSX1)
0.35   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4314_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.35   data arrival time
---------------------------------------------------------
0.46   slack (MET)


Startpoint: _4315_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4315_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4315_/CLK (DFFPOSX1)
0.21    0.21 ^ _4315_/Q (DFFPOSX1)
0.06    0.27 v _3745_/Y (NAND2X1)
0.08    0.35 ^ _3746_/Y (OAI21X1)
0.00    0.35 ^ _4315_/D (DFFPOSX1)
0.35   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4315_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.35   data arrival time
---------------------------------------------------------
0.46   slack (MET)


Startpoint: _4316_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4316_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4316_/CLK (DFFPOSX1)
0.21    0.21 ^ _4316_/Q (DFFPOSX1)
0.06    0.27 v _3747_/Y (NAND2X1)
0.08    0.35 ^ _3748_/Y (OAI21X1)
0.00    0.35 ^ _4316_/D (DFFPOSX1)
0.35   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4316_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.35   data arrival time
---------------------------------------------------------
0.46   slack (MET)


Startpoint: _4317_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4317_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4317_/CLK (DFFPOSX1)
0.21    0.21 ^ _4317_/Q (DFFPOSX1)
0.06    0.27 v _3749_/Y (NAND2X1)
0.08    0.35 ^ _3750_/Y (OAI21X1)
0.00    0.35 ^ _4317_/D (DFFPOSX1)
0.35   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4317_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.35   data arrival time
---------------------------------------------------------
0.46   slack (MET)


Startpoint: _4318_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4318_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4318_/CLK (DFFPOSX1)
0.21    0.21 ^ _4318_/Q (DFFPOSX1)
0.06    0.27 v _3751_/Y (NAND2X1)
0.08    0.35 ^ _3752_/Y (OAI21X1)
0.00    0.35 ^ _4318_/D (DFFPOSX1)
0.35   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4318_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.35   data arrival time
---------------------------------------------------------
0.46   slack (MET)


Startpoint: _4319_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4319_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4319_/CLK (DFFPOSX1)
0.21    0.21 ^ _4319_/Q (DFFPOSX1)
0.06    0.27 v _3753_/Y (NAND2X1)
0.08    0.35 ^ _3754_/Y (OAI21X1)
0.00    0.35 ^ _4319_/D (DFFPOSX1)
0.35   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4319_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.35   data arrival time
---------------------------------------------------------
0.46   slack (MET)


Startpoint: _4320_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4320_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4320_/CLK (DFFPOSX1)
0.21    0.21 ^ _4320_/Q (DFFPOSX1)
0.06    0.27 v _3755_/Y (NAND2X1)
0.08    0.35 ^ _3756_/Y (OAI21X1)
0.00    0.35 ^ _4320_/D (DFFPOSX1)
0.35   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4320_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.35   data arrival time
---------------------------------------------------------
0.46   slack (MET)


Startpoint: _4321_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4321_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4321_/CLK (DFFPOSX1)
0.21    0.21 ^ _4321_/Q (DFFPOSX1)
0.06    0.27 v _3757_/Y (NAND2X1)
0.08    0.35 ^ _3758_/Y (OAI21X1)
0.00    0.35 ^ _4321_/D (DFFPOSX1)
0.35   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4321_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.35   data arrival time
---------------------------------------------------------
0.46   slack (MET)


Startpoint: _4322_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4322_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4322_/CLK (DFFPOSX1)
0.21    0.21 ^ _4322_/Q (DFFPOSX1)
0.06    0.27 v _3759_/Y (NAND2X1)
0.08    0.35 ^ _3760_/Y (OAI21X1)
0.00    0.35 ^ _4322_/D (DFFPOSX1)
0.35   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4322_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.35   data arrival time
---------------------------------------------------------
0.46   slack (MET)


Startpoint: _4323_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4323_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4323_/CLK (DFFPOSX1)
0.21    0.21 ^ _4323_/Q (DFFPOSX1)
0.06    0.27 v _3761_/Y (NAND2X1)
0.08    0.35 ^ _3762_/Y (OAI21X1)
0.00    0.35 ^ _4323_/D (DFFPOSX1)
0.35   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4323_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.35   data arrival time
---------------------------------------------------------
0.46   slack (MET)


Startpoint: _4324_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4324_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4324_/CLK (DFFPOSX1)
0.21    0.21 ^ _4324_/Q (DFFPOSX1)
0.06    0.27 v _3763_/Y (NAND2X1)
0.08    0.35 ^ _3764_/Y (OAI21X1)
0.00    0.35 ^ _4324_/D (DFFPOSX1)
0.35   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4324_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.35   data arrival time
---------------------------------------------------------
0.46   slack (MET)


Startpoint: _4325_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4325_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4325_/CLK (DFFPOSX1)
0.21    0.21 ^ _4325_/Q (DFFPOSX1)
0.06    0.27 v _3765_/Y (NAND2X1)
0.08    0.35 ^ _3766_/Y (OAI21X1)
0.00    0.35 ^ _4325_/D (DFFPOSX1)
0.35   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4325_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.35   data arrival time
---------------------------------------------------------
0.46   slack (MET)


Startpoint: _4326_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4326_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4326_/CLK (DFFPOSX1)
0.21    0.21 ^ _4326_/Q (DFFPOSX1)
0.06    0.27 v _3767_/Y (NAND2X1)
0.08    0.35 ^ _3768_/Y (OAI21X1)
0.00    0.35 ^ _4326_/D (DFFPOSX1)
0.35   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4326_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.35   data arrival time
---------------------------------------------------------
0.46   slack (MET)


Startpoint: _4327_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4327_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4327_/CLK (DFFPOSX1)
0.21    0.21 ^ _4327_/Q (DFFPOSX1)
0.06    0.27 v _3769_/Y (NAND2X1)
0.08    0.35 ^ _3770_/Y (OAI21X1)
0.00    0.35 ^ _4327_/D (DFFPOSX1)
0.35   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4327_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.35   data arrival time
---------------------------------------------------------
0.46   slack (MET)


Startpoint: _3417_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _3420_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3417_/CLK (DFFPOSX1)
0.23    0.23 ^ _3417_/Q (DFFPOSX1)
0.07    0.29 v _3414_/Y (OAI21X1)
0.06    0.35 ^ _3415_/Y (INVX1)
0.00    0.35 ^ _3420_/D (DFFPOSX1)
0.35   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _3420_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.35   data arrival time
---------------------------------------------------------
0.46   slack (MET)


Startpoint: _4360_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4360_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4360_/CLK (DFFPOSX1)
0.20    0.20 ^ _4360_/Q (DFFPOSX1)
0.08    0.28 v _3706_/Y (OAI21X1)
0.08    0.36 ^ _3707_/Y (OAI21X1)
0.00    0.36 ^ _4360_/D (DFFPOSX1)
0.36   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4360_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.36   data arrival time
---------------------------------------------------------
0.47   slack (MET)


Startpoint: _4361_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4361_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4361_/CLK (DFFPOSX1)
0.20    0.20 ^ _4361_/Q (DFFPOSX1)
0.08    0.28 v _3708_/Y (OAI21X1)
0.08    0.36 ^ _3709_/Y (OAI21X1)
0.00    0.36 ^ _4361_/D (DFFPOSX1)
0.36   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4361_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.36   data arrival time
---------------------------------------------------------
0.47   slack (MET)


Startpoint: _4362_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4362_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4362_/CLK (DFFPOSX1)
0.20    0.20 ^ _4362_/Q (DFFPOSX1)
0.08    0.28 v _3710_/Y (OAI21X1)
0.08    0.36 ^ _3711_/Y (OAI21X1)
0.00    0.36 ^ _4362_/D (DFFPOSX1)
0.36   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4362_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.36   data arrival time
---------------------------------------------------------
0.47   slack (MET)


Startpoint: _4363_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4363_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4363_/CLK (DFFPOSX1)
0.20    0.20 ^ _4363_/Q (DFFPOSX1)
0.08    0.28 v _3712_/Y (OAI21X1)
0.08    0.36 ^ _3713_/Y (OAI21X1)
0.00    0.36 ^ _4363_/D (DFFPOSX1)
0.36   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4363_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.36   data arrival time
---------------------------------------------------------
0.47   slack (MET)


Startpoint: _4364_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4364_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4364_/CLK (DFFPOSX1)
0.20    0.20 ^ _4364_/Q (DFFPOSX1)
0.08    0.28 v _3714_/Y (OAI21X1)
0.08    0.36 ^ _3715_/Y (OAI21X1)
0.00    0.36 ^ _4364_/D (DFFPOSX1)
0.36   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4364_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.36   data arrival time
---------------------------------------------------------
0.47   slack (MET)


Startpoint: _4365_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4365_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4365_/CLK (DFFPOSX1)
0.20    0.20 ^ _4365_/Q (DFFPOSX1)
0.08    0.28 v _3716_/Y (OAI21X1)
0.08    0.36 ^ _3717_/Y (OAI21X1)
0.00    0.36 ^ _4365_/D (DFFPOSX1)
0.36   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4365_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.36   data arrival time
---------------------------------------------------------
0.47   slack (MET)


Startpoint: _4366_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4366_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4366_/CLK (DFFPOSX1)
0.20    0.20 ^ _4366_/Q (DFFPOSX1)
0.08    0.28 v _3718_/Y (OAI21X1)
0.08    0.36 ^ _3719_/Y (OAI21X1)
0.00    0.36 ^ _4366_/D (DFFPOSX1)
0.36   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4366_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.36   data arrival time
---------------------------------------------------------
0.47   slack (MET)


Startpoint: _4367_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4367_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4367_/CLK (DFFPOSX1)
0.20    0.20 ^ _4367_/Q (DFFPOSX1)
0.08    0.28 v _3720_/Y (OAI21X1)
0.08    0.36 ^ _3721_/Y (OAI21X1)
0.00    0.36 ^ _4367_/D (DFFPOSX1)
0.36   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4367_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.36   data arrival time
---------------------------------------------------------
0.47   slack (MET)


Startpoint: _4368_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4368_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4368_/CLK (DFFPOSX1)
0.20    0.20 ^ _4368_/Q (DFFPOSX1)
0.08    0.28 v _3722_/Y (OAI21X1)
0.08    0.36 ^ _3723_/Y (OAI21X1)
0.00    0.36 ^ _4368_/D (DFFPOSX1)
0.36   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4368_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.36   data arrival time
---------------------------------------------------------
0.47   slack (MET)


Startpoint: _4369_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4369_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4369_/CLK (DFFPOSX1)
0.20    0.20 ^ _4369_/Q (DFFPOSX1)
0.08    0.28 v _3724_/Y (OAI21X1)
0.08    0.36 ^ _3725_/Y (OAI21X1)
0.00    0.36 ^ _4369_/D (DFFPOSX1)
0.36   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4369_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.36   data arrival time
---------------------------------------------------------
0.47   slack (MET)


Startpoint: _4370_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4370_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4370_/CLK (DFFPOSX1)
0.20    0.20 ^ _4370_/Q (DFFPOSX1)
0.08    0.28 v _3726_/Y (OAI21X1)
0.08    0.36 ^ _3727_/Y (OAI21X1)
0.00    0.36 ^ _4370_/D (DFFPOSX1)
0.36   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4370_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.36   data arrival time
---------------------------------------------------------
0.47   slack (MET)


Startpoint: _4371_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4371_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4371_/CLK (DFFPOSX1)
0.20    0.20 ^ _4371_/Q (DFFPOSX1)
0.08    0.28 v _3728_/Y (OAI21X1)
0.08    0.36 ^ _3729_/Y (OAI21X1)
0.00    0.36 ^ _4371_/D (DFFPOSX1)
0.36   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4371_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.36   data arrival time
---------------------------------------------------------
0.47   slack (MET)


Startpoint: _4372_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4372_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4372_/CLK (DFFPOSX1)
0.20    0.20 ^ _4372_/Q (DFFPOSX1)
0.08    0.28 v _3730_/Y (OAI21X1)
0.08    0.36 ^ _3731_/Y (OAI21X1)
0.00    0.36 ^ _4372_/D (DFFPOSX1)
0.36   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4372_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.36   data arrival time
---------------------------------------------------------
0.47   slack (MET)


Startpoint: _4373_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4373_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4373_/CLK (DFFPOSX1)
0.20    0.20 ^ _4373_/Q (DFFPOSX1)
0.08    0.28 v _3732_/Y (OAI21X1)
0.08    0.36 ^ _3733_/Y (OAI21X1)
0.00    0.36 ^ _4373_/D (DFFPOSX1)
0.36   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4373_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.36   data arrival time
---------------------------------------------------------
0.47   slack (MET)


Startpoint: _4374_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4374_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4374_/CLK (DFFPOSX1)
0.20    0.20 ^ _4374_/Q (DFFPOSX1)
0.08    0.28 v _3734_/Y (OAI21X1)
0.08    0.36 ^ _3735_/Y (OAI21X1)
0.00    0.36 ^ _4374_/D (DFFPOSX1)
0.36   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4374_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.36   data arrival time
---------------------------------------------------------
0.47   slack (MET)


Startpoint: _4375_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4375_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4375_/CLK (DFFPOSX1)
0.20    0.20 ^ _4375_/Q (DFFPOSX1)
0.08    0.28 v _3736_/Y (OAI21X1)
0.08    0.36 ^ _3737_/Y (OAI21X1)
0.00    0.36 ^ _4375_/D (DFFPOSX1)
0.36   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4375_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.36   data arrival time
---------------------------------------------------------
0.47   slack (MET)


Startpoint: _3628_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _3628_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3628_/CLK (DFFPOSX1)
0.19    0.19 ^ _3628_/Q (DFFPOSX1)
0.07    0.26 v _3610_/Y (NAND2X1)
0.10    0.36 ^ _3611_/Y (AOI21X1)
0.00    0.36 ^ _3628_/D (DFFPOSX1)
0.36   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _3628_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.36   data arrival time
---------------------------------------------------------
0.47   slack (MET)


Startpoint: _3629_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _3629_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3629_/CLK (DFFPOSX1)
0.19    0.19 ^ _3629_/Q (DFFPOSX1)
0.07    0.26 v _3612_/Y (NAND2X1)
0.10    0.36 ^ _3613_/Y (AOI21X1)
0.00    0.36 ^ _3629_/D (DFFPOSX1)
0.36   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _3629_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.36   data arrival time
---------------------------------------------------------
0.47   slack (MET)


Startpoint: _3630_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _3630_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3630_/CLK (DFFPOSX1)
0.19    0.19 ^ _3630_/Q (DFFPOSX1)
0.07    0.26 v _3614_/Y (NAND2X1)
0.10    0.36 ^ _3615_/Y (AOI21X1)
0.00    0.36 ^ _3630_/D (DFFPOSX1)
0.36   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _3630_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.36   data arrival time
---------------------------------------------------------
0.47   slack (MET)


Startpoint: _3631_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _3631_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3631_/CLK (DFFPOSX1)
0.19    0.19 ^ _3631_/Q (DFFPOSX1)
0.07    0.26 v _3616_/Y (NAND2X1)
0.10    0.36 ^ _3617_/Y (AOI21X1)
0.00    0.36 ^ _3631_/D (DFFPOSX1)
0.36   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _3631_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.36   data arrival time
---------------------------------------------------------
0.47   slack (MET)


Startpoint: _3632_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _3632_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3632_/CLK (DFFPOSX1)
0.19    0.19 ^ _3632_/Q (DFFPOSX1)
0.07    0.26 v _3618_/Y (NAND2X1)
0.10    0.36 ^ _3619_/Y (AOI21X1)
0.00    0.36 ^ _3632_/D (DFFPOSX1)
0.36   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _3632_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.36   data arrival time
---------------------------------------------------------
0.47   slack (MET)


Startpoint: _3633_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _3633_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3633_/CLK (DFFPOSX1)
0.19    0.19 ^ _3633_/Q (DFFPOSX1)
0.07    0.26 v _3620_/Y (NAND2X1)
0.10    0.36 ^ _3621_/Y (AOI21X1)
0.00    0.36 ^ _3633_/D (DFFPOSX1)
0.36   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _3633_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.36   data arrival time
---------------------------------------------------------
0.47   slack (MET)


Startpoint: _3627_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _3627_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3627_/CLK (DFFPOSX1)
0.19    0.19 ^ _3627_/Q (DFFPOSX1)
0.07    0.26 v _3608_/Y (NAND2X1)
0.10    0.36 ^ _3609_/Y (AOI21X1)
0.00    0.36 ^ _3627_/D (DFFPOSX1)
0.36   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _3627_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.36   data arrival time
---------------------------------------------------------
0.47   slack (MET)


Startpoint: _3626_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _3626_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3626_/CLK (DFFPOSX1)
0.19    0.19 ^ _3626_/Q (DFFPOSX1)
0.07    0.26 v _3605_/Y (NAND2X1)
0.10    0.36 ^ _3606_/Y (AOI21X1)
0.00    0.36 ^ _3626_/D (DFFPOSX1)
0.36   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _3626_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.36   data arrival time
---------------------------------------------------------
0.47   slack (MET)


Startpoint: _3638_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _3638_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3638_/CLK (DFFPOSX1)
0.21    0.21 ^ _3638_/Q (DFFPOSX1)
0.07    0.29 v _3584_/Y (NAND2X1)
0.10    0.39 ^ _3585_/Y (AOI21X1)
0.00    0.39 ^ _3638_/D (DFFPOSX1)
0.39   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _3638_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.39   data arrival time
---------------------------------------------------------
0.50   slack (MET)


Startpoint: _3640_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _3640_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3640_/CLK (DFFPOSX1)
0.22    0.22 ^ _3640_/Q (DFFPOSX1)
0.07    0.29 v _3590_/Y (NAND2X1)
0.10    0.39 ^ _3591_/Y (AOI21X1)
0.00    0.39 ^ _3640_/D (DFFPOSX1)
0.39   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _3640_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.39   data arrival time
---------------------------------------------------------
0.51   slack (MET)


Startpoint: _3639_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _3639_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3639_/CLK (DFFPOSX1)
0.22    0.22 ^ _3639_/Q (DFFPOSX1)
0.07    0.29 v _3587_/Y (NAND2X1)
0.10    0.39 ^ _3588_/Y (AOI21X1)
0.00    0.39 ^ _3639_/D (DFFPOSX1)
0.39   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _3639_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.39   data arrival time
---------------------------------------------------------
0.51   slack (MET)


Startpoint: _4569_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4569_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4569_/CLK (DFFPOSX1)
0.22    0.22 ^ _4569_/Q (DFFPOSX1)
0.09    0.31 v _4490_/Y (AOI22X1)
0.09    0.40 ^ _4491_/Y (AOI21X1)
0.00    0.40 ^ _4569_/D (DFFPOSX1)
0.40   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4569_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.40   data arrival time
---------------------------------------------------------
0.51   slack (MET)


Startpoint: _4571_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4571_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4571_/CLK (DFFPOSX1)
0.22    0.22 ^ _4571_/Q (DFFPOSX1)
0.09    0.31 v _4503_/Y (AOI22X1)
0.09    0.40 ^ _4504_/Y (AOI21X1)
0.00    0.40 ^ _4571_/D (DFFPOSX1)
0.40   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4571_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.40   data arrival time
---------------------------------------------------------
0.51   slack (MET)


Startpoint: _4573_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4573_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4573_/CLK (DFFPOSX1)
0.22    0.22 ^ _4573_/Q (DFFPOSX1)
0.09    0.31 v _4517_/Y (AOI22X1)
0.09    0.40 ^ _4518_/Y (AOI21X1)
0.00    0.40 ^ _4573_/D (DFFPOSX1)
0.40   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4573_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.40   data arrival time
---------------------------------------------------------
0.51   slack (MET)


Startpoint: _4575_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4575_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4575_/CLK (DFFPOSX1)
0.22    0.22 ^ _4575_/Q (DFFPOSX1)
0.09    0.31 v _4530_/Y (AOI22X1)
0.09    0.40 ^ _4531_/Y (AOI21X1)
0.00    0.40 ^ _4575_/D (DFFPOSX1)
0.40   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4575_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.40   data arrival time
---------------------------------------------------------
0.51   slack (MET)


Startpoint: _4579_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4579_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4579_/CLK (DFFPOSX1)
0.22    0.22 ^ _4579_/Q (DFFPOSX1)
0.09    0.31 v _4556_/Y (AOI22X1)
0.09    0.40 ^ _4557_/Y (AOI21X1)
0.00    0.40 ^ _4579_/D (DFFPOSX1)
0.40   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4579_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.40   data arrival time
---------------------------------------------------------
0.51   slack (MET)


Startpoint: _4580_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4580_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4580_/CLK (DFFPOSX1)
0.19    0.19 ^ _4580_/Q (DFFPOSX1)
0.07    0.26 v _4562_/Y (NAND3X1)
0.11    0.37 ^ _4563_/Y (NAND3X1)
0.09    0.46 v _4564_/Y (AOI21X1)
0.00    0.46 v _4580_/D (DFFPOSX1)
0.46   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4580_/CLK (DFFPOSX1)
-0.07   -0.07   library hold time
-0.07   data required time
---------------------------------------------------------
-0.07   data required time
-0.46   data arrival time
---------------------------------------------------------
0.52   slack (MET)


Startpoint: _4567_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4567_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4567_/CLK (DFFPOSX1)
0.22    0.22 ^ _4567_/Q (DFFPOSX1)
0.09    0.31 v _4476_/Y (AOI22X1)
0.10    0.42 ^ _4477_/Y (AOI21X1)
0.00    0.42 ^ _4567_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4567_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4568_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4568_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4568_/CLK (DFFPOSX1)
0.23    0.23 ^ _4568_/Q (DFFPOSX1)
0.09    0.33 v _4483_/Y (AOI22X1)
0.09    0.42 ^ _4484_/Y (AOI21X1)
0.00    0.42 ^ _4568_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4568_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4572_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4572_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4572_/CLK (DFFPOSX1)
0.23    0.23 ^ _4572_/Q (DFFPOSX1)
0.09    0.33 v _4510_/Y (AOI22X1)
0.09    0.42 ^ _4511_/Y (AOI21X1)
0.00    0.42 ^ _4572_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4572_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4574_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4574_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4574_/CLK (DFFPOSX1)
0.23    0.23 ^ _4574_/Q (DFFPOSX1)
0.09    0.33 v _4523_/Y (AOI22X1)
0.09    0.42 ^ _4524_/Y (AOI21X1)
0.00    0.42 ^ _4574_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4574_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4570_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4570_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4570_/CLK (DFFPOSX1)
0.24    0.24 ^ _4570_/Q (DFFPOSX1)
0.10    0.33 v _4497_/Y (AOI22X1)
0.09    0.42 ^ _4498_/Y (AOI21X1)
0.00    0.42 ^ _4570_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4570_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4376_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4376_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4376_/CLK (DFFPOSX1)
0.22    0.22 ^ _4376_/Q (DFFPOSX1)
0.13    0.35 v _3806_/Y (NOR2X1)
0.07    0.42 ^ _3807_/Y (AOI21X1)
0.00    0.42 ^ _4376_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4376_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4377_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4377_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4377_/CLK (DFFPOSX1)
0.22    0.22 ^ _4377_/Q (DFFPOSX1)
0.13    0.35 v _3808_/Y (NOR2X1)
0.07    0.42 ^ _3809_/Y (AOI21X1)
0.00    0.42 ^ _4377_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4377_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4378_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4378_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4378_/CLK (DFFPOSX1)
0.22    0.22 ^ _4378_/Q (DFFPOSX1)
0.13    0.35 v _3810_/Y (NOR2X1)
0.07    0.42 ^ _3811_/Y (AOI21X1)
0.00    0.42 ^ _4378_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4378_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4380_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4380_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4380_/CLK (DFFPOSX1)
0.22    0.22 ^ _4380_/Q (DFFPOSX1)
0.13    0.35 v _3814_/Y (NOR2X1)
0.07    0.42 ^ _3815_/Y (AOI21X1)
0.00    0.42 ^ _4380_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4380_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4381_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4381_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4381_/CLK (DFFPOSX1)
0.22    0.22 ^ _4381_/Q (DFFPOSX1)
0.13    0.35 v _3816_/Y (NOR2X1)
0.07    0.42 ^ _3817_/Y (AOI21X1)
0.00    0.42 ^ _4381_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4381_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4382_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4382_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4382_/CLK (DFFPOSX1)
0.22    0.22 ^ _4382_/Q (DFFPOSX1)
0.13    0.35 v _3818_/Y (NOR2X1)
0.07    0.42 ^ _3819_/Y (AOI21X1)
0.00    0.42 ^ _4382_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4382_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4383_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4383_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4383_/CLK (DFFPOSX1)
0.22    0.22 ^ _4383_/Q (DFFPOSX1)
0.13    0.35 v _3820_/Y (NOR2X1)
0.07    0.42 ^ _3821_/Y (AOI21X1)
0.00    0.42 ^ _4383_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4383_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4384_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4384_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4384_/CLK (DFFPOSX1)
0.22    0.22 ^ _4384_/Q (DFFPOSX1)
0.13    0.35 v _3822_/Y (NOR2X1)
0.07    0.42 ^ _3823_/Y (AOI21X1)
0.00    0.42 ^ _4384_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4384_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4387_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4387_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4387_/CLK (DFFPOSX1)
0.22    0.22 ^ _4387_/Q (DFFPOSX1)
0.13    0.35 v _3828_/Y (NOR2X1)
0.07    0.42 ^ _3829_/Y (AOI21X1)
0.00    0.42 ^ _4387_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4387_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4395_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4395_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4395_/CLK (DFFPOSX1)
0.22    0.22 ^ _4395_/Q (DFFPOSX1)
0.13    0.35 v _3661_/Y (NOR2X1)
0.07    0.42 ^ _3662_/Y (AOI21X1)
0.00    0.42 ^ _4395_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4395_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4400_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4400_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4400_/CLK (DFFPOSX1)
0.22    0.22 ^ _4400_/Q (DFFPOSX1)
0.13    0.35 v _3676_/Y (NOR2X1)
0.07    0.42 ^ _3677_/Y (AOI21X1)
0.00    0.42 ^ _4400_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4400_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4401_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4401_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4401_/CLK (DFFPOSX1)
0.22    0.22 ^ _4401_/Q (DFFPOSX1)
0.13    0.35 v _3679_/Y (NOR2X1)
0.07    0.42 ^ _3680_/Y (AOI21X1)
0.00    0.42 ^ _4401_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4401_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4402_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4402_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4402_/CLK (DFFPOSX1)
0.22    0.22 ^ _4402_/Q (DFFPOSX1)
0.13    0.35 v _3682_/Y (NOR2X1)
0.07    0.42 ^ _3683_/Y (AOI21X1)
0.00    0.42 ^ _4402_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4402_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4403_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4403_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4403_/CLK (DFFPOSX1)
0.22    0.22 ^ _4403_/Q (DFFPOSX1)
0.13    0.35 v _3685_/Y (NOR2X1)
0.07    0.42 ^ _3686_/Y (AOI21X1)
0.00    0.42 ^ _4403_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4403_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4404_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4404_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4404_/CLK (DFFPOSX1)
0.22    0.22 ^ _4404_/Q (DFFPOSX1)
0.13    0.35 v _3688_/Y (NOR2X1)
0.07    0.42 ^ _3689_/Y (AOI21X1)
0.00    0.42 ^ _4404_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4404_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4405_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4405_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4405_/CLK (DFFPOSX1)
0.22    0.22 ^ _4405_/Q (DFFPOSX1)
0.13    0.35 v _3691_/Y (NOR2X1)
0.07    0.42 ^ _3692_/Y (AOI21X1)
0.00    0.42 ^ _4405_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4405_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4406_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4406_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4406_/CLK (DFFPOSX1)
0.22    0.22 ^ _4406_/Q (DFFPOSX1)
0.13    0.35 v _3694_/Y (NOR2X1)
0.07    0.42 ^ _3695_/Y (AOI21X1)
0.00    0.42 ^ _4406_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4406_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4407_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4407_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4407_/CLK (DFFPOSX1)
0.22    0.22 ^ _4407_/Q (DFFPOSX1)
0.13    0.35 v _3697_/Y (NOR2X1)
0.07    0.42 ^ _3698_/Y (AOI21X1)
0.00    0.42 ^ _4407_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4407_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4408_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4408_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4408_/CLK (DFFPOSX1)
0.22    0.22 ^ _4408_/Q (DFFPOSX1)
0.13    0.35 v _4264_/Y (NOR2X1)
0.07    0.42 ^ _4265_/Y (AOI21X1)
0.00    0.42 ^ _4408_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4408_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4413_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4413_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4413_/CLK (DFFPOSX1)
0.22    0.22 ^ _4413_/Q (DFFPOSX1)
0.13    0.35 v _4274_/Y (NOR2X1)
0.07    0.42 ^ _4275_/Y (AOI21X1)
0.00    0.42 ^ _4413_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4413_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4414_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4414_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4414_/CLK (DFFPOSX1)
0.22    0.22 ^ _4414_/Q (DFFPOSX1)
0.13    0.35 v _4276_/Y (NOR2X1)
0.07    0.42 ^ _4277_/Y (AOI21X1)
0.00    0.42 ^ _4414_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4414_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4416_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4416_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4416_/CLK (DFFPOSX1)
0.22    0.22 ^ _4416_/Q (DFFPOSX1)
0.13    0.35 v _4280_/Y (NOR2X1)
0.07    0.42 ^ _4281_/Y (AOI21X1)
0.00    0.42 ^ _4416_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4416_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4417_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4417_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4417_/CLK (DFFPOSX1)
0.22    0.22 ^ _4417_/Q (DFFPOSX1)
0.13    0.35 v _4282_/Y (NOR2X1)
0.07    0.42 ^ _4283_/Y (AOI21X1)
0.00    0.42 ^ _4417_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4417_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4418_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4418_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4418_/CLK (DFFPOSX1)
0.22    0.22 ^ _4418_/Q (DFFPOSX1)
0.13    0.35 v _4284_/Y (NOR2X1)
0.07    0.42 ^ _4285_/Y (AOI21X1)
0.00    0.42 ^ _4418_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4418_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4421_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4421_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4421_/CLK (DFFPOSX1)
0.22    0.22 ^ _4421_/Q (DFFPOSX1)
0.13    0.35 v _4290_/Y (NOR2X1)
0.07    0.42 ^ _4291_/Y (AOI21X1)
0.00    0.42 ^ _4421_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4421_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4422_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4422_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4422_/CLK (DFFPOSX1)
0.22    0.22 ^ _4422_/Q (DFFPOSX1)
0.13    0.35 v _4292_/Y (NOR2X1)
0.07    0.42 ^ _4293_/Y (AOI21X1)
0.00    0.42 ^ _4422_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4422_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4423_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4423_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4423_/CLK (DFFPOSX1)
0.22    0.22 ^ _4423_/Q (DFFPOSX1)
0.13    0.35 v _4294_/Y (NOR2X1)
0.07    0.42 ^ _4295_/Y (AOI21X1)
0.00    0.42 ^ _4423_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4423_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4329_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4329_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4329_/CLK (DFFPOSX1)
0.22    0.22 ^ _4329_/Q (DFFPOSX1)
0.13    0.35 v _3875_/Y (NOR2X1)
0.07    0.42 ^ _3876_/Y (AOI21X1)
0.00    0.42 ^ _4329_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4329_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4331_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4331_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4331_/CLK (DFFPOSX1)
0.22    0.22 ^ _4331_/Q (DFFPOSX1)
0.13    0.35 v _3879_/Y (NOR2X1)
0.07    0.42 ^ _3880_/Y (AOI21X1)
0.00    0.42 ^ _4331_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4331_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4334_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4334_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4334_/CLK (DFFPOSX1)
0.22    0.22 ^ _4334_/Q (DFFPOSX1)
0.13    0.35 v _3885_/Y (NOR2X1)
0.07    0.42 ^ _3886_/Y (AOI21X1)
0.00    0.42 ^ _4334_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4334_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4339_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4339_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4339_/CLK (DFFPOSX1)
0.22    0.22 ^ _4339_/Q (DFFPOSX1)
0.13    0.35 v _3895_/Y (NOR2X1)
0.07    0.42 ^ _3896_/Y (AOI21X1)
0.00    0.42 ^ _4339_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4339_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4341_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4341_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4341_/CLK (DFFPOSX1)
0.22    0.22 ^ _4341_/Q (DFFPOSX1)
0.13    0.35 v _3899_/Y (NOR2X1)
0.07    0.42 ^ _3900_/Y (AOI21X1)
0.00    0.42 ^ _4341_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4341_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4343_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4343_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4343_/CLK (DFFPOSX1)
0.22    0.22 ^ _4343_/Q (DFFPOSX1)
0.13    0.35 v _3903_/Y (NOR2X1)
0.07    0.42 ^ _3904_/Y (AOI21X1)
0.00    0.42 ^ _4343_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4343_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4330_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4330_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4330_/CLK (DFFPOSX1)
0.22    0.22 ^ _4330_/Q (DFFPOSX1)
0.13    0.35 v _3877_/Y (NOR2X1)
0.07    0.42 ^ _3878_/Y (AOI21X1)
0.00    0.42 ^ _4330_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4330_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4336_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4336_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4336_/CLK (DFFPOSX1)
0.22    0.22 ^ _4336_/Q (DFFPOSX1)
0.13    0.35 v _3889_/Y (NOR2X1)
0.07    0.42 ^ _3890_/Y (AOI21X1)
0.00    0.42 ^ _4336_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4336_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4386_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4386_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4386_/CLK (DFFPOSX1)
0.22    0.22 ^ _4386_/Q (DFFPOSX1)
0.13    0.35 v _3826_/Y (NOR2X1)
0.07    0.42 ^ _3827_/Y (AOI21X1)
0.00    0.42 ^ _4386_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4386_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4389_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4389_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4389_/CLK (DFFPOSX1)
0.22    0.22 ^ _4389_/Q (DFFPOSX1)
0.13    0.35 v _3832_/Y (NOR2X1)
0.07    0.42 ^ _3833_/Y (AOI21X1)
0.00    0.42 ^ _4389_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4389_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4390_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4390_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4390_/CLK (DFFPOSX1)
0.22    0.22 ^ _4390_/Q (DFFPOSX1)
0.13    0.35 v _3834_/Y (NOR2X1)
0.07    0.42 ^ _3835_/Y (AOI21X1)
0.00    0.42 ^ _4390_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4390_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4391_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4391_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4391_/CLK (DFFPOSX1)
0.22    0.22 ^ _4391_/Q (DFFPOSX1)
0.13    0.35 v _3836_/Y (NOR2X1)
0.07    0.42 ^ _3837_/Y (AOI21X1)
0.00    0.42 ^ _4391_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4391_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4392_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4392_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4392_/CLK (DFFPOSX1)
0.22    0.22 ^ _4392_/Q (DFFPOSX1)
0.13    0.35 v _3652_/Y (NOR2X1)
0.07    0.42 ^ _3653_/Y (AOI21X1)
0.00    0.42 ^ _4392_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4392_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4393_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4393_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4393_/CLK (DFFPOSX1)
0.22    0.22 ^ _4393_/Q (DFFPOSX1)
0.13    0.35 v _3655_/Y (NOR2X1)
0.07    0.42 ^ _3656_/Y (AOI21X1)
0.00    0.42 ^ _4393_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4393_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4394_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4394_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4394_/CLK (DFFPOSX1)
0.22    0.22 ^ _4394_/Q (DFFPOSX1)
0.13    0.35 v _3658_/Y (NOR2X1)
0.07    0.42 ^ _3659_/Y (AOI21X1)
0.00    0.42 ^ _4394_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4394_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4398_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4398_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4398_/CLK (DFFPOSX1)
0.22    0.22 ^ _4398_/Q (DFFPOSX1)
0.13    0.35 v _3670_/Y (NOR2X1)
0.07    0.42 ^ _3671_/Y (AOI21X1)
0.00    0.42 ^ _4398_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4398_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4409_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4409_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4409_/CLK (DFFPOSX1)
0.22    0.22 ^ _4409_/Q (DFFPOSX1)
0.13    0.35 v _4266_/Y (NOR2X1)
0.07    0.42 ^ _4267_/Y (AOI21X1)
0.00    0.42 ^ _4409_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4409_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4411_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4411_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4411_/CLK (DFFPOSX1)
0.22    0.22 ^ _4411_/Q (DFFPOSX1)
0.13    0.35 v _4270_/Y (NOR2X1)
0.07    0.42 ^ _4271_/Y (AOI21X1)
0.00    0.42 ^ _4411_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4411_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4419_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4419_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4419_/CLK (DFFPOSX1)
0.22    0.22 ^ _4419_/Q (DFFPOSX1)
0.13    0.35 v _4286_/Y (NOR2X1)
0.07    0.42 ^ _4287_/Y (AOI21X1)
0.00    0.42 ^ _4419_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4419_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4420_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4420_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4420_/CLK (DFFPOSX1)
0.22    0.22 ^ _4420_/Q (DFFPOSX1)
0.13    0.35 v _4288_/Y (NOR2X1)
0.07    0.42 ^ _4289_/Y (AOI21X1)
0.00    0.42 ^ _4420_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4420_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4328_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4328_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4328_/CLK (DFFPOSX1)
0.22    0.22 ^ _4328_/Q (DFFPOSX1)
0.13    0.35 v _3873_/Y (NOR2X1)
0.07    0.42 ^ _3874_/Y (AOI21X1)
0.00    0.42 ^ _4328_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4328_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4332_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4332_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4332_/CLK (DFFPOSX1)
0.22    0.22 ^ _4332_/Q (DFFPOSX1)
0.13    0.35 v _3881_/Y (NOR2X1)
0.07    0.42 ^ _3882_/Y (AOI21X1)
0.00    0.42 ^ _4332_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4332_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4333_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4333_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4333_/CLK (DFFPOSX1)
0.22    0.22 ^ _4333_/Q (DFFPOSX1)
0.13    0.35 v _3883_/Y (NOR2X1)
0.07    0.42 ^ _3884_/Y (AOI21X1)
0.00    0.42 ^ _4333_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4333_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4335_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4335_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4335_/CLK (DFFPOSX1)
0.22    0.22 ^ _4335_/Q (DFFPOSX1)
0.13    0.35 v _3887_/Y (NOR2X1)
0.07    0.42 ^ _3888_/Y (AOI21X1)
0.00    0.42 ^ _4335_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4335_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4337_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4337_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4337_/CLK (DFFPOSX1)
0.22    0.22 ^ _4337_/Q (DFFPOSX1)
0.13    0.35 v _3891_/Y (NOR2X1)
0.07    0.42 ^ _3892_/Y (AOI21X1)
0.00    0.42 ^ _4337_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4337_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4338_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4338_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4338_/CLK (DFFPOSX1)
0.22    0.22 ^ _4338_/Q (DFFPOSX1)
0.13    0.35 v _3893_/Y (NOR2X1)
0.07    0.42 ^ _3894_/Y (AOI21X1)
0.00    0.42 ^ _4338_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4338_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4340_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4340_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4340_/CLK (DFFPOSX1)
0.22    0.22 ^ _4340_/Q (DFFPOSX1)
0.13    0.35 v _3897_/Y (NOR2X1)
0.07    0.42 ^ _3898_/Y (AOI21X1)
0.00    0.42 ^ _4340_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4340_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4342_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4342_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4342_/CLK (DFFPOSX1)
0.22    0.22 ^ _4342_/Q (DFFPOSX1)
0.13    0.35 v _3901_/Y (NOR2X1)
0.07    0.42 ^ _3902_/Y (AOI21X1)
0.00    0.42 ^ _4342_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4342_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4379_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4379_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4379_/CLK (DFFPOSX1)
0.22    0.22 ^ _4379_/Q (DFFPOSX1)
0.13    0.35 v _3812_/Y (NOR2X1)
0.07    0.42 ^ _3813_/Y (AOI21X1)
0.00    0.42 ^ _4379_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4379_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4385_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4385_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4385_/CLK (DFFPOSX1)
0.22    0.22 ^ _4385_/Q (DFFPOSX1)
0.13    0.35 v _3824_/Y (NOR2X1)
0.07    0.42 ^ _3825_/Y (AOI21X1)
0.00    0.42 ^ _4385_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4385_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4388_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4388_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4388_/CLK (DFFPOSX1)
0.22    0.22 ^ _4388_/Q (DFFPOSX1)
0.13    0.35 v _3830_/Y (NOR2X1)
0.07    0.42 ^ _3831_/Y (AOI21X1)
0.00    0.42 ^ _4388_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4388_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4396_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4396_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4396_/CLK (DFFPOSX1)
0.22    0.22 ^ _4396_/Q (DFFPOSX1)
0.13    0.35 v _3664_/Y (NOR2X1)
0.07    0.42 ^ _3665_/Y (AOI21X1)
0.00    0.42 ^ _4396_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4396_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4397_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4397_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4397_/CLK (DFFPOSX1)
0.22    0.22 ^ _4397_/Q (DFFPOSX1)
0.13    0.35 v _3667_/Y (NOR2X1)
0.07    0.42 ^ _3668_/Y (AOI21X1)
0.00    0.42 ^ _4397_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4397_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4399_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4399_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4399_/CLK (DFFPOSX1)
0.22    0.22 ^ _4399_/Q (DFFPOSX1)
0.13    0.35 v _3673_/Y (NOR2X1)
0.07    0.42 ^ _3674_/Y (AOI21X1)
0.00    0.42 ^ _4399_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4399_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4410_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4410_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4410_/CLK (DFFPOSX1)
0.22    0.22 ^ _4410_/Q (DFFPOSX1)
0.13    0.35 v _4268_/Y (NOR2X1)
0.07    0.42 ^ _4269_/Y (AOI21X1)
0.00    0.42 ^ _4410_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4410_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4412_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4412_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4412_/CLK (DFFPOSX1)
0.22    0.22 ^ _4412_/Q (DFFPOSX1)
0.13    0.35 v _4272_/Y (NOR2X1)
0.07    0.42 ^ _4273_/Y (AOI21X1)
0.00    0.42 ^ _4412_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4412_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4415_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4415_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4415_/CLK (DFFPOSX1)
0.22    0.22 ^ _4415_/Q (DFFPOSX1)
0.13    0.35 v _4278_/Y (NOR2X1)
0.07    0.42 ^ _4279_/Y (AOI21X1)
0.00    0.42 ^ _4415_/D (DFFPOSX1)
0.42   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4415_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.42   data arrival time
---------------------------------------------------------
0.53   slack (MET)


Startpoint: _4565_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4565_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4565_/CLK (DFFPOSX1)
0.24    0.24 ^ _4565_/Q (DFFPOSX1)
0.09    0.33 v _4464_/Y (AOI22X1)
0.10    0.44 ^ _4465_/Y (AOI21X1)
0.00    0.44 ^ _4565_/D (DFFPOSX1)
0.44   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4565_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.44   data arrival time
---------------------------------------------------------
0.55   slack (MET)


Startpoint: _4566_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4566_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4566_/CLK (DFFPOSX1)
0.24    0.24 ^ _4566_/Q (DFFPOSX1)
0.09    0.33 v _4470_/Y (AOI22X1)
0.10    0.44 ^ _4471_/Y (AOI21X1)
0.00    0.44 ^ _4566_/D (DFFPOSX1)
0.44   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4566_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.44   data arrival time
---------------------------------------------------------
0.55   slack (MET)


Startpoint: _3643_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _3643_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3643_/CLK (DFFPOSX1)
0.27    0.27 ^ _3643_/Q (DFFPOSX1)
0.07    0.34 v _3580_/Y (NAND2X1)
0.10    0.45 ^ _3582_/Y (AOI21X1)
0.00    0.45 ^ _3643_/D (DFFPOSX1)
0.45   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _3643_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.45   data arrival time
---------------------------------------------------------
0.56   slack (MET)


Startpoint: _3646_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _3646_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3646_/CLK (DFFPOSX1)
0.27    0.27 ^ _3646_/Q (DFFPOSX1)
0.07    0.34 v _3571_/Y (NAND2X1)
0.10    0.45 ^ _3573_/Y (AOI21X1)
0.00    0.45 ^ _3646_/D (DFFPOSX1)
0.45   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _3646_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.45   data arrival time
---------------------------------------------------------
0.56   slack (MET)


Startpoint: _3418_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _3419_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3418_/CLK (DFFPOSX1)
0.26    0.26 ^ _3418_/Q (DFFPOSX1)
0.13    0.39 v _3402_/Y (INVX1)
0.08    0.46 ^ _3412_/Y (NOR2X1)
0.00    0.46 ^ _3419_/D (DFFPOSX1)
0.46   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _3419_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.46   data arrival time
---------------------------------------------------------
0.58   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3637_/CLK (DFFPOSX1)
0.32    0.32 ^ _3637_/Q (DFFPOSX1)
0.07    0.39 v _3602_/Y (NAND2X1)
0.10    0.50 ^ _3603_/Y (AOI21X1)
0.00    0.50 ^ _3637_/D (DFFPOSX1)
0.50   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _3637_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.50   data arrival time
---------------------------------------------------------
0.61   slack (MET)


Startpoint: _3634_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _3634_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3634_/CLK (DFFPOSX1)
0.37    0.37 ^ _3634_/Q (DFFPOSX1)
0.07    0.44 v _3593_/Y (NAND2X1)
0.10    0.54 ^ _3594_/Y (AOI21X1)
0.00    0.54 ^ _3634_/D (DFFPOSX1)
0.54   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _3634_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.54   data arrival time
---------------------------------------------------------
0.65   slack (MET)


Startpoint: _4577_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4577_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4577_/CLK (DFFPOSX1)
0.25    0.25 ^ _4577_/Q (DFFPOSX1)
0.08    0.33 v _4542_/Y (AOI22X1)
0.09    0.42 ^ _4543_/Y (OAI21X1)
0.12    0.54 ^ _4544_/Y (AND2X2)
0.00    0.54 ^ _4577_/D (DFFPOSX1)
0.54   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4577_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.54   data arrival time
---------------------------------------------------------
0.65   slack (MET)


Startpoint: _4576_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4576_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4576_/CLK (DFFPOSX1)
0.25    0.25 ^ _4576_/Q (DFFPOSX1)
0.08    0.33 v _4536_/Y (AOI22X1)
0.09    0.42 ^ _4537_/Y (OAI21X1)
0.12    0.54 ^ _4538_/Y (AND2X2)
0.00    0.54 ^ _4576_/D (DFFPOSX1)
0.54   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4576_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.54   data arrival time
---------------------------------------------------------
0.65   slack (MET)


Startpoint: _4578_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4578_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4578_/CLK (DFFPOSX1)
0.25    0.25 ^ _4578_/Q (DFFPOSX1)
0.08    0.33 v _4549_/Y (AOI22X1)
0.09    0.42 ^ _4550_/Y (OAI21X1)
0.12    0.54 ^ _4551_/Y (AND2X2)
0.00    0.54 ^ _4578_/D (DFFPOSX1)
0.54   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4578_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.54   data arrival time
---------------------------------------------------------
0.65   slack (MET)


Startpoint: _3421_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _3635_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3421_/CLK (DFFPOSX1)
0.19    0.19 ^ _3421_/Q (DFFPOSX1)
0.20    0.39 ^ BUFX2_insert131/Y (BUFX2)
0.07    0.47 v _3595_/Y (NAND2X1)
0.08    0.55 ^ _3597_/Y (AOI21X1)
0.00    0.55 ^ _3635_/D (DFFPOSX1)
0.55   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _3635_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.55   data arrival time
---------------------------------------------------------
0.66   slack (MET)


Startpoint: _3421_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _3636_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3421_/CLK (DFFPOSX1)
0.19    0.19 ^ _3421_/Q (DFFPOSX1)
0.20    0.39 ^ BUFX2_insert131/Y (BUFX2)
0.07    0.47 v _3598_/Y (NAND2X1)
0.08    0.55 ^ _3600_/Y (AOI21X1)
0.00    0.55 ^ _3636_/D (DFFPOSX1)
0.55   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _3636_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.55   data arrival time
---------------------------------------------------------
0.66   slack (MET)


Startpoint: _3421_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _3625_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3421_/CLK (DFFPOSX1)
0.19    0.19 ^ _3421_/Q (DFFPOSX1)
0.20    0.40 ^ BUFX2_insert132/Y (BUFX2)
0.07    0.47 v _3622_/Y (NAND2X1)
0.08    0.55 ^ _3624_/Y (AOI21X1)
0.00    0.55 ^ _3625_/D (DFFPOSX1)
0.55   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _3625_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.55   data arrival time
---------------------------------------------------------
0.67   slack (MET)


Startpoint: _4448_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4448_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4448_/CLK (DFFPOSX1)
0.19    0.19 ^ _4448_/Q (DFFPOSX1)
0.21    0.40 ^ BUFX2_insert43/Y (BUFX2)
0.11    0.51 v _4006_/Y (OAI21X1)
0.07    0.58 ^ _4007_/Y (AOI21X1)
0.00    0.58 ^ _4448_/D (DFFPOSX1)
0.58   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4448_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.58   data arrival time
---------------------------------------------------------
0.69   slack (MET)


Startpoint: _3421_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _3418_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3421_/CLK (DFFPOSX1)
0.19    0.19 ^ _3421_/Q (DFFPOSX1)
0.20    0.39 ^ BUFX2_insert131/Y (BUFX2)
0.12    0.51 v _3381_/Y (INVX1)
0.08    0.59 ^ _3416_/Y (NOR2X1)
0.00    0.59 ^ _3418_/D (DFFPOSX1)
0.59   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _3418_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.59   data arrival time
---------------------------------------------------------
0.70   slack (MET)


Startpoint: _3421_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _3644_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3421_/CLK (DFFPOSX1)
0.19    0.19 ^ _3421_/Q (DFFPOSX1)
0.19    0.38 ^ BUFX2_insert133/Y (BUFX2)
0.12    0.50 v _3566_/Y (NAND2X1)
0.09    0.59 ^ _3567_/Y (AOI21X1)
0.00    0.59 ^ _3644_/D (DFFPOSX1)
0.59   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _3644_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.59   data arrival time
---------------------------------------------------------
0.70   slack (MET)


Startpoint: _4436_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4436_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4436_/CLK (DFFPOSX1)
0.19    0.19 ^ _4436_/Q (DFFPOSX1)
0.22    0.42 ^ BUFX2_insert62/Y (BUFX2)
0.11    0.52 v _4228_/Y (OAI21X1)
0.08    0.60 ^ _4229_/Y (AOI21X1)
0.00    0.60 ^ _4436_/D (DFFPOSX1)
0.60   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4436_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.60   data arrival time
---------------------------------------------------------
0.71   slack (MET)


Startpoint: _3421_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _3641_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3421_/CLK (DFFPOSX1)
0.19    0.19 ^ _3421_/Q (DFFPOSX1)
0.20    0.40 ^ BUFX2_insert132/Y (BUFX2)
0.12    0.51 v _3575_/Y (NAND2X1)
0.09    0.60 ^ _3576_/Y (AOI21X1)
0.00    0.60 ^ _3641_/D (DFFPOSX1)
0.60   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _3641_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.60   data arrival time
---------------------------------------------------------
0.72   slack (MET)


Startpoint: _3421_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _3645_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3421_/CLK (DFFPOSX1)
0.19    0.19 ^ _3421_/Q (DFFPOSX1)
0.20    0.40 ^ BUFX2_insert132/Y (BUFX2)
0.12    0.51 v _3569_/Y (NAND2X1)
0.09    0.60 ^ _3570_/Y (AOI21X1)
0.00    0.60 ^ _3645_/D (DFFPOSX1)
0.60   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _3645_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.60   data arrival time
---------------------------------------------------------
0.72   slack (MET)


Startpoint: _4455_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4455_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4455_/CLK (DFFPOSX1)
0.19    0.19 ^ _4455_/Q (DFFPOSX1)
0.23    0.43 ^ BUFX2_insert99/Y (BUFX2)
0.11    0.53 v _4083_/Y (OAI21X1)
0.07    0.61 ^ _4084_/Y (AOI21X1)
0.00    0.61 ^ _4455_/D (DFFPOSX1)
0.61   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4455_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.61   data arrival time
---------------------------------------------------------
0.72   slack (MET)


Startpoint: _4453_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4453_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4453_/CLK (DFFPOSX1)
0.19    0.19 ^ _4453_/Q (DFFPOSX1)
0.23    0.43 ^ BUFX2_insert0/Y (BUFX2)
0.11    0.54 v _4061_/Y (OAI21X1)
0.07    0.61 ^ _4062_/Y (AOI21X1)
0.00    0.61 ^ _4453_/D (DFFPOSX1)
0.61   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4453_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.61   data arrival time
---------------------------------------------------------
0.72   slack (MET)


Startpoint: _4433_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4433_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4433_/CLK (DFFPOSX1)
0.21    0.21 ^ _4433_/Q (DFFPOSX1)
0.22    0.43 ^ BUFX2_insert77/Y (BUFX2)
0.11    0.54 v _4195_/Y (OAI21X1)
0.07    0.61 ^ _4196_/Y (AOI21X1)
0.00    0.61 ^ _4433_/D (DFFPOSX1)
0.61   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4433_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.61   data arrival time
---------------------------------------------------------
0.72   slack (MET)


Startpoint: _4437_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4437_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4437_/CLK (DFFPOSX1)
0.21    0.21 ^ _4437_/Q (DFFPOSX1)
0.22    0.43 ^ BUFX2_insert246/Y (BUFX2)
0.11    0.54 v _4239_/Y (OAI21X1)
0.07    0.61 ^ _4240_/Y (AOI21X1)
0.00    0.61 ^ _4437_/D (DFFPOSX1)
0.61   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4437_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.61   data arrival time
---------------------------------------------------------
0.72   slack (MET)


Startpoint: _4449_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4449_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4449_/CLK (DFFPOSX1)
0.21    0.21 ^ _4449_/Q (DFFPOSX1)
0.23    0.44 ^ BUFX2_insert232/Y (BUFX2)
0.11    0.55 v _4017_/Y (OAI21X1)
0.07    0.62 ^ _4018_/Y (AOI21X1)
0.00    0.62 ^ _4449_/D (DFFPOSX1)
0.62   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4449_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.62   data arrival time
---------------------------------------------------------
0.73   slack (MET)


Startpoint: _4445_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4445_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4445_/CLK (DFFPOSX1)
0.21    0.21 ^ _4445_/Q (DFFPOSX1)
0.23    0.44 ^ BUFX2_insert57/Y (BUFX2)
0.11    0.55 v _3973_/Y (OAI21X1)
0.08    0.63 ^ _3974_/Y (AOI21X1)
0.00    0.63 ^ _4445_/D (DFFPOSX1)
0.63   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4445_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.63   data arrival time
---------------------------------------------------------
0.74   slack (MET)


Startpoint: _4432_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4432_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4432_/CLK (DFFPOSX1)
0.19    0.19 ^ _4432_/Q (DFFPOSX1)
0.25    0.44 ^ BUFX2_insert172/Y (BUFX2)
0.11    0.55 v _4184_/Y (OAI21X1)
0.07    0.63 ^ _4185_/Y (AOI21X1)
0.00    0.63 ^ _4432_/D (DFFPOSX1)
0.63   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4432_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.63   data arrival time
---------------------------------------------------------
0.74   slack (MET)


Startpoint: _4446_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4446_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4446_/CLK (DFFPOSX1)
0.19    0.19 ^ _4446_/Q (DFFPOSX1)
0.25    0.45 ^ BUFX2_insert241/Y (BUFX2)
0.11    0.56 v _3984_/Y (OAI21X1)
0.07    0.63 ^ _3985_/Y (AOI21X1)
0.00    0.63 ^ _4446_/D (DFFPOSX1)
0.63   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4446_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.63   data arrival time
---------------------------------------------------------
0.74   slack (MET)


Startpoint: _4429_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4429_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4429_/CLK (DFFPOSX1)
0.21    0.21 ^ _4429_/Q (DFFPOSX1)
0.24    0.45 ^ BUFX2_insert186/Y (BUFX2)
0.11    0.56 v _4151_/Y (OAI21X1)
0.08    0.63 ^ _4152_/Y (AOI21X1)
0.00    0.63 ^ _4429_/D (DFFPOSX1)
0.63   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4429_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.63   data arrival time
---------------------------------------------------------
0.74   slack (MET)


Startpoint: _4425_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4425_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4425_/CLK (DFFPOSX1)
0.21    0.21 ^ _4425_/Q (DFFPOSX1)
0.24    0.45 ^ BUFX2_insert298/Y (BUFX2)
0.11    0.56 v _4107_/Y (OAI21X1)
0.07    0.63 ^ _4108_/Y (AOI21X1)
0.00    0.63 ^ _4425_/D (DFFPOSX1)
0.63   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4425_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.63   data arrival time
---------------------------------------------------------
0.75   slack (MET)


Startpoint: _4428_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4428_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4428_/CLK (DFFPOSX1)
0.21    0.21 ^ _4428_/Q (DFFPOSX1)
0.25    0.46 ^ BUFX2_insert288/Y (BUFX2)
0.11    0.57 v _4140_/Y (OAI21X1)
0.07    0.64 ^ _4141_/Y (AOI21X1)
0.00    0.64 ^ _4428_/D (DFFPOSX1)
0.64   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4428_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.64   data arrival time
---------------------------------------------------------
0.75   slack (MET)


Startpoint: _4451_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4451_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4451_/CLK (DFFPOSX1)
0.21    0.21 ^ _4451_/Q (DFFPOSX1)
0.25    0.46 ^ BUFX2_insert204/Y (BUFX2)
0.11    0.57 v _4039_/Y (OAI21X1)
0.07    0.64 ^ _4040_/Y (AOI21X1)
0.00    0.64 ^ _4451_/D (DFFPOSX1)
0.64   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4451_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.64   data arrival time
---------------------------------------------------------
0.75   slack (MET)


Startpoint: _4443_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4443_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4443_/CLK (DFFPOSX1)
0.19    0.19 ^ _4443_/Q (DFFPOSX1)
0.27    0.46 ^ BUFX2_insert250/Y (BUFX2)
0.11    0.57 v _3951_/Y (OAI21X1)
0.07    0.64 ^ _3952_/Y (AOI21X1)
0.00    0.64 ^ _4443_/D (DFFPOSX1)
0.64   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4443_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.64   data arrival time
---------------------------------------------------------
0.76   slack (MET)


Startpoint: _4447_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4447_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4447_/CLK (DFFPOSX1)
0.19    0.19 ^ _4447_/Q (DFFPOSX1)
0.27    0.46 ^ BUFX2_insert150/Y (BUFX2)
0.11    0.57 v _3995_/Y (OAI21X1)
0.07    0.64 ^ _3996_/Y (AOI21X1)
0.00    0.64 ^ _4447_/D (DFFPOSX1)
0.64   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4447_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.64   data arrival time
---------------------------------------------------------
0.76   slack (MET)


Startpoint: _4452_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4452_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4452_/CLK (DFFPOSX1)
0.19    0.19 ^ _4452_/Q (DFFPOSX1)
0.27    0.46 ^ BUFX2_insert110/Y (BUFX2)
0.11    0.57 v _4050_/Y (OAI21X1)
0.08    0.65 ^ _4051_/Y (AOI21X1)
0.00    0.65 ^ _4452_/D (DFFPOSX1)
0.65   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4452_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.65   data arrival time
---------------------------------------------------------
0.76   slack (MET)


Startpoint: _4441_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4441_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4441_/CLK (DFFPOSX1)
0.19    0.19 ^ _4441_/Q (DFFPOSX1)
0.27    0.47 ^ BUFX2_insert169/Y (BUFX2)
0.11    0.58 v _3929_/Y (OAI21X1)
0.07    0.65 ^ _3930_/Y (AOI21X1)
0.00    0.65 ^ _4441_/D (DFFPOSX1)
0.65   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4441_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.65   data arrival time
---------------------------------------------------------
0.76   slack (MET)


Startpoint: _4435_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4435_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4435_/CLK (DFFPOSX1)
0.19    0.19 ^ _4435_/Q (DFFPOSX1)
0.27    0.47 ^ BUFX2_insert159/Y (BUFX2)
0.11    0.58 v _4217_/Y (OAI21X1)
0.07    0.65 ^ _4218_/Y (AOI21X1)
0.00    0.65 ^ _4435_/D (DFFPOSX1)
0.65   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4435_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.65   data arrival time
---------------------------------------------------------
0.76   slack (MET)


Startpoint: _4442_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4442_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4442_/CLK (DFFPOSX1)
0.19    0.19 ^ _4442_/Q (DFFPOSX1)
0.28    0.47 ^ BUFX2_insert74/Y (BUFX2)
0.11    0.58 v _3940_/Y (OAI21X1)
0.07    0.65 ^ _3941_/Y (AOI21X1)
0.00    0.65 ^ _4442_/D (DFFPOSX1)
0.65   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4442_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.65   data arrival time
---------------------------------------------------------
0.77   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.19    0.19 ^ _4424_/Q (DFFPOSX1)
0.28    0.47 ^ BUFX2_insert105/Y (BUFX2)
0.11    0.58 v _4096_/Y (OAI21X1)
0.07    0.66 ^ _4097_/Y (AOI21X1)
0.00    0.66 ^ _4424_/D (DFFPOSX1)
0.66   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4424_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.66   data arrival time
---------------------------------------------------------
0.77   slack (MET)


Startpoint: _4438_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4438_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4438_/CLK (DFFPOSX1)
0.19    0.19 ^ _4438_/Q (DFFPOSX1)
0.28    0.47 ^ BUFX2_insert153/Y (BUFX2)
0.11    0.58 v _4250_/Y (OAI21X1)
0.07    0.66 ^ _4251_/Y (AOI21X1)
0.00    0.66 ^ _4438_/D (DFFPOSX1)
0.66   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4438_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.66   data arrival time
---------------------------------------------------------
0.77   slack (MET)


Startpoint: _4411_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4427_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4411_/CLK (DFFPOSX1)
0.22    0.22 ^ _4411_/Q (DFFPOSX1)
0.11    0.33 v _4124_/Y (MUX2X1)
0.12    0.45 ^ _4127_/Y (OAI22X1)
0.11    0.55 v _4128_/Y (MUX2X1)
0.11    0.66 ^ _4130_/Y (AOI21X1)
0.00    0.66 ^ _4427_/D (DFFPOSX1)
0.66   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4427_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.66   data arrival time
---------------------------------------------------------
0.77   slack (MET)


Startpoint: _4410_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4426_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4410_/CLK (DFFPOSX1)
0.22    0.22 ^ _4410_/Q (DFFPOSX1)
0.11    0.33 v _4113_/Y (MUX2X1)
0.12    0.45 ^ _4116_/Y (OAI22X1)
0.11    0.55 v _4117_/Y (MUX2X1)
0.11    0.66 ^ _4119_/Y (AOI21X1)
0.00    0.66 ^ _4426_/D (DFFPOSX1)
0.66   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4426_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.66   data arrival time
---------------------------------------------------------
0.77   slack (MET)


Startpoint: _4422_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4454_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4422_/CLK (DFFPOSX1)
0.22    0.22 ^ _4422_/Q (DFFPOSX1)
0.11    0.33 v _4067_/Y (MUX2X1)
0.12    0.45 ^ _4070_/Y (OAI22X1)
0.11    0.55 v _4071_/Y (MUX2X1)
0.11    0.66 ^ _4073_/Y (AOI21X1)
0.00    0.66 ^ _4454_/D (DFFPOSX1)
0.66   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4454_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.66   data arrival time
---------------------------------------------------------
0.77   slack (MET)


Startpoint: _4414_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4430_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4414_/CLK (DFFPOSX1)
0.22    0.22 ^ _4414_/Q (DFFPOSX1)
0.11    0.33 v _4157_/Y (MUX2X1)
0.12    0.45 ^ _4160_/Y (OAI22X1)
0.11    0.55 v _4161_/Y (MUX2X1)
0.11    0.66 ^ _4163_/Y (AOI21X1)
0.00    0.66 ^ _4430_/D (DFFPOSX1)
0.66   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4430_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.66   data arrival time
---------------------------------------------------------
0.77   slack (MET)


Startpoint: _4412_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4444_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4412_/CLK (DFFPOSX1)
0.22    0.22 ^ _4412_/Q (DFFPOSX1)
0.11    0.33 v _3957_/Y (MUX2X1)
0.12    0.45 ^ _3960_/Y (OAI22X1)
0.11    0.55 v _3961_/Y (MUX2X1)
0.11    0.66 ^ _3963_/Y (AOI21X1)
0.00    0.66 ^ _4444_/D (DFFPOSX1)
0.66   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4444_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.66   data arrival time
---------------------------------------------------------
0.77   slack (MET)


Startpoint: _4423_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4439_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4423_/CLK (DFFPOSX1)
0.22    0.22 ^ _4423_/Q (DFFPOSX1)
0.11    0.33 v _4256_/Y (MUX2X1)
0.12    0.45 ^ _4259_/Y (OAI22X1)
0.11    0.55 v _4260_/Y (MUX2X1)
0.11    0.66 ^ _4262_/Y (AOI21X1)
0.00    0.66 ^ _4439_/D (DFFPOSX1)
0.66   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4439_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.66   data arrival time
---------------------------------------------------------
0.77   slack (MET)


Startpoint: _4418_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4450_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4418_/CLK (DFFPOSX1)
0.22    0.22 ^ _4418_/Q (DFFPOSX1)
0.11    0.33 v _4023_/Y (MUX2X1)
0.12    0.45 ^ _4026_/Y (OAI22X1)
0.11    0.55 v _4027_/Y (MUX2X1)
0.11    0.66 ^ _4029_/Y (AOI21X1)
0.00    0.66 ^ _4450_/D (DFFPOSX1)
0.66   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4450_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.66   data arrival time
---------------------------------------------------------
0.77   slack (MET)


Startpoint: _4418_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4434_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4418_/CLK (DFFPOSX1)
0.22    0.22 ^ _4418_/Q (DFFPOSX1)
0.11    0.33 v _4201_/Y (MUX2X1)
0.12    0.45 ^ _4204_/Y (OAI22X1)
0.11    0.56 v _4205_/Y (MUX2X1)
0.11    0.66 ^ _4207_/Y (AOI21X1)
0.00    0.66 ^ _4434_/D (DFFPOSX1)
0.66   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4434_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.66   data arrival time
---------------------------------------------------------
0.77   slack (MET)


Startpoint: _4408_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4440_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4408_/CLK (DFFPOSX1)
0.22    0.22 ^ _4408_/Q (DFFPOSX1)
0.11    0.33 v _3911_/Y (MUX2X1)
0.12    0.45 ^ _3914_/Y (OAI22X1)
0.11    0.55 v _3915_/Y (MUX2X1)
0.11    0.66 ^ _3919_/Y (AOI21X1)
0.00    0.66 ^ _4440_/D (DFFPOSX1)
0.66   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4440_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.66   data arrival time
---------------------------------------------------------
0.77   slack (MET)


Startpoint: _4415_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4431_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4415_/CLK (DFFPOSX1)
0.22    0.22 ^ _4415_/Q (DFFPOSX1)
0.11    0.33 v _4168_/Y (MUX2X1)
0.12    0.45 ^ _4171_/Y (OAI22X1)
0.11    0.56 v _4172_/Y (MUX2X1)
0.11    0.66 ^ _4174_/Y (AOI21X1)
0.00    0.66 ^ _4431_/D (DFFPOSX1)
0.66   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _4431_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.66   data arrival time
---------------------------------------------------------
0.77   slack (MET)


Startpoint: _3421_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _3642_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3421_/CLK (DFFPOSX1)
0.19    0.19 ^ _3421_/Q (DFFPOSX1)
0.28    0.47 ^ BUFX2_insert134/Y (BUFX2)
0.12    0.59 v _3578_/Y (NAND2X1)
0.09    0.68 ^ _3579_/Y (AOI21X1)
0.00    0.68 ^ _3642_/D (DFFPOSX1)
0.68   data arrival time

0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00   clock reconvergence pessimism
0.00 ^ _3642_/CLK (DFFPOSX1)
-0.11   -0.11   library hold time
-0.11   data required time
---------------------------------------------------------
-0.11   data required time
-0.68   data arrival time
---------------------------------------------------------
0.79   slack (MET)


Startpoint: _4447_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4375_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4447_/CLK (DFFPOSX1)
0.30    0.30 v _4447_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert149/Y (BUFX2)
0.23    0.80 v _2207_/Y (AND2X2)
0.22    1.03 ^ _2209_/Y (NOR2X1)
0.14    1.17 v _2211_/Y (NAND2X1)
0.18    1.35 ^ _2214_/Y (OAI21X1)
0.30    1.65 v _2215_/Y (AOI21X1)
0.32    1.97 ^ _2255_/Y (OAI21X1)
0.19    2.16 v _2269_/Y (AOI21X1)
0.14    2.30 ^ _2287_/Y (OAI21X1)
0.06    2.36 v _2288_/Y (NAND2X1)
0.09    2.45 ^ _2289_/Y (NAND2X1)
0.07    2.52 v _3371_/Y (NAND3X1)
0.18    2.70 v _3373_/Y (AND2X2)
0.09    2.79 ^ _3374_/Y (NAND3X1)
0.12    2.92 v _3379_/Y (NOR2X1)
0.09    3.00 ^ _3380_/Y (NAND3X1)
0.07    3.07 v _3533_/Y (INVX1)
0.10    3.17 ^ _3534_/Y (OAI21X1)
0.06    3.23 v _3537_/Y (NAND3X1)
0.16    3.40 ^ _3538_/Y (NAND2X1)
0.15    3.55 v _3696_/Y (INVX4)
0.11    3.66 ^ _3737_/Y (OAI21X1)
0.00    3.66 ^ _4375_/D (DFFPOSX1)
3.66   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4375_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.66   data arrival time
---------------------------------------------------------
16.07   slack (MET)


Startpoint: _4447_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4343_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4447_/CLK (DFFPOSX1)
0.30    0.30 v _4447_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert149/Y (BUFX2)
0.23    0.80 v _2207_/Y (AND2X2)
0.22    1.03 ^ _2209_/Y (NOR2X1)
0.14    1.17 v _2211_/Y (NAND2X1)
0.18    1.35 ^ _2214_/Y (OAI21X1)
0.30    1.65 v _2215_/Y (AOI21X1)
0.32    1.97 ^ _2255_/Y (OAI21X1)
0.19    2.16 v _2269_/Y (AOI21X1)
0.14    2.30 ^ _2287_/Y (OAI21X1)
0.06    2.36 v _2288_/Y (NAND2X1)
0.09    2.45 ^ _2289_/Y (NAND2X1)
0.07    2.52 v _3371_/Y (NAND3X1)
0.18    2.70 v _3373_/Y (AND2X2)
0.09    2.79 ^ _3374_/Y (NAND3X1)
0.12    2.92 v _3379_/Y (NOR2X1)
0.09    3.00 ^ _3380_/Y (NAND3X1)
0.07    3.07 v _3533_/Y (INVX1)
0.10    3.17 ^ _3534_/Y (OAI21X1)
0.06    3.23 v _3537_/Y (NAND3X1)
0.16    3.40 ^ _3538_/Y (NAND2X1)
0.15    3.55 v _3696_/Y (INVX4)
0.11    3.66 ^ _3904_/Y (AOI21X1)
0.00    3.66 ^ _4343_/D (DFFPOSX1)
3.66   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4343_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.66   data arrival time
---------------------------------------------------------
16.07   slack (MET)


Startpoint: _4447_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4391_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4447_/CLK (DFFPOSX1)
0.30    0.30 v _4447_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert149/Y (BUFX2)
0.23    0.80 v _2207_/Y (AND2X2)
0.22    1.03 ^ _2209_/Y (NOR2X1)
0.14    1.17 v _2211_/Y (NAND2X1)
0.18    1.35 ^ _2214_/Y (OAI21X1)
0.30    1.65 v _2215_/Y (AOI21X1)
0.32    1.97 ^ _2255_/Y (OAI21X1)
0.19    2.16 v _2269_/Y (AOI21X1)
0.14    2.30 ^ _2287_/Y (OAI21X1)
0.06    2.36 v _2288_/Y (NAND2X1)
0.09    2.45 ^ _2289_/Y (NAND2X1)
0.07    2.52 v _3371_/Y (NAND3X1)
0.18    2.70 v _3373_/Y (AND2X2)
0.09    2.79 ^ _3374_/Y (NAND3X1)
0.12    2.92 v _3379_/Y (NOR2X1)
0.09    3.00 ^ _3380_/Y (NAND3X1)
0.07    3.07 v _3533_/Y (INVX1)
0.10    3.17 ^ _3534_/Y (OAI21X1)
0.06    3.23 v _3537_/Y (NAND3X1)
0.16    3.40 ^ _3538_/Y (NAND2X1)
0.15    3.55 v _3696_/Y (INVX4)
0.11    3.66 ^ _3837_/Y (AOI21X1)
0.00    3.66 ^ _4391_/D (DFFPOSX1)
3.66   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4391_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.66   data arrival time
---------------------------------------------------------
16.07   slack (MET)


Startpoint: _4447_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4407_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4447_/CLK (DFFPOSX1)
0.30    0.30 v _4447_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert149/Y (BUFX2)
0.23    0.80 v _2207_/Y (AND2X2)
0.22    1.03 ^ _2209_/Y (NOR2X1)
0.14    1.17 v _2211_/Y (NAND2X1)
0.18    1.35 ^ _2214_/Y (OAI21X1)
0.30    1.65 v _2215_/Y (AOI21X1)
0.32    1.97 ^ _2255_/Y (OAI21X1)
0.19    2.16 v _2269_/Y (AOI21X1)
0.14    2.30 ^ _2287_/Y (OAI21X1)
0.06    2.36 v _2288_/Y (NAND2X1)
0.09    2.45 ^ _2289_/Y (NAND2X1)
0.07    2.52 v _3371_/Y (NAND3X1)
0.18    2.70 v _3373_/Y (AND2X2)
0.09    2.79 ^ _3374_/Y (NAND3X1)
0.12    2.92 v _3379_/Y (NOR2X1)
0.09    3.00 ^ _3380_/Y (NAND3X1)
0.07    3.07 v _3533_/Y (INVX1)
0.10    3.17 ^ _3534_/Y (OAI21X1)
0.06    3.23 v _3537_/Y (NAND3X1)
0.16    3.40 ^ _3538_/Y (NAND2X1)
0.15    3.55 v _3696_/Y (INVX4)
0.11    3.66 ^ _3698_/Y (AOI21X1)
0.00    3.66 ^ _4407_/D (DFFPOSX1)
3.66   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4407_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.66   data arrival time
---------------------------------------------------------
16.07   slack (MET)


Startpoint: _4447_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4423_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4447_/CLK (DFFPOSX1)
0.30    0.30 v _4447_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert149/Y (BUFX2)
0.23    0.80 v _2207_/Y (AND2X2)
0.22    1.03 ^ _2209_/Y (NOR2X1)
0.14    1.17 v _2211_/Y (NAND2X1)
0.18    1.35 ^ _2214_/Y (OAI21X1)
0.30    1.65 v _2215_/Y (AOI21X1)
0.32    1.97 ^ _2255_/Y (OAI21X1)
0.19    2.16 v _2269_/Y (AOI21X1)
0.14    2.30 ^ _2287_/Y (OAI21X1)
0.06    2.36 v _2288_/Y (NAND2X1)
0.09    2.45 ^ _2289_/Y (NAND2X1)
0.07    2.52 v _3371_/Y (NAND3X1)
0.18    2.70 v _3373_/Y (AND2X2)
0.09    2.79 ^ _3374_/Y (NAND3X1)
0.12    2.92 v _3379_/Y (NOR2X1)
0.09    3.00 ^ _3380_/Y (NAND3X1)
0.07    3.07 v _3533_/Y (INVX1)
0.10    3.17 ^ _3534_/Y (OAI21X1)
0.06    3.23 v _3537_/Y (NAND3X1)
0.16    3.40 ^ _3538_/Y (NAND2X1)
0.15    3.55 v _3696_/Y (INVX4)
0.11    3.66 ^ _4295_/Y (AOI21X1)
0.00    3.66 ^ _4423_/D (DFFPOSX1)
3.66   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4423_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.66   data arrival time
---------------------------------------------------------
16.07   slack (MET)


Startpoint: _4447_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4311_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4447_/CLK (DFFPOSX1)
0.30    0.30 v _4447_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert149/Y (BUFX2)
0.23    0.80 v _2207_/Y (AND2X2)
0.22    1.03 ^ _2209_/Y (NOR2X1)
0.14    1.17 v _2211_/Y (NAND2X1)
0.18    1.35 ^ _2214_/Y (OAI21X1)
0.30    1.65 v _2215_/Y (AOI21X1)
0.32    1.97 ^ _2255_/Y (OAI21X1)
0.19    2.16 v _2269_/Y (AOI21X1)
0.14    2.30 ^ _2287_/Y (OAI21X1)
0.06    2.36 v _2288_/Y (NAND2X1)
0.09    2.45 ^ _2289_/Y (NAND2X1)
0.07    2.52 v _3371_/Y (NAND3X1)
0.18    2.70 v _3373_/Y (AND2X2)
0.09    2.79 ^ _3374_/Y (NAND3X1)
0.12    2.92 v _3379_/Y (NOR2X1)
0.09    3.00 ^ _3380_/Y (NAND3X1)
0.07    3.07 v _3533_/Y (INVX1)
0.10    3.17 ^ _3534_/Y (OAI21X1)
0.06    3.23 v _3537_/Y (NAND3X1)
0.16    3.40 ^ _3538_/Y (NAND2X1)
0.15    3.55 v _3696_/Y (INVX4)
0.11    3.66 ^ _3871_/Y (OAI21X1)
0.00    3.66 ^ _4311_/D (DFFPOSX1)
3.66   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4311_/CLK (DFFPOSX1)
-0.26   19.74   library setup time
19.74   data required time
---------------------------------------------------------
19.74   data required time
-3.66   data arrival time
---------------------------------------------------------
16.08   slack (MET)


Startpoint: _4447_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4327_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4447_/CLK (DFFPOSX1)
0.30    0.30 v _4447_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert149/Y (BUFX2)
0.23    0.80 v _2207_/Y (AND2X2)
0.22    1.03 ^ _2209_/Y (NOR2X1)
0.14    1.17 v _2211_/Y (NAND2X1)
0.18    1.35 ^ _2214_/Y (OAI21X1)
0.30    1.65 v _2215_/Y (AOI21X1)
0.32    1.97 ^ _2255_/Y (OAI21X1)
0.19    2.16 v _2269_/Y (AOI21X1)
0.14    2.30 ^ _2287_/Y (OAI21X1)
0.06    2.36 v _2288_/Y (NAND2X1)
0.09    2.45 ^ _2289_/Y (NAND2X1)
0.07    2.52 v _3371_/Y (NAND3X1)
0.18    2.70 v _3373_/Y (AND2X2)
0.09    2.79 ^ _3374_/Y (NAND3X1)
0.12    2.92 v _3379_/Y (NOR2X1)
0.09    3.00 ^ _3380_/Y (NAND3X1)
0.07    3.07 v _3533_/Y (INVX1)
0.10    3.17 ^ _3534_/Y (OAI21X1)
0.06    3.23 v _3537_/Y (NAND3X1)
0.16    3.40 ^ _3538_/Y (NAND2X1)
0.15    3.55 v _3696_/Y (INVX4)
0.11    3.66 ^ _3770_/Y (OAI21X1)
0.00    3.66 ^ _4327_/D (DFFPOSX1)
3.66   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4327_/CLK (DFFPOSX1)
-0.26   19.74   library setup time
19.74   data required time
---------------------------------------------------------
19.74   data required time
-3.66   data arrival time
---------------------------------------------------------
16.08   slack (MET)


Startpoint: _4447_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4359_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4447_/CLK (DFFPOSX1)
0.30    0.30 v _4447_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert149/Y (BUFX2)
0.23    0.80 v _2207_/Y (AND2X2)
0.22    1.03 ^ _2209_/Y (NOR2X1)
0.14    1.17 v _2211_/Y (NAND2X1)
0.18    1.35 ^ _2214_/Y (OAI21X1)
0.30    1.65 v _2215_/Y (AOI21X1)
0.32    1.97 ^ _2255_/Y (OAI21X1)
0.19    2.16 v _2269_/Y (AOI21X1)
0.14    2.30 ^ _2287_/Y (OAI21X1)
0.06    2.36 v _2288_/Y (NAND2X1)
0.09    2.45 ^ _2289_/Y (NAND2X1)
0.07    2.52 v _3371_/Y (NAND3X1)
0.18    2.70 v _3373_/Y (AND2X2)
0.09    2.79 ^ _3374_/Y (NAND3X1)
0.12    2.92 v _3379_/Y (NOR2X1)
0.09    3.00 ^ _3380_/Y (NAND3X1)
0.07    3.07 v _3533_/Y (INVX1)
0.10    3.17 ^ _3534_/Y (OAI21X1)
0.06    3.23 v _3537_/Y (NAND3X1)
0.16    3.40 ^ _3538_/Y (NAND2X1)
0.15    3.55 v _3696_/Y (INVX4)
0.11    3.66 ^ _3804_/Y (OAI21X1)
0.00    3.66 ^ _4359_/D (DFFPOSX1)
3.66   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4359_/CLK (DFFPOSX1)
-0.26   19.74   library setup time
19.74   data required time
---------------------------------------------------------
19.74   data required time
-3.66   data arrival time
---------------------------------------------------------
16.08   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4374_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.31    1.77 ^ _2215_/Y (AOI21X1)
0.21    1.99 v _2255_/Y (OAI21X1)
0.23    2.22 ^ _2269_/Y (AOI21X1)
0.17    2.39 v _2273_/Y (XNOR2X1)
0.15    2.54 ^ _3345_/Y (NAND3X1)
0.12    2.66 ^ _3347_/Y (AND2X2)
0.06    2.73 v _3348_/Y (NAND3X1)
0.09    2.82 ^ _3353_/Y (NOR2X1)
0.05    2.87 v _3354_/Y (NAND3X1)
0.07    2.94 ^ _3526_/Y (INVX1)
0.08    3.02 v _3527_/Y (OAI21X1)
0.16    3.17 ^ _3530_/Y (NAND3X1)
0.13    3.30 v _3531_/Y (NAND2X1)
0.16    3.46 ^ _3693_/Y (INVX4)
0.09    3.55 v _3735_/Y (OAI21X1)
0.00    3.55 v _4374_/D (DFFPOSX1)
3.55   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4374_/CLK (DFFPOSX1)
-0.29   19.71   library setup time
19.71   data required time
---------------------------------------------------------
19.71   data required time
-3.55   data arrival time
---------------------------------------------------------
16.15   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4342_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.31    1.77 ^ _2215_/Y (AOI21X1)
0.21    1.99 v _2255_/Y (OAI21X1)
0.23    2.22 ^ _2269_/Y (AOI21X1)
0.16    2.37 ^ _2273_/Y (XNOR2X1)
0.06    2.44 v _3345_/Y (NAND3X1)
0.18    2.62 v _3347_/Y (AND2X2)
0.09    2.71 ^ _3348_/Y (NAND3X1)
0.12    2.83 v _3353_/Y (NOR2X1)
0.09    2.92 ^ _3354_/Y (NAND3X1)
0.07    2.99 v _3526_/Y (INVX1)
0.10    3.09 ^ _3527_/Y (OAI21X1)
0.06    3.15 v _3530_/Y (NAND3X1)
0.16    3.31 ^ _3531_/Y (NAND2X1)
0.15    3.47 v _3693_/Y (INVX4)
0.11    3.58 ^ _3902_/Y (AOI21X1)
0.00    3.58 ^ _4342_/D (DFFPOSX1)
3.58   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4342_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.58   data arrival time
---------------------------------------------------------
16.16   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4390_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.31    1.77 ^ _2215_/Y (AOI21X1)
0.21    1.99 v _2255_/Y (OAI21X1)
0.23    2.22 ^ _2269_/Y (AOI21X1)
0.16    2.37 ^ _2273_/Y (XNOR2X1)
0.06    2.44 v _3345_/Y (NAND3X1)
0.18    2.62 v _3347_/Y (AND2X2)
0.09    2.71 ^ _3348_/Y (NAND3X1)
0.12    2.83 v _3353_/Y (NOR2X1)
0.09    2.92 ^ _3354_/Y (NAND3X1)
0.07    2.99 v _3526_/Y (INVX1)
0.10    3.09 ^ _3527_/Y (OAI21X1)
0.06    3.15 v _3530_/Y (NAND3X1)
0.16    3.31 ^ _3531_/Y (NAND2X1)
0.15    3.47 v _3693_/Y (INVX4)
0.11    3.58 ^ _3835_/Y (AOI21X1)
0.00    3.58 ^ _4390_/D (DFFPOSX1)
3.58   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4390_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.58   data arrival time
---------------------------------------------------------
16.16   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4406_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.31    1.77 ^ _2215_/Y (AOI21X1)
0.21    1.99 v _2255_/Y (OAI21X1)
0.23    2.22 ^ _2269_/Y (AOI21X1)
0.16    2.37 ^ _2273_/Y (XNOR2X1)
0.06    2.44 v _3345_/Y (NAND3X1)
0.18    2.62 v _3347_/Y (AND2X2)
0.09    2.71 ^ _3348_/Y (NAND3X1)
0.12    2.83 v _3353_/Y (NOR2X1)
0.09    2.92 ^ _3354_/Y (NAND3X1)
0.07    2.99 v _3526_/Y (INVX1)
0.10    3.09 ^ _3527_/Y (OAI21X1)
0.06    3.15 v _3530_/Y (NAND3X1)
0.16    3.31 ^ _3531_/Y (NAND2X1)
0.15    3.47 v _3693_/Y (INVX4)
0.11    3.58 ^ _3695_/Y (AOI21X1)
0.00    3.58 ^ _4406_/D (DFFPOSX1)
3.58   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4406_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.58   data arrival time
---------------------------------------------------------
16.16   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4422_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.31    1.77 ^ _2215_/Y (AOI21X1)
0.21    1.99 v _2255_/Y (OAI21X1)
0.23    2.22 ^ _2269_/Y (AOI21X1)
0.16    2.37 ^ _2273_/Y (XNOR2X1)
0.06    2.44 v _3345_/Y (NAND3X1)
0.18    2.62 v _3347_/Y (AND2X2)
0.09    2.71 ^ _3348_/Y (NAND3X1)
0.12    2.83 v _3353_/Y (NOR2X1)
0.09    2.92 ^ _3354_/Y (NAND3X1)
0.07    2.99 v _3526_/Y (INVX1)
0.10    3.09 ^ _3527_/Y (OAI21X1)
0.06    3.15 v _3530_/Y (NAND3X1)
0.16    3.31 ^ _3531_/Y (NAND2X1)
0.15    3.47 v _3693_/Y (INVX4)
0.11    3.58 ^ _4293_/Y (AOI21X1)
0.00    3.58 ^ _4422_/D (DFFPOSX1)
3.58   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4422_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.58   data arrival time
---------------------------------------------------------
16.16   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4310_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.31    1.77 ^ _2215_/Y (AOI21X1)
0.21    1.99 v _2255_/Y (OAI21X1)
0.23    2.22 ^ _2269_/Y (AOI21X1)
0.16    2.37 ^ _2273_/Y (XNOR2X1)
0.06    2.44 v _3345_/Y (NAND3X1)
0.18    2.62 v _3347_/Y (AND2X2)
0.09    2.71 ^ _3348_/Y (NAND3X1)
0.12    2.83 v _3353_/Y (NOR2X1)
0.09    2.92 ^ _3354_/Y (NAND3X1)
0.07    2.99 v _3526_/Y (INVX1)
0.10    3.09 ^ _3527_/Y (OAI21X1)
0.06    3.15 v _3530_/Y (NAND3X1)
0.16    3.31 ^ _3531_/Y (NAND2X1)
0.15    3.47 v _3693_/Y (INVX4)
0.11    3.58 ^ _3869_/Y (OAI21X1)
0.00    3.58 ^ _4310_/D (DFFPOSX1)
3.58   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4310_/CLK (DFFPOSX1)
-0.26   19.74   library setup time
19.74   data required time
---------------------------------------------------------
19.74   data required time
-3.58   data arrival time
---------------------------------------------------------
16.16   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4326_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.31    1.77 ^ _2215_/Y (AOI21X1)
0.21    1.99 v _2255_/Y (OAI21X1)
0.23    2.22 ^ _2269_/Y (AOI21X1)
0.16    2.37 ^ _2273_/Y (XNOR2X1)
0.06    2.44 v _3345_/Y (NAND3X1)
0.18    2.62 v _3347_/Y (AND2X2)
0.09    2.71 ^ _3348_/Y (NAND3X1)
0.12    2.83 v _3353_/Y (NOR2X1)
0.09    2.92 ^ _3354_/Y (NAND3X1)
0.07    2.99 v _3526_/Y (INVX1)
0.10    3.09 ^ _3527_/Y (OAI21X1)
0.06    3.15 v _3530_/Y (NAND3X1)
0.16    3.31 ^ _3531_/Y (NAND2X1)
0.15    3.47 v _3693_/Y (INVX4)
0.11    3.58 ^ _3768_/Y (OAI21X1)
0.00    3.58 ^ _4326_/D (DFFPOSX1)
3.58   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4326_/CLK (DFFPOSX1)
-0.26   19.74   library setup time
19.74   data required time
---------------------------------------------------------
19.74   data required time
-3.58   data arrival time
---------------------------------------------------------
16.16   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4358_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.31    1.77 ^ _2215_/Y (AOI21X1)
0.21    1.99 v _2255_/Y (OAI21X1)
0.23    2.22 ^ _2269_/Y (AOI21X1)
0.16    2.37 ^ _2273_/Y (XNOR2X1)
0.06    2.44 v _3345_/Y (NAND3X1)
0.18    2.62 v _3347_/Y (AND2X2)
0.09    2.71 ^ _3348_/Y (NAND3X1)
0.12    2.83 v _3353_/Y (NOR2X1)
0.09    2.92 ^ _3354_/Y (NAND3X1)
0.07    2.99 v _3526_/Y (INVX1)
0.10    3.09 ^ _3527_/Y (OAI21X1)
0.06    3.15 v _3530_/Y (NAND3X1)
0.16    3.31 ^ _3531_/Y (NAND2X1)
0.15    3.47 v _3693_/Y (INVX4)
0.11    3.58 ^ _3802_/Y (OAI21X1)
0.00    3.58 ^ _4358_/D (DFFPOSX1)
3.58   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4358_/CLK (DFFPOSX1)
-0.26   19.74   library setup time
19.74   data required time
---------------------------------------------------------
19.74   data required time
-3.58   data arrival time
---------------------------------------------------------
16.16   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4371_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.31    1.77 ^ _2215_/Y (AOI21X1)
0.12    1.89 v _2232_/Y (OAI21X1)
0.23    2.12 v _2236_/Y (AND2X2)
0.08    2.20 ^ _2246_/Y (NOR2X1)
0.06    2.26 v _2247_/Y (NAND2X1)
0.09    2.35 ^ _2248_/Y (NAND2X1)
0.07    2.42 v _3267_/Y (NAND3X1)
0.18    2.60 v _3269_/Y (AND2X2)
0.09    2.69 ^ _3270_/Y (NAND3X1)
0.12    2.81 v _3275_/Y (NOR2X1)
0.09    2.90 ^ _3276_/Y (NAND3X1)
0.07    2.97 v _3505_/Y (INVX1)
0.10    3.07 ^ _3506_/Y (OAI21X1)
0.06    3.13 v _3509_/Y (NAND3X1)
0.16    3.29 ^ _3510_/Y (NAND2X1)
0.15    3.45 v _3684_/Y (INVX4)
0.11    3.56 ^ _3729_/Y (OAI21X1)
0.00    3.56 ^ _4371_/D (DFFPOSX1)
3.56   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4371_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.56   data arrival time
---------------------------------------------------------
16.17   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4339_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.31    1.77 ^ _2215_/Y (AOI21X1)
0.12    1.89 v _2232_/Y (OAI21X1)
0.23    2.12 v _2236_/Y (AND2X2)
0.08    2.20 ^ _2246_/Y (NOR2X1)
0.06    2.26 v _2247_/Y (NAND2X1)
0.09    2.35 ^ _2248_/Y (NAND2X1)
0.07    2.42 v _3267_/Y (NAND3X1)
0.18    2.60 v _3269_/Y (AND2X2)
0.09    2.69 ^ _3270_/Y (NAND3X1)
0.12    2.81 v _3275_/Y (NOR2X1)
0.09    2.90 ^ _3276_/Y (NAND3X1)
0.07    2.97 v _3505_/Y (INVX1)
0.10    3.07 ^ _3506_/Y (OAI21X1)
0.06    3.13 v _3509_/Y (NAND3X1)
0.16    3.29 ^ _3510_/Y (NAND2X1)
0.15    3.45 v _3684_/Y (INVX4)
0.11    3.56 ^ _3896_/Y (AOI21X1)
0.00    3.56 ^ _4339_/D (DFFPOSX1)
3.56   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4339_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.56   data arrival time
---------------------------------------------------------
16.18   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4387_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.31    1.77 ^ _2215_/Y (AOI21X1)
0.12    1.89 v _2232_/Y (OAI21X1)
0.23    2.12 v _2236_/Y (AND2X2)
0.08    2.20 ^ _2246_/Y (NOR2X1)
0.06    2.26 v _2247_/Y (NAND2X1)
0.09    2.35 ^ _2248_/Y (NAND2X1)
0.07    2.42 v _3267_/Y (NAND3X1)
0.18    2.60 v _3269_/Y (AND2X2)
0.09    2.69 ^ _3270_/Y (NAND3X1)
0.12    2.81 v _3275_/Y (NOR2X1)
0.09    2.90 ^ _3276_/Y (NAND3X1)
0.07    2.97 v _3505_/Y (INVX1)
0.10    3.07 ^ _3506_/Y (OAI21X1)
0.06    3.13 v _3509_/Y (NAND3X1)
0.16    3.29 ^ _3510_/Y (NAND2X1)
0.15    3.45 v _3684_/Y (INVX4)
0.11    3.56 ^ _3829_/Y (AOI21X1)
0.00    3.56 ^ _4387_/D (DFFPOSX1)
3.56   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4387_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.56   data arrival time
---------------------------------------------------------
16.18   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4403_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.31    1.77 ^ _2215_/Y (AOI21X1)
0.12    1.89 v _2232_/Y (OAI21X1)
0.23    2.12 v _2236_/Y (AND2X2)
0.08    2.20 ^ _2246_/Y (NOR2X1)
0.06    2.26 v _2247_/Y (NAND2X1)
0.09    2.35 ^ _2248_/Y (NAND2X1)
0.07    2.42 v _3267_/Y (NAND3X1)
0.18    2.60 v _3269_/Y (AND2X2)
0.09    2.69 ^ _3270_/Y (NAND3X1)
0.12    2.81 v _3275_/Y (NOR2X1)
0.09    2.90 ^ _3276_/Y (NAND3X1)
0.07    2.97 v _3505_/Y (INVX1)
0.10    3.07 ^ _3506_/Y (OAI21X1)
0.06    3.13 v _3509_/Y (NAND3X1)
0.16    3.29 ^ _3510_/Y (NAND2X1)
0.15    3.45 v _3684_/Y (INVX4)
0.11    3.56 ^ _3686_/Y (AOI21X1)
0.00    3.56 ^ _4403_/D (DFFPOSX1)
3.56   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4403_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.56   data arrival time
---------------------------------------------------------
16.18   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4419_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.31    1.77 ^ _2215_/Y (AOI21X1)
0.12    1.89 v _2232_/Y (OAI21X1)
0.23    2.12 v _2236_/Y (AND2X2)
0.08    2.20 ^ _2246_/Y (NOR2X1)
0.06    2.26 v _2247_/Y (NAND2X1)
0.09    2.35 ^ _2248_/Y (NAND2X1)
0.07    2.42 v _3267_/Y (NAND3X1)
0.18    2.60 v _3269_/Y (AND2X2)
0.09    2.69 ^ _3270_/Y (NAND3X1)
0.12    2.81 v _3275_/Y (NOR2X1)
0.09    2.90 ^ _3276_/Y (NAND3X1)
0.07    2.97 v _3505_/Y (INVX1)
0.10    3.07 ^ _3506_/Y (OAI21X1)
0.06    3.13 v _3509_/Y (NAND3X1)
0.16    3.29 ^ _3510_/Y (NAND2X1)
0.15    3.45 v _3684_/Y (INVX4)
0.11    3.56 ^ _4287_/Y (AOI21X1)
0.00    3.56 ^ _4419_/D (DFFPOSX1)
3.56   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4419_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.56   data arrival time
---------------------------------------------------------
16.18   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4307_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.31    1.77 ^ _2215_/Y (AOI21X1)
0.12    1.89 v _2232_/Y (OAI21X1)
0.23    2.12 v _2236_/Y (AND2X2)
0.08    2.20 ^ _2246_/Y (NOR2X1)
0.06    2.26 v _2247_/Y (NAND2X1)
0.09    2.35 ^ _2248_/Y (NAND2X1)
0.07    2.42 v _3267_/Y (NAND3X1)
0.18    2.60 v _3269_/Y (AND2X2)
0.09    2.69 ^ _3270_/Y (NAND3X1)
0.12    2.81 v _3275_/Y (NOR2X1)
0.09    2.90 ^ _3276_/Y (NAND3X1)
0.07    2.97 v _3505_/Y (INVX1)
0.10    3.07 ^ _3506_/Y (OAI21X1)
0.06    3.13 v _3509_/Y (NAND3X1)
0.16    3.29 ^ _3510_/Y (NAND2X1)
0.15    3.45 v _3684_/Y (INVX4)
0.11    3.56 ^ _3863_/Y (OAI21X1)
0.00    3.56 ^ _4307_/D (DFFPOSX1)
3.56   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4307_/CLK (DFFPOSX1)
-0.26   19.74   library setup time
19.74   data required time
---------------------------------------------------------
19.74   data required time
-3.56   data arrival time
---------------------------------------------------------
16.18   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4355_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.31    1.77 ^ _2215_/Y (AOI21X1)
0.12    1.89 v _2232_/Y (OAI21X1)
0.23    2.12 v _2236_/Y (AND2X2)
0.08    2.20 ^ _2246_/Y (NOR2X1)
0.06    2.26 v _2247_/Y (NAND2X1)
0.09    2.35 ^ _2248_/Y (NAND2X1)
0.07    2.42 v _3267_/Y (NAND3X1)
0.18    2.60 v _3269_/Y (AND2X2)
0.09    2.69 ^ _3270_/Y (NAND3X1)
0.12    2.81 v _3275_/Y (NOR2X1)
0.09    2.90 ^ _3276_/Y (NAND3X1)
0.07    2.97 v _3505_/Y (INVX1)
0.10    3.07 ^ _3506_/Y (OAI21X1)
0.06    3.13 v _3509_/Y (NAND3X1)
0.16    3.29 ^ _3510_/Y (NAND2X1)
0.15    3.45 v _3684_/Y (INVX4)
0.11    3.56 ^ _3796_/Y (OAI21X1)
0.00    3.56 ^ _4355_/D (DFFPOSX1)
3.56   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4355_/CLK (DFFPOSX1)
-0.26   19.74   library setup time
19.74   data required time
---------------------------------------------------------
19.74   data required time
-3.56   data arrival time
---------------------------------------------------------
16.18   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4323_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.31    1.77 ^ _2215_/Y (AOI21X1)
0.12    1.89 v _2232_/Y (OAI21X1)
0.23    2.12 v _2236_/Y (AND2X2)
0.08    2.20 ^ _2246_/Y (NOR2X1)
0.06    2.26 v _2247_/Y (NAND2X1)
0.09    2.35 ^ _2248_/Y (NAND2X1)
0.07    2.42 v _3267_/Y (NAND3X1)
0.18    2.60 v _3269_/Y (AND2X2)
0.09    2.69 ^ _3270_/Y (NAND3X1)
0.12    2.81 v _3275_/Y (NOR2X1)
0.09    2.90 ^ _3276_/Y (NAND3X1)
0.07    2.97 v _3505_/Y (INVX1)
0.10    3.07 ^ _3506_/Y (OAI21X1)
0.06    3.13 v _3509_/Y (NAND3X1)
0.16    3.29 ^ _3510_/Y (NAND2X1)
0.15    3.45 v _3684_/Y (INVX4)
0.11    3.56 ^ _3762_/Y (OAI21X1)
0.00    3.56 ^ _4323_/D (DFFPOSX1)
3.56   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4323_/CLK (DFFPOSX1)
-0.26   19.74   library setup time
19.74   data required time
---------------------------------------------------------
19.74   data required time
-3.56   data arrival time
---------------------------------------------------------
16.18   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4373_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.31    1.77 ^ _2215_/Y (AOI21X1)
0.21    1.99 v _2255_/Y (OAI21X1)
0.18    2.17 ^ _2260_/Y (AOI21X1)
0.15    2.32 ^ _2262_/Y (XNOR2X1)
0.06    2.38 v _3319_/Y (NAND3X1)
0.18    2.56 v _3321_/Y (AND2X2)
0.09    2.65 ^ _3322_/Y (NAND3X1)
0.12    2.78 v _3327_/Y (NOR2X1)
0.09    2.87 ^ _3328_/Y (NAND3X1)
0.07    2.93 v _3519_/Y (INVX1)
0.10    3.03 ^ _3520_/Y (OAI21X1)
0.06    3.09 v _3523_/Y (NAND3X1)
0.16    3.26 ^ _3524_/Y (NAND2X1)
0.15    3.41 v _3690_/Y (INVX4)
0.11    3.52 ^ _3733_/Y (OAI21X1)
0.00    3.52 ^ _4373_/D (DFFPOSX1)
3.52   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4373_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.52   data arrival time
---------------------------------------------------------
16.21   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4341_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.31    1.77 ^ _2215_/Y (AOI21X1)
0.21    1.99 v _2255_/Y (OAI21X1)
0.18    2.17 ^ _2260_/Y (AOI21X1)
0.15    2.32 ^ _2262_/Y (XNOR2X1)
0.06    2.38 v _3319_/Y (NAND3X1)
0.18    2.56 v _3321_/Y (AND2X2)
0.09    2.65 ^ _3322_/Y (NAND3X1)
0.12    2.78 v _3327_/Y (NOR2X1)
0.09    2.87 ^ _3328_/Y (NAND3X1)
0.07    2.93 v _3519_/Y (INVX1)
0.10    3.03 ^ _3520_/Y (OAI21X1)
0.06    3.09 v _3523_/Y (NAND3X1)
0.16    3.26 ^ _3524_/Y (NAND2X1)
0.15    3.41 v _3690_/Y (INVX4)
0.11    3.52 ^ _3900_/Y (AOI21X1)
0.00    3.52 ^ _4341_/D (DFFPOSX1)
3.52   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4341_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.52   data arrival time
---------------------------------------------------------
16.21   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4389_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.31    1.77 ^ _2215_/Y (AOI21X1)
0.21    1.99 v _2255_/Y (OAI21X1)
0.18    2.17 ^ _2260_/Y (AOI21X1)
0.15    2.32 ^ _2262_/Y (XNOR2X1)
0.06    2.38 v _3319_/Y (NAND3X1)
0.18    2.56 v _3321_/Y (AND2X2)
0.09    2.65 ^ _3322_/Y (NAND3X1)
0.12    2.78 v _3327_/Y (NOR2X1)
0.09    2.87 ^ _3328_/Y (NAND3X1)
0.07    2.93 v _3519_/Y (INVX1)
0.10    3.03 ^ _3520_/Y (OAI21X1)
0.06    3.09 v _3523_/Y (NAND3X1)
0.16    3.26 ^ _3524_/Y (NAND2X1)
0.15    3.41 v _3690_/Y (INVX4)
0.11    3.52 ^ _3833_/Y (AOI21X1)
0.00    3.52 ^ _4389_/D (DFFPOSX1)
3.52   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4389_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.52   data arrival time
---------------------------------------------------------
16.21   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4405_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.31    1.77 ^ _2215_/Y (AOI21X1)
0.21    1.99 v _2255_/Y (OAI21X1)
0.18    2.17 ^ _2260_/Y (AOI21X1)
0.15    2.32 ^ _2262_/Y (XNOR2X1)
0.06    2.38 v _3319_/Y (NAND3X1)
0.18    2.56 v _3321_/Y (AND2X2)
0.09    2.65 ^ _3322_/Y (NAND3X1)
0.12    2.78 v _3327_/Y (NOR2X1)
0.09    2.87 ^ _3328_/Y (NAND3X1)
0.07    2.93 v _3519_/Y (INVX1)
0.10    3.03 ^ _3520_/Y (OAI21X1)
0.06    3.09 v _3523_/Y (NAND3X1)
0.16    3.26 ^ _3524_/Y (NAND2X1)
0.15    3.41 v _3690_/Y (INVX4)
0.11    3.52 ^ _3692_/Y (AOI21X1)
0.00    3.52 ^ _4405_/D (DFFPOSX1)
3.52   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4405_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.52   data arrival time
---------------------------------------------------------
16.21   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4421_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.31    1.77 ^ _2215_/Y (AOI21X1)
0.21    1.99 v _2255_/Y (OAI21X1)
0.18    2.17 ^ _2260_/Y (AOI21X1)
0.15    2.32 ^ _2262_/Y (XNOR2X1)
0.06    2.38 v _3319_/Y (NAND3X1)
0.18    2.56 v _3321_/Y (AND2X2)
0.09    2.65 ^ _3322_/Y (NAND3X1)
0.12    2.78 v _3327_/Y (NOR2X1)
0.09    2.87 ^ _3328_/Y (NAND3X1)
0.07    2.93 v _3519_/Y (INVX1)
0.10    3.03 ^ _3520_/Y (OAI21X1)
0.06    3.09 v _3523_/Y (NAND3X1)
0.16    3.26 ^ _3524_/Y (NAND2X1)
0.15    3.41 v _3690_/Y (INVX4)
0.11    3.52 ^ _4291_/Y (AOI21X1)
0.00    3.52 ^ _4421_/D (DFFPOSX1)
3.52   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4421_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.52   data arrival time
---------------------------------------------------------
16.21   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4309_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.31    1.77 ^ _2215_/Y (AOI21X1)
0.21    1.99 v _2255_/Y (OAI21X1)
0.18    2.17 ^ _2260_/Y (AOI21X1)
0.15    2.32 ^ _2262_/Y (XNOR2X1)
0.06    2.38 v _3319_/Y (NAND3X1)
0.18    2.56 v _3321_/Y (AND2X2)
0.09    2.65 ^ _3322_/Y (NAND3X1)
0.12    2.78 v _3327_/Y (NOR2X1)
0.09    2.87 ^ _3328_/Y (NAND3X1)
0.07    2.93 v _3519_/Y (INVX1)
0.10    3.03 ^ _3520_/Y (OAI21X1)
0.06    3.09 v _3523_/Y (NAND3X1)
0.16    3.26 ^ _3524_/Y (NAND2X1)
0.15    3.41 v _3690_/Y (INVX4)
0.11    3.52 ^ _3867_/Y (OAI21X1)
0.00    3.52 ^ _4309_/D (DFFPOSX1)
3.52   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4309_/CLK (DFFPOSX1)
-0.26   19.74   library setup time
19.74   data required time
---------------------------------------------------------
19.74   data required time
-3.52   data arrival time
---------------------------------------------------------
16.21   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4325_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.31    1.77 ^ _2215_/Y (AOI21X1)
0.21    1.99 v _2255_/Y (OAI21X1)
0.18    2.17 ^ _2260_/Y (AOI21X1)
0.15    2.32 ^ _2262_/Y (XNOR2X1)
0.06    2.38 v _3319_/Y (NAND3X1)
0.18    2.56 v _3321_/Y (AND2X2)
0.09    2.65 ^ _3322_/Y (NAND3X1)
0.12    2.78 v _3327_/Y (NOR2X1)
0.09    2.87 ^ _3328_/Y (NAND3X1)
0.07    2.93 v _3519_/Y (INVX1)
0.10    3.03 ^ _3520_/Y (OAI21X1)
0.06    3.09 v _3523_/Y (NAND3X1)
0.16    3.26 ^ _3524_/Y (NAND2X1)
0.15    3.41 v _3690_/Y (INVX4)
0.11    3.52 ^ _3766_/Y (OAI21X1)
0.00    3.52 ^ _4325_/D (DFFPOSX1)
3.52   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4325_/CLK (DFFPOSX1)
-0.26   19.74   library setup time
19.74   data required time
---------------------------------------------------------
19.74   data required time
-3.52   data arrival time
---------------------------------------------------------
16.21   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4357_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.31    1.77 ^ _2215_/Y (AOI21X1)
0.21    1.99 v _2255_/Y (OAI21X1)
0.18    2.17 ^ _2260_/Y (AOI21X1)
0.15    2.32 ^ _2262_/Y (XNOR2X1)
0.06    2.38 v _3319_/Y (NAND3X1)
0.18    2.56 v _3321_/Y (AND2X2)
0.09    2.65 ^ _3322_/Y (NAND3X1)
0.12    2.78 v _3327_/Y (NOR2X1)
0.09    2.87 ^ _3328_/Y (NAND3X1)
0.07    2.93 v _3519_/Y (INVX1)
0.10    3.03 ^ _3520_/Y (OAI21X1)
0.06    3.09 v _3523_/Y (NAND3X1)
0.16    3.26 ^ _3524_/Y (NAND2X1)
0.15    3.41 v _3690_/Y (INVX4)
0.11    3.52 ^ _3800_/Y (OAI21X1)
0.00    3.52 ^ _4357_/D (DFFPOSX1)
3.52   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4357_/CLK (DFFPOSX1)
-0.26   19.74   library setup time
19.74   data required time
---------------------------------------------------------
19.74   data required time
-3.52   data arrival time
---------------------------------------------------------
16.22   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4370_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.31    1.77 ^ _2215_/Y (AOI21X1)
0.12    1.89 v _2232_/Y (OAI21X1)
0.23    2.12 v _2236_/Y (AND2X2)
0.09    2.21 ^ _2238_/Y (NOR2X1)
0.07    2.27 v _3241_/Y (NAND3X1)
0.18    2.46 v _3243_/Y (AND2X2)
0.09    2.55 ^ _3244_/Y (NAND3X1)
0.12    2.67 v _3249_/Y (NOR2X1)
0.09    2.76 ^ _3250_/Y (NAND3X1)
0.07    2.83 v _3498_/Y (INVX1)
0.10    2.92 ^ _3499_/Y (OAI21X1)
0.06    2.99 v _3502_/Y (NAND3X1)
0.16    3.15 ^ _3503_/Y (NAND2X1)
0.15    3.30 v _3681_/Y (INVX4)
0.11    3.42 ^ _3727_/Y (OAI21X1)
0.00    3.42 ^ _4370_/D (DFFPOSX1)
3.42   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4370_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.42   data arrival time
---------------------------------------------------------
16.32   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4338_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.31    1.77 ^ _2215_/Y (AOI21X1)
0.12    1.89 v _2232_/Y (OAI21X1)
0.23    2.12 v _2236_/Y (AND2X2)
0.09    2.21 ^ _2238_/Y (NOR2X1)
0.07    2.27 v _3241_/Y (NAND3X1)
0.18    2.46 v _3243_/Y (AND2X2)
0.09    2.55 ^ _3244_/Y (NAND3X1)
0.12    2.67 v _3249_/Y (NOR2X1)
0.09    2.76 ^ _3250_/Y (NAND3X1)
0.07    2.83 v _3498_/Y (INVX1)
0.10    2.92 ^ _3499_/Y (OAI21X1)
0.06    2.99 v _3502_/Y (NAND3X1)
0.16    3.15 ^ _3503_/Y (NAND2X1)
0.15    3.30 v _3681_/Y (INVX4)
0.11    3.41 ^ _3894_/Y (AOI21X1)
0.00    3.41 ^ _4338_/D (DFFPOSX1)
3.41   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4338_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.41   data arrival time
---------------------------------------------------------
16.32   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4386_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.31    1.77 ^ _2215_/Y (AOI21X1)
0.12    1.89 v _2232_/Y (OAI21X1)
0.23    2.12 v _2236_/Y (AND2X2)
0.09    2.21 ^ _2238_/Y (NOR2X1)
0.07    2.27 v _3241_/Y (NAND3X1)
0.18    2.46 v _3243_/Y (AND2X2)
0.09    2.55 ^ _3244_/Y (NAND3X1)
0.12    2.67 v _3249_/Y (NOR2X1)
0.09    2.76 ^ _3250_/Y (NAND3X1)
0.07    2.83 v _3498_/Y (INVX1)
0.10    2.92 ^ _3499_/Y (OAI21X1)
0.06    2.99 v _3502_/Y (NAND3X1)
0.16    3.15 ^ _3503_/Y (NAND2X1)
0.15    3.30 v _3681_/Y (INVX4)
0.11    3.41 ^ _3827_/Y (AOI21X1)
0.00    3.41 ^ _4386_/D (DFFPOSX1)
3.41   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4386_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.41   data arrival time
---------------------------------------------------------
16.32   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4402_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.31    1.77 ^ _2215_/Y (AOI21X1)
0.12    1.89 v _2232_/Y (OAI21X1)
0.23    2.12 v _2236_/Y (AND2X2)
0.09    2.21 ^ _2238_/Y (NOR2X1)
0.07    2.27 v _3241_/Y (NAND3X1)
0.18    2.46 v _3243_/Y (AND2X2)
0.09    2.55 ^ _3244_/Y (NAND3X1)
0.12    2.67 v _3249_/Y (NOR2X1)
0.09    2.76 ^ _3250_/Y (NAND3X1)
0.07    2.83 v _3498_/Y (INVX1)
0.10    2.92 ^ _3499_/Y (OAI21X1)
0.06    2.99 v _3502_/Y (NAND3X1)
0.16    3.15 ^ _3503_/Y (NAND2X1)
0.15    3.30 v _3681_/Y (INVX4)
0.11    3.41 ^ _3683_/Y (AOI21X1)
0.00    3.41 ^ _4402_/D (DFFPOSX1)
3.41   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4402_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.41   data arrival time
---------------------------------------------------------
16.32   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4418_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.31    1.77 ^ _2215_/Y (AOI21X1)
0.12    1.89 v _2232_/Y (OAI21X1)
0.23    2.12 v _2236_/Y (AND2X2)
0.09    2.21 ^ _2238_/Y (NOR2X1)
0.07    2.27 v _3241_/Y (NAND3X1)
0.18    2.46 v _3243_/Y (AND2X2)
0.09    2.55 ^ _3244_/Y (NAND3X1)
0.12    2.67 v _3249_/Y (NOR2X1)
0.09    2.76 ^ _3250_/Y (NAND3X1)
0.07    2.83 v _3498_/Y (INVX1)
0.10    2.92 ^ _3499_/Y (OAI21X1)
0.06    2.99 v _3502_/Y (NAND3X1)
0.16    3.15 ^ _3503_/Y (NAND2X1)
0.15    3.30 v _3681_/Y (INVX4)
0.11    3.41 ^ _4285_/Y (AOI21X1)
0.00    3.41 ^ _4418_/D (DFFPOSX1)
3.41   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4418_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.41   data arrival time
---------------------------------------------------------
16.32   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4306_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.31    1.77 ^ _2215_/Y (AOI21X1)
0.12    1.89 v _2232_/Y (OAI21X1)
0.23    2.12 v _2236_/Y (AND2X2)
0.09    2.21 ^ _2238_/Y (NOR2X1)
0.07    2.27 v _3241_/Y (NAND3X1)
0.18    2.46 v _3243_/Y (AND2X2)
0.09    2.55 ^ _3244_/Y (NAND3X1)
0.12    2.67 v _3249_/Y (NOR2X1)
0.09    2.76 ^ _3250_/Y (NAND3X1)
0.07    2.83 v _3498_/Y (INVX1)
0.10    2.92 ^ _3499_/Y (OAI21X1)
0.06    2.99 v _3502_/Y (NAND3X1)
0.16    3.15 ^ _3503_/Y (NAND2X1)
0.15    3.30 v _3681_/Y (INVX4)
0.11    3.42 ^ _3861_/Y (OAI21X1)
0.00    3.42 ^ _4306_/D (DFFPOSX1)
3.42   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4306_/CLK (DFFPOSX1)
-0.26   19.74   library setup time
19.74   data required time
---------------------------------------------------------
19.74   data required time
-3.42   data arrival time
---------------------------------------------------------
16.32   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4322_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.31    1.77 ^ _2215_/Y (AOI21X1)
0.12    1.89 v _2232_/Y (OAI21X1)
0.23    2.12 v _2236_/Y (AND2X2)
0.09    2.21 ^ _2238_/Y (NOR2X1)
0.07    2.27 v _3241_/Y (NAND3X1)
0.18    2.46 v _3243_/Y (AND2X2)
0.09    2.55 ^ _3244_/Y (NAND3X1)
0.12    2.67 v _3249_/Y (NOR2X1)
0.09    2.76 ^ _3250_/Y (NAND3X1)
0.07    2.83 v _3498_/Y (INVX1)
0.10    2.92 ^ _3499_/Y (OAI21X1)
0.06    2.99 v _3502_/Y (NAND3X1)
0.16    3.15 ^ _3503_/Y (NAND2X1)
0.15    3.30 v _3681_/Y (INVX4)
0.11    3.42 ^ _3760_/Y (OAI21X1)
0.00    3.42 ^ _4322_/D (DFFPOSX1)
3.42   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4322_/CLK (DFFPOSX1)
-0.26   19.74   library setup time
19.74   data required time
---------------------------------------------------------
19.74   data required time
-3.42   data arrival time
---------------------------------------------------------
16.32   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4354_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.31    1.77 ^ _2215_/Y (AOI21X1)
0.12    1.89 v _2232_/Y (OAI21X1)
0.23    2.12 v _2236_/Y (AND2X2)
0.09    2.21 ^ _2238_/Y (NOR2X1)
0.07    2.27 v _3241_/Y (NAND3X1)
0.18    2.46 v _3243_/Y (AND2X2)
0.09    2.55 ^ _3244_/Y (NAND3X1)
0.12    2.67 v _3249_/Y (NOR2X1)
0.09    2.76 ^ _3250_/Y (NAND3X1)
0.07    2.83 v _3498_/Y (INVX1)
0.10    2.92 ^ _3499_/Y (OAI21X1)
0.06    2.99 v _3502_/Y (NAND3X1)
0.16    3.15 ^ _3503_/Y (NAND2X1)
0.15    3.30 v _3681_/Y (INVX4)
0.11    3.42 ^ _3794_/Y (OAI21X1)
0.00    3.42 ^ _4354_/D (DFFPOSX1)
3.42   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4354_/CLK (DFFPOSX1)
-0.26   19.74   library setup time
19.74   data required time
---------------------------------------------------------
19.74   data required time
-3.42   data arrival time
---------------------------------------------------------
16.32   slack (MET)


Startpoint: _4447_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4372_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4447_/CLK (DFFPOSX1)
0.30    0.30 v _4447_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert149/Y (BUFX2)
0.23    0.80 v _2207_/Y (AND2X2)
0.22    1.03 ^ _2209_/Y (NOR2X1)
0.14    1.17 v _2211_/Y (NAND2X1)
0.18    1.35 ^ _2214_/Y (OAI21X1)
0.30    1.65 v _2215_/Y (AOI21X1)
0.32    1.97 ^ _2255_/Y (OAI21X1)
0.19    2.16 v _2259_/Y (XOR2X1)
0.15    2.31 ^ _3293_/Y (NAND3X1)
0.12    2.43 ^ _3295_/Y (AND2X2)
0.06    2.49 v _3296_/Y (NAND3X1)
0.09    2.59 ^ _3301_/Y (NOR2X1)
0.05    2.64 v _3302_/Y (NAND3X1)
0.07    2.71 ^ _3512_/Y (INVX1)
0.08    2.78 v _3513_/Y (OAI21X1)
0.16    2.94 ^ _3516_/Y (NAND3X1)
0.13    3.07 v _3517_/Y (NAND2X1)
0.16    3.23 ^ _3687_/Y (INVX4)
0.09    3.32 v _3731_/Y (OAI21X1)
0.00    3.32 v _4372_/D (DFFPOSX1)
3.32   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4372_/CLK (DFFPOSX1)
-0.29   19.71   library setup time
19.71   data required time
---------------------------------------------------------
19.71   data required time
-3.32   data arrival time
---------------------------------------------------------
16.38   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4340_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.31    1.77 ^ _2215_/Y (AOI21X1)
0.21    1.99 v _2255_/Y (OAI21X1)
0.16    2.14 ^ _2259_/Y (XOR2X1)
0.06    2.20 v _3293_/Y (NAND3X1)
0.18    2.39 v _3295_/Y (AND2X2)
0.09    2.48 ^ _3296_/Y (NAND3X1)
0.12    2.60 v _3301_/Y (NOR2X1)
0.09    2.69 ^ _3302_/Y (NAND3X1)
0.07    2.76 v _3512_/Y (INVX1)
0.10    2.85 ^ _3513_/Y (OAI21X1)
0.06    2.92 v _3516_/Y (NAND3X1)
0.16    3.08 ^ _3517_/Y (NAND2X1)
0.15    3.24 v _3687_/Y (INVX4)
0.11    3.34 ^ _3898_/Y (AOI21X1)
0.00    3.34 ^ _4340_/D (DFFPOSX1)
3.34   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4340_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.34   data arrival time
---------------------------------------------------------
16.39   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4388_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.31    1.77 ^ _2215_/Y (AOI21X1)
0.21    1.99 v _2255_/Y (OAI21X1)
0.16    2.14 ^ _2259_/Y (XOR2X1)
0.06    2.20 v _3293_/Y (NAND3X1)
0.18    2.39 v _3295_/Y (AND2X2)
0.09    2.48 ^ _3296_/Y (NAND3X1)
0.12    2.60 v _3301_/Y (NOR2X1)
0.09    2.69 ^ _3302_/Y (NAND3X1)
0.07    2.76 v _3512_/Y (INVX1)
0.10    2.85 ^ _3513_/Y (OAI21X1)
0.06    2.92 v _3516_/Y (NAND3X1)
0.16    3.08 ^ _3517_/Y (NAND2X1)
0.15    3.24 v _3687_/Y (INVX4)
0.11    3.34 ^ _3831_/Y (AOI21X1)
0.00    3.34 ^ _4388_/D (DFFPOSX1)
3.34   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4388_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.34   data arrival time
---------------------------------------------------------
16.39   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4404_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.31    1.77 ^ _2215_/Y (AOI21X1)
0.21    1.99 v _2255_/Y (OAI21X1)
0.16    2.14 ^ _2259_/Y (XOR2X1)
0.06    2.20 v _3293_/Y (NAND3X1)
0.18    2.39 v _3295_/Y (AND2X2)
0.09    2.48 ^ _3296_/Y (NAND3X1)
0.12    2.60 v _3301_/Y (NOR2X1)
0.09    2.69 ^ _3302_/Y (NAND3X1)
0.07    2.76 v _3512_/Y (INVX1)
0.10    2.85 ^ _3513_/Y (OAI21X1)
0.06    2.92 v _3516_/Y (NAND3X1)
0.16    3.08 ^ _3517_/Y (NAND2X1)
0.15    3.24 v _3687_/Y (INVX4)
0.11    3.34 ^ _3689_/Y (AOI21X1)
0.00    3.34 ^ _4404_/D (DFFPOSX1)
3.34   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4404_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.34   data arrival time
---------------------------------------------------------
16.39   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4420_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.31    1.77 ^ _2215_/Y (AOI21X1)
0.21    1.99 v _2255_/Y (OAI21X1)
0.16    2.14 ^ _2259_/Y (XOR2X1)
0.06    2.20 v _3293_/Y (NAND3X1)
0.18    2.39 v _3295_/Y (AND2X2)
0.09    2.48 ^ _3296_/Y (NAND3X1)
0.12    2.60 v _3301_/Y (NOR2X1)
0.09    2.69 ^ _3302_/Y (NAND3X1)
0.07    2.76 v _3512_/Y (INVX1)
0.10    2.85 ^ _3513_/Y (OAI21X1)
0.06    2.92 v _3516_/Y (NAND3X1)
0.16    3.08 ^ _3517_/Y (NAND2X1)
0.15    3.24 v _3687_/Y (INVX4)
0.11    3.34 ^ _4289_/Y (AOI21X1)
0.00    3.34 ^ _4420_/D (DFFPOSX1)
3.34   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4420_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.34   data arrival time
---------------------------------------------------------
16.39   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4308_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.31    1.77 ^ _2215_/Y (AOI21X1)
0.21    1.99 v _2255_/Y (OAI21X1)
0.16    2.14 ^ _2259_/Y (XOR2X1)
0.06    2.20 v _3293_/Y (NAND3X1)
0.18    2.39 v _3295_/Y (AND2X2)
0.09    2.48 ^ _3296_/Y (NAND3X1)
0.12    2.60 v _3301_/Y (NOR2X1)
0.09    2.69 ^ _3302_/Y (NAND3X1)
0.07    2.76 v _3512_/Y (INVX1)
0.10    2.85 ^ _3513_/Y (OAI21X1)
0.06    2.92 v _3516_/Y (NAND3X1)
0.16    3.08 ^ _3517_/Y (NAND2X1)
0.15    3.24 v _3687_/Y (INVX4)
0.11    3.35 ^ _3865_/Y (OAI21X1)
0.00    3.35 ^ _4308_/D (DFFPOSX1)
3.35   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4308_/CLK (DFFPOSX1)
-0.26   19.74   library setup time
19.74   data required time
---------------------------------------------------------
19.74   data required time
-3.35   data arrival time
---------------------------------------------------------
16.39   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4356_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.31    1.77 ^ _2215_/Y (AOI21X1)
0.21    1.99 v _2255_/Y (OAI21X1)
0.16    2.14 ^ _2259_/Y (XOR2X1)
0.06    2.20 v _3293_/Y (NAND3X1)
0.18    2.39 v _3295_/Y (AND2X2)
0.09    2.48 ^ _3296_/Y (NAND3X1)
0.12    2.60 v _3301_/Y (NOR2X1)
0.09    2.69 ^ _3302_/Y (NAND3X1)
0.07    2.76 v _3512_/Y (INVX1)
0.10    2.85 ^ _3513_/Y (OAI21X1)
0.06    2.92 v _3516_/Y (NAND3X1)
0.16    3.08 ^ _3517_/Y (NAND2X1)
0.15    3.24 v _3687_/Y (INVX4)
0.11    3.35 ^ _3798_/Y (OAI21X1)
0.00    3.35 ^ _4356_/D (DFFPOSX1)
3.35   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4356_/CLK (DFFPOSX1)
-0.26   19.74   library setup time
19.74   data required time
---------------------------------------------------------
19.74   data required time
-3.35   data arrival time
---------------------------------------------------------
16.39   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4324_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.31    1.77 ^ _2215_/Y (AOI21X1)
0.21    1.99 v _2255_/Y (OAI21X1)
0.16    2.14 ^ _2259_/Y (XOR2X1)
0.06    2.20 v _3293_/Y (NAND3X1)
0.18    2.39 v _3295_/Y (AND2X2)
0.09    2.48 ^ _3296_/Y (NAND3X1)
0.12    2.60 v _3301_/Y (NOR2X1)
0.09    2.69 ^ _3302_/Y (NAND3X1)
0.07    2.76 v _3512_/Y (INVX1)
0.10    2.85 ^ _3513_/Y (OAI21X1)
0.06    2.92 v _3516_/Y (NAND3X1)
0.16    3.08 ^ _3517_/Y (NAND2X1)
0.15    3.24 v _3687_/Y (INVX4)
0.11    3.35 ^ _3764_/Y (OAI21X1)
0.00    3.35 ^ _4324_/D (DFFPOSX1)
3.35   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4324_/CLK (DFFPOSX1)
-0.26   19.74   library setup time
19.74   data required time
---------------------------------------------------------
19.74   data required time
-3.35   data arrival time
---------------------------------------------------------
16.39   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4367_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.18    1.64 ^ _2186_/Y (INVX1)
0.16    1.80 v _2200_/Y (OAI21X1)
0.17    1.98 ^ _2206_/Y (AOI21X1)
0.15    2.13 ^ _2210_/Y (XNOR2X1)
0.06    2.19 v _3163_/Y (NAND3X1)
0.18    2.37 v _3165_/Y (AND2X2)
0.09    2.46 ^ _3166_/Y (NAND3X1)
0.12    2.59 v _3171_/Y (NOR2X1)
0.09    2.68 ^ _3172_/Y (NAND3X1)
0.07    2.74 v _3477_/Y (INVX1)
0.10    2.84 ^ _3478_/Y (OAI21X1)
0.06    2.90 v _3481_/Y (NAND3X1)
0.16    3.07 ^ _3482_/Y (NAND2X1)
0.15    3.22 v _3672_/Y (INVX4)
0.11    3.33 ^ _3721_/Y (OAI21X1)
0.00    3.33 ^ _4367_/D (DFFPOSX1)
3.33   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4367_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.33   data arrival time
---------------------------------------------------------
16.40   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4335_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.18    1.64 ^ _2186_/Y (INVX1)
0.16    1.80 v _2200_/Y (OAI21X1)
0.17    1.98 ^ _2206_/Y (AOI21X1)
0.15    2.13 ^ _2210_/Y (XNOR2X1)
0.06    2.19 v _3163_/Y (NAND3X1)
0.18    2.37 v _3165_/Y (AND2X2)
0.09    2.46 ^ _3166_/Y (NAND3X1)
0.12    2.59 v _3171_/Y (NOR2X1)
0.09    2.68 ^ _3172_/Y (NAND3X1)
0.07    2.74 v _3477_/Y (INVX1)
0.10    2.84 ^ _3478_/Y (OAI21X1)
0.06    2.90 v _3481_/Y (NAND3X1)
0.16    3.07 ^ _3482_/Y (NAND2X1)
0.15    3.22 v _3672_/Y (INVX4)
0.11    3.33 ^ _3888_/Y (AOI21X1)
0.00    3.33 ^ _4335_/D (DFFPOSX1)
3.33   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4335_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.33   data arrival time
---------------------------------------------------------
16.40   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4383_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.18    1.64 ^ _2186_/Y (INVX1)
0.16    1.80 v _2200_/Y (OAI21X1)
0.17    1.98 ^ _2206_/Y (AOI21X1)
0.15    2.13 ^ _2210_/Y (XNOR2X1)
0.06    2.19 v _3163_/Y (NAND3X1)
0.18    2.37 v _3165_/Y (AND2X2)
0.09    2.46 ^ _3166_/Y (NAND3X1)
0.12    2.59 v _3171_/Y (NOR2X1)
0.09    2.68 ^ _3172_/Y (NAND3X1)
0.07    2.74 v _3477_/Y (INVX1)
0.10    2.84 ^ _3478_/Y (OAI21X1)
0.06    2.90 v _3481_/Y (NAND3X1)
0.16    3.07 ^ _3482_/Y (NAND2X1)
0.15    3.22 v _3672_/Y (INVX4)
0.11    3.33 ^ _3821_/Y (AOI21X1)
0.00    3.33 ^ _4383_/D (DFFPOSX1)
3.33   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4383_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.33   data arrival time
---------------------------------------------------------
16.40   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4399_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.18    1.64 ^ _2186_/Y (INVX1)
0.16    1.80 v _2200_/Y (OAI21X1)
0.17    1.98 ^ _2206_/Y (AOI21X1)
0.15    2.13 ^ _2210_/Y (XNOR2X1)
0.06    2.19 v _3163_/Y (NAND3X1)
0.18    2.37 v _3165_/Y (AND2X2)
0.09    2.46 ^ _3166_/Y (NAND3X1)
0.12    2.59 v _3171_/Y (NOR2X1)
0.09    2.68 ^ _3172_/Y (NAND3X1)
0.07    2.74 v _3477_/Y (INVX1)
0.10    2.84 ^ _3478_/Y (OAI21X1)
0.06    2.90 v _3481_/Y (NAND3X1)
0.16    3.07 ^ _3482_/Y (NAND2X1)
0.15    3.22 v _3672_/Y (INVX4)
0.11    3.33 ^ _3674_/Y (AOI21X1)
0.00    3.33 ^ _4399_/D (DFFPOSX1)
3.33   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4399_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.33   data arrival time
---------------------------------------------------------
16.40   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4415_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.18    1.64 ^ _2186_/Y (INVX1)
0.16    1.80 v _2200_/Y (OAI21X1)
0.17    1.98 ^ _2206_/Y (AOI21X1)
0.15    2.13 ^ _2210_/Y (XNOR2X1)
0.06    2.19 v _3163_/Y (NAND3X1)
0.18    2.37 v _3165_/Y (AND2X2)
0.09    2.46 ^ _3166_/Y (NAND3X1)
0.12    2.59 v _3171_/Y (NOR2X1)
0.09    2.68 ^ _3172_/Y (NAND3X1)
0.07    2.74 v _3477_/Y (INVX1)
0.10    2.84 ^ _3478_/Y (OAI21X1)
0.06    2.90 v _3481_/Y (NAND3X1)
0.16    3.07 ^ _3482_/Y (NAND2X1)
0.15    3.22 v _3672_/Y (INVX4)
0.11    3.33 ^ _4279_/Y (AOI21X1)
0.00    3.33 ^ _4415_/D (DFFPOSX1)
3.33   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4415_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.33   data arrival time
---------------------------------------------------------
16.40   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4319_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.18    1.64 ^ _2186_/Y (INVX1)
0.16    1.80 v _2200_/Y (OAI21X1)
0.17    1.98 ^ _2206_/Y (AOI21X1)
0.15    2.13 ^ _2210_/Y (XNOR2X1)
0.06    2.19 v _3163_/Y (NAND3X1)
0.18    2.37 v _3165_/Y (AND2X2)
0.09    2.46 ^ _3166_/Y (NAND3X1)
0.12    2.59 v _3171_/Y (NOR2X1)
0.09    2.68 ^ _3172_/Y (NAND3X1)
0.07    2.74 v _3477_/Y (INVX1)
0.10    2.84 ^ _3478_/Y (OAI21X1)
0.06    2.90 v _3481_/Y (NAND3X1)
0.16    3.07 ^ _3482_/Y (NAND2X1)
0.15    3.22 v _3672_/Y (INVX4)
0.11    3.33 ^ _3754_/Y (OAI21X1)
0.00    3.33 ^ _4319_/D (DFFPOSX1)
3.33   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4319_/CLK (DFFPOSX1)
-0.26   19.74   library setup time
19.74   data required time
---------------------------------------------------------
19.74   data required time
-3.33   data arrival time
---------------------------------------------------------
16.41   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4303_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.18    1.64 ^ _2186_/Y (INVX1)
0.16    1.80 v _2200_/Y (OAI21X1)
0.17    1.98 ^ _2206_/Y (AOI21X1)
0.15    2.13 ^ _2210_/Y (XNOR2X1)
0.06    2.19 v _3163_/Y (NAND3X1)
0.18    2.37 v _3165_/Y (AND2X2)
0.09    2.46 ^ _3166_/Y (NAND3X1)
0.12    2.59 v _3171_/Y (NOR2X1)
0.09    2.68 ^ _3172_/Y (NAND3X1)
0.07    2.74 v _3477_/Y (INVX1)
0.10    2.84 ^ _3478_/Y (OAI21X1)
0.06    2.90 v _3481_/Y (NAND3X1)
0.16    3.07 ^ _3482_/Y (NAND2X1)
0.15    3.22 v _3672_/Y (INVX4)
0.11    3.33 ^ _3855_/Y (OAI21X1)
0.00    3.33 ^ _4303_/D (DFFPOSX1)
3.33   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4303_/CLK (DFFPOSX1)
-0.26   19.74   library setup time
19.74   data required time
---------------------------------------------------------
19.74   data required time
-3.33   data arrival time
---------------------------------------------------------
16.41   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4351_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.18    1.64 ^ _2186_/Y (INVX1)
0.16    1.80 v _2200_/Y (OAI21X1)
0.17    1.98 ^ _2206_/Y (AOI21X1)
0.15    2.13 ^ _2210_/Y (XNOR2X1)
0.06    2.19 v _3163_/Y (NAND3X1)
0.18    2.37 v _3165_/Y (AND2X2)
0.09    2.46 ^ _3166_/Y (NAND3X1)
0.12    2.59 v _3171_/Y (NOR2X1)
0.09    2.68 ^ _3172_/Y (NAND3X1)
0.07    2.74 v _3477_/Y (INVX1)
0.10    2.84 ^ _3478_/Y (OAI21X1)
0.06    2.90 v _3481_/Y (NAND3X1)
0.16    3.07 ^ _3482_/Y (NAND2X1)
0.15    3.22 v _3672_/Y (INVX4)
0.11    3.33 ^ _3788_/Y (OAI21X1)
0.00    3.33 ^ _4351_/D (DFFPOSX1)
3.33   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4351_/CLK (DFFPOSX1)
-0.26   19.74   library setup time
19.74   data required time
---------------------------------------------------------
19.74   data required time
-3.33   data arrival time
---------------------------------------------------------
16.41   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4369_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.31    1.77 ^ _2215_/Y (AOI21X1)
0.13    1.90 v _2221_/Y (OAI21X1)
0.15    2.04 ^ _2227_/Y (XOR2X1)
0.06    2.11 v _3215_/Y (NAND3X1)
0.18    2.29 v _3217_/Y (AND2X2)
0.09    2.38 ^ _3218_/Y (NAND3X1)
0.12    2.50 v _3223_/Y (NOR2X1)
0.09    2.59 ^ _3224_/Y (NAND3X1)
0.07    2.66 v _3491_/Y (INVX1)
0.10    2.76 ^ _3492_/Y (OAI21X1)
0.06    2.82 v _3495_/Y (NAND3X1)
0.16    2.98 ^ _3496_/Y (NAND2X1)
0.15    3.14 v _3678_/Y (INVX4)
0.11    3.25 ^ _3725_/Y (OAI21X1)
0.00    3.25 ^ _4369_/D (DFFPOSX1)
3.25   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4369_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.25   data arrival time
---------------------------------------------------------
16.48   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4337_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.31    1.77 ^ _2215_/Y (AOI21X1)
0.13    1.90 v _2221_/Y (OAI21X1)
0.15    2.04 ^ _2227_/Y (XOR2X1)
0.06    2.11 v _3215_/Y (NAND3X1)
0.18    2.29 v _3217_/Y (AND2X2)
0.09    2.38 ^ _3218_/Y (NAND3X1)
0.12    2.50 v _3223_/Y (NOR2X1)
0.09    2.59 ^ _3224_/Y (NAND3X1)
0.07    2.66 v _3491_/Y (INVX1)
0.10    2.76 ^ _3492_/Y (OAI21X1)
0.06    2.82 v _3495_/Y (NAND3X1)
0.16    2.98 ^ _3496_/Y (NAND2X1)
0.15    3.14 v _3678_/Y (INVX4)
0.11    3.25 ^ _3892_/Y (AOI21X1)
0.00    3.25 ^ _4337_/D (DFFPOSX1)
3.25   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4337_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.25   data arrival time
---------------------------------------------------------
16.49   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4385_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.31    1.77 ^ _2215_/Y (AOI21X1)
0.13    1.90 v _2221_/Y (OAI21X1)
0.15    2.04 ^ _2227_/Y (XOR2X1)
0.06    2.11 v _3215_/Y (NAND3X1)
0.18    2.29 v _3217_/Y (AND2X2)
0.09    2.38 ^ _3218_/Y (NAND3X1)
0.12    2.50 v _3223_/Y (NOR2X1)
0.09    2.59 ^ _3224_/Y (NAND3X1)
0.07    2.66 v _3491_/Y (INVX1)
0.10    2.76 ^ _3492_/Y (OAI21X1)
0.06    2.82 v _3495_/Y (NAND3X1)
0.16    2.98 ^ _3496_/Y (NAND2X1)
0.15    3.14 v _3678_/Y (INVX4)
0.11    3.25 ^ _3825_/Y (AOI21X1)
0.00    3.25 ^ _4385_/D (DFFPOSX1)
3.25   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4385_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.25   data arrival time
---------------------------------------------------------
16.49   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4401_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.31    1.77 ^ _2215_/Y (AOI21X1)
0.13    1.90 v _2221_/Y (OAI21X1)
0.15    2.04 ^ _2227_/Y (XOR2X1)
0.06    2.11 v _3215_/Y (NAND3X1)
0.18    2.29 v _3217_/Y (AND2X2)
0.09    2.38 ^ _3218_/Y (NAND3X1)
0.12    2.50 v _3223_/Y (NOR2X1)
0.09    2.59 ^ _3224_/Y (NAND3X1)
0.07    2.66 v _3491_/Y (INVX1)
0.10    2.76 ^ _3492_/Y (OAI21X1)
0.06    2.82 v _3495_/Y (NAND3X1)
0.16    2.98 ^ _3496_/Y (NAND2X1)
0.15    3.14 v _3678_/Y (INVX4)
0.11    3.25 ^ _3680_/Y (AOI21X1)
0.00    3.25 ^ _4401_/D (DFFPOSX1)
3.25   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4401_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.25   data arrival time
---------------------------------------------------------
16.49   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4417_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.31    1.77 ^ _2215_/Y (AOI21X1)
0.13    1.90 v _2221_/Y (OAI21X1)
0.15    2.04 ^ _2227_/Y (XOR2X1)
0.06    2.11 v _3215_/Y (NAND3X1)
0.18    2.29 v _3217_/Y (AND2X2)
0.09    2.38 ^ _3218_/Y (NAND3X1)
0.12    2.50 v _3223_/Y (NOR2X1)
0.09    2.59 ^ _3224_/Y (NAND3X1)
0.07    2.66 v _3491_/Y (INVX1)
0.10    2.76 ^ _3492_/Y (OAI21X1)
0.06    2.82 v _3495_/Y (NAND3X1)
0.16    2.98 ^ _3496_/Y (NAND2X1)
0.15    3.14 v _3678_/Y (INVX4)
0.11    3.25 ^ _4283_/Y (AOI21X1)
0.00    3.25 ^ _4417_/D (DFFPOSX1)
3.25   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4417_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.25   data arrival time
---------------------------------------------------------
16.49   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4305_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.31    1.77 ^ _2215_/Y (AOI21X1)
0.13    1.90 v _2221_/Y (OAI21X1)
0.15    2.04 ^ _2227_/Y (XOR2X1)
0.06    2.11 v _3215_/Y (NAND3X1)
0.18    2.29 v _3217_/Y (AND2X2)
0.09    2.38 ^ _3218_/Y (NAND3X1)
0.12    2.50 v _3223_/Y (NOR2X1)
0.09    2.59 ^ _3224_/Y (NAND3X1)
0.07    2.66 v _3491_/Y (INVX1)
0.10    2.76 ^ _3492_/Y (OAI21X1)
0.06    2.82 v _3495_/Y (NAND3X1)
0.16    2.98 ^ _3496_/Y (NAND2X1)
0.15    3.14 v _3678_/Y (INVX4)
0.11    3.25 ^ _3859_/Y (OAI21X1)
0.00    3.25 ^ _4305_/D (DFFPOSX1)
3.25   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4305_/CLK (DFFPOSX1)
-0.26   19.74   library setup time
19.74   data required time
---------------------------------------------------------
19.74   data required time
-3.25   data arrival time
---------------------------------------------------------
16.49   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4321_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.31    1.77 ^ _2215_/Y (AOI21X1)
0.13    1.90 v _2221_/Y (OAI21X1)
0.15    2.04 ^ _2227_/Y (XOR2X1)
0.06    2.11 v _3215_/Y (NAND3X1)
0.18    2.29 v _3217_/Y (AND2X2)
0.09    2.38 ^ _3218_/Y (NAND3X1)
0.12    2.50 v _3223_/Y (NOR2X1)
0.09    2.59 ^ _3224_/Y (NAND3X1)
0.07    2.66 v _3491_/Y (INVX1)
0.10    2.76 ^ _3492_/Y (OAI21X1)
0.06    2.82 v _3495_/Y (NAND3X1)
0.16    2.98 ^ _3496_/Y (NAND2X1)
0.15    3.14 v _3678_/Y (INVX4)
0.11    3.25 ^ _3758_/Y (OAI21X1)
0.00    3.25 ^ _4321_/D (DFFPOSX1)
3.25   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4321_/CLK (DFFPOSX1)
-0.26   19.74   library setup time
19.74   data required time
---------------------------------------------------------
19.74   data required time
-3.25   data arrival time
---------------------------------------------------------
16.49   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4353_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.31    1.77 ^ _2215_/Y (AOI21X1)
0.13    1.90 v _2221_/Y (OAI21X1)
0.15    2.04 ^ _2227_/Y (XOR2X1)
0.06    2.11 v _3215_/Y (NAND3X1)
0.18    2.29 v _3217_/Y (AND2X2)
0.09    2.38 ^ _3218_/Y (NAND3X1)
0.12    2.50 v _3223_/Y (NOR2X1)
0.09    2.59 ^ _3224_/Y (NAND3X1)
0.07    2.66 v _3491_/Y (INVX1)
0.10    2.76 ^ _3492_/Y (OAI21X1)
0.06    2.82 v _3495_/Y (NAND3X1)
0.16    2.98 ^ _3496_/Y (NAND2X1)
0.15    3.14 v _3678_/Y (INVX4)
0.11    3.25 ^ _3792_/Y (OAI21X1)
0.00    3.25 ^ _4353_/D (DFFPOSX1)
3.25   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4353_/CLK (DFFPOSX1)
-0.26   19.74   library setup time
19.74   data required time
---------------------------------------------------------
19.74   data required time
-3.25   data arrival time
---------------------------------------------------------
16.49   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4368_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.31    1.77 ^ _2215_/Y (AOI21X1)
0.20    1.98 v _2220_/Y (XNOR2X1)
0.15    2.12 ^ _3189_/Y (NAND3X1)
0.12    2.25 ^ _3191_/Y (AND2X2)
0.06    2.31 v _3192_/Y (NAND3X1)
0.09    2.40 ^ _3197_/Y (NOR2X1)
0.05    2.46 v _3198_/Y (NAND3X1)
0.07    2.53 ^ _3484_/Y (INVX1)
0.08    2.60 v _3485_/Y (OAI21X1)
0.16    2.76 ^ _3488_/Y (NAND3X1)
0.13    2.89 v _3489_/Y (NAND2X1)
0.16    3.05 ^ _3675_/Y (INVX4)
0.09    3.14 v _3723_/Y (OAI21X1)
0.00    3.14 v _4368_/D (DFFPOSX1)
3.14   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4368_/CLK (DFFPOSX1)
-0.29   19.71   library setup time
19.71   data required time
---------------------------------------------------------
19.71   data required time
-3.14   data arrival time
---------------------------------------------------------
16.57   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4366_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.18    1.64 ^ _2186_/Y (INVX1)
0.16    1.80 v _2200_/Y (OAI21X1)
0.15    1.95 ^ _2202_/Y (XNOR2X1)
0.06    2.02 v _3137_/Y (NAND3X1)
0.18    2.20 v _3139_/Y (AND2X2)
0.09    2.29 ^ _3140_/Y (NAND3X1)
0.12    2.41 v _3145_/Y (NOR2X1)
0.09    2.50 ^ _3146_/Y (NAND3X1)
0.07    2.57 v _3470_/Y (INVX1)
0.10    2.67 ^ _3471_/Y (OAI21X1)
0.06    2.73 v _3474_/Y (NAND3X1)
0.16    2.89 ^ _3475_/Y (NAND2X1)
0.15    3.05 v _3669_/Y (INVX4)
0.11    3.16 ^ _3719_/Y (OAI21X1)
0.00    3.16 ^ _4366_/D (DFFPOSX1)
3.16   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4366_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.16   data arrival time
---------------------------------------------------------
16.57   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4334_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.18    1.64 ^ _2186_/Y (INVX1)
0.16    1.80 v _2200_/Y (OAI21X1)
0.15    1.95 ^ _2202_/Y (XNOR2X1)
0.06    2.02 v _3137_/Y (NAND3X1)
0.18    2.20 v _3139_/Y (AND2X2)
0.09    2.29 ^ _3140_/Y (NAND3X1)
0.12    2.41 v _3145_/Y (NOR2X1)
0.09    2.50 ^ _3146_/Y (NAND3X1)
0.07    2.57 v _3470_/Y (INVX1)
0.10    2.67 ^ _3471_/Y (OAI21X1)
0.06    2.73 v _3474_/Y (NAND3X1)
0.16    2.89 ^ _3475_/Y (NAND2X1)
0.15    3.05 v _3669_/Y (INVX4)
0.11    3.16 ^ _3886_/Y (AOI21X1)
0.00    3.16 ^ _4334_/D (DFFPOSX1)
3.16   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4334_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.16   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4382_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.18    1.64 ^ _2186_/Y (INVX1)
0.16    1.80 v _2200_/Y (OAI21X1)
0.15    1.95 ^ _2202_/Y (XNOR2X1)
0.06    2.02 v _3137_/Y (NAND3X1)
0.18    2.20 v _3139_/Y (AND2X2)
0.09    2.29 ^ _3140_/Y (NAND3X1)
0.12    2.41 v _3145_/Y (NOR2X1)
0.09    2.50 ^ _3146_/Y (NAND3X1)
0.07    2.57 v _3470_/Y (INVX1)
0.10    2.67 ^ _3471_/Y (OAI21X1)
0.06    2.73 v _3474_/Y (NAND3X1)
0.16    2.89 ^ _3475_/Y (NAND2X1)
0.15    3.05 v _3669_/Y (INVX4)
0.11    3.16 ^ _3819_/Y (AOI21X1)
0.00    3.16 ^ _4382_/D (DFFPOSX1)
3.16   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4382_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.16   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4398_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.18    1.64 ^ _2186_/Y (INVX1)
0.16    1.80 v _2200_/Y (OAI21X1)
0.15    1.95 ^ _2202_/Y (XNOR2X1)
0.06    2.02 v _3137_/Y (NAND3X1)
0.18    2.20 v _3139_/Y (AND2X2)
0.09    2.29 ^ _3140_/Y (NAND3X1)
0.12    2.41 v _3145_/Y (NOR2X1)
0.09    2.50 ^ _3146_/Y (NAND3X1)
0.07    2.57 v _3470_/Y (INVX1)
0.10    2.67 ^ _3471_/Y (OAI21X1)
0.06    2.73 v _3474_/Y (NAND3X1)
0.16    2.89 ^ _3475_/Y (NAND2X1)
0.15    3.05 v _3669_/Y (INVX4)
0.11    3.16 ^ _3671_/Y (AOI21X1)
0.00    3.16 ^ _4398_/D (DFFPOSX1)
3.16   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4398_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.16   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4414_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.18    1.64 ^ _2186_/Y (INVX1)
0.16    1.80 v _2200_/Y (OAI21X1)
0.15    1.95 ^ _2202_/Y (XNOR2X1)
0.06    2.02 v _3137_/Y (NAND3X1)
0.18    2.20 v _3139_/Y (AND2X2)
0.09    2.29 ^ _3140_/Y (NAND3X1)
0.12    2.41 v _3145_/Y (NOR2X1)
0.09    2.50 ^ _3146_/Y (NAND3X1)
0.07    2.57 v _3470_/Y (INVX1)
0.10    2.67 ^ _3471_/Y (OAI21X1)
0.06    2.73 v _3474_/Y (NAND3X1)
0.16    2.89 ^ _3475_/Y (NAND2X1)
0.15    3.05 v _3669_/Y (INVX4)
0.11    3.16 ^ _4277_/Y (AOI21X1)
0.00    3.16 ^ _4414_/D (DFFPOSX1)
3.16   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4414_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.16   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4361_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3637_/CLK (DFFPOSX1)
0.43    0.43 v _3637_/Q (DFFPOSX1)
0.23    0.66 ^ _2941_/Y (INVX1)
0.26    0.92 v _2942_/Y (NAND2X1)
0.09    1.01 ^ _2943_/Y (INVX8)
0.21    1.22 ^ BUFX2_insert215/Y (BUFX2)
0.69    1.91 v _2949_/Y (NAND2X1)
0.32    2.23 ^ _2993_/Y (OAI22X1)
0.12    2.35 v _2997_/Y (NOR2X1)
0.15    2.50 ^ _3016_/Y (NAND3X1)
0.07    2.57 v _3435_/Y (INVX1)
0.10    2.66 ^ _3436_/Y (OAI21X1)
0.06    2.73 v _3439_/Y (NAND3X1)
0.16    2.89 ^ _3440_/Y (NAND2X1)
0.15    3.04 v _3654_/Y (INVX4)
0.11    3.15 ^ _3709_/Y (OAI21X1)
0.00    3.15 ^ _4361_/D (DFFPOSX1)
3.15   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4361_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.15   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4364_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3637_/CLK (DFFPOSX1)
0.43    0.43 v _3637_/Q (DFFPOSX1)
0.23    0.66 ^ _2941_/Y (INVX1)
0.26    0.92 v _2942_/Y (NAND2X1)
0.09    1.01 ^ _2943_/Y (INVX8)
0.21    1.22 ^ BUFX2_insert215/Y (BUFX2)
0.69    1.91 v _2949_/Y (NAND2X1)
0.32    2.23 ^ _3071_/Y (OAI22X1)
0.12    2.35 v _3075_/Y (NOR2X1)
0.15    2.50 ^ _3094_/Y (NAND3X1)
0.07    2.57 v _3456_/Y (INVX1)
0.10    2.66 ^ _3457_/Y (OAI21X1)
0.06    2.73 v _3460_/Y (NAND3X1)
0.16    2.89 ^ _3461_/Y (NAND2X1)
0.15    3.04 v _3663_/Y (INVX4)
0.11    3.15 ^ _3715_/Y (OAI21X1)
0.00    3.15 ^ _4364_/D (DFFPOSX1)
3.15   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4364_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.15   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4365_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3637_/CLK (DFFPOSX1)
0.43    0.43 v _3637_/Q (DFFPOSX1)
0.23    0.66 ^ _2941_/Y (INVX1)
0.26    0.92 v _2942_/Y (NAND2X1)
0.09    1.01 ^ _2943_/Y (INVX8)
0.21    1.22 ^ BUFX2_insert215/Y (BUFX2)
0.69    1.91 v _2949_/Y (NAND2X1)
0.32    2.23 ^ _3097_/Y (OAI22X1)
0.12    2.35 v _3101_/Y (NOR2X1)
0.15    2.50 ^ _3120_/Y (NAND3X1)
0.07    2.57 v _3463_/Y (INVX1)
0.10    2.66 ^ _3464_/Y (OAI21X1)
0.06    2.73 v _3467_/Y (NAND3X1)
0.16    2.89 ^ _3468_/Y (NAND2X1)
0.15    3.04 v _3666_/Y (INVX4)
0.11    3.15 ^ _3717_/Y (OAI21X1)
0.00    3.15 ^ _4365_/D (DFFPOSX1)
3.15   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4365_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.15   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4360_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3637_/CLK (DFFPOSX1)
0.43    0.43 v _3637_/Q (DFFPOSX1)
0.23    0.66 ^ _2941_/Y (INVX1)
0.26    0.92 v _2942_/Y (NAND2X1)
0.09    1.01 ^ _2943_/Y (INVX8)
0.21    1.22 ^ BUFX2_insert215/Y (BUFX2)
0.69    1.91 v _2949_/Y (NAND2X1)
0.32    2.23 ^ _2950_/Y (OAI22X1)
0.12    2.35 v _2957_/Y (NOR2X1)
0.15    2.50 ^ _2990_/Y (NAND3X1)
0.07    2.57 v _3424_/Y (INVX1)
0.10    2.66 ^ _3427_/Y (OAI21X1)
0.06    2.73 v _3432_/Y (NAND3X1)
0.16    2.89 ^ _3433_/Y (NAND2X1)
0.15    3.04 v _3647_/Y (INVX4)
0.11    3.15 ^ _3707_/Y (OAI21X1)
0.00    3.15 ^ _4360_/D (DFFPOSX1)
3.15   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4360_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.15   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4362_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3637_/CLK (DFFPOSX1)
0.43    0.43 v _3637_/Q (DFFPOSX1)
0.23    0.66 ^ _2941_/Y (INVX1)
0.26    0.92 v _2942_/Y (NAND2X1)
0.09    1.01 ^ _2943_/Y (INVX8)
0.21    1.22 ^ BUFX2_insert215/Y (BUFX2)
0.69    1.91 v _2949_/Y (NAND2X1)
0.32    2.23 ^ _3019_/Y (OAI22X1)
0.12    2.35 v _3023_/Y (NOR2X1)
0.15    2.50 ^ _3042_/Y (NAND3X1)
0.07    2.57 v _3442_/Y (INVX1)
0.10    2.66 ^ _3443_/Y (OAI21X1)
0.06    2.73 v _3446_/Y (NAND3X1)
0.16    2.89 ^ _3447_/Y (NAND2X1)
0.15    3.04 v _3657_/Y (INVX4)
0.11    3.15 ^ _3711_/Y (OAI21X1)
0.00    3.15 ^ _4362_/D (DFFPOSX1)
3.15   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4362_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.15   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4363_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3637_/CLK (DFFPOSX1)
0.43    0.43 v _3637_/Q (DFFPOSX1)
0.23    0.66 ^ _2941_/Y (INVX1)
0.26    0.92 v _2942_/Y (NAND2X1)
0.09    1.01 ^ _2943_/Y (INVX8)
0.21    1.22 ^ BUFX2_insert215/Y (BUFX2)
0.69    1.91 v _2949_/Y (NAND2X1)
0.32    2.23 ^ _3045_/Y (OAI22X1)
0.12    2.35 v _3049_/Y (NOR2X1)
0.15    2.50 ^ _3068_/Y (NAND3X1)
0.07    2.57 v _3449_/Y (INVX1)
0.10    2.66 ^ _3450_/Y (OAI21X1)
0.06    2.73 v _3453_/Y (NAND3X1)
0.16    2.89 ^ _3454_/Y (NAND2X1)
0.15    3.04 v _3660_/Y (INVX4)
0.11    3.15 ^ _3713_/Y (OAI21X1)
0.00    3.15 ^ _4363_/D (DFFPOSX1)
3.15   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4363_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.15   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4350_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.18    1.64 ^ _2186_/Y (INVX1)
0.16    1.80 v _2200_/Y (OAI21X1)
0.15    1.95 ^ _2202_/Y (XNOR2X1)
0.06    2.02 v _3137_/Y (NAND3X1)
0.18    2.20 v _3139_/Y (AND2X2)
0.09    2.29 ^ _3140_/Y (NAND3X1)
0.12    2.41 v _3145_/Y (NOR2X1)
0.09    2.50 ^ _3146_/Y (NAND3X1)
0.07    2.57 v _3470_/Y (INVX1)
0.10    2.67 ^ _3471_/Y (OAI21X1)
0.06    2.73 v _3474_/Y (NAND3X1)
0.16    2.89 ^ _3475_/Y (NAND2X1)
0.15    3.05 v _3669_/Y (INVX4)
0.11    3.16 ^ _3786_/Y (OAI21X1)
0.00    3.16 ^ _4350_/D (DFFPOSX1)
3.16   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4350_/CLK (DFFPOSX1)
-0.26   19.74   library setup time
19.74   data required time
---------------------------------------------------------
19.74   data required time
-3.16   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4302_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.18    1.64 ^ _2186_/Y (INVX1)
0.16    1.80 v _2200_/Y (OAI21X1)
0.15    1.95 ^ _2202_/Y (XNOR2X1)
0.06    2.02 v _3137_/Y (NAND3X1)
0.18    2.20 v _3139_/Y (AND2X2)
0.09    2.29 ^ _3140_/Y (NAND3X1)
0.12    2.41 v _3145_/Y (NOR2X1)
0.09    2.50 ^ _3146_/Y (NAND3X1)
0.07    2.57 v _3470_/Y (INVX1)
0.10    2.67 ^ _3471_/Y (OAI21X1)
0.06    2.73 v _3474_/Y (NAND3X1)
0.16    2.89 ^ _3475_/Y (NAND2X1)
0.15    3.05 v _3669_/Y (INVX4)
0.11    3.16 ^ _3853_/Y (OAI21X1)
0.00    3.16 ^ _4302_/D (DFFPOSX1)
3.16   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4302_/CLK (DFFPOSX1)
-0.26   19.74   library setup time
19.74   data required time
---------------------------------------------------------
19.74   data required time
-3.16   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4318_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _4424_/CLK (DFFPOSX1)
0.30    0.30 v _4424_/Q (DFFPOSX1)
0.27    0.57 v BUFX2_insert104/Y (BUFX2)
0.25    0.82 ^ _2162_/Y (NAND2X1)
0.22    1.04 v _2168_/Y (OAI21X1)
0.23    1.27 ^ _2178_/Y (NAND3X1)
0.19    1.46 v _2181_/Y (NAND2X1)
0.18    1.64 ^ _2186_/Y (INVX1)
0.16    1.80 v _2200_/Y (OAI21X1)
0.15    1.95 ^ _2202_/Y (XNOR2X1)
0.06    2.02 v _3137_/Y (NAND3X1)
0.18    2.20 v _3139_/Y (AND2X2)
0.09    2.29 ^ _3140_/Y (NAND3X1)
0.12    2.41 v _3145_/Y (NOR2X1)
0.09    2.50 ^ _3146_/Y (NAND3X1)
0.07    2.57 v _3470_/Y (INVX1)
0.10    2.67 ^ _3471_/Y (OAI21X1)
0.06    2.73 v _3474_/Y (NAND3X1)
0.16    2.89 ^ _3475_/Y (NAND2X1)
0.15    3.05 v _3669_/Y (INVX4)
0.11    3.16 ^ _3752_/Y (OAI21X1)
0.00    3.16 ^ _4318_/D (DFFPOSX1)
3.16   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4318_/CLK (DFFPOSX1)
-0.26   19.74   library setup time
19.74   data required time
---------------------------------------------------------
19.74   data required time
-3.16   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4329_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3637_/CLK (DFFPOSX1)
0.43    0.43 v _3637_/Q (DFFPOSX1)
0.23    0.66 ^ _2941_/Y (INVX1)
0.26    0.92 v _2942_/Y (NAND2X1)
0.09    1.01 ^ _2943_/Y (INVX8)
0.21    1.22 ^ BUFX2_insert215/Y (BUFX2)
0.69    1.91 v _2949_/Y (NAND2X1)
0.32    2.23 ^ _2993_/Y (OAI22X1)
0.12    2.35 v _2997_/Y (NOR2X1)
0.15    2.50 ^ _3016_/Y (NAND3X1)
0.07    2.57 v _3435_/Y (INVX1)
0.10    2.66 ^ _3436_/Y (OAI21X1)
0.06    2.73 v _3439_/Y (NAND3X1)
0.16    2.89 ^ _3440_/Y (NAND2X1)
0.15    3.04 v _3654_/Y (INVX4)
0.11    3.15 ^ _3876_/Y (AOI21X1)
0.00    3.15 ^ _4329_/D (DFFPOSX1)
3.15   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4329_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.15   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4332_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3637_/CLK (DFFPOSX1)
0.43    0.43 v _3637_/Q (DFFPOSX1)
0.23    0.66 ^ _2941_/Y (INVX1)
0.26    0.92 v _2942_/Y (NAND2X1)
0.09    1.01 ^ _2943_/Y (INVX8)
0.21    1.22 ^ BUFX2_insert215/Y (BUFX2)
0.69    1.91 v _2949_/Y (NAND2X1)
0.32    2.23 ^ _3071_/Y (OAI22X1)
0.12    2.35 v _3075_/Y (NOR2X1)
0.15    2.50 ^ _3094_/Y (NAND3X1)
0.07    2.57 v _3456_/Y (INVX1)
0.10    2.66 ^ _3457_/Y (OAI21X1)
0.06    2.73 v _3460_/Y (NAND3X1)
0.16    2.89 ^ _3461_/Y (NAND2X1)
0.15    3.04 v _3663_/Y (INVX4)
0.11    3.15 ^ _3882_/Y (AOI21X1)
0.00    3.15 ^ _4332_/D (DFFPOSX1)
3.15   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4332_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.15   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4333_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3637_/CLK (DFFPOSX1)
0.43    0.43 v _3637_/Q (DFFPOSX1)
0.23    0.66 ^ _2941_/Y (INVX1)
0.26    0.92 v _2942_/Y (NAND2X1)
0.09    1.01 ^ _2943_/Y (INVX8)
0.21    1.22 ^ BUFX2_insert215/Y (BUFX2)
0.69    1.91 v _2949_/Y (NAND2X1)
0.32    2.23 ^ _3097_/Y (OAI22X1)
0.12    2.35 v _3101_/Y (NOR2X1)
0.15    2.50 ^ _3120_/Y (NAND3X1)
0.07    2.57 v _3463_/Y (INVX1)
0.10    2.66 ^ _3464_/Y (OAI21X1)
0.06    2.73 v _3467_/Y (NAND3X1)
0.16    2.89 ^ _3468_/Y (NAND2X1)
0.15    3.04 v _3666_/Y (INVX4)
0.11    3.15 ^ _3884_/Y (AOI21X1)
0.00    3.15 ^ _4333_/D (DFFPOSX1)
3.15   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4333_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.15   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4377_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3637_/CLK (DFFPOSX1)
0.43    0.43 v _3637_/Q (DFFPOSX1)
0.23    0.66 ^ _2941_/Y (INVX1)
0.26    0.92 v _2942_/Y (NAND2X1)
0.09    1.01 ^ _2943_/Y (INVX8)
0.21    1.22 ^ BUFX2_insert215/Y (BUFX2)
0.69    1.91 v _2949_/Y (NAND2X1)
0.32    2.23 ^ _2993_/Y (OAI22X1)
0.12    2.35 v _2997_/Y (NOR2X1)
0.15    2.50 ^ _3016_/Y (NAND3X1)
0.07    2.57 v _3435_/Y (INVX1)
0.10    2.66 ^ _3436_/Y (OAI21X1)
0.06    2.73 v _3439_/Y (NAND3X1)
0.16    2.89 ^ _3440_/Y (NAND2X1)
0.15    3.04 v _3654_/Y (INVX4)
0.11    3.15 ^ _3809_/Y (AOI21X1)
0.00    3.15 ^ _4377_/D (DFFPOSX1)
3.15   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4377_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.15   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4380_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3637_/CLK (DFFPOSX1)
0.43    0.43 v _3637_/Q (DFFPOSX1)
0.23    0.66 ^ _2941_/Y (INVX1)
0.26    0.92 v _2942_/Y (NAND2X1)
0.09    1.01 ^ _2943_/Y (INVX8)
0.21    1.22 ^ BUFX2_insert215/Y (BUFX2)
0.69    1.91 v _2949_/Y (NAND2X1)
0.32    2.23 ^ _3071_/Y (OAI22X1)
0.12    2.35 v _3075_/Y (NOR2X1)
0.15    2.50 ^ _3094_/Y (NAND3X1)
0.07    2.57 v _3456_/Y (INVX1)
0.10    2.66 ^ _3457_/Y (OAI21X1)
0.06    2.73 v _3460_/Y (NAND3X1)
0.16    2.89 ^ _3461_/Y (NAND2X1)
0.15    3.04 v _3663_/Y (INVX4)
0.11    3.15 ^ _3815_/Y (AOI21X1)
0.00    3.15 ^ _4380_/D (DFFPOSX1)
3.15   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4380_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.15   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4381_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3637_/CLK (DFFPOSX1)
0.43    0.43 v _3637_/Q (DFFPOSX1)
0.23    0.66 ^ _2941_/Y (INVX1)
0.26    0.92 v _2942_/Y (NAND2X1)
0.09    1.01 ^ _2943_/Y (INVX8)
0.21    1.22 ^ BUFX2_insert215/Y (BUFX2)
0.69    1.91 v _2949_/Y (NAND2X1)
0.32    2.23 ^ _3097_/Y (OAI22X1)
0.12    2.35 v _3101_/Y (NOR2X1)
0.15    2.50 ^ _3120_/Y (NAND3X1)
0.07    2.57 v _3463_/Y (INVX1)
0.10    2.66 ^ _3464_/Y (OAI21X1)
0.06    2.73 v _3467_/Y (NAND3X1)
0.16    2.89 ^ _3468_/Y (NAND2X1)
0.15    3.04 v _3666_/Y (INVX4)
0.11    3.15 ^ _3817_/Y (AOI21X1)
0.00    3.15 ^ _4381_/D (DFFPOSX1)
3.15   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4381_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.15   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4393_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3637_/CLK (DFFPOSX1)
0.43    0.43 v _3637_/Q (DFFPOSX1)
0.23    0.66 ^ _2941_/Y (INVX1)
0.26    0.92 v _2942_/Y (NAND2X1)
0.09    1.01 ^ _2943_/Y (INVX8)
0.21    1.22 ^ BUFX2_insert215/Y (BUFX2)
0.69    1.91 v _2949_/Y (NAND2X1)
0.32    2.23 ^ _2993_/Y (OAI22X1)
0.12    2.35 v _2997_/Y (NOR2X1)
0.15    2.50 ^ _3016_/Y (NAND3X1)
0.07    2.57 v _3435_/Y (INVX1)
0.10    2.66 ^ _3436_/Y (OAI21X1)
0.06    2.73 v _3439_/Y (NAND3X1)
0.16    2.89 ^ _3440_/Y (NAND2X1)
0.15    3.04 v _3654_/Y (INVX4)
0.11    3.15 ^ _3656_/Y (AOI21X1)
0.00    3.15 ^ _4393_/D (DFFPOSX1)
3.15   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4393_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.15   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4396_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3637_/CLK (DFFPOSX1)
0.43    0.43 v _3637_/Q (DFFPOSX1)
0.23    0.66 ^ _2941_/Y (INVX1)
0.26    0.92 v _2942_/Y (NAND2X1)
0.09    1.01 ^ _2943_/Y (INVX8)
0.21    1.22 ^ BUFX2_insert215/Y (BUFX2)
0.69    1.91 v _2949_/Y (NAND2X1)
0.32    2.23 ^ _3071_/Y (OAI22X1)
0.12    2.35 v _3075_/Y (NOR2X1)
0.15    2.50 ^ _3094_/Y (NAND3X1)
0.07    2.57 v _3456_/Y (INVX1)
0.10    2.66 ^ _3457_/Y (OAI21X1)
0.06    2.73 v _3460_/Y (NAND3X1)
0.16    2.89 ^ _3461_/Y (NAND2X1)
0.15    3.04 v _3663_/Y (INVX4)
0.11    3.15 ^ _3665_/Y (AOI21X1)
0.00    3.15 ^ _4396_/D (DFFPOSX1)
3.15   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4396_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.15   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4397_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3637_/CLK (DFFPOSX1)
0.43    0.43 v _3637_/Q (DFFPOSX1)
0.23    0.66 ^ _2941_/Y (INVX1)
0.26    0.92 v _2942_/Y (NAND2X1)
0.09    1.01 ^ _2943_/Y (INVX8)
0.21    1.22 ^ BUFX2_insert215/Y (BUFX2)
0.69    1.91 v _2949_/Y (NAND2X1)
0.32    2.23 ^ _3097_/Y (OAI22X1)
0.12    2.35 v _3101_/Y (NOR2X1)
0.15    2.50 ^ _3120_/Y (NAND3X1)
0.07    2.57 v _3463_/Y (INVX1)
0.10    2.66 ^ _3464_/Y (OAI21X1)
0.06    2.73 v _3467_/Y (NAND3X1)
0.16    2.89 ^ _3468_/Y (NAND2X1)
0.15    3.04 v _3666_/Y (INVX4)
0.11    3.15 ^ _3668_/Y (AOI21X1)
0.00    3.15 ^ _4397_/D (DFFPOSX1)
3.15   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4397_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.15   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4409_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3637_/CLK (DFFPOSX1)
0.43    0.43 v _3637_/Q (DFFPOSX1)
0.23    0.66 ^ _2941_/Y (INVX1)
0.26    0.92 v _2942_/Y (NAND2X1)
0.09    1.01 ^ _2943_/Y (INVX8)
0.21    1.22 ^ BUFX2_insert215/Y (BUFX2)
0.69    1.91 v _2949_/Y (NAND2X1)
0.32    2.23 ^ _2993_/Y (OAI22X1)
0.12    2.35 v _2997_/Y (NOR2X1)
0.15    2.50 ^ _3016_/Y (NAND3X1)
0.07    2.57 v _3435_/Y (INVX1)
0.10    2.66 ^ _3436_/Y (OAI21X1)
0.06    2.73 v _3439_/Y (NAND3X1)
0.16    2.89 ^ _3440_/Y (NAND2X1)
0.15    3.04 v _3654_/Y (INVX4)
0.11    3.15 ^ _4267_/Y (AOI21X1)
0.00    3.15 ^ _4409_/D (DFFPOSX1)
3.15   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4409_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.15   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4412_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3637_/CLK (DFFPOSX1)
0.43    0.43 v _3637_/Q (DFFPOSX1)
0.23    0.66 ^ _2941_/Y (INVX1)
0.26    0.92 v _2942_/Y (NAND2X1)
0.09    1.01 ^ _2943_/Y (INVX8)
0.21    1.22 ^ BUFX2_insert215/Y (BUFX2)
0.69    1.91 v _2949_/Y (NAND2X1)
0.32    2.23 ^ _3071_/Y (OAI22X1)
0.12    2.35 v _3075_/Y (NOR2X1)
0.15    2.50 ^ _3094_/Y (NAND3X1)
0.07    2.57 v _3456_/Y (INVX1)
0.10    2.66 ^ _3457_/Y (OAI21X1)
0.06    2.73 v _3460_/Y (NAND3X1)
0.16    2.89 ^ _3461_/Y (NAND2X1)
0.15    3.04 v _3663_/Y (INVX4)
0.11    3.15 ^ _4273_/Y (AOI21X1)
0.00    3.15 ^ _4412_/D (DFFPOSX1)
3.15   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4412_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.15   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4413_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3637_/CLK (DFFPOSX1)
0.43    0.43 v _3637_/Q (DFFPOSX1)
0.23    0.66 ^ _2941_/Y (INVX1)
0.26    0.92 v _2942_/Y (NAND2X1)
0.09    1.01 ^ _2943_/Y (INVX8)
0.21    1.22 ^ BUFX2_insert215/Y (BUFX2)
0.69    1.91 v _2949_/Y (NAND2X1)
0.32    2.23 ^ _3097_/Y (OAI22X1)
0.12    2.35 v _3101_/Y (NOR2X1)
0.15    2.50 ^ _3120_/Y (NAND3X1)
0.07    2.57 v _3463_/Y (INVX1)
0.10    2.66 ^ _3464_/Y (OAI21X1)
0.06    2.73 v _3467_/Y (NAND3X1)
0.16    2.89 ^ _3468_/Y (NAND2X1)
0.15    3.04 v _3666_/Y (INVX4)
0.11    3.15 ^ _4275_/Y (AOI21X1)
0.00    3.15 ^ _4413_/D (DFFPOSX1)
3.15   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4413_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.15   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4328_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3637_/CLK (DFFPOSX1)
0.43    0.43 v _3637_/Q (DFFPOSX1)
0.23    0.66 ^ _2941_/Y (INVX1)
0.26    0.92 v _2942_/Y (NAND2X1)
0.09    1.01 ^ _2943_/Y (INVX8)
0.21    1.22 ^ BUFX2_insert215/Y (BUFX2)
0.69    1.91 v _2949_/Y (NAND2X1)
0.32    2.23 ^ _2950_/Y (OAI22X1)
0.12    2.35 v _2957_/Y (NOR2X1)
0.15    2.50 ^ _2990_/Y (NAND3X1)
0.07    2.57 v _3424_/Y (INVX1)
0.10    2.66 ^ _3427_/Y (OAI21X1)
0.06    2.73 v _3432_/Y (NAND3X1)
0.16    2.89 ^ _3433_/Y (NAND2X1)
0.15    3.04 v _3647_/Y (INVX4)
0.11    3.15 ^ _3874_/Y (AOI21X1)
0.00    3.15 ^ _4328_/D (DFFPOSX1)
3.15   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4328_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.15   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4330_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3637_/CLK (DFFPOSX1)
0.43    0.43 v _3637_/Q (DFFPOSX1)
0.23    0.66 ^ _2941_/Y (INVX1)
0.26    0.92 v _2942_/Y (NAND2X1)
0.09    1.01 ^ _2943_/Y (INVX8)
0.21    1.22 ^ BUFX2_insert215/Y (BUFX2)
0.69    1.91 v _2949_/Y (NAND2X1)
0.32    2.23 ^ _3019_/Y (OAI22X1)
0.12    2.35 v _3023_/Y (NOR2X1)
0.15    2.50 ^ _3042_/Y (NAND3X1)
0.07    2.57 v _3442_/Y (INVX1)
0.10    2.66 ^ _3443_/Y (OAI21X1)
0.06    2.73 v _3446_/Y (NAND3X1)
0.16    2.89 ^ _3447_/Y (NAND2X1)
0.15    3.04 v _3657_/Y (INVX4)
0.11    3.15 ^ _3878_/Y (AOI21X1)
0.00    3.15 ^ _4330_/D (DFFPOSX1)
3.15   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4330_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.15   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4336_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3637_/CLK (DFFPOSX1)
0.43    0.43 v _3637_/Q (DFFPOSX1)
0.23    0.66 ^ _2941_/Y (INVX1)
0.26    0.92 v _2942_/Y (NAND2X1)
0.09    1.01 ^ _2943_/Y (INVX8)
0.21    1.22 ^ BUFX2_insert215/Y (BUFX2)
0.69    1.91 v _2949_/Y (NAND2X1)
0.32    2.23 ^ _3175_/Y (OAI22X1)
0.12    2.35 v _3179_/Y (NOR2X1)
0.15    2.50 ^ _3198_/Y (NAND3X1)
0.07    2.57 v _3484_/Y (INVX1)
0.10    2.66 ^ _3485_/Y (OAI21X1)
0.06    2.73 v _3488_/Y (NAND3X1)
0.16    2.89 ^ _3489_/Y (NAND2X1)
0.15    3.04 v _3675_/Y (INVX4)
0.11    3.15 ^ _3890_/Y (AOI21X1)
0.00    3.15 ^ _4336_/D (DFFPOSX1)
3.15   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4336_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.15   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4376_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3637_/CLK (DFFPOSX1)
0.43    0.43 v _3637_/Q (DFFPOSX1)
0.23    0.66 ^ _2941_/Y (INVX1)
0.26    0.92 v _2942_/Y (NAND2X1)
0.09    1.01 ^ _2943_/Y (INVX8)
0.21    1.22 ^ BUFX2_insert215/Y (BUFX2)
0.69    1.91 v _2949_/Y (NAND2X1)
0.32    2.23 ^ _2950_/Y (OAI22X1)
0.12    2.35 v _2957_/Y (NOR2X1)
0.15    2.50 ^ _2990_/Y (NAND3X1)
0.07    2.57 v _3424_/Y (INVX1)
0.10    2.66 ^ _3427_/Y (OAI21X1)
0.06    2.73 v _3432_/Y (NAND3X1)
0.16    2.89 ^ _3433_/Y (NAND2X1)
0.15    3.04 v _3647_/Y (INVX4)
0.11    3.15 ^ _3807_/Y (AOI21X1)
0.00    3.15 ^ _4376_/D (DFFPOSX1)
3.15   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4376_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.15   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4378_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3637_/CLK (DFFPOSX1)
0.43    0.43 v _3637_/Q (DFFPOSX1)
0.23    0.66 ^ _2941_/Y (INVX1)
0.26    0.92 v _2942_/Y (NAND2X1)
0.09    1.01 ^ _2943_/Y (INVX8)
0.21    1.22 ^ BUFX2_insert215/Y (BUFX2)
0.69    1.91 v _2949_/Y (NAND2X1)
0.32    2.23 ^ _3019_/Y (OAI22X1)
0.12    2.35 v _3023_/Y (NOR2X1)
0.15    2.50 ^ _3042_/Y (NAND3X1)
0.07    2.57 v _3442_/Y (INVX1)
0.10    2.66 ^ _3443_/Y (OAI21X1)
0.06    2.73 v _3446_/Y (NAND3X1)
0.16    2.89 ^ _3447_/Y (NAND2X1)
0.15    3.04 v _3657_/Y (INVX4)
0.11    3.15 ^ _3811_/Y (AOI21X1)
0.00    3.15 ^ _4378_/D (DFFPOSX1)
3.15   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4378_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.15   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4384_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3637_/CLK (DFFPOSX1)
0.43    0.43 v _3637_/Q (DFFPOSX1)
0.23    0.66 ^ _2941_/Y (INVX1)
0.26    0.92 v _2942_/Y (NAND2X1)
0.09    1.01 ^ _2943_/Y (INVX8)
0.21    1.22 ^ BUFX2_insert215/Y (BUFX2)
0.69    1.91 v _2949_/Y (NAND2X1)
0.32    2.23 ^ _3175_/Y (OAI22X1)
0.12    2.35 v _3179_/Y (NOR2X1)
0.15    2.50 ^ _3198_/Y (NAND3X1)
0.07    2.57 v _3484_/Y (INVX1)
0.10    2.66 ^ _3485_/Y (OAI21X1)
0.06    2.73 v _3488_/Y (NAND3X1)
0.16    2.89 ^ _3489_/Y (NAND2X1)
0.15    3.04 v _3675_/Y (INVX4)
0.11    3.15 ^ _3823_/Y (AOI21X1)
0.00    3.15 ^ _4384_/D (DFFPOSX1)
3.15   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4384_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.15   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4392_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3637_/CLK (DFFPOSX1)
0.43    0.43 v _3637_/Q (DFFPOSX1)
0.23    0.66 ^ _2941_/Y (INVX1)
0.26    0.92 v _2942_/Y (NAND2X1)
0.09    1.01 ^ _2943_/Y (INVX8)
0.21    1.22 ^ BUFX2_insert215/Y (BUFX2)
0.69    1.91 v _2949_/Y (NAND2X1)
0.32    2.23 ^ _2950_/Y (OAI22X1)
0.12    2.35 v _2957_/Y (NOR2X1)
0.15    2.50 ^ _2990_/Y (NAND3X1)
0.07    2.57 v _3424_/Y (INVX1)
0.10    2.66 ^ _3427_/Y (OAI21X1)
0.06    2.73 v _3432_/Y (NAND3X1)
0.16    2.89 ^ _3433_/Y (NAND2X1)
0.15    3.04 v _3647_/Y (INVX4)
0.11    3.15 ^ _3653_/Y (AOI21X1)
0.00    3.15 ^ _4392_/D (DFFPOSX1)
3.15   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4392_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.15   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4394_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3637_/CLK (DFFPOSX1)
0.43    0.43 v _3637_/Q (DFFPOSX1)
0.23    0.66 ^ _2941_/Y (INVX1)
0.26    0.92 v _2942_/Y (NAND2X1)
0.09    1.01 ^ _2943_/Y (INVX8)
0.21    1.22 ^ BUFX2_insert215/Y (BUFX2)
0.69    1.91 v _2949_/Y (NAND2X1)
0.32    2.23 ^ _3019_/Y (OAI22X1)
0.12    2.35 v _3023_/Y (NOR2X1)
0.15    2.50 ^ _3042_/Y (NAND3X1)
0.07    2.57 v _3442_/Y (INVX1)
0.10    2.66 ^ _3443_/Y (OAI21X1)
0.06    2.73 v _3446_/Y (NAND3X1)
0.16    2.89 ^ _3447_/Y (NAND2X1)
0.15    3.04 v _3657_/Y (INVX4)
0.11    3.15 ^ _3659_/Y (AOI21X1)
0.00    3.15 ^ _4394_/D (DFFPOSX1)
3.15   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4394_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.15   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4400_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3637_/CLK (DFFPOSX1)
0.43    0.43 v _3637_/Q (DFFPOSX1)
0.23    0.66 ^ _2941_/Y (INVX1)
0.26    0.92 v _2942_/Y (NAND2X1)
0.09    1.01 ^ _2943_/Y (INVX8)
0.21    1.22 ^ BUFX2_insert215/Y (BUFX2)
0.69    1.91 v _2949_/Y (NAND2X1)
0.32    2.23 ^ _3175_/Y (OAI22X1)
0.12    2.35 v _3179_/Y (NOR2X1)
0.15    2.50 ^ _3198_/Y (NAND3X1)
0.07    2.57 v _3484_/Y (INVX1)
0.10    2.66 ^ _3485_/Y (OAI21X1)
0.06    2.73 v _3488_/Y (NAND3X1)
0.16    2.89 ^ _3489_/Y (NAND2X1)
0.15    3.04 v _3675_/Y (INVX4)
0.11    3.15 ^ _3677_/Y (AOI21X1)
0.00    3.15 ^ _4400_/D (DFFPOSX1)
3.15   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4400_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.15   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4408_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3637_/CLK (DFFPOSX1)
0.43    0.43 v _3637_/Q (DFFPOSX1)
0.23    0.66 ^ _2941_/Y (INVX1)
0.26    0.92 v _2942_/Y (NAND2X1)
0.09    1.01 ^ _2943_/Y (INVX8)
0.21    1.22 ^ BUFX2_insert215/Y (BUFX2)
0.69    1.91 v _2949_/Y (NAND2X1)
0.32    2.23 ^ _2950_/Y (OAI22X1)
0.12    2.35 v _2957_/Y (NOR2X1)
0.15    2.50 ^ _2990_/Y (NAND3X1)
0.07    2.57 v _3424_/Y (INVX1)
0.10    2.66 ^ _3427_/Y (OAI21X1)
0.06    2.73 v _3432_/Y (NAND3X1)
0.16    2.89 ^ _3433_/Y (NAND2X1)
0.15    3.04 v _3647_/Y (INVX4)
0.11    3.15 ^ _4265_/Y (AOI21X1)
0.00    3.15 ^ _4408_/D (DFFPOSX1)
3.15   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4408_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.15   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4410_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3637_/CLK (DFFPOSX1)
0.43    0.43 v _3637_/Q (DFFPOSX1)
0.23    0.66 ^ _2941_/Y (INVX1)
0.26    0.92 v _2942_/Y (NAND2X1)
0.09    1.01 ^ _2943_/Y (INVX8)
0.21    1.22 ^ BUFX2_insert215/Y (BUFX2)
0.69    1.91 v _2949_/Y (NAND2X1)
0.32    2.23 ^ _3019_/Y (OAI22X1)
0.12    2.35 v _3023_/Y (NOR2X1)
0.15    2.50 ^ _3042_/Y (NAND3X1)
0.07    2.57 v _3442_/Y (INVX1)
0.10    2.66 ^ _3443_/Y (OAI21X1)
0.06    2.73 v _3446_/Y (NAND3X1)
0.16    2.89 ^ _3447_/Y (NAND2X1)
0.15    3.04 v _3657_/Y (INVX4)
0.11    3.15 ^ _4269_/Y (AOI21X1)
0.00    3.15 ^ _4410_/D (DFFPOSX1)
3.15   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4410_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.15   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4416_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3637_/CLK (DFFPOSX1)
0.43    0.43 v _3637_/Q (DFFPOSX1)
0.23    0.66 ^ _2941_/Y (INVX1)
0.26    0.92 v _2942_/Y (NAND2X1)
0.09    1.01 ^ _2943_/Y (INVX8)
0.21    1.22 ^ BUFX2_insert215/Y (BUFX2)
0.69    1.91 v _2949_/Y (NAND2X1)
0.32    2.23 ^ _3175_/Y (OAI22X1)
0.12    2.35 v _3179_/Y (NOR2X1)
0.15    2.50 ^ _3198_/Y (NAND3X1)
0.07    2.57 v _3484_/Y (INVX1)
0.10    2.66 ^ _3485_/Y (OAI21X1)
0.06    2.73 v _3488_/Y (NAND3X1)
0.16    2.89 ^ _3489_/Y (NAND2X1)
0.15    3.04 v _3675_/Y (INVX4)
0.11    3.15 ^ _4281_/Y (AOI21X1)
0.00    3.15 ^ _4416_/D (DFFPOSX1)
3.15   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4416_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.15   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4331_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3637_/CLK (DFFPOSX1)
0.43    0.43 v _3637_/Q (DFFPOSX1)
0.23    0.66 ^ _2941_/Y (INVX1)
0.26    0.92 v _2942_/Y (NAND2X1)
0.09    1.01 ^ _2943_/Y (INVX8)
0.21    1.22 ^ BUFX2_insert215/Y (BUFX2)
0.69    1.91 v _2949_/Y (NAND2X1)
0.32    2.23 ^ _3045_/Y (OAI22X1)
0.12    2.35 v _3049_/Y (NOR2X1)
0.15    2.50 ^ _3068_/Y (NAND3X1)
0.07    2.57 v _3449_/Y (INVX1)
0.10    2.66 ^ _3450_/Y (OAI21X1)
0.06    2.73 v _3453_/Y (NAND3X1)
0.16    2.89 ^ _3454_/Y (NAND2X1)
0.15    3.04 v _3660_/Y (INVX4)
0.11    3.15 ^ _3880_/Y (AOI21X1)
0.00    3.15 ^ _4331_/D (DFFPOSX1)
3.15   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4331_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.15   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4379_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3637_/CLK (DFFPOSX1)
0.43    0.43 v _3637_/Q (DFFPOSX1)
0.23    0.66 ^ _2941_/Y (INVX1)
0.26    0.92 v _2942_/Y (NAND2X1)
0.09    1.01 ^ _2943_/Y (INVX8)
0.21    1.22 ^ BUFX2_insert215/Y (BUFX2)
0.69    1.91 v _2949_/Y (NAND2X1)
0.32    2.23 ^ _3045_/Y (OAI22X1)
0.12    2.35 v _3049_/Y (NOR2X1)
0.15    2.50 ^ _3068_/Y (NAND3X1)
0.07    2.57 v _3449_/Y (INVX1)
0.10    2.66 ^ _3450_/Y (OAI21X1)
0.06    2.73 v _3453_/Y (NAND3X1)
0.16    2.89 ^ _3454_/Y (NAND2X1)
0.15    3.04 v _3660_/Y (INVX4)
0.11    3.15 ^ _3813_/Y (AOI21X1)
0.00    3.15 ^ _4379_/D (DFFPOSX1)
3.15   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4379_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.15   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4395_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3637_/CLK (DFFPOSX1)
0.43    0.43 v _3637_/Q (DFFPOSX1)
0.23    0.66 ^ _2941_/Y (INVX1)
0.26    0.92 v _2942_/Y (NAND2X1)
0.09    1.01 ^ _2943_/Y (INVX8)
0.21    1.22 ^ BUFX2_insert215/Y (BUFX2)
0.69    1.91 v _2949_/Y (NAND2X1)
0.32    2.23 ^ _3045_/Y (OAI22X1)
0.12    2.35 v _3049_/Y (NOR2X1)
0.15    2.50 ^ _3068_/Y (NAND3X1)
0.07    2.57 v _3449_/Y (INVX1)
0.10    2.66 ^ _3450_/Y (OAI21X1)
0.06    2.73 v _3453_/Y (NAND3X1)
0.16    2.89 ^ _3454_/Y (NAND2X1)
0.15    3.04 v _3660_/Y (INVX4)
0.11    3.15 ^ _3662_/Y (AOI21X1)
0.00    3.15 ^ _4395_/D (DFFPOSX1)
3.15   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4395_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.15   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4411_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3637_/CLK (DFFPOSX1)
0.43    0.43 v _3637_/Q (DFFPOSX1)
0.23    0.66 ^ _2941_/Y (INVX1)
0.26    0.92 v _2942_/Y (NAND2X1)
0.09    1.01 ^ _2943_/Y (INVX8)
0.21    1.22 ^ BUFX2_insert215/Y (BUFX2)
0.69    1.91 v _2949_/Y (NAND2X1)
0.32    2.23 ^ _3045_/Y (OAI22X1)
0.12    2.35 v _3049_/Y (NOR2X1)
0.15    2.50 ^ _3068_/Y (NAND3X1)
0.07    2.57 v _3449_/Y (INVX1)
0.10    2.66 ^ _3450_/Y (OAI21X1)
0.06    2.73 v _3453_/Y (NAND3X1)
0.16    2.89 ^ _3454_/Y (NAND2X1)
0.15    3.04 v _3660_/Y (INVX4)
0.11    3.15 ^ _4271_/Y (AOI21X1)
0.00    3.15 ^ _4411_/D (DFFPOSX1)
3.15   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4411_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-3.15   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4316_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3637_/CLK (DFFPOSX1)
0.43    0.43 v _3637_/Q (DFFPOSX1)
0.23    0.66 ^ _2941_/Y (INVX1)
0.26    0.92 v _2942_/Y (NAND2X1)
0.09    1.01 ^ _2943_/Y (INVX8)
0.21    1.22 ^ BUFX2_insert215/Y (BUFX2)
0.69    1.91 v _2949_/Y (NAND2X1)
0.32    2.23 ^ _3071_/Y (OAI22X1)
0.12    2.35 v _3075_/Y (NOR2X1)
0.15    2.50 ^ _3094_/Y (NAND3X1)
0.07    2.57 v _3456_/Y (INVX1)
0.10    2.66 ^ _3457_/Y (OAI21X1)
0.06    2.73 v _3460_/Y (NAND3X1)
0.16    2.89 ^ _3461_/Y (NAND2X1)
0.15    3.04 v _3663_/Y (INVX4)
0.11    3.15 ^ _3748_/Y (OAI21X1)
0.00    3.15 ^ _4316_/D (DFFPOSX1)
3.15   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4316_/CLK (DFFPOSX1)
-0.26   19.74   library setup time
19.74   data required time
---------------------------------------------------------
19.74   data required time
-3.15   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4317_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3637_/CLK (DFFPOSX1)
0.43    0.43 v _3637_/Q (DFFPOSX1)
0.23    0.66 ^ _2941_/Y (INVX1)
0.26    0.92 v _2942_/Y (NAND2X1)
0.09    1.01 ^ _2943_/Y (INVX8)
0.21    1.22 ^ BUFX2_insert215/Y (BUFX2)
0.69    1.91 v _2949_/Y (NAND2X1)
0.32    2.23 ^ _3097_/Y (OAI22X1)
0.12    2.35 v _3101_/Y (NOR2X1)
0.15    2.50 ^ _3120_/Y (NAND3X1)
0.07    2.57 v _3463_/Y (INVX1)
0.10    2.66 ^ _3464_/Y (OAI21X1)
0.06    2.73 v _3467_/Y (NAND3X1)
0.16    2.89 ^ _3468_/Y (NAND2X1)
0.15    3.04 v _3666_/Y (INVX4)
0.11    3.15 ^ _3750_/Y (OAI21X1)
0.00    3.15 ^ _4317_/D (DFFPOSX1)
3.15   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4317_/CLK (DFFPOSX1)
-0.26   19.74   library setup time
19.74   data required time
---------------------------------------------------------
19.74   data required time
-3.15   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4348_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3637_/CLK (DFFPOSX1)
0.43    0.43 v _3637_/Q (DFFPOSX1)
0.23    0.66 ^ _2941_/Y (INVX1)
0.26    0.92 v _2942_/Y (NAND2X1)
0.09    1.01 ^ _2943_/Y (INVX8)
0.21    1.22 ^ BUFX2_insert215/Y (BUFX2)
0.69    1.91 v _2949_/Y (NAND2X1)
0.32    2.23 ^ _3071_/Y (OAI22X1)
0.12    2.35 v _3075_/Y (NOR2X1)
0.15    2.50 ^ _3094_/Y (NAND3X1)
0.07    2.57 v _3456_/Y (INVX1)
0.10    2.66 ^ _3457_/Y (OAI21X1)
0.06    2.73 v _3460_/Y (NAND3X1)
0.16    2.89 ^ _3461_/Y (NAND2X1)
0.15    3.04 v _3663_/Y (INVX4)
0.11    3.15 ^ _3782_/Y (OAI21X1)
0.00    3.15 ^ _4348_/D (DFFPOSX1)
3.15   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4348_/CLK (DFFPOSX1)
-0.26   19.74   library setup time
19.74   data required time
---------------------------------------------------------
19.74   data required time
-3.15   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4349_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3637_/CLK (DFFPOSX1)
0.43    0.43 v _3637_/Q (DFFPOSX1)
0.23    0.66 ^ _2941_/Y (INVX1)
0.26    0.92 v _2942_/Y (NAND2X1)
0.09    1.01 ^ _2943_/Y (INVX8)
0.21    1.22 ^ BUFX2_insert215/Y (BUFX2)
0.69    1.91 v _2949_/Y (NAND2X1)
0.32    2.23 ^ _3097_/Y (OAI22X1)
0.12    2.35 v _3101_/Y (NOR2X1)
0.15    2.50 ^ _3120_/Y (NAND3X1)
0.07    2.57 v _3463_/Y (INVX1)
0.10    2.66 ^ _3464_/Y (OAI21X1)
0.06    2.73 v _3467_/Y (NAND3X1)
0.16    2.89 ^ _3468_/Y (NAND2X1)
0.15    3.04 v _3666_/Y (INVX4)
0.11    3.15 ^ _3784_/Y (OAI21X1)
0.00    3.15 ^ _4349_/D (DFFPOSX1)
3.15   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4349_/CLK (DFFPOSX1)
-0.26   19.74   library setup time
19.74   data required time
---------------------------------------------------------
19.74   data required time
-3.15   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4298_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3637_/CLK (DFFPOSX1)
0.43    0.43 v _3637_/Q (DFFPOSX1)
0.23    0.66 ^ _2941_/Y (INVX1)
0.26    0.92 v _2942_/Y (NAND2X1)
0.09    1.01 ^ _2943_/Y (INVX8)
0.21    1.22 ^ BUFX2_insert215/Y (BUFX2)
0.69    1.91 v _2949_/Y (NAND2X1)
0.32    2.23 ^ _3019_/Y (OAI22X1)
0.12    2.35 v _3023_/Y (NOR2X1)
0.15    2.50 ^ _3042_/Y (NAND3X1)
0.07    2.57 v _3442_/Y (INVX1)
0.10    2.66 ^ _3443_/Y (OAI21X1)
0.06    2.73 v _3446_/Y (NAND3X1)
0.16    2.89 ^ _3447_/Y (NAND2X1)
0.15    3.04 v _3657_/Y (INVX4)
0.11    3.15 ^ _3845_/Y (OAI21X1)
0.00    3.15 ^ _4298_/D (DFFPOSX1)
3.15   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4298_/CLK (DFFPOSX1)
-0.26   19.74   library setup time
19.74   data required time
---------------------------------------------------------
19.74   data required time
-3.15   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4304_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3637_/CLK (DFFPOSX1)
0.43    0.43 v _3637_/Q (DFFPOSX1)
0.23    0.66 ^ _2941_/Y (INVX1)
0.26    0.92 v _2942_/Y (NAND2X1)
0.09    1.01 ^ _2943_/Y (INVX8)
0.21    1.22 ^ BUFX2_insert215/Y (BUFX2)
0.69    1.91 v _2949_/Y (NAND2X1)
0.32    2.23 ^ _3175_/Y (OAI22X1)
0.12    2.35 v _3179_/Y (NOR2X1)
0.15    2.50 ^ _3198_/Y (NAND3X1)
0.07    2.57 v _3484_/Y (INVX1)
0.10    2.66 ^ _3485_/Y (OAI21X1)
0.06    2.73 v _3488_/Y (NAND3X1)
0.16    2.89 ^ _3489_/Y (NAND2X1)
0.15    3.04 v _3675_/Y (INVX4)
0.11    3.15 ^ _3857_/Y (OAI21X1)
0.00    3.15 ^ _4304_/D (DFFPOSX1)
3.15   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4304_/CLK (DFFPOSX1)
-0.26   19.74   library setup time
19.74   data required time
---------------------------------------------------------
19.74   data required time
-3.15   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4320_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3637_/CLK (DFFPOSX1)
0.43    0.43 v _3637_/Q (DFFPOSX1)
0.23    0.66 ^ _2941_/Y (INVX1)
0.26    0.92 v _2942_/Y (NAND2X1)
0.09    1.01 ^ _2943_/Y (INVX8)
0.21    1.22 ^ BUFX2_insert215/Y (BUFX2)
0.69    1.91 v _2949_/Y (NAND2X1)
0.32    2.23 ^ _3175_/Y (OAI22X1)
0.12    2.35 v _3179_/Y (NOR2X1)
0.15    2.50 ^ _3198_/Y (NAND3X1)
0.07    2.57 v _3484_/Y (INVX1)
0.10    2.66 ^ _3485_/Y (OAI21X1)
0.06    2.73 v _3488_/Y (NAND3X1)
0.16    2.89 ^ _3489_/Y (NAND2X1)
0.15    3.04 v _3675_/Y (INVX4)
0.11    3.15 ^ _3756_/Y (OAI21X1)
0.00    3.15 ^ _4320_/D (DFFPOSX1)
3.15   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4320_/CLK (DFFPOSX1)
-0.26   19.74   library setup time
19.74   data required time
---------------------------------------------------------
19.74   data required time
-3.15   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4352_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3637_/CLK (DFFPOSX1)
0.43    0.43 v _3637_/Q (DFFPOSX1)
0.23    0.66 ^ _2941_/Y (INVX1)
0.26    0.92 v _2942_/Y (NAND2X1)
0.09    1.01 ^ _2943_/Y (INVX8)
0.21    1.22 ^ BUFX2_insert215/Y (BUFX2)
0.69    1.91 v _2949_/Y (NAND2X1)
0.32    2.23 ^ _3175_/Y (OAI22X1)
0.12    2.35 v _3179_/Y (NOR2X1)
0.15    2.50 ^ _3198_/Y (NAND3X1)
0.07    2.57 v _3484_/Y (INVX1)
0.10    2.66 ^ _3485_/Y (OAI21X1)
0.06    2.73 v _3488_/Y (NAND3X1)
0.16    2.89 ^ _3489_/Y (NAND2X1)
0.15    3.04 v _3675_/Y (INVX4)
0.11    3.15 ^ _3790_/Y (OAI21X1)
0.00    3.15 ^ _4352_/D (DFFPOSX1)
3.15   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4352_/CLK (DFFPOSX1)
-0.26   19.74   library setup time
19.74   data required time
---------------------------------------------------------
19.74   data required time
-3.15   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4346_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3637_/CLK (DFFPOSX1)
0.43    0.43 v _3637_/Q (DFFPOSX1)
0.23    0.66 ^ _2941_/Y (INVX1)
0.26    0.92 v _2942_/Y (NAND2X1)
0.09    1.01 ^ _2943_/Y (INVX8)
0.21    1.22 ^ BUFX2_insert215/Y (BUFX2)
0.69    1.91 v _2949_/Y (NAND2X1)
0.32    2.23 ^ _3019_/Y (OAI22X1)
0.12    2.35 v _3023_/Y (NOR2X1)
0.15    2.50 ^ _3042_/Y (NAND3X1)
0.07    2.57 v _3442_/Y (INVX1)
0.10    2.66 ^ _3443_/Y (OAI21X1)
0.06    2.73 v _3446_/Y (NAND3X1)
0.16    2.89 ^ _3447_/Y (NAND2X1)
0.15    3.04 v _3657_/Y (INVX4)
0.11    3.15 ^ _3778_/Y (OAI21X1)
0.00    3.15 ^ _4346_/D (DFFPOSX1)
3.15   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4346_/CLK (DFFPOSX1)
-0.26   19.74   library setup time
19.74   data required time
---------------------------------------------------------
19.74   data required time
-3.15   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4347_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3637_/CLK (DFFPOSX1)
0.43    0.43 v _3637_/Q (DFFPOSX1)
0.23    0.66 ^ _2941_/Y (INVX1)
0.26    0.92 v _2942_/Y (NAND2X1)
0.09    1.01 ^ _2943_/Y (INVX8)
0.21    1.22 ^ BUFX2_insert215/Y (BUFX2)
0.69    1.91 v _2949_/Y (NAND2X1)
0.32    2.23 ^ _3045_/Y (OAI22X1)
0.12    2.35 v _3049_/Y (NOR2X1)
0.15    2.50 ^ _3068_/Y (NAND3X1)
0.07    2.57 v _3449_/Y (INVX1)
0.10    2.66 ^ _3450_/Y (OAI21X1)
0.06    2.73 v _3453_/Y (NAND3X1)
0.16    2.89 ^ _3454_/Y (NAND2X1)
0.15    3.04 v _3660_/Y (INVX4)
0.11    3.15 ^ _3780_/Y (OAI21X1)
0.00    3.15 ^ _4347_/D (DFFPOSX1)
3.15   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4347_/CLK (DFFPOSX1)
-0.26   19.74   library setup time
19.74   data required time
---------------------------------------------------------
19.74   data required time
-3.15   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4300_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3637_/CLK (DFFPOSX1)
0.43    0.43 v _3637_/Q (DFFPOSX1)
0.23    0.66 ^ _2941_/Y (INVX1)
0.26    0.92 v _2942_/Y (NAND2X1)
0.09    1.01 ^ _2943_/Y (INVX8)
0.21    1.22 ^ BUFX2_insert215/Y (BUFX2)
0.69    1.91 v _2949_/Y (NAND2X1)
0.32    2.23 ^ _3071_/Y (OAI22X1)
0.12    2.35 v _3075_/Y (NOR2X1)
0.15    2.50 ^ _3094_/Y (NAND3X1)
0.07    2.57 v _3456_/Y (INVX1)
0.10    2.66 ^ _3457_/Y (OAI21X1)
0.06    2.73 v _3460_/Y (NAND3X1)
0.16    2.89 ^ _3461_/Y (NAND2X1)
0.15    3.04 v _3663_/Y (INVX4)
0.11    3.15 ^ _3849_/Y (OAI21X1)
0.00    3.15 ^ _4300_/D (DFFPOSX1)
3.15   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4300_/CLK (DFFPOSX1)
-0.26   19.74   library setup time
19.74   data required time
---------------------------------------------------------
19.74   data required time
-3.15   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4301_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3637_/CLK (DFFPOSX1)
0.43    0.43 v _3637_/Q (DFFPOSX1)
0.23    0.66 ^ _2941_/Y (INVX1)
0.26    0.92 v _2942_/Y (NAND2X1)
0.09    1.01 ^ _2943_/Y (INVX8)
0.21    1.22 ^ BUFX2_insert215/Y (BUFX2)
0.69    1.91 v _2949_/Y (NAND2X1)
0.32    2.23 ^ _3097_/Y (OAI22X1)
0.12    2.35 v _3101_/Y (NOR2X1)
0.15    2.50 ^ _3120_/Y (NAND3X1)
0.07    2.57 v _3463_/Y (INVX1)
0.10    2.66 ^ _3464_/Y (OAI21X1)
0.06    2.73 v _3467_/Y (NAND3X1)
0.16    2.89 ^ _3468_/Y (NAND2X1)
0.15    3.04 v _3666_/Y (INVX4)
0.11    3.15 ^ _3851_/Y (OAI21X1)
0.00    3.15 ^ _4301_/D (DFFPOSX1)
3.15   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4301_/CLK (DFFPOSX1)
-0.26   19.74   library setup time
19.74   data required time
---------------------------------------------------------
19.74   data required time
-3.15   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4345_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3637_/CLK (DFFPOSX1)
0.43    0.43 v _3637_/Q (DFFPOSX1)
0.23    0.66 ^ _2941_/Y (INVX1)
0.26    0.92 v _2942_/Y (NAND2X1)
0.09    1.01 ^ _2943_/Y (INVX8)
0.21    1.22 ^ BUFX2_insert215/Y (BUFX2)
0.69    1.91 v _2949_/Y (NAND2X1)
0.32    2.23 ^ _2993_/Y (OAI22X1)
0.12    2.35 v _2997_/Y (NOR2X1)
0.15    2.50 ^ _3016_/Y (NAND3X1)
0.07    2.57 v _3435_/Y (INVX1)
0.10    2.66 ^ _3436_/Y (OAI21X1)
0.06    2.73 v _3439_/Y (NAND3X1)
0.16    2.89 ^ _3440_/Y (NAND2X1)
0.15    3.04 v _3654_/Y (INVX4)
0.11    3.15 ^ _3776_/Y (OAI21X1)
0.00    3.15 ^ _4345_/D (DFFPOSX1)
3.15   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4345_/CLK (DFFPOSX1)
-0.26   19.74   library setup time
19.74   data required time
---------------------------------------------------------
19.74   data required time
-3.15   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4314_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3637_/CLK (DFFPOSX1)
0.43    0.43 v _3637_/Q (DFFPOSX1)
0.23    0.66 ^ _2941_/Y (INVX1)
0.26    0.92 v _2942_/Y (NAND2X1)
0.09    1.01 ^ _2943_/Y (INVX8)
0.21    1.22 ^ BUFX2_insert215/Y (BUFX2)
0.69    1.91 v _2949_/Y (NAND2X1)
0.32    2.23 ^ _3019_/Y (OAI22X1)
0.12    2.35 v _3023_/Y (NOR2X1)
0.15    2.50 ^ _3042_/Y (NAND3X1)
0.07    2.57 v _3442_/Y (INVX1)
0.10    2.66 ^ _3443_/Y (OAI21X1)
0.06    2.73 v _3446_/Y (NAND3X1)
0.16    2.89 ^ _3447_/Y (NAND2X1)
0.15    3.04 v _3657_/Y (INVX4)
0.11    3.15 ^ _3744_/Y (OAI21X1)
0.00    3.15 ^ _4314_/D (DFFPOSX1)
3.15   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4314_/CLK (DFFPOSX1)
-0.26   19.74   library setup time
19.74   data required time
---------------------------------------------------------
19.74   data required time
-3.15   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4344_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3637_/CLK (DFFPOSX1)
0.43    0.43 v _3637_/Q (DFFPOSX1)
0.23    0.66 ^ _2941_/Y (INVX1)
0.26    0.92 v _2942_/Y (NAND2X1)
0.09    1.01 ^ _2943_/Y (INVX8)
0.21    1.22 ^ BUFX2_insert215/Y (BUFX2)
0.69    1.91 v _2949_/Y (NAND2X1)
0.32    2.23 ^ _2950_/Y (OAI22X1)
0.12    2.35 v _2957_/Y (NOR2X1)
0.15    2.50 ^ _2990_/Y (NAND3X1)
0.07    2.57 v _3424_/Y (INVX1)
0.10    2.66 ^ _3427_/Y (OAI21X1)
0.06    2.73 v _3432_/Y (NAND3X1)
0.16    2.89 ^ _3433_/Y (NAND2X1)
0.15    3.04 v _3647_/Y (INVX4)
0.11    3.15 ^ _3774_/Y (OAI21X1)
0.00    3.15 ^ _4344_/D (DFFPOSX1)
3.15   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4344_/CLK (DFFPOSX1)
-0.26   19.74   library setup time
19.74   data required time
---------------------------------------------------------
19.74   data required time
-3.15   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4297_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3637_/CLK (DFFPOSX1)
0.43    0.43 v _3637_/Q (DFFPOSX1)
0.23    0.66 ^ _2941_/Y (INVX1)
0.26    0.92 v _2942_/Y (NAND2X1)
0.09    1.01 ^ _2943_/Y (INVX8)
0.21    1.22 ^ BUFX2_insert215/Y (BUFX2)
0.69    1.91 v _2949_/Y (NAND2X1)
0.32    2.23 ^ _2993_/Y (OAI22X1)
0.12    2.35 v _2997_/Y (NOR2X1)
0.15    2.50 ^ _3016_/Y (NAND3X1)
0.07    2.57 v _3435_/Y (INVX1)
0.10    2.66 ^ _3436_/Y (OAI21X1)
0.06    2.73 v _3439_/Y (NAND3X1)
0.16    2.89 ^ _3440_/Y (NAND2X1)
0.15    3.04 v _3654_/Y (INVX4)
0.11    3.15 ^ _3843_/Y (OAI21X1)
0.00    3.15 ^ _4297_/D (DFFPOSX1)
3.15   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4297_/CLK (DFFPOSX1)
-0.26   19.74   library setup time
19.74   data required time
---------------------------------------------------------
19.74   data required time
-3.15   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4313_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3637_/CLK (DFFPOSX1)
0.43    0.43 v _3637_/Q (DFFPOSX1)
0.23    0.66 ^ _2941_/Y (INVX1)
0.26    0.92 v _2942_/Y (NAND2X1)
0.09    1.01 ^ _2943_/Y (INVX8)
0.21    1.22 ^ BUFX2_insert215/Y (BUFX2)
0.69    1.91 v _2949_/Y (NAND2X1)
0.32    2.23 ^ _2993_/Y (OAI22X1)
0.12    2.35 v _2997_/Y (NOR2X1)
0.15    2.50 ^ _3016_/Y (NAND3X1)
0.07    2.57 v _3435_/Y (INVX1)
0.10    2.66 ^ _3436_/Y (OAI21X1)
0.06    2.73 v _3439_/Y (NAND3X1)
0.16    2.89 ^ _3440_/Y (NAND2X1)
0.15    3.04 v _3654_/Y (INVX4)
0.11    3.15 ^ _3742_/Y (OAI21X1)
0.00    3.15 ^ _4313_/D (DFFPOSX1)
3.15   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4313_/CLK (DFFPOSX1)
-0.26   19.74   library setup time
19.74   data required time
---------------------------------------------------------
19.74   data required time
-3.15   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4296_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3637_/CLK (DFFPOSX1)
0.43    0.43 v _3637_/Q (DFFPOSX1)
0.23    0.66 ^ _2941_/Y (INVX1)
0.26    0.92 v _2942_/Y (NAND2X1)
0.09    1.01 ^ _2943_/Y (INVX8)
0.21    1.22 ^ BUFX2_insert215/Y (BUFX2)
0.69    1.91 v _2949_/Y (NAND2X1)
0.32    2.23 ^ _2950_/Y (OAI22X1)
0.12    2.35 v _2957_/Y (NOR2X1)
0.15    2.50 ^ _2990_/Y (NAND3X1)
0.07    2.57 v _3424_/Y (INVX1)
0.10    2.66 ^ _3427_/Y (OAI21X1)
0.06    2.73 v _3432_/Y (NAND3X1)
0.16    2.89 ^ _3433_/Y (NAND2X1)
0.15    3.04 v _3647_/Y (INVX4)
0.11    3.15 ^ _3841_/Y (OAI21X1)
0.00    3.15 ^ _4296_/D (DFFPOSX1)
3.15   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4296_/CLK (DFFPOSX1)
-0.26   19.74   library setup time
19.74   data required time
---------------------------------------------------------
19.74   data required time
-3.15   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4312_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3637_/CLK (DFFPOSX1)
0.43    0.43 v _3637_/Q (DFFPOSX1)
0.23    0.66 ^ _2941_/Y (INVX1)
0.26    0.92 v _2942_/Y (NAND2X1)
0.09    1.01 ^ _2943_/Y (INVX8)
0.21    1.22 ^ BUFX2_insert215/Y (BUFX2)
0.69    1.91 v _2949_/Y (NAND2X1)
0.32    2.23 ^ _2950_/Y (OAI22X1)
0.12    2.35 v _2957_/Y (NOR2X1)
0.15    2.50 ^ _2990_/Y (NAND3X1)
0.07    2.57 v _3424_/Y (INVX1)
0.10    2.66 ^ _3427_/Y (OAI21X1)
0.06    2.73 v _3432_/Y (NAND3X1)
0.16    2.89 ^ _3433_/Y (NAND2X1)
0.15    3.04 v _3647_/Y (INVX4)
0.11    3.15 ^ _3740_/Y (OAI21X1)
0.00    3.15 ^ _4312_/D (DFFPOSX1)
3.15   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4312_/CLK (DFFPOSX1)
-0.26   19.74   library setup time
19.74   data required time
---------------------------------------------------------
19.74   data required time
-3.15   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4299_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3637_/CLK (DFFPOSX1)
0.43    0.43 v _3637_/Q (DFFPOSX1)
0.23    0.66 ^ _2941_/Y (INVX1)
0.26    0.92 v _2942_/Y (NAND2X1)
0.09    1.01 ^ _2943_/Y (INVX8)
0.21    1.22 ^ BUFX2_insert215/Y (BUFX2)
0.69    1.91 v _2949_/Y (NAND2X1)
0.32    2.23 ^ _3045_/Y (OAI22X1)
0.12    2.35 v _3049_/Y (NOR2X1)
0.15    2.50 ^ _3068_/Y (NAND3X1)
0.07    2.57 v _3449_/Y (INVX1)
0.10    2.66 ^ _3450_/Y (OAI21X1)
0.06    2.73 v _3453_/Y (NAND3X1)
0.16    2.89 ^ _3454_/Y (NAND2X1)
0.15    3.04 v _3660_/Y (INVX4)
0.11    3.15 ^ _3847_/Y (OAI21X1)
0.00    3.15 ^ _4299_/D (DFFPOSX1)
3.15   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4299_/CLK (DFFPOSX1)
-0.26   19.74   library setup time
19.74   data required time
---------------------------------------------------------
19.74   data required time
-3.15   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4315_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3637_/CLK (DFFPOSX1)
0.43    0.43 v _3637_/Q (DFFPOSX1)
0.23    0.66 ^ _2941_/Y (INVX1)
0.26    0.92 v _2942_/Y (NAND2X1)
0.09    1.01 ^ _2943_/Y (INVX8)
0.21    1.22 ^ BUFX2_insert215/Y (BUFX2)
0.69    1.91 v _2949_/Y (NAND2X1)
0.32    2.23 ^ _3045_/Y (OAI22X1)
0.12    2.35 v _3049_/Y (NOR2X1)
0.15    2.50 ^ _3068_/Y (NAND3X1)
0.07    2.57 v _3449_/Y (INVX1)
0.10    2.66 ^ _3450_/Y (OAI21X1)
0.06    2.73 v _3453_/Y (NAND3X1)
0.16    2.89 ^ _3454_/Y (NAND2X1)
0.15    3.04 v _3660_/Y (INVX4)
0.11    3.15 ^ _3746_/Y (OAI21X1)
0.00    3.15 ^ _4315_/D (DFFPOSX1)
3.15   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4315_/CLK (DFFPOSX1)
-0.26   19.74   library setup time
19.74   data required time
---------------------------------------------------------
19.74   data required time
-3.15   data arrival time
---------------------------------------------------------
16.58   slack (MET)


Startpoint: _3634_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4577_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3634_/CLK (DFFPOSX1)
0.47    0.47 v _3634_/Q (DFFPOSX1)
0.27    0.73 ^ _3382_/Y (INVX1)
0.20    0.94 v _3383_/Y (NOR2X1)
0.15    1.09 ^ _3404_/Y (NAND3X1)
0.10    1.19 v _3405_/Y (AOI21X1)
0.18    1.37 ^ _3406_/Y (OAI21X1)
0.14    1.51 v _4458_/Y (INVX1)
0.81    2.32 ^ _4463_/Y (NOR2X1)
0.12    2.44 v _4542_/Y (AOI22X1)
0.15    2.60 ^ _4543_/Y (OAI21X1)
0.12    2.71 ^ _4544_/Y (AND2X2)
0.00    2.71 ^ _4577_/D (DFFPOSX1)
2.71   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4577_/CLK (DFFPOSX1)
-0.28   19.72   library setup time
19.72   data required time
---------------------------------------------------------
19.72   data required time
-2.71   data arrival time
---------------------------------------------------------
17.01   slack (MET)


Startpoint: _3634_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4576_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3634_/CLK (DFFPOSX1)
0.47    0.47 v _3634_/Q (DFFPOSX1)
0.27    0.73 ^ _3382_/Y (INVX1)
0.20    0.94 v _3383_/Y (NOR2X1)
0.15    1.09 ^ _3404_/Y (NAND3X1)
0.10    1.19 v _3405_/Y (AOI21X1)
0.18    1.37 ^ _3406_/Y (OAI21X1)
0.14    1.51 v _4458_/Y (INVX1)
0.81    2.32 ^ _4463_/Y (NOR2X1)
0.12    2.44 v _4536_/Y (AOI22X1)
0.15    2.60 ^ _4537_/Y (OAI21X1)
0.12    2.71 ^ _4538_/Y (AND2X2)
0.00    2.71 ^ _4576_/D (DFFPOSX1)
2.71   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4576_/CLK (DFFPOSX1)
-0.28   19.72   library setup time
19.72   data required time
---------------------------------------------------------
19.72   data required time
-2.71   data arrival time
---------------------------------------------------------
17.01   slack (MET)


Startpoint: _3634_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4578_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3634_/CLK (DFFPOSX1)
0.47    0.47 v _3634_/Q (DFFPOSX1)
0.27    0.73 ^ _3382_/Y (INVX1)
0.20    0.94 v _3383_/Y (NOR2X1)
0.15    1.09 ^ _3404_/Y (NAND3X1)
0.10    1.19 v _3405_/Y (AOI21X1)
0.18    1.37 ^ _3406_/Y (OAI21X1)
0.14    1.51 v _4458_/Y (INVX1)
0.81    2.32 ^ _4463_/Y (NOR2X1)
0.12    2.44 v _4549_/Y (AOI22X1)
0.15    2.60 ^ _4550_/Y (OAI21X1)
0.12    2.71 ^ _4551_/Y (AND2X2)
0.00    2.71 ^ _4578_/D (DFFPOSX1)
2.71   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4578_/CLK (DFFPOSX1)
-0.28   19.72   library setup time
19.72   data required time
---------------------------------------------------------
19.72   data required time
-2.71   data arrival time
---------------------------------------------------------
17.01   slack (MET)


Startpoint: _3634_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4580_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3634_/CLK (DFFPOSX1)
0.47    0.47 v _3634_/Q (DFFPOSX1)
0.27    0.73 ^ _3382_/Y (INVX1)
0.20    0.94 v _3383_/Y (NOR2X1)
0.15    1.09 ^ _3404_/Y (NAND3X1)
0.10    1.19 v _3405_/Y (AOI21X1)
0.18    1.37 ^ _3406_/Y (OAI21X1)
0.82    2.19 v _4462_/Y (NOR2X1)
0.30    2.50 ^ _4558_/Y (NAND2X1)
0.11    2.61 v _4564_/Y (AOI21X1)
0.00    2.61 v _4580_/D (DFFPOSX1)
2.61   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4580_/CLK (DFFPOSX1)
-0.28   19.72   library setup time
19.72   data required time
---------------------------------------------------------
19.72   data required time
-2.61   data arrival time
---------------------------------------------------------
17.12   slack (MET)


Startpoint: _3634_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4565_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3634_/CLK (DFFPOSX1)
0.47    0.47 v _3634_/Q (DFFPOSX1)
0.27    0.73 ^ _3382_/Y (INVX1)
0.20    0.94 v _3383_/Y (NOR2X1)
0.15    1.09 ^ _3404_/Y (NAND3X1)
0.10    1.19 v _3405_/Y (AOI21X1)
0.18    1.37 ^ _3406_/Y (OAI21X1)
0.14    1.51 v _4458_/Y (INVX1)
0.81    2.32 ^ _4463_/Y (NOR2X1)
0.15    2.47 v _4464_/Y (AOI22X1)
0.13    2.61 ^ _4465_/Y (AOI21X1)
0.00    2.61 ^ _4565_/D (DFFPOSX1)
2.61   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4565_/CLK (DFFPOSX1)
-0.26   19.74   library setup time
19.74   data required time
---------------------------------------------------------
19.74   data required time
-2.61   data arrival time
---------------------------------------------------------
17.14   slack (MET)


Startpoint: _3634_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4566_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3634_/CLK (DFFPOSX1)
0.47    0.47 v _3634_/Q (DFFPOSX1)
0.27    0.73 ^ _3382_/Y (INVX1)
0.20    0.94 v _3383_/Y (NOR2X1)
0.15    1.09 ^ _3404_/Y (NAND3X1)
0.10    1.19 v _3405_/Y (AOI21X1)
0.18    1.37 ^ _3406_/Y (OAI21X1)
0.14    1.51 v _4458_/Y (INVX1)
0.81    2.32 ^ _4463_/Y (NOR2X1)
0.15    2.47 v _4470_/Y (AOI22X1)
0.13    2.61 ^ _4471_/Y (AOI21X1)
0.00    2.61 ^ _4566_/D (DFFPOSX1)
2.61   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4566_/CLK (DFFPOSX1)
-0.26   19.74   library setup time
19.74   data required time
---------------------------------------------------------
19.74   data required time
-2.61   data arrival time
---------------------------------------------------------
17.14   slack (MET)


Startpoint: _3634_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4567_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3634_/CLK (DFFPOSX1)
0.47    0.47 v _3634_/Q (DFFPOSX1)
0.27    0.73 ^ _3382_/Y (INVX1)
0.20    0.94 v _3383_/Y (NOR2X1)
0.15    1.09 ^ _3404_/Y (NAND3X1)
0.10    1.19 v _3405_/Y (AOI21X1)
0.18    1.37 ^ _3406_/Y (OAI21X1)
0.14    1.51 v _4458_/Y (INVX1)
0.81    2.32 ^ _4463_/Y (NOR2X1)
0.15    2.47 v _4476_/Y (AOI22X1)
0.13    2.61 ^ _4477_/Y (AOI21X1)
0.00    2.61 ^ _4567_/D (DFFPOSX1)
2.61   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4567_/CLK (DFFPOSX1)
-0.26   19.74   library setup time
19.74   data required time
---------------------------------------------------------
19.74   data required time
-2.61   data arrival time
---------------------------------------------------------
17.14   slack (MET)


Startpoint: _3634_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4568_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3634_/CLK (DFFPOSX1)
0.47    0.47 v _3634_/Q (DFFPOSX1)
0.27    0.73 ^ _3382_/Y (INVX1)
0.20    0.94 v _3383_/Y (NOR2X1)
0.15    1.09 ^ _3404_/Y (NAND3X1)
0.10    1.19 v _3405_/Y (AOI21X1)
0.18    1.37 ^ _3406_/Y (OAI21X1)
0.82    2.19 v _4462_/Y (NOR2X1)
0.27    2.46 ^ _4483_/Y (AOI22X1)
0.12    2.58 v _4484_/Y (AOI21X1)
0.00    2.58 v _4568_/D (DFFPOSX1)
2.58   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4568_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-2.58   data arrival time
---------------------------------------------------------
17.14   slack (MET)


Startpoint: _3634_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4569_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3634_/CLK (DFFPOSX1)
0.47    0.47 v _3634_/Q (DFFPOSX1)
0.27    0.73 ^ _3382_/Y (INVX1)
0.20    0.94 v _3383_/Y (NOR2X1)
0.15    1.09 ^ _3404_/Y (NAND3X1)
0.10    1.19 v _3405_/Y (AOI21X1)
0.18    1.37 ^ _3406_/Y (OAI21X1)
0.82    2.19 v _4462_/Y (NOR2X1)
0.27    2.46 ^ _4490_/Y (AOI22X1)
0.12    2.58 v _4491_/Y (AOI21X1)
0.00    2.58 v _4569_/D (DFFPOSX1)
2.58   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4569_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-2.58   data arrival time
---------------------------------------------------------
17.14   slack (MET)


Startpoint: _3634_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4570_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3634_/CLK (DFFPOSX1)
0.47    0.47 v _3634_/Q (DFFPOSX1)
0.27    0.73 ^ _3382_/Y (INVX1)
0.20    0.94 v _3383_/Y (NOR2X1)
0.15    1.09 ^ _3404_/Y (NAND3X1)
0.10    1.19 v _3405_/Y (AOI21X1)
0.18    1.37 ^ _3406_/Y (OAI21X1)
0.82    2.19 v _4462_/Y (NOR2X1)
0.27    2.46 ^ _4497_/Y (AOI22X1)
0.12    2.58 v _4498_/Y (AOI21X1)
0.00    2.58 v _4570_/D (DFFPOSX1)
2.58   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4570_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-2.58   data arrival time
---------------------------------------------------------
17.14   slack (MET)


Startpoint: _3634_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4571_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3634_/CLK (DFFPOSX1)
0.47    0.47 v _3634_/Q (DFFPOSX1)
0.27    0.73 ^ _3382_/Y (INVX1)
0.20    0.94 v _3383_/Y (NOR2X1)
0.15    1.09 ^ _3404_/Y (NAND3X1)
0.10    1.19 v _3405_/Y (AOI21X1)
0.18    1.37 ^ _3406_/Y (OAI21X1)
0.82    2.19 v _4462_/Y (NOR2X1)
0.27    2.46 ^ _4503_/Y (AOI22X1)
0.12    2.58 v _4504_/Y (AOI21X1)
0.00    2.58 v _4571_/D (DFFPOSX1)
2.58   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4571_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-2.58   data arrival time
---------------------------------------------------------
17.14   slack (MET)


Startpoint: _3634_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4572_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3634_/CLK (DFFPOSX1)
0.47    0.47 v _3634_/Q (DFFPOSX1)
0.27    0.73 ^ _3382_/Y (INVX1)
0.20    0.94 v _3383_/Y (NOR2X1)
0.15    1.09 ^ _3404_/Y (NAND3X1)
0.10    1.19 v _3405_/Y (AOI21X1)
0.18    1.37 ^ _3406_/Y (OAI21X1)
0.82    2.19 v _4462_/Y (NOR2X1)
0.27    2.46 ^ _4510_/Y (AOI22X1)
0.12    2.58 v _4511_/Y (AOI21X1)
0.00    2.58 v _4572_/D (DFFPOSX1)
2.58   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4572_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-2.58   data arrival time
---------------------------------------------------------
17.14   slack (MET)


Startpoint: _3634_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4573_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3634_/CLK (DFFPOSX1)
0.47    0.47 v _3634_/Q (DFFPOSX1)
0.27    0.73 ^ _3382_/Y (INVX1)
0.20    0.94 v _3383_/Y (NOR2X1)
0.15    1.09 ^ _3404_/Y (NAND3X1)
0.10    1.19 v _3405_/Y (AOI21X1)
0.18    1.37 ^ _3406_/Y (OAI21X1)
0.82    2.19 v _4462_/Y (NOR2X1)
0.27    2.46 ^ _4517_/Y (AOI22X1)
0.12    2.58 v _4518_/Y (AOI21X1)
0.00    2.58 v _4573_/D (DFFPOSX1)
2.58   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4573_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-2.58   data arrival time
---------------------------------------------------------
17.14   slack (MET)


Startpoint: _3634_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4574_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3634_/CLK (DFFPOSX1)
0.47    0.47 v _3634_/Q (DFFPOSX1)
0.27    0.73 ^ _3382_/Y (INVX1)
0.20    0.94 v _3383_/Y (NOR2X1)
0.15    1.09 ^ _3404_/Y (NAND3X1)
0.10    1.19 v _3405_/Y (AOI21X1)
0.18    1.37 ^ _3406_/Y (OAI21X1)
0.82    2.19 v _4462_/Y (NOR2X1)
0.27    2.46 ^ _4523_/Y (AOI22X1)
0.12    2.58 v _4524_/Y (AOI21X1)
0.00    2.58 v _4574_/D (DFFPOSX1)
2.58   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4574_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-2.58   data arrival time
---------------------------------------------------------
17.14   slack (MET)


Startpoint: _3634_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4575_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3634_/CLK (DFFPOSX1)
0.47    0.47 v _3634_/Q (DFFPOSX1)
0.27    0.73 ^ _3382_/Y (INVX1)
0.20    0.94 v _3383_/Y (NOR2X1)
0.15    1.09 ^ _3404_/Y (NAND3X1)
0.10    1.19 v _3405_/Y (AOI21X1)
0.18    1.37 ^ _3406_/Y (OAI21X1)
0.82    2.19 v _4462_/Y (NOR2X1)
0.27    2.46 ^ _4530_/Y (AOI22X1)
0.12    2.58 v _4531_/Y (AOI21X1)
0.00    2.58 v _4575_/D (DFFPOSX1)
2.58   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4575_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-2.58   data arrival time
---------------------------------------------------------
17.14   slack (MET)


Startpoint: _3634_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4579_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3634_/CLK (DFFPOSX1)
0.47    0.47 v _3634_/Q (DFFPOSX1)
0.27    0.73 ^ _3382_/Y (INVX1)
0.20    0.94 v _3383_/Y (NOR2X1)
0.15    1.09 ^ _3404_/Y (NAND3X1)
0.10    1.19 v _3405_/Y (AOI21X1)
0.18    1.37 ^ _3406_/Y (OAI21X1)
0.82    2.19 v _4462_/Y (NOR2X1)
0.27    2.46 ^ _4556_/Y (AOI22X1)
0.12    2.58 v _4557_/Y (AOI21X1)
0.00    2.58 v _4579_/D (DFFPOSX1)
2.58   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4579_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-2.58   data arrival time
---------------------------------------------------------
17.14   slack (MET)


Startpoint: _3634_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4431_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3634_/CLK (DFFPOSX1)
0.47    0.47 v _3634_/Q (DFFPOSX1)
0.27    0.73 ^ _3382_/Y (INVX1)
0.20    0.94 v _3383_/Y (NOR2X1)
0.16    1.10 ^ _3396_/Y (AOI22X1)
0.11    1.21 v _3398_/Y (OAI21X1)
0.14    1.35 ^ _3411_/Y (INVX1)
0.28    1.62 v _3917_/Y (NOR2X1)
0.38    2.00 v BUFX2_insert135/Y (BUFX2)
0.16    2.16 ^ _4173_/Y (OAI21X1)
0.09    2.25 v _4174_/Y (AOI21X1)
0.00    2.25 v _4431_/D (DFFPOSX1)
2.25   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4431_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-2.25   data arrival time
---------------------------------------------------------
17.48   slack (MET)


Startpoint: _3634_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4435_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3634_/CLK (DFFPOSX1)
0.47    0.47 v _3634_/Q (DFFPOSX1)
0.27    0.73 ^ _3382_/Y (INVX1)
0.20    0.94 v _3383_/Y (NOR2X1)
0.16    1.10 ^ _3396_/Y (AOI22X1)
0.11    1.21 v _3398_/Y (OAI21X1)
0.14    1.35 ^ _3411_/Y (INVX1)
0.28    1.62 v _3917_/Y (NOR2X1)
0.38    2.00 v BUFX2_insert137/Y (BUFX2)
0.16    2.16 ^ _4217_/Y (OAI21X1)
0.09    2.25 v _4218_/Y (AOI21X1)
0.00    2.25 v _4435_/D (DFFPOSX1)
2.25   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4435_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-2.25   data arrival time
---------------------------------------------------------
17.48   slack (MET)


Startpoint: _3634_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4436_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3634_/CLK (DFFPOSX1)
0.47    0.47 v _3634_/Q (DFFPOSX1)
0.27    0.73 ^ _3382_/Y (INVX1)
0.20    0.94 v _3383_/Y (NOR2X1)
0.16    1.10 ^ _3396_/Y (AOI22X1)
0.11    1.21 v _3398_/Y (OAI21X1)
0.14    1.35 ^ _3411_/Y (INVX1)
0.28    1.62 v _3917_/Y (NOR2X1)
0.38    2.00 v BUFX2_insert137/Y (BUFX2)
0.16    2.16 ^ _4228_/Y (OAI21X1)
0.09    2.25 v _4229_/Y (AOI21X1)
0.00    2.25 v _4436_/D (DFFPOSX1)
2.25   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4436_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-2.25   data arrival time
---------------------------------------------------------
17.48   slack (MET)


Startpoint: _3634_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4438_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3634_/CLK (DFFPOSX1)
0.47    0.47 v _3634_/Q (DFFPOSX1)
0.27    0.73 ^ _3382_/Y (INVX1)
0.20    0.94 v _3383_/Y (NOR2X1)
0.16    1.10 ^ _3396_/Y (AOI22X1)
0.11    1.21 v _3398_/Y (OAI21X1)
0.14    1.35 ^ _3411_/Y (INVX1)
0.28    1.62 v _3917_/Y (NOR2X1)
0.38    2.00 v BUFX2_insert137/Y (BUFX2)
0.16    2.16 ^ _4250_/Y (OAI21X1)
0.09    2.25 v _4251_/Y (AOI21X1)
0.00    2.25 v _4438_/D (DFFPOSX1)
2.25   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4438_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-2.25   data arrival time
---------------------------------------------------------
17.48   slack (MET)


Startpoint: _3634_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4441_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3634_/CLK (DFFPOSX1)
0.47    0.47 v _3634_/Q (DFFPOSX1)
0.27    0.73 ^ _3382_/Y (INVX1)
0.20    0.94 v _3383_/Y (NOR2X1)
0.16    1.10 ^ _3396_/Y (AOI22X1)
0.11    1.21 v _3398_/Y (OAI21X1)
0.14    1.35 ^ _3411_/Y (INVX1)
0.28    1.62 v _3917_/Y (NOR2X1)
0.38    2.00 v BUFX2_insert135/Y (BUFX2)
0.16    2.16 ^ _3929_/Y (OAI21X1)
0.09    2.25 v _3930_/Y (AOI21X1)
0.00    2.25 v _4441_/D (DFFPOSX1)
2.25   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4441_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-2.25   data arrival time
---------------------------------------------------------
17.48   slack (MET)


Startpoint: _3634_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4443_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.00    0.00   clock network delay (ideal)
0.00    0.00 ^ _3634_/CLK (DFFPOSX1)
0.47    0.47 v _3634_/Q (DFFPOSX1)
0.27    0.73 ^ _3382_/Y (INVX1)
0.20    0.94 v _3383_/Y (NOR2X1)
0.16    1.10 ^ _3396_/Y (AOI22X1)
0.11    1.21 v _3398_/Y (OAI21X1)
0.14    1.35 ^ _3411_/Y (INVX1)
0.28    1.62 v _3917_/Y (NOR2X1)
0.38    2.00 v BUFX2_insert135/Y (BUFX2)
0.16    2.16 ^ _3951_/Y (OAI21X1)
0.09    2.25 v _3952_/Y (AOI21X1)
0.00    2.25 v _4443_/D (DFFPOSX1)
2.25   data arrival time

20.00   20.00   clock clock (rise edge)
0.00   20.00   clock network delay (ideal)
0.00   20.00   clock reconvergence pessimism
20.00 ^ _4443_/CLK (DFFPOSX1)
-0.27   19.73   library setup time
19.73   data required time
---------------------------------------------------------
19.73   data required time
-2.25   data arrival time


--------------------------------
Qflow project setup
--------------------------------

Technology set to osu035 from existing qflow_vars.sh file
Regenerating files for existing project uProcessor
Running qrouter 1.4.81.T
qrouter -noc  -s uProcessor.cfg
*** Running stage1 routing with defaults
Nets remaining: 2800
Nets remaining: 2700
Nets remaining: 2600
Nets remaining: 2500
Nets remaining: 2400
Nets remaining: 2300
Nets remaining: 2200
Nets remaining: 2100
Nets remaining: 2000
Nets remaining: 1900
Nets remaining: 1800
Nets remaining: 1700
Nets remaining: 1600
Nets remaining: 1500
Nets remaining: 1400
Nets remaining: 1300
Nets remaining: 1200
Nets remaining: 1100
Nets remaining: 1000
Nets remaining: 900
Nets remaining: 800
Nets remaining: 700
Nets remaining: 600
Nets remaining: 500
Nets remaining: 400
Nets remaining: 300
Nets remaining: 200
Nets remaining: 100
Nets remaining: 90
Progress: Stage 1 total routes completed: 6129
Failed net routes: 82
*** Running stage2 routing with options mask 10, effort 10
Progress: Stage 2 total routes completed: 6162
Failed net routes: 85
*** Running stage2 routing with options mask 90, effort 20
Nets remaining: 80
Nets remaining: 80
Nets remaining: 80
Nets remaining: 80
Nets remaining: 70
Nets remaining: 60
Nets remaining: 50
Nets remaining: 50
Nets remaining: 40
Nets remaining: 30
Nets remaining: 20
Nets remaining: 10
Nets remaining: 10
Nets remaining: 9
Nets remaining: 8
Nets remaining: 7
Nets remaining: 6
Nets remaining: 5
Nets remaining: 5
Nets remaining: 4
Nets remaining: 3
Nets remaining: 3
Nets remaining: 2
Nets remaining: 1
Progress: Stage 2 total routes completed: 6703
No failed routes!
*** Running stage3 routing with defaults, 1st round
Nets remaining: 2800
Nets remaining: 2700
Nets remaining: 2600
Nets remaining: 2500
Nets remaining: 2400
Nets remaining: 2300
Nets remaining: 2200
Nets remaining: 2100
Nets remaining: 2000
Nets remaining: 1700
Nets remaining: 1600
Nets remaining: 1500
Nets remaining: 1400
Nets remaining: 1200
Nets remaining: 1100
Nets remaining: 1000
Nets remaining: 900
Nets remaining: 800
Nets remaining: 600
Nets remaining: 500
Nets remaining: 400
Nets remaining: 300
Nets remaining: 200
Nets remaining: 100
Nets remaining: 90
Nets remaining: 80
Nets remaining: 70
Nets remaining: 60
Nets remaining: 40
Nets remaining: 30
Nets remaining: 10
Nets remaining: 9
Nets remaining: 8
Nets remaining: 7
Nets remaining: 6
Nets remaining: 5
Nets remaining: 4
Nets remaining: 3
Nets remaining: 2
Progress: Stage 3 total routes completed: 12338
No failed routes!
*** Running stage3 routing with defaults, 2nd round
Nets remaining: 2800
Nets remaining: 2700
Nets remaining: 2600
Nets remaining: 2500
Nets remaining: 2400
Nets remaining: 2300
Nets remaining: 2200
Nets remaining: 2100
Nets remaining: 2000
Nets remaining: 1700
Nets remaining: 1600
Nets remaining: 1500
Nets remaining: 1400
Nets remaining: 1200
Nets remaining: 1100
Nets remaining: 1000
Nets remaining: 900
Nets remaining: 800
Nets remaining: 600
Nets remaining: 500
Nets remaining: 400
Nets remaining: 300
Nets remaining: 200
Nets remaining: 100
Nets remaining: 90
Nets remaining: 80
Nets remaining: 70
Nets remaining: 60
Nets remaining: 40
Nets remaining: 30
Nets remaining: 10
Nets remaining: 9
Nets remaining: 8
Nets remaining: 7
Nets remaining: 6
Nets remaining: 5
Nets remaining: 4
Nets remaining: 3
Nets remaining: 2
Progress: Stage 3 total routes completed: 18003
No failed routes!
*** Writing DEF file uProcessor_route.def
Final: No failed routes!
*** Writing RC file uProcessor_route.rc
DEF2Verilog -v /home/rabby/digital_design_lab/lab_04/synthesis/uProcessor.rtlnopwr.v -o /home/rabby/digital_design_lab/lab_04/synthesis/uProcessor_postroute.v
-p vdd -g gnd  -l  /usr/local/share/qflow/tech/osu035/osu035_stdcells.lef uProcessor_route.def
Generating RTL verilog and SPICE netlist file in directory
/home/rabby/digital_design_lab/lab_04/synthesis
Running vlog2Verilog.
vlog2Verilog -c -v vdd -g gnd -o uProcessor.rtl.anno.v uProcessor_postroute.v
vlog2Verilog -c -p -v vdd -g gnd -o uProcessor.rtlnopwr.anno.v uProcessor_postroute.v
/usr/local/share/qflow/bin/vlog2Verilog -c -b -p -n -v vdd -g gnd -o uProcessor.rtlbb.anno.v uProcessor_postroute.v
Running vlog2Spice.
vlog2Spice -i -l  /usr/local/share/qflow/tech/osu035/osu035_stdcells.sp -o uProcessor.anno.spc uProcessor.rtl.anno.v

--------------------------------
Qflow project setup
--------------------------------

Technology set to osu035 from existing qflow_vars.sh file
Regenerating files for existing project uProcessor
Converting qrouter output to vesta delay format
Running rc2dly -r uProcessor.rc -l /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib -V /home/rabby/digital_design_lab/lab_04/synthesis/uProcessor.rtl.v
-d uProcessor.dly
Reading Liberty timing file /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib
Parsing library "osu035_stdcells"
End of library at line 6636
Lib Read:  Processed 6637 lines.
Number of Rs: 14841
TBD: need to clean-up node deletion
Converting qrouter output to SDF delay format
Running rc2dly -r uProcessor.rc -l /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib -V /home/rabby/digital_design_lab/lab_04/synthesis/uProcessor.rtl.v
-d uProcessor.sdf
Reading Liberty timing file /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib
Parsing library "osu035_stdcells"
End of library at line 6636
Lib Read:  Processed 6637 lines.
Number of Rs: 14841
TBD: need to clean-up node deletion
Creating example SDC file for timing
Creating OpenSTA input file uProcessor.conf

Running OpenSTA static timing analysis with back-annotated extracted wire delays
sta  < uProcessor.conf

OpenSTA 2.0.18 ed3e34d816 Copyright (c) 2019, Parallax Software, Inc.
License GPLv3: GNU GPL version 3 <http://gnu.org/licenses/gpl.html>

This is free software, and you are free to change and redistribute it
under certain conditions; type `show_copying' for details.
This program comes with ABSOLUTELY NO WARRANTY; for details type `show_warranty'.
Warning: /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib, line 8 library osu035_stdcells already exists.
Warning: uProcessor.rtlnopwr.v, line 2472 module FILL not found.  Creating black box for SFILL29520x30100.
Warning: There are 17 input ports missing set_input_delay.
Warning: There are 34 output ports missing set_output_delay.
Warning: There are 35 unconstrained endpoints.
Not
Check type                        Total    Annotated   Annotated
----------------------------------------------------------------
cell setup arcs                     203           0         203
cell hold arcs                      203           0         203
cell width arcs                     406           0         406
----------------------------------------------------------------
812           0         812
Not
Delay type                        Total    Annotated   Annotated
----------------------------------------------------------------
cell arcs                          5978           0        5978
internal net arcs                  5959        5959           0
net arcs from primary inputs         52          52           0
net arcs to primary outputs          34          34           0
----------------------------------------------------------------
12023        6045        5978
Startpoint: _3420_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _3421_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3420_/CLK (DFFPOSX1)
0.26    0.72 ^ _3420_/Q (DFFPOSX1)
0.12    0.84 ^ _3413_/Y (AND2X2)
0.00    0.84 ^ _3421_/D (DFFPOSX1)
0.84   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _3421_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.84   data arrival time
---------------------------------------------------------
0.43   slack (MET)


Startpoint: _4296_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4296_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4296_/CLK (DFFPOSX1)
0.25    0.69 ^ _4296_/Q (DFFPOSX1)
0.06    0.75 v _3840_/Y (NAND2X1)
0.08    0.83 ^ _3841_/Y (OAI21X1)
0.00    0.83 ^ _4296_/D (DFFPOSX1)
0.83   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4296_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.83   data arrival time
---------------------------------------------------------
0.43   slack (MET)


Startpoint: _4305_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4305_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4305_/CLK (DFFPOSX1)
0.25    0.69 ^ _4305_/Q (DFFPOSX1)
0.06    0.75 v _3858_/Y (NAND2X1)
0.08    0.83 ^ _3859_/Y (OAI21X1)
0.00    0.83 ^ _4305_/D (DFFPOSX1)
0.83   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4305_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.83   data arrival time
---------------------------------------------------------
0.43   slack (MET)


Startpoint: _4307_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4307_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4307_/CLK (DFFPOSX1)
0.25    0.69 ^ _4307_/Q (DFFPOSX1)
0.06    0.75 v _3862_/Y (NAND2X1)
0.08    0.83 ^ _3863_/Y (OAI21X1)
0.00    0.83 ^ _4307_/D (DFFPOSX1)
0.83   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4307_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.83   data arrival time
---------------------------------------------------------
0.43   slack (MET)


Startpoint: _4311_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4311_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4311_/CLK (DFFPOSX1)
0.25    0.69 ^ _4311_/Q (DFFPOSX1)
0.06    0.75 v _3870_/Y (NAND2X1)
0.08    0.83 ^ _3871_/Y (OAI21X1)
0.00    0.83 ^ _4311_/D (DFFPOSX1)
0.83   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4311_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.83   data arrival time
---------------------------------------------------------
0.43   slack (MET)


Startpoint: _4306_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4306_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4306_/CLK (DFFPOSX1)
0.25    0.69 ^ _4306_/Q (DFFPOSX1)
0.06    0.75 v _3860_/Y (NAND2X1)
0.08    0.83 ^ _3861_/Y (OAI21X1)
0.00    0.83 ^ _4306_/D (DFFPOSX1)
0.83   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4306_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.83   data arrival time
---------------------------------------------------------
0.43   slack (MET)


Startpoint: _4297_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4297_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4297_/CLK (DFFPOSX1)
0.25    0.69 ^ _4297_/Q (DFFPOSX1)
0.06    0.75 v _3842_/Y (NAND2X1)
0.08    0.83 ^ _3843_/Y (OAI21X1)
0.00    0.83 ^ _4297_/D (DFFPOSX1)
0.83   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4297_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.83   data arrival time
---------------------------------------------------------
0.43   slack (MET)


Startpoint: _4298_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4298_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4298_/CLK (DFFPOSX1)
0.26    0.72 ^ _4298_/Q (DFFPOSX1)
0.06    0.77 v _3844_/Y (NAND2X1)
0.08    0.85 ^ _3845_/Y (OAI21X1)
0.00    0.85 ^ _4298_/D (DFFPOSX1)
0.85   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4298_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.85   data arrival time
---------------------------------------------------------
0.43   slack (MET)


Startpoint: _4302_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4302_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4302_/CLK (DFFPOSX1)
0.26    0.72 ^ _4302_/Q (DFFPOSX1)
0.06    0.77 v _3852_/Y (NAND2X1)
0.08    0.85 ^ _3853_/Y (OAI21X1)
0.00    0.85 ^ _4302_/D (DFFPOSX1)
0.85   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4302_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.85   data arrival time
---------------------------------------------------------
0.43   slack (MET)


Startpoint: _4299_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4299_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4299_/CLK (DFFPOSX1)
0.26    0.72 ^ _4299_/Q (DFFPOSX1)
0.06    0.77 v _3846_/Y (NAND2X1)
0.08    0.85 ^ _3847_/Y (OAI21X1)
0.00    0.85 ^ _4299_/D (DFFPOSX1)
0.85   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4299_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.85   data arrival time
---------------------------------------------------------
0.43   slack (MET)


Startpoint: _4300_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4300_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4300_/CLK (DFFPOSX1)
0.26    0.72 ^ _4300_/Q (DFFPOSX1)
0.06    0.77 v _3848_/Y (NAND2X1)
0.08    0.85 ^ _3849_/Y (OAI21X1)
0.00    0.85 ^ _4300_/D (DFFPOSX1)
0.85   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4300_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.85   data arrival time
---------------------------------------------------------
0.43   slack (MET)


Startpoint: _4304_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4304_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4304_/CLK (DFFPOSX1)
0.26    0.72 ^ _4304_/Q (DFFPOSX1)
0.06    0.77 v _3856_/Y (NAND2X1)
0.08    0.85 ^ _3857_/Y (OAI21X1)
0.00    0.85 ^ _4304_/D (DFFPOSX1)
0.85   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4304_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.85   data arrival time
---------------------------------------------------------
0.43   slack (MET)


Startpoint: _4308_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4308_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4308_/CLK (DFFPOSX1)
0.26    0.72 ^ _4308_/Q (DFFPOSX1)
0.06    0.77 v _3864_/Y (NAND2X1)
0.08    0.85 ^ _3865_/Y (OAI21X1)
0.00    0.85 ^ _4308_/D (DFFPOSX1)
0.85   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4308_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.85   data arrival time
---------------------------------------------------------
0.43   slack (MET)


Startpoint: _4310_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4310_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4310_/CLK (DFFPOSX1)
0.26    0.72 ^ _4310_/Q (DFFPOSX1)
0.06    0.77 v _3868_/Y (NAND2X1)
0.08    0.85 ^ _3869_/Y (OAI21X1)
0.00    0.85 ^ _4310_/D (DFFPOSX1)
0.85   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4310_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.85   data arrival time
---------------------------------------------------------
0.43   slack (MET)


Startpoint: _4301_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4301_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4301_/CLK (DFFPOSX1)
0.26    0.72 ^ _4301_/Q (DFFPOSX1)
0.06    0.77 v _3850_/Y (NAND2X1)
0.08    0.85 ^ _3851_/Y (OAI21X1)
0.00    0.85 ^ _4301_/D (DFFPOSX1)
0.85   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4301_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.85   data arrival time
---------------------------------------------------------
0.43   slack (MET)


Startpoint: _4303_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4303_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4303_/CLK (DFFPOSX1)
0.26    0.72 ^ _4303_/Q (DFFPOSX1)
0.06    0.77 v _3854_/Y (NAND2X1)
0.08    0.85 ^ _3855_/Y (OAI21X1)
0.00    0.85 ^ _4303_/D (DFFPOSX1)
0.85   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4303_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.85   data arrival time
---------------------------------------------------------
0.43   slack (MET)


Startpoint: _4309_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4309_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4309_/CLK (DFFPOSX1)
0.26    0.72 ^ _4309_/Q (DFFPOSX1)
0.06    0.77 v _3866_/Y (NAND2X1)
0.08    0.85 ^ _3867_/Y (OAI21X1)
0.00    0.85 ^ _4309_/D (DFFPOSX1)
0.85   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4309_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.85   data arrival time
---------------------------------------------------------
0.43   slack (MET)


Startpoint: _4348_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4348_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4348_/CLK (DFFPOSX1)
0.26    0.70 ^ _4348_/Q (DFFPOSX1)
0.06    0.76 v _3781_/Y (NAND2X1)
0.08    0.84 ^ _3782_/Y (OAI21X1)
0.00    0.84 ^ _4348_/D (DFFPOSX1)
0.84   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4348_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.84   data arrival time
---------------------------------------------------------
0.44   slack (MET)


Startpoint: _4350_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4350_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4350_/CLK (DFFPOSX1)
0.26    0.70 ^ _4350_/Q (DFFPOSX1)
0.06    0.76 v _3785_/Y (NAND2X1)
0.08    0.84 ^ _3786_/Y (OAI21X1)
0.00    0.84 ^ _4350_/D (DFFPOSX1)
0.84   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4350_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.84   data arrival time
---------------------------------------------------------
0.44   slack (MET)


Startpoint: _4353_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4353_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4353_/CLK (DFFPOSX1)
0.26    0.70 ^ _4353_/Q (DFFPOSX1)
0.06    0.76 v _3791_/Y (NAND2X1)
0.08    0.84 ^ _3792_/Y (OAI21X1)
0.00    0.84 ^ _4353_/D (DFFPOSX1)
0.84   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4353_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.84   data arrival time
---------------------------------------------------------
0.44   slack (MET)


Startpoint: _4354_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4354_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4354_/CLK (DFFPOSX1)
0.26    0.70 ^ _4354_/Q (DFFPOSX1)
0.06    0.76 v _3793_/Y (NAND2X1)
0.08    0.84 ^ _3794_/Y (OAI21X1)
0.00    0.84 ^ _4354_/D (DFFPOSX1)
0.84   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4354_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.84   data arrival time
---------------------------------------------------------
0.44   slack (MET)


Startpoint: _4359_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4359_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4359_/CLK (DFFPOSX1)
0.26    0.70 ^ _4359_/Q (DFFPOSX1)
0.06    0.76 v _3803_/Y (NAND2X1)
0.08    0.84 ^ _3804_/Y (OAI21X1)
0.00    0.84 ^ _4359_/D (DFFPOSX1)
0.84   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4359_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.84   data arrival time
---------------------------------------------------------
0.44   slack (MET)


Startpoint: _4355_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4355_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4355_/CLK (DFFPOSX1)
0.26    0.70 ^ _4355_/Q (DFFPOSX1)
0.06    0.76 v _3795_/Y (NAND2X1)
0.08    0.84 ^ _3796_/Y (OAI21X1)
0.00    0.84 ^ _4355_/D (DFFPOSX1)
0.84   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4355_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.84   data arrival time
---------------------------------------------------------
0.44   slack (MET)


Startpoint: _4349_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4349_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4349_/CLK (DFFPOSX1)
0.26    0.70 ^ _4349_/Q (DFFPOSX1)
0.06    0.76 v _3783_/Y (NAND2X1)
0.08    0.84 ^ _3784_/Y (OAI21X1)
0.00    0.84 ^ _4349_/D (DFFPOSX1)
0.84   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4349_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.84   data arrival time
---------------------------------------------------------
0.44   slack (MET)


Startpoint: _4327_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4327_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4327_/CLK (DFFPOSX1)
0.26    0.70 ^ _4327_/Q (DFFPOSX1)
0.06    0.76 v _3769_/Y (NAND2X1)
0.08    0.84 ^ _3770_/Y (OAI21X1)
0.00    0.84 ^ _4327_/D (DFFPOSX1)
0.84   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4327_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.84   data arrival time
---------------------------------------------------------
0.44   slack (MET)


Startpoint: _4314_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4314_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4314_/CLK (DFFPOSX1)
0.26    0.70 ^ _4314_/Q (DFFPOSX1)
0.06    0.76 v _3743_/Y (NAND2X1)
0.08    0.84 ^ _3744_/Y (OAI21X1)
0.00    0.84 ^ _4314_/D (DFFPOSX1)
0.84   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4314_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.84   data arrival time
---------------------------------------------------------
0.44   slack (MET)


Startpoint: _4319_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4319_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4319_/CLK (DFFPOSX1)
0.26    0.70 ^ _4319_/Q (DFFPOSX1)
0.06    0.76 v _3753_/Y (NAND2X1)
0.08    0.84 ^ _3754_/Y (OAI21X1)
0.00    0.84 ^ _4319_/D (DFFPOSX1)
0.84   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4319_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.84   data arrival time
---------------------------------------------------------
0.44   slack (MET)


Startpoint: _4323_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4323_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4323_/CLK (DFFPOSX1)
0.26    0.70 ^ _4323_/Q (DFFPOSX1)
0.06    0.76 v _3761_/Y (NAND2X1)
0.08    0.84 ^ _3762_/Y (OAI21X1)
0.00    0.84 ^ _4323_/D (DFFPOSX1)
0.84   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4323_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.84   data arrival time
---------------------------------------------------------
0.44   slack (MET)


Startpoint: _4321_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4321_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4321_/CLK (DFFPOSX1)
0.26    0.70 ^ _4321_/Q (DFFPOSX1)
0.06    0.76 v _3757_/Y (NAND2X1)
0.08    0.84 ^ _3758_/Y (OAI21X1)
0.00    0.84 ^ _4321_/D (DFFPOSX1)
0.84   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4321_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.84   data arrival time
---------------------------------------------------------
0.44   slack (MET)


Startpoint: _4322_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4322_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4322_/CLK (DFFPOSX1)
0.26    0.70 ^ _4322_/Q (DFFPOSX1)
0.06    0.76 v _3759_/Y (NAND2X1)
0.08    0.84 ^ _3760_/Y (OAI21X1)
0.00    0.84 ^ _4322_/D (DFFPOSX1)
0.84   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4322_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.84   data arrival time
---------------------------------------------------------
0.44   slack (MET)


Startpoint: _4317_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4317_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4317_/CLK (DFFPOSX1)
0.26    0.70 ^ _4317_/Q (DFFPOSX1)
0.06    0.76 v _3749_/Y (NAND2X1)
0.08    0.84 ^ _3750_/Y (OAI21X1)
0.00    0.84 ^ _4317_/D (DFFPOSX1)
0.84   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4317_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.84   data arrival time
---------------------------------------------------------
0.44   slack (MET)


Startpoint: _4346_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4346_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4346_/CLK (DFFPOSX1)
0.27    0.73 ^ _4346_/Q (DFFPOSX1)
0.06    0.78 v _3777_/Y (NAND2X1)
0.08    0.86 ^ _3778_/Y (OAI21X1)
0.00    0.86 ^ _4346_/D (DFFPOSX1)
0.86   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4346_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.86   data arrival time
---------------------------------------------------------
0.45   slack (MET)


Startpoint: _4344_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4344_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4344_/CLK (DFFPOSX1)
0.27    0.73 ^ _4344_/Q (DFFPOSX1)
0.06    0.78 v _3773_/Y (NAND2X1)
0.08    0.86 ^ _3774_/Y (OAI21X1)
0.00    0.86 ^ _4344_/D (DFFPOSX1)
0.86   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4344_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.86   data arrival time
---------------------------------------------------------
0.45   slack (MET)


Startpoint: _4352_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4352_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4352_/CLK (DFFPOSX1)
0.27    0.73 ^ _4352_/Q (DFFPOSX1)
0.06    0.78 v _3789_/Y (NAND2X1)
0.08    0.86 ^ _3790_/Y (OAI21X1)
0.00    0.86 ^ _4352_/D (DFFPOSX1)
0.86   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4352_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.86   data arrival time
---------------------------------------------------------
0.45   slack (MET)


Startpoint: _4351_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4351_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4351_/CLK (DFFPOSX1)
0.27    0.73 ^ _4351_/Q (DFFPOSX1)
0.06    0.78 v _3787_/Y (NAND2X1)
0.08    0.86 ^ _3788_/Y (OAI21X1)
0.00    0.86 ^ _4351_/D (DFFPOSX1)
0.86   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4351_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.86   data arrival time
---------------------------------------------------------
0.45   slack (MET)


Startpoint: _4356_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4356_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4356_/CLK (DFFPOSX1)
0.27    0.73 ^ _4356_/Q (DFFPOSX1)
0.06    0.78 v _3797_/Y (NAND2X1)
0.08    0.86 ^ _3798_/Y (OAI21X1)
0.00    0.86 ^ _4356_/D (DFFPOSX1)
0.86   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4356_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.86   data arrival time
---------------------------------------------------------
0.45   slack (MET)


Startpoint: _4358_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4358_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4358_/CLK (DFFPOSX1)
0.27    0.73 ^ _4358_/Q (DFFPOSX1)
0.06    0.78 v _3801_/Y (NAND2X1)
0.08    0.86 ^ _3802_/Y (OAI21X1)
0.00    0.86 ^ _4358_/D (DFFPOSX1)
0.86   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4358_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.86   data arrival time
---------------------------------------------------------
0.45   slack (MET)


Startpoint: _4357_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4357_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4357_/CLK (DFFPOSX1)
0.27    0.73 ^ _4357_/Q (DFFPOSX1)
0.06    0.78 v _3799_/Y (NAND2X1)
0.08    0.86 ^ _3800_/Y (OAI21X1)
0.00    0.86 ^ _4357_/D (DFFPOSX1)
0.86   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4357_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.86   data arrival time
---------------------------------------------------------
0.45   slack (MET)


Startpoint: _4315_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4315_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4315_/CLK (DFFPOSX1)
0.27    0.73 ^ _4315_/Q (DFFPOSX1)
0.06    0.78 v _3745_/Y (NAND2X1)
0.08    0.86 ^ _3746_/Y (OAI21X1)
0.00    0.86 ^ _4315_/D (DFFPOSX1)
0.86   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4315_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.86   data arrival time
---------------------------------------------------------
0.45   slack (MET)


Startpoint: _4324_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4324_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4324_/CLK (DFFPOSX1)
0.27    0.73 ^ _4324_/Q (DFFPOSX1)
0.06    0.78 v _3763_/Y (NAND2X1)
0.08    0.86 ^ _3764_/Y (OAI21X1)
0.00    0.86 ^ _4324_/D (DFFPOSX1)
0.86   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4324_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.86   data arrival time
---------------------------------------------------------
0.45   slack (MET)


Startpoint: _4325_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4325_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4325_/CLK (DFFPOSX1)
0.27    0.73 ^ _4325_/Q (DFFPOSX1)
0.06    0.78 v _3765_/Y (NAND2X1)
0.08    0.86 ^ _3766_/Y (OAI21X1)
0.00    0.86 ^ _4325_/D (DFFPOSX1)
0.86   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4325_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.86   data arrival time
---------------------------------------------------------
0.45   slack (MET)


Startpoint: _4313_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4313_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4313_/CLK (DFFPOSX1)
0.27    0.73 ^ _4313_/Q (DFFPOSX1)
0.06    0.78 v _3741_/Y (NAND2X1)
0.08    0.86 ^ _3742_/Y (OAI21X1)
0.00    0.86 ^ _4313_/D (DFFPOSX1)
0.86   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4313_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.86   data arrival time
---------------------------------------------------------
0.45   slack (MET)


Startpoint: _4318_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4318_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4318_/CLK (DFFPOSX1)
0.27    0.73 ^ _4318_/Q (DFFPOSX1)
0.06    0.78 v _3751_/Y (NAND2X1)
0.08    0.86 ^ _3752_/Y (OAI21X1)
0.00    0.86 ^ _4318_/D (DFFPOSX1)
0.86   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4318_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.86   data arrival time
---------------------------------------------------------
0.45   slack (MET)


Startpoint: _4326_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4326_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4326_/CLK (DFFPOSX1)
0.27    0.73 ^ _4326_/Q (DFFPOSX1)
0.06    0.78 v _3767_/Y (NAND2X1)
0.08    0.86 ^ _3768_/Y (OAI21X1)
0.00    0.86 ^ _4326_/D (DFFPOSX1)
0.86   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4326_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.86   data arrival time
---------------------------------------------------------
0.45   slack (MET)


Startpoint: _4316_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4316_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4316_/CLK (DFFPOSX1)
0.27    0.73 ^ _4316_/Q (DFFPOSX1)
0.06    0.78 v _3747_/Y (NAND2X1)
0.08    0.86 ^ _3748_/Y (OAI21X1)
0.00    0.86 ^ _4316_/D (DFFPOSX1)
0.86   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4316_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.86   data arrival time
---------------------------------------------------------
0.45   slack (MET)


Startpoint: _4320_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4320_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4320_/CLK (DFFPOSX1)
0.27    0.73 ^ _4320_/Q (DFFPOSX1)
0.06    0.78 v _3755_/Y (NAND2X1)
0.08    0.86 ^ _3756_/Y (OAI21X1)
0.00    0.86 ^ _4320_/D (DFFPOSX1)
0.86   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4320_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.86   data arrival time
---------------------------------------------------------
0.45   slack (MET)


Startpoint: _4347_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4347_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4347_/CLK (DFFPOSX1)
0.27    0.73 ^ _4347_/Q (DFFPOSX1)
0.06    0.78 v _3779_/Y (NAND2X1)
0.08    0.86 ^ _3780_/Y (OAI21X1)
0.00    0.86 ^ _4347_/D (DFFPOSX1)
0.86   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4347_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.86   data arrival time
---------------------------------------------------------
0.45   slack (MET)


Startpoint: _4345_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4345_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4345_/CLK (DFFPOSX1)
0.27    0.73 ^ _4345_/Q (DFFPOSX1)
0.06    0.78 v _3775_/Y (NAND2X1)
0.08    0.86 ^ _3776_/Y (OAI21X1)
0.00    0.86 ^ _4345_/D (DFFPOSX1)
0.86   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4345_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.86   data arrival time
---------------------------------------------------------
0.45   slack (MET)


Startpoint: _4312_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4312_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4312_/CLK (DFFPOSX1)
0.27    0.73 ^ _4312_/Q (DFFPOSX1)
0.06    0.78 v _3739_/Y (NAND2X1)
0.08    0.86 ^ _3740_/Y (OAI21X1)
0.00    0.86 ^ _4312_/D (DFFPOSX1)
0.86   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4312_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.86   data arrival time
---------------------------------------------------------
0.45   slack (MET)


Startpoint: _3417_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _3420_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3417_/CLK (DFFPOSX1)
0.28    0.74 ^ _3417_/Q (DFFPOSX1)
0.07    0.81 v _3414_/Y (OAI21X1)
0.06    0.86 ^ _3415_/Y (INVX1)
0.00    0.86 ^ _3420_/D (DFFPOSX1)
0.86   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _3420_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.86   data arrival time
---------------------------------------------------------
0.45   slack (MET)


Startpoint: _3631_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _3631_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _3631_/CLK (DFFPOSX1)
0.24    0.68 ^ _3631_/Q (DFFPOSX1)
0.07    0.75 v _3616_/Y (NAND2X1)
0.10    0.85 ^ _3617_/Y (AOI21X1)
0.00    0.85 ^ _3631_/D (DFFPOSX1)
0.85   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _3631_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.85   data arrival time
---------------------------------------------------------
0.45   slack (MET)


Startpoint: _4367_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4367_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4367_/CLK (DFFPOSX1)
0.25    0.70 ^ _4367_/Q (DFFPOSX1)
0.08    0.77 v _3720_/Y (OAI21X1)
0.08    0.85 ^ _3721_/Y (OAI21X1)
0.00    0.85 ^ _4367_/D (DFFPOSX1)
0.85   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4367_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.85   data arrival time
---------------------------------------------------------
0.45   slack (MET)


Startpoint: _4369_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4369_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4369_/CLK (DFFPOSX1)
0.25    0.70 ^ _4369_/Q (DFFPOSX1)
0.08    0.77 v _3724_/Y (OAI21X1)
0.08    0.85 ^ _3725_/Y (OAI21X1)
0.00    0.85 ^ _4369_/D (DFFPOSX1)
0.85   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4369_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.85   data arrival time
---------------------------------------------------------
0.45   slack (MET)


Startpoint: _4368_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4368_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4368_/CLK (DFFPOSX1)
0.25    0.70 ^ _4368_/Q (DFFPOSX1)
0.08    0.77 v _3722_/Y (OAI21X1)
0.08    0.85 ^ _3723_/Y (OAI21X1)
0.00    0.85 ^ _4368_/D (DFFPOSX1)
0.85   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4368_/CLK (DFFPOSX1)
-0.04    0.41   library hold time
0.41   data required time
---------------------------------------------------------
0.41   data required time
-0.85   data arrival time
---------------------------------------------------------
0.45   slack (MET)


Startpoint: _4370_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4370_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4370_/CLK (DFFPOSX1)
0.25    0.69 ^ _4370_/Q (DFFPOSX1)
0.08    0.77 v _3726_/Y (OAI21X1)
0.08    0.85 ^ _3727_/Y (OAI21X1)
0.00    0.85 ^ _4370_/D (DFFPOSX1)
0.85   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4370_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.85   data arrival time
---------------------------------------------------------
0.45   slack (MET)


Startpoint: _4373_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4373_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4373_/CLK (DFFPOSX1)
0.25    0.70 ^ _4373_/Q (DFFPOSX1)
0.08    0.77 v _3732_/Y (OAI21X1)
0.08    0.85 ^ _3733_/Y (OAI21X1)
0.00    0.85 ^ _4373_/D (DFFPOSX1)
0.85   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4373_/CLK (DFFPOSX1)
-0.04    0.41   library hold time
0.41   data required time
---------------------------------------------------------
0.41   data required time
-0.85   data arrival time
---------------------------------------------------------
0.45   slack (MET)


Startpoint: _4375_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4375_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4375_/CLK (DFFPOSX1)
0.25    0.69 ^ _4375_/Q (DFFPOSX1)
0.08    0.77 v _3736_/Y (OAI21X1)
0.08    0.85 ^ _3737_/Y (OAI21X1)
0.00    0.85 ^ _4375_/D (DFFPOSX1)
0.85   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4375_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.85   data arrival time
---------------------------------------------------------
0.45   slack (MET)


Startpoint: _4365_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4365_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4365_/CLK (DFFPOSX1)
0.25    0.70 ^ _4365_/Q (DFFPOSX1)
0.08    0.77 v _3716_/Y (OAI21X1)
0.08    0.85 ^ _3717_/Y (OAI21X1)
0.00    0.85 ^ _4365_/D (DFFPOSX1)
0.85   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4365_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.85   data arrival time
---------------------------------------------------------
0.45   slack (MET)


Startpoint: _3628_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _3628_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3628_/CLK (DFFPOSX1)
0.24    0.70 ^ _3628_/Q (DFFPOSX1)
0.07    0.77 v _3610_/Y (NAND2X1)
0.10    0.87 ^ _3611_/Y (AOI21X1)
0.00    0.87 ^ _3628_/D (DFFPOSX1)
0.87   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _3628_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.87   data arrival time
---------------------------------------------------------
0.46   slack (MET)


Startpoint: _3633_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _3633_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3633_/CLK (DFFPOSX1)
0.24    0.70 ^ _3633_/Q (DFFPOSX1)
0.07    0.77 v _3620_/Y (NAND2X1)
0.10    0.87 ^ _3621_/Y (AOI21X1)
0.00    0.87 ^ _3633_/D (DFFPOSX1)
0.87   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _3633_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.87   data arrival time
---------------------------------------------------------
0.46   slack (MET)


Startpoint: _3632_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _3632_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3632_/CLK (DFFPOSX1)
0.24    0.70 ^ _3632_/Q (DFFPOSX1)
0.07    0.77 v _3618_/Y (NAND2X1)
0.10    0.87 ^ _3619_/Y (AOI21X1)
0.00    0.87 ^ _3632_/D (DFFPOSX1)
0.87   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _3632_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.87   data arrival time
---------------------------------------------------------
0.46   slack (MET)


Startpoint: _3629_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _3629_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3629_/CLK (DFFPOSX1)
0.24    0.70 ^ _3629_/Q (DFFPOSX1)
0.07    0.77 v _3612_/Y (NAND2X1)
0.10    0.87 ^ _3613_/Y (AOI21X1)
0.00    0.87 ^ _3629_/D (DFFPOSX1)
0.87   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _3629_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.87   data arrival time
---------------------------------------------------------
0.46   slack (MET)


Startpoint: _3630_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _3630_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3630_/CLK (DFFPOSX1)
0.24    0.70 ^ _3630_/Q (DFFPOSX1)
0.07    0.77 v _3614_/Y (NAND2X1)
0.10    0.87 ^ _3615_/Y (AOI21X1)
0.00    0.87 ^ _3630_/D (DFFPOSX1)
0.87   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _3630_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.87   data arrival time
---------------------------------------------------------
0.46   slack (MET)


Startpoint: _3627_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _3627_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3627_/CLK (DFFPOSX1)
0.24    0.70 ^ _3627_/Q (DFFPOSX1)
0.07    0.77 v _3608_/Y (NAND2X1)
0.10    0.87 ^ _3609_/Y (AOI21X1)
0.00    0.87 ^ _3627_/D (DFFPOSX1)
0.87   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _3627_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.87   data arrival time
---------------------------------------------------------
0.46   slack (MET)


Startpoint: _4372_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4372_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4372_/CLK (DFFPOSX1)
0.26    0.72 ^ _4372_/Q (DFFPOSX1)
0.08    0.79 v _3730_/Y (OAI21X1)
0.08    0.87 ^ _3731_/Y (OAI21X1)
0.00    0.87 ^ _4372_/D (DFFPOSX1)
0.87   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4372_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.87   data arrival time
---------------------------------------------------------
0.46   slack (MET)


Startpoint: _4374_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4374_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4374_/CLK (DFFPOSX1)
0.26    0.72 ^ _4374_/Q (DFFPOSX1)
0.08    0.79 v _3734_/Y (OAI21X1)
0.08    0.87 ^ _3735_/Y (OAI21X1)
0.00    0.87 ^ _4374_/D (DFFPOSX1)
0.87   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4374_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.87   data arrival time
---------------------------------------------------------
0.46   slack (MET)


Startpoint: _4361_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4361_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4361_/CLK (DFFPOSX1)
0.26    0.72 ^ _4361_/Q (DFFPOSX1)
0.08    0.79 v _3708_/Y (OAI21X1)
0.08    0.87 ^ _3709_/Y (OAI21X1)
0.00    0.87 ^ _4361_/D (DFFPOSX1)
0.87   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4361_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.87   data arrival time
---------------------------------------------------------
0.46   slack (MET)


Startpoint: _4363_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4363_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4363_/CLK (DFFPOSX1)
0.26    0.72 ^ _4363_/Q (DFFPOSX1)
0.08    0.79 v _3712_/Y (OAI21X1)
0.08    0.87 ^ _3713_/Y (OAI21X1)
0.00    0.87 ^ _4363_/D (DFFPOSX1)
0.87   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4363_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.87   data arrival time
---------------------------------------------------------
0.46   slack (MET)


Startpoint: _4362_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4362_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4362_/CLK (DFFPOSX1)
0.26    0.72 ^ _4362_/Q (DFFPOSX1)
0.08    0.79 v _3710_/Y (OAI21X1)
0.08    0.87 ^ _3711_/Y (OAI21X1)
0.00    0.87 ^ _4362_/D (DFFPOSX1)
0.87   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4362_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.87   data arrival time
---------------------------------------------------------
0.46   slack (MET)


Startpoint: _4360_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4360_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4360_/CLK (DFFPOSX1)
0.26    0.72 ^ _4360_/Q (DFFPOSX1)
0.08    0.79 v _3706_/Y (OAI21X1)
0.08    0.87 ^ _3707_/Y (OAI21X1)
0.00    0.87 ^ _4360_/D (DFFPOSX1)
0.87   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4360_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.87   data arrival time
---------------------------------------------------------
0.46   slack (MET)


Startpoint: _4364_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4364_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4364_/CLK (DFFPOSX1)
0.26    0.72 ^ _4364_/Q (DFFPOSX1)
0.08    0.79 v _3714_/Y (OAI21X1)
0.08    0.87 ^ _3715_/Y (OAI21X1)
0.00    0.87 ^ _4364_/D (DFFPOSX1)
0.87   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4364_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.87   data arrival time
---------------------------------------------------------
0.46   slack (MET)


Startpoint: _4366_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4366_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4366_/CLK (DFFPOSX1)
0.26    0.72 ^ _4366_/Q (DFFPOSX1)
0.08    0.79 v _3718_/Y (OAI21X1)
0.08    0.87 ^ _3719_/Y (OAI21X1)
0.00    0.87 ^ _4366_/D (DFFPOSX1)
0.87   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4366_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.87   data arrival time
---------------------------------------------------------
0.46   slack (MET)


Startpoint: _3626_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _3626_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3626_/CLK (DFFPOSX1)
0.24    0.70 ^ _3626_/Q (DFFPOSX1)
0.07    0.77 v _3605_/Y (NAND2X1)
0.10    0.87 ^ _3606_/Y (AOI21X1)
0.00    0.87 ^ _3626_/D (DFFPOSX1)
0.87   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _3626_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.87   data arrival time
---------------------------------------------------------
0.46   slack (MET)


Startpoint: _4371_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4371_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4371_/CLK (DFFPOSX1)
0.26    0.72 ^ _4371_/Q (DFFPOSX1)
0.08    0.79 v _3728_/Y (OAI21X1)
0.08    0.87 ^ _3729_/Y (OAI21X1)
0.00    0.87 ^ _4371_/D (DFFPOSX1)
0.87   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4371_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.87   data arrival time
---------------------------------------------------------
0.46   slack (MET)


Startpoint: _3638_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _3638_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _3638_/CLK (DFFPOSX1)
0.26    0.71 ^ _3638_/Q (DFFPOSX1)
0.07    0.78 v _3584_/Y (NAND2X1)
0.10    0.88 ^ _3585_/Y (AOI21X1)
0.00    0.88 ^ _3638_/D (DFFPOSX1)
0.88   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _3638_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.88   data arrival time
---------------------------------------------------------
0.48   slack (MET)


Startpoint: _4571_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4571_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4571_/CLK (DFFPOSX1)
0.27    0.71 ^ _4571_/Q (DFFPOSX1)
0.09    0.81 v _4503_/Y (AOI22X1)
0.09    0.89 ^ _4504_/Y (AOI21X1)
0.00    0.89 ^ _4571_/D (DFFPOSX1)
0.89   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4571_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.89   data arrival time
---------------------------------------------------------
0.49   slack (MET)


Startpoint: _3640_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _3640_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3640_/CLK (DFFPOSX1)
0.27    0.73 ^ _3640_/Q (DFFPOSX1)
0.07    0.80 v _3590_/Y (NAND2X1)
0.10    0.91 ^ _3591_/Y (AOI21X1)
0.00    0.91 ^ _3640_/D (DFFPOSX1)
0.91   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _3640_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.91   data arrival time
---------------------------------------------------------
0.49   slack (MET)


Startpoint: _3639_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _3639_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3639_/CLK (DFFPOSX1)
0.27    0.73 ^ _3639_/Q (DFFPOSX1)
0.07    0.81 v _3587_/Y (NAND2X1)
0.10    0.91 ^ _3588_/Y (AOI21X1)
0.00    0.91 ^ _3639_/D (DFFPOSX1)
0.91   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _3639_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.91   data arrival time
---------------------------------------------------------
0.49   slack (MET)


Startpoint: _4573_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4573_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4573_/CLK (DFFPOSX1)
0.27    0.73 ^ _4573_/Q (DFFPOSX1)
0.09    0.83 v _4517_/Y (AOI22X1)
0.09    0.91 ^ _4518_/Y (AOI21X1)
0.00    0.91 ^ _4573_/D (DFFPOSX1)
0.91   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4573_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.91   data arrival time
---------------------------------------------------------
0.50   slack (MET)


Startpoint: _4569_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4569_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4569_/CLK (DFFPOSX1)
0.27    0.73 ^ _4569_/Q (DFFPOSX1)
0.09    0.83 v _4490_/Y (AOI22X1)
0.09    0.91 ^ _4491_/Y (AOI21X1)
0.00    0.91 ^ _4569_/D (DFFPOSX1)
0.91   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4569_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.91   data arrival time
---------------------------------------------------------
0.50   slack (MET)


Startpoint: _4575_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4575_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4575_/CLK (DFFPOSX1)
0.27    0.73 ^ _4575_/Q (DFFPOSX1)
0.09    0.83 v _4530_/Y (AOI22X1)
0.09    0.91 ^ _4531_/Y (AOI21X1)
0.00    0.91 ^ _4575_/D (DFFPOSX1)
0.91   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4575_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.91   data arrival time
---------------------------------------------------------
0.50   slack (MET)


Startpoint: _4579_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4579_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4579_/CLK (DFFPOSX1)
0.27    0.73 ^ _4579_/Q (DFFPOSX1)
0.09    0.83 v _4556_/Y (AOI22X1)
0.09    0.91 ^ _4557_/Y (AOI21X1)
0.00    0.91 ^ _4579_/D (DFFPOSX1)
0.91   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4579_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.91   data arrival time
---------------------------------------------------------
0.50   slack (MET)


Startpoint: _4567_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4567_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4567_/CLK (DFFPOSX1)
0.27    0.71 ^ _4567_/Q (DFFPOSX1)
0.09    0.81 v _4476_/Y (AOI22X1)
0.10    0.91 ^ _4477_/Y (AOI21X1)
0.00    0.91 ^ _4567_/D (DFFPOSX1)
0.91   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4567_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.91   data arrival time
---------------------------------------------------------
0.50   slack (MET)


Startpoint: _4568_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4568_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4568_/CLK (DFFPOSX1)
0.28    0.73 ^ _4568_/Q (DFFPOSX1)
0.10    0.82 v _4483_/Y (AOI22X1)
0.09    0.91 ^ _4484_/Y (AOI21X1)
0.00    0.91 ^ _4568_/D (DFFPOSX1)
0.91   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4568_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.91   data arrival time
---------------------------------------------------------
0.50   slack (MET)


Startpoint: _4387_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4387_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4387_/CLK (DFFPOSX1)
0.27    0.71 ^ _4387_/Q (DFFPOSX1)
0.13    0.84 v _3828_/Y (NOR2X1)
0.07    0.92 ^ _3829_/Y (AOI21X1)
0.00    0.92 ^ _4387_/D (DFFPOSX1)
0.92   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4387_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.92   data arrival time
---------------------------------------------------------
0.51   slack (MET)


Startpoint: _4400_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4400_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4400_/CLK (DFFPOSX1)
0.27    0.71 ^ _4400_/Q (DFFPOSX1)
0.13    0.84 v _3676_/Y (NOR2X1)
0.07    0.91 ^ _3677_/Y (AOI21X1)
0.00    0.91 ^ _4400_/D (DFFPOSX1)
0.91   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4400_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.91   data arrival time
---------------------------------------------------------
0.51   slack (MET)


Startpoint: _4402_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4402_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4402_/CLK (DFFPOSX1)
0.27    0.71 ^ _4402_/Q (DFFPOSX1)
0.13    0.84 v _3682_/Y (NOR2X1)
0.07    0.91 ^ _3683_/Y (AOI21X1)
0.00    0.91 ^ _4402_/D (DFFPOSX1)
0.91   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4402_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.91   data arrival time
---------------------------------------------------------
0.51   slack (MET)


Startpoint: _4378_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4378_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4378_/CLK (DFFPOSX1)
0.27    0.71 ^ _4378_/Q (DFFPOSX1)
0.13    0.84 v _3810_/Y (NOR2X1)
0.07    0.92 ^ _3811_/Y (AOI21X1)
0.00    0.92 ^ _4378_/D (DFFPOSX1)
0.92   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4378_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.92   data arrival time
---------------------------------------------------------
0.51   slack (MET)


Startpoint: _4401_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4401_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4401_/CLK (DFFPOSX1)
0.27    0.71 ^ _4401_/Q (DFFPOSX1)
0.13    0.84 v _3679_/Y (NOR2X1)
0.07    0.91 ^ _3680_/Y (AOI21X1)
0.00    0.91 ^ _4401_/D (DFFPOSX1)
0.91   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4401_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.91   data arrival time
---------------------------------------------------------
0.51   slack (MET)


Startpoint: _4406_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4406_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4406_/CLK (DFFPOSX1)
0.27    0.71 ^ _4406_/Q (DFFPOSX1)
0.13    0.84 v _3694_/Y (NOR2X1)
0.07    0.91 ^ _3695_/Y (AOI21X1)
0.00    0.91 ^ _4406_/D (DFFPOSX1)
0.91   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4406_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.91   data arrival time
---------------------------------------------------------
0.51   slack (MET)


Startpoint: _4380_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4380_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4380_/CLK (DFFPOSX1)
0.27    0.71 ^ _4380_/Q (DFFPOSX1)
0.13    0.84 v _3814_/Y (NOR2X1)
0.07    0.91 ^ _3815_/Y (AOI21X1)
0.00    0.91 ^ _4380_/D (DFFPOSX1)
0.91   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4380_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.91   data arrival time
---------------------------------------------------------
0.51   slack (MET)


Startpoint: _4383_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4383_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4383_/CLK (DFFPOSX1)
0.27    0.71 ^ _4383_/Q (DFFPOSX1)
0.13    0.84 v _3820_/Y (NOR2X1)
0.07    0.92 ^ _3821_/Y (AOI21X1)
0.00    0.92 ^ _4383_/D (DFFPOSX1)
0.92   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4383_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.92   data arrival time
---------------------------------------------------------
0.51   slack (MET)


Startpoint: _4403_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4403_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4403_/CLK (DFFPOSX1)
0.27    0.71 ^ _4403_/Q (DFFPOSX1)
0.13    0.84 v _3685_/Y (NOR2X1)
0.07    0.92 ^ _3686_/Y (AOI21X1)
0.00    0.92 ^ _4403_/D (DFFPOSX1)
0.92   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4403_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.92   data arrival time
---------------------------------------------------------
0.51   slack (MET)


Startpoint: _4382_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4382_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4382_/CLK (DFFPOSX1)
0.27    0.71 ^ _4382_/Q (DFFPOSX1)
0.13    0.84 v _3818_/Y (NOR2X1)
0.07    0.91 ^ _3819_/Y (AOI21X1)
0.00    0.91 ^ _4382_/D (DFFPOSX1)
0.91   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4382_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.91   data arrival time
---------------------------------------------------------
0.51   slack (MET)


Startpoint: _4381_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4381_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4381_/CLK (DFFPOSX1)
0.27    0.71 ^ _4381_/Q (DFFPOSX1)
0.13    0.84 v _3816_/Y (NOR2X1)
0.07    0.92 ^ _3817_/Y (AOI21X1)
0.00    0.92 ^ _4381_/D (DFFPOSX1)
0.92   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4381_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.92   data arrival time
---------------------------------------------------------
0.51   slack (MET)


Startpoint: _4423_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4423_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4423_/CLK (DFFPOSX1)
0.27    0.71 ^ _4423_/Q (DFFPOSX1)
0.13    0.84 v _4294_/Y (NOR2X1)
0.07    0.91 ^ _4295_/Y (AOI21X1)
0.00    0.91 ^ _4423_/D (DFFPOSX1)
0.91   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4423_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.91   data arrival time
---------------------------------------------------------
0.51   slack (MET)


Startpoint: _4417_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4417_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4417_/CLK (DFFPOSX1)
0.27    0.71 ^ _4417_/Q (DFFPOSX1)
0.13    0.84 v _4282_/Y (NOR2X1)
0.07    0.91 ^ _4283_/Y (AOI21X1)
0.00    0.91 ^ _4417_/D (DFFPOSX1)
0.91   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4417_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.91   data arrival time
---------------------------------------------------------
0.51   slack (MET)


Startpoint: _4418_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4418_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4418_/CLK (DFFPOSX1)
0.27    0.71 ^ _4418_/Q (DFFPOSX1)
0.13    0.84 v _4284_/Y (NOR2X1)
0.07    0.91 ^ _4285_/Y (AOI21X1)
0.00    0.91 ^ _4418_/D (DFFPOSX1)
0.91   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4418_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.91   data arrival time
---------------------------------------------------------
0.51   slack (MET)


Startpoint: _4413_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4413_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4413_/CLK (DFFPOSX1)
0.27    0.71 ^ _4413_/Q (DFFPOSX1)
0.13    0.84 v _4274_/Y (NOR2X1)
0.07    0.92 ^ _4275_/Y (AOI21X1)
0.00    0.92 ^ _4413_/D (DFFPOSX1)
0.92   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4413_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.92   data arrival time
---------------------------------------------------------
0.51   slack (MET)


Startpoint: _4339_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4339_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4339_/CLK (DFFPOSX1)
0.27    0.71 ^ _4339_/Q (DFFPOSX1)
0.13    0.84 v _3895_/Y (NOR2X1)
0.07    0.92 ^ _3896_/Y (AOI21X1)
0.00    0.92 ^ _4339_/D (DFFPOSX1)
0.92   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4339_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.92   data arrival time
---------------------------------------------------------
0.51   slack (MET)


Startpoint: _4343_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4343_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4343_/CLK (DFFPOSX1)
0.27    0.71 ^ _4343_/Q (DFFPOSX1)
0.13    0.84 v _3903_/Y (NOR2X1)
0.07    0.91 ^ _3904_/Y (AOI21X1)
0.00    0.91 ^ _4343_/D (DFFPOSX1)
0.91   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4343_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.91   data arrival time
---------------------------------------------------------
0.51   slack (MET)


Startpoint: _4384_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4384_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4384_/CLK (DFFPOSX1)
0.27    0.71 ^ _4384_/Q (DFFPOSX1)
0.13    0.84 v _3822_/Y (NOR2X1)
0.07    0.92 ^ _3823_/Y (AOI21X1)
0.00    0.92 ^ _4384_/D (DFFPOSX1)
0.92   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4384_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.92   data arrival time
---------------------------------------------------------
0.51   slack (MET)


Startpoint: _4336_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4336_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4336_/CLK (DFFPOSX1)
0.27    0.71 ^ _4336_/Q (DFFPOSX1)
0.13    0.84 v _3889_/Y (NOR2X1)
0.07    0.92 ^ _3890_/Y (AOI21X1)
0.00    0.92 ^ _4336_/D (DFFPOSX1)
0.92   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4336_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.92   data arrival time
---------------------------------------------------------
0.51   slack (MET)


Startpoint: _4405_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4405_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4405_/CLK (DFFPOSX1)
0.27    0.71 ^ _4405_/Q (DFFPOSX1)
0.13    0.84 v _3691_/Y (NOR2X1)
0.07    0.92 ^ _3692_/Y (AOI21X1)
0.00    0.92 ^ _4405_/D (DFFPOSX1)
0.92   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4405_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.92   data arrival time
---------------------------------------------------------
0.51   slack (MET)


Startpoint: _4330_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4330_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4330_/CLK (DFFPOSX1)
0.27    0.71 ^ _4330_/Q (DFFPOSX1)
0.13    0.84 v _3877_/Y (NOR2X1)
0.07    0.92 ^ _3878_/Y (AOI21X1)
0.00    0.92 ^ _4330_/D (DFFPOSX1)
0.92   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4330_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.92   data arrival time
---------------------------------------------------------
0.51   slack (MET)


Startpoint: _4386_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4386_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4386_/CLK (DFFPOSX1)
0.27    0.71 ^ _4386_/Q (DFFPOSX1)
0.13    0.84 v _3826_/Y (NOR2X1)
0.07    0.92 ^ _3827_/Y (AOI21X1)
0.00    0.92 ^ _4386_/D (DFFPOSX1)
0.92   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4386_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.92   data arrival time
---------------------------------------------------------
0.51   slack (MET)


Startpoint: _4391_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4391_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4391_/CLK (DFFPOSX1)
0.27    0.71 ^ _4391_/Q (DFFPOSX1)
0.13    0.84 v _3836_/Y (NOR2X1)
0.07    0.92 ^ _3837_/Y (AOI21X1)
0.00    0.92 ^ _4391_/D (DFFPOSX1)
0.92   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4391_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.92   data arrival time
---------------------------------------------------------
0.51   slack (MET)


Startpoint: _4337_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4337_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4337_/CLK (DFFPOSX1)
0.27    0.71 ^ _4337_/Q (DFFPOSX1)
0.13    0.84 v _3891_/Y (NOR2X1)
0.07    0.92 ^ _3892_/Y (AOI21X1)
0.00    0.92 ^ _4337_/D (DFFPOSX1)
0.92   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4337_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.92   data arrival time
---------------------------------------------------------
0.51   slack (MET)


Startpoint: _4338_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4338_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4338_/CLK (DFFPOSX1)
0.27    0.71 ^ _4338_/Q (DFFPOSX1)
0.13    0.84 v _3893_/Y (NOR2X1)
0.07    0.92 ^ _3894_/Y (AOI21X1)
0.00    0.92 ^ _4338_/D (DFFPOSX1)
0.92   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4338_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.92   data arrival time
---------------------------------------------------------
0.51   slack (MET)


Startpoint: _4328_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4328_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4328_/CLK (DFFPOSX1)
0.27    0.71 ^ _4328_/Q (DFFPOSX1)
0.13    0.84 v _3873_/Y (NOR2X1)
0.07    0.92 ^ _3874_/Y (AOI21X1)
0.00    0.92 ^ _4328_/D (DFFPOSX1)
0.92   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4328_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.92   data arrival time
---------------------------------------------------------
0.51   slack (MET)


Startpoint: _4342_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4342_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4342_/CLK (DFFPOSX1)
0.27    0.71 ^ _4342_/Q (DFFPOSX1)
0.13    0.84 v _3901_/Y (NOR2X1)
0.07    0.92 ^ _3902_/Y (AOI21X1)
0.00    0.92 ^ _4342_/D (DFFPOSX1)
0.92   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4342_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.92   data arrival time
---------------------------------------------------------
0.51   slack (MET)


Startpoint: _4385_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4385_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4385_/CLK (DFFPOSX1)
0.27    0.71 ^ _4385_/Q (DFFPOSX1)
0.13    0.84 v _3824_/Y (NOR2X1)
0.07    0.92 ^ _3825_/Y (AOI21X1)
0.00    0.92 ^ _4385_/D (DFFPOSX1)
0.92   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4385_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.92   data arrival time
---------------------------------------------------------
0.51   slack (MET)


Startpoint: _4397_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4397_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4397_/CLK (DFFPOSX1)
0.27    0.71 ^ _4397_/Q (DFFPOSX1)
0.13    0.84 v _3667_/Y (NOR2X1)
0.07    0.92 ^ _3668_/Y (AOI21X1)
0.00    0.92 ^ _4397_/D (DFFPOSX1)
0.92   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4397_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.92   data arrival time
---------------------------------------------------------
0.51   slack (MET)


Startpoint: _4379_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4379_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4379_/CLK (DFFPOSX1)
0.27    0.71 ^ _4379_/Q (DFFPOSX1)
0.13    0.84 v _3812_/Y (NOR2X1)
0.07    0.92 ^ _3813_/Y (AOI21X1)
0.00    0.92 ^ _4379_/D (DFFPOSX1)
0.92   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4379_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.92   data arrival time
---------------------------------------------------------
0.51   slack (MET)


Startpoint: _4572_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4572_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4572_/CLK (DFFPOSX1)
0.29    0.75 ^ _4572_/Q (DFFPOSX1)
0.10    0.84 v _4510_/Y (AOI22X1)
0.09    0.93 ^ _4511_/Y (AOI21X1)
0.00    0.93 ^ _4572_/D (DFFPOSX1)
0.93   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4572_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.93   data arrival time
---------------------------------------------------------
0.51   slack (MET)


Startpoint: _4574_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4574_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4574_/CLK (DFFPOSX1)
0.29    0.75 ^ _4574_/Q (DFFPOSX1)
0.10    0.84 v _4523_/Y (AOI22X1)
0.09    0.93 ^ _4524_/Y (AOI21X1)
0.00    0.93 ^ _4574_/D (DFFPOSX1)
0.93   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4574_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.93   data arrival time
---------------------------------------------------------
0.51   slack (MET)


Startpoint: _4570_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4570_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4570_/CLK (DFFPOSX1)
0.29    0.75 ^ _4570_/Q (DFFPOSX1)
0.10    0.85 v _4497_/Y (AOI22X1)
0.09    0.93 ^ _4498_/Y (AOI21X1)
0.00    0.93 ^ _4570_/D (DFFPOSX1)
0.93   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4570_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.93   data arrival time
---------------------------------------------------------
0.52   slack (MET)


Startpoint: _4395_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4395_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4395_/CLK (DFFPOSX1)
0.27    0.73 ^ _4395_/Q (DFFPOSX1)
0.13    0.86 v _3661_/Y (NOR2X1)
0.07    0.94 ^ _3662_/Y (AOI21X1)
0.00    0.94 ^ _4395_/D (DFFPOSX1)
0.94   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4395_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.94   data arrival time
---------------------------------------------------------
0.52   slack (MET)


Startpoint: _4377_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4377_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4377_/CLK (DFFPOSX1)
0.27    0.73 ^ _4377_/Q (DFFPOSX1)
0.13    0.86 v _3808_/Y (NOR2X1)
0.07    0.94 ^ _3809_/Y (AOI21X1)
0.00    0.94 ^ _4377_/D (DFFPOSX1)
0.94   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4377_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.94   data arrival time
---------------------------------------------------------
0.52   slack (MET)


Startpoint: _4404_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4404_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4404_/CLK (DFFPOSX1)
0.27    0.73 ^ _4404_/Q (DFFPOSX1)
0.13    0.86 v _3688_/Y (NOR2X1)
0.07    0.94 ^ _3689_/Y (AOI21X1)
0.00    0.94 ^ _4404_/D (DFFPOSX1)
0.94   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4404_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.94   data arrival time
---------------------------------------------------------
0.52   slack (MET)


Startpoint: _4407_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4407_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4407_/CLK (DFFPOSX1)
0.27    0.73 ^ _4407_/Q (DFFPOSX1)
0.13    0.86 v _3697_/Y (NOR2X1)
0.07    0.94 ^ _3698_/Y (AOI21X1)
0.00    0.94 ^ _4407_/D (DFFPOSX1)
0.94   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4407_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.94   data arrival time
---------------------------------------------------------
0.52   slack (MET)


Startpoint: _4376_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4376_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4376_/CLK (DFFPOSX1)
0.27    0.73 ^ _4376_/Q (DFFPOSX1)
0.13    0.86 v _3806_/Y (NOR2X1)
0.07    0.94 ^ _3807_/Y (AOI21X1)
0.00    0.94 ^ _4376_/D (DFFPOSX1)
0.94   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4376_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.94   data arrival time
---------------------------------------------------------
0.52   slack (MET)


Startpoint: _4414_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4414_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4414_/CLK (DFFPOSX1)
0.27    0.73 ^ _4414_/Q (DFFPOSX1)
0.13    0.86 v _4276_/Y (NOR2X1)
0.07    0.94 ^ _4277_/Y (AOI21X1)
0.00    0.94 ^ _4414_/D (DFFPOSX1)
0.94   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4414_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.94   data arrival time
---------------------------------------------------------
0.52   slack (MET)


Startpoint: _4416_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4416_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4416_/CLK (DFFPOSX1)
0.27    0.73 ^ _4416_/Q (DFFPOSX1)
0.13    0.86 v _4280_/Y (NOR2X1)
0.07    0.94 ^ _4281_/Y (AOI21X1)
0.00    0.94 ^ _4416_/D (DFFPOSX1)
0.94   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4416_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.94   data arrival time
---------------------------------------------------------
0.52   slack (MET)


Startpoint: _4421_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4421_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4421_/CLK (DFFPOSX1)
0.27    0.73 ^ _4421_/Q (DFFPOSX1)
0.13    0.86 v _4290_/Y (NOR2X1)
0.07    0.94 ^ _4291_/Y (AOI21X1)
0.00    0.94 ^ _4421_/D (DFFPOSX1)
0.94   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4421_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.94   data arrival time
---------------------------------------------------------
0.52   slack (MET)


Startpoint: _4329_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4329_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4329_/CLK (DFFPOSX1)
0.27    0.73 ^ _4329_/Q (DFFPOSX1)
0.13    0.86 v _3875_/Y (NOR2X1)
0.07    0.94 ^ _3876_/Y (AOI21X1)
0.00    0.94 ^ _4329_/D (DFFPOSX1)
0.94   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4329_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.94   data arrival time
---------------------------------------------------------
0.52   slack (MET)


Startpoint: _4331_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4331_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4331_/CLK (DFFPOSX1)
0.27    0.73 ^ _4331_/Q (DFFPOSX1)
0.13    0.86 v _3879_/Y (NOR2X1)
0.07    0.94 ^ _3880_/Y (AOI21X1)
0.00    0.94 ^ _4331_/D (DFFPOSX1)
0.94   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4331_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.94   data arrival time
---------------------------------------------------------
0.52   slack (MET)


Startpoint: _4341_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4341_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4341_/CLK (DFFPOSX1)
0.27    0.73 ^ _4341_/Q (DFFPOSX1)
0.13    0.86 v _3899_/Y (NOR2X1)
0.07    0.94 ^ _3900_/Y (AOI21X1)
0.00    0.94 ^ _4341_/D (DFFPOSX1)
0.94   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4341_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.94   data arrival time
---------------------------------------------------------
0.52   slack (MET)


Startpoint: _4334_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4334_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4334_/CLK (DFFPOSX1)
0.27    0.73 ^ _4334_/Q (DFFPOSX1)
0.13    0.86 v _3885_/Y (NOR2X1)
0.07    0.94 ^ _3886_/Y (AOI21X1)
0.00    0.94 ^ _4334_/D (DFFPOSX1)
0.94   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4334_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.94   data arrival time
---------------------------------------------------------
0.52   slack (MET)


Startpoint: _4408_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4408_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4408_/CLK (DFFPOSX1)
0.27    0.73 ^ _4408_/Q (DFFPOSX1)
0.13    0.86 v _4264_/Y (NOR2X1)
0.07    0.94 ^ _4265_/Y (AOI21X1)
0.00    0.94 ^ _4408_/D (DFFPOSX1)
0.94   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4408_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.94   data arrival time
---------------------------------------------------------
0.52   slack (MET)


Startpoint: _4422_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4422_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4422_/CLK (DFFPOSX1)
0.27    0.73 ^ _4422_/Q (DFFPOSX1)
0.13    0.86 v _4292_/Y (NOR2X1)
0.07    0.94 ^ _4293_/Y (AOI21X1)
0.00    0.94 ^ _4422_/D (DFFPOSX1)
0.94   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4422_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.94   data arrival time
---------------------------------------------------------
0.52   slack (MET)


Startpoint: _4394_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4394_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4394_/CLK (DFFPOSX1)
0.27    0.73 ^ _4394_/Q (DFFPOSX1)
0.13    0.86 v _3658_/Y (NOR2X1)
0.07    0.94 ^ _3659_/Y (AOI21X1)
0.00    0.94 ^ _4394_/D (DFFPOSX1)
0.94   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4394_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.94   data arrival time
---------------------------------------------------------
0.52   slack (MET)


Startpoint: _4398_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4398_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4398_/CLK (DFFPOSX1)
0.27    0.73 ^ _4398_/Q (DFFPOSX1)
0.13    0.86 v _3670_/Y (NOR2X1)
0.07    0.94 ^ _3671_/Y (AOI21X1)
0.00    0.94 ^ _4398_/D (DFFPOSX1)
0.94   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4398_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.94   data arrival time
---------------------------------------------------------
0.52   slack (MET)


Startpoint: _4392_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4392_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4392_/CLK (DFFPOSX1)
0.27    0.73 ^ _4392_/Q (DFFPOSX1)
0.13    0.86 v _3652_/Y (NOR2X1)
0.07    0.94 ^ _3653_/Y (AOI21X1)
0.00    0.94 ^ _4392_/D (DFFPOSX1)
0.94   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4392_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.94   data arrival time
---------------------------------------------------------
0.52   slack (MET)


Startpoint: _4393_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4393_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4393_/CLK (DFFPOSX1)
0.27    0.73 ^ _4393_/Q (DFFPOSX1)
0.13    0.86 v _3655_/Y (NOR2X1)
0.07    0.94 ^ _3656_/Y (AOI21X1)
0.00    0.94 ^ _4393_/D (DFFPOSX1)
0.94   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4393_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.94   data arrival time
---------------------------------------------------------
0.52   slack (MET)


Startpoint: _4411_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4411_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4411_/CLK (DFFPOSX1)
0.27    0.73 ^ _4411_/Q (DFFPOSX1)
0.13    0.86 v _4270_/Y (NOR2X1)
0.07    0.94 ^ _4271_/Y (AOI21X1)
0.00    0.94 ^ _4411_/D (DFFPOSX1)
0.94   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4411_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.94   data arrival time
---------------------------------------------------------
0.52   slack (MET)


Startpoint: _4420_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4420_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4420_/CLK (DFFPOSX1)
0.27    0.73 ^ _4420_/Q (DFFPOSX1)
0.13    0.86 v _4288_/Y (NOR2X1)
0.07    0.94 ^ _4289_/Y (AOI21X1)
0.00    0.94 ^ _4420_/D (DFFPOSX1)
0.94   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4420_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.94   data arrival time
---------------------------------------------------------
0.52   slack (MET)


Startpoint: _4409_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4409_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4409_/CLK (DFFPOSX1)
0.27    0.73 ^ _4409_/Q (DFFPOSX1)
0.13    0.86 v _4266_/Y (NOR2X1)
0.07    0.94 ^ _4267_/Y (AOI21X1)
0.00    0.94 ^ _4409_/D (DFFPOSX1)
0.94   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4409_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.94   data arrival time
---------------------------------------------------------
0.52   slack (MET)


Startpoint: _4419_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4419_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4419_/CLK (DFFPOSX1)
0.27    0.73 ^ _4419_/Q (DFFPOSX1)
0.13    0.86 v _4286_/Y (NOR2X1)
0.07    0.94 ^ _4287_/Y (AOI21X1)
0.00    0.94 ^ _4419_/D (DFFPOSX1)
0.94   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4419_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.94   data arrival time
---------------------------------------------------------
0.52   slack (MET)


Startpoint: _4389_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4389_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4389_/CLK (DFFPOSX1)
0.27    0.73 ^ _4389_/Q (DFFPOSX1)
0.13    0.86 v _3832_/Y (NOR2X1)
0.07    0.94 ^ _3833_/Y (AOI21X1)
0.00    0.94 ^ _4389_/D (DFFPOSX1)
0.94   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4389_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.94   data arrival time
---------------------------------------------------------
0.52   slack (MET)


Startpoint: _4335_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4335_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4335_/CLK (DFFPOSX1)
0.27    0.73 ^ _4335_/Q (DFFPOSX1)
0.13    0.86 v _3887_/Y (NOR2X1)
0.07    0.94 ^ _3888_/Y (AOI21X1)
0.00    0.94 ^ _4335_/D (DFFPOSX1)
0.94   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4335_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.94   data arrival time
---------------------------------------------------------
0.52   slack (MET)


Startpoint: _4333_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4333_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4333_/CLK (DFFPOSX1)
0.27    0.73 ^ _4333_/Q (DFFPOSX1)
0.13    0.86 v _3883_/Y (NOR2X1)
0.07    0.94 ^ _3884_/Y (AOI21X1)
0.00    0.94 ^ _4333_/D (DFFPOSX1)
0.94   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4333_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.94   data arrival time
---------------------------------------------------------
0.52   slack (MET)


Startpoint: _4332_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4332_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4332_/CLK (DFFPOSX1)
0.27    0.73 ^ _4332_/Q (DFFPOSX1)
0.13    0.86 v _3881_/Y (NOR2X1)
0.07    0.94 ^ _3882_/Y (AOI21X1)
0.00    0.94 ^ _4332_/D (DFFPOSX1)
0.94   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4332_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.94   data arrival time
---------------------------------------------------------
0.52   slack (MET)


Startpoint: _4340_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4340_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4340_/CLK (DFFPOSX1)
0.27    0.73 ^ _4340_/Q (DFFPOSX1)
0.13    0.86 v _3897_/Y (NOR2X1)
0.07    0.94 ^ _3898_/Y (AOI21X1)
0.00    0.94 ^ _4340_/D (DFFPOSX1)
0.94   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4340_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.94   data arrival time
---------------------------------------------------------
0.52   slack (MET)


Startpoint: _4390_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4390_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4390_/CLK (DFFPOSX1)
0.27    0.73 ^ _4390_/Q (DFFPOSX1)
0.13    0.86 v _3834_/Y (NOR2X1)
0.07    0.94 ^ _3835_/Y (AOI21X1)
0.00    0.94 ^ _4390_/D (DFFPOSX1)
0.94   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4390_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.94   data arrival time
---------------------------------------------------------
0.52   slack (MET)


Startpoint: _4399_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4399_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4399_/CLK (DFFPOSX1)
0.27    0.73 ^ _4399_/Q (DFFPOSX1)
0.13    0.86 v _3673_/Y (NOR2X1)
0.07    0.94 ^ _3674_/Y (AOI21X1)
0.00    0.94 ^ _4399_/D (DFFPOSX1)
0.94   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4399_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.94   data arrival time
---------------------------------------------------------
0.52   slack (MET)


Startpoint: _4388_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4388_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4388_/CLK (DFFPOSX1)
0.27    0.73 ^ _4388_/Q (DFFPOSX1)
0.13    0.86 v _3830_/Y (NOR2X1)
0.07    0.94 ^ _3831_/Y (AOI21X1)
0.00    0.94 ^ _4388_/D (DFFPOSX1)
0.94   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4388_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.94   data arrival time
---------------------------------------------------------
0.52   slack (MET)


Startpoint: _4396_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4396_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4396_/CLK (DFFPOSX1)
0.27    0.73 ^ _4396_/Q (DFFPOSX1)
0.13    0.86 v _3664_/Y (NOR2X1)
0.07    0.94 ^ _3665_/Y (AOI21X1)
0.00    0.94 ^ _4396_/D (DFFPOSX1)
0.94   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4396_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.94   data arrival time
---------------------------------------------------------
0.52   slack (MET)


Startpoint: _4415_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4415_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4415_/CLK (DFFPOSX1)
0.27    0.73 ^ _4415_/Q (DFFPOSX1)
0.13    0.86 v _4278_/Y (NOR2X1)
0.07    0.94 ^ _4279_/Y (AOI21X1)
0.00    0.94 ^ _4415_/D (DFFPOSX1)
0.94   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4415_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.94   data arrival time
---------------------------------------------------------
0.52   slack (MET)


Startpoint: _4410_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4410_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4410_/CLK (DFFPOSX1)
0.27    0.73 ^ _4410_/Q (DFFPOSX1)
0.13    0.86 v _4268_/Y (NOR2X1)
0.07    0.94 ^ _4269_/Y (AOI21X1)
0.00    0.94 ^ _4410_/D (DFFPOSX1)
0.94   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4410_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.94   data arrival time
---------------------------------------------------------
0.52   slack (MET)


Startpoint: _4412_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4412_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4412_/CLK (DFFPOSX1)
0.27    0.73 ^ _4412_/Q (DFFPOSX1)
0.13    0.86 v _4272_/Y (NOR2X1)
0.07    0.94 ^ _4273_/Y (AOI21X1)
0.00    0.94 ^ _4412_/D (DFFPOSX1)
0.94   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4412_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.94   data arrival time
---------------------------------------------------------
0.52   slack (MET)


Startpoint: _4565_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4565_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4565_/CLK (DFFPOSX1)
0.29    0.73 ^ _4565_/Q (DFFPOSX1)
0.09    0.82 v _4464_/Y (AOI22X1)
0.10    0.93 ^ _4465_/Y (AOI21X1)
0.00    0.93 ^ _4565_/D (DFFPOSX1)
0.93   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4565_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.93   data arrival time
---------------------------------------------------------
0.52   slack (MET)


Startpoint: _4566_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4566_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4566_/CLK (DFFPOSX1)
0.29    0.73 ^ _4566_/Q (DFFPOSX1)
0.09    0.82 v _4470_/Y (AOI22X1)
0.10    0.93 ^ _4471_/Y (AOI21X1)
0.00    0.93 ^ _4566_/D (DFFPOSX1)
0.93   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4566_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-0.93   data arrival time
---------------------------------------------------------
0.52   slack (MET)


Startpoint: _3643_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _3643_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3643_/CLK (DFFPOSX1)
0.32    0.79 ^ _3643_/Q (DFFPOSX1)
0.07    0.86 v _3580_/Y (NAND2X1)
0.10    0.96 ^ _3582_/Y (AOI21X1)
0.00    0.96 ^ _3643_/D (DFFPOSX1)
0.96   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _3643_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.96   data arrival time
---------------------------------------------------------
0.54   slack (MET)


Startpoint: _3646_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _3646_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3646_/CLK (DFFPOSX1)
0.32    0.79 ^ _3646_/Q (DFFPOSX1)
0.07    0.86 v _3571_/Y (NAND2X1)
0.10    0.96 ^ _3573_/Y (AOI21X1)
0.00    0.96 ^ _3646_/D (DFFPOSX1)
0.96   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _3646_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.96   data arrival time
---------------------------------------------------------
0.54   slack (MET)


Startpoint: _3418_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _3419_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3418_/CLK (DFFPOSX1)
0.31    0.77 ^ _3418_/Q (DFFPOSX1)
0.13    0.90 v _3402_/Y (INVX1)
0.08    0.98 ^ _3412_/Y (NOR2X1)
0.00    0.98 ^ _3419_/D (DFFPOSX1)
0.98   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _3419_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-0.98   data arrival time
---------------------------------------------------------
0.56   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.38    0.84 ^ _3637_/Q (DFFPOSX1)
0.07    0.91 v _3602_/Y (NAND2X1)
0.10    1.01 ^ _3603_/Y (AOI21X1)
0.00    1.01 ^ _3637_/D (DFFPOSX1)
1.01   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _3637_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-1.01   data arrival time
---------------------------------------------------------
0.59   slack (MET)


Startpoint: _4577_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4577_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4577_/CLK (DFFPOSX1)
0.30    0.74 ^ _4577_/Q (DFFPOSX1)
0.08    0.82 v _4542_/Y (AOI22X1)
0.09    0.91 ^ _4543_/Y (OAI21X1)
0.12    1.03 ^ _4544_/Y (AND2X2)
0.00    1.03 ^ _4577_/D (DFFPOSX1)
1.03   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4577_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-1.03   data arrival time
---------------------------------------------------------
0.63   slack (MET)


Startpoint: _4580_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4580_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4580_/CLK (DFFPOSX1)
0.24    0.70 ^ _4580_/Q (DFFPOSX1)
0.07    0.77 v _4559_/Y (INVX1)
0.09    0.86 ^ _4560_/Y (OAI21X1)
0.08    0.94 v _4563_/Y (NAND3X1)
0.10    1.04 ^ _4564_/Y (AOI21X1)
0.00    1.04 ^ _4580_/D (DFFPOSX1)
1.04   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4580_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-1.04   data arrival time
---------------------------------------------------------
0.63   slack (MET)


Startpoint: _3634_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _3634_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3634_/CLK (DFFPOSX1)
0.42    0.88 ^ _3634_/Q (DFFPOSX1)
0.07    0.95 v _3593_/Y (NAND2X1)
0.10    1.05 ^ _3594_/Y (AOI21X1)
0.00    1.05 ^ _3634_/D (DFFPOSX1)
1.05   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _3634_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-1.05   data arrival time
---------------------------------------------------------
0.63   slack (MET)


Startpoint: _4578_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4578_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4578_/CLK (DFFPOSX1)
0.30    0.76 ^ _4578_/Q (DFFPOSX1)
0.08    0.84 v _4549_/Y (AOI22X1)
0.09    0.93 ^ _4550_/Y (OAI21X1)
0.12    1.05 ^ _4551_/Y (AND2X2)
0.00    1.05 ^ _4578_/D (DFFPOSX1)
1.05   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4578_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-1.05   data arrival time
---------------------------------------------------------
0.63   slack (MET)


Startpoint: _4576_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4576_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4576_/CLK (DFFPOSX1)
0.30    0.76 ^ _4576_/Q (DFFPOSX1)
0.08    0.84 v _4536_/Y (AOI22X1)
0.09    0.93 ^ _4537_/Y (OAI21X1)
0.12    1.05 ^ _4538_/Y (AND2X2)
0.00    1.05 ^ _4576_/D (DFFPOSX1)
1.05   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4576_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-1.05   data arrival time
---------------------------------------------------------
0.63   slack (MET)


Startpoint: _3635_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _3635_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3635_/CLK (DFFPOSX1)
0.43    0.89 ^ _3635_/Q (DFFPOSX1)
0.07    0.96 v _3596_/Y (NAND2X1)
0.10    1.06 ^ _3597_/Y (AOI21X1)
0.00    1.06 ^ _3635_/D (DFFPOSX1)
1.06   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _3635_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-1.06   data arrival time
---------------------------------------------------------
0.64   slack (MET)


Startpoint: _3421_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _3636_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3421_/CLK (DFFPOSX1)
0.25    0.71 ^ _3421_/Q (DFFPOSX1)
0.20    0.91 ^ BUFX2_insert131/Y (BUFX2)
0.07    0.98 v _3598_/Y (NAND2X1)
0.08    1.06 ^ _3600_/Y (AOI21X1)
0.00    1.06 ^ _3636_/D (DFFPOSX1)
1.06   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _3636_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-1.06   data arrival time
---------------------------------------------------------
0.65   slack (MET)


Startpoint: _3421_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _3625_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3421_/CLK (DFFPOSX1)
0.25    0.71 ^ _3421_/Q (DFFPOSX1)
0.21    0.91 ^ BUFX2_insert132/Y (BUFX2)
0.07    0.99 v _3622_/Y (NAND2X1)
0.08    1.07 ^ _3624_/Y (AOI21X1)
0.00    1.07 ^ _3625_/D (DFFPOSX1)
1.07   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _3625_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-1.07   data arrival time
---------------------------------------------------------
0.66   slack (MET)


Startpoint: _4448_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4448_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4448_/CLK (DFFPOSX1)
0.24    0.69 ^ _4448_/Q (DFFPOSX1)
0.21    0.90 ^ BUFX2_insert43/Y (BUFX2)
0.11    1.00 v _4006_/Y (OAI21X1)
0.07    1.08 ^ _4007_/Y (AOI21X1)
0.00    1.08 ^ _4448_/D (DFFPOSX1)
1.08   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4448_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-1.08   data arrival time
---------------------------------------------------------
0.67   slack (MET)


Startpoint: _3421_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _3418_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3421_/CLK (DFFPOSX1)
0.25    0.71 ^ _3421_/Q (DFFPOSX1)
0.20    0.91 ^ BUFX2_insert131/Y (BUFX2)
0.12    1.03 v _3381_/Y (INVX1)
0.08    1.10 ^ _3416_/Y (NOR2X1)
0.00    1.10 ^ _3418_/D (DFFPOSX1)
1.10   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _3418_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-1.10   data arrival time
---------------------------------------------------------
0.69   slack (MET)


Startpoint: _3421_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _3644_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3421_/CLK (DFFPOSX1)
0.25    0.71 ^ _3421_/Q (DFFPOSX1)
0.19    0.90 ^ BUFX2_insert133/Y (BUFX2)
0.12    1.02 v _3566_/Y (NAND2X1)
0.09    1.11 ^ _3567_/Y (AOI21X1)
0.00    1.11 ^ _3644_/D (DFFPOSX1)
1.11   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _3644_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-1.11   data arrival time
---------------------------------------------------------
0.69   slack (MET)


Startpoint: _4436_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4436_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4436_/CLK (DFFPOSX1)
0.25    0.71 ^ _4436_/Q (DFFPOSX1)
0.22    0.93 ^ BUFX2_insert62/Y (BUFX2)
0.11    1.04 v _4228_/Y (OAI21X1)
0.08    1.11 ^ _4229_/Y (AOI21X1)
0.00    1.11 ^ _4436_/D (DFFPOSX1)
1.11   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4436_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-1.11   data arrival time
---------------------------------------------------------
0.70   slack (MET)


Startpoint: _4455_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4455_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4455_/CLK (DFFPOSX1)
0.24    0.69 ^ _4455_/Q (DFFPOSX1)
0.24    0.92 ^ BUFX2_insert99/Y (BUFX2)
0.11    1.03 v _4083_/Y (OAI21X1)
0.07    1.10 ^ _4084_/Y (AOI21X1)
0.00    1.10 ^ _4455_/D (DFFPOSX1)
1.10   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4455_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-1.10   data arrival time
---------------------------------------------------------
0.70   slack (MET)


Startpoint: _4433_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4433_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4433_/CLK (DFFPOSX1)
0.26    0.70 ^ _4433_/Q (DFFPOSX1)
0.22    0.92 ^ BUFX2_insert77/Y (BUFX2)
0.11    1.03 v _4195_/Y (OAI21X1)
0.07    1.10 ^ _4196_/Y (AOI21X1)
0.00    1.10 ^ _4433_/D (DFFPOSX1)
1.10   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4433_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-1.10   data arrival time
---------------------------------------------------------
0.70   slack (MET)


Startpoint: _4453_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4453_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4453_/CLK (DFFPOSX1)
0.24    0.69 ^ _4453_/Q (DFFPOSX1)
0.24    0.92 ^ BUFX2_insert0/Y (BUFX2)
0.11    1.03 v _4061_/Y (OAI21X1)
0.07    1.10 ^ _4062_/Y (AOI21X1)
0.00    1.10 ^ _4453_/D (DFFPOSX1)
1.10   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4453_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-1.10   data arrival time
---------------------------------------------------------
0.70   slack (MET)


Startpoint: _4437_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4437_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4437_/CLK (DFFPOSX1)
0.26    0.70 ^ _4437_/Q (DFFPOSX1)
0.22    0.92 ^ BUFX2_insert246/Y (BUFX2)
0.11    1.03 v _4239_/Y (OAI21X1)
0.07    1.11 ^ _4240_/Y (AOI21X1)
0.00    1.11 ^ _4437_/D (DFFPOSX1)
1.11   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4437_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-1.11   data arrival time
---------------------------------------------------------
0.70   slack (MET)


Startpoint: _4449_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4449_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4449_/CLK (DFFPOSX1)
0.26    0.70 ^ _4449_/Q (DFFPOSX1)
0.23    0.93 ^ BUFX2_insert232/Y (BUFX2)
0.11    1.04 v _4017_/Y (OAI21X1)
0.07    1.11 ^ _4018_/Y (AOI21X1)
0.00    1.11 ^ _4449_/D (DFFPOSX1)
1.11   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4449_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-1.11   data arrival time
---------------------------------------------------------
0.71   slack (MET)


Startpoint: _3421_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _3645_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3421_/CLK (DFFPOSX1)
0.25    0.71 ^ _3421_/Q (DFFPOSX1)
0.21    0.91 ^ BUFX2_insert132/Y (BUFX2)
0.12    1.03 v _3569_/Y (NAND2X1)
0.09    1.12 ^ _3570_/Y (AOI21X1)
0.00    1.12 ^ _3645_/D (DFFPOSX1)
1.12   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _3645_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-1.12   data arrival time
---------------------------------------------------------
0.71   slack (MET)


Startpoint: _3421_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _3641_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3421_/CLK (DFFPOSX1)
0.25    0.71 ^ _3421_/Q (DFFPOSX1)
0.21    0.91 ^ BUFX2_insert132/Y (BUFX2)
0.12    1.03 v _3575_/Y (NAND2X1)
0.09    1.12 ^ _3576_/Y (AOI21X1)
0.00    1.12 ^ _3641_/D (DFFPOSX1)
1.12   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _3641_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-1.12   data arrival time
---------------------------------------------------------
0.71   slack (MET)


Startpoint: _4445_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4445_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4445_/CLK (DFFPOSX1)
0.26    0.70 ^ _4445_/Q (DFFPOSX1)
0.24    0.94 ^ BUFX2_insert57/Y (BUFX2)
0.11    1.04 v _3973_/Y (OAI21X1)
0.08    1.12 ^ _3974_/Y (AOI21X1)
0.00    1.12 ^ _4445_/D (DFFPOSX1)
1.12   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4445_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-1.12   data arrival time
---------------------------------------------------------
0.72   slack (MET)


Startpoint: _4432_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4432_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4432_/CLK (DFFPOSX1)
0.24    0.69 ^ _4432_/Q (DFFPOSX1)
0.25    0.94 ^ BUFX2_insert172/Y (BUFX2)
0.11    1.05 v _4184_/Y (OAI21X1)
0.07    1.12 ^ _4185_/Y (AOI21X1)
0.00    1.12 ^ _4432_/D (DFFPOSX1)
1.12   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4432_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-1.12   data arrival time
---------------------------------------------------------
0.72   slack (MET)


Startpoint: _4446_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4446_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4446_/CLK (DFFPOSX1)
0.24    0.69 ^ _4446_/Q (DFFPOSX1)
0.26    0.94 ^ BUFX2_insert241/Y (BUFX2)
0.11    1.05 v _3984_/Y (OAI21X1)
0.07    1.12 ^ _3985_/Y (AOI21X1)
0.00    1.12 ^ _4446_/D (DFFPOSX1)
1.12   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4446_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-1.12   data arrival time
---------------------------------------------------------
0.72   slack (MET)


Startpoint: _4429_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4429_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4429_/CLK (DFFPOSX1)
0.26    0.70 ^ _4429_/Q (DFFPOSX1)
0.24    0.94 ^ BUFX2_insert186/Y (BUFX2)
0.11    1.05 v _4151_/Y (OAI21X1)
0.08    1.13 ^ _4152_/Y (AOI21X1)
0.00    1.13 ^ _4429_/D (DFFPOSX1)
1.13   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4429_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-1.13   data arrival time
---------------------------------------------------------
0.72   slack (MET)


Startpoint: _4425_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4425_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4425_/CLK (DFFPOSX1)
0.26    0.70 ^ _4425_/Q (DFFPOSX1)
0.25    0.95 ^ BUFX2_insert298/Y (BUFX2)
0.11    1.05 v _4107_/Y (OAI21X1)
0.07    1.13 ^ _4108_/Y (AOI21X1)
0.00    1.13 ^ _4425_/D (DFFPOSX1)
1.13   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4425_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-1.13   data arrival time
---------------------------------------------------------
0.72   slack (MET)


Startpoint: _4428_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4428_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4428_/CLK (DFFPOSX1)
0.26    0.70 ^ _4428_/Q (DFFPOSX1)
0.25    0.95 ^ BUFX2_insert288/Y (BUFX2)
0.11    1.06 v _4140_/Y (OAI21X1)
0.07    1.14 ^ _4141_/Y (AOI21X1)
0.00    1.14 ^ _4428_/D (DFFPOSX1)
1.14   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4428_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-1.14   data arrival time
---------------------------------------------------------
0.73   slack (MET)


Startpoint: _4451_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4451_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4451_/CLK (DFFPOSX1)
0.26    0.70 ^ _4451_/Q (DFFPOSX1)
0.25    0.95 ^ BUFX2_insert204/Y (BUFX2)
0.11    1.06 v _4039_/Y (OAI21X1)
0.07    1.14 ^ _4040_/Y (AOI21X1)
0.00    1.14 ^ _4451_/D (DFFPOSX1)
1.14   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4451_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-1.14   data arrival time
---------------------------------------------------------
0.73   slack (MET)


Startpoint: _4443_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4443_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4443_/CLK (DFFPOSX1)
0.24    0.69 ^ _4443_/Q (DFFPOSX1)
0.27    0.95 ^ BUFX2_insert250/Y (BUFX2)
0.11    1.06 v _3951_/Y (OAI21X1)
0.07    1.14 ^ _3952_/Y (AOI21X1)
0.00    1.14 ^ _4443_/D (DFFPOSX1)
1.14   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4443_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-1.14   data arrival time
---------------------------------------------------------
0.73   slack (MET)


Startpoint: _4447_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4447_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4447_/CLK (DFFPOSX1)
0.24    0.69 ^ _4447_/Q (DFFPOSX1)
0.27    0.96 ^ BUFX2_insert150/Y (BUFX2)
0.11    1.07 v _3995_/Y (OAI21X1)
0.07    1.14 ^ _3996_/Y (AOI21X1)
0.00    1.14 ^ _4447_/D (DFFPOSX1)
1.14   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4447_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-1.14   data arrival time
---------------------------------------------------------
0.73   slack (MET)


Startpoint: _4441_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4441_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4441_/CLK (DFFPOSX1)
0.24    0.69 ^ _4441_/Q (DFFPOSX1)
0.27    0.96 ^ BUFX2_insert169/Y (BUFX2)
0.11    1.07 v _3929_/Y (OAI21X1)
0.07    1.14 ^ _3930_/Y (AOI21X1)
0.00    1.14 ^ _4441_/D (DFFPOSX1)
1.14   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4441_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-1.14   data arrival time
---------------------------------------------------------
0.74   slack (MET)


Startpoint: _4435_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4435_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4435_/CLK (DFFPOSX1)
0.24    0.69 ^ _4435_/Q (DFFPOSX1)
0.27    0.96 ^ BUFX2_insert159/Y (BUFX2)
0.11    1.07 v _4217_/Y (OAI21X1)
0.07    1.14 ^ _4218_/Y (AOI21X1)
0.00    1.14 ^ _4435_/D (DFFPOSX1)
1.14   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4435_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-1.14   data arrival time
---------------------------------------------------------
0.74   slack (MET)


Startpoint: _4442_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4442_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4442_/CLK (DFFPOSX1)
0.24    0.69 ^ _4442_/Q (DFFPOSX1)
0.28    0.96 ^ BUFX2_insert74/Y (BUFX2)
0.11    1.07 v _3940_/Y (OAI21X1)
0.07    1.15 ^ _3941_/Y (AOI21X1)
0.00    1.15 ^ _4442_/D (DFFPOSX1)
1.15   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4442_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-1.15   data arrival time
---------------------------------------------------------
0.74   slack (MET)


Startpoint: _4452_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4452_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4452_/CLK (DFFPOSX1)
0.25    0.71 ^ _4452_/Q (DFFPOSX1)
0.27    0.98 ^ BUFX2_insert110/Y (BUFX2)
0.11    1.09 v _4050_/Y (OAI21X1)
0.08    1.16 ^ _4051_/Y (AOI21X1)
0.00    1.16 ^ _4452_/D (DFFPOSX1)
1.16   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _4452_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-1.16   data arrival time
---------------------------------------------------------
0.74   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4424_/CLK (DFFPOSX1)
0.24    0.69 ^ _4424_/Q (DFFPOSX1)
0.28    0.97 ^ BUFX2_insert105/Y (BUFX2)
0.11    1.08 v _4096_/Y (OAI21X1)
0.07    1.15 ^ _4097_/Y (AOI21X1)
0.00    1.15 ^ _4424_/D (DFFPOSX1)
1.15   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4424_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-1.15   data arrival time
---------------------------------------------------------
0.75   slack (MET)


Startpoint: _4438_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4438_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4438_/CLK (DFFPOSX1)
0.24    0.69 ^ _4438_/Q (DFFPOSX1)
0.28    0.97 ^ BUFX2_insert153/Y (BUFX2)
0.11    1.08 v _4250_/Y (OAI21X1)
0.07    1.15 ^ _4251_/Y (AOI21X1)
0.00    1.15 ^ _4438_/D (DFFPOSX1)
1.15   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4438_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-1.15   data arrival time
---------------------------------------------------------
0.75   slack (MET)


Startpoint: _4418_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4450_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4418_/CLK (DFFPOSX1)
0.27    0.71 ^ _4418_/Q (DFFPOSX1)
0.11    0.82 v _4023_/Y (MUX2X1)
0.12    0.94 ^ _4026_/Y (OAI22X1)
0.11    1.05 v _4027_/Y (MUX2X1)
0.11    1.15 ^ _4029_/Y (AOI21X1)
0.00    1.15 ^ _4450_/D (DFFPOSX1)
1.15   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4450_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-1.15   data arrival time
---------------------------------------------------------
0.75   slack (MET)


Startpoint: _4423_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4439_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4423_/CLK (DFFPOSX1)
0.27    0.71 ^ _4423_/Q (DFFPOSX1)
0.11    0.82 v _4256_/Y (MUX2X1)
0.12    0.94 ^ _4259_/Y (OAI22X1)
0.11    1.05 v _4260_/Y (MUX2X1)
0.11    1.15 ^ _4262_/Y (AOI21X1)
0.00    1.15 ^ _4439_/D (DFFPOSX1)
1.15   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4439_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-1.15   data arrival time
---------------------------------------------------------
0.75   slack (MET)


Startpoint: _4418_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4434_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4418_/CLK (DFFPOSX1)
0.27    0.71 ^ _4418_/Q (DFFPOSX1)
0.11    0.82 v _4201_/Y (MUX2X1)
0.12    0.94 ^ _4204_/Y (OAI22X1)
0.11    1.05 v _4205_/Y (MUX2X1)
0.11    1.15 ^ _4207_/Y (AOI21X1)
0.00    1.15 ^ _4434_/D (DFFPOSX1)
1.15   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4434_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-1.15   data arrival time
---------------------------------------------------------
0.75   slack (MET)


Startpoint: _4348_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4444_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4348_/CLK (DFFPOSX1)
0.26    0.70 ^ _4348_/Q (DFFPOSX1)
0.11    0.81 v _3953_/Y (MUX2X1)
0.12    0.93 ^ _3956_/Y (OAI22X1)
0.12    1.05 v _3961_/Y (MUX2X1)
0.11    1.16 ^ _3963_/Y (AOI21X1)
0.00    1.16 ^ _4444_/D (DFFPOSX1)
1.16   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4444_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-1.16   data arrival time
---------------------------------------------------------
0.75   slack (MET)


Startpoint: _4350_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4430_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4350_/CLK (DFFPOSX1)
0.26    0.70 ^ _4350_/Q (DFFPOSX1)
0.11    0.81 v _4153_/Y (MUX2X1)
0.12    0.93 ^ _4156_/Y (OAI22X1)
0.12    1.05 v _4161_/Y (MUX2X1)
0.11    1.16 ^ _4163_/Y (AOI21X1)
0.00    1.16 ^ _4430_/D (DFFPOSX1)
1.16   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4430_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-1.16   data arrival time
---------------------------------------------------------
0.75   slack (MET)


Startpoint: _4406_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4454_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4406_/CLK (DFFPOSX1)
0.27    0.71 ^ _4406_/Q (DFFPOSX1)
0.12    0.83 v _4067_/Y (MUX2X1)
0.12    0.95 ^ _4070_/Y (OAI22X1)
0.11    1.05 v _4071_/Y (MUX2X1)
0.11    1.16 ^ _4073_/Y (AOI21X1)
0.00    1.16 ^ _4454_/D (DFFPOSX1)
1.16   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4454_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-1.16   data arrival time
---------------------------------------------------------
0.76   slack (MET)


Startpoint: _4379_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4427_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4379_/CLK (DFFPOSX1)
0.27    0.71 ^ _4379_/Q (DFFPOSX1)
0.12    0.83 v _4120_/Y (MUX2X1)
0.12    0.95 ^ _4123_/Y (OAI22X1)
0.12    1.06 v _4128_/Y (MUX2X1)
0.11    1.17 ^ _4130_/Y (AOI21X1)
0.00    1.17 ^ _4427_/D (DFFPOSX1)
1.17   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4427_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-1.17   data arrival time
---------------------------------------------------------
0.76   slack (MET)


Startpoint: _4378_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4426_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4378_/CLK (DFFPOSX1)
0.27    0.71 ^ _4378_/Q (DFFPOSX1)
0.12    0.83 v _4109_/Y (MUX2X1)
0.12    0.95 ^ _4112_/Y (OAI22X1)
0.12    1.06 v _4117_/Y (MUX2X1)
0.11    1.17 ^ _4119_/Y (AOI21X1)
0.00    1.17 ^ _4426_/D (DFFPOSX1)
1.17   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4426_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-1.17   data arrival time
---------------------------------------------------------
0.76   slack (MET)


Startpoint: _4383_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4431_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4383_/CLK (DFFPOSX1)
0.27    0.71 ^ _4383_/Q (DFFPOSX1)
0.12    0.83 v _4164_/Y (MUX2X1)
0.12    0.95 ^ _4167_/Y (OAI22X1)
0.12    1.06 v _4172_/Y (MUX2X1)
0.11    1.17 ^ _4174_/Y (AOI21X1)
0.00    1.17 ^ _4431_/D (DFFPOSX1)
1.17   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4431_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-1.17   data arrival time
---------------------------------------------------------
0.76   slack (MET)


Startpoint: _4408_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4440_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _4408_/CLK (DFFPOSX1)
0.27    0.73 ^ _4408_/Q (DFFPOSX1)
0.11    0.84 v _3911_/Y (MUX2X1)
0.12    0.96 ^ _3914_/Y (OAI22X1)
0.11    1.07 v _3915_/Y (MUX2X1)
0.11    1.17 ^ _3919_/Y (AOI21X1)
0.00    1.17 ^ _4440_/D (DFFPOSX1)
1.17   data arrival time

0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44   clock reconvergence pessimism
0.44 ^ _4440_/CLK (DFFPOSX1)
-0.04    0.40   library hold time
0.40   data required time
---------------------------------------------------------
0.40   data required time
-1.17   data arrival time
---------------------------------------------------------
0.77   slack (MET)


Startpoint: _3421_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _3642_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3421_/CLK (DFFPOSX1)
0.25    0.71 ^ _3421_/Q (DFFPOSX1)
0.28    0.99 ^ BUFX2_insert134/Y (BUFX2)
0.12    1.10 v _3578_/Y (NAND2X1)
0.09    1.19 ^ _3579_/Y (AOI21X1)
0.00    1.19 ^ _3642_/D (DFFPOSX1)
1.19   data arrival time

0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46   clock reconvergence pessimism
0.46 ^ _3642_/CLK (DFFPOSX1)
-0.04    0.42   library hold time
0.42   data required time
---------------------------------------------------------
0.42   data required time
-1.19   data arrival time
---------------------------------------------------------
0.77   slack (MET)


Startpoint: _4447_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4375_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4447_/CLK (DFFPOSX1)
0.33    0.77 v _4447_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert149/Y (BUFX2)
0.23    1.28 v _2207_/Y (AND2X2)
0.22    1.50 ^ _2209_/Y (NOR2X1)
0.14    1.64 v _2211_/Y (NAND2X1)
0.18    1.82 ^ _2214_/Y (OAI21X1)
0.30    2.12 v _2215_/Y (AOI21X1)
0.32    2.44 ^ _2255_/Y (OAI21X1)
0.19    2.64 v _2269_/Y (AOI21X1)
0.14    2.78 ^ _2287_/Y (OAI21X1)
0.06    2.84 v _2288_/Y (NAND2X1)
0.09    2.93 ^ _2289_/Y (NAND2X1)
0.07    2.99 v _3371_/Y (NAND3X1)
0.18    3.18 v _3373_/Y (AND2X2)
0.09    3.27 ^ _3374_/Y (NAND3X1)
0.12    3.39 v _3379_/Y (NOR2X1)
0.09    3.48 ^ _3380_/Y (NAND3X1)
0.07    3.55 v _3533_/Y (INVX1)
0.10    3.64 ^ _3534_/Y (OAI21X1)
0.06    3.71 v _3537_/Y (NAND3X1)
0.16    3.87 ^ _3538_/Y (NAND2X1)
0.15    4.02 v _3696_/Y (INVX4)
0.11    4.14 ^ _3737_/Y (OAI21X1)
0.00    4.14 ^ _4375_/D (DFFPOSX1)
4.14   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4375_/CLK (DFFPOSX1)
-0.41   20.03   library setup time
20.03   data required time
---------------------------------------------------------
20.03   data required time
-4.14   data arrival time
---------------------------------------------------------
15.89   slack (MET)


Startpoint: _4447_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4359_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4447_/CLK (DFFPOSX1)
0.33    0.77 v _4447_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert149/Y (BUFX2)
0.23    1.28 v _2207_/Y (AND2X2)
0.22    1.50 ^ _2209_/Y (NOR2X1)
0.14    1.64 v _2211_/Y (NAND2X1)
0.18    1.82 ^ _2214_/Y (OAI21X1)
0.30    2.12 v _2215_/Y (AOI21X1)
0.32    2.44 ^ _2255_/Y (OAI21X1)
0.19    2.64 v _2269_/Y (AOI21X1)
0.14    2.78 ^ _2287_/Y (OAI21X1)
0.06    2.84 v _2288_/Y (NAND2X1)
0.09    2.93 ^ _2289_/Y (NAND2X1)
0.07    2.99 v _3371_/Y (NAND3X1)
0.18    3.18 v _3373_/Y (AND2X2)
0.09    3.27 ^ _3374_/Y (NAND3X1)
0.12    3.39 v _3379_/Y (NOR2X1)
0.09    3.48 ^ _3380_/Y (NAND3X1)
0.07    3.55 v _3533_/Y (INVX1)
0.10    3.64 ^ _3534_/Y (OAI21X1)
0.06    3.71 v _3537_/Y (NAND3X1)
0.16    3.87 ^ _3538_/Y (NAND2X1)
0.15    4.02 v _3696_/Y (INVX4)
0.11    4.14 ^ _3804_/Y (OAI21X1)
0.00    4.14 ^ _4359_/D (DFFPOSX1)
4.14   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4359_/CLK (DFFPOSX1)
-0.38   20.06   library setup time
20.06   data required time
---------------------------------------------------------
20.06   data required time
-4.14   data arrival time
---------------------------------------------------------
15.92   slack (MET)


Startpoint: _4447_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4327_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4447_/CLK (DFFPOSX1)
0.33    0.77 v _4447_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert149/Y (BUFX2)
0.23    1.28 v _2207_/Y (AND2X2)
0.22    1.50 ^ _2209_/Y (NOR2X1)
0.14    1.64 v _2211_/Y (NAND2X1)
0.18    1.82 ^ _2214_/Y (OAI21X1)
0.30    2.12 v _2215_/Y (AOI21X1)
0.32    2.44 ^ _2255_/Y (OAI21X1)
0.19    2.64 v _2269_/Y (AOI21X1)
0.14    2.78 ^ _2287_/Y (OAI21X1)
0.06    2.84 v _2288_/Y (NAND2X1)
0.09    2.93 ^ _2289_/Y (NAND2X1)
0.07    2.99 v _3371_/Y (NAND3X1)
0.18    3.18 v _3373_/Y (AND2X2)
0.09    3.27 ^ _3374_/Y (NAND3X1)
0.12    3.39 v _3379_/Y (NOR2X1)
0.09    3.48 ^ _3380_/Y (NAND3X1)
0.07    3.55 v _3533_/Y (INVX1)
0.10    3.64 ^ _3534_/Y (OAI21X1)
0.06    3.71 v _3537_/Y (NAND3X1)
0.16    3.87 ^ _3538_/Y (NAND2X1)
0.15    4.02 v _3696_/Y (INVX4)
0.11    4.14 ^ _3770_/Y (OAI21X1)
0.00    4.14 ^ _4327_/D (DFFPOSX1)
4.14   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4327_/CLK (DFFPOSX1)
-0.38   20.06   library setup time
20.06   data required time
---------------------------------------------------------
20.06   data required time
-4.14   data arrival time
---------------------------------------------------------
15.92   slack (MET)


Startpoint: _4447_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4311_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4447_/CLK (DFFPOSX1)
0.33    0.77 v _4447_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert149/Y (BUFX2)
0.23    1.28 v _2207_/Y (AND2X2)
0.22    1.50 ^ _2209_/Y (NOR2X1)
0.14    1.64 v _2211_/Y (NAND2X1)
0.18    1.82 ^ _2214_/Y (OAI21X1)
0.30    2.12 v _2215_/Y (AOI21X1)
0.32    2.44 ^ _2255_/Y (OAI21X1)
0.19    2.64 v _2269_/Y (AOI21X1)
0.14    2.78 ^ _2287_/Y (OAI21X1)
0.06    2.84 v _2288_/Y (NAND2X1)
0.09    2.93 ^ _2289_/Y (NAND2X1)
0.07    2.99 v _3371_/Y (NAND3X1)
0.18    3.18 v _3373_/Y (AND2X2)
0.09    3.27 ^ _3374_/Y (NAND3X1)
0.12    3.39 v _3379_/Y (NOR2X1)
0.09    3.48 ^ _3380_/Y (NAND3X1)
0.07    3.55 v _3533_/Y (INVX1)
0.10    3.64 ^ _3534_/Y (OAI21X1)
0.06    3.71 v _3537_/Y (NAND3X1)
0.16    3.87 ^ _3538_/Y (NAND2X1)
0.15    4.02 v _3696_/Y (INVX4)
0.11    4.14 ^ _3871_/Y (OAI21X1)
0.00    4.14 ^ _4311_/D (DFFPOSX1)
4.14   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4311_/CLK (DFFPOSX1)
-0.38   20.06   library setup time
20.06   data required time
---------------------------------------------------------
20.06   data required time
-4.14   data arrival time
---------------------------------------------------------
15.92   slack (MET)


Startpoint: _4447_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4343_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4447_/CLK (DFFPOSX1)
0.33    0.77 v _4447_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert149/Y (BUFX2)
0.23    1.28 v _2207_/Y (AND2X2)
0.22    1.50 ^ _2209_/Y (NOR2X1)
0.14    1.64 v _2211_/Y (NAND2X1)
0.18    1.82 ^ _2214_/Y (OAI21X1)
0.30    2.12 v _2215_/Y (AOI21X1)
0.32    2.44 ^ _2255_/Y (OAI21X1)
0.19    2.64 v _2269_/Y (AOI21X1)
0.14    2.78 ^ _2287_/Y (OAI21X1)
0.06    2.84 v _2288_/Y (NAND2X1)
0.09    2.93 ^ _2289_/Y (NAND2X1)
0.07    2.99 v _3371_/Y (NAND3X1)
0.18    3.18 v _3373_/Y (AND2X2)
0.09    3.27 ^ _3374_/Y (NAND3X1)
0.12    3.39 v _3379_/Y (NOR2X1)
0.09    3.48 ^ _3380_/Y (NAND3X1)
0.07    3.55 v _3533_/Y (INVX1)
0.10    3.64 ^ _3534_/Y (OAI21X1)
0.06    3.71 v _3537_/Y (NAND3X1)
0.16    3.87 ^ _3538_/Y (NAND2X1)
0.15    4.02 v _3696_/Y (INVX4)
0.11    4.13 ^ _3904_/Y (AOI21X1)
0.00    4.13 ^ _4343_/D (DFFPOSX1)
4.13   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4343_/CLK (DFFPOSX1)
-0.38   20.06   library setup time
20.06   data required time
---------------------------------------------------------
20.06   data required time
-4.13   data arrival time
---------------------------------------------------------
15.93   slack (MET)


Startpoint: _4447_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4391_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4447_/CLK (DFFPOSX1)
0.33    0.77 v _4447_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert149/Y (BUFX2)
0.23    1.28 v _2207_/Y (AND2X2)
0.22    1.50 ^ _2209_/Y (NOR2X1)
0.14    1.64 v _2211_/Y (NAND2X1)
0.18    1.82 ^ _2214_/Y (OAI21X1)
0.30    2.12 v _2215_/Y (AOI21X1)
0.32    2.44 ^ _2255_/Y (OAI21X1)
0.19    2.64 v _2269_/Y (AOI21X1)
0.14    2.78 ^ _2287_/Y (OAI21X1)
0.06    2.84 v _2288_/Y (NAND2X1)
0.09    2.93 ^ _2289_/Y (NAND2X1)
0.07    2.99 v _3371_/Y (NAND3X1)
0.18    3.18 v _3373_/Y (AND2X2)
0.09    3.27 ^ _3374_/Y (NAND3X1)
0.12    3.39 v _3379_/Y (NOR2X1)
0.09    3.48 ^ _3380_/Y (NAND3X1)
0.07    3.55 v _3533_/Y (INVX1)
0.10    3.64 ^ _3534_/Y (OAI21X1)
0.06    3.71 v _3537_/Y (NAND3X1)
0.16    3.87 ^ _3538_/Y (NAND2X1)
0.15    4.02 v _3696_/Y (INVX4)
0.11    4.13 ^ _3837_/Y (AOI21X1)
0.00    4.13 ^ _4391_/D (DFFPOSX1)
4.13   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4391_/CLK (DFFPOSX1)
-0.38   20.06   library setup time
20.06   data required time
---------------------------------------------------------
20.06   data required time
-4.13   data arrival time
---------------------------------------------------------
15.93   slack (MET)


Startpoint: _4447_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4423_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4447_/CLK (DFFPOSX1)
0.33    0.77 v _4447_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert149/Y (BUFX2)
0.23    1.28 v _2207_/Y (AND2X2)
0.22    1.50 ^ _2209_/Y (NOR2X1)
0.14    1.64 v _2211_/Y (NAND2X1)
0.18    1.82 ^ _2214_/Y (OAI21X1)
0.30    2.12 v _2215_/Y (AOI21X1)
0.32    2.44 ^ _2255_/Y (OAI21X1)
0.19    2.64 v _2269_/Y (AOI21X1)
0.14    2.78 ^ _2287_/Y (OAI21X1)
0.06    2.84 v _2288_/Y (NAND2X1)
0.09    2.93 ^ _2289_/Y (NAND2X1)
0.07    2.99 v _3371_/Y (NAND3X1)
0.18    3.18 v _3373_/Y (AND2X2)
0.09    3.27 ^ _3374_/Y (NAND3X1)
0.12    3.39 v _3379_/Y (NOR2X1)
0.09    3.48 ^ _3380_/Y (NAND3X1)
0.07    3.55 v _3533_/Y (INVX1)
0.10    3.64 ^ _3534_/Y (OAI21X1)
0.06    3.71 v _3537_/Y (NAND3X1)
0.16    3.87 ^ _3538_/Y (NAND2X1)
0.15    4.02 v _3696_/Y (INVX4)
0.11    4.13 ^ _4295_/Y (AOI21X1)
0.00    4.13 ^ _4423_/D (DFFPOSX1)
4.13   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4423_/CLK (DFFPOSX1)
-0.38   20.06   library setup time
20.06   data required time
---------------------------------------------------------
20.06   data required time
-4.13   data arrival time
---------------------------------------------------------
15.93   slack (MET)


Startpoint: _4447_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4407_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4447_/CLK (DFFPOSX1)
0.33    0.77 v _4447_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert149/Y (BUFX2)
0.23    1.28 v _2207_/Y (AND2X2)
0.22    1.50 ^ _2209_/Y (NOR2X1)
0.14    1.64 v _2211_/Y (NAND2X1)
0.18    1.82 ^ _2214_/Y (OAI21X1)
0.30    2.12 v _2215_/Y (AOI21X1)
0.32    2.44 ^ _2255_/Y (OAI21X1)
0.19    2.64 v _2269_/Y (AOI21X1)
0.14    2.78 ^ _2287_/Y (OAI21X1)
0.06    2.84 v _2288_/Y (NAND2X1)
0.09    2.93 ^ _2289_/Y (NAND2X1)
0.07    2.99 v _3371_/Y (NAND3X1)
0.18    3.18 v _3373_/Y (AND2X2)
0.09    3.27 ^ _3374_/Y (NAND3X1)
0.12    3.39 v _3379_/Y (NOR2X1)
0.09    3.48 ^ _3380_/Y (NAND3X1)
0.07    3.55 v _3533_/Y (INVX1)
0.10    3.64 ^ _3534_/Y (OAI21X1)
0.06    3.71 v _3537_/Y (NAND3X1)
0.16    3.87 ^ _3538_/Y (NAND2X1)
0.15    4.02 v _3696_/Y (INVX4)
0.11    4.13 ^ _3698_/Y (AOI21X1)
0.00    4.13 ^ _4407_/D (DFFPOSX1)
4.13   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4407_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-4.13   data arrival time
---------------------------------------------------------
15.94   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4374_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4424_/CLK (DFFPOSX1)
0.33    0.77 v _4424_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert104/Y (BUFX2)
0.25    1.30 ^ _2162_/Y (NAND2X1)
0.22    1.52 v _2168_/Y (OAI21X1)
0.23    1.74 ^ _2178_/Y (NAND3X1)
0.19    1.93 v _2181_/Y (NAND2X1)
0.31    2.24 ^ _2215_/Y (AOI21X1)
0.21    2.46 v _2255_/Y (OAI21X1)
0.23    2.69 ^ _2269_/Y (AOI21X1)
0.16    2.85 ^ _2273_/Y (XNOR2X1)
0.06    2.91 v _3345_/Y (NAND3X1)
0.18    3.09 v _3347_/Y (AND2X2)
0.09    3.19 ^ _3348_/Y (NAND3X1)
0.12    3.31 v _3353_/Y (NOR2X1)
0.09    3.40 ^ _3354_/Y (NAND3X1)
0.07    3.47 v _3526_/Y (INVX1)
0.10    3.56 ^ _3527_/Y (OAI21X1)
0.06    3.62 v _3530_/Y (NAND3X1)
0.16    3.79 ^ _3531_/Y (NAND2X1)
0.15    3.94 v _3693_/Y (INVX4)
0.11    4.05 ^ _3735_/Y (OAI21X1)
0.00    4.05 ^ _4374_/D (DFFPOSX1)
4.05   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4374_/CLK (DFFPOSX1)
-0.42   20.04   library setup time
20.04   data required time
---------------------------------------------------------
20.04   data required time
-4.05   data arrival time
---------------------------------------------------------
15.99   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4371_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4424_/CLK (DFFPOSX1)
0.33    0.77 v _4424_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert104/Y (BUFX2)
0.25    1.30 ^ _2162_/Y (NAND2X1)
0.22    1.52 v _2168_/Y (OAI21X1)
0.23    1.74 ^ _2178_/Y (NAND3X1)
0.19    1.93 v _2181_/Y (NAND2X1)
0.31    2.24 ^ _2215_/Y (AOI21X1)
0.12    2.37 v _2232_/Y (OAI21X1)
0.23    2.60 v _2236_/Y (AND2X2)
0.08    2.67 ^ _2246_/Y (NOR2X1)
0.06    2.73 v _2247_/Y (NAND2X1)
0.09    2.83 ^ _2248_/Y (NAND2X1)
0.07    2.89 v _3267_/Y (NAND3X1)
0.18    3.07 v _3269_/Y (AND2X2)
0.09    3.16 ^ _3270_/Y (NAND3X1)
0.12    3.29 v _3275_/Y (NOR2X1)
0.09    3.38 ^ _3276_/Y (NAND3X1)
0.07    3.45 v _3505_/Y (INVX1)
0.10    3.54 ^ _3506_/Y (OAI21X1)
0.06    3.60 v _3509_/Y (NAND3X1)
0.16    3.77 ^ _3510_/Y (NAND2X1)
0.15    3.92 v _3684_/Y (INVX4)
0.11    4.03 ^ _3729_/Y (OAI21X1)
0.00    4.03 ^ _4371_/D (DFFPOSX1)
4.03   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4371_/CLK (DFFPOSX1)
-0.42   20.04   library setup time
20.04   data required time
---------------------------------------------------------
20.04   data required time
-4.03   data arrival time
---------------------------------------------------------
16.01   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4342_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4424_/CLK (DFFPOSX1)
0.33    0.77 v _4424_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert104/Y (BUFX2)
0.25    1.30 ^ _2162_/Y (NAND2X1)
0.22    1.52 v _2168_/Y (OAI21X1)
0.23    1.74 ^ _2178_/Y (NAND3X1)
0.19    1.93 v _2181_/Y (NAND2X1)
0.31    2.24 ^ _2215_/Y (AOI21X1)
0.21    2.46 v _2255_/Y (OAI21X1)
0.23    2.69 ^ _2269_/Y (AOI21X1)
0.16    2.85 ^ _2273_/Y (XNOR2X1)
0.06    2.91 v _3345_/Y (NAND3X1)
0.18    3.09 v _3347_/Y (AND2X2)
0.09    3.19 ^ _3348_/Y (NAND3X1)
0.12    3.31 v _3353_/Y (NOR2X1)
0.09    3.40 ^ _3354_/Y (NAND3X1)
0.07    3.47 v _3526_/Y (INVX1)
0.10    3.56 ^ _3527_/Y (OAI21X1)
0.06    3.62 v _3530_/Y (NAND3X1)
0.16    3.79 ^ _3531_/Y (NAND2X1)
0.15    3.94 v _3693_/Y (INVX4)
0.11    4.05 ^ _3902_/Y (AOI21X1)
0.00    4.05 ^ _4342_/D (DFFPOSX1)
4.05   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4342_/CLK (DFFPOSX1)
-0.38   20.06   library setup time
20.06   data required time
---------------------------------------------------------
20.06   data required time
-4.05   data arrival time
---------------------------------------------------------
16.01   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4406_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4424_/CLK (DFFPOSX1)
0.33    0.77 v _4424_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert104/Y (BUFX2)
0.25    1.30 ^ _2162_/Y (NAND2X1)
0.22    1.52 v _2168_/Y (OAI21X1)
0.23    1.74 ^ _2178_/Y (NAND3X1)
0.19    1.93 v _2181_/Y (NAND2X1)
0.31    2.24 ^ _2215_/Y (AOI21X1)
0.21    2.46 v _2255_/Y (OAI21X1)
0.23    2.69 ^ _2269_/Y (AOI21X1)
0.16    2.85 ^ _2273_/Y (XNOR2X1)
0.06    2.91 v _3345_/Y (NAND3X1)
0.18    3.09 v _3347_/Y (AND2X2)
0.09    3.19 ^ _3348_/Y (NAND3X1)
0.12    3.31 v _3353_/Y (NOR2X1)
0.09    3.40 ^ _3354_/Y (NAND3X1)
0.07    3.47 v _3526_/Y (INVX1)
0.10    3.56 ^ _3527_/Y (OAI21X1)
0.06    3.62 v _3530_/Y (NAND3X1)
0.16    3.79 ^ _3531_/Y (NAND2X1)
0.15    3.94 v _3693_/Y (INVX4)
0.11    4.05 ^ _3695_/Y (AOI21X1)
0.00    4.05 ^ _4406_/D (DFFPOSX1)
4.05   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4406_/CLK (DFFPOSX1)
-0.38   20.06   library setup time
20.06   data required time
---------------------------------------------------------
20.06   data required time
-4.05   data arrival time
---------------------------------------------------------
16.01   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4358_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4424_/CLK (DFFPOSX1)
0.33    0.77 v _4424_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert104/Y (BUFX2)
0.25    1.30 ^ _2162_/Y (NAND2X1)
0.22    1.52 v _2168_/Y (OAI21X1)
0.23    1.74 ^ _2178_/Y (NAND3X1)
0.19    1.93 v _2181_/Y (NAND2X1)
0.31    2.24 ^ _2215_/Y (AOI21X1)
0.21    2.46 v _2255_/Y (OAI21X1)
0.23    2.69 ^ _2269_/Y (AOI21X1)
0.16    2.85 ^ _2273_/Y (XNOR2X1)
0.06    2.91 v _3345_/Y (NAND3X1)
0.18    3.09 v _3347_/Y (AND2X2)
0.09    3.19 ^ _3348_/Y (NAND3X1)
0.12    3.31 v _3353_/Y (NOR2X1)
0.09    3.40 ^ _3354_/Y (NAND3X1)
0.07    3.47 v _3526_/Y (INVX1)
0.10    3.56 ^ _3527_/Y (OAI21X1)
0.06    3.62 v _3530_/Y (NAND3X1)
0.16    3.79 ^ _3531_/Y (NAND2X1)
0.15    3.94 v _3693_/Y (INVX4)
0.11    4.05 ^ _3802_/Y (OAI21X1)
0.00    4.05 ^ _4358_/D (DFFPOSX1)
4.05   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4358_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-4.05   data arrival time
---------------------------------------------------------
16.01   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4310_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4424_/CLK (DFFPOSX1)
0.33    0.77 v _4424_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert104/Y (BUFX2)
0.25    1.30 ^ _2162_/Y (NAND2X1)
0.22    1.52 v _2168_/Y (OAI21X1)
0.23    1.74 ^ _2178_/Y (NAND3X1)
0.19    1.93 v _2181_/Y (NAND2X1)
0.31    2.24 ^ _2215_/Y (AOI21X1)
0.21    2.46 v _2255_/Y (OAI21X1)
0.23    2.69 ^ _2269_/Y (AOI21X1)
0.16    2.85 ^ _2273_/Y (XNOR2X1)
0.06    2.91 v _3345_/Y (NAND3X1)
0.18    3.09 v _3347_/Y (AND2X2)
0.09    3.19 ^ _3348_/Y (NAND3X1)
0.12    3.31 v _3353_/Y (NOR2X1)
0.09    3.40 ^ _3354_/Y (NAND3X1)
0.07    3.47 v _3526_/Y (INVX1)
0.10    3.56 ^ _3527_/Y (OAI21X1)
0.06    3.62 v _3530_/Y (NAND3X1)
0.16    3.79 ^ _3531_/Y (NAND2X1)
0.15    3.94 v _3693_/Y (INVX4)
0.11    4.05 ^ _3869_/Y (OAI21X1)
0.00    4.05 ^ _4310_/D (DFFPOSX1)
4.05   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4310_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-4.05   data arrival time
---------------------------------------------------------
16.01   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4326_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4424_/CLK (DFFPOSX1)
0.33    0.77 v _4424_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert104/Y (BUFX2)
0.25    1.30 ^ _2162_/Y (NAND2X1)
0.22    1.52 v _2168_/Y (OAI21X1)
0.23    1.74 ^ _2178_/Y (NAND3X1)
0.19    1.93 v _2181_/Y (NAND2X1)
0.31    2.24 ^ _2215_/Y (AOI21X1)
0.21    2.46 v _2255_/Y (OAI21X1)
0.23    2.69 ^ _2269_/Y (AOI21X1)
0.16    2.85 ^ _2273_/Y (XNOR2X1)
0.06    2.91 v _3345_/Y (NAND3X1)
0.18    3.09 v _3347_/Y (AND2X2)
0.09    3.19 ^ _3348_/Y (NAND3X1)
0.12    3.31 v _3353_/Y (NOR2X1)
0.09    3.40 ^ _3354_/Y (NAND3X1)
0.07    3.47 v _3526_/Y (INVX1)
0.10    3.56 ^ _3527_/Y (OAI21X1)
0.06    3.62 v _3530_/Y (NAND3X1)
0.16    3.79 ^ _3531_/Y (NAND2X1)
0.15    3.94 v _3693_/Y (INVX4)
0.11    4.05 ^ _3768_/Y (OAI21X1)
0.00    4.05 ^ _4326_/D (DFFPOSX1)
4.05   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4326_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-4.05   data arrival time
---------------------------------------------------------
16.01   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4390_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4424_/CLK (DFFPOSX1)
0.33    0.77 v _4424_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert104/Y (BUFX2)
0.25    1.30 ^ _2162_/Y (NAND2X1)
0.22    1.52 v _2168_/Y (OAI21X1)
0.23    1.74 ^ _2178_/Y (NAND3X1)
0.19    1.93 v _2181_/Y (NAND2X1)
0.31    2.24 ^ _2215_/Y (AOI21X1)
0.21    2.46 v _2255_/Y (OAI21X1)
0.23    2.69 ^ _2269_/Y (AOI21X1)
0.16    2.85 ^ _2273_/Y (XNOR2X1)
0.06    2.91 v _3345_/Y (NAND3X1)
0.18    3.09 v _3347_/Y (AND2X2)
0.09    3.19 ^ _3348_/Y (NAND3X1)
0.12    3.31 v _3353_/Y (NOR2X1)
0.09    3.40 ^ _3354_/Y (NAND3X1)
0.07    3.47 v _3526_/Y (INVX1)
0.10    3.56 ^ _3527_/Y (OAI21X1)
0.06    3.62 v _3530_/Y (NAND3X1)
0.16    3.79 ^ _3531_/Y (NAND2X1)
0.15    3.94 v _3693_/Y (INVX4)
0.11    4.05 ^ _3835_/Y (AOI21X1)
0.00    4.05 ^ _4390_/D (DFFPOSX1)
4.05   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4390_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-4.05   data arrival time
---------------------------------------------------------
16.02   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4422_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4424_/CLK (DFFPOSX1)
0.33    0.77 v _4424_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert104/Y (BUFX2)
0.25    1.30 ^ _2162_/Y (NAND2X1)
0.22    1.52 v _2168_/Y (OAI21X1)
0.23    1.74 ^ _2178_/Y (NAND3X1)
0.19    1.93 v _2181_/Y (NAND2X1)
0.31    2.24 ^ _2215_/Y (AOI21X1)
0.21    2.46 v _2255_/Y (OAI21X1)
0.23    2.69 ^ _2269_/Y (AOI21X1)
0.16    2.85 ^ _2273_/Y (XNOR2X1)
0.06    2.91 v _3345_/Y (NAND3X1)
0.18    3.09 v _3347_/Y (AND2X2)
0.09    3.19 ^ _3348_/Y (NAND3X1)
0.12    3.31 v _3353_/Y (NOR2X1)
0.09    3.40 ^ _3354_/Y (NAND3X1)
0.07    3.47 v _3526_/Y (INVX1)
0.10    3.56 ^ _3527_/Y (OAI21X1)
0.06    3.62 v _3530_/Y (NAND3X1)
0.16    3.79 ^ _3531_/Y (NAND2X1)
0.15    3.94 v _3693_/Y (INVX4)
0.11    4.05 ^ _4293_/Y (AOI21X1)
0.00    4.05 ^ _4422_/D (DFFPOSX1)
4.05   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4422_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-4.05   data arrival time
---------------------------------------------------------
16.02   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4323_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4424_/CLK (DFFPOSX1)
0.33    0.77 v _4424_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert104/Y (BUFX2)
0.25    1.30 ^ _2162_/Y (NAND2X1)
0.22    1.52 v _2168_/Y (OAI21X1)
0.23    1.74 ^ _2178_/Y (NAND3X1)
0.19    1.93 v _2181_/Y (NAND2X1)
0.31    2.24 ^ _2215_/Y (AOI21X1)
0.12    2.37 v _2232_/Y (OAI21X1)
0.23    2.60 v _2236_/Y (AND2X2)
0.08    2.67 ^ _2246_/Y (NOR2X1)
0.06    2.73 v _2247_/Y (NAND2X1)
0.09    2.83 ^ _2248_/Y (NAND2X1)
0.07    2.89 v _3267_/Y (NAND3X1)
0.18    3.07 v _3269_/Y (AND2X2)
0.09    3.16 ^ _3270_/Y (NAND3X1)
0.12    3.29 v _3275_/Y (NOR2X1)
0.09    3.38 ^ _3276_/Y (NAND3X1)
0.07    3.45 v _3505_/Y (INVX1)
0.10    3.54 ^ _3506_/Y (OAI21X1)
0.06    3.60 v _3509_/Y (NAND3X1)
0.16    3.77 ^ _3510_/Y (NAND2X1)
0.15    3.92 v _3684_/Y (INVX4)
0.11    4.03 ^ _3762_/Y (OAI21X1)
0.00    4.03 ^ _4323_/D (DFFPOSX1)
4.03   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4323_/CLK (DFFPOSX1)
-0.38   20.06   library setup time
20.06   data required time
---------------------------------------------------------
20.06   data required time
-4.03   data arrival time
---------------------------------------------------------
16.02   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4355_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4424_/CLK (DFFPOSX1)
0.33    0.77 v _4424_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert104/Y (BUFX2)
0.25    1.30 ^ _2162_/Y (NAND2X1)
0.22    1.52 v _2168_/Y (OAI21X1)
0.23    1.74 ^ _2178_/Y (NAND3X1)
0.19    1.93 v _2181_/Y (NAND2X1)
0.31    2.24 ^ _2215_/Y (AOI21X1)
0.12    2.37 v _2232_/Y (OAI21X1)
0.23    2.60 v _2236_/Y (AND2X2)
0.08    2.67 ^ _2246_/Y (NOR2X1)
0.06    2.73 v _2247_/Y (NAND2X1)
0.09    2.83 ^ _2248_/Y (NAND2X1)
0.07    2.89 v _3267_/Y (NAND3X1)
0.18    3.07 v _3269_/Y (AND2X2)
0.09    3.16 ^ _3270_/Y (NAND3X1)
0.12    3.29 v _3275_/Y (NOR2X1)
0.09    3.38 ^ _3276_/Y (NAND3X1)
0.07    3.45 v _3505_/Y (INVX1)
0.10    3.54 ^ _3506_/Y (OAI21X1)
0.06    3.60 v _3509_/Y (NAND3X1)
0.16    3.77 ^ _3510_/Y (NAND2X1)
0.15    3.92 v _3684_/Y (INVX4)
0.11    4.03 ^ _3796_/Y (OAI21X1)
0.00    4.03 ^ _4355_/D (DFFPOSX1)
4.03   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4355_/CLK (DFFPOSX1)
-0.38   20.06   library setup time
20.06   data required time
---------------------------------------------------------
20.06   data required time
-4.03   data arrival time
---------------------------------------------------------
16.03   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4307_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4424_/CLK (DFFPOSX1)
0.33    0.77 v _4424_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert104/Y (BUFX2)
0.25    1.30 ^ _2162_/Y (NAND2X1)
0.22    1.52 v _2168_/Y (OAI21X1)
0.23    1.74 ^ _2178_/Y (NAND3X1)
0.19    1.93 v _2181_/Y (NAND2X1)
0.31    2.24 ^ _2215_/Y (AOI21X1)
0.12    2.37 v _2232_/Y (OAI21X1)
0.23    2.60 v _2236_/Y (AND2X2)
0.08    2.67 ^ _2246_/Y (NOR2X1)
0.06    2.73 v _2247_/Y (NAND2X1)
0.09    2.83 ^ _2248_/Y (NAND2X1)
0.07    2.89 v _3267_/Y (NAND3X1)
0.18    3.07 v _3269_/Y (AND2X2)
0.09    3.16 ^ _3270_/Y (NAND3X1)
0.12    3.29 v _3275_/Y (NOR2X1)
0.09    3.38 ^ _3276_/Y (NAND3X1)
0.07    3.45 v _3505_/Y (INVX1)
0.10    3.54 ^ _3506_/Y (OAI21X1)
0.06    3.60 v _3509_/Y (NAND3X1)
0.16    3.77 ^ _3510_/Y (NAND2X1)
0.15    3.92 v _3684_/Y (INVX4)
0.11    4.03 ^ _3863_/Y (OAI21X1)
0.00    4.03 ^ _4307_/D (DFFPOSX1)
4.03   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4307_/CLK (DFFPOSX1)
-0.38   20.06   library setup time
20.06   data required time
---------------------------------------------------------
20.06   data required time
-4.03   data arrival time
---------------------------------------------------------
16.03   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4339_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4424_/CLK (DFFPOSX1)
0.33    0.77 v _4424_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert104/Y (BUFX2)
0.25    1.30 ^ _2162_/Y (NAND2X1)
0.22    1.52 v _2168_/Y (OAI21X1)
0.23    1.74 ^ _2178_/Y (NAND3X1)
0.19    1.93 v _2181_/Y (NAND2X1)
0.31    2.24 ^ _2215_/Y (AOI21X1)
0.12    2.37 v _2232_/Y (OAI21X1)
0.23    2.60 v _2236_/Y (AND2X2)
0.08    2.67 ^ _2246_/Y (NOR2X1)
0.06    2.73 v _2247_/Y (NAND2X1)
0.09    2.83 ^ _2248_/Y (NAND2X1)
0.07    2.89 v _3267_/Y (NAND3X1)
0.18    3.07 v _3269_/Y (AND2X2)
0.09    3.16 ^ _3270_/Y (NAND3X1)
0.12    3.29 v _3275_/Y (NOR2X1)
0.09    3.38 ^ _3276_/Y (NAND3X1)
0.07    3.45 v _3505_/Y (INVX1)
0.10    3.54 ^ _3506_/Y (OAI21X1)
0.06    3.60 v _3509_/Y (NAND3X1)
0.16    3.77 ^ _3510_/Y (NAND2X1)
0.15    3.92 v _3684_/Y (INVX4)
0.11    4.03 ^ _3896_/Y (AOI21X1)
0.00    4.03 ^ _4339_/D (DFFPOSX1)
4.03   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4339_/CLK (DFFPOSX1)
-0.38   20.06   library setup time
20.06   data required time
---------------------------------------------------------
20.06   data required time
-4.03   data arrival time
---------------------------------------------------------
16.03   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4387_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4424_/CLK (DFFPOSX1)
0.33    0.77 v _4424_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert104/Y (BUFX2)
0.25    1.30 ^ _2162_/Y (NAND2X1)
0.22    1.52 v _2168_/Y (OAI21X1)
0.23    1.74 ^ _2178_/Y (NAND3X1)
0.19    1.93 v _2181_/Y (NAND2X1)
0.31    2.24 ^ _2215_/Y (AOI21X1)
0.12    2.37 v _2232_/Y (OAI21X1)
0.23    2.60 v _2236_/Y (AND2X2)
0.08    2.67 ^ _2246_/Y (NOR2X1)
0.06    2.73 v _2247_/Y (NAND2X1)
0.09    2.83 ^ _2248_/Y (NAND2X1)
0.07    2.89 v _3267_/Y (NAND3X1)
0.18    3.07 v _3269_/Y (AND2X2)
0.09    3.16 ^ _3270_/Y (NAND3X1)
0.12    3.29 v _3275_/Y (NOR2X1)
0.09    3.38 ^ _3276_/Y (NAND3X1)
0.07    3.45 v _3505_/Y (INVX1)
0.10    3.54 ^ _3506_/Y (OAI21X1)
0.06    3.60 v _3509_/Y (NAND3X1)
0.16    3.77 ^ _3510_/Y (NAND2X1)
0.15    3.92 v _3684_/Y (INVX4)
0.11    4.03 ^ _3829_/Y (AOI21X1)
0.00    4.03 ^ _4387_/D (DFFPOSX1)
4.03   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4387_/CLK (DFFPOSX1)
-0.38   20.06   library setup time
20.06   data required time
---------------------------------------------------------
20.06   data required time
-4.03   data arrival time
---------------------------------------------------------
16.03   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4403_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4424_/CLK (DFFPOSX1)
0.33    0.77 v _4424_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert104/Y (BUFX2)
0.25    1.30 ^ _2162_/Y (NAND2X1)
0.22    1.52 v _2168_/Y (OAI21X1)
0.23    1.74 ^ _2178_/Y (NAND3X1)
0.19    1.93 v _2181_/Y (NAND2X1)
0.31    2.24 ^ _2215_/Y (AOI21X1)
0.12    2.37 v _2232_/Y (OAI21X1)
0.23    2.60 v _2236_/Y (AND2X2)
0.08    2.67 ^ _2246_/Y (NOR2X1)
0.06    2.73 v _2247_/Y (NAND2X1)
0.09    2.83 ^ _2248_/Y (NAND2X1)
0.07    2.89 v _3267_/Y (NAND3X1)
0.18    3.07 v _3269_/Y (AND2X2)
0.09    3.16 ^ _3270_/Y (NAND3X1)
0.12    3.29 v _3275_/Y (NOR2X1)
0.09    3.38 ^ _3276_/Y (NAND3X1)
0.07    3.45 v _3505_/Y (INVX1)
0.10    3.54 ^ _3506_/Y (OAI21X1)
0.06    3.60 v _3509_/Y (NAND3X1)
0.16    3.77 ^ _3510_/Y (NAND2X1)
0.15    3.92 v _3684_/Y (INVX4)
0.11    4.03 ^ _3686_/Y (AOI21X1)
0.00    4.03 ^ _4403_/D (DFFPOSX1)
4.03   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4403_/CLK (DFFPOSX1)
-0.38   20.06   library setup time
20.06   data required time
---------------------------------------------------------
20.06   data required time
-4.03   data arrival time
---------------------------------------------------------
16.03   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4373_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4424_/CLK (DFFPOSX1)
0.33    0.77 v _4424_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert104/Y (BUFX2)
0.25    1.30 ^ _2162_/Y (NAND2X1)
0.22    1.52 v _2168_/Y (OAI21X1)
0.23    1.74 ^ _2178_/Y (NAND3X1)
0.19    1.93 v _2181_/Y (NAND2X1)
0.31    2.24 ^ _2215_/Y (AOI21X1)
0.21    2.46 v _2255_/Y (OAI21X1)
0.18    2.64 ^ _2260_/Y (AOI21X1)
0.15    2.79 ^ _2262_/Y (XNOR2X1)
0.06    2.86 v _3319_/Y (NAND3X1)
0.18    3.04 v _3321_/Y (AND2X2)
0.09    3.13 ^ _3322_/Y (NAND3X1)
0.12    3.25 v _3327_/Y (NOR2X1)
0.09    3.34 ^ _3328_/Y (NAND3X1)
0.07    3.41 v _3519_/Y (INVX1)
0.10    3.50 ^ _3520_/Y (OAI21X1)
0.06    3.57 v _3523_/Y (NAND3X1)
0.16    3.73 ^ _3524_/Y (NAND2X1)
0.15    3.89 v _3690_/Y (INVX4)
0.11    4.00 ^ _3733_/Y (OAI21X1)
0.00    4.00 ^ _4373_/D (DFFPOSX1)
4.00   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4373_/CLK (DFFPOSX1)
-0.41   20.03   library setup time
20.03   data required time
---------------------------------------------------------
20.03   data required time
-4.00   data arrival time
---------------------------------------------------------
16.03   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4419_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4424_/CLK (DFFPOSX1)
0.33    0.77 v _4424_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert104/Y (BUFX2)
0.25    1.30 ^ _2162_/Y (NAND2X1)
0.22    1.52 v _2168_/Y (OAI21X1)
0.23    1.74 ^ _2178_/Y (NAND3X1)
0.19    1.93 v _2181_/Y (NAND2X1)
0.31    2.24 ^ _2215_/Y (AOI21X1)
0.12    2.37 v _2232_/Y (OAI21X1)
0.23    2.60 v _2236_/Y (AND2X2)
0.08    2.67 ^ _2246_/Y (NOR2X1)
0.06    2.73 v _2247_/Y (NAND2X1)
0.09    2.83 ^ _2248_/Y (NAND2X1)
0.07    2.89 v _3267_/Y (NAND3X1)
0.18    3.07 v _3269_/Y (AND2X2)
0.09    3.16 ^ _3270_/Y (NAND3X1)
0.12    3.29 v _3275_/Y (NOR2X1)
0.09    3.38 ^ _3276_/Y (NAND3X1)
0.07    3.45 v _3505_/Y (INVX1)
0.10    3.54 ^ _3506_/Y (OAI21X1)
0.06    3.60 v _3509_/Y (NAND3X1)
0.16    3.77 ^ _3510_/Y (NAND2X1)
0.15    3.92 v _3684_/Y (INVX4)
0.11    4.03 ^ _4287_/Y (AOI21X1)
0.00    4.03 ^ _4419_/D (DFFPOSX1)
4.03   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4419_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-4.03   data arrival time
---------------------------------------------------------
16.04   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4405_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4424_/CLK (DFFPOSX1)
0.33    0.77 v _4424_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert104/Y (BUFX2)
0.25    1.30 ^ _2162_/Y (NAND2X1)
0.22    1.52 v _2168_/Y (OAI21X1)
0.23    1.74 ^ _2178_/Y (NAND3X1)
0.19    1.93 v _2181_/Y (NAND2X1)
0.31    2.24 ^ _2215_/Y (AOI21X1)
0.21    2.46 v _2255_/Y (OAI21X1)
0.18    2.64 ^ _2260_/Y (AOI21X1)
0.15    2.79 ^ _2262_/Y (XNOR2X1)
0.06    2.86 v _3319_/Y (NAND3X1)
0.18    3.04 v _3321_/Y (AND2X2)
0.09    3.13 ^ _3322_/Y (NAND3X1)
0.12    3.25 v _3327_/Y (NOR2X1)
0.09    3.34 ^ _3328_/Y (NAND3X1)
0.07    3.41 v _3519_/Y (INVX1)
0.10    3.50 ^ _3520_/Y (OAI21X1)
0.06    3.57 v _3523_/Y (NAND3X1)
0.16    3.73 ^ _3524_/Y (NAND2X1)
0.15    3.89 v _3690_/Y (INVX4)
0.11    4.00 ^ _3692_/Y (AOI21X1)
0.00    4.00 ^ _4405_/D (DFFPOSX1)
4.00   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4405_/CLK (DFFPOSX1)
-0.38   20.06   library setup time
20.06   data required time
---------------------------------------------------------
20.06   data required time
-4.00   data arrival time
---------------------------------------------------------
16.07   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4357_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4424_/CLK (DFFPOSX1)
0.33    0.77 v _4424_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert104/Y (BUFX2)
0.25    1.30 ^ _2162_/Y (NAND2X1)
0.22    1.52 v _2168_/Y (OAI21X1)
0.23    1.74 ^ _2178_/Y (NAND3X1)
0.19    1.93 v _2181_/Y (NAND2X1)
0.31    2.24 ^ _2215_/Y (AOI21X1)
0.21    2.46 v _2255_/Y (OAI21X1)
0.18    2.64 ^ _2260_/Y (AOI21X1)
0.15    2.79 ^ _2262_/Y (XNOR2X1)
0.06    2.86 v _3319_/Y (NAND3X1)
0.18    3.04 v _3321_/Y (AND2X2)
0.09    3.13 ^ _3322_/Y (NAND3X1)
0.12    3.25 v _3327_/Y (NOR2X1)
0.09    3.34 ^ _3328_/Y (NAND3X1)
0.07    3.41 v _3519_/Y (INVX1)
0.10    3.50 ^ _3520_/Y (OAI21X1)
0.06    3.57 v _3523_/Y (NAND3X1)
0.16    3.73 ^ _3524_/Y (NAND2X1)
0.15    3.89 v _3690_/Y (INVX4)
0.11    4.00 ^ _3800_/Y (OAI21X1)
0.00    4.00 ^ _4357_/D (DFFPOSX1)
4.00   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4357_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-4.00   data arrival time
---------------------------------------------------------
16.07   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4309_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4424_/CLK (DFFPOSX1)
0.33    0.77 v _4424_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert104/Y (BUFX2)
0.25    1.30 ^ _2162_/Y (NAND2X1)
0.22    1.52 v _2168_/Y (OAI21X1)
0.23    1.74 ^ _2178_/Y (NAND3X1)
0.19    1.93 v _2181_/Y (NAND2X1)
0.31    2.24 ^ _2215_/Y (AOI21X1)
0.21    2.46 v _2255_/Y (OAI21X1)
0.18    2.64 ^ _2260_/Y (AOI21X1)
0.15    2.79 ^ _2262_/Y (XNOR2X1)
0.06    2.86 v _3319_/Y (NAND3X1)
0.18    3.04 v _3321_/Y (AND2X2)
0.09    3.13 ^ _3322_/Y (NAND3X1)
0.12    3.25 v _3327_/Y (NOR2X1)
0.09    3.34 ^ _3328_/Y (NAND3X1)
0.07    3.41 v _3519_/Y (INVX1)
0.10    3.50 ^ _3520_/Y (OAI21X1)
0.06    3.57 v _3523_/Y (NAND3X1)
0.16    3.73 ^ _3524_/Y (NAND2X1)
0.15    3.89 v _3690_/Y (INVX4)
0.11    4.00 ^ _3867_/Y (OAI21X1)
0.00    4.00 ^ _4309_/D (DFFPOSX1)
4.00   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4309_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-4.00   data arrival time
---------------------------------------------------------
16.07   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4325_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4424_/CLK (DFFPOSX1)
0.33    0.77 v _4424_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert104/Y (BUFX2)
0.25    1.30 ^ _2162_/Y (NAND2X1)
0.22    1.52 v _2168_/Y (OAI21X1)
0.23    1.74 ^ _2178_/Y (NAND3X1)
0.19    1.93 v _2181_/Y (NAND2X1)
0.31    2.24 ^ _2215_/Y (AOI21X1)
0.21    2.46 v _2255_/Y (OAI21X1)
0.18    2.64 ^ _2260_/Y (AOI21X1)
0.15    2.79 ^ _2262_/Y (XNOR2X1)
0.06    2.86 v _3319_/Y (NAND3X1)
0.18    3.04 v _3321_/Y (AND2X2)
0.09    3.13 ^ _3322_/Y (NAND3X1)
0.12    3.25 v _3327_/Y (NOR2X1)
0.09    3.34 ^ _3328_/Y (NAND3X1)
0.07    3.41 v _3519_/Y (INVX1)
0.10    3.50 ^ _3520_/Y (OAI21X1)
0.06    3.57 v _3523_/Y (NAND3X1)
0.16    3.73 ^ _3524_/Y (NAND2X1)
0.15    3.89 v _3690_/Y (INVX4)
0.11    4.00 ^ _3766_/Y (OAI21X1)
0.00    4.00 ^ _4325_/D (DFFPOSX1)
4.00   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4325_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-4.00   data arrival time
---------------------------------------------------------
16.07   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4389_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4424_/CLK (DFFPOSX1)
0.33    0.77 v _4424_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert104/Y (BUFX2)
0.25    1.30 ^ _2162_/Y (NAND2X1)
0.22    1.52 v _2168_/Y (OAI21X1)
0.23    1.74 ^ _2178_/Y (NAND3X1)
0.19    1.93 v _2181_/Y (NAND2X1)
0.31    2.24 ^ _2215_/Y (AOI21X1)
0.21    2.46 v _2255_/Y (OAI21X1)
0.18    2.64 ^ _2260_/Y (AOI21X1)
0.15    2.79 ^ _2262_/Y (XNOR2X1)
0.06    2.86 v _3319_/Y (NAND3X1)
0.18    3.04 v _3321_/Y (AND2X2)
0.09    3.13 ^ _3322_/Y (NAND3X1)
0.12    3.25 v _3327_/Y (NOR2X1)
0.09    3.34 ^ _3328_/Y (NAND3X1)
0.07    3.41 v _3519_/Y (INVX1)
0.10    3.50 ^ _3520_/Y (OAI21X1)
0.06    3.57 v _3523_/Y (NAND3X1)
0.16    3.73 ^ _3524_/Y (NAND2X1)
0.15    3.89 v _3690_/Y (INVX4)
0.11    4.00 ^ _3833_/Y (AOI21X1)
0.00    4.00 ^ _4389_/D (DFFPOSX1)
4.00   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4389_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-4.00   data arrival time
---------------------------------------------------------
16.08   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4341_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4424_/CLK (DFFPOSX1)
0.33    0.77 v _4424_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert104/Y (BUFX2)
0.25    1.30 ^ _2162_/Y (NAND2X1)
0.22    1.52 v _2168_/Y (OAI21X1)
0.23    1.74 ^ _2178_/Y (NAND3X1)
0.19    1.93 v _2181_/Y (NAND2X1)
0.31    2.24 ^ _2215_/Y (AOI21X1)
0.21    2.46 v _2255_/Y (OAI21X1)
0.18    2.64 ^ _2260_/Y (AOI21X1)
0.15    2.79 ^ _2262_/Y (XNOR2X1)
0.06    2.86 v _3319_/Y (NAND3X1)
0.18    3.04 v _3321_/Y (AND2X2)
0.09    3.13 ^ _3322_/Y (NAND3X1)
0.12    3.25 v _3327_/Y (NOR2X1)
0.09    3.34 ^ _3328_/Y (NAND3X1)
0.07    3.41 v _3519_/Y (INVX1)
0.10    3.50 ^ _3520_/Y (OAI21X1)
0.06    3.57 v _3523_/Y (NAND3X1)
0.16    3.73 ^ _3524_/Y (NAND2X1)
0.15    3.89 v _3690_/Y (INVX4)
0.11    4.00 ^ _3900_/Y (AOI21X1)
0.00    4.00 ^ _4341_/D (DFFPOSX1)
4.00   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4341_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-4.00   data arrival time
---------------------------------------------------------
16.08   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4421_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4424_/CLK (DFFPOSX1)
0.33    0.77 v _4424_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert104/Y (BUFX2)
0.25    1.30 ^ _2162_/Y (NAND2X1)
0.22    1.52 v _2168_/Y (OAI21X1)
0.23    1.74 ^ _2178_/Y (NAND3X1)
0.19    1.93 v _2181_/Y (NAND2X1)
0.31    2.24 ^ _2215_/Y (AOI21X1)
0.21    2.46 v _2255_/Y (OAI21X1)
0.18    2.64 ^ _2260_/Y (AOI21X1)
0.15    2.79 ^ _2262_/Y (XNOR2X1)
0.06    2.86 v _3319_/Y (NAND3X1)
0.18    3.04 v _3321_/Y (AND2X2)
0.09    3.13 ^ _3322_/Y (NAND3X1)
0.12    3.25 v _3327_/Y (NOR2X1)
0.09    3.34 ^ _3328_/Y (NAND3X1)
0.07    3.41 v _3519_/Y (INVX1)
0.10    3.50 ^ _3520_/Y (OAI21X1)
0.06    3.57 v _3523_/Y (NAND3X1)
0.16    3.73 ^ _3524_/Y (NAND2X1)
0.15    3.89 v _3690_/Y (INVX4)
0.11    4.00 ^ _4291_/Y (AOI21X1)
0.00    4.00 ^ _4421_/D (DFFPOSX1)
4.00   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4421_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-4.00   data arrival time
---------------------------------------------------------
16.08   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4370_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4424_/CLK (DFFPOSX1)
0.33    0.77 v _4424_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert104/Y (BUFX2)
0.25    1.30 ^ _2162_/Y (NAND2X1)
0.22    1.52 v _2168_/Y (OAI21X1)
0.23    1.74 ^ _2178_/Y (NAND3X1)
0.19    1.93 v _2181_/Y (NAND2X1)
0.31    2.24 ^ _2215_/Y (AOI21X1)
0.12    2.37 v _2232_/Y (OAI21X1)
0.23    2.60 v _2236_/Y (AND2X2)
0.09    2.68 ^ _2238_/Y (NOR2X1)
0.07    2.75 v _3241_/Y (NAND3X1)
0.18    2.93 v _3243_/Y (AND2X2)
0.09    3.02 ^ _3244_/Y (NAND3X1)
0.12    3.15 v _3249_/Y (NOR2X1)
0.09    3.23 ^ _3250_/Y (NAND3X1)
0.07    3.30 v _3498_/Y (INVX1)
0.10    3.40 ^ _3499_/Y (OAI21X1)
0.06    3.46 v _3502_/Y (NAND3X1)
0.16    3.62 ^ _3503_/Y (NAND2X1)
0.15    3.78 v _3681_/Y (INVX4)
0.11    3.89 ^ _3727_/Y (OAI21X1)
0.00    3.89 ^ _4370_/D (DFFPOSX1)
3.89   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4370_/CLK (DFFPOSX1)
-0.41   20.03   library setup time
20.03   data required time
---------------------------------------------------------
20.03   data required time
-3.89   data arrival time
---------------------------------------------------------
16.14   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4354_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4424_/CLK (DFFPOSX1)
0.33    0.77 v _4424_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert104/Y (BUFX2)
0.25    1.30 ^ _2162_/Y (NAND2X1)
0.22    1.52 v _2168_/Y (OAI21X1)
0.23    1.74 ^ _2178_/Y (NAND3X1)
0.19    1.93 v _2181_/Y (NAND2X1)
0.31    2.24 ^ _2215_/Y (AOI21X1)
0.12    2.37 v _2232_/Y (OAI21X1)
0.23    2.60 v _2236_/Y (AND2X2)
0.09    2.68 ^ _2238_/Y (NOR2X1)
0.07    2.75 v _3241_/Y (NAND3X1)
0.18    2.93 v _3243_/Y (AND2X2)
0.09    3.02 ^ _3244_/Y (NAND3X1)
0.12    3.15 v _3249_/Y (NOR2X1)
0.09    3.23 ^ _3250_/Y (NAND3X1)
0.07    3.30 v _3498_/Y (INVX1)
0.10    3.40 ^ _3499_/Y (OAI21X1)
0.06    3.46 v _3502_/Y (NAND3X1)
0.16    3.62 ^ _3503_/Y (NAND2X1)
0.15    3.78 v _3681_/Y (INVX4)
0.11    3.89 ^ _3794_/Y (OAI21X1)
0.00    3.89 ^ _4354_/D (DFFPOSX1)
3.89   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4354_/CLK (DFFPOSX1)
-0.38   20.06   library setup time
20.06   data required time
---------------------------------------------------------
20.06   data required time
-3.89   data arrival time
---------------------------------------------------------
16.17   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4322_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4424_/CLK (DFFPOSX1)
0.33    0.77 v _4424_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert104/Y (BUFX2)
0.25    1.30 ^ _2162_/Y (NAND2X1)
0.22    1.52 v _2168_/Y (OAI21X1)
0.23    1.74 ^ _2178_/Y (NAND3X1)
0.19    1.93 v _2181_/Y (NAND2X1)
0.31    2.24 ^ _2215_/Y (AOI21X1)
0.12    2.37 v _2232_/Y (OAI21X1)
0.23    2.60 v _2236_/Y (AND2X2)
0.09    2.68 ^ _2238_/Y (NOR2X1)
0.07    2.75 v _3241_/Y (NAND3X1)
0.18    2.93 v _3243_/Y (AND2X2)
0.09    3.02 ^ _3244_/Y (NAND3X1)
0.12    3.15 v _3249_/Y (NOR2X1)
0.09    3.23 ^ _3250_/Y (NAND3X1)
0.07    3.30 v _3498_/Y (INVX1)
0.10    3.40 ^ _3499_/Y (OAI21X1)
0.06    3.46 v _3502_/Y (NAND3X1)
0.16    3.62 ^ _3503_/Y (NAND2X1)
0.15    3.78 v _3681_/Y (INVX4)
0.11    3.89 ^ _3760_/Y (OAI21X1)
0.00    3.89 ^ _4322_/D (DFFPOSX1)
3.89   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4322_/CLK (DFFPOSX1)
-0.38   20.06   library setup time
20.06   data required time
---------------------------------------------------------
20.06   data required time
-3.89   data arrival time
---------------------------------------------------------
16.17   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4306_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4424_/CLK (DFFPOSX1)
0.33    0.77 v _4424_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert104/Y (BUFX2)
0.25    1.30 ^ _2162_/Y (NAND2X1)
0.22    1.52 v _2168_/Y (OAI21X1)
0.23    1.74 ^ _2178_/Y (NAND3X1)
0.19    1.93 v _2181_/Y (NAND2X1)
0.31    2.24 ^ _2215_/Y (AOI21X1)
0.12    2.37 v _2232_/Y (OAI21X1)
0.23    2.60 v _2236_/Y (AND2X2)
0.09    2.68 ^ _2238_/Y (NOR2X1)
0.07    2.75 v _3241_/Y (NAND3X1)
0.18    2.93 v _3243_/Y (AND2X2)
0.09    3.02 ^ _3244_/Y (NAND3X1)
0.12    3.15 v _3249_/Y (NOR2X1)
0.09    3.23 ^ _3250_/Y (NAND3X1)
0.07    3.30 v _3498_/Y (INVX1)
0.10    3.40 ^ _3499_/Y (OAI21X1)
0.06    3.46 v _3502_/Y (NAND3X1)
0.16    3.62 ^ _3503_/Y (NAND2X1)
0.15    3.78 v _3681_/Y (INVX4)
0.11    3.89 ^ _3861_/Y (OAI21X1)
0.00    3.89 ^ _4306_/D (DFFPOSX1)
3.89   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4306_/CLK (DFFPOSX1)
-0.38   20.06   library setup time
20.06   data required time
---------------------------------------------------------
20.06   data required time
-3.89   data arrival time
---------------------------------------------------------
16.17   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4402_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4424_/CLK (DFFPOSX1)
0.33    0.77 v _4424_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert104/Y (BUFX2)
0.25    1.30 ^ _2162_/Y (NAND2X1)
0.22    1.52 v _2168_/Y (OAI21X1)
0.23    1.74 ^ _2178_/Y (NAND3X1)
0.19    1.93 v _2181_/Y (NAND2X1)
0.31    2.24 ^ _2215_/Y (AOI21X1)
0.12    2.37 v _2232_/Y (OAI21X1)
0.23    2.60 v _2236_/Y (AND2X2)
0.09    2.68 ^ _2238_/Y (NOR2X1)
0.07    2.75 v _3241_/Y (NAND3X1)
0.18    2.93 v _3243_/Y (AND2X2)
0.09    3.02 ^ _3244_/Y (NAND3X1)
0.12    3.15 v _3249_/Y (NOR2X1)
0.09    3.23 ^ _3250_/Y (NAND3X1)
0.07    3.30 v _3498_/Y (INVX1)
0.10    3.40 ^ _3499_/Y (OAI21X1)
0.06    3.46 v _3502_/Y (NAND3X1)
0.16    3.62 ^ _3503_/Y (NAND2X1)
0.15    3.78 v _3681_/Y (INVX4)
0.11    3.89 ^ _3683_/Y (AOI21X1)
0.00    3.89 ^ _4402_/D (DFFPOSX1)
3.89   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4402_/CLK (DFFPOSX1)
-0.38   20.06   library setup time
20.06   data required time
---------------------------------------------------------
20.06   data required time
-3.89   data arrival time
---------------------------------------------------------
16.17   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4386_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4424_/CLK (DFFPOSX1)
0.33    0.77 v _4424_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert104/Y (BUFX2)
0.25    1.30 ^ _2162_/Y (NAND2X1)
0.22    1.52 v _2168_/Y (OAI21X1)
0.23    1.74 ^ _2178_/Y (NAND3X1)
0.19    1.93 v _2181_/Y (NAND2X1)
0.31    2.24 ^ _2215_/Y (AOI21X1)
0.12    2.37 v _2232_/Y (OAI21X1)
0.23    2.60 v _2236_/Y (AND2X2)
0.09    2.68 ^ _2238_/Y (NOR2X1)
0.07    2.75 v _3241_/Y (NAND3X1)
0.18    2.93 v _3243_/Y (AND2X2)
0.09    3.02 ^ _3244_/Y (NAND3X1)
0.12    3.15 v _3249_/Y (NOR2X1)
0.09    3.23 ^ _3250_/Y (NAND3X1)
0.07    3.30 v _3498_/Y (INVX1)
0.10    3.40 ^ _3499_/Y (OAI21X1)
0.06    3.46 v _3502_/Y (NAND3X1)
0.16    3.62 ^ _3503_/Y (NAND2X1)
0.15    3.78 v _3681_/Y (INVX4)
0.11    3.89 ^ _3827_/Y (AOI21X1)
0.00    3.89 ^ _4386_/D (DFFPOSX1)
3.89   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4386_/CLK (DFFPOSX1)
-0.38   20.06   library setup time
20.06   data required time
---------------------------------------------------------
20.06   data required time
-3.89   data arrival time
---------------------------------------------------------
16.17   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4418_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4424_/CLK (DFFPOSX1)
0.33    0.77 v _4424_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert104/Y (BUFX2)
0.25    1.30 ^ _2162_/Y (NAND2X1)
0.22    1.52 v _2168_/Y (OAI21X1)
0.23    1.74 ^ _2178_/Y (NAND3X1)
0.19    1.93 v _2181_/Y (NAND2X1)
0.31    2.24 ^ _2215_/Y (AOI21X1)
0.12    2.37 v _2232_/Y (OAI21X1)
0.23    2.60 v _2236_/Y (AND2X2)
0.09    2.68 ^ _2238_/Y (NOR2X1)
0.07    2.75 v _3241_/Y (NAND3X1)
0.18    2.93 v _3243_/Y (AND2X2)
0.09    3.02 ^ _3244_/Y (NAND3X1)
0.12    3.15 v _3249_/Y (NOR2X1)
0.09    3.23 ^ _3250_/Y (NAND3X1)
0.07    3.30 v _3498_/Y (INVX1)
0.10    3.40 ^ _3499_/Y (OAI21X1)
0.06    3.46 v _3502_/Y (NAND3X1)
0.16    3.62 ^ _3503_/Y (NAND2X1)
0.15    3.78 v _3681_/Y (INVX4)
0.11    3.89 ^ _4285_/Y (AOI21X1)
0.00    3.89 ^ _4418_/D (DFFPOSX1)
3.89   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4418_/CLK (DFFPOSX1)
-0.38   20.06   library setup time
20.06   data required time
---------------------------------------------------------
20.06   data required time
-3.89   data arrival time
---------------------------------------------------------
16.17   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4338_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4424_/CLK (DFFPOSX1)
0.33    0.77 v _4424_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert104/Y (BUFX2)
0.25    1.30 ^ _2162_/Y (NAND2X1)
0.22    1.52 v _2168_/Y (OAI21X1)
0.23    1.74 ^ _2178_/Y (NAND3X1)
0.19    1.93 v _2181_/Y (NAND2X1)
0.31    2.24 ^ _2215_/Y (AOI21X1)
0.12    2.37 v _2232_/Y (OAI21X1)
0.23    2.60 v _2236_/Y (AND2X2)
0.09    2.68 ^ _2238_/Y (NOR2X1)
0.07    2.75 v _3241_/Y (NAND3X1)
0.18    2.93 v _3243_/Y (AND2X2)
0.09    3.02 ^ _3244_/Y (NAND3X1)
0.12    3.15 v _3249_/Y (NOR2X1)
0.09    3.23 ^ _3250_/Y (NAND3X1)
0.07    3.30 v _3498_/Y (INVX1)
0.10    3.40 ^ _3499_/Y (OAI21X1)
0.06    3.46 v _3502_/Y (NAND3X1)
0.16    3.62 ^ _3503_/Y (NAND2X1)
0.15    3.78 v _3681_/Y (INVX4)
0.11    3.89 ^ _3894_/Y (AOI21X1)
0.00    3.89 ^ _4338_/D (DFFPOSX1)
3.89   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4338_/CLK (DFFPOSX1)
-0.38   20.06   library setup time
20.06   data required time
---------------------------------------------------------
20.06   data required time
-3.89   data arrival time
---------------------------------------------------------
16.17   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4372_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4424_/CLK (DFFPOSX1)
0.33    0.77 v _4424_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert104/Y (BUFX2)
0.25    1.30 ^ _2162_/Y (NAND2X1)
0.22    1.52 v _2168_/Y (OAI21X1)
0.23    1.74 ^ _2178_/Y (NAND3X1)
0.19    1.93 v _2181_/Y (NAND2X1)
0.31    2.24 ^ _2215_/Y (AOI21X1)
0.21    2.46 v _2255_/Y (OAI21X1)
0.16    2.61 ^ _2259_/Y (XOR2X1)
0.06    2.68 v _3293_/Y (NAND3X1)
0.18    2.86 v _3295_/Y (AND2X2)
0.09    2.95 ^ _3296_/Y (NAND3X1)
0.12    3.08 v _3301_/Y (NOR2X1)
0.09    3.16 ^ _3302_/Y (NAND3X1)
0.07    3.23 v _3512_/Y (INVX1)
0.10    3.33 ^ _3513_/Y (OAI21X1)
0.06    3.39 v _3516_/Y (NAND3X1)
0.16    3.56 ^ _3517_/Y (NAND2X1)
0.15    3.71 v _3687_/Y (INVX4)
0.11    3.82 ^ _3731_/Y (OAI21X1)
0.00    3.82 ^ _4372_/D (DFFPOSX1)
3.82   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4372_/CLK (DFFPOSX1)
-0.42   20.04   library setup time
20.04   data required time
---------------------------------------------------------
20.04   data required time
-3.82   data arrival time
---------------------------------------------------------
16.22   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4367_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4424_/CLK (DFFPOSX1)
0.33    0.77 v _4424_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert104/Y (BUFX2)
0.25    1.30 ^ _2162_/Y (NAND2X1)
0.22    1.52 v _2168_/Y (OAI21X1)
0.23    1.74 ^ _2178_/Y (NAND3X1)
0.19    1.93 v _2181_/Y (NAND2X1)
0.18    2.12 ^ _2186_/Y (INVX1)
0.16    2.28 v _2200_/Y (OAI21X1)
0.17    2.45 ^ _2206_/Y (AOI21X1)
0.15    2.60 ^ _2210_/Y (XNOR2X1)
0.06    2.66 v _3163_/Y (NAND3X1)
0.18    2.85 v _3165_/Y (AND2X2)
0.09    2.94 ^ _3166_/Y (NAND3X1)
0.12    3.06 v _3171_/Y (NOR2X1)
0.09    3.15 ^ _3172_/Y (NAND3X1)
0.07    3.22 v _3477_/Y (INVX1)
0.10    3.31 ^ _3478_/Y (OAI21X1)
0.06    3.38 v _3481_/Y (NAND3X1)
0.16    3.54 ^ _3482_/Y (NAND2X1)
0.15    3.70 v _3672_/Y (INVX4)
0.11    3.81 ^ _3721_/Y (OAI21X1)
0.00    3.81 ^ _4367_/D (DFFPOSX1)
3.81   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4367_/CLK (DFFPOSX1)
-0.41   20.03   library setup time
20.03   data required time
---------------------------------------------------------
20.03   data required time
-3.81   data arrival time
---------------------------------------------------------
16.22   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4324_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4424_/CLK (DFFPOSX1)
0.33    0.77 v _4424_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert104/Y (BUFX2)
0.25    1.30 ^ _2162_/Y (NAND2X1)
0.22    1.52 v _2168_/Y (OAI21X1)
0.23    1.74 ^ _2178_/Y (NAND3X1)
0.19    1.93 v _2181_/Y (NAND2X1)
0.31    2.24 ^ _2215_/Y (AOI21X1)
0.21    2.46 v _2255_/Y (OAI21X1)
0.16    2.61 ^ _2259_/Y (XOR2X1)
0.06    2.68 v _3293_/Y (NAND3X1)
0.18    2.86 v _3295_/Y (AND2X2)
0.09    2.95 ^ _3296_/Y (NAND3X1)
0.12    3.08 v _3301_/Y (NOR2X1)
0.09    3.16 ^ _3302_/Y (NAND3X1)
0.07    3.23 v _3512_/Y (INVX1)
0.10    3.33 ^ _3513_/Y (OAI21X1)
0.06    3.39 v _3516_/Y (NAND3X1)
0.16    3.56 ^ _3517_/Y (NAND2X1)
0.15    3.71 v _3687_/Y (INVX4)
0.11    3.82 ^ _3764_/Y (OAI21X1)
0.00    3.82 ^ _4324_/D (DFFPOSX1)
3.82   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4324_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-3.82   data arrival time
---------------------------------------------------------
16.25   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4308_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4424_/CLK (DFFPOSX1)
0.33    0.77 v _4424_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert104/Y (BUFX2)
0.25    1.30 ^ _2162_/Y (NAND2X1)
0.22    1.52 v _2168_/Y (OAI21X1)
0.23    1.74 ^ _2178_/Y (NAND3X1)
0.19    1.93 v _2181_/Y (NAND2X1)
0.31    2.24 ^ _2215_/Y (AOI21X1)
0.21    2.46 v _2255_/Y (OAI21X1)
0.16    2.61 ^ _2259_/Y (XOR2X1)
0.06    2.68 v _3293_/Y (NAND3X1)
0.18    2.86 v _3295_/Y (AND2X2)
0.09    2.95 ^ _3296_/Y (NAND3X1)
0.12    3.08 v _3301_/Y (NOR2X1)
0.09    3.16 ^ _3302_/Y (NAND3X1)
0.07    3.23 v _3512_/Y (INVX1)
0.10    3.33 ^ _3513_/Y (OAI21X1)
0.06    3.39 v _3516_/Y (NAND3X1)
0.16    3.56 ^ _3517_/Y (NAND2X1)
0.15    3.71 v _3687_/Y (INVX4)
0.11    3.82 ^ _3865_/Y (OAI21X1)
0.00    3.82 ^ _4308_/D (DFFPOSX1)
3.82   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4308_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-3.82   data arrival time
---------------------------------------------------------
16.25   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4356_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4424_/CLK (DFFPOSX1)
0.33    0.77 v _4424_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert104/Y (BUFX2)
0.25    1.30 ^ _2162_/Y (NAND2X1)
0.22    1.52 v _2168_/Y (OAI21X1)
0.23    1.74 ^ _2178_/Y (NAND3X1)
0.19    1.93 v _2181_/Y (NAND2X1)
0.31    2.24 ^ _2215_/Y (AOI21X1)
0.21    2.46 v _2255_/Y (OAI21X1)
0.16    2.61 ^ _2259_/Y (XOR2X1)
0.06    2.68 v _3293_/Y (NAND3X1)
0.18    2.86 v _3295_/Y (AND2X2)
0.09    2.95 ^ _3296_/Y (NAND3X1)
0.12    3.08 v _3301_/Y (NOR2X1)
0.09    3.16 ^ _3302_/Y (NAND3X1)
0.07    3.23 v _3512_/Y (INVX1)
0.10    3.33 ^ _3513_/Y (OAI21X1)
0.06    3.39 v _3516_/Y (NAND3X1)
0.16    3.56 ^ _3517_/Y (NAND2X1)
0.15    3.71 v _3687_/Y (INVX4)
0.11    3.82 ^ _3798_/Y (OAI21X1)
0.00    3.82 ^ _4356_/D (DFFPOSX1)
3.82   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4356_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-3.82   data arrival time
---------------------------------------------------------
16.25   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4340_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4424_/CLK (DFFPOSX1)
0.33    0.77 v _4424_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert104/Y (BUFX2)
0.25    1.30 ^ _2162_/Y (NAND2X1)
0.22    1.52 v _2168_/Y (OAI21X1)
0.23    1.74 ^ _2178_/Y (NAND3X1)
0.19    1.93 v _2181_/Y (NAND2X1)
0.31    2.24 ^ _2215_/Y (AOI21X1)
0.21    2.46 v _2255_/Y (OAI21X1)
0.16    2.61 ^ _2259_/Y (XOR2X1)
0.06    2.68 v _3293_/Y (NAND3X1)
0.18    2.86 v _3295_/Y (AND2X2)
0.09    2.95 ^ _3296_/Y (NAND3X1)
0.12    3.08 v _3301_/Y (NOR2X1)
0.09    3.16 ^ _3302_/Y (NAND3X1)
0.07    3.23 v _3512_/Y (INVX1)
0.10    3.33 ^ _3513_/Y (OAI21X1)
0.06    3.39 v _3516_/Y (NAND3X1)
0.16    3.56 ^ _3517_/Y (NAND2X1)
0.15    3.71 v _3687_/Y (INVX4)
0.11    3.82 ^ _3898_/Y (AOI21X1)
0.00    3.82 ^ _4340_/D (DFFPOSX1)
3.82   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4340_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-3.82   data arrival time
---------------------------------------------------------
16.25   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4404_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4424_/CLK (DFFPOSX1)
0.33    0.77 v _4424_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert104/Y (BUFX2)
0.25    1.30 ^ _2162_/Y (NAND2X1)
0.22    1.52 v _2168_/Y (OAI21X1)
0.23    1.74 ^ _2178_/Y (NAND3X1)
0.19    1.93 v _2181_/Y (NAND2X1)
0.31    2.24 ^ _2215_/Y (AOI21X1)
0.21    2.46 v _2255_/Y (OAI21X1)
0.16    2.61 ^ _2259_/Y (XOR2X1)
0.06    2.68 v _3293_/Y (NAND3X1)
0.18    2.86 v _3295_/Y (AND2X2)
0.09    2.95 ^ _3296_/Y (NAND3X1)
0.12    3.08 v _3301_/Y (NOR2X1)
0.09    3.16 ^ _3302_/Y (NAND3X1)
0.07    3.23 v _3512_/Y (INVX1)
0.10    3.33 ^ _3513_/Y (OAI21X1)
0.06    3.39 v _3516_/Y (NAND3X1)
0.16    3.56 ^ _3517_/Y (NAND2X1)
0.15    3.71 v _3687_/Y (INVX4)
0.11    3.82 ^ _3689_/Y (AOI21X1)
0.00    3.82 ^ _4404_/D (DFFPOSX1)
3.82   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4404_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-3.82   data arrival time
---------------------------------------------------------
16.25   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4420_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4424_/CLK (DFFPOSX1)
0.33    0.77 v _4424_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert104/Y (BUFX2)
0.25    1.30 ^ _2162_/Y (NAND2X1)
0.22    1.52 v _2168_/Y (OAI21X1)
0.23    1.74 ^ _2178_/Y (NAND3X1)
0.19    1.93 v _2181_/Y (NAND2X1)
0.31    2.24 ^ _2215_/Y (AOI21X1)
0.21    2.46 v _2255_/Y (OAI21X1)
0.16    2.61 ^ _2259_/Y (XOR2X1)
0.06    2.68 v _3293_/Y (NAND3X1)
0.18    2.86 v _3295_/Y (AND2X2)
0.09    2.95 ^ _3296_/Y (NAND3X1)
0.12    3.08 v _3301_/Y (NOR2X1)
0.09    3.16 ^ _3302_/Y (NAND3X1)
0.07    3.23 v _3512_/Y (INVX1)
0.10    3.33 ^ _3513_/Y (OAI21X1)
0.06    3.39 v _3516_/Y (NAND3X1)
0.16    3.56 ^ _3517_/Y (NAND2X1)
0.15    3.71 v _3687_/Y (INVX4)
0.11    3.82 ^ _4289_/Y (AOI21X1)
0.00    3.82 ^ _4420_/D (DFFPOSX1)
3.82   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4420_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-3.82   data arrival time
---------------------------------------------------------
16.25   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4388_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4424_/CLK (DFFPOSX1)
0.33    0.77 v _4424_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert104/Y (BUFX2)
0.25    1.30 ^ _2162_/Y (NAND2X1)
0.22    1.52 v _2168_/Y (OAI21X1)
0.23    1.74 ^ _2178_/Y (NAND3X1)
0.19    1.93 v _2181_/Y (NAND2X1)
0.31    2.24 ^ _2215_/Y (AOI21X1)
0.21    2.46 v _2255_/Y (OAI21X1)
0.16    2.61 ^ _2259_/Y (XOR2X1)
0.06    2.68 v _3293_/Y (NAND3X1)
0.18    2.86 v _3295_/Y (AND2X2)
0.09    2.95 ^ _3296_/Y (NAND3X1)
0.12    3.08 v _3301_/Y (NOR2X1)
0.09    3.16 ^ _3302_/Y (NAND3X1)
0.07    3.23 v _3512_/Y (INVX1)
0.10    3.33 ^ _3513_/Y (OAI21X1)
0.06    3.39 v _3516_/Y (NAND3X1)
0.16    3.56 ^ _3517_/Y (NAND2X1)
0.15    3.71 v _3687_/Y (INVX4)
0.11    3.82 ^ _3831_/Y (AOI21X1)
0.00    3.82 ^ _4388_/D (DFFPOSX1)
3.82   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4388_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-3.82   data arrival time
---------------------------------------------------------
16.25   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4319_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4424_/CLK (DFFPOSX1)
0.33    0.77 v _4424_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert104/Y (BUFX2)
0.25    1.30 ^ _2162_/Y (NAND2X1)
0.22    1.52 v _2168_/Y (OAI21X1)
0.23    1.74 ^ _2178_/Y (NAND3X1)
0.19    1.93 v _2181_/Y (NAND2X1)
0.18    2.12 ^ _2186_/Y (INVX1)
0.16    2.28 v _2200_/Y (OAI21X1)
0.17    2.45 ^ _2206_/Y (AOI21X1)
0.15    2.60 ^ _2210_/Y (XNOR2X1)
0.06    2.66 v _3163_/Y (NAND3X1)
0.18    2.85 v _3165_/Y (AND2X2)
0.09    2.94 ^ _3166_/Y (NAND3X1)
0.12    3.06 v _3171_/Y (NOR2X1)
0.09    3.15 ^ _3172_/Y (NAND3X1)
0.07    3.22 v _3477_/Y (INVX1)
0.10    3.31 ^ _3478_/Y (OAI21X1)
0.06    3.38 v _3481_/Y (NAND3X1)
0.16    3.54 ^ _3482_/Y (NAND2X1)
0.15    3.70 v _3672_/Y (INVX4)
0.11    3.81 ^ _3754_/Y (OAI21X1)
0.00    3.81 ^ _4319_/D (DFFPOSX1)
3.81   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4319_/CLK (DFFPOSX1)
-0.38   20.06   library setup time
20.06   data required time
---------------------------------------------------------
20.06   data required time
-3.81   data arrival time
---------------------------------------------------------
16.25   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4383_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4424_/CLK (DFFPOSX1)
0.33    0.77 v _4424_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert104/Y (BUFX2)
0.25    1.30 ^ _2162_/Y (NAND2X1)
0.22    1.52 v _2168_/Y (OAI21X1)
0.23    1.74 ^ _2178_/Y (NAND3X1)
0.19    1.93 v _2181_/Y (NAND2X1)
0.18    2.12 ^ _2186_/Y (INVX1)
0.16    2.28 v _2200_/Y (OAI21X1)
0.17    2.45 ^ _2206_/Y (AOI21X1)
0.15    2.60 ^ _2210_/Y (XNOR2X1)
0.06    2.66 v _3163_/Y (NAND3X1)
0.18    2.85 v _3165_/Y (AND2X2)
0.09    2.94 ^ _3166_/Y (NAND3X1)
0.12    3.06 v _3171_/Y (NOR2X1)
0.09    3.15 ^ _3172_/Y (NAND3X1)
0.07    3.22 v _3477_/Y (INVX1)
0.10    3.31 ^ _3478_/Y (OAI21X1)
0.06    3.38 v _3481_/Y (NAND3X1)
0.16    3.54 ^ _3482_/Y (NAND2X1)
0.15    3.70 v _3672_/Y (INVX4)
0.11    3.80 ^ _3821_/Y (AOI21X1)
0.00    3.80 ^ _4383_/D (DFFPOSX1)
3.80   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4383_/CLK (DFFPOSX1)
-0.38   20.06   library setup time
20.06   data required time
---------------------------------------------------------
20.06   data required time
-3.80   data arrival time
---------------------------------------------------------
16.26   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4351_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4424_/CLK (DFFPOSX1)
0.33    0.77 v _4424_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert104/Y (BUFX2)
0.25    1.30 ^ _2162_/Y (NAND2X1)
0.22    1.52 v _2168_/Y (OAI21X1)
0.23    1.74 ^ _2178_/Y (NAND3X1)
0.19    1.93 v _2181_/Y (NAND2X1)
0.18    2.12 ^ _2186_/Y (INVX1)
0.16    2.28 v _2200_/Y (OAI21X1)
0.17    2.45 ^ _2206_/Y (AOI21X1)
0.15    2.60 ^ _2210_/Y (XNOR2X1)
0.06    2.66 v _3163_/Y (NAND3X1)
0.18    2.85 v _3165_/Y (AND2X2)
0.09    2.94 ^ _3166_/Y (NAND3X1)
0.12    3.06 v _3171_/Y (NOR2X1)
0.09    3.15 ^ _3172_/Y (NAND3X1)
0.07    3.22 v _3477_/Y (INVX1)
0.10    3.31 ^ _3478_/Y (OAI21X1)
0.06    3.38 v _3481_/Y (NAND3X1)
0.16    3.54 ^ _3482_/Y (NAND2X1)
0.15    3.70 v _3672_/Y (INVX4)
0.11    3.81 ^ _3788_/Y (OAI21X1)
0.00    3.81 ^ _4351_/D (DFFPOSX1)
3.81   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4351_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-3.81   data arrival time
---------------------------------------------------------
16.26   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4303_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4424_/CLK (DFFPOSX1)
0.33    0.77 v _4424_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert104/Y (BUFX2)
0.25    1.30 ^ _2162_/Y (NAND2X1)
0.22    1.52 v _2168_/Y (OAI21X1)
0.23    1.74 ^ _2178_/Y (NAND3X1)
0.19    1.93 v _2181_/Y (NAND2X1)
0.18    2.12 ^ _2186_/Y (INVX1)
0.16    2.28 v _2200_/Y (OAI21X1)
0.17    2.45 ^ _2206_/Y (AOI21X1)
0.15    2.60 ^ _2210_/Y (XNOR2X1)
0.06    2.66 v _3163_/Y (NAND3X1)
0.18    2.85 v _3165_/Y (AND2X2)
0.09    2.94 ^ _3166_/Y (NAND3X1)
0.12    3.06 v _3171_/Y (NOR2X1)
0.09    3.15 ^ _3172_/Y (NAND3X1)
0.07    3.22 v _3477_/Y (INVX1)
0.10    3.31 ^ _3478_/Y (OAI21X1)
0.06    3.38 v _3481_/Y (NAND3X1)
0.16    3.54 ^ _3482_/Y (NAND2X1)
0.15    3.70 v _3672_/Y (INVX4)
0.11    3.81 ^ _3855_/Y (OAI21X1)
0.00    3.81 ^ _4303_/D (DFFPOSX1)
3.81   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4303_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-3.81   data arrival time
---------------------------------------------------------
16.26   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4399_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4424_/CLK (DFFPOSX1)
0.33    0.77 v _4424_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert104/Y (BUFX2)
0.25    1.30 ^ _2162_/Y (NAND2X1)
0.22    1.52 v _2168_/Y (OAI21X1)
0.23    1.74 ^ _2178_/Y (NAND3X1)
0.19    1.93 v _2181_/Y (NAND2X1)
0.18    2.12 ^ _2186_/Y (INVX1)
0.16    2.28 v _2200_/Y (OAI21X1)
0.17    2.45 ^ _2206_/Y (AOI21X1)
0.15    2.60 ^ _2210_/Y (XNOR2X1)
0.06    2.66 v _3163_/Y (NAND3X1)
0.18    2.85 v _3165_/Y (AND2X2)
0.09    2.94 ^ _3166_/Y (NAND3X1)
0.12    3.06 v _3171_/Y (NOR2X1)
0.09    3.15 ^ _3172_/Y (NAND3X1)
0.07    3.22 v _3477_/Y (INVX1)
0.10    3.31 ^ _3478_/Y (OAI21X1)
0.06    3.38 v _3481_/Y (NAND3X1)
0.16    3.54 ^ _3482_/Y (NAND2X1)
0.15    3.70 v _3672_/Y (INVX4)
0.11    3.80 ^ _3674_/Y (AOI21X1)
0.00    3.80 ^ _4399_/D (DFFPOSX1)
3.80   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4399_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-3.80   data arrival time
---------------------------------------------------------
16.27   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4415_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4424_/CLK (DFFPOSX1)
0.33    0.77 v _4424_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert104/Y (BUFX2)
0.25    1.30 ^ _2162_/Y (NAND2X1)
0.22    1.52 v _2168_/Y (OAI21X1)
0.23    1.74 ^ _2178_/Y (NAND3X1)
0.19    1.93 v _2181_/Y (NAND2X1)
0.18    2.12 ^ _2186_/Y (INVX1)
0.16    2.28 v _2200_/Y (OAI21X1)
0.17    2.45 ^ _2206_/Y (AOI21X1)
0.15    2.60 ^ _2210_/Y (XNOR2X1)
0.06    2.66 v _3163_/Y (NAND3X1)
0.18    2.85 v _3165_/Y (AND2X2)
0.09    2.94 ^ _3166_/Y (NAND3X1)
0.12    3.06 v _3171_/Y (NOR2X1)
0.09    3.15 ^ _3172_/Y (NAND3X1)
0.07    3.22 v _3477_/Y (INVX1)
0.10    3.31 ^ _3478_/Y (OAI21X1)
0.06    3.38 v _3481_/Y (NAND3X1)
0.16    3.54 ^ _3482_/Y (NAND2X1)
0.15    3.70 v _3672_/Y (INVX4)
0.11    3.80 ^ _4279_/Y (AOI21X1)
0.00    3.80 ^ _4415_/D (DFFPOSX1)
3.80   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4415_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-3.80   data arrival time
---------------------------------------------------------
16.27   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4335_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4424_/CLK (DFFPOSX1)
0.33    0.77 v _4424_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert104/Y (BUFX2)
0.25    1.30 ^ _2162_/Y (NAND2X1)
0.22    1.52 v _2168_/Y (OAI21X1)
0.23    1.74 ^ _2178_/Y (NAND3X1)
0.19    1.93 v _2181_/Y (NAND2X1)
0.18    2.12 ^ _2186_/Y (INVX1)
0.16    2.28 v _2200_/Y (OAI21X1)
0.17    2.45 ^ _2206_/Y (AOI21X1)
0.15    2.60 ^ _2210_/Y (XNOR2X1)
0.06    2.66 v _3163_/Y (NAND3X1)
0.18    2.85 v _3165_/Y (AND2X2)
0.09    2.94 ^ _3166_/Y (NAND3X1)
0.12    3.06 v _3171_/Y (NOR2X1)
0.09    3.15 ^ _3172_/Y (NAND3X1)
0.07    3.22 v _3477_/Y (INVX1)
0.10    3.31 ^ _3478_/Y (OAI21X1)
0.06    3.38 v _3481_/Y (NAND3X1)
0.16    3.54 ^ _3482_/Y (NAND2X1)
0.15    3.70 v _3672_/Y (INVX4)
0.11    3.80 ^ _3888_/Y (AOI21X1)
0.00    3.80 ^ _4335_/D (DFFPOSX1)
3.80   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4335_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-3.80   data arrival time
---------------------------------------------------------
16.27   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4369_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4424_/CLK (DFFPOSX1)
0.33    0.77 v _4424_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert104/Y (BUFX2)
0.25    1.30 ^ _2162_/Y (NAND2X1)
0.22    1.52 v _2168_/Y (OAI21X1)
0.23    1.74 ^ _2178_/Y (NAND3X1)
0.19    1.93 v _2181_/Y (NAND2X1)
0.31    2.24 ^ _2215_/Y (AOI21X1)
0.13    2.37 v _2221_/Y (OAI21X1)
0.15    2.52 ^ _2227_/Y (XOR2X1)
0.06    2.58 v _3215_/Y (NAND3X1)
0.18    2.76 v _3217_/Y (AND2X2)
0.09    2.85 ^ _3218_/Y (NAND3X1)
0.12    2.98 v _3223_/Y (NOR2X1)
0.09    3.07 ^ _3224_/Y (NAND3X1)
0.07    3.13 v _3491_/Y (INVX1)
0.10    3.23 ^ _3492_/Y (OAI21X1)
0.06    3.29 v _3495_/Y (NAND3X1)
0.16    3.46 ^ _3496_/Y (NAND2X1)
0.15    3.61 v _3678_/Y (INVX4)
0.11    3.72 ^ _3725_/Y (OAI21X1)
0.00    3.72 ^ _4369_/D (DFFPOSX1)
3.72   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4369_/CLK (DFFPOSX1)
-0.41   20.03   library setup time
20.03   data required time
---------------------------------------------------------
20.03   data required time
-3.72   data arrival time
---------------------------------------------------------
16.31   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4305_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4424_/CLK (DFFPOSX1)
0.33    0.77 v _4424_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert104/Y (BUFX2)
0.25    1.30 ^ _2162_/Y (NAND2X1)
0.22    1.52 v _2168_/Y (OAI21X1)
0.23    1.74 ^ _2178_/Y (NAND3X1)
0.19    1.93 v _2181_/Y (NAND2X1)
0.31    2.24 ^ _2215_/Y (AOI21X1)
0.13    2.37 v _2221_/Y (OAI21X1)
0.15    2.52 ^ _2227_/Y (XOR2X1)
0.06    2.58 v _3215_/Y (NAND3X1)
0.18    2.76 v _3217_/Y (AND2X2)
0.09    2.85 ^ _3218_/Y (NAND3X1)
0.12    2.98 v _3223_/Y (NOR2X1)
0.09    3.07 ^ _3224_/Y (NAND3X1)
0.07    3.13 v _3491_/Y (INVX1)
0.10    3.23 ^ _3492_/Y (OAI21X1)
0.06    3.29 v _3495_/Y (NAND3X1)
0.16    3.46 ^ _3496_/Y (NAND2X1)
0.15    3.61 v _3678_/Y (INVX4)
0.11    3.72 ^ _3859_/Y (OAI21X1)
0.00    3.72 ^ _4305_/D (DFFPOSX1)
3.72   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4305_/CLK (DFFPOSX1)
-0.38   20.06   library setup time
20.06   data required time
---------------------------------------------------------
20.06   data required time
-3.72   data arrival time
---------------------------------------------------------
16.34   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4321_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4424_/CLK (DFFPOSX1)
0.33    0.77 v _4424_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert104/Y (BUFX2)
0.25    1.30 ^ _2162_/Y (NAND2X1)
0.22    1.52 v _2168_/Y (OAI21X1)
0.23    1.74 ^ _2178_/Y (NAND3X1)
0.19    1.93 v _2181_/Y (NAND2X1)
0.31    2.24 ^ _2215_/Y (AOI21X1)
0.13    2.37 v _2221_/Y (OAI21X1)
0.15    2.52 ^ _2227_/Y (XOR2X1)
0.06    2.58 v _3215_/Y (NAND3X1)
0.18    2.76 v _3217_/Y (AND2X2)
0.09    2.85 ^ _3218_/Y (NAND3X1)
0.12    2.98 v _3223_/Y (NOR2X1)
0.09    3.07 ^ _3224_/Y (NAND3X1)
0.07    3.13 v _3491_/Y (INVX1)
0.10    3.23 ^ _3492_/Y (OAI21X1)
0.06    3.29 v _3495_/Y (NAND3X1)
0.16    3.46 ^ _3496_/Y (NAND2X1)
0.15    3.61 v _3678_/Y (INVX4)
0.11    3.72 ^ _3758_/Y (OAI21X1)
0.00    3.72 ^ _4321_/D (DFFPOSX1)
3.72   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4321_/CLK (DFFPOSX1)
-0.38   20.06   library setup time
20.06   data required time
---------------------------------------------------------
20.06   data required time
-3.72   data arrival time
---------------------------------------------------------
16.34   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4353_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4424_/CLK (DFFPOSX1)
0.33    0.77 v _4424_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert104/Y (BUFX2)
0.25    1.30 ^ _2162_/Y (NAND2X1)
0.22    1.52 v _2168_/Y (OAI21X1)
0.23    1.74 ^ _2178_/Y (NAND3X1)
0.19    1.93 v _2181_/Y (NAND2X1)
0.31    2.24 ^ _2215_/Y (AOI21X1)
0.13    2.37 v _2221_/Y (OAI21X1)
0.15    2.52 ^ _2227_/Y (XOR2X1)
0.06    2.58 v _3215_/Y (NAND3X1)
0.18    2.76 v _3217_/Y (AND2X2)
0.09    2.85 ^ _3218_/Y (NAND3X1)
0.12    2.98 v _3223_/Y (NOR2X1)
0.09    3.07 ^ _3224_/Y (NAND3X1)
0.07    3.13 v _3491_/Y (INVX1)
0.10    3.23 ^ _3492_/Y (OAI21X1)
0.06    3.29 v _3495_/Y (NAND3X1)
0.16    3.46 ^ _3496_/Y (NAND2X1)
0.15    3.61 v _3678_/Y (INVX4)
0.11    3.72 ^ _3792_/Y (OAI21X1)
0.00    3.72 ^ _4353_/D (DFFPOSX1)
3.72   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4353_/CLK (DFFPOSX1)
-0.38   20.06   library setup time
20.06   data required time
---------------------------------------------------------
20.06   data required time
-3.72   data arrival time
---------------------------------------------------------
16.34   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4337_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4424_/CLK (DFFPOSX1)
0.33    0.77 v _4424_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert104/Y (BUFX2)
0.25    1.30 ^ _2162_/Y (NAND2X1)
0.22    1.52 v _2168_/Y (OAI21X1)
0.23    1.74 ^ _2178_/Y (NAND3X1)
0.19    1.93 v _2181_/Y (NAND2X1)
0.31    2.24 ^ _2215_/Y (AOI21X1)
0.13    2.37 v _2221_/Y (OAI21X1)
0.15    2.52 ^ _2227_/Y (XOR2X1)
0.06    2.58 v _3215_/Y (NAND3X1)
0.18    2.76 v _3217_/Y (AND2X2)
0.09    2.85 ^ _3218_/Y (NAND3X1)
0.12    2.98 v _3223_/Y (NOR2X1)
0.09    3.07 ^ _3224_/Y (NAND3X1)
0.07    3.13 v _3491_/Y (INVX1)
0.10    3.23 ^ _3492_/Y (OAI21X1)
0.06    3.29 v _3495_/Y (NAND3X1)
0.16    3.46 ^ _3496_/Y (NAND2X1)
0.15    3.61 v _3678_/Y (INVX4)
0.11    3.72 ^ _3892_/Y (AOI21X1)
0.00    3.72 ^ _4337_/D (DFFPOSX1)
3.72   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4337_/CLK (DFFPOSX1)
-0.38   20.06   library setup time
20.06   data required time
---------------------------------------------------------
20.06   data required time
-3.72   data arrival time
---------------------------------------------------------
16.34   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4385_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4424_/CLK (DFFPOSX1)
0.33    0.77 v _4424_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert104/Y (BUFX2)
0.25    1.30 ^ _2162_/Y (NAND2X1)
0.22    1.52 v _2168_/Y (OAI21X1)
0.23    1.74 ^ _2178_/Y (NAND3X1)
0.19    1.93 v _2181_/Y (NAND2X1)
0.31    2.24 ^ _2215_/Y (AOI21X1)
0.13    2.37 v _2221_/Y (OAI21X1)
0.15    2.52 ^ _2227_/Y (XOR2X1)
0.06    2.58 v _3215_/Y (NAND3X1)
0.18    2.76 v _3217_/Y (AND2X2)
0.09    2.85 ^ _3218_/Y (NAND3X1)
0.12    2.98 v _3223_/Y (NOR2X1)
0.09    3.07 ^ _3224_/Y (NAND3X1)
0.07    3.13 v _3491_/Y (INVX1)
0.10    3.23 ^ _3492_/Y (OAI21X1)
0.06    3.29 v _3495_/Y (NAND3X1)
0.16    3.46 ^ _3496_/Y (NAND2X1)
0.15    3.61 v _3678_/Y (INVX4)
0.11    3.72 ^ _3825_/Y (AOI21X1)
0.00    3.72 ^ _4385_/D (DFFPOSX1)
3.72   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4385_/CLK (DFFPOSX1)
-0.38   20.06   library setup time
20.06   data required time
---------------------------------------------------------
20.06   data required time
-3.72   data arrival time
---------------------------------------------------------
16.34   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4401_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4424_/CLK (DFFPOSX1)
0.33    0.77 v _4424_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert104/Y (BUFX2)
0.25    1.30 ^ _2162_/Y (NAND2X1)
0.22    1.52 v _2168_/Y (OAI21X1)
0.23    1.74 ^ _2178_/Y (NAND3X1)
0.19    1.93 v _2181_/Y (NAND2X1)
0.31    2.24 ^ _2215_/Y (AOI21X1)
0.13    2.37 v _2221_/Y (OAI21X1)
0.15    2.52 ^ _2227_/Y (XOR2X1)
0.06    2.58 v _3215_/Y (NAND3X1)
0.18    2.76 v _3217_/Y (AND2X2)
0.09    2.85 ^ _3218_/Y (NAND3X1)
0.12    2.98 v _3223_/Y (NOR2X1)
0.09    3.07 ^ _3224_/Y (NAND3X1)
0.07    3.13 v _3491_/Y (INVX1)
0.10    3.23 ^ _3492_/Y (OAI21X1)
0.06    3.29 v _3495_/Y (NAND3X1)
0.16    3.46 ^ _3496_/Y (NAND2X1)
0.15    3.61 v _3678_/Y (INVX4)
0.11    3.72 ^ _3680_/Y (AOI21X1)
0.00    3.72 ^ _4401_/D (DFFPOSX1)
3.72   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4401_/CLK (DFFPOSX1)
-0.38   20.06   library setup time
20.06   data required time
---------------------------------------------------------
20.06   data required time
-3.72   data arrival time
---------------------------------------------------------
16.34   slack (MET)


Startpoint: _4424_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4417_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.44    0.44   clock network delay (propagated)
0.00    0.44 ^ _4424_/CLK (DFFPOSX1)
0.33    0.77 v _4424_/Q (DFFPOSX1)
0.27    1.05 v BUFX2_insert104/Y (BUFX2)
0.25    1.30 ^ _2162_/Y (NAND2X1)
0.22    1.52 v _2168_/Y (OAI21X1)
0.23    1.74 ^ _2178_/Y (NAND3X1)
0.19    1.93 v _2181_/Y (NAND2X1)
0.31    2.24 ^ _2215_/Y (AOI21X1)
0.13    2.37 v _2221_/Y (OAI21X1)
0.15    2.52 ^ _2227_/Y (XOR2X1)
0.06    2.58 v _3215_/Y (NAND3X1)
0.18    2.76 v _3217_/Y (AND2X2)
0.09    2.85 ^ _3218_/Y (NAND3X1)
0.12    2.98 v _3223_/Y (NOR2X1)
0.09    3.07 ^ _3224_/Y (NAND3X1)
0.07    3.13 v _3491_/Y (INVX1)
0.10    3.23 ^ _3492_/Y (OAI21X1)
0.06    3.29 v _3495_/Y (NAND3X1)
0.16    3.46 ^ _3496_/Y (NAND2X1)
0.15    3.61 v _3678_/Y (INVX4)
0.11    3.72 ^ _4283_/Y (AOI21X1)
0.00    3.72 ^ _4417_/D (DFFPOSX1)
3.72   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4417_/CLK (DFFPOSX1)
-0.38   20.06   library setup time
20.06   data required time
---------------------------------------------------------
20.06   data required time
-3.72   data arrival time
---------------------------------------------------------
16.34   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4365_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _3097_/Y (OAI22X1)
0.12    2.85 v _3101_/Y (NOR2X1)
0.15    2.99 ^ _3120_/Y (NAND3X1)
0.07    3.06 v _3463_/Y (INVX1)
0.10    3.16 ^ _3464_/Y (OAI21X1)
0.06    3.22 v _3467_/Y (NAND3X1)
0.16    3.39 ^ _3468_/Y (NAND2X1)
0.15    3.54 v _3666_/Y (INVX4)
0.11    3.65 ^ _3717_/Y (OAI21X1)
0.00    3.65 ^ _4365_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4365_/CLK (DFFPOSX1)
-0.41   20.03   library setup time
20.03   data required time
---------------------------------------------------------
20.03   data required time
-3.65   data arrival time
---------------------------------------------------------
16.38   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4368_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _3175_/Y (OAI22X1)
0.12    2.85 v _3179_/Y (NOR2X1)
0.15    2.99 ^ _3198_/Y (NAND3X1)
0.07    3.06 v _3484_/Y (INVX1)
0.10    3.16 ^ _3485_/Y (OAI21X1)
0.06    3.22 v _3488_/Y (NAND3X1)
0.16    3.39 ^ _3489_/Y (NAND2X1)
0.15    3.54 v _3675_/Y (INVX4)
0.11    3.65 ^ _3723_/Y (OAI21X1)
0.00    3.65 ^ _4368_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4368_/CLK (DFFPOSX1)
-0.41   20.03   library setup time
20.03   data required time
---------------------------------------------------------
20.03   data required time
-3.65   data arrival time
---------------------------------------------------------
16.38   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4361_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _2993_/Y (OAI22X1)
0.12    2.85 v _2997_/Y (NOR2X1)
0.15    2.99 ^ _3016_/Y (NAND3X1)
0.07    3.06 v _3435_/Y (INVX1)
0.10    3.16 ^ _3436_/Y (OAI21X1)
0.06    3.22 v _3439_/Y (NAND3X1)
0.16    3.39 ^ _3440_/Y (NAND2X1)
0.15    3.54 v _3654_/Y (INVX4)
0.11    3.65 ^ _3709_/Y (OAI21X1)
0.00    3.65 ^ _4361_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4361_/CLK (DFFPOSX1)
-0.42   20.04   library setup time
20.04   data required time
---------------------------------------------------------
20.04   data required time
-3.65   data arrival time
---------------------------------------------------------
16.39   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4366_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _3123_/Y (OAI22X1)
0.12    2.85 v _3127_/Y (NOR2X1)
0.15    2.99 ^ _3146_/Y (NAND3X1)
0.07    3.06 v _3470_/Y (INVX1)
0.10    3.16 ^ _3471_/Y (OAI21X1)
0.06    3.22 v _3474_/Y (NAND3X1)
0.16    3.39 ^ _3475_/Y (NAND2X1)
0.15    3.54 v _3669_/Y (INVX4)
0.11    3.65 ^ _3719_/Y (OAI21X1)
0.00    3.65 ^ _4366_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4366_/CLK (DFFPOSX1)
-0.42   20.04   library setup time
20.04   data required time
---------------------------------------------------------
20.04   data required time
-3.65   data arrival time
---------------------------------------------------------
16.39   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4360_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _2950_/Y (OAI22X1)
0.12    2.85 v _2957_/Y (NOR2X1)
0.15    2.99 ^ _2990_/Y (NAND3X1)
0.07    3.06 v _3424_/Y (INVX1)
0.10    3.16 ^ _3427_/Y (OAI21X1)
0.06    3.22 v _3432_/Y (NAND3X1)
0.16    3.39 ^ _3433_/Y (NAND2X1)
0.15    3.54 v _3647_/Y (INVX4)
0.11    3.65 ^ _3707_/Y (OAI21X1)
0.00    3.65 ^ _4360_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4360_/CLK (DFFPOSX1)
-0.42   20.04   library setup time
20.04   data required time
---------------------------------------------------------
20.04   data required time
-3.65   data arrival time
---------------------------------------------------------
16.39   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4362_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _3019_/Y (OAI22X1)
0.12    2.85 v _3023_/Y (NOR2X1)
0.15    2.99 ^ _3042_/Y (NAND3X1)
0.07    3.06 v _3442_/Y (INVX1)
0.10    3.16 ^ _3443_/Y (OAI21X1)
0.06    3.22 v _3446_/Y (NAND3X1)
0.16    3.39 ^ _3447_/Y (NAND2X1)
0.15    3.54 v _3657_/Y (INVX4)
0.11    3.65 ^ _3711_/Y (OAI21X1)
0.00    3.65 ^ _4362_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4362_/CLK (DFFPOSX1)
-0.42   20.04   library setup time
20.04   data required time
---------------------------------------------------------
20.04   data required time
-3.65   data arrival time
---------------------------------------------------------
16.39   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4363_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _3045_/Y (OAI22X1)
0.12    2.85 v _3049_/Y (NOR2X1)
0.15    2.99 ^ _3068_/Y (NAND3X1)
0.07    3.06 v _3449_/Y (INVX1)
0.10    3.16 ^ _3450_/Y (OAI21X1)
0.06    3.22 v _3453_/Y (NAND3X1)
0.16    3.39 ^ _3454_/Y (NAND2X1)
0.15    3.54 v _3660_/Y (INVX4)
0.11    3.65 ^ _3713_/Y (OAI21X1)
0.00    3.65 ^ _4363_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4363_/CLK (DFFPOSX1)
-0.42   20.04   library setup time
20.04   data required time
---------------------------------------------------------
20.04   data required time
-3.65   data arrival time
---------------------------------------------------------
16.39   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4364_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _3071_/Y (OAI22X1)
0.12    2.85 v _3075_/Y (NOR2X1)
0.15    2.99 ^ _3094_/Y (NAND3X1)
0.07    3.06 v _3456_/Y (INVX1)
0.10    3.16 ^ _3457_/Y (OAI21X1)
0.06    3.22 v _3460_/Y (NAND3X1)
0.16    3.39 ^ _3461_/Y (NAND2X1)
0.15    3.54 v _3663_/Y (INVX4)
0.11    3.65 ^ _3715_/Y (OAI21X1)
0.00    3.65 ^ _4364_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4364_/CLK (DFFPOSX1)
-0.42   20.04   library setup time
20.04   data required time
---------------------------------------------------------
20.04   data required time
-3.65   data arrival time
---------------------------------------------------------
16.39   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4297_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _2993_/Y (OAI22X1)
0.12    2.85 v _2997_/Y (NOR2X1)
0.15    2.99 ^ _3016_/Y (NAND3X1)
0.07    3.06 v _3435_/Y (INVX1)
0.10    3.16 ^ _3436_/Y (OAI21X1)
0.06    3.22 v _3439_/Y (NAND3X1)
0.16    3.39 ^ _3440_/Y (NAND2X1)
0.15    3.54 v _3654_/Y (INVX4)
0.11    3.65 ^ _3843_/Y (OAI21X1)
0.00    3.65 ^ _4297_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4297_/CLK (DFFPOSX1)
-0.38   20.06   library setup time
20.06   data required time
---------------------------------------------------------
20.06   data required time
-3.65   data arrival time
---------------------------------------------------------
16.41   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4296_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _2950_/Y (OAI22X1)
0.12    2.85 v _2957_/Y (NOR2X1)
0.15    2.99 ^ _2990_/Y (NAND3X1)
0.07    3.06 v _3424_/Y (INVX1)
0.10    3.16 ^ _3427_/Y (OAI21X1)
0.06    3.22 v _3432_/Y (NAND3X1)
0.16    3.39 ^ _3433_/Y (NAND2X1)
0.15    3.54 v _3647_/Y (INVX4)
0.11    3.65 ^ _3841_/Y (OAI21X1)
0.00    3.65 ^ _4296_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4296_/CLK (DFFPOSX1)
-0.38   20.06   library setup time
20.06   data required time
---------------------------------------------------------
20.06   data required time
-3.65   data arrival time
---------------------------------------------------------
16.41   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4314_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _3019_/Y (OAI22X1)
0.12    2.85 v _3023_/Y (NOR2X1)
0.15    2.99 ^ _3042_/Y (NAND3X1)
0.07    3.06 v _3442_/Y (INVX1)
0.10    3.16 ^ _3443_/Y (OAI21X1)
0.06    3.22 v _3446_/Y (NAND3X1)
0.16    3.39 ^ _3447_/Y (NAND2X1)
0.15    3.54 v _3657_/Y (INVX4)
0.11    3.65 ^ _3744_/Y (OAI21X1)
0.00    3.65 ^ _4314_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4314_/CLK (DFFPOSX1)
-0.38   20.06   library setup time
20.06   data required time
---------------------------------------------------------
20.06   data required time
-3.65   data arrival time
---------------------------------------------------------
16.41   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4317_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _3097_/Y (OAI22X1)
0.12    2.85 v _3101_/Y (NOR2X1)
0.15    2.99 ^ _3120_/Y (NAND3X1)
0.07    3.06 v _3463_/Y (INVX1)
0.10    3.16 ^ _3464_/Y (OAI21X1)
0.06    3.22 v _3467_/Y (NAND3X1)
0.16    3.39 ^ _3468_/Y (NAND2X1)
0.15    3.54 v _3666_/Y (INVX4)
0.11    3.65 ^ _3750_/Y (OAI21X1)
0.00    3.65 ^ _4317_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4317_/CLK (DFFPOSX1)
-0.38   20.06   library setup time
20.06   data required time
---------------------------------------------------------
20.06   data required time
-3.65   data arrival time
---------------------------------------------------------
16.41   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4349_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _3097_/Y (OAI22X1)
0.12    2.85 v _3101_/Y (NOR2X1)
0.15    2.99 ^ _3120_/Y (NAND3X1)
0.07    3.06 v _3463_/Y (INVX1)
0.10    3.16 ^ _3464_/Y (OAI21X1)
0.06    3.22 v _3467_/Y (NAND3X1)
0.16    3.39 ^ _3468_/Y (NAND2X1)
0.15    3.54 v _3666_/Y (INVX4)
0.11    3.65 ^ _3784_/Y (OAI21X1)
0.00    3.65 ^ _4349_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4349_/CLK (DFFPOSX1)
-0.38   20.06   library setup time
20.06   data required time
---------------------------------------------------------
20.06   data required time
-3.65   data arrival time
---------------------------------------------------------
16.41   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4348_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _3071_/Y (OAI22X1)
0.12    2.85 v _3075_/Y (NOR2X1)
0.15    2.99 ^ _3094_/Y (NAND3X1)
0.07    3.06 v _3456_/Y (INVX1)
0.10    3.16 ^ _3457_/Y (OAI21X1)
0.06    3.22 v _3460_/Y (NAND3X1)
0.16    3.39 ^ _3461_/Y (NAND2X1)
0.15    3.54 v _3663_/Y (INVX4)
0.11    3.65 ^ _3782_/Y (OAI21X1)
0.00    3.65 ^ _4348_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4348_/CLK (DFFPOSX1)
-0.38   20.06   library setup time
20.06   data required time
---------------------------------------------------------
20.06   data required time
-3.65   data arrival time
---------------------------------------------------------
16.41   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4350_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _3123_/Y (OAI22X1)
0.12    2.85 v _3127_/Y (NOR2X1)
0.15    2.99 ^ _3146_/Y (NAND3X1)
0.07    3.06 v _3470_/Y (INVX1)
0.10    3.16 ^ _3471_/Y (OAI21X1)
0.06    3.22 v _3474_/Y (NAND3X1)
0.16    3.39 ^ _3475_/Y (NAND2X1)
0.15    3.54 v _3669_/Y (INVX4)
0.11    3.65 ^ _3786_/Y (OAI21X1)
0.00    3.65 ^ _4350_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4350_/CLK (DFFPOSX1)
-0.38   20.06   library setup time
20.06   data required time
---------------------------------------------------------
20.06   data required time
-3.65   data arrival time
---------------------------------------------------------
16.41   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4330_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _3019_/Y (OAI22X1)
0.12    2.85 v _3023_/Y (NOR2X1)
0.15    2.99 ^ _3042_/Y (NAND3X1)
0.07    3.06 v _3442_/Y (INVX1)
0.10    3.16 ^ _3443_/Y (OAI21X1)
0.06    3.22 v _3446_/Y (NAND3X1)
0.16    3.39 ^ _3447_/Y (NAND2X1)
0.15    3.54 v _3657_/Y (INVX4)
0.11    3.65 ^ _3878_/Y (AOI21X1)
0.00    3.65 ^ _4330_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4330_/CLK (DFFPOSX1)
-0.38   20.06   library setup time
20.06   data required time
---------------------------------------------------------
20.06   data required time
-3.65   data arrival time
---------------------------------------------------------
16.41   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4381_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _3097_/Y (OAI22X1)
0.12    2.85 v _3101_/Y (NOR2X1)
0.15    2.99 ^ _3120_/Y (NAND3X1)
0.07    3.06 v _3463_/Y (INVX1)
0.10    3.16 ^ _3464_/Y (OAI21X1)
0.06    3.22 v _3467_/Y (NAND3X1)
0.16    3.39 ^ _3468_/Y (NAND2X1)
0.15    3.54 v _3666_/Y (INVX4)
0.11    3.65 ^ _3817_/Y (AOI21X1)
0.00    3.65 ^ _4381_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4381_/CLK (DFFPOSX1)
-0.38   20.06   library setup time
20.06   data required time
---------------------------------------------------------
20.06   data required time
-3.65   data arrival time
---------------------------------------------------------
16.41   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4400_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _3175_/Y (OAI22X1)
0.12    2.85 v _3179_/Y (NOR2X1)
0.15    2.99 ^ _3198_/Y (NAND3X1)
0.07    3.06 v _3484_/Y (INVX1)
0.10    3.16 ^ _3485_/Y (OAI21X1)
0.06    3.22 v _3488_/Y (NAND3X1)
0.16    3.39 ^ _3489_/Y (NAND2X1)
0.15    3.54 v _3675_/Y (INVX4)
0.11    3.65 ^ _3677_/Y (AOI21X1)
0.00    3.65 ^ _4400_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4400_/CLK (DFFPOSX1)
-0.38   20.06   library setup time
20.06   data required time
---------------------------------------------------------
20.06   data required time
-3.65   data arrival time
---------------------------------------------------------
16.41   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4413_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _3097_/Y (OAI22X1)
0.12    2.85 v _3101_/Y (NOR2X1)
0.15    2.99 ^ _3120_/Y (NAND3X1)
0.07    3.06 v _3463_/Y (INVX1)
0.10    3.16 ^ _3464_/Y (OAI21X1)
0.06    3.22 v _3467_/Y (NAND3X1)
0.16    3.39 ^ _3468_/Y (NAND2X1)
0.15    3.54 v _3666_/Y (INVX4)
0.11    3.65 ^ _4275_/Y (AOI21X1)
0.00    3.65 ^ _4413_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4413_/CLK (DFFPOSX1)
-0.38   20.06   library setup time
20.06   data required time
---------------------------------------------------------
20.06   data required time
-3.65   data arrival time
---------------------------------------------------------
16.41   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4380_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _3071_/Y (OAI22X1)
0.12    2.85 v _3075_/Y (NOR2X1)
0.15    2.99 ^ _3094_/Y (NAND3X1)
0.07    3.06 v _3456_/Y (INVX1)
0.10    3.16 ^ _3457_/Y (OAI21X1)
0.06    3.22 v _3460_/Y (NAND3X1)
0.16    3.39 ^ _3461_/Y (NAND2X1)
0.15    3.54 v _3663_/Y (INVX4)
0.11    3.65 ^ _3815_/Y (AOI21X1)
0.00    3.65 ^ _4380_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4380_/CLK (DFFPOSX1)
-0.38   20.06   library setup time
20.06   data required time
---------------------------------------------------------
20.06   data required time
-3.65   data arrival time
---------------------------------------------------------
16.41   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4382_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _3123_/Y (OAI22X1)
0.12    2.85 v _3127_/Y (NOR2X1)
0.15    2.99 ^ _3146_/Y (NAND3X1)
0.07    3.06 v _3470_/Y (INVX1)
0.10    3.16 ^ _3471_/Y (OAI21X1)
0.06    3.22 v _3474_/Y (NAND3X1)
0.16    3.39 ^ _3475_/Y (NAND2X1)
0.15    3.54 v _3669_/Y (INVX4)
0.11    3.65 ^ _3819_/Y (AOI21X1)
0.00    3.65 ^ _4382_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4382_/CLK (DFFPOSX1)
-0.38   20.06   library setup time
20.06   data required time
---------------------------------------------------------
20.06   data required time
-3.65   data arrival time
---------------------------------------------------------
16.41   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4397_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _3097_/Y (OAI22X1)
0.12    2.85 v _3101_/Y (NOR2X1)
0.15    2.99 ^ _3120_/Y (NAND3X1)
0.07    3.06 v _3463_/Y (INVX1)
0.10    3.16 ^ _3464_/Y (OAI21X1)
0.06    3.22 v _3467_/Y (NAND3X1)
0.16    3.39 ^ _3468_/Y (NAND2X1)
0.15    3.54 v _3666_/Y (INVX4)
0.11    3.65 ^ _3668_/Y (AOI21X1)
0.00    3.65 ^ _4397_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4397_/CLK (DFFPOSX1)
-0.38   20.06   library setup time
20.06   data required time
---------------------------------------------------------
20.06   data required time
-3.65   data arrival time
---------------------------------------------------------
16.41   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4328_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _2950_/Y (OAI22X1)
0.12    2.85 v _2957_/Y (NOR2X1)
0.15    2.99 ^ _2990_/Y (NAND3X1)
0.07    3.06 v _3424_/Y (INVX1)
0.10    3.16 ^ _3427_/Y (OAI21X1)
0.06    3.22 v _3432_/Y (NAND3X1)
0.16    3.39 ^ _3433_/Y (NAND2X1)
0.15    3.54 v _3647_/Y (INVX4)
0.11    3.65 ^ _3874_/Y (AOI21X1)
0.00    3.65 ^ _4328_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4328_/CLK (DFFPOSX1)
-0.38   20.06   library setup time
20.06   data required time
---------------------------------------------------------
20.06   data required time
-3.65   data arrival time
---------------------------------------------------------
16.41   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4378_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _3019_/Y (OAI22X1)
0.12    2.85 v _3023_/Y (NOR2X1)
0.15    2.99 ^ _3042_/Y (NAND3X1)
0.07    3.06 v _3442_/Y (INVX1)
0.10    3.16 ^ _3443_/Y (OAI21X1)
0.06    3.22 v _3446_/Y (NAND3X1)
0.16    3.39 ^ _3447_/Y (NAND2X1)
0.15    3.54 v _3657_/Y (INVX4)
0.11    3.65 ^ _3811_/Y (AOI21X1)
0.00    3.65 ^ _4378_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4378_/CLK (DFFPOSX1)
-0.38   20.06   library setup time
20.06   data required time
---------------------------------------------------------
20.06   data required time
-3.65   data arrival time
---------------------------------------------------------
16.41   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4384_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _3175_/Y (OAI22X1)
0.12    2.85 v _3179_/Y (NOR2X1)
0.15    2.99 ^ _3198_/Y (NAND3X1)
0.07    3.06 v _3484_/Y (INVX1)
0.10    3.16 ^ _3485_/Y (OAI21X1)
0.06    3.22 v _3488_/Y (NAND3X1)
0.16    3.39 ^ _3489_/Y (NAND2X1)
0.15    3.54 v _3675_/Y (INVX4)
0.11    3.65 ^ _3823_/Y (AOI21X1)
0.00    3.65 ^ _4384_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4384_/CLK (DFFPOSX1)
-0.38   20.06   library setup time
20.06   data required time
---------------------------------------------------------
20.06   data required time
-3.65   data arrival time
---------------------------------------------------------
16.41   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4336_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _3175_/Y (OAI22X1)
0.12    2.85 v _3179_/Y (NOR2X1)
0.15    2.99 ^ _3198_/Y (NAND3X1)
0.07    3.06 v _3484_/Y (INVX1)
0.10    3.16 ^ _3485_/Y (OAI21X1)
0.06    3.22 v _3488_/Y (NAND3X1)
0.16    3.39 ^ _3489_/Y (NAND2X1)
0.15    3.54 v _3675_/Y (INVX4)
0.11    3.65 ^ _3890_/Y (AOI21X1)
0.00    3.65 ^ _4336_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4336_/CLK (DFFPOSX1)
-0.38   20.06   library setup time
20.06   data required time
---------------------------------------------------------
20.06   data required time
-3.65   data arrival time
---------------------------------------------------------
16.41   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4379_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _3045_/Y (OAI22X1)
0.12    2.85 v _3049_/Y (NOR2X1)
0.15    2.99 ^ _3068_/Y (NAND3X1)
0.07    3.06 v _3449_/Y (INVX1)
0.10    3.16 ^ _3450_/Y (OAI21X1)
0.06    3.22 v _3453_/Y (NAND3X1)
0.16    3.39 ^ _3454_/Y (NAND2X1)
0.15    3.54 v _3660_/Y (INVX4)
0.11    3.65 ^ _3813_/Y (AOI21X1)
0.00    3.65 ^ _4379_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4379_/CLK (DFFPOSX1)
-0.38   20.06   library setup time
20.06   data required time
---------------------------------------------------------
20.06   data required time
-3.65   data arrival time
---------------------------------------------------------
16.41   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4313_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _2993_/Y (OAI22X1)
0.12    2.85 v _2997_/Y (NOR2X1)
0.15    2.99 ^ _3016_/Y (NAND3X1)
0.07    3.06 v _3435_/Y (INVX1)
0.10    3.16 ^ _3436_/Y (OAI21X1)
0.06    3.22 v _3439_/Y (NAND3X1)
0.16    3.39 ^ _3440_/Y (NAND2X1)
0.15    3.54 v _3654_/Y (INVX4)
0.11    3.65 ^ _3742_/Y (OAI21X1)
0.00    3.65 ^ _4313_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4313_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-3.65   data arrival time
---------------------------------------------------------
16.42   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4312_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _2950_/Y (OAI22X1)
0.12    2.85 v _2957_/Y (NOR2X1)
0.15    2.99 ^ _2990_/Y (NAND3X1)
0.07    3.06 v _3424_/Y (INVX1)
0.10    3.16 ^ _3427_/Y (OAI21X1)
0.06    3.22 v _3432_/Y (NAND3X1)
0.16    3.39 ^ _3433_/Y (NAND2X1)
0.15    3.54 v _3647_/Y (INVX4)
0.11    3.65 ^ _3740_/Y (OAI21X1)
0.00    3.65 ^ _4312_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4312_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-3.65   data arrival time
---------------------------------------------------------
16.42   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4318_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _3123_/Y (OAI22X1)
0.12    2.85 v _3127_/Y (NOR2X1)
0.15    2.99 ^ _3146_/Y (NAND3X1)
0.07    3.06 v _3470_/Y (INVX1)
0.10    3.16 ^ _3471_/Y (OAI21X1)
0.06    3.22 v _3474_/Y (NAND3X1)
0.16    3.39 ^ _3475_/Y (NAND2X1)
0.15    3.54 v _3669_/Y (INVX4)
0.11    3.65 ^ _3752_/Y (OAI21X1)
0.00    3.65 ^ _4318_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4318_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-3.65   data arrival time
---------------------------------------------------------
16.42   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4315_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _3045_/Y (OAI22X1)
0.12    2.85 v _3049_/Y (NOR2X1)
0.15    2.99 ^ _3068_/Y (NAND3X1)
0.07    3.06 v _3449_/Y (INVX1)
0.10    3.16 ^ _3450_/Y (OAI21X1)
0.06    3.22 v _3453_/Y (NAND3X1)
0.16    3.39 ^ _3454_/Y (NAND2X1)
0.15    3.54 v _3660_/Y (INVX4)
0.11    3.65 ^ _3746_/Y (OAI21X1)
0.00    3.65 ^ _4315_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4315_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-3.65   data arrival time
---------------------------------------------------------
16.42   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4299_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _3045_/Y (OAI22X1)
0.12    2.85 v _3049_/Y (NOR2X1)
0.15    2.99 ^ _3068_/Y (NAND3X1)
0.07    3.06 v _3449_/Y (INVX1)
0.10    3.16 ^ _3450_/Y (OAI21X1)
0.06    3.22 v _3453_/Y (NAND3X1)
0.16    3.39 ^ _3454_/Y (NAND2X1)
0.15    3.54 v _3660_/Y (INVX4)
0.11    3.65 ^ _3847_/Y (OAI21X1)
0.00    3.65 ^ _4299_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4299_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-3.65   data arrival time
---------------------------------------------------------
16.42   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4302_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _3123_/Y (OAI22X1)
0.12    2.85 v _3127_/Y (NOR2X1)
0.15    2.99 ^ _3146_/Y (NAND3X1)
0.07    3.06 v _3470_/Y (INVX1)
0.10    3.16 ^ _3471_/Y (OAI21X1)
0.06    3.22 v _3474_/Y (NAND3X1)
0.16    3.39 ^ _3475_/Y (NAND2X1)
0.15    3.54 v _3669_/Y (INVX4)
0.11    3.65 ^ _3853_/Y (OAI21X1)
0.00    3.65 ^ _4302_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4302_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-3.65   data arrival time
---------------------------------------------------------
16.42   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4345_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _2993_/Y (OAI22X1)
0.12    2.85 v _2997_/Y (NOR2X1)
0.15    2.99 ^ _3016_/Y (NAND3X1)
0.07    3.06 v _3435_/Y (INVX1)
0.10    3.16 ^ _3436_/Y (OAI21X1)
0.06    3.22 v _3439_/Y (NAND3X1)
0.16    3.39 ^ _3440_/Y (NAND2X1)
0.15    3.54 v _3654_/Y (INVX4)
0.11    3.65 ^ _3776_/Y (OAI21X1)
0.00    3.65 ^ _4345_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4345_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-3.65   data arrival time
---------------------------------------------------------
16.42   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4344_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _2950_/Y (OAI22X1)
0.12    2.85 v _2957_/Y (NOR2X1)
0.15    2.99 ^ _2990_/Y (NAND3X1)
0.07    3.06 v _3424_/Y (INVX1)
0.10    3.16 ^ _3427_/Y (OAI21X1)
0.06    3.22 v _3432_/Y (NAND3X1)
0.16    3.39 ^ _3433_/Y (NAND2X1)
0.15    3.54 v _3647_/Y (INVX4)
0.11    3.65 ^ _3774_/Y (OAI21X1)
0.00    3.65 ^ _4344_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4344_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-3.65   data arrival time
---------------------------------------------------------
16.42   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4301_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _3097_/Y (OAI22X1)
0.12    2.85 v _3101_/Y (NOR2X1)
0.15    2.99 ^ _3120_/Y (NAND3X1)
0.07    3.06 v _3463_/Y (INVX1)
0.10    3.16 ^ _3464_/Y (OAI21X1)
0.06    3.22 v _3467_/Y (NAND3X1)
0.16    3.39 ^ _3468_/Y (NAND2X1)
0.15    3.54 v _3666_/Y (INVX4)
0.11    3.65 ^ _3851_/Y (OAI21X1)
0.00    3.65 ^ _4301_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4301_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-3.65   data arrival time
---------------------------------------------------------
16.42   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4300_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _3071_/Y (OAI22X1)
0.12    2.85 v _3075_/Y (NOR2X1)
0.15    2.99 ^ _3094_/Y (NAND3X1)
0.07    3.06 v _3456_/Y (INVX1)
0.10    3.16 ^ _3457_/Y (OAI21X1)
0.06    3.22 v _3460_/Y (NAND3X1)
0.16    3.39 ^ _3461_/Y (NAND2X1)
0.15    3.54 v _3663_/Y (INVX4)
0.11    3.65 ^ _3849_/Y (OAI21X1)
0.00    3.65 ^ _4300_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4300_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-3.65   data arrival time
---------------------------------------------------------
16.42   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4347_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _3045_/Y (OAI22X1)
0.12    2.85 v _3049_/Y (NOR2X1)
0.15    2.99 ^ _3068_/Y (NAND3X1)
0.07    3.06 v _3449_/Y (INVX1)
0.10    3.16 ^ _3450_/Y (OAI21X1)
0.06    3.22 v _3453_/Y (NAND3X1)
0.16    3.39 ^ _3454_/Y (NAND2X1)
0.15    3.54 v _3660_/Y (INVX4)
0.11    3.65 ^ _3780_/Y (OAI21X1)
0.00    3.65 ^ _4347_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4347_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-3.65   data arrival time
---------------------------------------------------------
16.42   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4346_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _3019_/Y (OAI22X1)
0.12    2.85 v _3023_/Y (NOR2X1)
0.15    2.99 ^ _3042_/Y (NAND3X1)
0.07    3.06 v _3442_/Y (INVX1)
0.10    3.16 ^ _3443_/Y (OAI21X1)
0.06    3.22 v _3446_/Y (NAND3X1)
0.16    3.39 ^ _3447_/Y (NAND2X1)
0.15    3.54 v _3657_/Y (INVX4)
0.11    3.65 ^ _3778_/Y (OAI21X1)
0.00    3.65 ^ _4346_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4346_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-3.65   data arrival time
---------------------------------------------------------
16.42   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4298_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _3019_/Y (OAI22X1)
0.12    2.85 v _3023_/Y (NOR2X1)
0.15    2.99 ^ _3042_/Y (NAND3X1)
0.07    3.06 v _3442_/Y (INVX1)
0.10    3.16 ^ _3443_/Y (OAI21X1)
0.06    3.22 v _3446_/Y (NAND3X1)
0.16    3.39 ^ _3447_/Y (NAND2X1)
0.15    3.54 v _3657_/Y (INVX4)
0.11    3.65 ^ _3845_/Y (OAI21X1)
0.00    3.65 ^ _4298_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4298_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-3.65   data arrival time
---------------------------------------------------------
16.42   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4316_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _3071_/Y (OAI22X1)
0.12    2.85 v _3075_/Y (NOR2X1)
0.15    2.99 ^ _3094_/Y (NAND3X1)
0.07    3.06 v _3456_/Y (INVX1)
0.10    3.16 ^ _3457_/Y (OAI21X1)
0.06    3.22 v _3460_/Y (NAND3X1)
0.16    3.39 ^ _3461_/Y (NAND2X1)
0.15    3.54 v _3663_/Y (INVX4)
0.11    3.65 ^ _3748_/Y (OAI21X1)
0.00    3.65 ^ _4316_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4316_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-3.65   data arrival time
---------------------------------------------------------
16.42   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4304_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _3175_/Y (OAI22X1)
0.12    2.85 v _3179_/Y (NOR2X1)
0.15    2.99 ^ _3198_/Y (NAND3X1)
0.07    3.06 v _3484_/Y (INVX1)
0.10    3.16 ^ _3485_/Y (OAI21X1)
0.06    3.22 v _3488_/Y (NAND3X1)
0.16    3.39 ^ _3489_/Y (NAND2X1)
0.15    3.54 v _3675_/Y (INVX4)
0.11    3.65 ^ _3857_/Y (OAI21X1)
0.00    3.65 ^ _4304_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4304_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-3.65   data arrival time
---------------------------------------------------------
16.42   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4320_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _3175_/Y (OAI22X1)
0.12    2.85 v _3179_/Y (NOR2X1)
0.15    2.99 ^ _3198_/Y (NAND3X1)
0.07    3.06 v _3484_/Y (INVX1)
0.10    3.16 ^ _3485_/Y (OAI21X1)
0.06    3.22 v _3488_/Y (NAND3X1)
0.16    3.39 ^ _3489_/Y (NAND2X1)
0.15    3.54 v _3675_/Y (INVX4)
0.11    3.65 ^ _3756_/Y (OAI21X1)
0.00    3.65 ^ _4320_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4320_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-3.65   data arrival time
---------------------------------------------------------
16.42   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4352_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _3175_/Y (OAI22X1)
0.12    2.85 v _3179_/Y (NOR2X1)
0.15    2.99 ^ _3198_/Y (NAND3X1)
0.07    3.06 v _3484_/Y (INVX1)
0.10    3.16 ^ _3485_/Y (OAI21X1)
0.06    3.22 v _3488_/Y (NAND3X1)
0.16    3.39 ^ _3489_/Y (NAND2X1)
0.15    3.54 v _3675_/Y (INVX4)
0.11    3.65 ^ _3790_/Y (OAI21X1)
0.00    3.65 ^ _4352_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4352_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-3.65   data arrival time
---------------------------------------------------------
16.42   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4377_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _2993_/Y (OAI22X1)
0.12    2.85 v _2997_/Y (NOR2X1)
0.15    2.99 ^ _3016_/Y (NAND3X1)
0.07    3.06 v _3435_/Y (INVX1)
0.10    3.16 ^ _3436_/Y (OAI21X1)
0.06    3.22 v _3439_/Y (NAND3X1)
0.16    3.39 ^ _3440_/Y (NAND2X1)
0.15    3.54 v _3654_/Y (INVX4)
0.11    3.65 ^ _3809_/Y (AOI21X1)
0.00    3.65 ^ _4377_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4377_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-3.65   data arrival time
---------------------------------------------------------
16.42   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4376_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _2950_/Y (OAI22X1)
0.12    2.85 v _2957_/Y (NOR2X1)
0.15    2.99 ^ _2990_/Y (NAND3X1)
0.07    3.06 v _3424_/Y (INVX1)
0.10    3.16 ^ _3427_/Y (OAI21X1)
0.06    3.22 v _3432_/Y (NAND3X1)
0.16    3.39 ^ _3433_/Y (NAND2X1)
0.15    3.54 v _3647_/Y (INVX4)
0.11    3.65 ^ _3807_/Y (AOI21X1)
0.00    3.65 ^ _4376_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4376_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-3.65   data arrival time
---------------------------------------------------------
16.42   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4408_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _2950_/Y (OAI22X1)
0.12    2.85 v _2957_/Y (NOR2X1)
0.15    2.99 ^ _2990_/Y (NAND3X1)
0.07    3.06 v _3424_/Y (INVX1)
0.10    3.16 ^ _3427_/Y (OAI21X1)
0.06    3.22 v _3432_/Y (NAND3X1)
0.16    3.39 ^ _3433_/Y (NAND2X1)
0.15    3.54 v _3647_/Y (INVX4)
0.11    3.65 ^ _4265_/Y (AOI21X1)
0.00    3.65 ^ _4408_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4408_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-3.65   data arrival time
---------------------------------------------------------
16.42   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4329_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _2993_/Y (OAI22X1)
0.12    2.85 v _2997_/Y (NOR2X1)
0.15    2.99 ^ _3016_/Y (NAND3X1)
0.07    3.06 v _3435_/Y (INVX1)
0.10    3.16 ^ _3436_/Y (OAI21X1)
0.06    3.22 v _3439_/Y (NAND3X1)
0.16    3.39 ^ _3440_/Y (NAND2X1)
0.15    3.54 v _3654_/Y (INVX4)
0.11    3.65 ^ _3876_/Y (AOI21X1)
0.00    3.65 ^ _4329_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4329_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-3.65   data arrival time
---------------------------------------------------------
16.42   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4409_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _2993_/Y (OAI22X1)
0.12    2.85 v _2997_/Y (NOR2X1)
0.15    2.99 ^ _3016_/Y (NAND3X1)
0.07    3.06 v _3435_/Y (INVX1)
0.10    3.16 ^ _3436_/Y (OAI21X1)
0.06    3.22 v _3439_/Y (NAND3X1)
0.16    3.39 ^ _3440_/Y (NAND2X1)
0.15    3.54 v _3654_/Y (INVX4)
0.11    3.65 ^ _4267_/Y (AOI21X1)
0.00    3.65 ^ _4409_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4409_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-3.65   data arrival time
---------------------------------------------------------
16.42   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4393_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _2993_/Y (OAI22X1)
0.12    2.85 v _2997_/Y (NOR2X1)
0.15    2.99 ^ _3016_/Y (NAND3X1)
0.07    3.06 v _3435_/Y (INVX1)
0.10    3.16 ^ _3436_/Y (OAI21X1)
0.06    3.22 v _3439_/Y (NAND3X1)
0.16    3.39 ^ _3440_/Y (NAND2X1)
0.15    3.54 v _3654_/Y (INVX4)
0.11    3.65 ^ _3656_/Y (AOI21X1)
0.00    3.65 ^ _4393_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4393_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-3.65   data arrival time
---------------------------------------------------------
16.42   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4332_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _3071_/Y (OAI22X1)
0.12    2.85 v _3075_/Y (NOR2X1)
0.15    2.99 ^ _3094_/Y (NAND3X1)
0.07    3.06 v _3456_/Y (INVX1)
0.10    3.16 ^ _3457_/Y (OAI21X1)
0.06    3.22 v _3460_/Y (NAND3X1)
0.16    3.39 ^ _3461_/Y (NAND2X1)
0.15    3.54 v _3663_/Y (INVX4)
0.11    3.65 ^ _3882_/Y (AOI21X1)
0.00    3.65 ^ _4332_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4332_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-3.65   data arrival time
---------------------------------------------------------
16.42   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4394_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _3019_/Y (OAI22X1)
0.12    2.85 v _3023_/Y (NOR2X1)
0.15    2.99 ^ _3042_/Y (NAND3X1)
0.07    3.06 v _3442_/Y (INVX1)
0.10    3.16 ^ _3443_/Y (OAI21X1)
0.06    3.22 v _3446_/Y (NAND3X1)
0.16    3.39 ^ _3447_/Y (NAND2X1)
0.15    3.54 v _3657_/Y (INVX4)
0.11    3.65 ^ _3659_/Y (AOI21X1)
0.00    3.65 ^ _4394_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4394_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-3.65   data arrival time
---------------------------------------------------------
16.42   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4414_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _3123_/Y (OAI22X1)
0.12    2.85 v _3127_/Y (NOR2X1)
0.15    2.99 ^ _3146_/Y (NAND3X1)
0.07    3.06 v _3470_/Y (INVX1)
0.10    3.16 ^ _3471_/Y (OAI21X1)
0.06    3.22 v _3474_/Y (NAND3X1)
0.16    3.39 ^ _3475_/Y (NAND2X1)
0.15    3.54 v _3669_/Y (INVX4)
0.11    3.65 ^ _4277_/Y (AOI21X1)
0.00    3.65 ^ _4414_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4414_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-3.65   data arrival time
---------------------------------------------------------
16.42   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4412_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _3071_/Y (OAI22X1)
0.12    2.85 v _3075_/Y (NOR2X1)
0.15    2.99 ^ _3094_/Y (NAND3X1)
0.07    3.06 v _3456_/Y (INVX1)
0.10    3.16 ^ _3457_/Y (OAI21X1)
0.06    3.22 v _3460_/Y (NAND3X1)
0.16    3.39 ^ _3461_/Y (NAND2X1)
0.15    3.54 v _3663_/Y (INVX4)
0.11    3.65 ^ _4273_/Y (AOI21X1)
0.00    3.65 ^ _4412_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4412_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-3.65   data arrival time
---------------------------------------------------------
16.42   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4410_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _3019_/Y (OAI22X1)
0.12    2.85 v _3023_/Y (NOR2X1)
0.15    2.99 ^ _3042_/Y (NAND3X1)
0.07    3.06 v _3442_/Y (INVX1)
0.10    3.16 ^ _3443_/Y (OAI21X1)
0.06    3.22 v _3446_/Y (NAND3X1)
0.16    3.39 ^ _3447_/Y (NAND2X1)
0.15    3.54 v _3657_/Y (INVX4)
0.11    3.65 ^ _4269_/Y (AOI21X1)
0.00    3.65 ^ _4410_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4410_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-3.65   data arrival time
---------------------------------------------------------
16.42   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4333_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _3097_/Y (OAI22X1)
0.12    2.85 v _3101_/Y (NOR2X1)
0.15    2.99 ^ _3120_/Y (NAND3X1)
0.07    3.06 v _3463_/Y (INVX1)
0.10    3.16 ^ _3464_/Y (OAI21X1)
0.06    3.22 v _3467_/Y (NAND3X1)
0.16    3.39 ^ _3468_/Y (NAND2X1)
0.15    3.54 v _3666_/Y (INVX4)
0.11    3.65 ^ _3884_/Y (AOI21X1)
0.00    3.65 ^ _4333_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4333_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-3.65   data arrival time
---------------------------------------------------------
16.42   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4334_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _3123_/Y (OAI22X1)
0.12    2.85 v _3127_/Y (NOR2X1)
0.15    2.99 ^ _3146_/Y (NAND3X1)
0.07    3.06 v _3470_/Y (INVX1)
0.10    3.16 ^ _3471_/Y (OAI21X1)
0.06    3.22 v _3474_/Y (NAND3X1)
0.16    3.39 ^ _3475_/Y (NAND2X1)
0.15    3.54 v _3669_/Y (INVX4)
0.11    3.65 ^ _3886_/Y (AOI21X1)
0.00    3.65 ^ _4334_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4334_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-3.65   data arrival time
---------------------------------------------------------
16.42   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4396_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _3071_/Y (OAI22X1)
0.12    2.85 v _3075_/Y (NOR2X1)
0.15    2.99 ^ _3094_/Y (NAND3X1)
0.07    3.06 v _3456_/Y (INVX1)
0.10    3.16 ^ _3457_/Y (OAI21X1)
0.06    3.22 v _3460_/Y (NAND3X1)
0.16    3.39 ^ _3461_/Y (NAND2X1)
0.15    3.54 v _3663_/Y (INVX4)
0.11    3.65 ^ _3665_/Y (AOI21X1)
0.00    3.65 ^ _4396_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4396_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-3.65   data arrival time
---------------------------------------------------------
16.42   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4398_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _3123_/Y (OAI22X1)
0.12    2.85 v _3127_/Y (NOR2X1)
0.15    2.99 ^ _3146_/Y (NAND3X1)
0.07    3.06 v _3470_/Y (INVX1)
0.10    3.16 ^ _3471_/Y (OAI21X1)
0.06    3.22 v _3474_/Y (NAND3X1)
0.16    3.39 ^ _3475_/Y (NAND2X1)
0.15    3.54 v _3669_/Y (INVX4)
0.11    3.65 ^ _3671_/Y (AOI21X1)
0.00    3.65 ^ _4398_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4398_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-3.65   data arrival time
---------------------------------------------------------
16.42   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4331_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _3045_/Y (OAI22X1)
0.12    2.85 v _3049_/Y (NOR2X1)
0.15    2.99 ^ _3068_/Y (NAND3X1)
0.07    3.06 v _3449_/Y (INVX1)
0.10    3.16 ^ _3450_/Y (OAI21X1)
0.06    3.22 v _3453_/Y (NAND3X1)
0.16    3.39 ^ _3454_/Y (NAND2X1)
0.15    3.54 v _3660_/Y (INVX4)
0.11    3.65 ^ _3880_/Y (AOI21X1)
0.00    3.65 ^ _4331_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4331_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-3.65   data arrival time
---------------------------------------------------------
16.42   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4392_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _2950_/Y (OAI22X1)
0.12    2.85 v _2957_/Y (NOR2X1)
0.15    2.99 ^ _2990_/Y (NAND3X1)
0.07    3.06 v _3424_/Y (INVX1)
0.10    3.16 ^ _3427_/Y (OAI21X1)
0.06    3.22 v _3432_/Y (NAND3X1)
0.16    3.39 ^ _3433_/Y (NAND2X1)
0.15    3.54 v _3647_/Y (INVX4)
0.11    3.65 ^ _3653_/Y (AOI21X1)
0.00    3.65 ^ _4392_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4392_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-3.65   data arrival time
---------------------------------------------------------
16.42   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4411_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _3045_/Y (OAI22X1)
0.12    2.85 v _3049_/Y (NOR2X1)
0.15    2.99 ^ _3068_/Y (NAND3X1)
0.07    3.06 v _3449_/Y (INVX1)
0.10    3.16 ^ _3450_/Y (OAI21X1)
0.06    3.22 v _3453_/Y (NAND3X1)
0.16    3.39 ^ _3454_/Y (NAND2X1)
0.15    3.54 v _3660_/Y (INVX4)
0.11    3.65 ^ _4271_/Y (AOI21X1)
0.00    3.65 ^ _4411_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4411_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-3.65   data arrival time
---------------------------------------------------------
16.42   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4395_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _3045_/Y (OAI22X1)
0.12    2.85 v _3049_/Y (NOR2X1)
0.15    2.99 ^ _3068_/Y (NAND3X1)
0.07    3.06 v _3449_/Y (INVX1)
0.10    3.16 ^ _3450_/Y (OAI21X1)
0.06    3.22 v _3453_/Y (NAND3X1)
0.16    3.39 ^ _3454_/Y (NAND2X1)
0.15    3.54 v _3660_/Y (INVX4)
0.11    3.65 ^ _3662_/Y (AOI21X1)
0.00    3.65 ^ _4395_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4395_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-3.65   data arrival time
---------------------------------------------------------
16.42   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4416_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3637_/CLK (DFFPOSX1)
0.46    0.92 v _3637_/Q (DFFPOSX1)
0.23    1.15 ^ _2941_/Y (INVX1)
0.26    1.41 v _2942_/Y (NAND2X1)
0.09    1.50 ^ _2943_/Y (INVX8)
0.21    1.72 ^ BUFX2_insert215/Y (BUFX2)
0.69    2.40 v _2949_/Y (NAND2X1)
0.32    2.73 ^ _3175_/Y (OAI22X1)
0.12    2.85 v _3179_/Y (NOR2X1)
0.15    2.99 ^ _3198_/Y (NAND3X1)
0.07    3.06 v _3484_/Y (INVX1)
0.10    3.16 ^ _3485_/Y (OAI21X1)
0.06    3.22 v _3488_/Y (NAND3X1)
0.16    3.39 ^ _3489_/Y (NAND2X1)
0.15    3.54 v _3675_/Y (INVX4)
0.11    3.65 ^ _4281_/Y (AOI21X1)
0.00    3.65 ^ _4416_/D (DFFPOSX1)
3.65   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4416_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-3.65   data arrival time
---------------------------------------------------------
16.42   slack (MET)


Startpoint: _3634_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4577_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3634_/CLK (DFFPOSX1)
0.50    0.96 v _3634_/Q (DFFPOSX1)
0.26    1.23 ^ _3382_/Y (INVX1)
0.20    1.43 v _3383_/Y (NOR2X1)
0.15    1.59 ^ _3404_/Y (NAND3X1)
0.10    1.68 v _3405_/Y (AOI21X1)
0.18    1.86 ^ _3406_/Y (OAI21X1)
0.14    2.01 v _4458_/Y (INVX1)
0.81    2.82 ^ _4463_/Y (NOR2X1)
0.12    2.94 v _4542_/Y (AOI22X1)
0.15    3.09 ^ _4543_/Y (OAI21X1)
0.12    3.21 ^ _4544_/Y (AND2X2)
0.00    3.21 ^ _4577_/D (DFFPOSX1)
3.21   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4577_/CLK (DFFPOSX1)
-0.36   20.08   library setup time
20.08   data required time
---------------------------------------------------------
20.08   data required time
-3.21   data arrival time
---------------------------------------------------------
16.87   slack (MET)


Startpoint: _3634_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4576_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3634_/CLK (DFFPOSX1)
0.50    0.96 v _3634_/Q (DFFPOSX1)
0.26    1.23 ^ _3382_/Y (INVX1)
0.20    1.43 v _3383_/Y (NOR2X1)
0.15    1.59 ^ _3404_/Y (NAND3X1)
0.10    1.68 v _3405_/Y (AOI21X1)
0.18    1.86 ^ _3406_/Y (OAI21X1)
0.14    2.01 v _4458_/Y (INVX1)
0.81    2.82 ^ _4463_/Y (NOR2X1)
0.12    2.94 v _4536_/Y (AOI22X1)
0.15    3.09 ^ _4537_/Y (OAI21X1)
0.12    3.21 ^ _4538_/Y (AND2X2)
0.00    3.21 ^ _4576_/D (DFFPOSX1)
3.21   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4576_/CLK (DFFPOSX1)
-0.37   20.09   library setup time
20.09   data required time
---------------------------------------------------------
20.09   data required time
-3.21   data arrival time
---------------------------------------------------------
16.88   slack (MET)


Startpoint: _3634_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4578_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3634_/CLK (DFFPOSX1)
0.50    0.96 v _3634_/Q (DFFPOSX1)
0.26    1.23 ^ _3382_/Y (INVX1)
0.20    1.43 v _3383_/Y (NOR2X1)
0.15    1.59 ^ _3404_/Y (NAND3X1)
0.10    1.68 v _3405_/Y (AOI21X1)
0.18    1.86 ^ _3406_/Y (OAI21X1)
0.14    2.01 v _4458_/Y (INVX1)
0.81    2.82 ^ _4463_/Y (NOR2X1)
0.12    2.94 v _4549_/Y (AOI22X1)
0.15    3.09 ^ _4550_/Y (OAI21X1)
0.12    3.21 ^ _4551_/Y (AND2X2)
0.00    3.21 ^ _4578_/D (DFFPOSX1)
3.21   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4578_/CLK (DFFPOSX1)
-0.37   20.09   library setup time
20.09   data required time
---------------------------------------------------------
20.09   data required time
-3.21   data arrival time
---------------------------------------------------------
16.88   slack (MET)


Startpoint: _3634_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4566_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3634_/CLK (DFFPOSX1)
0.50    0.96 v _3634_/Q (DFFPOSX1)
0.26    1.23 ^ _3382_/Y (INVX1)
0.20    1.43 v _3383_/Y (NOR2X1)
0.15    1.59 ^ _3404_/Y (NAND3X1)
0.10    1.68 v _3405_/Y (AOI21X1)
0.18    1.86 ^ _3406_/Y (OAI21X1)
0.14    2.01 v _4458_/Y (INVX1)
0.81    2.82 ^ _4463_/Y (NOR2X1)
0.15    2.97 v _4470_/Y (AOI22X1)
0.13    3.10 ^ _4471_/Y (AOI21X1)
0.00    3.10 ^ _4566_/D (DFFPOSX1)
3.10   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4566_/CLK (DFFPOSX1)
-0.39   20.05   library setup time
20.05   data required time
---------------------------------------------------------
20.05   data required time
-3.10   data arrival time
---------------------------------------------------------
16.95   slack (MET)


Startpoint: _3634_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4565_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3634_/CLK (DFFPOSX1)
0.50    0.96 v _3634_/Q (DFFPOSX1)
0.26    1.23 ^ _3382_/Y (INVX1)
0.20    1.43 v _3383_/Y (NOR2X1)
0.15    1.59 ^ _3404_/Y (NAND3X1)
0.10    1.68 v _3405_/Y (AOI21X1)
0.18    1.86 ^ _3406_/Y (OAI21X1)
0.14    2.01 v _4458_/Y (INVX1)
0.81    2.82 ^ _4463_/Y (NOR2X1)
0.15    2.97 v _4464_/Y (AOI22X1)
0.13    3.10 ^ _4465_/Y (AOI21X1)
0.00    3.10 ^ _4565_/D (DFFPOSX1)
3.10   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4565_/CLK (DFFPOSX1)
-0.39   20.05   library setup time
20.05   data required time
---------------------------------------------------------
20.05   data required time
-3.10   data arrival time
---------------------------------------------------------
16.95   slack (MET)


Startpoint: _3634_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4567_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3634_/CLK (DFFPOSX1)
0.50    0.96 v _3634_/Q (DFFPOSX1)
0.26    1.23 ^ _3382_/Y (INVX1)
0.20    1.43 v _3383_/Y (NOR2X1)
0.15    1.59 ^ _3404_/Y (NAND3X1)
0.10    1.68 v _3405_/Y (AOI21X1)
0.18    1.86 ^ _3406_/Y (OAI21X1)
0.14    2.01 v _4458_/Y (INVX1)
0.81    2.82 ^ _4463_/Y (NOR2X1)
0.15    2.97 v _4476_/Y (AOI22X1)
0.13    3.10 ^ _4477_/Y (AOI21X1)
0.00    3.10 ^ _4567_/D (DFFPOSX1)
3.10   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4567_/CLK (DFFPOSX1)
-0.39   20.05   library setup time
20.05   data required time
---------------------------------------------------------
20.05   data required time
-3.10   data arrival time
---------------------------------------------------------
16.95   slack (MET)


Startpoint: _3634_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4568_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3634_/CLK (DFFPOSX1)
0.50    0.96 v _3634_/Q (DFFPOSX1)
0.26    1.23 ^ _3382_/Y (INVX1)
0.20    1.43 v _3383_/Y (NOR2X1)
0.15    1.59 ^ _3404_/Y (NAND3X1)
0.10    1.68 v _3405_/Y (AOI21X1)
0.18    1.86 ^ _3406_/Y (OAI21X1)
0.14    2.01 v _4458_/Y (INVX1)
0.81    2.82 ^ _4463_/Y (NOR2X1)
0.15    2.97 v _4483_/Y (AOI22X1)
0.11    3.08 ^ _4484_/Y (AOI21X1)
0.00    3.08 ^ _4568_/D (DFFPOSX1)
3.08   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4568_/CLK (DFFPOSX1)
-0.38   20.06   library setup time
20.06   data required time
---------------------------------------------------------
20.06   data required time
-3.08   data arrival time
---------------------------------------------------------
16.98   slack (MET)


Startpoint: _3634_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4571_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3634_/CLK (DFFPOSX1)
0.50    0.96 v _3634_/Q (DFFPOSX1)
0.26    1.23 ^ _3382_/Y (INVX1)
0.20    1.43 v _3383_/Y (NOR2X1)
0.15    1.59 ^ _3404_/Y (NAND3X1)
0.10    1.68 v _3405_/Y (AOI21X1)
0.18    1.86 ^ _3406_/Y (OAI21X1)
0.14    2.01 v _4458_/Y (INVX1)
0.81    2.82 ^ _4463_/Y (NOR2X1)
0.15    2.97 v _4503_/Y (AOI22X1)
0.11    3.08 ^ _4504_/Y (AOI21X1)
0.00    3.08 ^ _4571_/D (DFFPOSX1)
3.08   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4571_/CLK (DFFPOSX1)
-0.38   20.06   library setup time
20.06   data required time
---------------------------------------------------------
20.06   data required time
-3.08   data arrival time
---------------------------------------------------------
16.98   slack (MET)


Startpoint: _3634_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4580_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3634_/CLK (DFFPOSX1)
0.50    0.96 v _3634_/Q (DFFPOSX1)
0.26    1.23 ^ _3382_/Y (INVX1)
0.20    1.43 v _3383_/Y (NOR2X1)
0.15    1.59 ^ _3404_/Y (NAND3X1)
0.10    1.68 v _3405_/Y (AOI21X1)
0.18    1.86 ^ _3406_/Y (OAI21X1)
0.82    2.69 v _4462_/Y (NOR2X1)
0.30    2.99 ^ _4558_/Y (NAND2X1)
0.11    3.11 v _4564_/Y (AOI21X1)
0.00    3.11 v _4580_/D (DFFPOSX1)
3.11   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4580_/CLK (DFFPOSX1)
-0.37   20.09   library setup time
20.09   data required time
---------------------------------------------------------
20.09   data required time
-3.11   data arrival time
---------------------------------------------------------
16.99   slack (MET)


Startpoint: _3634_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4579_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3634_/CLK (DFFPOSX1)
0.50    0.96 v _3634_/Q (DFFPOSX1)
0.26    1.23 ^ _3382_/Y (INVX1)
0.20    1.43 v _3383_/Y (NOR2X1)
0.15    1.59 ^ _3404_/Y (NAND3X1)
0.10    1.68 v _3405_/Y (AOI21X1)
0.18    1.86 ^ _3406_/Y (OAI21X1)
0.14    2.01 v _4458_/Y (INVX1)
0.81    2.82 ^ _4463_/Y (NOR2X1)
0.15    2.97 v _4556_/Y (AOI22X1)
0.11    3.08 ^ _4557_/Y (AOI21X1)
0.00    3.08 ^ _4579_/D (DFFPOSX1)
3.08   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4579_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-3.08   data arrival time
---------------------------------------------------------
16.99   slack (MET)


Startpoint: _3634_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4569_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3634_/CLK (DFFPOSX1)
0.50    0.96 v _3634_/Q (DFFPOSX1)
0.26    1.23 ^ _3382_/Y (INVX1)
0.20    1.43 v _3383_/Y (NOR2X1)
0.15    1.59 ^ _3404_/Y (NAND3X1)
0.10    1.68 v _3405_/Y (AOI21X1)
0.18    1.86 ^ _3406_/Y (OAI21X1)
0.14    2.01 v _4458_/Y (INVX1)
0.81    2.82 ^ _4463_/Y (NOR2X1)
0.15    2.97 v _4490_/Y (AOI22X1)
0.11    3.08 ^ _4491_/Y (AOI21X1)
0.00    3.08 ^ _4569_/D (DFFPOSX1)
3.08   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4569_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-3.08   data arrival time
---------------------------------------------------------
16.99   slack (MET)


Startpoint: _3634_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4573_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3634_/CLK (DFFPOSX1)
0.50    0.96 v _3634_/Q (DFFPOSX1)
0.26    1.23 ^ _3382_/Y (INVX1)
0.20    1.43 v _3383_/Y (NOR2X1)
0.15    1.59 ^ _3404_/Y (NAND3X1)
0.10    1.68 v _3405_/Y (AOI21X1)
0.18    1.86 ^ _3406_/Y (OAI21X1)
0.14    2.01 v _4458_/Y (INVX1)
0.81    2.82 ^ _4463_/Y (NOR2X1)
0.15    2.97 v _4517_/Y (AOI22X1)
0.11    3.08 ^ _4518_/Y (AOI21X1)
0.00    3.08 ^ _4573_/D (DFFPOSX1)
3.08   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4573_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-3.08   data arrival time
---------------------------------------------------------
16.99   slack (MET)


Startpoint: _3634_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4570_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3634_/CLK (DFFPOSX1)
0.50    0.96 v _3634_/Q (DFFPOSX1)
0.26    1.23 ^ _3382_/Y (INVX1)
0.20    1.43 v _3383_/Y (NOR2X1)
0.15    1.59 ^ _3404_/Y (NAND3X1)
0.10    1.68 v _3405_/Y (AOI21X1)
0.18    1.86 ^ _3406_/Y (OAI21X1)
0.14    2.01 v _4458_/Y (INVX1)
0.81    2.82 ^ _4463_/Y (NOR2X1)
0.15    2.97 v _4497_/Y (AOI22X1)
0.11    3.08 ^ _4498_/Y (AOI21X1)
0.00    3.08 ^ _4570_/D (DFFPOSX1)
3.08   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4570_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-3.08   data arrival time
---------------------------------------------------------
16.99   slack (MET)


Startpoint: _3634_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4572_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3634_/CLK (DFFPOSX1)
0.50    0.96 v _3634_/Q (DFFPOSX1)
0.26    1.23 ^ _3382_/Y (INVX1)
0.20    1.43 v _3383_/Y (NOR2X1)
0.15    1.59 ^ _3404_/Y (NAND3X1)
0.10    1.68 v _3405_/Y (AOI21X1)
0.18    1.86 ^ _3406_/Y (OAI21X1)
0.14    2.01 v _4458_/Y (INVX1)
0.81    2.82 ^ _4463_/Y (NOR2X1)
0.15    2.97 v _4510_/Y (AOI22X1)
0.11    3.08 ^ _4511_/Y (AOI21X1)
0.00    3.08 ^ _4572_/D (DFFPOSX1)
3.08   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4572_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-3.08   data arrival time
---------------------------------------------------------
16.99   slack (MET)


Startpoint: _3634_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4574_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3634_/CLK (DFFPOSX1)
0.50    0.96 v _3634_/Q (DFFPOSX1)
0.26    1.23 ^ _3382_/Y (INVX1)
0.20    1.43 v _3383_/Y (NOR2X1)
0.15    1.59 ^ _3404_/Y (NAND3X1)
0.10    1.68 v _3405_/Y (AOI21X1)
0.18    1.86 ^ _3406_/Y (OAI21X1)
0.14    2.01 v _4458_/Y (INVX1)
0.81    2.82 ^ _4463_/Y (NOR2X1)
0.15    2.97 v _4523_/Y (AOI22X1)
0.11    3.08 ^ _4524_/Y (AOI21X1)
0.00    3.08 ^ _4574_/D (DFFPOSX1)
3.08   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4574_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-3.08   data arrival time
---------------------------------------------------------
16.99   slack (MET)


Startpoint: _3634_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4575_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3634_/CLK (DFFPOSX1)
0.50    0.96 v _3634_/Q (DFFPOSX1)
0.26    1.23 ^ _3382_/Y (INVX1)
0.20    1.43 v _3383_/Y (NOR2X1)
0.15    1.59 ^ _3404_/Y (NAND3X1)
0.10    1.68 v _3405_/Y (AOI21X1)
0.18    1.86 ^ _3406_/Y (OAI21X1)
0.14    2.01 v _4458_/Y (INVX1)
0.81    2.82 ^ _4463_/Y (NOR2X1)
0.15    2.97 v _4530_/Y (AOI22X1)
0.11    3.08 ^ _4531_/Y (AOI21X1)
0.00    3.08 ^ _4575_/D (DFFPOSX1)
3.08   data arrival time

20.00   20.00   clock clock (rise edge)
0.46   20.46   clock network delay (propagated)
0.00   20.46   clock reconvergence pessimism
20.46 ^ _4575_/CLK (DFFPOSX1)
-0.39   20.07   library setup time
20.07   data required time
---------------------------------------------------------
20.07   data required time
-3.08   data arrival time
---------------------------------------------------------
16.99   slack (MET)


Startpoint: _3634_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4454_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3634_/CLK (DFFPOSX1)
0.50    0.96 v _3634_/Q (DFFPOSX1)
0.26    1.23 ^ _3382_/Y (INVX1)
0.20    1.43 v _3383_/Y (NOR2X1)
0.16    1.59 ^ _3396_/Y (AOI22X1)
0.11    1.70 v _3398_/Y (OAI21X1)
0.14    1.84 ^ _3411_/Y (INVX1)
0.28    2.12 v _3917_/Y (NOR2X1)
0.38    2.50 v BUFX2_insert137/Y (BUFX2)
0.16    2.66 ^ _4072_/Y (OAI21X1)
0.09    2.74 v _4073_/Y (AOI21X1)
0.00    2.74 v _4454_/D (DFFPOSX1)
2.74   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4454_/CLK (DFFPOSX1)
-0.35   20.09   library setup time
20.09   data required time
---------------------------------------------------------
20.09   data required time
-2.74   data arrival time
---------------------------------------------------------
17.34   slack (MET)


Startpoint: _3634_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4435_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3634_/CLK (DFFPOSX1)
0.50    0.96 v _3634_/Q (DFFPOSX1)
0.26    1.23 ^ _3382_/Y (INVX1)
0.20    1.43 v _3383_/Y (NOR2X1)
0.16    1.59 ^ _3396_/Y (AOI22X1)
0.11    1.70 v _3398_/Y (OAI21X1)
0.14    1.84 ^ _3411_/Y (INVX1)
0.28    2.12 v _3917_/Y (NOR2X1)
0.38    2.50 v BUFX2_insert137/Y (BUFX2)
0.16    2.66 ^ _4217_/Y (OAI21X1)
0.09    2.74 v _4218_/Y (AOI21X1)
0.00    2.74 v _4435_/D (DFFPOSX1)
2.74   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4435_/CLK (DFFPOSX1)
-0.35   20.09   library setup time
20.09   data required time
---------------------------------------------------------
20.09   data required time
-2.74   data arrival time
---------------------------------------------------------
17.34   slack (MET)


Startpoint: _3634_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4438_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3634_/CLK (DFFPOSX1)
0.50    0.96 v _3634_/Q (DFFPOSX1)
0.26    1.23 ^ _3382_/Y (INVX1)
0.20    1.43 v _3383_/Y (NOR2X1)
0.16    1.59 ^ _3396_/Y (AOI22X1)
0.11    1.70 v _3398_/Y (OAI21X1)
0.14    1.84 ^ _3411_/Y (INVX1)
0.28    2.12 v _3917_/Y (NOR2X1)
0.38    2.50 v BUFX2_insert137/Y (BUFX2)
0.16    2.66 ^ _4250_/Y (OAI21X1)
0.09    2.74 v _4251_/Y (AOI21X1)
0.00    2.74 v _4438_/D (DFFPOSX1)
2.74   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4438_/CLK (DFFPOSX1)
-0.35   20.09   library setup time
20.09   data required time
---------------------------------------------------------
20.09   data required time
-2.74   data arrival time
---------------------------------------------------------
17.34   slack (MET)


Startpoint: _3634_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4431_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3634_/CLK (DFFPOSX1)
0.50    0.96 v _3634_/Q (DFFPOSX1)
0.26    1.23 ^ _3382_/Y (INVX1)
0.20    1.43 v _3383_/Y (NOR2X1)
0.16    1.59 ^ _3396_/Y (AOI22X1)
0.11    1.70 v _3398_/Y (OAI21X1)
0.14    1.84 ^ _3411_/Y (INVX1)
0.28    2.12 v _3917_/Y (NOR2X1)
0.38    2.50 v BUFX2_insert135/Y (BUFX2)
0.16    2.66 ^ _4173_/Y (OAI21X1)
0.09    2.74 v _4174_/Y (AOI21X1)
0.00    2.74 v _4431_/D (DFFPOSX1)
2.74   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4431_/CLK (DFFPOSX1)
-0.35   20.09   library setup time
20.09   data required time
---------------------------------------------------------
20.09   data required time
-2.74   data arrival time
---------------------------------------------------------
17.34   slack (MET)


Startpoint: _3634_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4441_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3634_/CLK (DFFPOSX1)
0.50    0.96 v _3634_/Q (DFFPOSX1)
0.26    1.23 ^ _3382_/Y (INVX1)
0.20    1.43 v _3383_/Y (NOR2X1)
0.16    1.59 ^ _3396_/Y (AOI22X1)
0.11    1.70 v _3398_/Y (OAI21X1)
0.14    1.84 ^ _3411_/Y (INVX1)
0.28    2.12 v _3917_/Y (NOR2X1)
0.38    2.50 v BUFX2_insert135/Y (BUFX2)
0.16    2.66 ^ _3929_/Y (OAI21X1)
0.09    2.74 v _3930_/Y (AOI21X1)
0.00    2.74 v _4441_/D (DFFPOSX1)
2.74   data arrival time

20.00   20.00   clock clock (rise edge)
0.44   20.44   clock network delay (propagated)
0.00   20.44   clock reconvergence pessimism
20.44 ^ _4441_/CLK (DFFPOSX1)
-0.35   20.09   library setup time
20.09   data required time
---------------------------------------------------------
20.09   data required time
-2.74   data arrival time
---------------------------------------------------------
17.34   slack (MET)


Startpoint: _3634_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _4443_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Delay    Time   Description
---------------------------------------------------------
0.00    0.00   clock clock (rise edge)
0.46    0.46   clock network delay (propagated)
0.00    0.46 ^ _3634_/CLK (DFFPOSX1)
0.50    0.96 v _3634_/Q (DFFPOSX1)
0.26    1.23 ^ _3382_/Y (INVX1)
0.20    1.43 v _3383_/Y (NOR2X1)
0.16    1.59 ^ _3396_/Y (AOI22X1)


--------------------------------
Qflow project setup
--------------------------------

Technology set to osu035 from existing qflow_vars.sh file
Regenerating files for existing project uProcessor
Running magic 8.3.4
magic -dnull -noconsole  migrate_uProcessor.tcl

Magic 8.3 revision 4 - Compiled on Tue Apr 21 18:34:48 CEST 2020.
Starting magic under Tcl interpreter
Using the terminal as the console.
Using NULL graphics device.
Processing system .magicrc file
Input style lambda=0.20(p): scaleFactor=20, multiplier=1
Contact size value ignored (using GDS generation rules).
Contact size value ignored (using GDS generation rules).
Contact size value ignored (using GDS generation rules).
Contact size value ignored (using GDS generation rules).
Contact size value ignored (using GDS generation rules).
Contact size value ignored (using GDS generation rules).
4 Magic internal units = 1 Lambda
Loading "migrate_uProcessor.tcl" from command line.
Root cell box:
width x height  (   llx,  lly  ), (   urx,  ury  )

microns:    0.00 x 0.00    (  0.00,  0.00 ), (  0.00,  0.00 )
lambda:     0.00 x 0.00    (  0.00,  0.00 ), (  0.00,  0.00 )
internal:      0 x 0       (     0,  0    ), (     0,  0    )
Reading LEF data from file /usr/local/share/qflow/tech/osu035/osu035_stdcells.lef.
This action cannot be undone.
LEF read, Line 16 (Message): Unknown keyword "OBS" in LEF file; ignoring.
LEF read, Line 17 (Message): Unknown keyword "PIN" in LEF file; ignoring.
LEF read, Line 207 (Message): Defines site corner (ignored)
LEF read, Line 213 (Message): Defines site IO (ignored)
LEF read, Line 219 (Message): Defines site core (ignored)
Moving label "CLK" from metal1 to m2contact in cell DFFNEGX1.
Moving label "CLK" from metal1 to m2contact in cell DFFNEGX1.
Moving label "A" from metal1 to m2contact in cell XNOR2X1.
LEF read: Processed 3179 lines.
Reading DEF data from file uProcessor.def.
This action cannot be undone.
Processed 3 vias total.
Processed 3333 subcell instances total.
Processed 54 pins total.
Processed 2870 nets total.
DEF read, Line 37858 (Warning): Number of nets read (457) does not match the number declared (458).
DEF read: Processed 37860 lines.
DEF Read: encountered 1 warning total.
Generating LEF output uProcessor.lef for cell uProcessor:
Diagnostic:  Write LEF header for cell uProcessor
Diagnostic:  Writing LEF output for cell uProcessor
Diagnostic:  Scale value is 0.050000
Extracting INVX2 into INVX2.ext:
Completed 100%
Extracting INVX4 into INVX4.ext:
Completed 100%
Extracting MUX2X1 into MUX2X1.ext:
Completed 100%
Extracting OR2X2 into OR2X2.ext:
Completed 100%
Extracting INVX8 into INVX8.ext:
Completed 100%
Extracting CLKBUF1 into CLKBUF1.ext:
Completed 100%
Extracting DFFPOSX1 into DFFPOSX1.ext:
Completed 100%
Extracting AOI22X1 into AOI22X1.ext:
Completed 100%
Extracting NAND3X1 into NAND3X1.ext:
Completed 100%
Extracting FILL into FILL.ext:
Completed 100%
Extracting NOR3X1 into NOR3X1.ext:
Completed 100%
Extracting XOR2X1 into XOR2X1.ext:
Completed 100%
Extracting BUFX2 into BUFX2.ext:
Completed 100%
Extracting OAI22X1 into OAI22X1.ext:
Completed 100%
Extracting AND2X2 into AND2X2.ext:
Completed 100%
Extracting AOI21X1 into AOI21X1.ext:
Completed 100%
Extracting OAI21X1 into OAI21X1.ext:
Completed 100%
Extracting XNOR2X1 into XNOR2X1.ext:
Completed 100%
Extracting NAND2X1 into NAND2X1.ext:
Completed 100%
Extracting NOR2X1 into NOR2X1.ext:
Completed 100%
Extracting INVX1 into INVX1.ext:
Completed 100%
Extracting uProcessor into uProcessor.ext:
Completed 5%
Completed 10%
Completed 15%
Completed 20%
Completed 25%
Completed 30%
Completed 36%
Completed 41%
Completed 46%
Completed 51%
Completed 56%
Completed 61%
Completed 66%
Completed 71%
Completed 76%
Completed 81%
Completed 86%
Completed 91%

--------------------------------
Qflow project setup
--------------------------------

Technology set to osu035 from existing qflow_vars.sh file
Regenerating files for existing project uProcessor
Running magic 8.3.4
magic -dnull -noconsole  /home/rabby/digital_design_lab/lab_04/layout/run_drc_uProcessor.tcl

Magic 8.3 revision 4 - Compiled on Tue Apr 21 18:34:48 CEST 2020.
Starting magic under Tcl interpreter
Using the terminal as the console.
Using NULL graphics device.
Processing system .magicrc file
Input style lambda=0.20(p): scaleFactor=20, multiplier=1
Contact size value ignored (using GDS generation rules).
Contact size value ignored (using GDS generation rules).
Contact size value ignored (using GDS generation rules).
Contact size value ignored (using GDS generation rules).
Contact size value ignored (using GDS generation rules).
Contact size value ignored (using GDS generation rules).
4 Magic internal units = 1 Lambda
Loading "/home/rabby/digital_design_lab/lab_04/layout/run_drc_uProcessor.tcl" from command line.
Reading LEF data from file /usr/local/share/qflow/tech/osu035/osu035_stdcells.lef.
This action cannot be undone.
LEF read, Line 16 (Message): Unknown keyword "OBS" in LEF file; ignoring.
LEF read, Line 17 (Message): Unknown keyword "PIN" in LEF file; ignoring.
LEF read, Line 207 (Message): Defines site corner (ignored)
LEF read, Line 213 (Message): Defines site IO (ignored)
LEF read, Line 219 (Message): Defines site core (ignored)
Moving label "CLK" from metal1 to m2contact in cell DFFNEGX1.
Moving label "CLK" from metal1 to m2contact in cell DFFNEGX1.
Moving label "A" from metal1 to m2contact in cell XNOR2X1.
LEF read: Processed 3179 lines.
Scaled magic input cell uProcessor geometry by factor of 2
uProcessor: 10000 rects
uProcessor: 20000 rects
uProcessor: 30000 rects
uProcessor: 40000 rects
Processing timestamp mismatches: DFFPOSX1, NAND2X1, OAI21X1, AOI21X1, NOR2X1, MUX2X1, FILL, OAI22X1, BUFX2, XOR2X1, INVX1, AOI22X1, NAND3X1, OR2X2, AND2X2, XNOR2X1, INVX4, CLKBUF1, INVX2, NOR3X1, INVX8.

--------------------------------
Qflow project setup
--------------------------------

Technology set to osu035 from existing qflow_vars.sh file
Regenerating files for existing project uProcessor
Running magic 8.3.4
magic -dnull -noconsole  /home/rabby/digital_design_lab/lab_04/layout/generate_gds_uProcessor.tcl

Magic 8.3 revision 4 - Compiled on Tue Apr 21 18:34:48 CEST 2020.
Starting magic under Tcl interpreter
Using the terminal as the console.
Using NULL graphics device.
Processing system .magicrc file
Input style lambda=0.20(p): scaleFactor=20, multiplier=1
Contact size value ignored (using GDS generation rules).
Contact size value ignored (using GDS generation rules).
Contact size value ignored (using GDS generation rules).
Contact size value ignored (using GDS generation rules).
Contact size value ignored (using GDS generation rules).
Contact size value ignored (using GDS generation rules).
4 Magic internal units = 1 Lambda
Loading "/home/rabby/digital_design_lab/lab_04/layout/generate_gds_uProcessor.tcl" from command line.
Root cell box:
width x height  (   llx,  lly  ), (   urx,  ury  )

microns:    0.00 x 0.00    (  0.00,  0.00 ), (  0.00,  0.00 )
lambda:     0.00 x 0.00    (  0.00,  0.00 ), (  0.00,  0.00 )
internal:      0 x 0       (     0,  0    ), (     0,  0    )
Warning: Calma reading is not undoable!  I hope that's OK.
Library written using GDS-II Release 3.0
Library name: iit_stdcells
Reading "FILL".
Moving label "vdd" from space to metal1 in cell FILL.
Moving label "gnd" from space to metal1 in cell FILL.
Reading "AND2X1".
Moving label "Y" from space to metal1 in cell AND2X1.
Moving label "B" from space to metal1 in cell AND2X1.
Moving label "vdd" from space to metal1 in cell AND2X1.
Moving label "gnd" from space to metal1 in cell AND2X1.
Moving label "A" from space to metal1 in cell AND2X1.
Reading "AND2X2".
Moving label "vdd" from space to metal1 in cell AND2X2.
Moving label "gnd" from space to metal1 in cell AND2X2.
Moving label "A" from space to metal1 in cell AND2X2.
Moving label "B" from space to metal1 in cell AND2X2.
Moving label "Y" from space to metal1 in cell AND2X2.
Reading "AOI21X1".
Moving label "gnd" from space to metal1 in cell AOI21X1.
Moving label "vdd" from space to metal1 in cell AOI21X1.
Moving label "A" from space to metal1 in cell AOI21X1.
Moving label "B" from space to metal1 in cell AOI21X1.
Moving label "Y" from space to metal1 in cell AOI21X1.
Moving label "C" from space to metal1 in cell AOI21X1.
Reading "AOI22X1".
Moving label "gnd" from space to metal1 in cell AOI22X1.
Moving label "vdd" from space to metal1 in cell AOI22X1.
Moving label "C" from space to metal1 in cell AOI22X1.
Moving label "D" from space to metal1 in cell AOI22X1.
Moving label "Y" from space to metal1 in cell AOI22X1.
Moving label "A" from space to metal1 in cell AOI22X1.
Moving label "B" from space to metal1 in cell AOI22X1.
Reading "BUFX2".
Moving label "vdd" from space to metal1 in cell BUFX2.
Moving label "gnd" from space to metal1 in cell BUFX2.
Moving label "A" from space to metal1 in cell BUFX2.
Moving label "Y" from space to metal1 in cell BUFX2.
Reading "BUFX4".
Moving label "vdd" from space to metal1 in cell BUFX4.
Moving label "gnd" from space to metal1 in cell BUFX4.
Moving label "A" from space to metal1 in cell BUFX4.
Moving label "Y" from space to metal1 in cell BUFX4.
Reading "DFFNEGX1".
Moving label "CLK" from space to metal1 in cell DFFNEGX1.
Moving label "vdd" from space to metal1 in cell DFFNEGX1.
Moving label "D" from space to metal1 in cell DFFNEGX1.
Moving label "gnd" from space to metal1 in cell DFFNEGX1.
Moving label "Q" from space to metal1 in cell DFFNEGX1.
Reading "NOR3X1".
Moving label "vdd" from space to metal1 in cell NOR3X1.
Moving label "gnd" from space to metal1 in cell NOR3X1.
Moving label "B" from space to metal1 in cell NOR3X1.
Moving label "C" from space to metal1 in cell NOR3X1.
Moving label "A" from space to metal1 in cell NOR3X1.
Moving label "Y" from space to metal1 in cell NOR3X1.
Reading "DFFPOSX1".
Moving label "vdd" from space to metal1 in cell DFFPOSX1.
Moving label "D" from space to metal1 in cell DFFPOSX1.
Moving label "gnd" from space to metal1 in cell DFFPOSX1.
Moving label "Q" from space to metal1 in cell DFFPOSX1.
Moving label "CLK" from space to metal1 in cell DFFPOSX1.
Reading "FAX1".
Moving label "gnd" from space to metal1 in cell FAX1.
Moving label "vdd" from space to metal1 in cell FAX1.
Moving label "A" from space to metal1 in cell FAX1.
Moving label "B" from space to metal1 in cell FAX1.
Moving label "C" from space to metal1 in cell FAX1.
Moving label "YC" from space to metal1 in cell FAX1.
Moving label "YS" from space to metal1 in cell FAX1.
Reading "HAX1".
Moving label "vdd" from space to metal1 in cell HAX1.
Moving label "gnd" from space to metal1 in cell HAX1.
Moving label "YC" from space to metal1 in cell HAX1.
Moving label "A" from space to metal1 in cell HAX1.
Moving label "B" from space to metal1 in cell HAX1.
Moving label "YS" from space to metal1 in cell HAX1.
Reading "INVX1".
Moving label "A" from space to metal1 in cell INVX1.
Moving label "Y" from space to metal1 in cell INVX1.
Moving label "vdd" from space to metal1 in cell INVX1.
Moving label "gnd" from space to metal1 in cell INVX1.
Reading "INVX2".
Moving label "vdd" from space to metal1 in cell INVX2.
Moving label "gnd" from space to metal1 in cell INVX2.
Moving label "Y" from space to metal1 in cell INVX2.
Moving label "A" from space to metal1 in cell INVX2.
Reading "INVX4".
Moving label "vdd" from space to metal1 in cell INVX4.
Moving label "gnd" from space to metal1 in cell INVX4.
Moving label "Y" from space to metal1 in cell INVX4.
Moving label "A" from space to metal1 in cell INVX4.
Reading "INVX8".
Moving label "vdd" from space to metal1 in cell INVX8.
Moving label "gnd" from space to metal1 in cell INVX8.
Moving label "A" from space to metal1 in cell INVX8.
Moving label "Y" from space to metal1 in cell INVX8.
Reading "NAND2X1".
Moving label "vdd" from space to metal1 in cell NAND2X1.
Moving label "Y" from space to metal1 in cell NAND2X1.
Moving label "gnd" from space to metal1 in cell NAND2X1.
Moving label "A" from space to metal1 in cell NAND2X1.
Moving label "B" from space to metal1 in cell NAND2X1.
Reading "NAND3X1".
Moving label "B" from space to metal1 in cell NAND3X1.
Moving label "vdd" from space to metal1 in cell NAND3X1.
Moving label "gnd" from space to metal1 in cell NAND3X1.
Moving label "A" from space to metal1 in cell NAND3X1.
Moving label "C" from space to metal1 in cell NAND3X1.
Moving label "Y" from space to metal1 in cell NAND3X1.
Reading "NOR2X1".
Moving label "vdd" from space to metal1 in cell NOR2X1.
Moving label "B" from space to metal1 in cell NOR2X1.
Moving label "gnd" from space to metal1 in cell NOR2X1.
Moving label "Y" from space to metal1 in cell NOR2X1.
Moving label "A" from space to metal1 in cell NOR2X1.
Reading "OAI21X1".
Moving label "gnd" from space to metal1 in cell OAI21X1.
Moving label "vdd" from space to metal1 in cell OAI21X1.
Moving label "A" from space to metal1 in cell OAI21X1.
Moving label "B" from space to metal1 in cell OAI21X1.
Moving label "Y" from space to metal1 in cell OAI21X1.
Moving label "C" from space to metal1 in cell OAI21X1.
Reading "OAI22X1".
Moving label "gnd" from space to metal1 in cell OAI22X1.
Moving label "vdd" from space to metal1 in cell OAI22X1.
Moving label "D" from space to metal1 in cell OAI22X1.
Moving label "C" from space to metal1 in cell OAI22X1.
Moving label "A" from space to metal1 in cell OAI22X1.
Moving label "B" from space to metal1 in cell OAI22X1.
Moving label "Y" from space to metal1 in cell OAI22X1.
Reading "OR2X1".
Moving label "Y" from space to metal1 in cell OR2X1.
Moving label "B" from space to metal1 in cell OR2X1.
Moving label "vdd" from space to metal1 in cell OR2X1.
Moving label "gnd" from space to metal1 in cell OR2X1.
Moving label "A" from space to metal1 in cell OR2X1.
Reading "OR2X2".
Moving label "Y" from space to metal1 in cell OR2X2.
Moving label "B" from space to metal1 in cell OR2X2.
Moving label "vdd" from space to metal1 in cell OR2X2.
Moving label "gnd" from space to metal1 in cell OR2X2.
Moving label "A" from space to metal1 in cell OR2X2.
Reading "TBUFX1".
Moving label "vdd" from space to metal1 in cell TBUFX1.
Moving label "gnd" from space to metal1 in cell TBUFX1.
Moving label "EN" from space to metal1 in cell TBUFX1.
Moving label "A" from space to metal1 in cell TBUFX1.
Moving label "Y" from space to metal1 in cell TBUFX1.
Reading "TBUFX2".
Moving label "vdd" from space to metal1 in cell TBUFX2.
Moving label "gnd" from space to metal1 in cell TBUFX2.
Moving label "A" from space to metal1 in cell TBUFX2.
Moving label "EN" from space to metal1 in cell TBUFX2.
Moving label "Y" from space to metal1 in cell TBUFX2.
Reading "XOR2X1".
Moving label "Y" from space to metal1 in cell XOR2X1.
Moving label "vdd" from space to metal1 in cell XOR2X1.
Moving label "B" from space to metal1 in cell XOR2X1.
Moving label "A" from space to metal1 in cell XOR2X1.
Moving label "gnd" from space to metal1 in cell XOR2X1.
Reading "MUX2X1".
Moving label "S" from space to metal1 in cell MUX2X1.
Moving label "vdd" from space to metal1 in cell MUX2X1.
Moving label "gnd" from space to metal1 in cell MUX2X1.
Moving label "Y" from space to metal1 in cell MUX2X1.
Moving label "A" from space to metal1 in cell MUX2X1.
Moving label "B" from space to metal1 in cell MUX2X1.
Reading "XNOR2X1".
Moving label "A" from space to metal1 in cell XNOR2X1.
Moving label "B" from space to metal1 in cell XNOR2X1.
Moving label "gnd" from space to metal1 in cell XNOR2X1.
Moving label "vdd" from space to metal1 in cell XNOR2X1.
Moving label "Y" from space to metal1 in cell XNOR2X1.
Reading "LATCH".
Moving label "D" from space to metal1 in cell LATCH.
Moving label "Q" from space to metal1 in cell LATCH.
Moving label "gnd" from space to metal1 in cell LATCH.
Moving label "vdd" from space to metal1 in cell LATCH.
Moving label "CLK" from space to metal1 in cell LATCH.
Reading "DFFSR".
Moving label "gnd" from space to metal1 in cell DFFSR.
Moving label "vdd" from space to metal1 in cell DFFSR.
Moving label "D" from space to metal1 in cell DFFSR.
Moving label "S" from space to metal1 in cell DFFSR.
Moving label "R" from space to metal1 in cell DFFSR.
Moving label "Q" from space to metal1 in cell DFFSR.
Moving label "CLK" from space to metal1 in cell DFFSR.
Reading "CLKBUF1".
Moving label "A" from space to metal1 in cell CLKBUF1.
Moving label "vdd" from space to metal1 in cell CLKBUF1.
Moving label "gnd" from space to metal1 in cell CLKBUF1.
Moving label "Y" from space to metal1 in cell CLKBUF1.
Reading "CLKBUF2".
Moving label "vdd" from space to metal1 in cell CLKBUF2.
Moving label "gnd" from space to metal1 in cell CLKBUF2.
Moving label "A" from space to metal1 in cell CLKBUF2.
Moving label "Y" from space to metal1 in cell CLKBUF2.
Reading "CLKBUF3".
Moving label "gnd" from space to metal1 in cell CLKBUF3.
Moving label "vdd" from space to metal1 in cell CLKBUF3.
Moving label "A" from space to metal1 in cell CLKBUF3.
Moving label "Y" from space to metal1 in cell CLKBUF3.
Reading "iit_stdcells".
Scaled magic input cell uProcessor geometry by factor of 2
uProcessor: 10000 rects
uProcessor: 20000 rects
uProcessor: 30000 rects
uProcessor: 40000 rects
Processing timestamp mismatches: DFFPOSX1, NAND2X1, OAI21X1, AOI21X1, NOR2X1, MUX2X1, FILL, OAI22X1, BUFX2, XOR2X1, INVX1, AOI22X1, NAND3X1, OR2X2, AND2X2, XNOR2X1, INVX4, CLKBUF1, INVX2, NOR3X1, INVX8.
