Classic Timing Analyzer report for Hdb3
Sun May 29 17:22:32 2011
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                          ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------+-------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                    ; To                      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------+-------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.614 ns                                       ; Data_In                 ; AddV:inst2|Count0[1]    ; --         ; Clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.736 ns                                      ; AddB:inst1|Data_OutB[0] ; Data_OutB[0]            ; Clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.916 ns                                      ; Data_In                 ; AddV:inst2|Data_OutV[0] ; --         ; Clk      ; 0            ;
; Clock Setup: 'Clk'           ; N/A   ; None          ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddB:inst1|Buffer[0][0] ; AddB:inst1|Count_Even   ; Clk        ; Clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                         ;                         ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------+-------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clk'                                                                                                                                                                                                     ;
+-------+------------------------------------------------+-------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                    ; To                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddB:inst1|Buffer[0][0] ; AddB:inst1|Count_Even   ; Clk        ; Clk      ; None                        ; None                      ; 1.486 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddB:inst1|Buffer[3][1] ; AddB:inst1|Count_Even   ; Clk        ; Clk      ; None                        ; None                      ; 1.247 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddB:inst1|Buffer[3][0] ; AddB:inst1|Data_OutB[0] ; Clk        ; Clk      ; None                        ; None                      ; 1.246 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddB:inst1|Buffer[3][1] ; AddB:inst1|Data_OutB[1] ; Clk        ; Clk      ; None                        ; None                      ; 1.245 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddV:inst2|Count0[1]    ; AddV:inst2|Data_OutV[0] ; Clk        ; Clk      ; None                        ; None                      ; 1.222 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddV:inst2|Count0[1]    ; AddV:inst2|Data_OutV[1] ; Clk        ; Clk      ; None                        ; None                      ; 1.181 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddB:inst1|Buffer[0][1] ; AddB:inst1|Count_Even   ; Clk        ; Clk      ; None                        ; None                      ; 1.131 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddB:inst1|Buffer[2][0] ; AddB:inst1|Buffer[3][0] ; Clk        ; Clk      ; None                        ; None                      ; 1.107 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddB:inst1|Data_OutB[1] ; Polar:inst5|FlagP       ; Clk        ; Clk      ; None                        ; None                      ; 1.004 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddB:inst1|Data_OutB[1] ; Polar:inst5|Hdb3[1]     ; Clk        ; Clk      ; None                        ; None                      ; 1.001 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddB:inst1|Data_OutB[1] ; Polar:inst5|Hdb3[0]     ; Clk        ; Clk      ; None                        ; None                      ; 1.000 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddB:inst1|Buffer[0][1] ; AddB:inst1|Data_OutB[0] ; Clk        ; Clk      ; None                        ; None                      ; 0.998 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddB:inst1|Buffer[0][1] ; AddB:inst1|Data_OutB[1] ; Clk        ; Clk      ; None                        ; None                      ; 0.997 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddB:inst1|Buffer[3][0] ; AddB:inst1|Count_Even   ; Clk        ; Clk      ; None                        ; None                      ; 0.978 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddB:inst1|Buffer[0][0] ; AddB:inst1|Buffer[1][0] ; Clk        ; Clk      ; None                        ; None                      ; 0.882 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddV:inst2|Count0[0]    ; AddV:inst2|Data_OutV[1] ; Clk        ; Clk      ; None                        ; None                      ; 0.875 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddV:inst2|Count0[0]    ; AddV:inst2|Data_OutV[0] ; Clk        ; Clk      ; None                        ; None                      ; 0.872 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddB:inst1|Buffer[0][0] ; AddB:inst1|Data_OutB[0] ; Clk        ; Clk      ; None                        ; None                      ; 0.800 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddB:inst1|Buffer[0][0] ; AddB:inst1|Data_OutB[1] ; Clk        ; Clk      ; None                        ; None                      ; 0.797 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; Polar:inst5|FlagP       ; Polar:inst5|Hdb3[0]     ; Clk        ; Clk      ; None                        ; None                      ; 0.793 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; Polar:inst5|FlagP       ; Polar:inst5|Hdb3[1]     ; Clk        ; Clk      ; None                        ; None                      ; 0.792 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddB:inst1|Buffer[1][0] ; AddB:inst1|Buffer[2][0] ; Clk        ; Clk      ; None                        ; None                      ; 0.784 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddB:inst1|Buffer[2][1] ; AddB:inst1|Buffer[3][1] ; Clk        ; Clk      ; None                        ; None                      ; 0.783 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddB:inst1|Data_OutB[0] ; Polar:inst5|Hdb3[0]     ; Clk        ; Clk      ; None                        ; None                      ; 0.662 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddB:inst1|Data_OutB[0] ; Polar:inst5|Hdb3[1]     ; Clk        ; Clk      ; None                        ; None                      ; 0.661 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddB:inst1|Data_OutB[0] ; Polar:inst5|FlagP       ; Clk        ; Clk      ; None                        ; None                      ; 0.655 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddV:inst2|Data_OutV[0] ; AddB:inst1|Buffer[0][0] ; Clk        ; Clk      ; None                        ; None                      ; 0.654 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddB:inst1|Buffer[0][1] ; AddB:inst1|Buffer[1][1] ; Clk        ; Clk      ; None                        ; None                      ; 0.651 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddB:inst1|Count_Even   ; AddB:inst1|Data_OutB[1] ; Clk        ; Clk      ; None                        ; None                      ; 0.650 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddV:inst2|Data_OutV[1] ; AddB:inst1|Buffer[0][1] ; Clk        ; Clk      ; None                        ; None                      ; 0.649 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddB:inst1|Count_Even   ; AddB:inst1|Data_OutB[0] ; Clk        ; Clk      ; None                        ; None                      ; 0.645 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddB:inst1|Buffer[1][1] ; AddB:inst1|Buffer[2][1] ; Clk        ; Clk      ; None                        ; None                      ; 0.640 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddV:inst2|Count0[0]    ; AddV:inst2|Count0[1]    ; Clk        ; Clk      ; None                        ; None                      ; 0.632 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddB:inst1|Count_Even   ; AddB:inst1|Count_Even   ; Clk        ; Clk      ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddV:inst2|Count0[1]    ; AddV:inst2|Count0[1]    ; Clk        ; Clk      ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddV:inst2|Count0[0]    ; AddV:inst2|Count0[0]    ; Clk        ; Clk      ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; Polar:inst5|FlagP       ; Polar:inst5|FlagP       ; Clk        ; Clk      ; None                        ; None                      ; 0.454 ns                ;
+-------+------------------------------------------------+-------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------+
; tsu                                                                              ;
+-------+--------------+------------+---------+-------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To                      ; To Clock ;
+-------+--------------+------------+---------+-------------------------+----------+
; N/A   ; None         ; 3.614 ns   ; Data_In ; AddV:inst2|Count0[1]    ; Clk      ;
; N/A   ; None         ; 3.609 ns   ; Data_In ; AddV:inst2|Count0[0]    ; Clk      ;
; N/A   ; None         ; 3.211 ns   ; Data_In ; AddV:inst2|Data_OutV[1] ; Clk      ;
; N/A   ; None         ; 3.164 ns   ; Data_In ; AddV:inst2|Data_OutV[0] ; Clk      ;
+-------+--------------+------------+---------+-------------------------+----------+


+-----------------------------------------------------------------------------------------+
; tco                                                                                     ;
+-------+--------------+------------+-------------------------+--------------+------------+
; Slack ; Required tco ; Actual tco ; From                    ; To           ; From Clock ;
+-------+--------------+------------+-------------------------+--------------+------------+
; N/A   ; None         ; 10.736 ns  ; AddB:inst1|Data_OutB[0] ; Data_OutB[0] ; Clk        ;
; N/A   ; None         ; 7.941 ns   ; AddV:inst2|Data_OutV[1] ; Data_OutV[1] ; Clk        ;
; N/A   ; None         ; 7.919 ns   ; AddV:inst2|Data_OutV[0] ; Data_OutV[0] ; Clk        ;
; N/A   ; None         ; 7.611 ns   ; Polar:inst5|Hdb3[0]     ; Hdb3[0]      ; Clk        ;
; N/A   ; None         ; 6.786 ns   ; AddB:inst1|Data_OutB[1] ; Data_OutB[1] ; Clk        ;
; N/A   ; None         ; 6.562 ns   ; Polar:inst5|Hdb3[1]     ; Hdb3[1]      ; Clk        ;
+-------+--------------+------------+-------------------------+--------------+------------+


+----------------------------------------------------------------------------------------+
; th                                                                                     ;
+---------------+-------------+-----------+---------+-------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To                      ; To Clock ;
+---------------+-------------+-----------+---------+-------------------------+----------+
; N/A           ; None        ; -2.916 ns ; Data_In ; AddV:inst2|Data_OutV[0] ; Clk      ;
; N/A           ; None        ; -2.963 ns ; Data_In ; AddV:inst2|Data_OutV[1] ; Clk      ;
; N/A           ; None        ; -3.361 ns ; Data_In ; AddV:inst2|Count0[0]    ; Clk      ;
; N/A           ; None        ; -3.366 ns ; Data_In ; AddV:inst2|Count0[1]    ; Clk      ;
+---------------+-------------+-----------+---------+-------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Sun May 29 17:22:29 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Hdb3 -c Hdb3 --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clk" is an undefined clock
Info: Clock "Clk" Internal fmax is restricted to 380.08 MHz between source register "AddB:inst1|Buffer[0][0]" and destination register "AddB:inst1|Count_Even"
    Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.486 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y12_N21; Fanout = 4; REG Node = 'AddB:inst1|Buffer[0][0]'
            Info: 2: + IC(0.395 ns) + CELL(0.513 ns) = 0.908 ns; Loc. = LCCOMB_X1_Y12_N26; Fanout = 1; COMB Node = 'AddB:inst1|Data_OutB~6'
            Info: 3: + IC(0.304 ns) + CELL(0.178 ns) = 1.390 ns; Loc. = LCCOMB_X1_Y12_N10; Fanout = 1; COMB Node = 'AddB:inst1|Count_Even~2'
            Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.486 ns; Loc. = LCFF_X1_Y12_N11; Fanout = 3; REG Node = 'AddB:inst1|Count_Even'
            Info: Total cell delay = 0.787 ns ( 52.96 % )
            Info: Total interconnect delay = 0.699 ns ( 47.04 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "Clk" to destination register is 2.860 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clk'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 18; COMB Node = 'Clk~clkctrl'
                Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.860 ns; Loc. = LCFF_X1_Y12_N11; Fanout = 3; REG Node = 'AddB:inst1|Count_Even'
                Info: Total cell delay = 1.628 ns ( 56.92 % )
                Info: Total interconnect delay = 1.232 ns ( 43.08 % )
            Info: - Longest clock path from clock "Clk" to source register is 2.860 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clk'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 18; COMB Node = 'Clk~clkctrl'
                Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.860 ns; Loc. = LCFF_X1_Y12_N21; Fanout = 4; REG Node = 'AddB:inst1|Buffer[0][0]'
                Info: Total cell delay = 1.628 ns ( 56.92 % )
                Info: Total interconnect delay = 1.232 ns ( 43.08 % )
        Info: + Micro clock to output delay of source is 0.277 ns
        Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "AddV:inst2|Count0[1]" (data pin = "Data_In", clock pin = "Clk") is 3.614 ns
    Info: + Longest pin to register delay is 6.513 ns
        Info: 1: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = PIN_M5; Fanout = 4; PIN Node = 'Data_In'
        Info: 2: + IC(5.122 ns) + CELL(0.461 ns) = 6.417 ns; Loc. = LCCOMB_X2_Y12_N24; Fanout = 1; COMB Node = 'AddV:inst2|Count0~4'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.513 ns; Loc. = LCFF_X2_Y12_N25; Fanout = 3; REG Node = 'AddV:inst2|Count0[1]'
        Info: Total cell delay = 1.391 ns ( 21.36 % )
        Info: Total interconnect delay = 5.122 ns ( 78.64 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "Clk" to destination register is 2.861 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 18; COMB Node = 'Clk~clkctrl'
        Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.861 ns; Loc. = LCFF_X2_Y12_N25; Fanout = 3; REG Node = 'AddV:inst2|Count0[1]'
        Info: Total cell delay = 1.628 ns ( 56.90 % )
        Info: Total interconnect delay = 1.233 ns ( 43.10 % )
Info: tco from clock "Clk" to destination pin "Data_OutB[0]" through register "AddB:inst1|Data_OutB[0]" is 10.736 ns
    Info: + Longest clock path from clock "Clk" to source register is 2.860 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 18; COMB Node = 'Clk~clkctrl'
        Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.860 ns; Loc. = LCFF_X1_Y12_N7; Fanout = 4; REG Node = 'AddB:inst1|Data_OutB[0]'
        Info: Total cell delay = 1.628 ns ( 56.92 % )
        Info: Total interconnect delay = 1.232 ns ( 43.08 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 7.599 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y12_N7; Fanout = 4; REG Node = 'AddB:inst1|Data_OutB[0]'
        Info: 2: + IC(4.759 ns) + CELL(2.840 ns) = 7.599 ns; Loc. = PIN_N21; Fanout = 0; PIN Node = 'Data_OutB[0]'
        Info: Total cell delay = 2.840 ns ( 37.37 % )
        Info: Total interconnect delay = 4.759 ns ( 62.63 % )
Info: th for register "AddV:inst2|Data_OutV[0]" (data pin = "Data_In", clock pin = "Clk") is -2.916 ns
    Info: + Longest clock path from clock "Clk" to destination register is 2.860 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 18; COMB Node = 'Clk~clkctrl'
        Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.860 ns; Loc. = LCFF_X1_Y12_N13; Fanout = 2; REG Node = 'AddV:inst2|Data_OutV[0]'
        Info: Total cell delay = 1.628 ns ( 56.92 % )
        Info: Total interconnect delay = 1.232 ns ( 43.08 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 6.062 ns
        Info: 1: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = PIN_M5; Fanout = 4; PIN Node = 'Data_In'
        Info: 2: + IC(4.854 ns) + CELL(0.278 ns) = 5.966 ns; Loc. = LCCOMB_X1_Y12_N12; Fanout = 1; COMB Node = 'AddV:inst2|Data_OutV~3'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.062 ns; Loc. = LCFF_X1_Y12_N13; Fanout = 2; REG Node = 'AddV:inst2|Data_OutV[0]'
        Info: Total cell delay = 1.208 ns ( 19.93 % )
        Info: Total interconnect delay = 4.854 ns ( 80.07 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 167 megabytes
    Info: Processing ended: Sun May 29 17:22:32 2011
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


