# ğŸ§  Parameterized CNN Compute Unit with Overflow Detection (Verilog)

A **hardware implementation of a mini Convolutional Neural Network (CNN) compute unit** in **Verilog**, designed for FPGA and hardware accelerator use.  
This project was developed as part of the **Yukti 2025 Hardware Design Competition**.

---

## ğŸ“œ Problem Statement

Design a **CNN Compute Module** capable of performing:
- **MAC (Multiplyâ€“Accumulate)**
- **ReLU (Rectified Linear Unit)**
- **MaxPooling**

### Requirements:
- 8-bit signed input data
- 2-bit mode selector
- 32-bit output
- FSM-based control
- Internal memory to cache pixel and kernel data

### Bonus Objectives:
- âœ… Overflow detection and saturation
- âœ… Parameterized window size (3Ã—3, 5Ã—5, etc.)
- â¬œ Parallel multi-dot product computation (future extension)

---

## ğŸ§© Features

| Feature | Description |
|----------|--------------|
| **Parameterized Design** | Adjustable window size (`parameter WINDOW = 3/5/7...`) |
| **Overflow Detection** | Detects signed arithmetic overflow and saturates output |
| **Three Modes** | MAC, ReLU, MaxPool |
| **Single-Port Memory** | Unified storage for pixels and kernels |
| **FSM Controller** | Handles data loading and operation sequencing |
| **Waveform Verification** | Tested using Icarus Verilog and GTKWave |

---

## ğŸ—ï¸ System Architecture

Below is the architectural block diagram of the CNN Compute Unit:

![Block Diagram](./block_diagram.png)

### Components:
- **Memory Block** â€“ Stores pixel and kernel data  
- **FSM Controller** â€“ Manages IDLE, LOAD, and RUN states  
- **MAC Unit** â€“ Performs multiply-accumulate operations  
- **ReLU Unit** â€“ Applies `max(0, x)` activation  
- **MaxPool Unit** â€“ Computes the maximum pixel value  
- **Overflow Logic** â€“ Detects signed overflow and clamps output  

---

## âš™ï¸ Simulation Setup

| Parameter | Value |
|------------|--------|
| Input Width | 8-bit signed |
| Output Width | 32-bit signed |
| Simulation Tool | Icarus Verilog (iverilog) |
| Waveform Viewer | GTKWave |
| Clock Period | 10 ns |
| Modes | 00 â€“ MAC, 01 â€“ ReLU, 10 â€“ MaxPool |

---

## ğŸ§ª Testbench and Results

### âœ… Output Console Log



### ğŸ–¥ï¸ Output Screenshot

![Output Log](./Simulation_Output)

---

## ğŸ“Š GTKWave Simulation

Waveform verification showing clock, FSM transitions, result output, and overflow flag activity.

![GTKWave Simulation](./79413b81-d63c-4865-8b3c-d5a1eed82502.png)




