<!-- Generated 05/12/2024 GMT -->

<!--
 Copyright Â© 2024, Microchip Technology Inc. and its subsidiaries ("Microchip")
 All rights reserved.
 
 This software is developed by Microchip Technology Inc. and its subsidiaries ("Microchip").
 
 Redistribution and use in source and binary forms, with or without modification, are
 permitted provided that the following conditions are met:
 
     1. Redistributions of source code must retain the above copyright notice, this list of
        conditions and the following disclaimer.
 
     2. Redistributions in binary form must reproduce the above copyright notice, this list
        of conditions and the following disclaimer in the documentation and/or other
        materials provided with the distribution. Publication is not required when
        this file is used in an embedded application.
 
     3. Microchip's name may not be used to endorse or promote products derived from this
        software without specific prior written permission.
 
 THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
 INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIRECT,
 INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
 PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
 INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
 THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
-->

<HTML>
<HEAD>
<TITLE>Microchip MPLAB XC8 C Compiler: 16F18055 Support Information</TITLE>
</HEAD>
<BODY>
<h2>16F18055 Support Information</h2>
<h3>XC8-CC #pragma config Usage</h3>
<table bgcolor="lightgray" width="100%" cellpadding="10">
<tbody>
<th colspan="1">
<div align="left"><tt>#pragma config &lt;setting&gt;=&lt;named value&gt;</tt></div>
</th>
<tr bgcolor="white">
<td>For example:<br/><code>// External Oscillator Selection bits : EC (external clock) above 16 MHz<br/>// Reset Oscillator Selection bits : EXTOSC operating per FEXTOSC bits<br/>// Clock Out Enable bit : CLKOUT function is disabled; i/o or oscillator function on OSC2<br/>// VDD Range Analog Calibration Selection bit : Internal analog systems are calibrated for operation between VDD = 2.3 - 5.5V<br/>#pragma config FEXTOSC = ECH, RSTOSC = EXTOSC, CLKOUTEN = OFF, VDDAR = HI</code></td>
</tr>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="10">
<tbody>
<th colspan="1">
<div align="left"><tt>#pragma config &lt;setting&gt;=&lt;literal constant&gt;</tt></div>
</th>
<tr bgcolor="white">
<td>For example:<br/><code>// External Oscillator Selection bits : EC (external clock) above 16 MHz<br/>// Reset Oscillator Selection bits : EXTOSC operating per FEXTOSC bits<br/>// Clock Out Enable bit : CLKOUT function is disabled; i/o or oscillator function on OSC2<br/>// VDD Range Analog Calibration Selection bit : Internal analog systems are calibrated for operation between VDD = 2.3 - 5.5V<br/>#pragma config FEXTOSC = 0x3, RSTOSC = 0x7, CLKOUTEN = 0x1, VDDAR = 0x1</code></td>
</tr>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="10">
<tbody>
<th colspan="1">
<div align="left"><tt>#pragma config &lt;register&gt;=&lt;literal constant&gt;</tt></div>
</th>
<tr bgcolor="white">
<td>For example:<br/><code>// External Oscillator Selection bits : EC (external clock) above 16 MHz<br/>// Reset Oscillator Selection bits : EXTOSC operating per FEXTOSC bits<br/>// Clock Out Enable bit : CLKOUT function is disabled; i/o or oscillator function on OSC2<br/>// VDD Range Analog Calibration Selection bit : Internal analog systems are calibrated for operation between VDD = 2.3 - 5.5V<br/>#pragma config CONFIG1 = 0x3FFF</code></td>
</tr>
<tr bgcolor="white">
<td>For example:<br/><code>// IDLOC @ 0x8000<br/>#pragma config IDLOC0 = 0x16383</code></td>
</tr>
</tbody></table>
<br/>
<h3>PIC-AS config Usage</h3>
<table bgcolor="lightgray" width="100%" cellpadding="10">
<tbody>
<th colspan="1">
<div align="left"><tt>config "&lt;setting&gt;"="&lt;named value&gt;"</tt></div>
</th>
<tr bgcolor="white">
<td>For example:<br/><code>; External Oscillator Selection bits : EC (external clock) above 16 MHz<br/>; Reset Oscillator Selection bits : EXTOSC operating per FEXTOSC bits<br/>; Clock Out Enable bit : CLKOUT function is disabled; i/o or oscillator function on OSC2<br/>; VDD Range Analog Calibration Selection bit : Internal analog systems are calibrated for operation between VDD = 2.3 - 5.5V<br/>config "FEXTOSC" = "ECH", "RSTOSC" = "EXTOSC", "CLKOUTEN" = "OFF", "VDDAR" = "HI"</code></td>
</tr>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="10">
<tbody>
<th colspan="1">
<div align="left"><tt>config "&lt;setting&gt;"=&lt;literal constant&gt;</tt></div>
</th>
<tr bgcolor="white">
<td>For example:<br/><code>; External Oscillator Selection bits : EC (external clock) above 16 MHz<br/>; Reset Oscillator Selection bits : EXTOSC operating per FEXTOSC bits<br/>; Clock Out Enable bit : CLKOUT function is disabled; i/o or oscillator function on OSC2<br/>; VDD Range Analog Calibration Selection bit : Internal analog systems are calibrated for operation between VDD = 2.3 - 5.5V<br/>config "FEXTOSC" = 0x3, "RSTOSC" = 0x7, "CLKOUTEN" = 0x1, "VDDAR" = 0x1</code></td>
</tr>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="10">
<tbody>
<th colspan="1">
<div align="left"><tt>config "&lt;register&gt;"=&lt;literal constant&gt;</tt></div>
</th>
<tr bgcolor="white">
<td>For example:<br/><code>; External Oscillator Selection bits : EC (external clock) above 16 MHz<br/>; Reset Oscillator Selection bits : EXTOSC operating per FEXTOSC bits<br/>; Clock Out Enable bit : CLKOUT function is disabled; i/o or oscillator function on OSC2<br/>; VDD Range Analog Calibration Selection bit : Internal analog systems are calibrated for operation between VDD = 2.3 - 5.5V<br/>config "CONFIG1" = 0x3FFF</code></td>
</tr>
<tr bgcolor="white">
<td>For example:<br/><code>; IDLOC @ 0x8000<br/>config "IDLOC0" = 0x16383</code></td>
</tr>
</tbody></table>
<br/>
<h3>Configuration Registers & Settings</h3>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: CONFIG1 @ 0x8007</div>
</th>
<tr bgcolor="white">
<td width="20%"><b><tt>FEXTOSC</tt></b></td>
<td><b>External Oscillator Selection bits</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ECH</tt></td>
<td>EC (external clock) above 16 MHz</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ECL</tt></td>
<td>EC (external clock) below 16 MHz</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>Oscillator not enabled</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>RSTOSC</tt></b></td>
<td><b>Reset Oscillator Selection bits</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>EXTOSC</tt></td>
<td>EXTOSC operating per FEXTOSC bits</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>HFINTOSC_1MHz</tt></td>
<td>HFINTOSC (1MHz)</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>LFINTOSC</tt></td>
<td>LFINTOSC</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>SOSC</tt></td>
<td>SOSC</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>HFINTOSC_32MHz</tt></td>
<td>HFINTOSC (32 MHz)</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>CLKOUTEN</tt></b></td>
<td><b>Clock Out Enable bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>CLKOUT function is enabled; FOSC/4 clock appears at OSC2</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>CLKOUT function is disabled; i/o or oscillator function on OSC2</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>VDDAR</tt></b></td>
<td><b>VDD Range Analog Calibration Selection bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>HI</tt></td>
<td>Internal analog systems are calibrated for operation between VDD = 2.3 - 5.5V</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>LO</tt></td>
<td>Internal analog systems are calibrated for operation between VDD = 1.8 - 3.6V</td>
</tr>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: CONFIG2 @ 0x8008</div>
</th>
<tr bgcolor="white">
<td width="20%"><b><tt>MCLRE</tt></b></td>
<td><b>Master Clear Enable bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>EXTMCLR</tt></td>
<td>If LVP = 0, MCLR pin is MCLR; If LVP = 1, RA3 pin function is MCLR</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>INTMCLR</tt></td>
<td>If LVP = 0, MCLR is port-defined function; If LVP = 1, RA3 pin function is MCLR</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>PWRTS</tt></b></td>
<td><b>Power-up Timer Selection bits</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>PWRT_OFF</tt></td>
<td>PWRT is disabled</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>PWRT_64</tt></td>
<td>PWRT set at 64 ms</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>PWRT_16</tt></td>
<td>PWRT set at 16 ms</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>PWRT_1</tt></td>
<td>PWRT set at 1 ms</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>WDTE</tt></b></td>
<td><b>WDT Operating Mode bits</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>WDT enabled regardless of Sleep; SEN bit is ignored</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>NSLEEP</tt></td>
<td>WDT enabled when sleep = 0, suspended when Sleep = 1; SEN is ignored</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>SWDTEN</tt></td>
<td>WDT enabled/disabled by SEN bit</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>WDT disabled; SEN is ignored</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>BOREN</tt></b></td>
<td><b>Brown-out Reset Enable bits</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Brown-out Reset enabled, SBOREN bit is ignored</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>NSLEEP</tt></td>
<td>Brown-out Reset enabled while running, disabled in sleep; SBOREN is ignored</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>SBOREN</tt></td>
<td>Brown-out reset enabled according to SBOREN bit</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>Brown-out reset disabled</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>DACAUTOEN</tt></b></td>
<td><b>DAC Buffer Automatic Range Select Enable bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>DAC Buffer reference range is determined by the REFRNG bit</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>DAC Buffer reference range is automatically determined by module hardware</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>BORV</tt></b></td>
<td><b>Brown-out Reset Voltage Selection bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>LO</tt></td>
<td>Brown-out Reset Voltage (VBOR) set to 1.9V</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>HI</tt></td>
<td>Brown-out Reset Voltage (VBOR) is set to 2.85V</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>ZCD</tt></b></td>
<td><b>ZCD Disable bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>ZCD module is disabled; ZCD can be enabled by setting the ZCDSEN bit of ZCDCON</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>ZCD module is always enabled; ZCDMD and ZCDSEN bits are ignored</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>PPS1WAY</tt></b></td>
<td><b>PPSLOCKED One-Way Set Enable bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>The PPSLOCKED bit can be cleared and set only once after an unlocking sequence is executed; once PPSLOCKED is set, all future changes to PPS registers are prevented</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>The PPSLOCKED bit can be set and cleared as needed (unlocking sequence is required)</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>STVREN</tt></b></td>
<td><b>Stack Overflow/Underflow Reset Enable bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Stack Overflow or Underflow will cause a reset</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>Stack Overflow or Underflow will not cause a reset</td>
</tr>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: CONFIG3 @ 0x8009</div>
</th>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: CONFIG4 @ 0x800A</div>
</th>
<tr bgcolor="white">
<td width="20%"><b><tt>BBSIZE</tt></b></td>
<td><b>Boot Block Size Selection bits</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>BB512</tt></td>
<td>512 words boot block size</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>BB1K</tt></td>
<td>1024 words boot block size</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>BB2K</tt></td>
<td>2048 words boot block size</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>BB4K</tt></td>
<td>4096 word boot block size</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>BB8K</tt></td>
<td>8192 word boot block size</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>BB16K</tt></td>
<td>16384 word boot block size</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>BB32K</tt></td>
<td>* half of user program memory</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>BB64K</tt></td>
<td>* half of user program memory</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>BBEN</tt></b></td>
<td><b>Boot Block Enable bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>Boot Block disabled</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Boot Block enabled</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>SAFEN</tt></b></td>
<td><b>Storage Area Flash (SAF) Enable bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>SAF disabled</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>SAF enabled</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>WRTAPP</tt></b></td>
<td><b>Application Block Write-Protection bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>Application Block is NOT write-protected</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Application Block is write-protected</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>WRTB</tt></b></td>
<td><b>Boot Block Write-Protection bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>Boot Block is NOT write-protected</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Boot Block is write-protected</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>WRTC</tt></b></td>
<td><b>Configuration Register Write-Protection bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>Configuration Register is NOT write-protected</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Configuration Register is write-protected</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>WRTD</tt></b></td>
<td><b>Data EEPROM Write-Protection bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>Data EEPROM is NOT write-protected</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Data EEPROM is write-protected</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>WRTSAF</tt></b></td>
<td><b>Storage Area Flash (SAF) Write-Protection bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>SAF is NOT write-protected</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>SAF is write-protected</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>LVP</tt></b></td>
<td><b>Low Voltage Programming Enable bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Low Voltage programming enabled. MCLR/Vpp pin function is MCLR. MCLRE Configuration bit is ignored</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>High Voltage on MCLR/Vpp must be used for programming</td>
</tr>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: CONFIG5 @ 0x800B</div>
</th>
<tr bgcolor="white">
<td width="20%"><b><tt>CP</tt></b></td>
<td><b>Program Flash Memory Code Protection bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>Program Flash Memory code protection is disabled</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Program Flash Memory code protection is enabled</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>CPD</tt></b></td>
<td><b>Data EEPROM Code Protection bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>Data EEPROM code protection is disabled</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Data EEPROM code protection is enabled</td>
</tr>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: IDLOC0 @ 0x8000</div>
</th>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: IDLOC1 @ 0x8001</div>
</th>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: IDLOC2 @ 0x8002</div>
</th>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: IDLOC3 @ 0x8003</div>
</th>
</tbody></table>
<br/>
</BODY>
</HTML>
