$comment
	File created using the following command:
		vcd file EX5.msim.vcd -direction
$end
$date
	Fri May 10 10:26:32 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module EX5_vlg_vec_tst $end
$var reg 1 ! din0 $end
$var reg 1 " din1 $end
$var reg 1 # din2 $end
$var reg 1 $ din3 $end
$var reg 1 % din4 $end
$var reg 1 & din5 $end
$var reg 1 ' din6 $end
$var reg 1 ( din7 $end
$var wire 1 ) dout0 $end
$var wire 1 * dout1 $end
$var wire 1 + dout2 $end
$var wire 1 , sampler $end
$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 4 din5~input_o $end
$var wire 1 5 din1~input_o $end
$var wire 1 6 din3~input_o $end
$var wire 1 7 din7~input_o $end
$var wire 1 8 din6~input_o $end
$var wire 1 9 din2~input_o $end
$var wire 1 : din0~input_o $end
$var wire 1 ; WideOr5~0_combout $end
$var wire 1 < WideOr5~1_combout $end
$var wire 1 = din4~input_o $end
$var wire 1 > WideOr3~0_combout $end
$var wire 1 ? WideOr3~1_combout $end
$var wire 1 @ WideOr1~0_combout $end
$var wire 1 A WideOr1~1_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
x,
0-
1.
x/
10
11
12
03
04
05
06
07
08
09
1:
1;
1<
0=
1>
1?
1@
1A
$end
#10000
0!
1"
0:
15
0,
0;
0<
1)
#20000
1#
0"
19
05
1,
1;
0?
0>
1<
1*
0)
#30000
1$
0#
16
09
0,
0<
0;
1)
#40000
1%
0$
1=
06
1,
1;
1>
0A
0@
1<
1?
1+
0)
0*
#50000
1&
0%
14
0=
0,
0<
0;
1)
#60000
1'
0&
18
04
1,
1;
0?
0>
1<
1*
0)
#70000
1(
0'
17
08
0,
0<
0;
1)
#80000
0(
07
1,
#90000
1(
17
0,
#100000
1'
0(
18
07
1,
1;
1<
0)
#110000
1&
0'
14
08
0,
0<
1>
0;
1?
1)
0*
#120000
1%
0&
1=
04
1,
1;
1<
0)
#130000
1$
0%
16
0=
0,
0<
0?
1@
0;
0>
1A
1)
1*
0+
#140000
1#
0$
19
06
1,
1;
1<
0)
#150000
1"
0#
15
09
0,
0<
1>
0;
1?
1)
0*
#160000
1!
0"
1:
05
1,
1;
1<
0)
#170000
0!
1"
0:
15
0,
0;
0<
1)
#180000
1%
0"
1=
05
1,
1;
0A
0@
1<
1+
0)
#190000
1(
0%
17
0=
0,
0<
0?
0;
0>
1)
1*
#200000
