ARM GAS  /tmp/ccqROsdd.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"ad9520_function.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.init_ad9520_spiport,"ax",%progbits
  18              		.align	1
  19              		.global	init_ad9520_spiport
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	init_ad9520_spiport:
  27              	.LFB130:
  28              		.file 1 "Core/Src/ad9520_function.c"
   1:Core/Src/ad9520_function.c **** #include "ad9520_function.h"
   2:Core/Src/ad9520_function.c **** 
   3:Core/Src/ad9520_function.c **** extern SPI_HandleTypeDef hspi1;
   4:Core/Src/ad9520_function.c **** // ÂàùÂßãÂåñstm32f4Âà∞ad9520ÁöÑspiÊé•Âè£
   5:Core/Src/ad9520_function.c **** 
   6:Core/Src/ad9520_function.c **** // #define spi1_cs_Pin GPIO_PIN_4
   7:Core/Src/ad9520_function.c **** // #define spi1_cs_GPIO_Port GPIOC
   8:Core/Src/ad9520_function.c **** 
   9:Core/Src/ad9520_function.c **** ad9520_regs_t ad9520_regs = {
  10:Core/Src/ad9520_function.c ****     .serial_port_conf = {0x00, 0x00,0x00},
  11:Core/Src/ad9520_function.c ****     .part_id = {0x03, 0x00,0x00},
  12:Core/Src/ad9520_function.c ****     .eeprom_custom_id_0 = {0x05, 0x00   ,0x00},
  13:Core/Src/ad9520_function.c ****     .eeprom_custom_id_1 = {0x06, 0x00   ,0x00},
  14:Core/Src/ad9520_function.c **** 
  15:Core/Src/ad9520_function.c ****     .PFD_charge_pump= {0x010, 0x00  ,0x00},
  16:Core/Src/ad9520_function.c ****     .R_counter_l = {0x011, 0x00 ,0x00},
  17:Core/Src/ad9520_function.c ****     .R_counter_h = {0x012, 0x00 ,0x00},
  18:Core/Src/ad9520_function.c ****     .A_counter = {0x013, 0x00   ,0x00},
  19:Core/Src/ad9520_function.c ****     .B_counter_l = {0x014, 0x00 ,0x00},
  20:Core/Src/ad9520_function.c ****     .B_counter_h = {0x015, 0x00 ,0x00},
  21:Core/Src/ad9520_function.c ****     .pll_ctrl_1 = {0x016, 0x00  ,0x00},
  22:Core/Src/ad9520_function.c ****     .pll_ctrl_2 = {0x017, 0x00  ,0x00},
  23:Core/Src/ad9520_function.c ****     .pll_ctrl_3 = {0x018, 0x00  ,0x00},
  24:Core/Src/ad9520_function.c ****     .pll_ctrl_4 = {0x019, 0x00  ,0x00},
  25:Core/Src/ad9520_function.c ****     .pll_ctrl_5 = {0x01a, 0x00  ,0x00},
  26:Core/Src/ad9520_function.c ****     .pll_ctrl_6 = {0x01b, 0x00  ,0x00},
  27:Core/Src/ad9520_function.c ****     .pll_ctrl_7 = {0x01c, 0x00  ,0x00},
  28:Core/Src/ad9520_function.c ****     .pll_ctrl_8 = {0x01d, 0x00  ,0x00},
  29:Core/Src/ad9520_function.c ****     .pll_ctrl_9 = {0x01e, 0x00  ,0x00},
  30:Core/Src/ad9520_function.c ****     .pll_readback = {0x01f, 0x00    ,0x00},
ARM GAS  /tmp/ccqROsdd.s 			page 2


  31:Core/Src/ad9520_function.c **** 
  32:Core/Src/ad9520_function.c ****     .out0_control = {0x0f0, 0x00    ,0x00},
  33:Core/Src/ad9520_function.c ****     .out1_control = {0x0f1, 0x00    ,0x00},
  34:Core/Src/ad9520_function.c ****     .out2_control = {0x0f2, 0x00    ,0x00},
  35:Core/Src/ad9520_function.c ****     .out3_control = {0x0f3, 0x00    ,0x00},
  36:Core/Src/ad9520_function.c ****     .out4_control = {0x0f4, 0x00    ,0x00},
  37:Core/Src/ad9520_function.c ****     .out5_control = {0x0f5, 0x00    ,0x00},
  38:Core/Src/ad9520_function.c ****     .out6_control = {0x0f6, 0x00    ,0x00},
  39:Core/Src/ad9520_function.c ****     .out7_control = {0x0f7, 0x00    ,0x00},
  40:Core/Src/ad9520_function.c ****     .out8_control = {0x0f8, 0x00    ,0x00},
  41:Core/Src/ad9520_function.c ****     .out9_control = {0x0f9, 0x00    ,0x00},
  42:Core/Src/ad9520_function.c ****     .out10_control = {0x0fa, 0x00   ,0x00},
  43:Core/Src/ad9520_function.c ****     .out11_control = {0x0fb, 0x00   ,0x00},
  44:Core/Src/ad9520_function.c ****     .enable_output_on_csdld_l = {0x0fc, 0x00    ,0x00},
  45:Core/Src/ad9520_function.c ****     .enable_output_on_csdld_h = {0x0fd, 0x00    ,0x00},
  46:Core/Src/ad9520_function.c **** 
  47:Core/Src/ad9520_function.c ****     .divider_0_0 = {0x190, 0x00 ,0x00},
  48:Core/Src/ad9520_function.c ****     .divider_0_1 = {0x191, 0x00,0x00},
  49:Core/Src/ad9520_function.c ****     .divider_0_2 = {0x192, 0x00,0x00},
  50:Core/Src/ad9520_function.c ****     .divider_1_0 = {0x193, 0x00,0x00},
  51:Core/Src/ad9520_function.c ****     .divider_1_1 = {0x194, 0x00,0x00},
  52:Core/Src/ad9520_function.c ****     .divider_1_2 = {0x195, 0x00,0x00},
  53:Core/Src/ad9520_function.c ****     .divider_2_0 = {0x196, 0x00,0x00},
  54:Core/Src/ad9520_function.c ****     .divider_2_1 = {0x197, 0x00,0x00},
  55:Core/Src/ad9520_function.c ****     .divider_2_2 = {0x198, 0x00,0x00},
  56:Core/Src/ad9520_function.c ****     .divider_3_0 = {0x199, 0x00,0x00},
  57:Core/Src/ad9520_function.c ****     .divider_3_1 = {0x19a, 0x00,0x00},
  58:Core/Src/ad9520_function.c ****     .divider_3_2 = {0x19b, 0x00,0x00},
  59:Core/Src/ad9520_function.c **** 
  60:Core/Src/ad9520_function.c ****     .vco_divider = {0x1e0, 0x00,0x00},
  61:Core/Src/ad9520_function.c ****     .input_clks = {0x1e1, 0x00,0x00},
  62:Core/Src/ad9520_function.c ****     
  63:Core/Src/ad9520_function.c ****     .power_down = {0x230, 0x00,0x00},
  64:Core/Src/ad9520_function.c ****     .io_update = {0x232, 0x00,0x00},
  65:Core/Src/ad9520_function.c **** 
  66:Core/Src/ad9520_function.c **** };
  67:Core/Src/ad9520_function.c **** 
  68:Core/Src/ad9520_function.c **** void init_ad9520_spiport(void){
  29              		.loc 1 68 31 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
  69:Core/Src/ad9520_function.c ****     // ÂàùÂßãÂåñspi_csÂºïËÑöÁä∂ÊÄÅÔºåËÆæÁΩÆËøô‰∏™ÂºïËÑö‰∏∫È´òÁîµÂπ≥
  70:Core/Src/ad9520_function.c ****     HAL_GPIO_WritePin(spi1_cs_GPIO_Port, spi1_cs_Pin, GPIO_PIN_SET);
  38              		.loc 1 70 5 view .LVU1
  39 0002 0122     		movs	r2, #1
  40 0004 1021     		movs	r1, #16
  41 0006 0248     		ldr	r0, .L3
  42 0008 FFF7FEFF 		bl	HAL_GPIO_WritePin
  43              	.LVL0:
  71:Core/Src/ad9520_function.c **** }
  44              		.loc 1 71 1 is_stmt 0 view .LVU2
ARM GAS  /tmp/ccqROsdd.s 			page 3


  45 000c 08BD     		pop	{r3, pc}
  46              	.L4:
  47 000e 00BF     		.align	2
  48              	.L3:
  49 0010 00080240 		.word	1073874944
  50              		.cfi_endproc
  51              	.LFE130:
  53              		.section	.text.write_ad9520_reg,"ax",%progbits
  54              		.align	1
  55              		.global	write_ad9520_reg
  56              		.syntax unified
  57              		.thumb
  58              		.thumb_func
  59              		.fpu fpv4-sp-d16
  61              	write_ad9520_reg:
  62              	.LVL1:
  63              	.LFB131:
  72:Core/Src/ad9520_function.c **** 
  73:Core/Src/ad9520_function.c **** // ÂÜôad9520ÂØÑÂ≠òÂô®
  74:Core/Src/ad9520_function.c **** void write_ad9520_reg(uint16_t reg_addr, uint16_t reg_data){
  64              		.loc 1 74 60 is_stmt 1 view -0
  65              		.cfi_startproc
  66              		@ args = 0, pretend = 0, frame = 8
  67              		@ frame_needed = 0, uses_anonymous_args = 0
  68              		.loc 1 74 60 is_stmt 0 view .LVU4
  69 0000 30B5     		push	{r4, r5, lr}
  70              	.LCFI1:
  71              		.cfi_def_cfa_offset 12
  72              		.cfi_offset 4, -12
  73              		.cfi_offset 5, -8
  74              		.cfi_offset 14, -4
  75 0002 83B0     		sub	sp, sp, #12
  76              	.LCFI2:
  77              		.cfi_def_cfa_offset 24
  78 0004 ADF80600 		strh	r0, [sp, #6]	@ movhi
  79 0008 ADF80410 		strh	r1, [sp, #4]	@ movhi
  75:Core/Src/ad9520_function.c ****     // 1. ËÆæÁΩÆspi_csÂºïËÑö‰∏∫‰ΩéÁîµÂπ≥
  76:Core/Src/ad9520_function.c ****     HAL_Delay(2);
  80              		.loc 1 76 5 is_stmt 1 view .LVU5
  81 000c 0220     		movs	r0, #2
  82              	.LVL2:
  83              		.loc 1 76 5 is_stmt 0 view .LVU6
  84 000e FFF7FEFF 		bl	HAL_Delay
  85              	.LVL3:
  77:Core/Src/ad9520_function.c ****     HAL_GPIO_WritePin(spi1_cs_GPIO_Port, spi1_cs_Pin, GPIO_PIN_RESET);
  86              		.loc 1 77 5 is_stmt 1 view .LVU7
  87 0012 124C     		ldr	r4, .L7
  88 0014 0022     		movs	r2, #0
  89 0016 1021     		movs	r1, #16
  90 0018 2046     		mov	r0, r4
  91 001a FFF7FEFF 		bl	HAL_GPIO_WritePin
  92              	.LVL4:
  78:Core/Src/ad9520_function.c ****     // 2. ÂèëÈÄÅÂØÑÂ≠òÂô®Âú∞ÂùÄ
  79:Core/Src/ad9520_function.c ****     HAL_Delay(3);
  93              		.loc 1 79 5 view .LVU8
  94 001e 0320     		movs	r0, #3
  95 0020 FFF7FEFF 		bl	HAL_Delay
ARM GAS  /tmp/ccqROsdd.s 			page 4


  96              	.LVL5:
  80:Core/Src/ad9520_function.c ****     HAL_SPI_Transmit(&hspi1, (uint8_t *)&reg_addr, 1, 100);
  97              		.loc 1 80 5 view .LVU9
  98 0024 0E4D     		ldr	r5, .L7+4
  99 0026 6423     		movs	r3, #100
 100 0028 0122     		movs	r2, #1
 101 002a 0DF10601 		add	r1, sp, #6
 102 002e 2846     		mov	r0, r5
 103 0030 FFF7FEFF 		bl	HAL_SPI_Transmit
 104              	.LVL6:
  81:Core/Src/ad9520_function.c ****     // 3. ÂèëÈÄÅÂØÑÂ≠òÂô®Êï∞ÊçÆ
  82:Core/Src/ad9520_function.c ****     HAL_SPI_Transmit(&hspi1, (uint8_t *)&reg_data, 1, 100);
 105              		.loc 1 82 5 view .LVU10
 106 0034 6423     		movs	r3, #100
 107 0036 0122     		movs	r2, #1
 108 0038 01A9     		add	r1, sp, #4
 109 003a 2846     		mov	r0, r5
 110 003c FFF7FEFF 		bl	HAL_SPI_Transmit
 111              	.LVL7:
  83:Core/Src/ad9520_function.c ****     // 4. ËÆæÁΩÆspi_csÂºïËÑö‰∏∫È´òÁîµÂπ≥
  84:Core/Src/ad9520_function.c ****     HAL_Delay(3);
 112              		.loc 1 84 5 view .LVU11
 113 0040 0320     		movs	r0, #3
 114 0042 FFF7FEFF 		bl	HAL_Delay
 115              	.LVL8:
  85:Core/Src/ad9520_function.c ****     HAL_GPIO_WritePin(spi1_cs_GPIO_Port, spi1_cs_Pin, GPIO_PIN_SET);
 116              		.loc 1 85 5 view .LVU12
 117 0046 0122     		movs	r2, #1
 118 0048 1021     		movs	r1, #16
 119 004a 2046     		mov	r0, r4
 120 004c FFF7FEFF 		bl	HAL_GPIO_WritePin
 121              	.LVL9:
  86:Core/Src/ad9520_function.c ****     HAL_Delay(2);
 122              		.loc 1 86 5 view .LVU13
 123 0050 0220     		movs	r0, #2
 124 0052 FFF7FEFF 		bl	HAL_Delay
 125              	.LVL10:
  87:Core/Src/ad9520_function.c **** }
 126              		.loc 1 87 1 is_stmt 0 view .LVU14
 127 0056 03B0     		add	sp, sp, #12
 128              	.LCFI3:
 129              		.cfi_def_cfa_offset 12
 130              		@ sp needed
 131 0058 30BD     		pop	{r4, r5, pc}
 132              	.L8:
 133 005a 00BF     		.align	2
 134              	.L7:
 135 005c 00080240 		.word	1073874944
 136 0060 00000000 		.word	hspi1
 137              		.cfi_endproc
 138              	.LFE131:
 140              		.section	.text.read_ad9520_reg,"ax",%progbits
 141              		.align	1
 142              		.global	read_ad9520_reg
 143              		.syntax unified
 144              		.thumb
 145              		.thumb_func
ARM GAS  /tmp/ccqROsdd.s 			page 5


 146              		.fpu fpv4-sp-d16
 148              	read_ad9520_reg:
 149              	.LVL11:
 150              	.LFB132:
  88:Core/Src/ad9520_function.c **** // ËØªad9520ÂØÑÂ≠òÂô®
  89:Core/Src/ad9520_function.c **** void read_ad9520_reg(uint16_t reg_addr, uint16_t *reg_data){
 151              		.loc 1 89 60 is_stmt 1 view -0
 152              		.cfi_startproc
 153              		@ args = 0, pretend = 0, frame = 8
 154              		@ frame_needed = 0, uses_anonymous_args = 0
 155              		.loc 1 89 60 is_stmt 0 view .LVU16
 156 0000 70B5     		push	{r4, r5, r6, lr}
 157              	.LCFI4:
 158              		.cfi_def_cfa_offset 16
 159              		.cfi_offset 4, -16
 160              		.cfi_offset 5, -12
 161              		.cfi_offset 6, -8
 162              		.cfi_offset 14, -4
 163 0002 82B0     		sub	sp, sp, #8
 164              	.LCFI5:
 165              		.cfi_def_cfa_offset 24
 166 0004 0C46     		mov	r4, r1
 167 0006 ADF80600 		strh	r0, [sp, #6]	@ movhi
  90:Core/Src/ad9520_function.c ****     //uint16_t read_data;
  91:Core/Src/ad9520_function.c ****     // 1. ËÆæÁΩÆspi_csÂºïËÑö‰∏∫‰ΩéÁîµÂπ≥
  92:Core/Src/ad9520_function.c ****     //HAL_Delay(2);
  93:Core/Src/ad9520_function.c ****     HAL_GPIO_WritePin(spi1_cs_GPIO_Port, spi1_cs_Pin, GPIO_PIN_RESET);
 168              		.loc 1 93 5 is_stmt 1 view .LVU17
 169 000a 0D4D     		ldr	r5, .L11
 170 000c 0022     		movs	r2, #0
 171 000e 1021     		movs	r1, #16
 172              	.LVL12:
 173              		.loc 1 93 5 is_stmt 0 view .LVU18
 174 0010 2846     		mov	r0, r5
 175              	.LVL13:
 176              		.loc 1 93 5 view .LVU19
 177 0012 FFF7FEFF 		bl	HAL_GPIO_WritePin
 178              	.LVL14:
  94:Core/Src/ad9520_function.c ****     // 2. ÂèëÈÄÅÂØÑÂ≠òÂô®Âú∞ÂùÄ
  95:Core/Src/ad9520_function.c ****     //HAL_Delay(1);
  96:Core/Src/ad9520_function.c ****     HAL_SPI_Transmit(&hspi1, (uint8_t *)&reg_addr, 1, 100);
 179              		.loc 1 96 5 is_stmt 1 view .LVU20
 180 0016 0B4E     		ldr	r6, .L11+4
 181 0018 6423     		movs	r3, #100
 182 001a 0122     		movs	r2, #1
 183 001c 0DF10601 		add	r1, sp, #6
 184 0020 3046     		mov	r0, r6
 185 0022 FFF7FEFF 		bl	HAL_SPI_Transmit
 186              	.LVL15:
  97:Core/Src/ad9520_function.c ****     // 3. ÂèëÈÄÅÂØÑÂ≠òÂô®Êï∞ÊçÆ
  98:Core/Src/ad9520_function.c ****     HAL_SPI_Receive(&hspi1, (uint8_t *)reg_data, 1, 100);
 187              		.loc 1 98 5 view .LVU21
 188 0026 6423     		movs	r3, #100
 189 0028 0122     		movs	r2, #1
 190 002a 2146     		mov	r1, r4
 191 002c 3046     		mov	r0, r6
 192 002e FFF7FEFF 		bl	HAL_SPI_Receive
ARM GAS  /tmp/ccqROsdd.s 			page 6


 193              	.LVL16:
  99:Core/Src/ad9520_function.c ****     // 4. ËÆæÁΩÆspi_csÂºïËÑö‰∏∫È´òÁîµÂπ≥
 100:Core/Src/ad9520_function.c ****     //HAL_Delay(1);
 101:Core/Src/ad9520_function.c ****     HAL_GPIO_WritePin(spi1_cs_GPIO_Port, spi1_cs_Pin, GPIO_PIN_SET);
 194              		.loc 1 101 5 view .LVU22
 195 0032 0122     		movs	r2, #1
 196 0034 1021     		movs	r1, #16
 197 0036 2846     		mov	r0, r5
 198 0038 FFF7FEFF 		bl	HAL_GPIO_WritePin
 199              	.LVL17:
 102:Core/Src/ad9520_function.c ****    // HAL_Delay(2);
 103:Core/Src/ad9520_function.c ****     //return read_data;
 104:Core/Src/ad9520_function.c **** }
 200              		.loc 1 104 1 is_stmt 0 view .LVU23
 201 003c 02B0     		add	sp, sp, #8
 202              	.LCFI6:
 203              		.cfi_def_cfa_offset 16
 204              		@ sp needed
 205 003e 70BD     		pop	{r4, r5, r6, pc}
 206              	.LVL18:
 207              	.L12:
 208              		.loc 1 104 1 view .LVU24
 209              		.align	2
 210              	.L11:
 211 0040 00080240 		.word	1073874944
 212 0044 00000000 		.word	hspi1
 213              		.cfi_endproc
 214              	.LFE132:
 216              		.section	.text.read_ad9520_all_regs_setdefaultVal,"ax",%progbits
 217              		.align	1
 218              		.global	read_ad9520_all_regs_setdefaultVal
 219              		.syntax unified
 220              		.thumb
 221              		.thumb_func
 222              		.fpu fpv4-sp-d16
 224              	read_ad9520_all_regs_setdefaultVal:
 225              	.LVL19:
 226              	.LFB133:
 105:Core/Src/ad9520_function.c **** 
 106:Core/Src/ad9520_function.c **** // ËØªad9520ÊâÄÊúâÂØÑÂ≠òÂô®ÁöÑÈªòËÆ§ÂÄº,Âπ∂‰øùÂ≠òÂà∞ad9520_regsÊï∞ÁªÑ‰∏≠ÁöÑreg_setvalÊàêÂëò‰∏≠
 107:Core/Src/ad9520_function.c **** // setDefaultVal: 0:‰∏ç‰øùÂ≠òÈªòËÆ§ÂÄºÔºå1:‰øùÂ≠òÈªòËÆ§ÂÄº
 108:Core/Src/ad9520_function.c **** #define SAVE_DEFAULT_VAL 1
 109:Core/Src/ad9520_function.c **** #define NOT_SAVE_DEFAULT_VAL 0
 110:Core/Src/ad9520_function.c **** void read_ad9520_all_regs_setdefaultVal(uint32_t setDefaultVal){
 227              		.loc 1 110 64 is_stmt 1 view -0
 228              		.cfi_startproc
 229              		@ args = 0, pretend = 0, frame = 8
 230              		@ frame_needed = 0, uses_anonymous_args = 0
 231              		.loc 1 110 64 is_stmt 0 view .LVU26
 232 0000 70B5     		push	{r4, r5, r6, lr}
 233              	.LCFI7:
 234              		.cfi_def_cfa_offset 16
 235              		.cfi_offset 4, -16
 236              		.cfi_offset 5, -12
 237              		.cfi_offset 6, -8
 238              		.cfi_offset 14, -4
 239 0002 82B0     		sub	sp, sp, #8
ARM GAS  /tmp/ccqROsdd.s 			page 7


 240              	.LCFI8:
 241              		.cfi_def_cfa_offset 24
 242 0004 0646     		mov	r6, r0
 111:Core/Src/ad9520_function.c ****     int32_t i;
 243              		.loc 1 111 5 is_stmt 1 view .LVU27
 112:Core/Src/ad9520_function.c ****     int32_t sizes = sizeof(ad9520_regs)/sizeof(struct ad9520_reg);
 244              		.loc 1 112 5 view .LVU28
 245              	.LVL20:
 113:Core/Src/ad9520_function.c ****     uint16_t tmp_add_read1byte, tmp_data_read1byte;
 246              		.loc 1 113 5 view .LVU29
 114:Core/Src/ad9520_function.c ****     ad9520_reg_t *pad9520_reg = (ad9520_reg_t *)(&ad9520_regs);
 247              		.loc 1 114 5 view .LVU30
 115:Core/Src/ad9520_function.c ****     for(i=0; i<sizes; i++){
 248              		.loc 1 115 5 view .LVU31
 249              		.loc 1 115 10 is_stmt 0 view .LVU32
 250 0006 0024     		movs	r4, #0
 251              		.loc 1 115 5 view .LVU33
 252 0008 00E0     		b	.L14
 253              	.LVL21:
 254              	.L15:
 255              		.loc 1 115 23 is_stmt 1 discriminator 2 view .LVU34
 256              		.loc 1 115 24 is_stmt 0 discriminator 2 view .LVU35
 257 000a 0134     		adds	r4, r4, #1
 258              	.LVL22:
 259              	.L14:
 260              		.loc 1 115 14 is_stmt 1 discriminator 1 view .LVU36
 261              		.loc 1 115 5 is_stmt 0 discriminator 1 view .LVU37
 262 000c 312C     		cmp	r4, #49
 263 000e 14DC     		bgt	.L18
 116:Core/Src/ad9520_function.c ****         tmp_add_read1byte = (pad9520_reg+i)->reg_addr | RD_OPR2;
 264              		.loc 1 116 9 is_stmt 1 view .LVU38
 265              		.loc 1 116 41 is_stmt 0 view .LVU39
 266 0010 0B4B     		ldr	r3, .L19
 267 0012 04EB4402 		add	r2, r4, r4, lsl #1
 268 0016 03EB4205 		add	r5, r3, r2, lsl #1
 269              		.loc 1 116 44 view .LVU40
 270 001a 33F81200 		ldrh	r0, [r3, r2, lsl #1]
 271              	.LVL23:
 117:Core/Src/ad9520_function.c ****         
 118:Core/Src/ad9520_function.c ****         read_ad9520_reg(tmp_add_read1byte, &tmp_data_read1byte);
 272              		.loc 1 118 9 is_stmt 1 view .LVU41
 273 001e 0DF10601 		add	r1, sp, #6
 274 0022 40F42040 		orr	r0, r0, #40960
 275              	.LVL24:
 276              		.loc 1 118 9 is_stmt 0 view .LVU42
 277 0026 FFF7FEFF 		bl	read_ad9520_reg
 278              	.LVL25:
 119:Core/Src/ad9520_function.c ****         (pad9520_reg+i)->reg_data = tmp_data_read1byte>>8;
 279              		.loc 1 119 9 is_stmt 1 view .LVU43
 280              		.loc 1 119 35 is_stmt 0 view .LVU44
 281 002a BDF80630 		ldrh	r3, [sp, #6]
 282 002e 1B0A     		lsrs	r3, r3, #8
 283 0030 6B80     		strh	r3, [r5, #2]	@ movhi
 120:Core/Src/ad9520_function.c ****         if(setDefaultVal == 1){
 284              		.loc 1 120 9 is_stmt 1 view .LVU45
 285              		.loc 1 120 11 is_stmt 0 view .LVU46
 286 0032 012E     		cmp	r6, #1
ARM GAS  /tmp/ccqROsdd.s 			page 8


 287 0034 E9D1     		bne	.L15
 121:Core/Src/ad9520_function.c ****             (pad9520_reg+i)->reg_setval = (pad9520_reg+i)->reg_data;
 288              		.loc 1 121 13 is_stmt 1 view .LVU47
 289              		.loc 1 121 41 is_stmt 0 view .LVU48
 290 0036 AB80     		strh	r3, [r5, #4]	@ movhi
 291 0038 E7E7     		b	.L15
 292              	.L18:
 122:Core/Src/ad9520_function.c ****         }
 123:Core/Src/ad9520_function.c **** 
 124:Core/Src/ad9520_function.c ****     }
 125:Core/Src/ad9520_function.c **** }
 293              		.loc 1 125 1 view .LVU49
 294 003a 02B0     		add	sp, sp, #8
 295              	.LCFI9:
 296              		.cfi_def_cfa_offset 16
 297              		@ sp needed
 298 003c 70BD     		pop	{r4, r5, r6, pc}
 299              	.LVL26:
 300              	.L20:
 301              		.loc 1 125 1 view .LVU50
 302 003e 00BF     		.align	2
 303              	.L19:
 304 0040 00000000 		.word	.LANCHOR0
 305              		.cfi_endproc
 306              	.LFE133:
 308              		.section	.text.update_ad9520_regs,"ax",%progbits
 309              		.align	1
 310              		.global	update_ad9520_regs
 311              		.syntax unified
 312              		.thumb
 313              		.thumb_func
 314              		.fpu fpv4-sp-d16
 316              	update_ad9520_regs:
 317              	.LFB134:
 126:Core/Src/ad9520_function.c **** 
 127:Core/Src/ad9520_function.c **** 
 128:Core/Src/ad9520_function.c **** 
 129:Core/Src/ad9520_function.c **** void update_ad9520_regs(void){
 318              		.loc 1 129 30 is_stmt 1 view -0
 319              		.cfi_startproc
 320              		@ args = 0, pretend = 0, frame = 0
 321              		@ frame_needed = 0, uses_anonymous_args = 0
 322 0000 10B5     		push	{r4, lr}
 323              	.LCFI10:
 324              		.cfi_def_cfa_offset 8
 325              		.cfi_offset 4, -8
 326              		.cfi_offset 14, -4
 130:Core/Src/ad9520_function.c ****     //write_ad9520_reg(ad9520_regs.serial_port_conf.reg_addr|WR_OPR2, 0xa0a0); //set spi sdo mode
 131:Core/Src/ad9520_function.c ****     //HAL_Delay(30);
 132:Core/Src/ad9520_function.c ****     //write_ad9520_reg(ad9520_regs.io_update.reg_addr|WR_OPR2, 0x0000);
 133:Core/Src/ad9520_function.c ****     //HAL_Delay(30);
 134:Core/Src/ad9520_function.c ****     write_ad9520_reg(ad9520_regs.io_update.reg_addr|WR_OPR2, 0x0100);
 327              		.loc 1 134 5 view .LVU52
 328              		.loc 1 134 43 is_stmt 0 view .LVU53
 329 0002 084C     		ldr	r4, .L23
 330 0004 B4F82601 		ldrh	r0, [r4, #294]
 331              		.loc 1 134 5 view .LVU54
ARM GAS  /tmp/ccqROsdd.s 			page 9


 332 0008 4FF48071 		mov	r1, #256
 333 000c 40F40050 		orr	r0, r0, #8192
 334 0010 FFF7FEFF 		bl	write_ad9520_reg
 335              	.LVL27:
 135:Core/Src/ad9520_function.c ****     //HAL_Delay(30);
 136:Core/Src/ad9520_function.c ****     write_ad9520_reg(ad9520_regs.io_update.reg_addr|WR_OPR2, 0x0000);
 336              		.loc 1 136 5 is_stmt 1 view .LVU55
 337              		.loc 1 136 43 is_stmt 0 view .LVU56
 338 0014 B4F82601 		ldrh	r0, [r4, #294]
 339              		.loc 1 136 5 view .LVU57
 340 0018 0021     		movs	r1, #0
 341 001a 40F40050 		orr	r0, r0, #8192
 342 001e FFF7FEFF 		bl	write_ad9520_reg
 343              	.LVL28:
 137:Core/Src/ad9520_function.c **** }
 344              		.loc 1 137 1 view .LVU58
 345 0022 10BD     		pop	{r4, pc}
 346              	.L24:
 347              		.align	2
 348              	.L23:
 349 0024 00000000 		.word	.LANCHOR0
 350              		.cfi_endproc
 351              	.LFE134:
 353              		.section	.text.set_ad9520_spiport,"ax",%progbits
 354              		.align	1
 355              		.global	set_ad9520_spiport
 356              		.syntax unified
 357              		.thumb
 358              		.thumb_func
 359              		.fpu fpv4-sp-d16
 361              	set_ad9520_spiport:
 362              	.LFB135:
 138:Core/Src/ad9520_function.c **** 
 139:Core/Src/ad9520_function.c **** //ËÆæÁΩÆad9520ÁöÑspiÁ´ØÂè£
 140:Core/Src/ad9520_function.c **** void set_ad9520_spiport(void){
 363              		.loc 1 140 30 is_stmt 1 view -0
 364              		.cfi_startproc
 365              		@ args = 0, pretend = 0, frame = 0
 366              		@ frame_needed = 0, uses_anonymous_args = 0
 367 0000 10B5     		push	{r4, lr}
 368              	.LCFI11:
 369              		.cfi_def_cfa_offset 8
 370              		.cfi_offset 4, -8
 371              		.cfi_offset 14, -4
 141:Core/Src/ad9520_function.c **** 
 142:Core/Src/ad9520_function.c ****     write_ad9520_reg(ad9520_regs.serial_port_conf.reg_addr|WR_OPR2, 0x0202); //soft reset
 372              		.loc 1 142 5 view .LVU60
 373              		.loc 1 142 50 is_stmt 0 view .LVU61
 374 0002 134C     		ldr	r4, .L27
 375 0004 2088     		ldrh	r0, [r4]
 376              		.loc 1 142 5 view .LVU62
 377 0006 40F20221 		movw	r1, #514
 378 000a 40F40050 		orr	r0, r0, #8192
 379 000e FFF7FEFF 		bl	write_ad9520_reg
 380              	.LVL29:
 143:Core/Src/ad9520_function.c ****     //HAL_Delay(30);
 144:Core/Src/ad9520_function.c ****     write_ad9520_reg(ad9520_regs.serial_port_conf.reg_addr|WR_OPR2, 0xa0a0); //set spi sdo mode
ARM GAS  /tmp/ccqROsdd.s 			page 10


 381              		.loc 1 144 5 is_stmt 1 view .LVU63
 382              		.loc 1 144 50 is_stmt 0 view .LVU64
 383 0012 2088     		ldrh	r0, [r4]
 384              		.loc 1 144 5 view .LVU65
 385 0014 4AF2A001 		movw	r1, #41120
 386 0018 40F40050 		orr	r0, r0, #8192
 387 001c FFF7FEFF 		bl	write_ad9520_reg
 388              	.LVL30:
 145:Core/Src/ad9520_function.c ****     //HAL_Delay(30);
 146:Core/Src/ad9520_function.c ****     write_ad9520_reg(ad9520_regs.io_update.reg_addr|WR_OPR2, 0x0000);
 389              		.loc 1 146 5 is_stmt 1 view .LVU66
 390              		.loc 1 146 43 is_stmt 0 view .LVU67
 391 0020 B4F82601 		ldrh	r0, [r4, #294]
 392              		.loc 1 146 5 view .LVU68
 393 0024 0021     		movs	r1, #0
 394 0026 40F40050 		orr	r0, r0, #8192
 395 002a FFF7FEFF 		bl	write_ad9520_reg
 396              	.LVL31:
 147:Core/Src/ad9520_function.c ****     //HAL_Delay(30);
 148:Core/Src/ad9520_function.c ****     write_ad9520_reg(ad9520_regs.io_update.reg_addr|WR_OPR2, 0x0100);
 397              		.loc 1 148 5 is_stmt 1 view .LVU69
 398              		.loc 1 148 43 is_stmt 0 view .LVU70
 399 002e B4F82601 		ldrh	r0, [r4, #294]
 400              		.loc 1 148 5 view .LVU71
 401 0032 4FF48071 		mov	r1, #256
 402 0036 40F40050 		orr	r0, r0, #8192
 403 003a FFF7FEFF 		bl	write_ad9520_reg
 404              	.LVL32:
 149:Core/Src/ad9520_function.c ****     //HAL_Delay(30);
 150:Core/Src/ad9520_function.c ****     write_ad9520_reg(ad9520_regs.io_update.reg_addr|WR_OPR2, 0x0000);
 405              		.loc 1 150 5 is_stmt 1 view .LVU72
 406              		.loc 1 150 43 is_stmt 0 view .LVU73
 407 003e B4F82601 		ldrh	r0, [r4, #294]
 408              		.loc 1 150 5 view .LVU74
 409 0042 0021     		movs	r1, #0
 410 0044 40F40050 		orr	r0, r0, #8192
 411 0048 FFF7FEFF 		bl	write_ad9520_reg
 412              	.LVL33:
 151:Core/Src/ad9520_function.c ****     //HAL_Delay(30);
 152:Core/Src/ad9520_function.c ****     
 153:Core/Src/ad9520_function.c **** 
 154:Core/Src/ad9520_function.c **** }
 413              		.loc 1 154 1 view .LVU75
 414 004c 10BD     		pop	{r4, pc}
 415              	.L28:
 416 004e 00BF     		.align	2
 417              	.L27:
 418 0050 00000000 		.word	.LANCHOR0
 419              		.cfi_endproc
 420              	.LFE135:
 422              		.section	.text.set_ad9520_eeprom_custom_id_reg,"ax",%progbits
 423              		.align	1
 424              		.global	set_ad9520_eeprom_custom_id_reg
 425              		.syntax unified
 426              		.thumb
 427              		.thumb_func
 428              		.fpu fpv4-sp-d16
ARM GAS  /tmp/ccqROsdd.s 			page 11


 430              	set_ad9520_eeprom_custom_id_reg:
 431              	.LVL34:
 432              	.LFB136:
 155:Core/Src/ad9520_function.c **** 
 156:Core/Src/ad9520_function.c **** //ËÆæÁΩÆad9520ÁöÑEEPROM custom id reg
 157:Core/Src/ad9520_function.c **** void set_ad9520_eeprom_custom_id_reg(uint16_t custom_id){
 433              		.loc 1 157 57 is_stmt 1 view -0
 434              		.cfi_startproc
 435              		@ args = 0, pretend = 0, frame = 0
 436              		@ frame_needed = 0, uses_anonymous_args = 0
 437              		.loc 1 157 57 is_stmt 0 view .LVU77
 438 0000 08B5     		push	{r3, lr}
 439              	.LCFI12:
 440              		.cfi_def_cfa_offset 8
 441              		.cfi_offset 3, -8
 442              		.cfi_offset 14, -4
 443 0002 0146     		mov	r1, r0
 158:Core/Src/ad9520_function.c **** 
 159:Core/Src/ad9520_function.c ****     write_ad9520_reg(ad9520_regs.eeprom_custom_id_1.reg_addr|WR_OPR2, custom_id);
 444              		.loc 1 159 5 is_stmt 1 view .LVU78
 445              		.loc 1 159 52 is_stmt 0 view .LVU79
 446 0004 034B     		ldr	r3, .L31
 447 0006 588A     		ldrh	r0, [r3, #18]
 448              	.LVL35:
 449              		.loc 1 159 5 view .LVU80
 450 0008 40F40050 		orr	r0, r0, #8192
 451 000c FFF7FEFF 		bl	write_ad9520_reg
 452              	.LVL36:
 160:Core/Src/ad9520_function.c **** 
 161:Core/Src/ad9520_function.c **** }
 453              		.loc 1 161 1 view .LVU81
 454 0010 08BD     		pop	{r3, pc}
 455              	.L32:
 456 0012 00BF     		.align	2
 457              	.L31:
 458 0014 00000000 		.word	.LANCHOR0
 459              		.cfi_endproc
 460              	.LFE136:
 462              		.section	.text.set_custom_val,"ax",%progbits
 463              		.align	1
 464              		.global	set_custom_val
 465              		.syntax unified
 466              		.thumb
 467              		.thumb_func
 468              		.fpu fpv4-sp-d16
 470              	set_custom_val:
 471              	.LVL37:
 472              	.LFB137:
 162:Core/Src/ad9520_function.c **** 
 163:Core/Src/ad9520_function.c **** //ËÆæÁΩÆad9520ÂØÑÂ≠òÂô®ÁöÑÁî®Êà∑ÂÄº
 164:Core/Src/ad9520_function.c **** // setPumpUpDown: 0:ËÆæÁΩÆPump Up, 1:ËÆæÁΩÆPump Down
 165:Core/Src/ad9520_function.c **** #define PUMP_UP 0
 166:Core/Src/ad9520_function.c **** #define PUMP_DOWN 1
 167:Core/Src/ad9520_function.c **** #define PUMP_NAL 2
 168:Core/Src/ad9520_function.c **** void set_custom_val(uint32_t setPumpUpDown){
 473              		.loc 1 168 44 is_stmt 1 view -0
 474              		.cfi_startproc
ARM GAS  /tmp/ccqROsdd.s 			page 12


 475              		@ args = 0, pretend = 0, frame = 8
 476              		@ frame_needed = 0, uses_anonymous_args = 0
 477              		.loc 1 168 44 is_stmt 0 view .LVU83
 478 0000 70B5     		push	{r4, r5, r6, lr}
 479              	.LCFI13:
 480              		.cfi_def_cfa_offset 16
 481              		.cfi_offset 4, -16
 482              		.cfi_offset 5, -12
 483              		.cfi_offset 6, -8
 484              		.cfi_offset 14, -4
 485 0002 82B0     		sub	sp, sp, #8
 486              	.LCFI14:
 487              		.cfi_def_cfa_offset 24
 169:Core/Src/ad9520_function.c ****     
 170:Core/Src/ad9520_function.c ****    //#if 0 //pptÂÆûÈ™åËÆ∞ÂΩï1 1.È™åËØÅclkÂçïÁ´ØËæìÂÖ•Ôºåoutput9AËæìÂá∫
 171:Core/Src/ad9520_function.c ****     //set clk ditribution < 1600MHz mode 1 pptÂÆûÈ™åËÆ∞ÂΩï1 1.È™åËØÅclkÂçïÁ´ØËæìÂÖ•Ôºåoutput9AËæìÂá
 172:Core/Src/ad9520_function.c ****    // ad9520_regs.PFD_charge_pump.reg_setval = ad9520_regs.PFD_charge_pump.reg_setval | ((0x1)); //
 173:Core/Src/ad9520_function.c ****     ad9520_regs.input_clks.reg_setval = ad9520_regs.input_clks.reg_setval | (0x1); // 0x1e1[0] = 1
 488              		.loc 1 173 5 is_stmt 1 view .LVU84
 489              		.loc 1 173 63 is_stmt 0 view .LVU85
 490 0004 CE4A     		ldr	r2, .L51
 491 0006 B2F81E31 		ldrh	r3, [r2, #286]
 492              		.loc 1 173 39 view .LVU86
 493 000a 43F00103 		orr	r3, r3, #1
 174:Core/Src/ad9520_function.c ****     ad9520_regs.input_clks.reg_setval = ad9520_regs.input_clks.reg_setval & (~(0x2)); // 0x1e1[4] =
 494              		.loc 1 174 5 is_stmt 1 view .LVU87
 495              		.loc 1 174 75 is_stmt 0 view .LVU88
 496 000e 23F00203 		bic	r3, r3, #2
 497 0012 9BB2     		uxth	r3, r3
 175:Core/Src/ad9520_function.c ****     ad9520_regs.out9_control.reg_setval = 0xee;
 498              		.loc 1 175 5 is_stmt 1 view .LVU89
 499              		.loc 1 175 41 is_stmt 0 view .LVU90
 500 0014 EE21     		movs	r1, #238
 501 0016 A2F8B210 		strh	r1, [r2, #178]	@ movhi
 176:Core/Src/ad9520_function.c ****     ad9520_regs.out0_control.reg_setval = 0xee;
 502              		.loc 1 176 5 is_stmt 1 view .LVU91
 503              		.loc 1 176 41 is_stmt 0 view .LVU92
 504 001a A2F87C10 		strh	r1, [r2, #124]	@ movhi
 177:Core/Src/ad9520_function.c **** 
 178:Core/Src/ad9520_function.c ****     ad9520_regs.divider_0_0.reg_setval = 0x00;
 505              		.loc 1 178 5 is_stmt 1 view .LVU93
 506              		.loc 1 178 40 is_stmt 0 view .LVU94
 507 001e 0024     		movs	r4, #0
 508 0020 A2F8D040 		strh	r4, [r2, #208]	@ movhi
 179:Core/Src/ad9520_function.c ****     ad9520_regs.divider_0_1.reg_setval = ad9520_regs.divider_0_1.reg_setval | 0x80;
 509              		.loc 1 179 5 is_stmt 1 view .LVU95
 510              		.loc 1 179 65 is_stmt 0 view .LVU96
 511 0024 B2F8D610 		ldrh	r1, [r2, #214]
 512              		.loc 1 179 40 view .LVU97
 513 0028 41F08001 		orr	r1, r1, #128
 514 002c A2F8D610 		strh	r1, [r2, #214]	@ movhi
 180:Core/Src/ad9520_function.c **** 	
 181:Core/Src/ad9520_function.c **** 	//2024.3.8 for output9pin clk 
 182:Core/Src/ad9520_function.c **** 		ad9520_regs.divider_3_0.reg_setval = 0x22;
 515              		.loc 1 182 3 is_stmt 1 view .LVU98
 516              		.loc 1 182 38 is_stmt 0 view .LVU99
 517 0030 2221     		movs	r1, #34
ARM GAS  /tmp/ccqROsdd.s 			page 13


 518 0032 A2F80611 		strh	r1, [r2, #262]	@ movhi
 183:Core/Src/ad9520_function.c **** 		//ad9520_regs.divider_3_1.reg_setval = ad9520_regs.divider_3_1.reg_setval | 0x80;
 184:Core/Src/ad9520_function.c **** //    ad9520_regs.divider_3_0.reg_setval = 0x00;
 185:Core/Src/ad9520_function.c **** //    ad9520_regs.divider_3_1.reg_setval = ad9520_regs.divider_3_1.reg_setval | 0x80;
 186:Core/Src/ad9520_function.c **** 
 187:Core/Src/ad9520_function.c ****     ad9520_regs.vco_divider.reg_setval = 0x00;
 519              		.loc 1 187 5 is_stmt 1 view .LVU100
 520              		.loc 1 187 40 is_stmt 0 view .LVU101
 521 0036 A2F81841 		strh	r4, [r2, #280]	@ movhi
 188:Core/Src/ad9520_function.c ****     
 189:Core/Src/ad9520_function.c ****    //#endif
 190:Core/Src/ad9520_function.c ****    
 191:Core/Src/ad9520_function.c **** 
 192:Core/Src/ad9520_function.c ****     /*#if 0 //2023 8Êúà‰πãÂâçÁöÑÈÖçÁΩÆ
 193:Core/Src/ad9520_function.c ****     //set clk ditribution < 1600MHz mode 1 pptÂÆûÈ™åËÆ∞ÂΩï1 1.È™åËØÅclkÂçïÁ´ØËæìÂÖ•Ôºåoutput9AËæìÂá
 194:Core/Src/ad9520_function.c ****     ad9520_regs.PFD_charge_pump.reg_setval = ad9520_regs.PFD_charge_pump.reg_setval | ((0x1)); // 0
 195:Core/Src/ad9520_function.c ****     ad9520_regs.input_clks.reg_setval = ad9520_regs.input_clks.reg_setval | (0x1); // 0x1e1[0] = 1
 196:Core/Src/ad9520_function.c ****     ad9520_regs.input_clks.reg_setval = ad9520_regs.input_clks.reg_setval & (~(0x2)); // 0x1e1[4] =
 197:Core/Src/ad9520_function.c ****     ad9520_regs.out9_control.reg_setval = 0xee;
 198:Core/Src/ad9520_function.c ****     ad9520_regs.divider_3_0.reg_setval = 0x00;
 199:Core/Src/ad9520_function.c ****     ad9520_regs.vco_divider.reg_setval = 0x06;
 200:Core/Src/ad9520_function.c ****     //bypass divider3
 201:Core/Src/ad9520_function.c ****     ad9520_regs.divider_3_1.reg_setval = ad9520_regs.divider_3_1.reg_setval | 0x80;
 202:Core/Src/ad9520_function.c ****     //Ê≠§Êó∂Ôºåoutput9AÁöÑÈ¢ëÁéá‰∏∫ 8MHz
 203:Core/Src/ad9520_function.c ****     //bypass divider1
 204:Core/Src/ad9520_function.c ****     ad9520_regs.divider_1_0.reg_setval = ad9520_regs.divider_1_0.reg_setval | 0x80;
 205:Core/Src/ad9520_function.c ****     ad9520_regs.out0_control.reg_setval = 0xee;
 206:Core/Src/ad9520_function.c ****     //Ê≠§Êó∂Ôºåoutput0ÁöÑÈ¢ëÁéáÂ∫îËØ•‰∏∫ 8MHz
 207:Core/Src/ad9520_function.c **** 
 208:Core/Src/ad9520_function.c ****     //ËÆæÁΩÆmux3ÔºåÈÄâÊã©internal feedback path, mux1 ÈÄâÊã©zero delay path
 209:Core/Src/ad9520_function.c ****     ad9520_regs.pll_ctrl_9.reg_setval = ad9520_regs.pll_ctrl_9.reg_setval & 0b11111001;
 210:Core/Src/ad9520_function.c ****     ad9520_regs.pll_ctrl_9.reg_setval = ad9520_regs.pll_ctrl_9.reg_setval | 0b00000010; //0x01e[2:1
 211:Core/Src/ad9520_function.c **** 
 212:Core/Src/ad9520_function.c ****     //ËÆæÁΩÆABÂØÑÂ≠òÂô®Ôºåp=1Ôºåa=0Ôºåb=1Ôºåclk=(pxb)+a = 1
 213:Core/Src/ad9520_function.c ****     ad9520_regs.pll_ctrl_1.reg_setval = ad9520_regs.pll_ctrl_1.reg_setval & 0b11111000;
 214:Core/Src/ad9520_function.c ****     ad9520_regs.pll_ctrl_1.reg_setval = ad9520_regs.pll_ctrl_1.reg_setval | 0b00000001; //0x016[2:0
 215:Core/Src/ad9520_function.c ****     ad9520_regs.B_counter_l.reg_setval = ad9520_regs.B_counter_l.reg_setval & 0b00000000;
 216:Core/Src/ad9520_function.c ****     ad9520_regs.B_counter_l.reg_setval = ad9520_regs.B_counter_l.reg_setval | 0b00000001; //0x014[7
 217:Core/Src/ad9520_function.c ****     ad9520_regs.A_counter.reg_setval = ad9520_regs.A_counter.reg_setval & 0b00000000; //0x013[7:0] 
 218:Core/Src/ad9520_function.c **** 
 219:Core/Src/ad9520_function.c ****     //ËÆæÁΩÆRÂØÑÂ≠òÂô®Ôºår=1
 220:Core/Src/ad9520_function.c ****     ad9520_regs.R_counter_l.reg_setval = ad9520_regs.R_counter_l.reg_setval & 0b00000000;
 221:Core/Src/ad9520_function.c ****     ad9520_regs.R_counter_l.reg_setval = ad9520_regs.R_counter_l.reg_setval | 0b00000001; //0x012[7
 222:Core/Src/ad9520_function.c **** 
 223:Core/Src/ad9520_function.c ****     //ËÆæÁΩÆPDFÂØÑÂ≠òÂô®Ôºå
 224:Core/Src/ad9520_function.c ****     ad9520_regs.PFD_charge_pump.reg_setval = ad9520_regs.PFD_charge_pump.reg_setval & 0b00000000;
 225:Core/Src/ad9520_function.c ****     //    ‰ΩøËÉΩpll Ôºå cp current = 4.8mAÔºå
 226:Core/Src/ad9520_function.c ****     ad9520_regs.PFD_charge_pump.reg_setval = ad9520_regs.PFD_charge_pump.reg_setval | 0b01110000; /
 227:Core/Src/ad9520_function.c ****     //ad9520_regs.PFD_charge_pump.reg_setval = ad9520_regs.PFD_charge_pump.reg_setval | 0b00000000;
 228:Core/Src/ad9520_function.c ****     if(setPumpUpDown == PUMP_UP){
 229:Core/Src/ad9520_function.c ****         ad9520_regs.PFD_charge_pump.reg_setval = ad9520_regs.PFD_charge_pump.reg_setval | 0b0000010
 230:Core/Src/ad9520_function.c ****     }else if(setPumpUpDown == PUMP_DOWN){
 231:Core/Src/ad9520_function.c ****         ad9520_regs.PFD_charge_pump.reg_setval = ad9520_regs.PFD_charge_pump.reg_setval | 0b0000100
 232:Core/Src/ad9520_function.c ****     }else if(setPumpUpDown == PUMP_NAL){
 233:Core/Src/ad9520_function.c ****         ad9520_regs.PFD_charge_pump.reg_setval = ad9520_regs.PFD_charge_pump.reg_setval | 0b0000110
 234:Core/Src/ad9520_function.c ****     }
 235:Core/Src/ad9520_function.c ****     //Sets the PFD polarity
ARM GAS  /tmp/ccqROsdd.s 			page 14


 236:Core/Src/ad9520_function.c ****     ad9520_regs.PFD_charge_pump.reg_setval = ad9520_regs.PFD_charge_pump.reg_setval & 0b01111111; /
 237:Core/Src/ad9520_function.c ****     ad9520_regs.PFD_charge_pump.reg_setval = ad9520_regs.PFD_charge_pump.reg_setval | 0b10000000; /
 238:Core/Src/ad9520_function.c ****     //for test set cp=vcp/2
 239:Core/Src/ad9520_function.c ****     // ad9520_regs.pll_ctrl_1.reg_setval = ad9520_regs.pll_ctrl_1.reg_setval & 0b01111111;
 240:Core/Src/ad9520_function.c ****     // ad9520_regs.pll_ctrl_1.reg_setval = ad9520_regs.pll_ctrl_1.reg_setval | 0b10000000; //0x016[
 241:Core/Src/ad9520_function.c ****     #endif
 242:Core/Src/ad9520_function.c **** 		*/
 243:Core/Src/ad9520_function.c **** 
 244:Core/Src/ad9520_function.c **** 
 245:Core/Src/ad9520_function.c **** 
 246:Core/Src/ad9520_function.c ****         //ËÆæÁΩÆPDFÂØÑÂ≠òÂô®Ôºå
 247:Core/Src/ad9520_function.c ****     ad9520_regs.PFD_charge_pump.reg_setval = ad9520_regs.PFD_charge_pump.reg_setval & 0X00;
 522              		.loc 1 247 5 is_stmt 1 view .LVU102
 248:Core/Src/ad9520_function.c ****     //    ‰ΩøËÉΩpll Ôºå cp current = 4.8mAÔºå
 249:Core/Src/ad9520_function.c **** 		//ad9520_regs.PFD_charge_pump.reg_setval = ad9520_regs.PFD_charge_pump.reg_setval | 0b01110000; /
 250:Core/Src/ad9520_function.c **** 		ad9520_regs.PFD_charge_pump.reg_setval = ad9520_regs.PFD_charge_pump.reg_setval | 0b00110000; //0
 523              		.loc 1 250 3 view .LVU103
 524              		.loc 1 250 42 is_stmt 0 view .LVU104
 525 003a 3021     		movs	r1, #48
 526 003c 9183     		strh	r1, [r2, #28]	@ movhi
 251:Core/Src/ad9520_function.c ****     //ad9520_regs.PFD_charge_pump.reg_setval = ad9520_regs.PFD_charge_pump.reg_setval | 0b00000000;
 252:Core/Src/ad9520_function.c ****     if(setPumpUpDown == PUMP_UP){
 527              		.loc 1 252 5 is_stmt 1 view .LVU105
 528              		.loc 1 252 7 is_stmt 0 view .LVU106
 529 003e 0028     		cmp	r0, #0
 530 0040 3AD1     		bne	.L34
 253:Core/Src/ad9520_function.c ****         ad9520_regs.PFD_charge_pump.reg_setval = ad9520_regs.PFD_charge_pump.reg_setval | 0b0000010
 531              		.loc 1 253 9 is_stmt 1 view .LVU107
 532              		.loc 1 253 48 is_stmt 0 view .LVU108
 533 0042 BF4A     		ldr	r2, .L51
 534 0044 3421     		movs	r1, #52
 535 0046 9183     		strh	r1, [r2, #28]	@ movhi
 536              	.L35:
 254:Core/Src/ad9520_function.c ****     }else if(setPumpUpDown == PUMP_DOWN){
 255:Core/Src/ad9520_function.c ****         ad9520_regs.PFD_charge_pump.reg_setval = ad9520_regs.PFD_charge_pump.reg_setval | 0b0000100
 256:Core/Src/ad9520_function.c ****     }else if(setPumpUpDown == PUMP_NAL){
 257:Core/Src/ad9520_function.c ****         ad9520_regs.PFD_charge_pump.reg_setval = ad9520_regs.PFD_charge_pump.reg_setval | 0b0000110
 258:Core/Src/ad9520_function.c ****     }
 259:Core/Src/ad9520_function.c ****     //Sets the PFD polarity
 260:Core/Src/ad9520_function.c ****     ad9520_regs.PFD_charge_pump.reg_setval = ad9520_regs.PFD_charge_pump.reg_setval & 0b01111111; /
 537              		.loc 1 260 5 is_stmt 1 view .LVU109
 538              		.loc 1 260 73 is_stmt 0 view .LVU110
 539 0048 BD4D     		ldr	r5, .L51
 540 004a AA8B     		ldrh	r2, [r5, #28]
 541              		.loc 1 260 85 view .LVU111
 542 004c 02F07F02 		and	r2, r2, #127
 543              		.loc 1 260 44 view .LVU112
 544 0050 AA83     		strh	r2, [r5, #28]	@ movhi
 261:Core/Src/ad9520_function.c ****     //ad9520_regs.PFD_charge_pump.reg_setval = ad9520_regs.PFD_charge_pump.reg_setval | 0b10000000;
 262:Core/Src/ad9520_function.c ****     //for test set cp=vcp/2
 263:Core/Src/ad9520_function.c ****     // ad9520_regs.pll_ctrl_1.reg_setval = ad9520_regs.pll_ctrl_1.reg_setval & 0b01111111;
 264:Core/Src/ad9520_function.c ****     // ad9520_regs.pll_ctrl_1.reg_setval = ad9520_regs.pll_ctrl_1.reg_setval | 0b10000000; //0x016[
 265:Core/Src/ad9520_function.c **** 
 266:Core/Src/ad9520_function.c ****         //ËÆæÁΩÆR counter
 267:Core/Src/ad9520_function.c ****     ad9520_regs.R_counter_l.reg_setval = ad9520_regs.R_counter_l.reg_setval & 0b00000000;
 545              		.loc 1 267 5 is_stmt 1 view .LVU113
 268:Core/Src/ad9520_function.c ****     ad9520_regs.R_counter_h.reg_setval = ad9520_regs.R_counter_h.reg_setval & 0b00000000;
ARM GAS  /tmp/ccqROsdd.s 			page 15


 546              		.loc 1 268 5 view .LVU114
 547              		.loc 1 268 40 is_stmt 0 view .LVU115
 548 0052 0024     		movs	r4, #0
 549 0054 2C85     		strh	r4, [r5, #40]	@ movhi
 269:Core/Src/ad9520_function.c ****     ad9520_regs.R_counter_l.reg_setval = ad9520_regs.R_counter_l.reg_setval | 0b00000001; //R count
 550              		.loc 1 269 5 is_stmt 1 view .LVU116
 551              		.loc 1 269 40 is_stmt 0 view .LVU117
 552 0056 0126     		movs	r6, #1
 553 0058 6E84     		strh	r6, [r5, #34]	@ movhi
 270:Core/Src/ad9520_function.c **** 		//do{ //set R diver 13bit 8192 20231120
 271:Core/Src/ad9520_function.c **** 		//	ad9520_regs.R_counter_l.reg_setval = ad9520_regs.R_counter_l.reg_setval | 0b00000011;
 272:Core/Src/ad9520_function.c **** 		//	ad9520_regs.R_counter_h.reg_setval = ad9520_regs.R_counter_h.reg_setval | 0b00000000;
 273:Core/Src/ad9520_function.c **** 		//}while(0);
 274:Core/Src/ad9520_function.c ****             //R=2700=0xA8C  l_byte=0x8c h_byte=0x0a
 275:Core/Src/ad9520_function.c ****     //ad9520_regs.R_counter_l.reg_setval = ad9520_regs.R_counter_l.reg_setval | (2700&0xff); //R co
 276:Core/Src/ad9520_function.c ****     //ad9520_regs.R_counter_h.reg_setval = ad9520_regs.R_counter_h.reg_setval | (2700>>8); //R coun
 277:Core/Src/ad9520_function.c ****     //ad9520_regs.R_counter_l.reg_setval = ad9520_regs.R_counter_l.reg_setval | (7904&0xff); //R co
 278:Core/Src/ad9520_function.c ****     //ad9520_regs.R_counter_h.reg_setval = ad9520_regs.R_counter_h.reg_setval | (7904>>8); //R coun
 279:Core/Src/ad9520_function.c ****         //ËÆæÁΩÆB counter
 280:Core/Src/ad9520_function.c ****     ad9520_regs.B_counter_l.reg_setval = ad9520_regs.B_counter_l.reg_setval & 0b00000000;
 554              		.loc 1 280 5 is_stmt 1 view .LVU118
 281:Core/Src/ad9520_function.c ****     ad9520_regs.B_counter_h.reg_setval = ad9520_regs.B_counter_h.reg_setval & 0b00000000;
 555              		.loc 1 281 5 view .LVU119
 556              		.loc 1 281 40 is_stmt 0 view .LVU120
 557 005a 6C87     		strh	r4, [r5, #58]	@ movhi
 282:Core/Src/ad9520_function.c ****     ad9520_regs.B_counter_l.reg_setval = ad9520_regs.B_counter_l.reg_setval | 0b00000001; //B count
 558              		.loc 1 282 5 is_stmt 1 view .LVU121
 559              		.loc 1 282 40 is_stmt 0 view .LVU122
 560 005c AE86     		strh	r6, [r5, #52]	@ movhi
 283:Core/Src/ad9520_function.c **** 		//do{ //set B=8192, 20231120
 284:Core/Src/ad9520_function.c **** 		//	ad9520_regs.B_counter_l.reg_setval = ad9520_regs.B_counter_l.reg_setval | 0b11111111;
 285:Core/Src/ad9520_function.c **** 		//	ad9520_regs.B_counter_h.reg_setval = ad9520_regs.B_counter_h.reg_setval | 0b00011111;
 286:Core/Src/ad9520_function.c **** 		//}while(0);
 287:Core/Src/ad9520_function.c **** 
 288:Core/Src/ad9520_function.c ****         //ËÆæÁΩÆA counter
 289:Core/Src/ad9520_function.c ****     ad9520_regs.A_counter.reg_setval = ad9520_regs.A_counter.reg_setval & 0x00;
 561              		.loc 1 289 5 is_stmt 1 view .LVU123
 562              		.loc 1 289 38 is_stmt 0 view .LVU124
 563 005e EC85     		strh	r4, [r5, #46]	@ movhi
 290:Core/Src/ad9520_function.c ****     //ad9520_regs.A_counter.reg_setval = ad9520_regs.A_counter.reg_setval | 0b00000001;
 291:Core/Src/ad9520_function.c **** 
 292:Core/Src/ad9520_function.c ****             //B=2805=0xAF5 l_byte=0xf5 h_byte=0x0a
 293:Core/Src/ad9520_function.c ****             //ad9520_regs.B_counter_l.reg_setval = ad9520_regs.B_counter_l.reg_setval |4;
 294:Core/Src/ad9520_function.c ****     //ad9520_regs.B_counter_l.reg_setval = ad9520_regs.B_counter_l.reg_setval | (4050&0xff); //B co
 295:Core/Src/ad9520_function.c ****     //ad9520_regs.B_counter_h.reg_setval = ad9520_regs.B_counter_h.reg_setval | 4050>>8; //B counte
 296:Core/Src/ad9520_function.c ****     //ad9520_regs.B_counter_l.reg_setval = ad9520_regs.B_counter_l.reg_setval | (1350&0xff); //B co
 297:Core/Src/ad9520_function.c ****     //ad9520_regs.B_counter_h.reg_setval = ad9520_regs.B_counter_h.reg_setval | 1350>>8; //B counte
 298:Core/Src/ad9520_function.c **** 
 299:Core/Src/ad9520_function.c ****             //A=60=0x3c 
 300:Core/Src/ad9520_function.c ****     //ad9520_regs.A_counter.reg_setval = ad9520_regs.A_counter.reg_setval | 60; //A counter = 60
 301:Core/Src/ad9520_function.c **** 
 302:Core/Src/ad9520_function.c ****         //ËÆæÁΩÆ pll_ctrl_1 0x16
 303:Core/Src/ad9520_function.c ****         //1: B counter is set to divide-by-1. 
 304:Core/Src/ad9520_function.c ****         //This allows the prescaler setting to determine the divide for the N divider.. 
 305:Core/Src/ad9520_function.c ****         //Divide-by-2.
 306:Core/Src/ad9520_function.c **** 		//ad9520_regs.pll_ctrl_1.reg_setval = 0x01; //p=1,dived2, 20231120
 307:Core/Src/ad9520_function.c ****     ad9520_regs.pll_ctrl_1.reg_setval = 0x08; //ad9520_regs.pll_ctrl_1.reg_setval & 0b00000000; 
ARM GAS  /tmp/ccqROsdd.s 			page 16


 564              		.loc 1 307 5 is_stmt 1 view .LVU125
 565              		.loc 1 307 39 is_stmt 0 view .LVU126
 566 0060 0822     		movs	r2, #8
 567 0062 A5F84020 		strh	r2, [r5, #64]	@ movhi
 308:Core/Src/ad9520_function.c ****             
 309:Core/Src/ad9520_function.c ****     //ad9520_regs.pll_ctrl_1.reg_setval = 0x05 ; //set prescaler P= 16/17
 310:Core/Src/ad9520_function.c ****     //ad9520_regs.pll_ctrl_1.reg_setval = 0x02; //Divide-by-2 and divide-by-3 when A ‚â† 0; divide-
 311:Core/Src/ad9520_function.c ****     //ad9520_regs.pll_ctrl_1.reg_setval = 0x06; //Divide-by-32 and divide-by-33 when A ‚â† 0; divid
 312:Core/Src/ad9520_function.c ****     //ad9520_regs.pll_ctrl_1.reg_setval = 0x01; //fix 1/2.
 313:Core/Src/ad9520_function.c ****         //ËÆæÁΩÆ status pin to function
 314:Core/Src/ad9520_function.c ****     ad9520_regs.pll_ctrl_2.reg_setval = ad9520_regs.pll_ctrl_2.reg_setval & 0b00;
 568              		.loc 1 314 5 is_stmt 1 view .LVU127
 315:Core/Src/ad9520_function.c ****     ad9520_regs.pll_ctrl_2.reg_setval = ad9520_regs.pll_ctrl_2.reg_setval | 0b0100; // to N divider
 569              		.loc 1 315 5 view .LVU128
 316:Core/Src/ad9520_function.c **** 		ad9520_regs.pll_ctrl_2.reg_setval = ad9520_regs.pll_ctrl_2.reg_setval | 0b10; //set Antibacklash 
 570              		.loc 1 316 3 view .LVU129
 571              		.loc 1 316 37 is_stmt 0 view .LVU130
 572 0066 0622     		movs	r2, #6
 573 0068 A5F84620 		strh	r2, [r5, #70]	@ movhi
 317:Core/Src/ad9520_function.c ****     //ad9520_regs.pll_ctrl_2.reg_setval = ad9520_regs.pll_ctrl_2.reg_setval | 0b10000100;//REF1 clo
 318:Core/Src/ad9520_function.c ****    // ad9520_regs.pll_ctrl_2.reg_setval = ad9520_regs.pll_ctrl_2.reg_setval | 0b000001000;//R divid
 319:Core/Src/ad9520_function.c ****     //ad9520_regs.pll_ctrl_2.reg_setval = ad9520_regs.pll_ctrl_2.reg_setval   | 0b11100100; //(Stat
 320:Core/Src/ad9520_function.c ****     //ad9520_regs.pll_ctrl_2.reg_setval = ad9520_regs.pll_ctrl_2.reg_setval   | 0b10011100; //Statu
 321:Core/Src/ad9520_function.c ****     // enable status_pin
 322:Core/Src/ad9520_function.c ****     ad9520_regs.pll_ctrl_8.reg_setval = ad9520_regs.pll_ctrl_2.reg_setval & 0b01111111; //bit7 = 0 
 574              		.loc 1 322 5 is_stmt 1 view .LVU131
 575              		.loc 1 322 39 is_stmt 0 view .LVU132
 576 006c A5F86A20 		strh	r2, [r5, #106]	@ movhi
 323:Core/Src/ad9520_function.c **** 
 324:Core/Src/ad9520_function.c **** 
 325:Core/Src/ad9520_function.c ****         //ËÆæÁΩÆ pll_ctrl_3 0x018 = 0x06
 326:Core/Src/ad9520_function.c ****         //0: normal lock detect operation (default).16 (default). 
 327:Core/Src/ad9520_function.c ****         //This setting is fine for any PFD frequency, 
 328:Core/Src/ad9520_function.c ****         //but it also results in the longest VCO calibration time,VCO calibration=0
 329:Core/Src/ad9520_function.c ****     ad9520_regs.pll_ctrl_3.reg_setval = 0x06|0x80;
 577              		.loc 1 329 5 is_stmt 1 view .LVU133
 578              		.loc 1 329 39 is_stmt 0 view .LVU134
 579 0070 8622     		movs	r2, #134
 580 0072 A5F84C20 		strh	r2, [r5, #76]	@ movhi
 330:Core/Src/ad9520_function.c **** 
 331:Core/Src/ad9520_function.c ****         //ËÆæÁΩÆpll_ctrl_7 0x01c = 0x02
 332:Core/Src/ad9520_function.c ****     ad9520_regs.pll_ctrl_7.reg_setval = 0x02;
 581              		.loc 1 332 5 is_stmt 1 view .LVU135
 582              		.loc 1 332 39 is_stmt 0 view .LVU136
 583 0076 0220     		movs	r0, #2
 584              	.LVL38:
 585              		.loc 1 332 39 view .LVU137
 586 0078 A5F86400 		strh	r0, [r5, #100]	@ movhi
 333:Core/Src/ad9520_function.c **** 
 334:Core/Src/ad9520_function.c ****         //ËÆæÁΩÆpll_ctrl_9 0x01e = 0x12
 335:Core/Src/ad9520_function.c ****         //Selects Channel Divider 2. 
 336:Core/Src/ad9520_function.c ****         //0: enables internal zero delay mode if Register 0x01E[1] = 1. 1: 
 337:Core/Src/ad9520_function.c ****         //enables zero delay function.
 338:Core/Src/ad9520_function.c ****     ad9520_regs.pll_ctrl_9.reg_setval = 0x16;
 587              		.loc 1 338 5 is_stmt 1 view .LVU138
 588              		.loc 1 338 39 is_stmt 0 view .LVU139
 589 007c 1622     		movs	r2, #22
ARM GAS  /tmp/ccqROsdd.s 			page 17


 590 007e A5F87020 		strh	r2, [r5, #112]	@ movhi
 339:Core/Src/ad9520_function.c **** 
 340:Core/Src/ad9520_function.c ****         //ËÆæÁΩÆinput_clks 0x1e1 = 0x02
 341:Core/Src/ad9520_function.c ****     ad9520_regs.input_clks.reg_setval = ad9520_regs.input_clks.reg_setval & 0b11111101;
 591              		.loc 1 341 5 is_stmt 1 view .LVU140
 592              		.loc 1 341 75 is_stmt 0 view .LVU141
 593 0082 03F0FD03 		and	r3, r3, #253
 594              		.loc 1 341 39 view .LVU142
 595 0086 A5F81E31 		strh	r3, [r5, #286]	@ movhi
 342:Core/Src/ad9520_function.c **** 
 343:Core/Src/ad9520_function.c ****     
 344:Core/Src/ad9520_function.c **** 
 345:Core/Src/ad9520_function.c ****     //ÁÉßÂÜôÂØÑÂ≠òÂô®
 346:Core/Src/ad9520_function.c ****     //program PFD & PLL 0X010 ---- 0X01F:PFD_charge_pump --- pll_readback
 347:Core/Src/ad9520_function.c ****     //write 8X16bits, wirthe 8 times
 348:Core/Src/ad9520_function.c ****     ad9520_reg_t *pad9520_reg = (ad9520_reg_t *)(&(ad9520_regs.pll_readback));
 596              		.loc 1 348 5 is_stmt 1 view .LVU143
 597              	.LVL39:
 349:Core/Src/ad9520_function.c ****     do{
 598              		.loc 1 349 5 view .LVU144
 599              	.LBB2:
 350:Core/Src/ad9520_function.c ****         //write addr|stream mode
 351:Core/Src/ad9520_function.c ****         HAL_Delay(2);
 600              		.loc 1 351 9 view .LVU145
 601 008a FFF7FEFF 		bl	HAL_Delay
 602              	.LVL40:
 352:Core/Src/ad9520_function.c ****         HAL_GPIO_WritePin(spi1_cs_GPIO_Port, spi1_cs_Pin, GPIO_PIN_RESET);
 603              		.loc 1 352 9 view .LVU146
 604 008e 2246     		mov	r2, r4
 605 0090 1021     		movs	r1, #16
 606 0092 AC48     		ldr	r0, .L51+4
 607 0094 FFF7FEFF 		bl	HAL_GPIO_WritePin
 608              	.LVL41:
 353:Core/Src/ad9520_function.c ****         // 2. ÂèëÈÄÅÂØÑÂ≠òÂô®Âú∞ÂùÄ
 354:Core/Src/ad9520_function.c ****         HAL_Delay(3);
 609              		.loc 1 354 9 view .LVU147
 610 0098 0320     		movs	r0, #3
 611 009a FFF7FEFF 		bl	HAL_Delay
 612              	.LVL42:
 355:Core/Src/ad9520_function.c ****         uint16_t tmpAdr = (pad9520_reg->reg_addr)|WR_OPRs;
 613              		.loc 1 355 9 view .LVU148
 614              		.loc 1 355 39 is_stmt 0 view .LVU149
 615 009e B5F87230 		ldrh	r3, [r5, #114]
 616              		.loc 1 355 18 view .LVU150
 617 00a2 43F4C043 		orr	r3, r3, #24576
 618 00a6 ADF80430 		strh	r3, [sp, #4]	@ movhi
 356:Core/Src/ad9520_function.c ****         HAL_SPI_Transmit(&hspi1, (uint8_t *)&(tmpAdr), 1, 100);
 619              		.loc 1 356 9 is_stmt 1 view .LVU151
 620 00aa 6423     		movs	r3, #100
 621 00ac 3246     		mov	r2, r6
 622 00ae 01A9     		add	r1, sp, #4
 623 00b0 A548     		ldr	r0, .L51+8
 624 00b2 FFF7FEFF 		bl	HAL_SPI_Transmit
 625              	.LVL43:
 357:Core/Src/ad9520_function.c ****         // 3. ÂèëÈÄÅÂØÑÂ≠òÂô®Êï∞ÊçÆ
 358:Core/Src/ad9520_function.c ****         for(int i=0; i<8; i++){
 626              		.loc 1 358 9 view .LVU152
ARM GAS  /tmp/ccqROsdd.s 			page 18


 627              	.LBB3:
 628              		.loc 1 358 13 view .LVU153
 629              		.loc 1 358 9 is_stmt 0 view .LVU154
 630 00b6 27E0     		b	.L37
 631              	.LVL44:
 632              	.L34:
 633              		.loc 1 358 9 view .LVU155
 634              	.LBE3:
 635              	.LBE2:
 254:Core/Src/ad9520_function.c ****         ad9520_regs.PFD_charge_pump.reg_setval = ad9520_regs.PFD_charge_pump.reg_setval | 0b0000100
 636              		.loc 1 254 11 is_stmt 1 view .LVU156
 254:Core/Src/ad9520_function.c ****         ad9520_regs.PFD_charge_pump.reg_setval = ad9520_regs.PFD_charge_pump.reg_setval | 0b0000100
 637              		.loc 1 254 13 is_stmt 0 view .LVU157
 638 00b8 0128     		cmp	r0, #1
 639 00ba 05D0     		beq	.L48
 256:Core/Src/ad9520_function.c ****         ad9520_regs.PFD_charge_pump.reg_setval = ad9520_regs.PFD_charge_pump.reg_setval | 0b0000110
 640              		.loc 1 256 11 is_stmt 1 view .LVU158
 256:Core/Src/ad9520_function.c ****         ad9520_regs.PFD_charge_pump.reg_setval = ad9520_regs.PFD_charge_pump.reg_setval | 0b0000110
 641              		.loc 1 256 13 is_stmt 0 view .LVU159
 642 00bc 0228     		cmp	r0, #2
 643 00be C3D1     		bne	.L35
 257:Core/Src/ad9520_function.c ****     }
 644              		.loc 1 257 9 is_stmt 1 view .LVU160
 257:Core/Src/ad9520_function.c ****     }
 645              		.loc 1 257 48 is_stmt 0 view .LVU161
 646 00c0 9F4A     		ldr	r2, .L51
 647 00c2 3C21     		movs	r1, #60
 648 00c4 9183     		strh	r1, [r2, #28]	@ movhi
 649 00c6 BFE7     		b	.L35
 650              	.L48:
 255:Core/Src/ad9520_function.c ****     }else if(setPumpUpDown == PUMP_NAL){
 651              		.loc 1 255 9 is_stmt 1 view .LVU162
 255:Core/Src/ad9520_function.c ****     }else if(setPumpUpDown == PUMP_NAL){
 652              		.loc 1 255 48 is_stmt 0 view .LVU163
 653 00c8 9D4A     		ldr	r2, .L51
 654 00ca 3821     		movs	r1, #56
 655 00cc 9183     		strh	r1, [r2, #28]	@ movhi
 656 00ce BBE7     		b	.L35
 657              	.LVL45:
 658              	.L38:
 659              	.LBB6:
 660              	.LBB5:
 661              	.LBB4:
 359:Core/Src/ad9520_function.c ****             HAL_Delay(3);
 662              		.loc 1 359 13 is_stmt 1 discriminator 3 view .LVU164
 663 00d0 0320     		movs	r0, #3
 664 00d2 FFF7FEFF 		bl	HAL_Delay
 665              	.LVL46:
 360:Core/Src/ad9520_function.c ****             uint16_t tmpData = ((pad9520_reg-i*2)->reg_setval << 8) | ((pad9520_reg-i*2-1)->reg_set
 666              		.loc 1 360 13 discriminator 3 view .LVU165
 667              		.loc 1 360 45 is_stmt 0 discriminator 3 view .LVU166
 668 00d6 04EB4401 		add	r1, r4, r4, lsl #1
 669 00da 9C4B     		ldr	r3, .L51+12
 670 00dc A3EB8102 		sub	r2, r3, r1, lsl #2
 671              		.loc 1 360 50 discriminator 3 view .LVU167
 672 00e0 9088     		ldrh	r0, [r2, #4]
 673              		.loc 1 360 88 discriminator 3 view .LVU168
ARM GAS  /tmp/ccqROsdd.s 			page 19


 674 00e2 6FF00502 		mvn	r2, #5
 675 00e6 A2EB8102 		sub	r2, r2, r1, lsl #2
 676 00ea 1344     		add	r3, r3, r2
 677              		.loc 1 360 91 discriminator 3 view .LVU169
 678 00ec B3F90430 		ldrsh	r3, [r3, #4]
 679              		.loc 1 360 69 discriminator 3 view .LVU170
 680 00f0 43EA0023 		orr	r3, r3, r0, lsl #8
 681              		.loc 1 360 22 discriminator 3 view .LVU171
 682 00f4 ADF80630 		strh	r3, [sp, #6]	@ movhi
 361:Core/Src/ad9520_function.c ****             //tmpData = 0x3c3c;
 362:Core/Src/ad9520_function.c ****             HAL_SPI_Transmit(&hspi1, (uint8_t *)&(tmpData), 1, 100);
 683              		.loc 1 362 13 is_stmt 1 discriminator 3 view .LVU172
 684 00f8 6423     		movs	r3, #100
 685 00fa 0122     		movs	r2, #1
 686 00fc 0DF10601 		add	r1, sp, #6
 687 0100 9148     		ldr	r0, .L51+8
 688 0102 FFF7FEFF 		bl	HAL_SPI_Transmit
 689              	.LVL47:
 690              	.LBE4:
 358:Core/Src/ad9520_function.c ****             HAL_Delay(3);
 691              		.loc 1 358 27 discriminator 3 view .LVU173
 358:Core/Src/ad9520_function.c ****             HAL_Delay(3);
 692              		.loc 1 358 28 is_stmt 0 discriminator 3 view .LVU174
 693 0106 0134     		adds	r4, r4, #1
 694              	.LVL48:
 695              	.L37:
 358:Core/Src/ad9520_function.c ****             HAL_Delay(3);
 696              		.loc 1 358 22 is_stmt 1 discriminator 1 view .LVU175
 358:Core/Src/ad9520_function.c ****             HAL_Delay(3);
 697              		.loc 1 358 9 is_stmt 0 discriminator 1 view .LVU176
 698 0108 072C     		cmp	r4, #7
 699 010a E1DD     		ble	.L38
 700              	.LBE5:
 363:Core/Src/ad9520_function.c ****         }
 364:Core/Src/ad9520_function.c ****         // 4. ËÆæÁΩÆspi_csÂºïËÑö‰∏∫È´òÁîµÂπ≥
 365:Core/Src/ad9520_function.c ****         HAL_Delay(3);
 701              		.loc 1 365 9 is_stmt 1 view .LVU177
 702 010c 0320     		movs	r0, #3
 703 010e FFF7FEFF 		bl	HAL_Delay
 704              	.LVL49:
 366:Core/Src/ad9520_function.c ****         HAL_GPIO_WritePin(spi1_cs_GPIO_Port, spi1_cs_Pin, GPIO_PIN_SET);
 705              		.loc 1 366 9 view .LVU178
 706 0112 8C4C     		ldr	r4, .L51+4
 707              	.LVL50:
 708              		.loc 1 366 9 is_stmt 0 view .LVU179
 709 0114 0122     		movs	r2, #1
 710 0116 1021     		movs	r1, #16
 711 0118 2046     		mov	r0, r4
 712 011a FFF7FEFF 		bl	HAL_GPIO_WritePin
 713              	.LVL51:
 367:Core/Src/ad9520_function.c ****         HAL_Delay(2);
 714              		.loc 1 367 9 is_stmt 1 view .LVU180
 715 011e 0220     		movs	r0, #2
 716 0120 FFF7FEFF 		bl	HAL_Delay
 717              	.LVL52:
 718              	.LBE6:
 368:Core/Src/ad9520_function.c ****     }while(0);
ARM GAS  /tmp/ccqROsdd.s 			page 20


 719              		.loc 1 368 11 view .LVU181
 369:Core/Src/ad9520_function.c ****     //update_ad9520_regs();
 370:Core/Src/ad9520_function.c **** 
 371:Core/Src/ad9520_function.c **** 
 372:Core/Src/ad9520_function.c ****     //program output control 0x0F0 ---- 0x0FD : out0_control --- enable_output_on_csdld_h
 373:Core/Src/ad9520_function.c ****     //write 7X16bits, wirthe 7 times
 374:Core/Src/ad9520_function.c ****     pad9520_reg = (ad9520_reg_t *)(&(ad9520_regs.enable_output_on_csdld_h));
 720              		.loc 1 374 5 view .LVU182
 375:Core/Src/ad9520_function.c ****     do{
 721              		.loc 1 375 5 view .LVU183
 722              	.LBB7:
 376:Core/Src/ad9520_function.c ****         HAL_Delay(2);
 723              		.loc 1 376 9 view .LVU184
 724 0124 0220     		movs	r0, #2
 725 0126 FFF7FEFF 		bl	HAL_Delay
 726              	.LVL53:
 377:Core/Src/ad9520_function.c ****         HAL_GPIO_WritePin(spi1_cs_GPIO_Port, spi1_cs_Pin, GPIO_PIN_RESET);
 727              		.loc 1 377 9 view .LVU185
 728 012a 0022     		movs	r2, #0
 729 012c 1021     		movs	r1, #16
 730 012e 2046     		mov	r0, r4
 731 0130 FFF7FEFF 		bl	HAL_GPIO_WritePin
 732              	.LVL54:
 378:Core/Src/ad9520_function.c ****         // 2. ÂèëÈÄÅÂØÑÂ≠òÂô®Âú∞ÂùÄ
 379:Core/Src/ad9520_function.c ****         HAL_Delay(3);
 733              		.loc 1 379 9 view .LVU186
 734 0134 0320     		movs	r0, #3
 735 0136 FFF7FEFF 		bl	HAL_Delay
 736              	.LVL55:
 380:Core/Src/ad9520_function.c ****         uint16_t tmpAdr = (pad9520_reg->reg_addr)|WR_OPRs;
 737              		.loc 1 380 9 view .LVU187
 738              		.loc 1 380 39 is_stmt 0 view .LVU188
 739 013a 814B     		ldr	r3, .L51
 740 013c B3F8C630 		ldrh	r3, [r3, #198]
 741              		.loc 1 380 18 view .LVU189
 742 0140 43F4C043 		orr	r3, r3, #24576
 743 0144 ADF80430 		strh	r3, [sp, #4]	@ movhi
 381:Core/Src/ad9520_function.c ****         HAL_SPI_Transmit(&hspi1, (uint8_t *)&(tmpAdr), 1, 100);
 744              		.loc 1 381 9 is_stmt 1 view .LVU190
 745 0148 6423     		movs	r3, #100
 746 014a 0122     		movs	r2, #1
 747 014c 01A9     		add	r1, sp, #4
 748 014e 7E48     		ldr	r0, .L51+8
 749 0150 FFF7FEFF 		bl	HAL_SPI_Transmit
 750              	.LVL56:
 382:Core/Src/ad9520_function.c ****         // 3. ÂèëÈÄÅÂØÑÂ≠òÂô®Êï∞ÊçÆ
 383:Core/Src/ad9520_function.c ****         for(int i=0; i<7; i++){
 751              		.loc 1 383 9 view .LVU191
 752              	.LBB8:
 753              		.loc 1 383 13 view .LVU192
 754              		.loc 1 383 17 is_stmt 0 view .LVU193
 755 0154 0024     		movs	r4, #0
 756              		.loc 1 383 9 view .LVU194
 757 0156 1BE0     		b	.L39
 758              	.LVL57:
 759              	.L40:
 760              	.LBB9:
ARM GAS  /tmp/ccqROsdd.s 			page 21


 384:Core/Src/ad9520_function.c ****             HAL_Delay(3);
 761              		.loc 1 384 13 is_stmt 1 discriminator 3 view .LVU195
 762 0158 0320     		movs	r0, #3
 763 015a FFF7FEFF 		bl	HAL_Delay
 764              	.LVL58:
 385:Core/Src/ad9520_function.c ****             uint16_t tmpData = ((pad9520_reg-i*2)->reg_setval << 8) | ((pad9520_reg-i*2-1)->reg_set
 765              		.loc 1 385 13 discriminator 3 view .LVU196
 766              		.loc 1 385 45 is_stmt 0 discriminator 3 view .LVU197
 767 015e 04EB4401 		add	r1, r4, r4, lsl #1
 768 0162 7B4B     		ldr	r3, .L51+16
 769 0164 A3EB8102 		sub	r2, r3, r1, lsl #2
 770              		.loc 1 385 50 discriminator 3 view .LVU198
 771 0168 9088     		ldrh	r0, [r2, #4]
 772              		.loc 1 385 88 discriminator 3 view .LVU199
 773 016a 6FF00502 		mvn	r2, #5
 774 016e A2EB8102 		sub	r2, r2, r1, lsl #2
 775 0172 1344     		add	r3, r3, r2
 776              		.loc 1 385 91 discriminator 3 view .LVU200
 777 0174 B3F90430 		ldrsh	r3, [r3, #4]
 778              		.loc 1 385 69 discriminator 3 view .LVU201
 779 0178 43EA0023 		orr	r3, r3, r0, lsl #8
 780              		.loc 1 385 22 discriminator 3 view .LVU202
 781 017c ADF80630 		strh	r3, [sp, #6]	@ movhi
 386:Core/Src/ad9520_function.c ****             //tmpData = 0x3c3c;
 387:Core/Src/ad9520_function.c ****             HAL_SPI_Transmit(&hspi1, (uint8_t *)&(tmpData), 1, 100);
 782              		.loc 1 387 13 is_stmt 1 discriminator 3 view .LVU203
 783 0180 6423     		movs	r3, #100
 784 0182 0122     		movs	r2, #1
 785 0184 0DF10601 		add	r1, sp, #6
 786 0188 6F48     		ldr	r0, .L51+8
 787 018a FFF7FEFF 		bl	HAL_SPI_Transmit
 788              	.LVL59:
 789              	.LBE9:
 383:Core/Src/ad9520_function.c ****             HAL_Delay(3);
 790              		.loc 1 383 27 discriminator 3 view .LVU204
 383:Core/Src/ad9520_function.c ****             HAL_Delay(3);
 791              		.loc 1 383 28 is_stmt 0 discriminator 3 view .LVU205
 792 018e 0134     		adds	r4, r4, #1
 793              	.LVL60:
 794              	.L39:
 383:Core/Src/ad9520_function.c ****             HAL_Delay(3);
 795              		.loc 1 383 22 is_stmt 1 discriminator 1 view .LVU206
 383:Core/Src/ad9520_function.c ****             HAL_Delay(3);
 796              		.loc 1 383 9 is_stmt 0 discriminator 1 view .LVU207
 797 0190 062C     		cmp	r4, #6
 798 0192 E1DD     		ble	.L40
 799              	.LBE8:
 388:Core/Src/ad9520_function.c ****         }
 389:Core/Src/ad9520_function.c ****         // 4. ËÆæÁΩÆspi_csÂºïËÑö‰∏∫È´òÁîµÂπ≥
 390:Core/Src/ad9520_function.c ****         HAL_Delay(3);
 800              		.loc 1 390 9 is_stmt 1 view .LVU208
 801 0194 0320     		movs	r0, #3
 802 0196 FFF7FEFF 		bl	HAL_Delay
 803              	.LVL61:
 391:Core/Src/ad9520_function.c ****         HAL_GPIO_WritePin(spi1_cs_GPIO_Port, spi1_cs_Pin, GPIO_PIN_SET);
 804              		.loc 1 391 9 view .LVU209
 805 019a 6A4C     		ldr	r4, .L51+4
ARM GAS  /tmp/ccqROsdd.s 			page 22


 806              	.LVL62:
 807              		.loc 1 391 9 is_stmt 0 view .LVU210
 808 019c 0122     		movs	r2, #1
 809 019e 1021     		movs	r1, #16
 810 01a0 2046     		mov	r0, r4
 811 01a2 FFF7FEFF 		bl	HAL_GPIO_WritePin
 812              	.LVL63:
 392:Core/Src/ad9520_function.c ****         HAL_Delay(2);
 813              		.loc 1 392 9 is_stmt 1 view .LVU211
 814 01a6 0220     		movs	r0, #2
 815 01a8 FFF7FEFF 		bl	HAL_Delay
 816              	.LVL64:
 817              	.LBE7:
 393:Core/Src/ad9520_function.c ****     }while(0);
 818              		.loc 1 393 11 view .LVU212
 394:Core/Src/ad9520_function.c ****     
 395:Core/Src/ad9520_function.c ****     //program output mode and dividers 0x190 --- 0x19b : Divider_0 --- Divider_3_2
 396:Core/Src/ad9520_function.c ****     //write 6X16bits, wirthe 6 times
 397:Core/Src/ad9520_function.c ****     pad9520_reg = (ad9520_reg_t *)(&(ad9520_regs.divider_3_2));
 819              		.loc 1 397 5 view .LVU213
 398:Core/Src/ad9520_function.c ****     do{
 820              		.loc 1 398 5 view .LVU214
 821              	.LBB10:
 399:Core/Src/ad9520_function.c ****         HAL_Delay(2);
 822              		.loc 1 399 9 view .LVU215
 823 01ac 0220     		movs	r0, #2
 824 01ae FFF7FEFF 		bl	HAL_Delay
 825              	.LVL65:
 400:Core/Src/ad9520_function.c ****         HAL_GPIO_WritePin(spi1_cs_GPIO_Port, spi1_cs_Pin, GPIO_PIN_RESET);
 826              		.loc 1 400 9 view .LVU216
 827 01b2 0022     		movs	r2, #0
 828 01b4 1021     		movs	r1, #16
 829 01b6 2046     		mov	r0, r4
 830 01b8 FFF7FEFF 		bl	HAL_GPIO_WritePin
 831              	.LVL66:
 401:Core/Src/ad9520_function.c ****         // 2. ÂèëÈÄÅÂØÑÂ≠òÂô®Âú∞ÂùÄ
 402:Core/Src/ad9520_function.c ****         HAL_Delay(3);
 832              		.loc 1 402 9 view .LVU217
 833 01bc 0320     		movs	r0, #3
 834 01be FFF7FEFF 		bl	HAL_Delay
 835              	.LVL67:
 403:Core/Src/ad9520_function.c ****         uint16_t tmpAdr = (pad9520_reg->reg_addr)|WR_OPRs;
 836              		.loc 1 403 9 view .LVU218
 837              		.loc 1 403 39 is_stmt 0 view .LVU219
 838 01c2 5F4B     		ldr	r3, .L51
 839 01c4 B3F80E31 		ldrh	r3, [r3, #270]
 840              		.loc 1 403 18 view .LVU220
 841 01c8 43F4C043 		orr	r3, r3, #24576
 842 01cc ADF80430 		strh	r3, [sp, #4]	@ movhi
 404:Core/Src/ad9520_function.c ****         HAL_SPI_Transmit(&hspi1, (uint8_t *)&(tmpAdr), 1, 100);
 843              		.loc 1 404 9 is_stmt 1 view .LVU221
 844 01d0 6423     		movs	r3, #100
 845 01d2 0122     		movs	r2, #1
 846 01d4 01A9     		add	r1, sp, #4
 847 01d6 5C48     		ldr	r0, .L51+8
 848 01d8 FFF7FEFF 		bl	HAL_SPI_Transmit
 849              	.LVL68:
ARM GAS  /tmp/ccqROsdd.s 			page 23


 405:Core/Src/ad9520_function.c ****         // 3. ÂèëÈÄÅÂØÑÂ≠òÂô®Êï∞ÊçÆ
 406:Core/Src/ad9520_function.c ****         for(int i=0; i<6; i++){
 850              		.loc 1 406 9 view .LVU222
 851              	.LBB11:
 852              		.loc 1 406 13 view .LVU223
 853              		.loc 1 406 17 is_stmt 0 view .LVU224
 854 01dc 0024     		movs	r4, #0
 855              	.LVL69:
 856              	.L41:
 857              		.loc 1 406 22 is_stmt 1 discriminator 1 view .LVU225
 858              		.loc 1 406 9 is_stmt 0 discriminator 1 view .LVU226
 859 01de 052C     		cmp	r4, #5
 860 01e0 1CDC     		bgt	.L49
 861              	.LBB12:
 407:Core/Src/ad9520_function.c ****             HAL_Delay(3);
 862              		.loc 1 407 13 is_stmt 1 discriminator 3 view .LVU227
 863 01e2 0320     		movs	r0, #3
 864 01e4 FFF7FEFF 		bl	HAL_Delay
 865              	.LVL70:
 408:Core/Src/ad9520_function.c ****             uint16_t tmpData = ((pad9520_reg-i*2)->reg_setval << 8) | ((pad9520_reg-i*2-1)->reg_set
 866              		.loc 1 408 13 discriminator 3 view .LVU228
 867              		.loc 1 408 45 is_stmt 0 discriminator 3 view .LVU229
 868 01e8 04EB4401 		add	r1, r4, r4, lsl #1
 869 01ec 594B     		ldr	r3, .L51+20
 870 01ee A3EB8102 		sub	r2, r3, r1, lsl #2
 871              		.loc 1 408 50 discriminator 3 view .LVU230
 872 01f2 9088     		ldrh	r0, [r2, #4]
 873              		.loc 1 408 88 discriminator 3 view .LVU231
 874 01f4 6FF00502 		mvn	r2, #5
 875 01f8 A2EB8102 		sub	r2, r2, r1, lsl #2
 876 01fc 1344     		add	r3, r3, r2
 877              		.loc 1 408 91 discriminator 3 view .LVU232
 878 01fe B3F90430 		ldrsh	r3, [r3, #4]
 879              		.loc 1 408 69 discriminator 3 view .LVU233
 880 0202 43EA0023 		orr	r3, r3, r0, lsl #8
 881              		.loc 1 408 22 discriminator 3 view .LVU234
 882 0206 ADF80630 		strh	r3, [sp, #6]	@ movhi
 409:Core/Src/ad9520_function.c ****             //tmpData = 0x3c3c;
 410:Core/Src/ad9520_function.c ****             HAL_SPI_Transmit(&hspi1, (uint8_t *)&(tmpData), 1, 100);
 883              		.loc 1 410 13 is_stmt 1 discriminator 3 view .LVU235
 884 020a 6423     		movs	r3, #100
 885 020c 0122     		movs	r2, #1
 886 020e 0DF10601 		add	r1, sp, #6
 887 0212 4D48     		ldr	r0, .L51+8
 888 0214 FFF7FEFF 		bl	HAL_SPI_Transmit
 889              	.LVL71:
 890              	.LBE12:
 406:Core/Src/ad9520_function.c ****             HAL_Delay(3);
 891              		.loc 1 406 27 discriminator 3 view .LVU236
 406:Core/Src/ad9520_function.c ****             HAL_Delay(3);
 892              		.loc 1 406 28 is_stmt 0 discriminator 3 view .LVU237
 893 0218 0134     		adds	r4, r4, #1
 894              	.LVL72:
 406:Core/Src/ad9520_function.c ****             HAL_Delay(3);
 895              		.loc 1 406 28 discriminator 3 view .LVU238
 896 021a E0E7     		b	.L41
 897              	.L49:
ARM GAS  /tmp/ccqROsdd.s 			page 24


 406:Core/Src/ad9520_function.c ****             HAL_Delay(3);
 898              		.loc 1 406 28 discriminator 3 view .LVU239
 899              	.LBE11:
 411:Core/Src/ad9520_function.c ****         }
 412:Core/Src/ad9520_function.c ****         // 4. ËÆæÁΩÆspi_csÂºïËÑö‰∏∫È´òÁîµÂπ≥
 413:Core/Src/ad9520_function.c ****         HAL_Delay(3);
 900              		.loc 1 413 9 is_stmt 1 view .LVU240
 901 021c 0320     		movs	r0, #3
 902 021e FFF7FEFF 		bl	HAL_Delay
 903              	.LVL73:
 414:Core/Src/ad9520_function.c ****         HAL_GPIO_WritePin(spi1_cs_GPIO_Port, spi1_cs_Pin, GPIO_PIN_SET);
 904              		.loc 1 414 9 view .LVU241
 905 0222 484C     		ldr	r4, .L51+4
 906              	.LVL74:
 907              		.loc 1 414 9 is_stmt 0 view .LVU242
 908 0224 0122     		movs	r2, #1
 909 0226 1021     		movs	r1, #16
 910 0228 2046     		mov	r0, r4
 911 022a FFF7FEFF 		bl	HAL_GPIO_WritePin
 912              	.LVL75:
 415:Core/Src/ad9520_function.c ****         HAL_Delay(2);
 913              		.loc 1 415 9 is_stmt 1 view .LVU243
 914 022e 0220     		movs	r0, #2
 915 0230 FFF7FEFF 		bl	HAL_Delay
 916              	.LVL76:
 917              	.LBE10:
 416:Core/Src/ad9520_function.c ****     }while(0);
 918              		.loc 1 416 11 view .LVU244
 417:Core/Src/ad9520_function.c **** 
 418:Core/Src/ad9520_function.c ****     //program VCO divider 0x1e0 --- 0x1e1 : VCO_drivider --- input clk
 419:Core/Src/ad9520_function.c ****     //write 1X16bits, wirthe 1 times
 420:Core/Src/ad9520_function.c ****     pad9520_reg = (ad9520_reg_t *)(&(ad9520_regs.input_clks));
 919              		.loc 1 420 5 view .LVU245
 421:Core/Src/ad9520_function.c ****     do{
 920              		.loc 1 421 5 view .LVU246
 921              	.LBB13:
 422:Core/Src/ad9520_function.c ****         HAL_Delay(2);
 922              		.loc 1 422 9 view .LVU247
 923 0234 0220     		movs	r0, #2
 924 0236 FFF7FEFF 		bl	HAL_Delay
 925              	.LVL77:
 423:Core/Src/ad9520_function.c ****         HAL_GPIO_WritePin(spi1_cs_GPIO_Port, spi1_cs_Pin, GPIO_PIN_RESET);
 926              		.loc 1 423 9 view .LVU248
 927 023a 0022     		movs	r2, #0
 928 023c 1021     		movs	r1, #16
 929 023e 2046     		mov	r0, r4
 930 0240 FFF7FEFF 		bl	HAL_GPIO_WritePin
 931              	.LVL78:
 424:Core/Src/ad9520_function.c ****         // 2. ÂèëÈÄÅÂØÑÂ≠òÂô®Âú∞ÂùÄ
 425:Core/Src/ad9520_function.c ****         HAL_Delay(3);
 932              		.loc 1 425 9 view .LVU249
 933 0244 0320     		movs	r0, #3
 934 0246 FFF7FEFF 		bl	HAL_Delay
 935              	.LVL79:
 426:Core/Src/ad9520_function.c ****         uint16_t tmpAdr = (pad9520_reg->reg_addr)|WR_OPRs;
 936              		.loc 1 426 9 view .LVU250
 937              		.loc 1 426 39 is_stmt 0 view .LVU251
ARM GAS  /tmp/ccqROsdd.s 			page 25


 938 024a 3D4B     		ldr	r3, .L51
 939 024c B3F81A31 		ldrh	r3, [r3, #282]
 940              		.loc 1 426 18 view .LVU252
 941 0250 43F4C043 		orr	r3, r3, #24576
 942 0254 ADF80430 		strh	r3, [sp, #4]	@ movhi
 427:Core/Src/ad9520_function.c ****         HAL_SPI_Transmit(&hspi1, (uint8_t *)&(tmpAdr), 1, 100);
 943              		.loc 1 427 9 is_stmt 1 view .LVU253
 944 0258 6423     		movs	r3, #100
 945 025a 0122     		movs	r2, #1
 946 025c 01A9     		add	r1, sp, #4
 947 025e 3A48     		ldr	r0, .L51+8
 948 0260 FFF7FEFF 		bl	HAL_SPI_Transmit
 949              	.LVL80:
 428:Core/Src/ad9520_function.c ****         // 3. ÂèëÈÄÅÂØÑÂ≠òÂô®Êï∞ÊçÆ
 429:Core/Src/ad9520_function.c ****         for(int i=0; i<1; i++){
 950              		.loc 1 429 9 view .LVU254
 951              	.LBB14:
 952              		.loc 1 429 13 view .LVU255
 953              		.loc 1 429 17 is_stmt 0 view .LVU256
 954 0264 0024     		movs	r4, #0
 955              	.LVL81:
 956              	.L43:
 957              		.loc 1 429 22 is_stmt 1 discriminator 1 view .LVU257
 958              		.loc 1 429 9 is_stmt 0 discriminator 1 view .LVU258
 959 0266 002C     		cmp	r4, #0
 960 0268 1CDC     		bgt	.L50
 961              	.LBB15:
 430:Core/Src/ad9520_function.c ****             HAL_Delay(3);
 962              		.loc 1 430 13 is_stmt 1 discriminator 3 view .LVU259
 963 026a 0320     		movs	r0, #3
 964 026c FFF7FEFF 		bl	HAL_Delay
 965              	.LVL82:
 431:Core/Src/ad9520_function.c ****             uint16_t tmpData = ((pad9520_reg-i*2)->reg_setval << 8) | ((pad9520_reg-i*2-1)->reg_set
 966              		.loc 1 431 13 discriminator 3 view .LVU260
 967              		.loc 1 431 45 is_stmt 0 discriminator 3 view .LVU261
 968 0270 04EB4401 		add	r1, r4, r4, lsl #1
 969 0274 384B     		ldr	r3, .L51+24
 970 0276 A3EB8102 		sub	r2, r3, r1, lsl #2
 971              		.loc 1 431 50 discriminator 3 view .LVU262
 972 027a 9088     		ldrh	r0, [r2, #4]
 973              		.loc 1 431 88 discriminator 3 view .LVU263
 974 027c 6FF00502 		mvn	r2, #5
 975 0280 A2EB8102 		sub	r2, r2, r1, lsl #2
 976 0284 1344     		add	r3, r3, r2
 977              		.loc 1 431 91 discriminator 3 view .LVU264
 978 0286 B3F90430 		ldrsh	r3, [r3, #4]
 979              		.loc 1 431 69 discriminator 3 view .LVU265
 980 028a 43EA0023 		orr	r3, r3, r0, lsl #8
 981              		.loc 1 431 22 discriminator 3 view .LVU266
 982 028e ADF80630 		strh	r3, [sp, #6]	@ movhi
 432:Core/Src/ad9520_function.c ****             //tmpData = 0x3c3c;
 433:Core/Src/ad9520_function.c ****             HAL_SPI_Transmit(&hspi1, (uint8_t *)&(tmpData), 1, 100);
 983              		.loc 1 433 13 is_stmt 1 discriminator 3 view .LVU267
 984 0292 6423     		movs	r3, #100
 985 0294 0122     		movs	r2, #1
 986 0296 0DF10601 		add	r1, sp, #6
 987 029a 2B48     		ldr	r0, .L51+8
ARM GAS  /tmp/ccqROsdd.s 			page 26


 988 029c FFF7FEFF 		bl	HAL_SPI_Transmit
 989              	.LVL83:
 990              	.LBE15:
 429:Core/Src/ad9520_function.c ****             HAL_Delay(3);
 991              		.loc 1 429 27 discriminator 3 view .LVU268
 429:Core/Src/ad9520_function.c ****             HAL_Delay(3);
 992              		.loc 1 429 28 is_stmt 0 discriminator 3 view .LVU269
 993 02a0 0134     		adds	r4, r4, #1
 994              	.LVL84:
 429:Core/Src/ad9520_function.c ****             HAL_Delay(3);
 995              		.loc 1 429 28 discriminator 3 view .LVU270
 996 02a2 E0E7     		b	.L43
 997              	.L50:
 429:Core/Src/ad9520_function.c ****             HAL_Delay(3);
 998              		.loc 1 429 28 discriminator 3 view .LVU271
 999              	.LBE14:
 434:Core/Src/ad9520_function.c ****         }
 435:Core/Src/ad9520_function.c ****         // 4. ËÆæÁΩÆspi_csÂºïËÑö‰∏∫È´òÁîµÂπ≥
 436:Core/Src/ad9520_function.c ****         HAL_Delay(3);
 1000              		.loc 1 436 9 is_stmt 1 view .LVU272
 1001 02a4 0320     		movs	r0, #3
 1002 02a6 FFF7FEFF 		bl	HAL_Delay
 1003              	.LVL85:
 437:Core/Src/ad9520_function.c ****         HAL_GPIO_WritePin(spi1_cs_GPIO_Port, spi1_cs_Pin, GPIO_PIN_SET);
 1004              		.loc 1 437 9 view .LVU273
 1005 02aa 264C     		ldr	r4, .L51+4
 1006              	.LVL86:
 1007              		.loc 1 437 9 is_stmt 0 view .LVU274
 1008 02ac 0122     		movs	r2, #1
 1009 02ae 1021     		movs	r1, #16
 1010 02b0 2046     		mov	r0, r4
 1011 02b2 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1012              	.LVL87:
 438:Core/Src/ad9520_function.c ****         HAL_Delay(2);
 1013              		.loc 1 438 9 is_stmt 1 view .LVU275
 1014 02b6 0220     		movs	r0, #2
 1015 02b8 FFF7FEFF 		bl	HAL_Delay
 1016              	.LVL88:
 1017              	.LBE13:
 439:Core/Src/ad9520_function.c ****     }while(0);
 1018              		.loc 1 439 11 view .LVU276
 440:Core/Src/ad9520_function.c **** 
 441:Core/Src/ad9520_function.c ****     //program system power control 0x230 ---  : system_power_control --- 
 442:Core/Src/ad9520_function.c ****     //write 1X16bits, wirthe 1 times
 443:Core/Src/ad9520_function.c ****     pad9520_reg = (ad9520_reg_t *)(&(ad9520_regs.power_down));
 1019              		.loc 1 443 5 view .LVU277
 444:Core/Src/ad9520_function.c ****     do{
 1020              		.loc 1 444 5 view .LVU278
 1021              	.LBB16:
 445:Core/Src/ad9520_function.c ****         HAL_Delay(2);
 1022              		.loc 1 445 9 view .LVU279
 1023 02bc 0220     		movs	r0, #2
 1024 02be FFF7FEFF 		bl	HAL_Delay
 1025              	.LVL89:
 446:Core/Src/ad9520_function.c ****         HAL_GPIO_WritePin(spi1_cs_GPIO_Port, spi1_cs_Pin, GPIO_PIN_RESET);
 1026              		.loc 1 446 9 view .LVU280
 1027 02c2 0022     		movs	r2, #0
ARM GAS  /tmp/ccqROsdd.s 			page 27


 1028 02c4 1021     		movs	r1, #16
 1029 02c6 2046     		mov	r0, r4
 1030 02c8 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1031              	.LVL90:
 447:Core/Src/ad9520_function.c ****         // 2. ÂèëÈÄÅÂØÑÂ≠òÂô®Âú∞ÂùÄ
 448:Core/Src/ad9520_function.c ****         HAL_Delay(3);
 1032              		.loc 1 448 9 view .LVU281
 1033 02cc 0320     		movs	r0, #3
 1034 02ce FFF7FEFF 		bl	HAL_Delay
 1035              	.LVL91:
 449:Core/Src/ad9520_function.c ****         uint16_t tmpAdr = (pad9520_reg->reg_addr)|WR_OPRs;
 1036              		.loc 1 449 9 view .LVU282
 1037              		.loc 1 449 39 is_stmt 0 view .LVU283
 1038 02d2 1B4B     		ldr	r3, .L51
 1039 02d4 B3F82031 		ldrh	r3, [r3, #288]
 1040              		.loc 1 449 18 view .LVU284
 1041 02d8 43F4C043 		orr	r3, r3, #24576
 1042 02dc ADF80430 		strh	r3, [sp, #4]	@ movhi
 450:Core/Src/ad9520_function.c ****         HAL_SPI_Transmit(&hspi1, (uint8_t *)&(tmpAdr), 1, 100);
 1043              		.loc 1 450 9 is_stmt 1 view .LVU285
 1044 02e0 6423     		movs	r3, #100
 1045 02e2 0122     		movs	r2, #1
 1046 02e4 01A9     		add	r1, sp, #4
 1047 02e6 1848     		ldr	r0, .L51+8
 1048 02e8 FFF7FEFF 		bl	HAL_SPI_Transmit
 1049              	.LVL92:
 451:Core/Src/ad9520_function.c ****         // 3. ÂèëÈÄÅÂØÑÂ≠òÂô®Êï∞ÊçÆ
 452:Core/Src/ad9520_function.c ****         for(int i=0; i<1; i++){
 1050              		.loc 1 452 9 view .LVU286
 1051              	.LBB17:
 1052              		.loc 1 452 13 view .LVU287
 1053              		.loc 1 452 17 is_stmt 0 view .LVU288
 1054 02ec 0024     		movs	r4, #0
 1055              	.LVL93:
 1056              	.L45:
 1057              		.loc 1 452 22 is_stmt 1 discriminator 1 view .LVU289
 1058              		.loc 1 452 9 is_stmt 0 discriminator 1 view .LVU290
 1059 02ee 002C     		cmp	r4, #0
 1060 02f0 0EDD     		ble	.L46
 1061              	.LBE17:
 453:Core/Src/ad9520_function.c ****             HAL_Delay(3);
 454:Core/Src/ad9520_function.c ****             uint16_t tmpData = ((pad9520_reg-i)->reg_setval << 8) | ((pad9520_reg-i)->reg_setval );
 455:Core/Src/ad9520_function.c ****             //tmpData = 0x3c3c;
 456:Core/Src/ad9520_function.c ****             HAL_SPI_Transmit(&hspi1, (uint8_t *)&(tmpData), 1, 100);
 457:Core/Src/ad9520_function.c ****         }
 458:Core/Src/ad9520_function.c ****         // 4. ËÆæÁΩÆspi_csÂºïËÑö‰∏∫È´òÁîµÂπ≥
 459:Core/Src/ad9520_function.c ****         HAL_Delay(3);
 1062              		.loc 1 459 9 is_stmt 1 view .LVU291
 1063 02f2 0320     		movs	r0, #3
 1064 02f4 FFF7FEFF 		bl	HAL_Delay
 1065              	.LVL94:
 460:Core/Src/ad9520_function.c ****         HAL_GPIO_WritePin(spi1_cs_GPIO_Port, spi1_cs_Pin, GPIO_PIN_SET);
 1066              		.loc 1 460 9 view .LVU292
 1067 02f8 0122     		movs	r2, #1
 1068 02fa 1021     		movs	r1, #16
 1069 02fc 1148     		ldr	r0, .L51+4
 1070 02fe FFF7FEFF 		bl	HAL_GPIO_WritePin
ARM GAS  /tmp/ccqROsdd.s 			page 28


 1071              	.LVL95:
 461:Core/Src/ad9520_function.c ****         HAL_Delay(2);
 1072              		.loc 1 461 9 view .LVU293
 1073 0302 0220     		movs	r0, #2
 1074 0304 FFF7FEFF 		bl	HAL_Delay
 1075              	.LVL96:
 1076              	.LBE16:
 462:Core/Src/ad9520_function.c ****     }while(0);
 1077              		.loc 1 462 11 view .LVU294
 463:Core/Src/ad9520_function.c ****     update_ad9520_regs();
 1078              		.loc 1 463 5 view .LVU295
 1079 0308 FFF7FEFF 		bl	update_ad9520_regs
 1080              	.LVL97:
 464:Core/Src/ad9520_function.c **** }
 1081              		.loc 1 464 1 is_stmt 0 view .LVU296
 1082 030c 02B0     		add	sp, sp, #8
 1083              	.LCFI15:
 1084              		.cfi_remember_state
 1085              		.cfi_def_cfa_offset 16
 1086              		@ sp needed
 1087 030e 70BD     		pop	{r4, r5, r6, pc}
 1088              	.LVL98:
 1089              	.L46:
 1090              	.LCFI16:
 1091              		.cfi_restore_state
 1092              	.LBB20:
 1093              	.LBB19:
 1094              	.LBB18:
 453:Core/Src/ad9520_function.c ****             uint16_t tmpData = ((pad9520_reg-i)->reg_setval << 8) | ((pad9520_reg-i)->reg_setval );
 1095              		.loc 1 453 13 is_stmt 1 discriminator 3 view .LVU297
 1096 0310 0320     		movs	r0, #3
 1097 0312 FFF7FEFF 		bl	HAL_Delay
 1098              	.LVL99:
 454:Core/Src/ad9520_function.c ****             //tmpData = 0x3c3c;
 1099              		.loc 1 454 13 discriminator 3 view .LVU298
 454:Core/Src/ad9520_function.c ****             //tmpData = 0x3c3c;
 1100              		.loc 1 454 45 is_stmt 0 discriminator 3 view .LVU299
 1101 0316 04EB4402 		add	r2, r4, r4, lsl #1
 1102 031a 104B     		ldr	r3, .L51+28
 1103 031c A3EB4203 		sub	r3, r3, r2, lsl #1
 454:Core/Src/ad9520_function.c ****             //tmpData = 0x3c3c;
 1104              		.loc 1 454 48 discriminator 3 view .LVU300
 1105 0320 9A88     		ldrh	r2, [r3, #4]
 454:Core/Src/ad9520_function.c ****             //tmpData = 0x3c3c;
 1106              		.loc 1 454 85 discriminator 3 view .LVU301
 1107 0322 B3F90430 		ldrsh	r3, [r3, #4]
 454:Core/Src/ad9520_function.c ****             //tmpData = 0x3c3c;
 1108              		.loc 1 454 67 discriminator 3 view .LVU302
 1109 0326 43EA0223 		orr	r3, r3, r2, lsl #8
 454:Core/Src/ad9520_function.c ****             //tmpData = 0x3c3c;
 1110              		.loc 1 454 22 discriminator 3 view .LVU303
 1111 032a ADF80630 		strh	r3, [sp, #6]	@ movhi
 456:Core/Src/ad9520_function.c ****         }
 1112              		.loc 1 456 13 is_stmt 1 discriminator 3 view .LVU304
 1113 032e 6423     		movs	r3, #100
 1114 0330 0122     		movs	r2, #1
 1115 0332 0DF10601 		add	r1, sp, #6
ARM GAS  /tmp/ccqROsdd.s 			page 29


 1116 0336 0448     		ldr	r0, .L51+8
 1117 0338 FFF7FEFF 		bl	HAL_SPI_Transmit
 1118              	.LVL100:
 1119              	.LBE18:
 452:Core/Src/ad9520_function.c ****             HAL_Delay(3);
 1120              		.loc 1 452 27 discriminator 3 view .LVU305
 452:Core/Src/ad9520_function.c ****             HAL_Delay(3);
 1121              		.loc 1 452 28 is_stmt 0 discriminator 3 view .LVU306
 1122 033c 0134     		adds	r4, r4, #1
 1123              	.LVL101:
 452:Core/Src/ad9520_function.c ****             HAL_Delay(3);
 1124              		.loc 1 452 28 discriminator 3 view .LVU307
 1125 033e D6E7     		b	.L45
 1126              	.L52:
 1127              		.align	2
 1128              	.L51:
 1129 0340 00000000 		.word	.LANCHOR0
 1130 0344 00080240 		.word	1073874944
 1131 0348 00000000 		.word	hspi1
 1132 034c 72000000 		.word	.LANCHOR0+114
 1133 0350 C6000000 		.word	.LANCHOR0+198
 1134 0354 0E010000 		.word	.LANCHOR0+270
 1135 0358 1A010000 		.word	.LANCHOR0+282
 1136 035c 20010000 		.word	.LANCHOR0+288
 1137              	.LBE19:
 1138              	.LBE20:
 1139              		.cfi_endproc
 1140              	.LFE137:
 1142              		.section	.text.init_ad9520,"ax",%progbits
 1143              		.align	1
 1144              		.global	init_ad9520
 1145              		.syntax unified
 1146              		.thumb
 1147              		.thumb_func
 1148              		.fpu fpv4-sp-d16
 1150              	init_ad9520:
 1151              	.LFB138:
 465:Core/Src/ad9520_function.c **** uint32_t tmpx=0;
 466:Core/Src/ad9520_function.c **** // ad9520ÂØÑÂ≠òÂô®ÂàùÂßãÂåñ
 467:Core/Src/ad9520_function.c **** void init_ad9520(){
 1152              		.loc 1 467 19 is_stmt 1 view -0
 1153              		.cfi_startproc
 1154              		@ args = 0, pretend = 0, frame = 0
 1155              		@ frame_needed = 0, uses_anonymous_args = 0
 1156 0000 08B5     		push	{r3, lr}
 1157              	.LCFI17:
 1158              		.cfi_def_cfa_offset 8
 1159              		.cfi_offset 3, -8
 1160              		.cfi_offset 14, -4
 468:Core/Src/ad9520_function.c ****     init_ad9520_spiport();
 1161              		.loc 1 468 5 view .LVU309
 1162 0002 FFF7FEFF 		bl	init_ad9520_spiport
 1163              	.LVL102:
 469:Core/Src/ad9520_function.c ****     set_ad9520_spiport();
 1164              		.loc 1 469 5 view .LVU310
 1165 0006 FFF7FEFF 		bl	set_ad9520_spiport
 1166              	.LVL103:
ARM GAS  /tmp/ccqROsdd.s 			page 30


 470:Core/Src/ad9520_function.c ****     set_ad9520_eeprom_custom_id_reg(0xeb90);
 1167              		.loc 1 470 5 view .LVU311
 1168 000a 4EF69030 		movw	r0, #60304
 1169 000e FFF7FEFF 		bl	set_ad9520_eeprom_custom_id_reg
 1170              	.LVL104:
 471:Core/Src/ad9520_function.c ****     read_ad9520_all_regs_setdefaultVal(SAVE_DEFAULT_VAL);
 1171              		.loc 1 471 5 view .LVU312
 1172 0012 0120     		movs	r0, #1
 1173 0014 FFF7FEFF 		bl	read_ad9520_all_regs_setdefaultVal
 1174              	.LVL105:
 472:Core/Src/ad9520_function.c ****     
 473:Core/Src/ad9520_function.c ****     HAL_Delay(30);
 1175              		.loc 1 473 5 view .LVU313
 1176 0018 1E20     		movs	r0, #30
 1177 001a FFF7FEFF 		bl	HAL_Delay
 1178              	.LVL106:
 474:Core/Src/ad9520_function.c ****     set_custom_val(PUMP_NAL);
 1179              		.loc 1 474 5 view .LVU314
 1180 001e 0220     		movs	r0, #2
 1181 0020 FFF7FEFF 		bl	set_custom_val
 1182              	.LVL107:
 475:Core/Src/ad9520_function.c ****     HAL_Delay(30);
 1183              		.loc 1 475 5 view .LVU315
 1184 0024 1E20     		movs	r0, #30
 1185 0026 FFF7FEFF 		bl	HAL_Delay
 1186              	.LVL108:
 476:Core/Src/ad9520_function.c ****     read_ad9520_all_regs_setdefaultVal(NOT_SAVE_DEFAULT_VAL);
 1187              		.loc 1 476 5 view .LVU316
 1188 002a 0020     		movs	r0, #0
 1189 002c FFF7FEFF 		bl	read_ad9520_all_regs_setdefaultVal
 1190              	.LVL109:
 477:Core/Src/ad9520_function.c ****     HAL_Delay(30);
 1191              		.loc 1 477 5 view .LVU317
 1192 0030 1E20     		movs	r0, #30
 1193 0032 FFF7FEFF 		bl	HAL_Delay
 1194              	.LVL110:
 478:Core/Src/ad9520_function.c ****     // read_ad9520_all_regs_setdefaultVal(SAVE_DEFAULT_VAL);
 479:Core/Src/ad9520_function.c ****     // HAL_Delay(30);
 480:Core/Src/ad9520_function.c **** }
 1195              		.loc 1 480 1 is_stmt 0 view .LVU318
 1196 0036 08BD     		pop	{r3, pc}
 1197              		.cfi_endproc
 1198              	.LFE138:
 1200              		.section	.text.check_ad9520_status,"ax",%progbits
 1201              		.align	1
 1202              		.global	check_ad9520_status
 1203              		.syntax unified
 1204              		.thumb
 1205              		.thumb_func
 1206              		.fpu fpv4-sp-d16
 1208              	check_ad9520_status:
 1209              	.LFB139:
 481:Core/Src/ad9520_function.c **** 
 482:Core/Src/ad9520_function.c **** 
 483:Core/Src/ad9520_function.c **** void check_ad9520_status(){
 1210              		.loc 1 483 27 is_stmt 1 view -0
 1211              		.cfi_startproc
ARM GAS  /tmp/ccqROsdd.s 			page 31


 1212              		@ args = 0, pretend = 0, frame = 0
 1213              		@ frame_needed = 0, uses_anonymous_args = 0
 1214 0000 08B5     		push	{r3, lr}
 1215              	.LCFI18:
 1216              		.cfi_def_cfa_offset 8
 1217              		.cfi_offset 3, -8
 1218              		.cfi_offset 14, -4
 484:Core/Src/ad9520_function.c ****     read_ad9520_all_regs_setdefaultVal(NOT_SAVE_DEFAULT_VAL);
 1219              		.loc 1 484 5 view .LVU320
 1220 0002 0020     		movs	r0, #0
 1221 0004 FFF7FEFF 		bl	read_ad9520_all_regs_setdefaultVal
 1222              	.LVL111:
 485:Core/Src/ad9520_function.c **** }...
 1223              		.loc 1 485 1 is_stmt 0 view .LVU321
 1224 0008 08BD     		pop	{r3, pc}
 1225              		.cfi_endproc
 1226              	.LFE139:
 1228              		.global	tmpx
 1229              		.global	ad9520_regs
 1230              		.section	.bss.tmpx,"aw",%nobits
 1231              		.align	2
 1234              	tmpx:
 1235 0000 00000000 		.space	4
 1236              		.section	.data.ad9520_regs,"aw"
 1237              		.align	2
 1238              		.set	.LANCHOR0,. + 0
 1241              	ad9520_regs:
 1242 0000 0000     		.short	0
 1243 0002 0000     		.short	0
 1244 0004 0000     		.short	0
 1245 0006 0300     		.short	3
 1246 0008 0000     		.short	0
 1247 000a 0000     		.short	0
 1248 000c 0500     		.short	5
 1249 000e 0000     		.short	0
 1250 0010 0000     		.short	0
 1251 0012 0600     		.short	6
 1252 0014 0000     		.short	0
 1253 0016 0000     		.short	0
 1254 0018 1000     		.short	16
 1255 001a 0000     		.short	0
 1256 001c 0000     		.short	0
 1257 001e 1100     		.short	17
 1258 0020 0000     		.short	0
 1259 0022 0000     		.short	0
 1260 0024 1200     		.short	18
 1261 0026 0000     		.short	0
 1262 0028 0000     		.short	0
 1263 002a 1300     		.short	19
 1264 002c 0000     		.short	0
 1265 002e 0000     		.short	0
 1266 0030 1400     		.short	20
 1267 0032 0000     		.short	0
 1268 0034 0000     		.short	0
 1269 0036 1500     		.short	21
 1270 0038 0000     		.short	0
 1271 003a 0000     		.short	0
ARM GAS  /tmp/ccqROsdd.s 			page 32


 1272 003c 1600     		.short	22
 1273 003e 0000     		.short	0
 1274 0040 0000     		.short	0
 1275 0042 1700     		.short	23
 1276 0044 0000     		.short	0
 1277 0046 0000     		.short	0
 1278 0048 1800     		.short	24
 1279 004a 0000     		.short	0
 1280 004c 0000     		.short	0
 1281 004e 1900     		.short	25
 1282 0050 0000     		.short	0
 1283 0052 0000     		.short	0
 1284 0054 1A00     		.short	26
 1285 0056 0000     		.short	0
 1286 0058 0000     		.short	0
 1287 005a 1B00     		.short	27
 1288 005c 0000     		.short	0
 1289 005e 0000     		.short	0
 1290 0060 1C00     		.short	28
 1291 0062 0000     		.short	0
 1292 0064 0000     		.short	0
 1293 0066 1D00     		.short	29
 1294 0068 0000     		.short	0
 1295 006a 0000     		.short	0
 1296 006c 1E00     		.short	30
 1297 006e 0000     		.short	0
 1298 0070 0000     		.short	0
 1299 0072 1F00     		.short	31
 1300 0074 0000     		.short	0
 1301 0076 0000     		.short	0
 1302 0078 F000     		.short	240
 1303 007a 0000     		.short	0
 1304 007c 0000     		.short	0
 1305 007e F100     		.short	241
 1306 0080 0000     		.short	0
 1307 0082 0000     		.short	0
 1308 0084 F200     		.short	242
 1309 0086 0000     		.short	0
 1310 0088 0000     		.short	0
 1311 008a F300     		.short	243
 1312 008c 0000     		.short	0
 1313 008e 0000     		.short	0
 1314 0090 F400     		.short	244
 1315 0092 0000     		.short	0
 1316 0094 0000     		.short	0
 1317 0096 F500     		.short	245
 1318 0098 0000     		.short	0
 1319 009a 0000     		.short	0
 1320 009c F600     		.short	246
 1321 009e 0000     		.short	0
 1322 00a0 0000     		.short	0
 1323 00a2 F700     		.short	247
 1324 00a4 0000     		.short	0
 1325 00a6 0000     		.short	0
 1326 00a8 F800     		.short	248
 1327 00aa 0000     		.short	0
 1328 00ac 0000     		.short	0
ARM GAS  /tmp/ccqROsdd.s 			page 33


 1329 00ae F900     		.short	249
 1330 00b0 0000     		.short	0
 1331 00b2 0000     		.short	0
 1332 00b4 FA00     		.short	250
 1333 00b6 0000     		.short	0
 1334 00b8 0000     		.short	0
 1335 00ba FB00     		.short	251
 1336 00bc 0000     		.short	0
 1337 00be 0000     		.short	0
 1338 00c0 FC00     		.short	252
 1339 00c2 0000     		.short	0
 1340 00c4 0000     		.short	0
 1341 00c6 FD00     		.short	253
 1342 00c8 0000     		.short	0
 1343 00ca 0000     		.short	0
 1344 00cc 9001     		.short	400
 1345 00ce 0000     		.short	0
 1346 00d0 0000     		.short	0
 1347 00d2 9101     		.short	401
 1348 00d4 0000     		.short	0
 1349 00d6 0000     		.short	0
 1350 00d8 9201     		.short	402
 1351 00da 0000     		.short	0
 1352 00dc 0000     		.short	0
 1353 00de 9301     		.short	403
 1354 00e0 0000     		.short	0
 1355 00e2 0000     		.short	0
 1356 00e4 9401     		.short	404
 1357 00e6 0000     		.short	0
 1358 00e8 0000     		.short	0
 1359 00ea 9501     		.short	405
 1360 00ec 0000     		.short	0
 1361 00ee 0000     		.short	0
 1362 00f0 9601     		.short	406
 1363 00f2 0000     		.short	0
 1364 00f4 0000     		.short	0
 1365 00f6 9701     		.short	407
 1366 00f8 0000     		.short	0
 1367 00fa 0000     		.short	0
 1368 00fc 9801     		.short	408
 1369 00fe 0000     		.short	0
 1370 0100 0000     		.short	0
 1371 0102 9901     		.short	409
 1372 0104 0000     		.short	0
 1373 0106 0000     		.short	0
 1374 0108 9A01     		.short	410
 1375 010a 0000     		.short	0
 1376 010c 0000     		.short	0
 1377 010e 9B01     		.short	411
 1378 0110 0000     		.short	0
 1379 0112 0000     		.short	0
 1380 0114 E001     		.short	480
 1381 0116 0000     		.short	0
 1382 0118 0000     		.short	0
 1383 011a E101     		.short	481
 1384 011c 0000     		.short	0
 1385 011e 0000     		.short	0
ARM GAS  /tmp/ccqROsdd.s 			page 34


 1386 0120 3002     		.short	560
 1387 0122 0000     		.short	0
 1388 0124 0000     		.short	0
 1389 0126 3202     		.short	562
 1390 0128 0000     		.short	0
 1391 012a 0000     		.short	0
 1392              		.text
 1393              	.Letext0:
 1394              		.file 2 "/home/cahill/stm32cubeMx/install_bin/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/inc
 1395              		.file 3 "/home/cahill/stm32cubeMx/install_bin/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/inc
 1396              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 1397              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 1398              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f405xx.h"
 1399              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1400              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1401              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1402              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 1403              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 1404              		.file 12 "Core/Inc/ad9520_function.h"
ARM GAS  /tmp/ccqROsdd.s 			page 35


DEFINED SYMBOLS
                            *ABS*:0000000000000000 ad9520_function.c
     /tmp/ccqROsdd.s:18     .text.init_ad9520_spiport:0000000000000000 $t
     /tmp/ccqROsdd.s:26     .text.init_ad9520_spiport:0000000000000000 init_ad9520_spiport
     /tmp/ccqROsdd.s:49     .text.init_ad9520_spiport:0000000000000010 $d
     /tmp/ccqROsdd.s:54     .text.write_ad9520_reg:0000000000000000 $t
     /tmp/ccqROsdd.s:61     .text.write_ad9520_reg:0000000000000000 write_ad9520_reg
     /tmp/ccqROsdd.s:135    .text.write_ad9520_reg:000000000000005c $d
     /tmp/ccqROsdd.s:141    .text.read_ad9520_reg:0000000000000000 $t
     /tmp/ccqROsdd.s:148    .text.read_ad9520_reg:0000000000000000 read_ad9520_reg
     /tmp/ccqROsdd.s:211    .text.read_ad9520_reg:0000000000000040 $d
     /tmp/ccqROsdd.s:217    .text.read_ad9520_all_regs_setdefaultVal:0000000000000000 $t
     /tmp/ccqROsdd.s:224    .text.read_ad9520_all_regs_setdefaultVal:0000000000000000 read_ad9520_all_regs_setdefaultVal
     /tmp/ccqROsdd.s:304    .text.read_ad9520_all_regs_setdefaultVal:0000000000000040 $d
     /tmp/ccqROsdd.s:309    .text.update_ad9520_regs:0000000000000000 $t
     /tmp/ccqROsdd.s:316    .text.update_ad9520_regs:0000000000000000 update_ad9520_regs
     /tmp/ccqROsdd.s:349    .text.update_ad9520_regs:0000000000000024 $d
     /tmp/ccqROsdd.s:354    .text.set_ad9520_spiport:0000000000000000 $t
     /tmp/ccqROsdd.s:361    .text.set_ad9520_spiport:0000000000000000 set_ad9520_spiport
     /tmp/ccqROsdd.s:418    .text.set_ad9520_spiport:0000000000000050 $d
     /tmp/ccqROsdd.s:423    .text.set_ad9520_eeprom_custom_id_reg:0000000000000000 $t
     /tmp/ccqROsdd.s:430    .text.set_ad9520_eeprom_custom_id_reg:0000000000000000 set_ad9520_eeprom_custom_id_reg
     /tmp/ccqROsdd.s:458    .text.set_ad9520_eeprom_custom_id_reg:0000000000000014 $d
     /tmp/ccqROsdd.s:463    .text.set_custom_val:0000000000000000 $t
     /tmp/ccqROsdd.s:470    .text.set_custom_val:0000000000000000 set_custom_val
     /tmp/ccqROsdd.s:1129   .text.set_custom_val:0000000000000340 $d
     /tmp/ccqROsdd.s:1143   .text.init_ad9520:0000000000000000 $t
     /tmp/ccqROsdd.s:1150   .text.init_ad9520:0000000000000000 init_ad9520
     /tmp/ccqROsdd.s:1201   .text.check_ad9520_status:0000000000000000 $t
     /tmp/ccqROsdd.s:1208   .text.check_ad9520_status:0000000000000000 check_ad9520_status
     /tmp/ccqROsdd.s:1234   .bss.tmpx:0000000000000000 tmpx
     /tmp/ccqROsdd.s:1241   .data.ad9520_regs:0000000000000000 ad9520_regs
     /tmp/ccqROsdd.s:1231   .bss.tmpx:0000000000000000 $d
     /tmp/ccqROsdd.s:1237   .data.ad9520_regs:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_Delay
HAL_SPI_Transmit
hspi1
HAL_SPI_Receive
