
---------- Begin Simulation Statistics ----------
final_tick                               572574060302500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  40115                       # Simulator instruction rate (inst/s)
host_mem_usage                                 879148                       # Number of bytes of host memory used
host_op_rate                                    90167                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   249.29                       # Real time elapsed on the host
host_tick_rate                               27065525                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      22477223                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006747                       # Number of seconds simulated
sim_ticks                                  6747048750                       # Number of ticks simulated
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            14                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          14                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     12                       # Number of float alu accesses
system.cpu.num_fp_insts                            12                       # number of float instructions
system.cpu.num_fp_register_reads                   22                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  10                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  18                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  2                       # number of times the integer registers were written
system.cpu.num_load_insts                           4                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         4     28.57%     28.57% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   2     14.29%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  2     14.29%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::MemRead                        2     14.29%     71.43% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     71.43% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   2     14.29%     85.71% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  2     14.29%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         14                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued            41099                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified               41099                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  2137                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        98044                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        200653                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        35150                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          807                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted        40248                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        28189                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        35150                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         6961                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           45747                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            5128                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           60                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            196486                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           329228                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          807                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              19425                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1555645                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       469272                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22477209                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     13400209                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.677377                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.802964                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      8728860     65.14%     65.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       678327      5.06%     70.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       824085      6.15%     76.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       260969      1.95%     78.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       563889      4.21%     82.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       259065      1.93%     84.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       333819      2.49%     86.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       195550      1.46%     88.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1555645     11.61%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     13400209                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           21302588                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          320                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10363628                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7651059                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass          637      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3034818     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          658      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          328      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        47722      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5476750     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        11440      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4002198     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       657061      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        55633      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6993998     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2195966      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22477209                       # Class of committed instruction
system.switch_cpus.commit.refs                9902658                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22477209                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.349407                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.349407                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       9611557                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23109038                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           742691                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2481682                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           6090                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        619746                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7786172                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1499                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2367168                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   572                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               45747                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1084129                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              12345448                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           119                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10474196                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           12180                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.003390                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1110348                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        33317                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.776207                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     13461886                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.731234                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.132983                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          9983486     74.16%     74.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           104829      0.78%     74.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           216215      1.61%     76.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           168844      1.25%     77.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           177507      1.32%     79.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           143168      1.06%     80.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           216906      1.61%     81.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            72862      0.54%     82.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2378069     17.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     13461886                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          35988907                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         19172233                       # number of floating regfile writes
system.switch_cpus.idleCycles                   32191                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          840                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            37004                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.712887                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10296318                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2367168                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          335949                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7789756                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            5                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2419027                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23042699                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7929150                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         4747                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23113834                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           3995                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       2751118                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           6090                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2760268                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        27476                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       585393                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          245                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       138669                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       167418                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          245                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          149                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          691                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28886186                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              22919176                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.605970                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17504173                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.698462                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               22962190                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         21265716                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1345121                       # number of integer regfile writes
system.switch_cpus.ipc                       0.741066                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.741066                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        41141      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3237458     14.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          658      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         2694      0.01%     14.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        47748      0.21%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5477001     23.69%     38.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        11440      0.05%     38.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4002310     17.31%     55.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       759893      3.29%     58.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        94618      0.41%     59.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      7170912     31.02%     90.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2272710      9.83%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23118583                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        22498082                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     44057743                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     21443140                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21671321                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1039413                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044960                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             428      0.04%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       121448     11.68%     11.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       265185     25.51%     37.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          88222      8.49%     45.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11783      1.13%     46.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       497756     47.89%     94.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        54591      5.25%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1618773                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     16681367                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1476036                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1937033                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23038840                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23118583                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         3859                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       565410                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          647                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         3539                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       277891                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     13461886                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.717336                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.512103                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      8074225     59.98%     59.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       689890      5.12%     65.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       721036      5.36%     70.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       626222      4.65%     75.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       889999      6.61%     81.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       703269      5.22%     86.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       777767      5.78%     92.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       470812      3.50%     96.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       508666      3.78%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     13461886                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.713239                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1084129                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    10                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        24418                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        96304                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7789756                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2419027                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10604053                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 13494077                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         3179928                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20390800                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         112109                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1024594                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        2237889                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         40043                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      67938844                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23064957                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     20906600                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2811070                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        3979207                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           6090                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       6440084                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           515720                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     36040351                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     21168906                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3800116                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             34724485                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            45954729                       # The number of ROB writes
system.switch_cpus.timesIdled                     338                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       113429                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        47899                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       228162                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          47899                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 572574060302500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              82976                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27823                       # Transaction distribution
system.membus.trans_dist::CleanEvict            70221                       # Transaction distribution
system.membus.trans_dist::ReadExReq             19633                       # Transaction distribution
system.membus.trans_dist::ReadExResp            19633                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         82976                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       303262                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       303262                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 303262                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      8347648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      8347648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8347648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            102609                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  102609    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              102609                       # Request fanout histogram
system.membus.reqLayer2.occupancy           330741142                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          549094704                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.1                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   6747048750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572574060302500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 572574060302500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 572574060302500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             83071                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        68539                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          116                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          158310                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            59877                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            31662                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           31662                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           396                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        82675                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          908                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       341987                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                342895                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        32768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9923392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9956160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          173413                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1780672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           288146                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.166232                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.372289                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 240247     83.38%     83.38% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  47899     16.62%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             288146                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          154910500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         171501000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            591000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 572574060302500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           29                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        46215                       # number of demand (read+write) hits
system.l2.demand_hits::total                    46244                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           29                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        46215                       # number of overall hits
system.l2.overall_hits::total                   46244                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          365                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        68119                       # number of demand (read+write) misses
system.l2.demand_misses::total                  68489                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          365                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        68119                       # number of overall misses
system.l2.overall_misses::total                 68489                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     27765500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   6999535500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7027301000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     27765500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   6999535500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7027301000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          394                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       114334                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               114733                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          394                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       114334                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              114733                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.926396                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.595790                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.596942                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.926396                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.595790                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.596942                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 76069.863014                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 102754.525169                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102604.812452                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 76069.863014                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 102754.525169                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102604.812452                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      9860                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               27823                       # number of writebacks
system.l2.writebacks::total                     27823                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst          365                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        68112                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             68477                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        34350                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          365                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        68112                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           102827                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     24115500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   6317842000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6341957500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   2989157626                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     24115500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   6317842000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9331115126                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.926396                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.595728                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.596838                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.926396                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.595728                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.896229                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 66069.863014                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 92756.665492                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92614.417980                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 87020.600466                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 66069.863014                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 92756.665492                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90745.768388                       # average overall mshr miss latency
system.l2.replacements                         113536                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        40716                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            40716                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        40716                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        40716                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          116                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              116                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          116                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          116                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        32184                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         32184                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        34350                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          34350                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   2989157626                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   2989157626                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 87020.600466                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 87020.600466                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        12029                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 12029                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        19632                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               19633                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1961106000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1961106000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        31661                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             31662                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.620069                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.620081                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 99893.337408                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99888.249376                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        19632                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          19632                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1764786000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1764786000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.620069                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.620049                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 89893.337408                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89893.337408                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           29                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 29                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          365                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              367                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     27765500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     27765500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          394                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            396                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.926396                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.926768                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 76069.863014                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75655.313351                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          365                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          365                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     24115500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     24115500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.926396                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.921717                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 66069.863014                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66069.863014                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        34186                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             34186                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        48487                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           48489                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   5038429500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5038429500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        82673                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         82675                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.586491                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.586501                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 103912.997298                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103908.711254                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        48480                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        48480                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   4553056000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4553056000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.586407                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.586393                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 93916.171617                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93916.171617                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 572574060302500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 572574060302500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3983.097216                       # Cycle average of tags in use
system.l2.tags.total_refs                      213004                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    113536                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.876092                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              572567313254500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     183.545142                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.093400                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.166014                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  2075.452902                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    12.277192                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1711.562566                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.044811                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000041                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.506702                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002997                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.417862                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972436                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          2078                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2018                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          105                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         1534                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          419                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          470                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1277                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          185                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.507324                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.492676                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1030280                       # Number of tag accesses
system.l2.tags.data_accesses                  1030280                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 572574060302500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher      2184128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        23360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      4359168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6566976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        23360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         23488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1780672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1780672                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher        34127                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          365                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        68112                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              102609                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        27823                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              27823                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             18971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             28457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    323716054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3462255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    646085149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             973310886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        18971                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3462255                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3481226                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      263918650                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            263918650                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      263918650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            18971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            28457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    323716054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3462255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    646085149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1237229537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     27823.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     34083.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       365.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     68069.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000203922250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1644                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1644                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              190530                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              26200                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      102604                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      27823                       # Number of write requests accepted
system.mem_ctrls.readBursts                    102604                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    27823                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     87                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1688                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3491111584                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  512585000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5413305334                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34053.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52803.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    44954                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   17313                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 43.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.23                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                102604                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                27823                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   39250                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   19101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   14570                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   11488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    6721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3446                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2457                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1739                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1013                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     844                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    663                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    448                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        68027                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    122.566863                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    95.534872                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   107.090219                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        46144     67.83%     67.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10603     15.59%     83.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8814     12.96%     96.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1663      2.44%     98.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          593      0.87%     99.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          138      0.20%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           36      0.05%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           16      0.02%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           20      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        68027                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1644                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      62.305961                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     57.087045                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     64.343518                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1628     99.03%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           12      0.73%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.12%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1644                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1644                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.904501                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.857264                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.301716                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1026     62.41%     62.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               45      2.74%     65.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              384     23.36%     88.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              120      7.30%     95.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               40      2.43%     98.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               22      1.34%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                5      0.30%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1644                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6561088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5568                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1778624                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6566656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1780672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       972.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       263.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    973.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    263.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.66                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6746806000                       # Total gap between requests
system.mem_ctrls.avgGap                      51728.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher      2181312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        23360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      4356416                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1778624                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 323298686.703575372696                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3462254.515353842638                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 645677267.412659525871                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 263615110.236160665751                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher        34127                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          365                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        68112                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        27823                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher   1908679094                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      9099501                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   3495526739                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 159858052370                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     55928.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     24930.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     51320.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5745536.15                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    47.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            252156240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            133997655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           376984860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           75324600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     532278240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3020633490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         47148960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4438524045                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        657.846743                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     97936015                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    225160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6423942485                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            233656500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            124164810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           354986520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           69744420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     532278240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3016670280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         50451840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4381952610                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        649.462124                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    106733008                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    225160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6415145492                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 572567313253750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     6747038500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 572574060302500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1083726                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1083738                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1083726                       # number of overall hits
system.cpu.icache.overall_hits::total         1083738                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          403                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            405                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          403                       # number of overall misses
system.cpu.icache.overall_misses::total           405                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     29530000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     29530000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     29530000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     29530000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           14                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1084129                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1084143                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           14                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1084129                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1084143                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.142857                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000372                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000374                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.142857                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000372                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000374                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 73275.434243                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72913.580247                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 73275.434243                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72913.580247                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          116                       # number of writebacks
system.cpu.icache.writebacks::total               116                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            9                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          394                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          394                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          394                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          394                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     28673000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     28673000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     28673000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     28673000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000363                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000363                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000363                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000363                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 72774.111675                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72774.111675                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 72774.111675                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72774.111675                       # average overall mshr miss latency
system.cpu.icache.replacements                    116                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1083726                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1083738                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          403                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           405                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     29530000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     29530000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           14                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1084129                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1084143                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000372                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000374                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 73275.434243                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72913.580247                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            9                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          394                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          394                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     28673000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     28673000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000363                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000363                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 72774.111675                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72774.111675                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 572574060302500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.003267                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               46726                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               116                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            402.810345                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      572567313254500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000024                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.003244                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000006                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000006                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          280                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          271                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.546875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2168682                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2168682                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572574060302500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572574060302500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572574060302500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 572574060302500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572574060302500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572574060302500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 572574060302500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9267569                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9267572                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9281510                       # number of overall hits
system.cpu.dcache.overall_hits::total         9281513                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       167199                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         167202                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       170620                       # number of overall misses
system.cpu.dcache.overall_misses::total        170623                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  10631094998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  10631094998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  10631094998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  10631094998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9434768                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9434774                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9452130                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9452136                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017722                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017722                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.018051                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018051                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 63583.484339                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63582.343501                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 62308.609764                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62307.514216                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1300233                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             28599                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    45.464282                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        40716                       # number of writebacks
system.cpu.dcache.writebacks::total             40716                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        54151                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        54151                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        54151                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        54151                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       113048                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       113048                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       114334                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       114334                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   7548171998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7548171998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   7666883998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7666883998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011982                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011982                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012096                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012096                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 66769.619967                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66769.619967                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 67056.903441                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67056.903441                       # average overall mshr miss latency
system.cpu.dcache.replacements                 113313                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            2                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      7047673                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7047675                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       135513                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        135515                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   8462393000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8462393000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7183186                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7183190                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018865                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018866                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 62447.093637                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62446.172010                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        54126                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        54126                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        81387                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        81387                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   5411391500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5411391500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011330                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011330                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 66489.629793                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66489.629793                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2219896                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2219897                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        31686                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        31687                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2168701998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2168701998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2251582                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2251584                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014073                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014073                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 68443.539671                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68441.379683                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           25                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           25                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        31661                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        31661                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2136780498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2136780498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014062                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014062                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 67489.355927                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67489.355927                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        13941                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         13941                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         3421                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3421                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        17362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        17362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.197040                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.197040                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1286                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1286                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    118712000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    118712000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.074070                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.074070                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 92311.041991                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 92311.041991                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 572574060302500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.011959                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8686459                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            113313                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.658980                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      572567313256500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000001                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.011957                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000012                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000012                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          622                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          279                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19018609                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19018609                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               572593890331000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  58531                       # Simulator instruction rate (inst/s)
host_mem_usage                                 907748                       # Number of bytes of host memory used
host_op_rate                                   130314                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   683.40                       # Real time elapsed on the host
host_tick_rate                               29016823                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000010                       # Number of instructions simulated
sim_ops                                      89056221                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019830                       # Number of seconds simulated
sim_ticks                                 19830028500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued           126316                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    1                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified              126320                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  7140                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       304732                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        609676                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       550129                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           26                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        15259                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       571387                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       440498                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       550129                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       109631                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          613538                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           27275                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         5315                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           2638203                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          2430558                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        15460                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             454061                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4660214                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          966                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1767148                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999999                       # Number of instructions committed
system.switch_cpus.commit.committedOps       66578998                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     39257726                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.695946                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.814849                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     25460537     64.85%     64.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1964176      5.00%     69.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2337972      5.96%     75.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       982140      2.50%     78.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1608038      4.10%     82.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       741984      1.89%     84.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       949981      2.42%     86.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       552684      1.41%     88.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4660214     11.87%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     39257726                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           60635765                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         9144                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31819159                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              21764873                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        11104      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     11374500     17.08%     17.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        14727      0.02%     17.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          385      0.00%     17.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       257221      0.39%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          786      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       141999      0.21%     17.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     17.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4944      0.01%     17.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         5205      0.01%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     15240856     22.89%     40.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     40.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp       256000      0.38%     41.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt           15      0.00%     41.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        31811      0.05%     41.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     41.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     11145042     16.74%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2022512      3.04%     60.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       187929      0.28%     61.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     19742361     29.65%     90.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6141569      9.22%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     66578998                       # Class of committed instruction
system.switch_cpus.commit.refs               28094371                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999999                       # Number of Instructions Simulated
system.switch_cpus.committedOps              66578998                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.322002                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.322002                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      27911177                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       69005518                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2236062                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7464427                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          31325                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1852848                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            22201389                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  5147                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             6681899                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1749                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              613538                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3132443                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              36209957                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          2838                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          219                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               31818764                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          224                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1374                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           62650                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.015470                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3252740                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       467773                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.802287                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     39495839                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.767710                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.143086                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         28961013     73.33%     73.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           303716      0.77%     74.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           608891      1.54%     75.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           753476      1.91%     77.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           529917      1.34%     78.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           424685      1.08%     79.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           644251      1.63%     81.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           232446      0.59%     82.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7037444     17.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     39495839                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         102055439                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         54706392                       # number of floating regfile writes
system.switch_cpus.idleCycles                  164218                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        22296                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           523003                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.731624                       # Inst execution rate
system.switch_cpus.iew.exec_refs             29279462                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            6681899                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1011501                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      22226658                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           40                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          460                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      6841511                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     68629647                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      22597563                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        49343                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      68676296                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          10565                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       7889385                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          31325                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       7916396                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        77022                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1633330                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          134                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          779                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       461789                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       512013                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          779                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         8537                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        13759                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          85724253                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68109475                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.609530                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          52251503                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.717332                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               68240717                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         63355934                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         6208324                       # number of integer regfile writes
system.switch_cpus.ipc                       0.756429                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.756429                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       134282      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12176666     17.72%     17.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        14860      0.02%     17.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           396      0.00%     17.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       278696      0.41%     18.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     18.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     18.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     18.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     18.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     18.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     18.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     18.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          834      0.00%     18.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     18.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       142908      0.21%     18.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     18.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         5140      0.01%     18.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5357      0.01%     18.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     18.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     18.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           68      0.00%     18.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     18.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     18.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     18.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     15241522     22.18%     40.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     40.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp       256000      0.37%     41.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           21      0.00%     41.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        31811      0.05%     41.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     11145332     16.22%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2343201      3.41%     60.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       311307      0.45%     61.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     20265042     29.49%     90.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6372201      9.27%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       68725644                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        64044523                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    125469570                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     61078068                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     61869651                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             2917945                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.042458                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           21833      0.75%      0.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            697      0.02%      0.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           364      0.01%      0.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       340184     11.66%     12.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       735468     25.20%     37.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         239942      8.22%     45.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         35092      1.20%     47.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1390320     47.65%     94.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       154045      5.28%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        7464784                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     54400160                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      7031407                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      8811403                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           68618036                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          68725644                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        11611                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2050645                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         4663                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        10645                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1256442                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     39495839                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.740073                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.519116                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     23470877     59.43%     59.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2086360      5.28%     64.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2094479      5.30%     70.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1852223      4.69%     74.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2637300      6.68%     81.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2163803      5.48%     86.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2301423      5.83%     92.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1398088      3.54%     96.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1491286      3.78%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     39495839                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.732868                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3132674                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   359                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        71728                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       284074                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     22226658                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      6841511                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        30988636                       # number of misc regfile reads
system.switch_cpus.numCycles                 39660057                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        10099264                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61730478                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         442947                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3082591                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        6076170                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        171995                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     199447408                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       68810195                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     63833377                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8439091                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       11024296                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          31325                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      17843366                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          2102891                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    102306758                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     63438958                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          202                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           29                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          11260567                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           31                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            102743978                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           136930765                       # The number of ROB writes
system.switch_cpus.timesIdled                    1849                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       350964                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       157585                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       702160                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         157585                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  19830028500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             250435                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        87207                       # Transaction distribution
system.membus.trans_dist::CleanEvict           217524                       # Transaction distribution
system.membus.trans_dist::ReadExReq             54510                       # Transaction distribution
system.membus.trans_dist::ReadExResp            54510                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        250435                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       914621                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       914621                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 914621                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     25097728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     25097728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25097728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            304945                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  304945    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              304945                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1019188125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1630011235                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.2                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  19830028500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  19830028500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  19830028500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  19830028500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            259717                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       205416                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2903                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          493049                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           172297                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            91479                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           91479                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3135                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       256582                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         9173                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1044183                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1053356                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       386432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     29841280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               30227712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          522701                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5581248                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           873897                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.180326                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.384459                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 716311     81.97%     81.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 157586     18.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             873897                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          472192000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         522091999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4703498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  19830028500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1047                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       142561                       # number of demand (read+write) hits
system.l2.demand_hits::total                   143608                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1047                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       142561                       # number of overall hits
system.l2.overall_hits::total                  143608                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         2088                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       205500                       # number of demand (read+write) misses
system.l2.demand_misses::total                 207588                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         2088                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       205500                       # number of overall misses
system.l2.overall_misses::total                207588                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    171582500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  20731665000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20903247500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    171582500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  20731665000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20903247500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         3135                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       348061                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               351196                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3135                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       348061                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              351196                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.666029                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.590414                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.591089                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.666029                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.590414                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.591089                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 82175.526820                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 100884.014599                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100695.837428                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 82175.526820                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 100884.014599                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100695.837428                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     13124                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               87207                       # number of writebacks
system.l2.writebacks::total                     87207                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data         2133                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2133                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data         2133                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2133                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst         2088                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       203367                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            205455                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       100179                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         2088                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       203367                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           305634                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    150702500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  18576167500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  18726870000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   8327455461                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    150702500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  18576167500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  27054325461                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.666029                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.584286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.585015                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.666029                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.584286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.870266                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 72175.526820                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91343.076802                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91148.280645                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 83125.759500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 72175.526820                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91343.076802                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88518.703616                       # average overall mshr miss latency
system.l2.replacements                         350404                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       118209                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           118209                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       118209                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       118209                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2902                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2902                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2902                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2902                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       111223                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        111223                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       100179                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         100179                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   8327455461                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   8327455461                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 83125.759500                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 83125.759500                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        36969                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 36969                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        54510                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               54510                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   5394634500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5394634500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        91479                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             91479                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.595874                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.595874                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98965.960374                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98965.960374                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        54510                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          54510                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   4849534500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4849534500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.595874                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.595874                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88965.960374                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88965.960374                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1047                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1047                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         2088                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2088                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    171582500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    171582500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3135                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3135                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.666029                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.666029                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 82175.526820                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82175.526820                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         2088                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2088                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    150702500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    150702500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.666029                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.666029                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 72175.526820                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72175.526820                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       105592                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            105592                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       150990                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          150990                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  15337030500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  15337030500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       256582                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        256582                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.588467                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.588467                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 101576.465329                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101576.465329                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data         2133                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         2133                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       148857                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       148857                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  13726633000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  13726633000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.580154                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.580154                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 92213.553948                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92213.553948                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  19830028500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  19830028500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                      705387                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    354500                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.989808                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     214.813231                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  2276.173913                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     6.839868                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1598.172987                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.052445                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.555707                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001670                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.390179                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          2191                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1905                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          153                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         1534                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          484                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          461                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1068                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          272                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.534912                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.465088                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3159040                       # Number of tag accesses
system.l2.tags.data_accesses                  3159040                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  19830028500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.l2.prefetcher      6367360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst       133632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     13015488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19516480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       133632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        133632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5581248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5581248                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.l2.prefetcher        99490                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         2088                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       203367                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              304945                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        87207                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              87207                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.l2.prefetcher    321096866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      6738871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    656352461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             984188197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      6738871                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6738871                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      281454361                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            281454361                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      281454361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    321096866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      6738871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    656352461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1265642558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     87206.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     99432.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      2088.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    203229.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000924411750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5171                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5171                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              584310                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              82224                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      304945                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      87207                       # Number of write requests accepted
system.mem_ctrls.readBursts                    304945                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    87207                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    196                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             19435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             17940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             20162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             21352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            22066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            19818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            19166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            19041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5229                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.34                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9687858980                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1523745000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15401902730                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31789.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50539.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   141206                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   52997                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 46.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                60.77                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                304945                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                87207                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  118171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   56510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   42327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   33009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   19976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   11033                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    7868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5353                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    3214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    2423                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   1921                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       197755                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    126.854016                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    94.962038                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   135.463665                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       136914     69.23%     69.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        29375     14.85%     84.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        22476     11.37%     95.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4756      2.40%     97.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1788      0.90%     98.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          396      0.20%     98.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          191      0.10%     99.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          103      0.05%     99.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1756      0.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       197755                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5171                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      58.938503                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     51.965095                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    106.683081                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          5153     99.65%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           10      0.19%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.02%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            3      0.06%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5171                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5171                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.864823                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.815380                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.339658                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3364     65.06%     65.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              146      2.82%     67.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1060     20.50%     88.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              362      7.00%     95.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              138      2.67%     98.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               62      1.20%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               24      0.46%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               10      0.19%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.04%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5171                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               19503936                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12544                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5581312                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19516480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5581248                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       983.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       281.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    984.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    281.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.88                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19830111000                       # Total gap between requests
system.mem_ctrls.avgGap                      50567.41                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher      6363648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       133632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     13006656                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5581312                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 320909674.940709233284                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 6738870.798899759538                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 655907075.473945975304                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 281457588.424545109272                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher        99490                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         2088                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       203367                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        87207                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher   5183914332                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     64714250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  10153274148                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 481436045650                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     52104.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     30993.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     49925.87                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5520612.40                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    49.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            738611580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            392577570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1125656700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          236988000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1565488080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       8755841820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        241390560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        13056554310                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        658.423376                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    553018010                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    662220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  18614790490                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            673351980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            357902655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1050251160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          218237760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1565488080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       8749354080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        246853920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        12861439635                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        648.584022                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    567864017                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    662220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  18599944483                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 572567313253750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    26577067000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 572593890331000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4212558                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4212570                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4212558                       # number of overall hits
system.cpu.icache.overall_hits::total         4212570                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4013                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4015                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4013                       # number of overall misses
system.cpu.icache.overall_misses::total          4015                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    243295499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    243295499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    243295499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    243295499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           14                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4216571                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4216585                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           14                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4216571                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4216585                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.142857                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000952                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000952                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.142857                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000952                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000952                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 60626.837528                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60596.637360                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 60626.837528                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60596.637360                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1301                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                24                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    54.208333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3019                       # number of writebacks
system.cpu.icache.writebacks::total              3019                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          484                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          484                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          484                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          484                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3529                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3529                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3529                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3529                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    216064499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    216064499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    216064499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    216064499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000837                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000837                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000837                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000837                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 61225.417682                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61225.417682                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 61225.417682                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61225.417682                       # average overall mshr miss latency
system.cpu.icache.replacements                   3019                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4212558                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4212570                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4013                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4015                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    243295499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    243295499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           14                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4216571                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4216585                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000952                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000952                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 60626.837528                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60596.637360                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          484                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          484                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3529                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3529                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    216064499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    216064499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000837                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000837                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 61225.417682                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61225.417682                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 572593890331000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.015803                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4216101                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3531                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1194.024639                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      572567313254500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000068                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.015735                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000031                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000031                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          498                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8436701                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8436701                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572593890331000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572593890331000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572593890331000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 572593890331000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572593890331000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572593890331000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 572593890331000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     35437194                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35437197                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     35493102                       # number of overall hits
system.cpu.dcache.overall_hits::total        35493105                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       842352                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         842355                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       855652                       # number of overall misses
system.cpu.dcache.overall_misses::total        855655                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  49145503583                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  49145503583                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  49145503583                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  49145503583                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     36279546                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36279552                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     36348754                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36348760                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.023218                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.023218                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.023540                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.023540                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 58343.190950                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58342.983164                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 57436.321756                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57436.120379                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      4985710                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          579                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            109299                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    45.615330                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   115.800000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       158925                       # number of writebacks
system.cpu.dcache.writebacks::total            158925                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       385083                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       385083                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       385083                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       385083                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       457269                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       457269                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       462395                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       462395                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  29969600584                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  29969600584                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  30444671584                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  30444671584                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.012604                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012604                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012721                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012721                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 65540.416219                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65540.416219                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 65841.264685                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65841.264685                       # average overall mshr miss latency
system.cpu.dcache.replacements                 461374                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            2                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     26979332                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        26979334                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       719117                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        719119                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  40959471500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  40959471500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     27698449                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     27698453                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.025962                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.025962                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 56958.007529                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56957.849118                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       384988                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       384988                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       334129                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       334129                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  21908005000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  21908005000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.012063                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012063                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 65567.505365                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65567.505365                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8457862                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8457863                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       123235                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       123236                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   8186032083                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8186032083                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8581097                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8581099                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014361                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014361                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 66426.194531                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66425.655515                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           95                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           95                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       123140                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       123140                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   8061595584                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8061595584                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014350                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014350                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 65466.912327                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65466.912327                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        55908                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         55908                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        13300                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        13300                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        69208                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        69208                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.192174                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.192174                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5126                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5126                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    475071000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    475071000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.074067                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.074067                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 92678.696840                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 92678.696840                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 572593890331000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.047421                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35955503                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            462398                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             77.758777                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      572567313256500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000001                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.047420                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000046                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000046                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          570                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          329                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          73159918                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         73159918                       # Number of data accesses

---------- End Simulation Statistics   ----------
