
Cadence Innovus(TM) Implementation System.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v20.10-p004_1, built Thu May 7 20:02:41 PDT 2020
Options:	
Date:		Sun Apr  6 21:49:25 2025
Host:		nc-csuaf4-l01.apporto.com (x86_64 w/Linux 3.10.0-1160.59.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Platinum 8375C CPU @ 2.90GHz 55296KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	20.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
Change the soft stacksize limit to 0.2%RAM (62 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set init_verilog MAC_512.vg
<CMD> set init_top_cell MAC_512
<CMD> set init_mmmc_file MAC_512.view
<CMD> set init_gnd_net VSS
<CMD> set init_pwr_net VDD
<CMD> set init_lef_file /synopsys/Nangate_FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.lef
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set conf_qxconf_file NULL
<CMD> set conf_qxlib_file NULL
<CMD> set defHierChar /
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set enc_enable_print_mode_command_reset_options 1
<CMD> set init_design_settop 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
**WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
**WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
<CMD> set timing_enable_default_delay_arc 1
<CMD> init_design
#% Begin Load MMMC data ... (date=04/06 21:50:00, mem=545.6M)
#% End Load MMMC data ... (date=04/06 21:50:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=545.8M, current mem=545.8M)

Loading LEF file /synopsys/Nangate_FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.lef ...
Set DBUPerIGU to M2 pitch 380.

viaInitial starts at Sun Apr  6 21:50:00 2025
viaInitial ends at Sun Apr  6 21:50:00 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from MAC_512.view
Reading worst timing library '/synopsys/Nangate_FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_worst_low_ccs.lib' ...
Read 134 cells in library 'NangateOpenCellLibrary' 
Reading fast timing library '/synopsys/Nangate_FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_fast_ccs.lib' ...
Read 134 cells in library 'NangateOpenCellLibrary' 
*** End library_loading (cpu=0.04min, real=0.03min, mem=20.0M, fe_cpu=0.22min, fe_real=0.62min, fe_mem=735.0M) ***
#% Begin Load netlist data ... (date=04/06 21:50:02, mem=562.1M)
*** Begin netlist parsing (mem=735.0M) ***
Created 134 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'MAC_512.vg'

*** Memory Usage v#1 (Current mem = 749.027M, initial mem = 268.238M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:01.0, mem=749.0M) ***
#% End Load netlist data ... (date=04/06 21:50:03, total cpu=0:00:00.2, real=0:00:01.0, peak res=579.9M, current mem=579.9M)
Set top cell to MAC_512.
Hooked 268 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell MAC_512 ...
*** Netlist is unique.
** info: there are 269 modules.
** info: there are 35970 stdCell insts.

*** Memory Usage v#1 (Current mem = 803.453M, initial mem = 268.238M) ***
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners : 
 
 Analysis View: worst
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: fast
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file 'MAC_512.sdc' ...
Current (total cpu=0:00:13.6, real=0:00:38.0, peak res=793.4M, current mem=793.4M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File MAC_512.sdc, Line 8).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File MAC_512.sdc, Line 524).

INFO (CTE): Reading of timing constraints file MAC_512.sdc completed, with 2 WARNING
WARNING (CTE-25): Line: 9 of File MAC_512.sdc : Skipped unsupported command: set_max_area


Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=813.0M, current mem=813.0M)
Current (total cpu=0:00:13.7, real=0:00:38.0, peak res=813.0M, current mem=813.0M)
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-2766         10  The sheet resistance for layer %s is not...
WARNING   IMPEXT-2773         10  The via resistance between layers %s and...
WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
*** Message Summary: 22 warning(s), 0 error(s)

<CMD> loadFPlan MAC_512.fp
Reading floorplan file - MAC_512.fp (mem = 1039.7M).
#% Begin Load floorplan data ... (date=04/06 21:50:36, mem=842.4M)
*info: reset 44357 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 687040 681520)
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
 ... processed partition successfully.
Reading binary special route file MAC_512.fp.spr (Created by Innovus v20.10-p004_1 on Sun Apr  6 00:49:54 2025, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=843.1M, current mem=843.1M)
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
#% End Load floorplan data ... (date=04/06 21:50:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=843.7M, current mem=843.7M)
<CMD> place_opt_design
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: User settings:
setDelayCalMode -engine  aae

Estimated cell power/ground rail width = 0.197 um
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=1125.9 CPU=0:00:00.0 REAL=0:00:00.0) 

*summary: 1708 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:01.8) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 29889 (70.1%) nets
3		: 10734 (25.2%) nets
4     -	14	: 1675 (3.9%) nets
15    -	39	: 19 (0.0%) nets
40    -	79	: 130 (0.3%) nets
80    -	159	: 195 (0.5%) nets
160   -	319	: 2 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 3 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=34262 (0 fixed + 34262 movable) #buf cell=0 #inv cell=2003 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=42647 #term=137318 #term/net=3.22, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=771
stdCell: 34262 single + 0 double + 0 multi
Total standard cell length = 50.8617 (mm), area = 0.0712 (mm^2)
Average module density = 0.687.
Density for the design = 0.687.
       = stdcell_area 267693 sites (71206 um^2) / alloc_area 389758 sites (103676 um^2).
Pin Density = 0.3523.
            = total # of pins 137318 / total area 389758.
=== lastAutoLevel = 9 
Clock gating cells determined by native netlist tracing.
Init WL Bound For Global Placement... 
Iteration  1: Total net bbox = 7.182e-09 (3.35e-09 3.83e-09)
              Est.  stn bbox = 7.730e-09 (3.44e-09 4.29e-09)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1194.9M
Iteration  2: Total net bbox = 7.182e-09 (3.35e-09 3.83e-09)
              Est.  stn bbox = 7.730e-09 (3.44e-09 4.29e-09)
              cpu = 0:00:00.0 real = 0:00:01.0 mem = 1194.9M
*** Finished SKP initialization (cpu=0:00:04.4, real=0:00:04.0)***
Iteration  3: Total net bbox = 3.564e+04 (1.84e+04 1.72e+04)
              Est.  stn bbox = 4.291e+04 (2.22e+04 2.07e+04)
              cpu = 0:00:06.9 real = 0:00:06.0 mem = 1476.1M
Iteration  4: Total net bbox = 3.145e+05 (1.57e+05 1.57e+05)
              Est.  stn bbox = 5.302e+05 (2.62e+05 2.68e+05)
              cpu = 0:00:09.3 real = 0:00:10.0 mem = 1557.8M
Iteration  5: Total net bbox = 3.145e+05 (1.57e+05 1.57e+05)
              Est.  stn bbox = 5.302e+05 (2.62e+05 2.68e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1557.8M
Iteration  6: Total net bbox = 4.651e+05 (2.32e+05 2.33e+05)
              Est.  stn bbox = 7.092e+05 (3.51e+05 3.58e+05)
              cpu = 0:00:07.4 real = 0:00:07.0 mem = 1476.8M
Iteration  7: Total net bbox = 7.284e+05 (3.94e+05 3.34e+05)
              Est.  stn bbox = 9.929e+05 (5.27e+05 4.65e+05)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 1475.0M
Iteration  8: Total net bbox = 7.284e+05 (3.94e+05 3.34e+05)
              Est.  stn bbox = 9.929e+05 (5.27e+05 4.65e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1475.0M
Iteration  9: Total net bbox = 7.626e+05 (4.13e+05 3.50e+05)
              Est.  stn bbox = 1.026e+06 (5.47e+05 4.80e+05)
              cpu = 0:00:08.2 real = 0:00:08.0 mem = 1459.4M
Iteration 10: Total net bbox = 7.626e+05 (4.13e+05 3.50e+05)
              Est.  stn bbox = 1.026e+06 (5.47e+05 4.80e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1459.4M
Iteration 11: Total net bbox = 7.647e+05 (4.14e+05 3.51e+05)
              Est.  stn bbox = 1.030e+06 (5.49e+05 4.81e+05)
              cpu = 0:00:03.0 real = 0:00:03.0 mem = 1462.4M
Iteration 12: Total net bbox = 7.647e+05 (4.14e+05 3.51e+05)
              Est.  stn bbox = 1.030e+06 (5.49e+05 4.81e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1462.4M
Iteration 13: Total net bbox = 7.540e+05 (4.08e+05 3.46e+05)
              Est.  stn bbox = 1.009e+06 (5.38e+05 4.71e+05)
              cpu = 0:00:11.9 real = 0:00:12.0 mem = 1466.9M
Iteration 14: Total net bbox = 7.540e+05 (4.08e+05 3.46e+05)
              Est.  stn bbox = 1.009e+06 (5.38e+05 4.71e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1466.9M
Finished Global Placement (cpu=0:00:47.8, real=0:00:49.0, mem=1466.9M)
Keep Tdgp Graph and DB for later use
Info: 0 clock gating cells identified, 0 (on average) moved 0/7
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:01:39 mem=1498.9M) ***
Total net bbox length = 7.540e+05 (4.080e+05 3.460e+05) (ext = 2.509e+05)
Move report: Detail placement moves 34262 insts, mean move: 1.07 um, max move: 27.88 um
	Max move on inst (U35225): (178.15, 107.08) --> (150.67, 106.68)
	Runtime: CPU: 0:00:03.2 REAL: 0:00:03.0 MEM: 1515.7MB
Summary Report:
Instances move: 34262 (out of 34262 movable)
Instances flipped: 0
Mean displacement: 1.07 um
Max displacement: 27.88 um (Instance: U35225) (178.145, 107.085) -> (150.67, 106.68)
	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI22_X1
Total net bbox length = 7.362e+05 (3.883e+05 3.479e+05) (ext = 2.503e+05)
Runtime: CPU: 0:00:03.2 REAL: 0:00:03.0 MEM: 1515.7MB
*** Finished refinePlace (0:01:42 mem=1515.7M) ***
*** Finished Initial Placement (cpu=0:00:52.9, real=0:00:53.0, mem=1515.7M) ***
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
Init WL Bound for IncrIp in placeDesign ... 
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  worst
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1515.70 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1515.70 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=42391  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 42391 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 42391 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.09% H + 0.19% V. EstWL: 6.921922e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       276( 0.46%)        10( 0.02%)   ( 0.48%) 
[NR-eGR]  metal3  (3)       201( 0.34%)         9( 0.02%)   ( 0.35%) 
[NR-eGR]  metal4  (4)       444( 0.74%)         8( 0.01%)   ( 0.76%) 
[NR-eGR]  metal5  (5)       164( 0.27%)         0( 0.00%)   ( 0.27%) 
[NR-eGR]  metal6  (6)        97( 0.16%)         3( 0.01%)   ( 0.17%) 
[NR-eGR]  metal7  (7)        10( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total             1192( 0.24%)        30( 0.01%)   ( 0.24%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.02% H + 0.04% V
[NR-eGR] Overflow after Early Global Route 0.03% H + 0.05% V
Early Global Route congestion estimation runtime: 0.49 seconds, mem = 1515.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.44, normalized total congestion hotspot area = 0.44 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1515.70 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1515.70 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1515.70 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1515.70 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1515.70 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.17 sec, Real: 0.18 sec, Curr Mem: 1515.70 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 136291
[NR-eGR] metal2  (2V) length: 1.401456e+05um, number of vias: 163282
[NR-eGR] metal3  (3H) length: 2.520075e+05um, number of vias: 72460
[NR-eGR] metal4  (4V) length: 1.219617e+05um, number of vias: 22459
[NR-eGR] metal5  (5H) length: 8.557188e+04um, number of vias: 18648
[NR-eGR] metal6  (6V) length: 1.012774e+05um, number of vias: 3035
[NR-eGR] metal7  (7H) length: 1.394248e+04um, number of vias: 1465
[NR-eGR] metal8  (8V) length: 1.332295e+04um, number of vias: 8
[NR-eGR] metal9  (9H) length: 3.360000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.282329e+05um, number of vias: 417648
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.511370e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.65 seconds, mem = 1515.7M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:01.2, real=0:00:01.0)***
Tdgp not successfully inited but do clear! skip clearing
**placeDesign ... cpu = 0: 0:56, real = 0: 0:58, mem = 1333.7M **
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1033.0M, totSessionCpu=0:01:43 **
**WARN: (IMPOPT-576):	771 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-665):	A_in[127] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[126] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[125] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[124] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[123] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[122] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[121] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[120] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[119] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[118] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[117] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[116] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[115] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[114] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[113] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[112] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[111] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[110] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[109] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[108] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1039.7M, totSessionCpu=0:01:44 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1339.71 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1371.58 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1371.58 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=42391  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 42391 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 42391 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.11% H + 0.16% V. EstWL: 7.155106e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       314( 0.53%)        17( 0.03%)   ( 0.55%) 
[NR-eGR]  metal3  (3)       195( 0.33%)         9( 0.02%)   ( 0.34%) 
[NR-eGR]  metal4  (4)       456( 0.76%)         8( 0.01%)   ( 0.78%) 
[NR-eGR]  metal5  (5)       139( 0.23%)         1( 0.00%)   ( 0.23%) 
[NR-eGR]  metal6  (6)       101( 0.17%)         0( 0.00%)   ( 0.17%) 
[NR-eGR]  metal7  (7)        15( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total             1220( 0.24%)        35( 0.01%)   ( 0.25%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.03% H + 0.03% V
[NR-eGR] Overflow after Early Global Route 0.03% H + 0.04% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1380.96 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1380.96 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.13 sec, Real: 0.14 sec, Curr Mem: 1380.96 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1380.96 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1380.96 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 1380.96 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 136291
[NR-eGR] metal2  (2V) length: 1.466840e+05um, number of vias: 164152
[NR-eGR] metal3  (3H) length: 2.594662e+05um, number of vias: 72044
[NR-eGR] metal4  (4V) length: 1.247793e+05um, number of vias: 22396
[NR-eGR] metal5  (5H) length: 8.760236e+04um, number of vias: 18599
[NR-eGR] metal6  (6V) length: 1.051669e+05um, number of vias: 3059
[NR-eGR] metal7  (7H) length: 1.400334e+04um, number of vias: 1453
[NR-eGR] metal8  (8V) length: 1.432665e+04um, number of vias: 10
[NR-eGR] metal9  (9H) length: 4.200000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.520329e+05um, number of vias: 418004
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.052180e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.23 sec, Real: 1.22 sec, Curr Mem: 1380.96 MB )
Extraction called for design 'MAC_512' of instances=34262 and nets=42649 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1380.965M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1380.96)
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via1_8' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via2_8' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via3_2' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via4_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via5_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via6_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via7_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via8_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
Total number of fetched objects 43415
End delay calculation. (MEM=1435.45 CPU=0:00:05.4 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=1408.37 CPU=0:00:06.5 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:08.0 real=0:00:08.0 totSessionCpu=0:01:54 mem=1408.4M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -7.696  |
|           TNS (ns):| -2911.2 |
|    Violating Paths:|   509   |
|          All Paths:|  2048   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    353 (353)     |   -0.504   |    353 (353)     |
|   max_tran     |  14637 (65504)   |   -2.265   |  14637 (69875)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.682%
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1096.4M, totSessionCpu=0:01:54 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1378.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1378.6M) ***
The useful skew maximum allowed delay is: 0.3
Info: 1 clock net  excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:55.3/0:14:38.5 (0.1), mem = 1378.6M

Footprint cell information for calculating maxBufDist
*info: There are 9 candidate Buffer cells
*info: There are 6 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:01:57.4/0:14:40.6 (0.1), mem = 1554.2M
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:57.7/0:14:40.9 (0.1), mem = 1473.2M
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    68.68%|        -|  -7.696|-2911.220|   0:00:00.0| 1492.3M|
|    68.68%|        -|  -7.696|-2911.220|   0:00:00.0| 1511.4M|
+----------+---------+--------+---------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1511.4M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) have violations which can't be fixed by DRV optimization.

HFNFixing failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

*** DrvOpt [finish] : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:01:59.9/0:14:43.1 (0.1), mem = 1492.3M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:59.9/0:14:43.1 (0.1), mem = 1492.3M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| 17340| 77522|    -2.30|   364|   364|    -0.52|     0|     0|     0|     0|    -7.70| -2911.22|       0|       0|       0|  68.68|          |         |
Dumping Information for Job 4 **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via9_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
 
|     2|    29|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.57|  -116.04|     921|      43|      28|  70.02| 0:00:20.0|  1568.5M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.61|  -120.06|       2|       0|       2|  70.02| 0:00:00.0|  1570.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |        137 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:21.2 real=0:00:22.0 mem=1570.0M) ***

*** DrvOpt [finish] : cpu/real = 0:00:22.9/0:00:22.9 (1.0), totSession cpu/real = 0:02:22.9/0:15:06.1 (0.2), mem = 1551.0M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:40, real = 0:00:40, mem = 1221.2M, totSessionCpu=0:02:23 **

Active setup views:
 worst
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:23.1/0:15:06.3 (0.2), mem = 1504.0M
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -0.614  TNS Slack -120.063 
+--------+--------+----------+------------+--------+----------+---------+---------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+--------+----------+------------+--------+----------+---------+---------------------+
|  -0.614|-120.063|    70.02%|   0:00:00.0| 1523.0M|     worst|  default| acc_reg_reg[511]/D  |
|   0.000|   0.000|    70.03%|   0:00:03.0| 1570.8M|        NA|       NA| NA                  |
+--------+--------+----------+------------+--------+----------+---------+---------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:03.4 real=0:00:03.0 mem=1570.8M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:03.4 real=0:00:03.0 mem=1570.8M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |        138 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:06.7/0:00:06.7 (1.0), totSession cpu/real = 0:02:29.8/0:15:13.0 (0.2), mem = 1551.7M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:30.3/0:15:13.5 (0.2), mem = 1525.8M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.03
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    70.03%|        -|   0.000|   0.000|   0:00:00.0| 1525.8M|
|    70.03%|      125|   0.000|   0.000|   0:00:02.0| 1569.4M|
|    70.03%|        0|   0.000|   0.000|   0:00:00.0| 1569.4M|
|    70.03%|        7|   0.000|   0.000|   0:00:01.0| 1569.4M|
|    70.03%|        0|   0.000|   0.000|   0:00:00.0| 1569.4M|
|    70.03%|        0|   0.000|   0.000|   0:00:00.0| 1569.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.03
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |         13 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:04.8) (real = 0:00:05.0) **
*** AreaOpt [finish] : cpu/real = 0:00:04.5/0:00:04.5 (1.0), totSession cpu/real = 0:02:34.8/0:15:18.0 (0.2), mem = 1569.4M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=1507.37M, totSessionCpu=0:02:35).

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  worst
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1539.74 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1539.74 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=43361  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43361 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43361 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.10% V. EstWL: 7.039746e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       332( 0.56%)        11( 0.02%)         1( 0.00%)   ( 0.58%) 
[NR-eGR]  metal3  (3)       220( 0.37%)         3( 0.01%)         0( 0.00%)   ( 0.37%) 
[NR-eGR]  metal4  (4)       485( 0.81%)        11( 0.02%)         0( 0.00%)   ( 0.83%) 
[NR-eGR]  metal5  (5)       150( 0.25%)         0( 0.00%)         0( 0.00%)   ( 0.25%) 
[NR-eGR]  metal6  (6)        92( 0.15%)         0( 0.00%)         0( 0.00%)   ( 0.15%) 
[NR-eGR]  metal7  (7)        11( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal8  (8)         3( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             1293( 0.26%)        25( 0.01%)         1( 0.00%)   ( 0.26%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.03% H + 0.05% V
[NR-eGR] Overflow after Early Global Route 0.04% H + 0.07% V
Early Global Route congestion estimation runtime: 0.50 seconds, mem = 1549.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:03.2, real=0:00:03.0)***
Iteration  7: Total net bbox = 6.077e+05 (3.02e+05 3.06e+05)
              Est.  stn bbox = 8.806e+05 (4.37e+05 4.43e+05)
              cpu = 0:00:05.5 real = 0:00:06.0 mem = 1797.4M
Iteration  8: Total net bbox = 6.055e+05 (3.00e+05 3.05e+05)
              Est.  stn bbox = 8.744e+05 (4.34e+05 4.40e+05)
              cpu = 0:00:04.2 real = 0:00:04.0 mem = 1778.4M
Iteration  9: Total net bbox = 5.984e+05 (2.97e+05 3.01e+05)
              Est.  stn bbox = 8.639e+05 (4.29e+05 4.35e+05)
              cpu = 0:00:06.7 real = 0:00:07.0 mem = 1779.3M
Iteration 10: Total net bbox = 6.178e+05 (3.06e+05 3.12e+05)
              Est.  stn bbox = 8.838e+05 (4.38e+05 4.45e+05)
              cpu = 0:00:16.3 real = 0:00:17.0 mem = 1783.7M
Iteration 11: Total net bbox = 6.073e+05 (2.99e+05 3.08e+05)
              Est.  stn bbox = 8.705e+05 (4.30e+05 4.40e+05)
              cpu = 0:00:06.3 real = 0:00:06.0 mem = 1788.6M
Move report: Timing Driven Placement moves 35232 insts, mean move: 11.50 um, max move: 118.42 um
	Max move on inst (U35225): (150.67, 106.68) --> (240.52, 135.25)

Finished Incremental Placement (cpu=0:00:44.5, real=0:00:44.0, mem=1788.6M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:03:21 mem=1789.3M) ***
Total net bbox length = 8.712e+05 (4.660e+05 4.052e+05) (ext = 2.525e+05)
Move report: Detail placement moves 35232 insts, mean move: 0.75 um, max move: 15.10 um
	Max move on inst (U38465): (75.41, 123.41) --> (90.44, 123.48)
	Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 1806.3MB
Summary Report:
Instances move: 35232 (out of 35232 movable)
Instances flipped: 0
Mean displacement: 0.75 um
Max displacement: 15.10 um (Instance: U38465) (75.4145, 123.405) -> (90.44, 123.48)
	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI22_X1
Total net bbox length = 8.530e+05 (4.459e+05 4.071e+05) (ext = 2.521e+05)
Runtime: CPU: 0:00:02.8 REAL: 0:00:03.0 MEM: 1806.3MB
*** Finished refinePlace (0:03:24 mem=1806.3M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1806.32 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1806.32 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=43361  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43361 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43361 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.02% H + 0.03% V. EstWL: 7.217546e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       102( 0.17%)         3( 0.01%)   ( 0.18%) 
[NR-eGR]  metal3  (3)        63( 0.11%)         2( 0.00%)   ( 0.11%) 
[NR-eGR]  metal4  (4)       195( 0.33%)         2( 0.00%)   ( 0.33%) 
[NR-eGR]  metal5  (5)        46( 0.08%)         0( 0.00%)   ( 0.08%) 
[NR-eGR]  metal6  (6)        26( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  metal7  (7)         4( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              436( 0.09%)         7( 0.00%)   ( 0.09%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.47 seconds, mem = 1806.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 1806.32 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1806.32 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.14 sec, Real: 0.15 sec, Curr Mem: 1806.32 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1806.32 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1806.32 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 1806.32 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 138231
[NR-eGR] metal2  (2V) length: 1.462605e+05um, number of vias: 165973
[NR-eGR] metal3  (3H) length: 2.621552e+05um, number of vias: 73464
[NR-eGR] metal4  (4V) length: 1.248316e+05um, number of vias: 22902
[NR-eGR] metal5  (5H) length: 8.782852e+04um, number of vias: 18573
[NR-eGR] metal6  (6V) length: 1.085825e+05um, number of vias: 2966
[NR-eGR] metal7  (7H) length: 1.318849e+04um, number of vias: 1422
[NR-eGR] metal8  (8V) length: 1.471778e+04um, number of vias: 8
[NR-eGR] metal9  (9H) length: 3.360000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.575680e+05um, number of vias: 423539
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.368630e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.69 seconds, mem = 1806.3M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:49.6, real=0:00:49.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1806.3M)
Extraction called for design 'MAC_512' of instances=35232 and nets=43619 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1806.324M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:01:43, real = 0:01:43, mem = 1196.0M, totSessionCpu=0:03:26 **
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1572.75)
Total number of fetched objects 44385
End delay calculation. (MEM=1605.18 CPU=0:00:05.2 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=1605.18 CPU=0:00:06.2 REAL=0:00:06.0)
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:34.7/0:16:17.9 (0.2), mem = 1621.2M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    86|  2735|    -0.23|    38|    38|    -0.02|     0|     0|     0|     0|    -0.08|    -8.51|       0|       0|       0|  70.03|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.05|    -3.82|     166|      23|      98|  70.16| 0:00:06.0|  1702.4M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.05|    -3.82|       0|       0|       0|  70.16| 0:00:00.0|  1702.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |         68 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:06.7 real=0:00:07.0 mem=1702.4M) ***

*** Starting refinePlace (0:03:44 mem=1702.4M) ***
Total net bbox length = 8.618e+05 (4.505e+05 4.112e+05) (ext = 2.521e+05)
Move report: Detail placement moves 512 insts, mean move: 0.35 um, max move: 1.78 um
	Max move on inst (FE_OFC1123_n21909): (259.92, 155.68) --> (260.30, 154.28)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1702.4MB
Summary Report:
Instances move: 512 (out of 35421 movable)
Instances flipped: 0
Mean displacement: 0.35 um
Max displacement: 1.78 um (Instance: FE_OFC1123_n21909) (259.92, 155.68) -> (260.3, 154.28)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X1
Total net bbox length = 8.619e+05 (4.506e+05 4.112e+05) (ext = 2.521e+05)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1702.4MB
*** Finished refinePlace (0:03:45 mem=1702.4M) ***
*** maximum move = 1.78 um ***
*** Finished re-routing un-routed nets (1702.4M) ***

*** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=1702.4M) ***
*** DrvOpt [finish] : cpu/real = 0:00:10.8/0:00:10.8 (1.0), totSession cpu/real = 0:03:45.6/0:16:28.7 (0.2), mem = 1683.3M
End: GigaOpt DRV Optimization

------------------------------------------------------------
     Summary (cpu=0.18min real=0.18min mem=1596.3M)                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.051  | -0.051  |  3.537  |
|           TNS (ns):| -3.823  | -3.823  |  0.000  |
|    Violating Paths:|   136   |   136   |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.155%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:03, real = 0:02:03, mem = 1236.1M, totSessionCpu=0:03:46 **
*** Timing NOT met, worst failing slack is -0.051
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:46.1/0:16:29.2 (0.2), mem = 1596.3M
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.051 TNS Slack -3.823 Density 70.16
OptDebug: Start of Optimizer WNS Pass 0: default* WNS 3.537 TNS 0.000; reg2reg* WNS -0.051 TNS -3.823; HEPG WNS -0.051 TNS -3.823; all paths WNS -0.051 TNS -3.823
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  -0.051|   -0.051|  -3.823|   -3.823|    70.16%|   0:00:00.0| 1615.4M|     worst|  reg2reg| acc_reg_reg[279]/D  |
|  -0.011|   -0.011|  -0.212|   -0.212|    70.16%|   0:00:00.0| 1696.3M|     worst|  reg2reg| acc_reg_reg[279]/D  |
|   0.013|    0.016|   0.000|    0.000|    70.16%|   0:00:01.0| 1715.3M|        NA|       NA| NA                  |
|   0.013|    0.016|   0.000|    0.000|    70.16%|   0:00:00.0| 1715.3M|     worst|       NA| NA                  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=1715.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.5 real=0:00:01.0 mem=1715.3M) ***
OptDebug: End of Optimizer WNS Pass 0: default* WNS 3.537 TNS 0.000; reg2reg* WNS 0.016 TNS 0.000; HEPG WNS 0.016 TNS 0.000; all paths WNS 0.016 TNS 0.000
** GigaOpt Optimizer WNS Slack 0.013 TNS Slack 0.000 Density 70.16
*** Starting refinePlace (0:03:51 mem=1715.3M) ***
Total net bbox length = 8.619e+05 (4.506e+05 4.112e+05) (ext = 2.521e+05)
Move report: Detail placement moves 3 insts, mean move: 0.25 um, max move: 0.38 um
	Max move on inst (U49901): (79.99, 59.08) --> (80.37, 59.08)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1715.3MB
Summary Report:
Instances move: 3 (out of 35421 movable)
Instances flipped: 0
Mean displacement: 0.25 um
Max displacement: 0.38 um (Instance: U49901) (79.99, 59.08) -> (80.37, 59.08)
	Length: 6 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: XNOR2_X1
Total net bbox length = 8.619e+05 (4.506e+05 4.112e+05) (ext = 2.521e+05)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1715.3MB
*** Finished refinePlace (0:03:52 mem=1715.3M) ***
*** maximum move = 0.38 um ***
*** Finished re-routing un-routed nets (1715.3M) ***

*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1715.3M) ***
** GigaOpt Optimizer WNS Slack 0.013 TNS Slack 0.000 Density 70.16
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |         68 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:03.1 real=0:00:03.0 mem=1715.3M) ***

*** SetupOpt [finish] : cpu/real = 0:00:06.1/0:00:06.1 (1.0), totSession cpu/real = 0:03:52.2/0:16:35.3 (0.2), mem = 1696.3M
End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:52.5/0:16:35.6 (0.2), mem = 1613.3M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.16
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    70.16%|        -|   0.000|   0.000|   0:00:00.0| 1613.3M|
|    70.16%|       39|   0.000|   0.000|   0:00:01.0| 1656.0M|
|    70.13%|       18|   0.000|   0.000|   0:00:00.0| 1657.2M|
|    70.12%|       24|   0.000|   0.000|   0:00:01.0| 1657.2M|
|    70.12%|        0|   0.000|   0.000|   0:00:00.0| 1657.2M|
|    70.12%|        0|   0.000|   0.000|   0:00:00.0| 1657.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.12
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |         29 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:02.9) (real = 0:00:03.0) **
*** Starting refinePlace (0:03:56 mem=1657.2M) ***
Total net bbox length = 8.619e+05 (4.506e+05 4.113e+05) (ext = 2.521e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1657.2MB
Summary Report:
Instances move: 0 (out of 35391 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.619e+05 (4.506e+05 4.113e+05) (ext = 2.521e+05)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1657.2MB
*** Finished refinePlace (0:03:56 mem=1657.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1657.2M) ***

*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1657.2M) ***
*** AreaOpt [finish] : cpu/real = 0:00:03.7/0:00:03.7 (1.0), totSession cpu/real = 0:03:56.2/0:16:39.3 (0.2), mem = 1657.2M
End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=1595.09M, totSessionCpu=0:03:56).
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:56.5/0:16:39.6 (0.2), mem = 1595.1M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     3|    66|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0|  70.12|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       3|       0|       3|  70.12| 0:00:00.0|  1677.4M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0|  70.12| 0:00:00.0|  1677.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |         29 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=1677.4M) ***

*** Starting refinePlace (0:03:59 mem=1677.4M) ***
Total net bbox length = 8.622e+05 (4.507e+05 4.114e+05) (ext = 2.521e+05)
Move report: Detail placement moves 2 insts, mean move: 1.18 um, max move: 2.16 um
	Max move on inst (FE_OFC1178_FE_OFN670_n39249): (83.98, 39.48) --> (84.74, 40.88)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1677.4MB
Summary Report:
Instances move: 2 (out of 35394 movable)
Instances flipped: 0
Mean displacement: 1.18 um
Max displacement: 2.16 um (Instance: FE_OFC1178_FE_OFN670_n39249) (83.98, 39.48) -> (84.74, 40.88)
	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X2
Total net bbox length = 8.622e+05 (4.507e+05 4.114e+05) (ext = 2.521e+05)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1677.4MB
*** Finished refinePlace (0:03:59 mem=1677.4M) ***
*** maximum move = 2.16 um ***
*** Finished re-routing un-routed nets (1677.4M) ***

*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1677.4M) ***
*** DrvOpt [finish] : cpu/real = 0:00:03.1/0:00:03.1 (1.0), totSession cpu/real = 0:03:59.7/0:16:42.8 (0.2), mem = 1658.3M
End: GigaOpt postEco DRV Optimization

Active setup views:
 worst
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'MAC_512' of instances=35394 and nets=43781 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1643.613M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1643.61 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1643.61 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=43523  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43523 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43523 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.03% H + 0.04% V. EstWL: 7.221270e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       116( 0.19%)         3( 0.01%)   ( 0.20%) 
[NR-eGR]  metal3  (3)        56( 0.09%)         2( 0.00%)   ( 0.10%) 
[NR-eGR]  metal4  (4)       231( 0.39%)         3( 0.01%)   ( 0.39%) 
[NR-eGR]  metal5  (5)        52( 0.09%)         0( 0.00%)   ( 0.09%) 
[NR-eGR]  metal6  (6)        34( 0.06%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]  metal7  (7)         4( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              493( 0.10%)         8( 0.00%)   ( 0.10%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.48 sec, Real: 0.48 sec, Curr Mem: 1643.61 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1633.61)
Total number of fetched objects 44547
End delay calculation. (MEM=1618.34 CPU=0:00:05.3 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1618.34 CPU=0:00:06.2 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:07.4 real=0:00:07.0 totSessionCpu=0:04:09 mem=1618.3M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:25, real = 0:02:25, mem = 1243.0M, totSessionCpu=0:04:09 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.010  |  0.010  |  3.537  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.123%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:26, real = 0:02:27, mem = 1244.1M, totSessionCpu=0:04:10 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
**place_opt_design ... cpu = 0:03:23, real = 0:03:25, mem = 1499.6M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2882          9  Unable to find the resistance for via '%...
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-665         771  %s : Net has unplaced terms or is connec...
*** Message Summary: 791 warning(s), 0 error(s)

<CMD> selectObject Wire FE_OFN689_n39244(416670,245840,416950,353080)
<CMD> deselectAll
<CMD> selectInst U13356
<CMD> deselectAll
<CMD> selectObject Wire FE_OFN957_n21890(105000,262990,324400,263130)
<CMD> deselectAll
<CMD> loadIoFile MAC_512.save.io
Reading IO assignment file "MAC_512.save.io" ...
<CMD> freeDesign
Free PSO.
Cleaning up the current multi-corner RC extraction setup.
-enable_high_fanout false
Design MAC_512 was changed but not saved - it will be overwritten.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

*** Memory Usage v#1 (Current mem = 1262.316M, initial mem = 268.238M) ***


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
<CMD> set init_verilog MAC_512.vg
<CMD> set init_top_cell MAC_512
<CMD> set init_mmmc_file MAC_512.view
<CMD> set init_gnd_net VSS
<CMD> set init_pwr_net VDD
<CMD> set init_lef_file /synopsys/Nangate_FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.lef
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set conf_qxconf_file NULL
<CMD> set conf_qxlib_file NULL
<CMD> set defHierChar /
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set enc_enable_print_mode_command_reset_options 1
<CMD> set init_design_settop 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
**WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
**WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
<CMD> set timing_enable_default_delay_arc 1
<CMD> init_design
#% Begin Load MMMC data ... (date=04/06 22:08:42, mem=819.3M)
#% End Load MMMC data ... (date=04/06 22:08:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=819.3M, current mem=819.3M)

Loading LEF file /synopsys/Nangate_FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.lef ...
Set DBUPerIGU to M2 pitch 380.

viaInitial starts at Sun Apr  6 22:08:42 2025
viaInitial ends at Sun Apr  6 22:08:42 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from MAC_512.view
Reading worst timing library '/synopsys/Nangate_FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_worst_low_ccs.lib' ...
Read 134 cells in library 'NangateOpenCellLibrary' 
Reading fast timing library '/synopsys/Nangate_FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_fast_ccs.lib' ...
Read 134 cells in library 'NangateOpenCellLibrary' 
*** End library_loading (cpu=0.04min, real=0.05min, mem=7.0M, fe_cpu=4.33min, fe_real=19.33min, fe_mem=1271.4M) ***
#% Begin Load netlist data ... (date=04/06 22:08:45, mem=801.8M)
*** Begin netlist parsing (mem=1271.4M) ***
Created 134 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'MAC_512.vg'

*** Memory Usage v#1 (Current mem = 1271.418M, initial mem = 268.238M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=1271.4M) ***
#% End Load netlist data ... (date=04/06 22:08:45, total cpu=0:00:00.2, real=0:00:00.0, peak res=808.4M, current mem=808.4M)
Set top cell to MAC_512.
Hooked 268 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell MAC_512 ...
*** Netlist is unique.
** info: there are 269 modules.
** info: there are 35970 stdCell insts.

*** Memory Usage v#1 (Current mem = 1294.168M, initial mem = 268.238M) ***
*info: set bottom ioPad orient R0
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
**WARN: analysis view fast not found, use default_view_setup
**WARN: analysis view worst not found, use default_view_setup
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners : 
 
 Analysis View: worst
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: fast
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file 'MAC_512.sdc' ...
Current (total cpu=0:04:21, real=0:19:20, peak res=1575.6M, current mem=1006.9M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File MAC_512.sdc, Line 8).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File MAC_512.sdc, Line 524).

INFO (CTE): Reading of timing constraints file MAC_512.sdc completed, with 2 WARNING
WARNING (CTE-25): Line: 9 of File MAC_512.sdc : Skipped unsupported command: set_max_area


Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=1017.7M, current mem=1017.7M)
Current (total cpu=0:04:21, real=0:19:21, peak res=1575.6M, current mem=1017.7M)
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-2766         10  The sheet resistance for layer %s is not...
WARNING   IMPEXT-2773         10  The via resistance between layers %s and...
WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
*** Message Summary: 22 warning(s), 0 error(s)

<CMD> loadFPlan MAC_512.fp
Reading floorplan file - MAC_512.fp (mem = 1459.0M).
#% Begin Load floorplan data ... (date=04/06 22:08:50, mem=1018.3M)
*info: reset 44357 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 687040 681520)
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
 ... processed partition successfully.
Reading binary special route file MAC_512.fp.spr (Created by Innovus v20.10-p004_1 on Sun Apr  6 00:49:54 2025, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1018.3M, current mem=1018.3M)
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
#% End Load floorplan data ... (date=04/06 22:08:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=1018.6M, current mem=1018.6M)
<CMD> loadIoFile MAC_512.save.io
Reading IO assignment file "MAC_512.save.io" ...
<CMD> selectVia 338.5500 85.2800 340.3500 86.0800 9 VDD
<CMD> deselectAll
<CMD> setDesignMode -process 45
##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
<CMD> place_opt_design
*** Starting GigaPlace ***
**INFO: User settings:
setDesignMode -process             45
setExtractRCMode -coupling_c_th    0.1
setExtractRCMode -relative_c_th    1
setExtractRCMode -total_c_th       0
setOptMode -activeHoldViews        {}
setOptMode -activeSetupViews       {}
setOptMode -autoSetupViews         {}
setOptMode -autoTDGRSetupViews     {}
setOptMode -drcMargin              0
setOptMode -fixDrc                 true
setOptMode -optimizeFF             true
setOptMode -setupTargetSlack       0
setAnalysisMode -checkType         setup
setAnalysisMode -clkSrcPath        true
setAnalysisMode -clockPropagation  forcedIdeal
setAnalysisMode -usefulSkew        true

*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=1487.14 CPU=0:00:00.0 REAL=0:00:00.0) 

*summary: 1708 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:01.6) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 29889 (70.1%) nets
3		: 10734 (25.2%) nets
4     -	14	: 1675 (3.9%) nets
15    -	39	: 19 (0.0%) nets
40    -	79	: 130 (0.3%) nets
80    -	159	: 195 (0.5%) nets
160   -	319	: 2 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 3 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=34262 (0 fixed + 34262 movable) #buf cell=0 #inv cell=2003 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=42647 #term=137318 #term/net=3.22, #fixedIo=771, #floatIo=0, #fixedPin=0, #floatPin=771
stdCell: 34262 single + 0 double + 0 multi
Total standard cell length = 50.8617 (mm), area = 0.0712 (mm^2)
Average module density = 0.695.
Density for the design = 0.695.
       = stdcell_area 267693 sites (71206 um^2) / alloc_area 384953 sites (102398 um^2).
Pin Density = 0.3523.
            = total # of pins 137318 / total area 389758.
=== lastAutoLevel = 9 
Clock gating cells determined by native netlist tracing.
Init WL Bound For Global Placement... 
Iteration  1: Total net bbox = 2.639e+05 (1.92e+05 7.15e+04)
              Est.  stn bbox = 2.946e+05 (2.14e+05 8.05e+04)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 1504.7M
Iteration  2: Total net bbox = 2.639e+05 (1.92e+05 7.15e+04)
              Est.  stn bbox = 2.946e+05 (2.14e+05 8.05e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1504.7M
*** Finished SKP initialization (cpu=0:00:04.3, real=0:00:04.0)***
Iteration  3: Total net bbox = 1.927e+05 (1.38e+05 5.48e+04)
              Est.  stn bbox = 2.566e+05 (1.68e+05 8.89e+04)
              cpu = 0:00:06.4 real = 0:00:06.0 mem = 1669.3M
Iteration  4: Total net bbox = 4.213e+05 (2.22e+05 1.99e+05)
              Est.  stn bbox = 6.671e+05 (3.43e+05 3.24e+05)
              cpu = 0:00:08.9 real = 0:00:09.0 mem = 1750.0M
Iteration  5: Total net bbox = 4.213e+05 (2.22e+05 1.99e+05)
              Est.  stn bbox = 6.671e+05 (3.43e+05 3.24e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1750.0M
Iteration  6: Total net bbox = 5.441e+05 (2.77e+05 2.67e+05)
              Est.  stn bbox = 7.965e+05 (3.99e+05 3.97e+05)
              cpu = 0:00:07.1 real = 0:00:07.0 mem = 1677.0M
Iteration  7: Total net bbox = 5.437e+05 (2.77e+05 2.67e+05)
              Est.  stn bbox = 7.962e+05 (3.99e+05 3.98e+05)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 1677.2M
Iteration  8: Total net bbox = 5.437e+05 (2.77e+05 2.67e+05)
              Est.  stn bbox = 7.962e+05 (3.99e+05 3.98e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1677.2M
Iteration  9: Total net bbox = 5.708e+05 (2.95e+05 2.76e+05)
              Est.  stn bbox = 8.230e+05 (4.17e+05 4.06e+05)
              cpu = 0:00:08.0 real = 0:00:08.0 mem = 1662.6M
Iteration 10: Total net bbox = 5.708e+05 (2.95e+05 2.76e+05)
              Est.  stn bbox = 8.230e+05 (4.17e+05 4.06e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1662.6M
Iteration 11: Total net bbox = 5.713e+05 (2.97e+05 2.74e+05)
              Est.  stn bbox = 8.231e+05 (4.19e+05 4.04e+05)
              cpu = 0:00:04.4 real = 0:00:04.0 mem = 1643.2M
Iteration 12: Total net bbox = 5.713e+05 (2.97e+05 2.74e+05)
              Est.  stn bbox = 8.231e+05 (4.19e+05 4.04e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1643.2M
Iteration 13: Total net bbox = 5.688e+05 (2.95e+05 2.73e+05)
              Est.  stn bbox = 8.143e+05 (4.14e+05 4.00e+05)
              cpu = 0:00:11.1 real = 0:00:11.0 mem = 1670.2M
Iteration 14: Total net bbox = 5.688e+05 (2.95e+05 2.73e+05)
              Est.  stn bbox = 8.143e+05 (4.14e+05 4.00e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1670.2M
Finished Global Placement (cpu=0:00:47.1, real=0:00:47.0, mem=1670.2M)
Keep Tdgp Graph and DB for later use
Info: 0 clock gating cells identified, 0 (on average) moved 0/7
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:09:33 mem=1686.2M) ***
Total net bbox length = 5.688e+05 (2.954e+05 2.735e+05) (ext = 4.023e+04)
Move report: Detail placement moves 34262 insts, mean move: 1.05 um, max move: 33.14 um
	Max move on inst (U50528): (126.75, 277.98) --> (129.58, 308.28)
	Runtime: CPU: 0:00:03.1 REAL: 0:00:04.0 MEM: 1702.9MB
Summary Report:
Instances move: 34262 (out of 34262 movable)
Instances flipped: 0
Mean displacement: 1.05 um
Max displacement: 33.14 um (Instance: U50528) (126.746, 277.978) -> (129.58, 308.28)
	Length: 6 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: XNOR2_X1
Total net bbox length = 5.578e+05 (2.818e+05 2.760e+05) (ext = 4.005e+04)
Runtime: CPU: 0:00:03.2 REAL: 0:00:04.0 MEM: 1702.9MB
*** Finished refinePlace (0:09:37 mem=1702.9M) ***
*** Finished Initial Placement (cpu=0:00:52.1, real=0:00:52.0, mem=1702.9M) ***
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
Init WL Bound for IncrIp in placeDesign ... 
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  worst
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1702.95 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.95 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=42647  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 42647 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 42647 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.11% H + 0.12% V. EstWL: 7.738780e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       219( 0.37%)       109( 0.18%)   ( 0.55%) 
[NR-eGR]  metal3  (3)       214( 0.36%)        15( 0.03%)   ( 0.38%) 
[NR-eGR]  metal4  (4)       403( 0.67%)         1( 0.00%)   ( 0.68%) 
[NR-eGR]  metal5  (5)       117( 0.20%)         0( 0.00%)   ( 0.20%) 
[NR-eGR]  metal6  (6)        33( 0.06%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]  metal7  (7)        11( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              997( 0.20%)       125( 0.03%)   ( 0.22%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.06% H + 0.18% V
[NR-eGR] Overflow after Early Global Route 0.07% H + 0.26% V
Early Global Route congestion estimation runtime: 0.52 seconds, mem = 1712.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1712.39 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1712.39 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1712.39 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1712.39 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1712.39 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 1712.39 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 137315
[NR-eGR] metal2  (2V) length: 1.549790e+05um, number of vias: 166546
[NR-eGR] metal3  (3H) length: 2.788110e+05um, number of vias: 72750
[NR-eGR] metal4  (4V) length: 1.334780e+05um, number of vias: 23150
[NR-eGR] metal5  (5H) length: 9.689895e+04um, number of vias: 19706
[NR-eGR] metal6  (6V) length: 1.158535e+05um, number of vias: 3054
[NR-eGR] metal7  (7H) length: 1.640808e+04um, number of vias: 1554
[NR-eGR] metal8  (8V) length: 1.407173e+04um, number of vias: 12
[NR-eGR] metal9  (9H) length: 5.040000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 8.105054e+05um, number of vias: 424087
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.151870e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.67 seconds, mem = 1712.4M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:01.3, real=0:00:01.0)***
Tdgp not successfully inited but do clear! skip clearing
**placeDesign ... cpu = 0: 0:55, real = 0: 0:55, mem = 1493.4M **
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1140.8M, totSessionCpu=0:09:38 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1144.9M, totSessionCpu=0:09:39 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1499.40 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1531.27 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1531.27 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=42647  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 42647 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 42647 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.14% H + 0.15% V. EstWL: 7.940254e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       289( 0.48%)       109( 0.18%)   ( 0.67%) 
[NR-eGR]  metal3  (3)       259( 0.43%)        17( 0.03%)   ( 0.46%) 
[NR-eGR]  metal4  (4)       450( 0.75%)         9( 0.02%)   ( 0.77%) 
[NR-eGR]  metal5  (5)       122( 0.20%)         1( 0.00%)   ( 0.21%) 
[NR-eGR]  metal6  (6)        93( 0.16%)         0( 0.00%)   ( 0.16%) 
[NR-eGR]  metal7  (7)        15( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  metal8  (8)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total             1230( 0.25%)       136( 0.03%)   ( 0.27%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.08% H + 0.19% V
[NR-eGR] Overflow after Early Global Route 0.09% H + 0.28% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1540.71 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1540.71 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.13 sec, Real: 0.14 sec, Curr Mem: 1540.71 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1540.71 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1540.71 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 1540.71 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 137315
[NR-eGR] metal2  (2V) length: 1.592783e+05um, number of vias: 167464
[NR-eGR] metal3  (3H) length: 2.866551e+05um, number of vias: 72624
[NR-eGR] metal4  (4V) length: 1.357733e+05um, number of vias: 23130
[NR-eGR] metal5  (5H) length: 9.857492e+04um, number of vias: 19643
[NR-eGR] metal6  (6V) length: 1.184388e+05um, number of vias: 3144
[NR-eGR] metal7  (7H) length: 1.720929e+04um, number of vias: 1573
[NR-eGR] metal8  (8V) length: 1.519558e+04um, number of vias: 18
[NR-eGR] metal9  (9H) length: 7.560000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 8.311329e+05um, number of vias: 424911
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.333080e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.27 sec, Real: 1.27 sec, Curr Mem: 1540.71 MB )
Extraction called for design 'MAC_512' of instances=34262 and nets=42649 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1540.711M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1540.71)
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via1_8' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via2_8' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via3_2' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via4_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via5_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via6_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via7_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via8_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
Total number of fetched objects 43415
End delay calculation. (MEM=1600.21 CPU=0:00:05.5 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1573.13 CPU=0:00:06.5 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:08.0 real=0:00:07.0 totSessionCpu=0:09:49 mem=1573.1M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -7.973  |
|           TNS (ns):| -3025.6 |
|    Violating Paths:|   509   |
|          All Paths:|  2048   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    424 (424)     |   -0.510   |    424 (424)     |
|   max_tran     |  15011 (67967)   |   -2.313   |  15013 (72350)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.682%
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1187.1M, totSessionCpu=0:09:49 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1516.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1516.4M) ***
The useful skew maximum allowed delay is: 0.3
Info: 1 clock net  excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:50.0/2:03:23.4 (0.1), mem = 1516.4M

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:09:52.0/2:03:25.3 (0.1), mem = 1693.5M
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:52.3/2:03:25.6 (0.1), mem = 1611.5M
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    68.68%|        -|  -7.973|-3025.613|   0:00:00.0| 1630.6M|
|    68.78%|       32|  -7.962|-3014.855|   0:00:02.0| 1681.3M|
+----------+---------+--------+---------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:01.6 real=0:00:02.0 mem=1681.3M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** DrvOpt [finish] : cpu/real = 0:00:03.7/0:00:03.7 (1.0), totSession cpu/real = 0:09:56.0/2:03:29.4 (0.1), mem = 1662.2M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:56.1/2:03:29.5 (0.1), mem = 1662.2M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| 17344| 77537|    -2.35|   479|   479|    -0.52|     0|     0|     0|     0|    -7.96| -3014.85|       0|       0|       0|  68.78|          |         |
Dumping Information for Job 1 **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via9_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
 
|     1|    25|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|    -0.40|   -47.13|    1099|      52|      28|  70.24| 0:00:20.0|  1685.3M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.40|   -47.13|       0|       0|       1|  70.24| 0:00:00.0|  1685.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |         88 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:20.4 real=0:00:20.0 mem=1685.3M) ***

*** DrvOpt [finish] : cpu/real = 0:00:22.1/0:00:22.1 (1.0), totSession cpu/real = 0:10:18.2/2:03:51.6 (0.1), mem = 1666.2M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:40, real = 0:00:40, mem = 1296.6M, totSessionCpu=0:10:18 **

Active setup views:
 worst
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:18.5/2:03:51.8 (0.1), mem = 1621.2M
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -0.399  TNS Slack -47.132 
+--------+--------+----------+------------+--------+----------+---------+---------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+--------+----------+------------+--------+----------+---------+---------------------+
|  -0.399| -47.132|    70.24%|   0:00:01.0| 1640.3M|     worst|  default| acc_reg_reg[442]/D  |
|   0.000|   0.000|    70.25%|   0:00:01.0| 1683.0M|        NA|       NA| NA                  |
+--------+--------+----------+------------+--------+----------+---------+---------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:01.2 real=0:00:02.0 mem=1683.0M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:01.2 real=0:00:02.0 mem=1683.0M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |         87 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:04.4/0:00:04.5 (1.0), totSession cpu/real = 0:10:22.9/2:03:56.3 (0.1), mem = 1663.9M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:23.4/2:03:56.7 (0.1), mem = 1641.0M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.25
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    70.25%|        -|   0.000|   0.000|   0:00:00.0| 1641.0M|
|    70.25%|       77|   0.000|   0.000|   0:00:01.0| 1683.7M|
|    70.25%|        4|   0.000|   0.000|   0:00:00.0| 1683.7M|
|    70.19%|       29|   0.000|   0.000|   0:00:02.0| 1683.7M|
|    70.19%|        4|   0.000|   0.000|   0:00:01.0| 1683.7M|
|    70.19%|        0|   0.000|   0.000|   0:00:00.0| 1683.7M|
|    70.19%|        0|   0.000|   0.000|   0:00:00.0| 1683.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.19
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |         10 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:04.8) (real = 0:00:05.0) **
*** AreaOpt [finish] : cpu/real = 0:00:04.6/0:00:04.6 (1.0), totSession cpu/real = 0:10:28.0/2:04:01.3 (0.1), mem = 1683.7M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=1621.60M, totSessionCpu=0:10:28).

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  worst
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1653.97 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1653.97 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=43827  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43827 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43827 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.10% H + 0.09% V. EstWL: 7.882028e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       298( 0.50%)       116( 0.19%)   ( 0.69%) 
[NR-eGR]  metal3  (3)       261( 0.44%)        18( 0.03%)   ( 0.47%) 
[NR-eGR]  metal4  (4)       459( 0.77%)         3( 0.01%)   ( 0.77%) 
[NR-eGR]  metal5  (5)       119( 0.20%)         0( 0.00%)   ( 0.20%) 
[NR-eGR]  metal6  (6)        60( 0.10%)         0( 0.00%)   ( 0.10%) 
[NR-eGR]  metal7  (7)        16( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total             1213( 0.24%)       137( 0.03%)   ( 0.27%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.09% H + 0.19% V
[NR-eGR] Overflow after Early Global Route 0.11% H + 0.27% V
Early Global Route congestion estimation runtime: 0.54 seconds, mem = 1663.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.44, normalized total congestion hotspot area = 0.44 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:03.1, real=0:00:03.0)***
Iteration  7: Total net bbox = 6.809e+05 (3.49e+05 3.32e+05)
              Est.  stn bbox = 9.548e+05 (4.79e+05 4.76e+05)
              cpu = 0:00:05.7 real = 0:00:06.0 mem = 1901.5M
Iteration  8: Total net bbox = 6.795e+05 (3.50e+05 3.29e+05)
              Est.  stn bbox = 9.494e+05 (4.77e+05 4.72e+05)
              cpu = 0:00:04.7 real = 0:00:05.0 mem = 1884.5M
Iteration  9: Total net bbox = 6.723e+05 (3.46e+05 3.26e+05)
              Est.  stn bbox = 9.393e+05 (4.72e+05 4.67e+05)
              cpu = 0:00:06.1 real = 0:00:06.0 mem = 1887.5M
Iteration 10: Total net bbox = 6.844e+05 (3.52e+05 3.32e+05)
              Est.  stn bbox = 9.498e+05 (4.77e+05 4.73e+05)
              cpu = 0:00:29.4 real = 0:00:29.0 mem = 1893.0M
Iteration 11: Total net bbox = 6.840e+05 (3.50e+05 3.34e+05)
              Est.  stn bbox = 9.478e+05 (4.74e+05 4.74e+05)
              cpu = 0:00:05.6 real = 0:00:06.0 mem = 1895.0M
Move report: Timing Driven Placement moves 35442 insts, mean move: 11.34 um, max move: 137.64 um
	Max move on inst (FE_OFC2023_n39239): (129.01, 273.28) --> (119.17, 145.48)

Finished Incremental Placement (cpu=0:00:56.9, real=0:00:57.0, mem=1895.0M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:11:26 mem=1895.7M) ***
Total net bbox length = 6.878e+05 (3.535e+05 3.343e+05) (ext = 3.799e+04)
Move report: Detail placement moves 35442 insts, mean move: 0.77 um, max move: 20.88 um
	Max move on inst (U7295): (311.63, 202.27) --> (332.12, 201.88)
	Runtime: CPU: 0:00:02.8 REAL: 0:00:03.0 MEM: 1912.8MB
Summary Report:
Instances move: 35442 (out of 35442 movable)
Instances flipped: 0
Mean displacement: 0.77 um
Max displacement: 20.88 um (Instance: U7295) (311.628, 202.27) -> (332.12, 201.88)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND2_X1
Total net bbox length = 6.763e+05 (3.394e+05 3.369e+05) (ext = 3.799e+04)
Runtime: CPU: 0:00:02.9 REAL: 0:00:03.0 MEM: 1912.8MB
*** Finished refinePlace (0:11:29 mem=1912.8M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1912.79 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1912.79 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=43827  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43827 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43827 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.031156e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       139( 0.23%)       103( 0.17%)   ( 0.40%) 
[NR-eGR]  metal3  (3)        90( 0.15%)         0( 0.00%)   ( 0.15%) 
[NR-eGR]  metal4  (4)       246( 0.41%)         1( 0.00%)   ( 0.41%) 
[NR-eGR]  metal5  (5)        59( 0.10%)         1( 0.00%)   ( 0.10%) 
[NR-eGR]  metal6  (6)        23( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  metal7  (7)         5( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8  (8)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              563( 0.11%)       105( 0.02%)   ( 0.13%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.04% H + 0.17% V
[NR-eGR] Overflow after Early Global Route 0.05% H + 0.27% V
Early Global Route congestion estimation runtime: 0.55 seconds, mem = 1912.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 1912.79 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1912.79 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.14 sec, Real: 0.15 sec, Curr Mem: 1912.79 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1912.79 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1912.79 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 1912.79 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 139675
[NR-eGR] metal2  (2V) length: 1.571592e+05um, number of vias: 169744
[NR-eGR] metal3  (3H) length: 2.903449e+05um, number of vias: 75664
[NR-eGR] metal4  (4V) length: 1.354134e+05um, number of vias: 23545
[NR-eGR] metal5  (5H) length: 1.049239e+05um, number of vias: 20015
[NR-eGR] metal6  (6V) length: 1.198508e+05um, number of vias: 3010
[NR-eGR] metal7  (7H) length: 1.699231e+04um, number of vias: 1448
[NR-eGR] metal8  (8V) length: 1.498891e+04um, number of vias: 18
[NR-eGR] metal9  (9H) length: 7.560000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 8.396809e+05um, number of vias: 433119
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.073570e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.70 seconds, mem = 1912.8M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:01:02, real=0:01:02)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1912.8M)
Extraction called for design 'MAC_512' of instances=35442 and nets=43829 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1912.789M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:01:54, real = 0:01:54, mem = 1276.0M, totSessionCpu=0:11:32 **
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1687.25)
Total number of fetched objects 44595
End delay calculation. (MEM=1719.67 CPU=0:00:05.4 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=1719.67 CPU=0:00:06.3 REAL=0:00:06.0)
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:11:40.6/2:05:13.8 (0.1), mem = 1735.7M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    61|  1858|    -0.09|    78|    78|    -0.02|     0|     0|     0|     0|     0.08|     0.00|       0|       0|       0|  70.19|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.03|     0.00|     106|       0|      97|  70.27| 0:00:05.0|  1816.9M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.03|     0.00|       0|       0|       0|  70.27| 0:00:00.0|  1816.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |         33 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:05.7 real=0:00:06.0 mem=1816.9M) ***

*** Starting refinePlace (0:11:49 mem=1816.9M) ***
Total net bbox length = 6.819e+05 (3.425e+05 3.394e+05) (ext = 3.799e+04)
Move report: Detail placement moves 241 insts, mean move: 0.36 um, max move: 2.16 um
	Max move on inst (FE_OFC2479_N162): (107.54, 15.68) --> (106.78, 17.08)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1816.9MB
Summary Report:
Instances move: 241 (out of 35548 movable)
Instances flipped: 0
Mean displacement: 0.36 um
Max displacement: 2.16 um (Instance: FE_OFC2479_N162) (107.54, 15.68) -> (106.78, 17.08)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X1
Total net bbox length = 6.819e+05 (3.425e+05 3.394e+05) (ext = 3.799e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1816.9MB
*** Finished refinePlace (0:11:50 mem=1816.9M) ***
*** maximum move = 2.16 um ***
*** Finished re-routing un-routed nets (1816.9M) ***

*** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=1816.9M) ***
*** DrvOpt [finish] : cpu/real = 0:00:09.8/0:00:09.8 (1.0), totSession cpu/real = 0:11:50.4/2:05:23.6 (0.1), mem = 1797.8M
End: GigaOpt DRV Optimization

------------------------------------------------------------
     Summary (cpu=0.16min real=0.17min mem=1706.8M)                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.025  |  0.025  |  3.210  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.271%
Routing Overflow: 0.05% H and 0.27% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:13, real = 0:02:13, mem = 1309.2M, totSessionCpu=0:11:51 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:11:51.2/2:05:24.4 (0.1), mem = 1725.9M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.27
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    70.27%|        -|   0.000|   0.000|   0:00:00.0| 1725.9M|
|    70.27%|       30|   0.000|   0.000|   0:00:00.0| 1768.6M|
|    70.26%|       15|   0.000|   0.000|   0:00:01.0| 1768.6M|
|    70.25%|       11|   0.000|   0.000|   0:00:01.0| 1768.6M|
|    70.24%|        1|   0.000|   0.000|   0:00:00.0| 1768.6M|
|    70.24%|        1|   0.000|   0.000|   0:00:00.0| 1768.6M|
|    70.24%|        0|   0.000|   0.000|   0:00:00.0| 1768.6M|
|    70.24%|        0|   0.000|   0.000|   0:00:00.0| 1768.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.24
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:03.1) (real = 0:00:03.0) **
*** Starting refinePlace (0:11:54 mem=1768.6M) ***
Total net bbox length = 6.819e+05 (3.425e+05 3.394e+05) (ext = 3.799e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1768.6MB
Summary Report:
Instances move: 0 (out of 35533 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.819e+05 (3.425e+05 3.394e+05) (ext = 3.799e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1768.6MB
*** Finished refinePlace (0:11:55 mem=1768.6M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1768.6M) ***

*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1768.6M) ***
*** AreaOpt [finish] : cpu/real = 0:00:03.9/0:00:03.9 (1.0), totSession cpu/real = 0:11:55.0/2:05:28.2 (0.1), mem = 1768.6M
End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=1707.52M, totSessionCpu=0:11:55).
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:11:55.3/2:05:28.5 (0.1), mem = 1707.5M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     3|    53|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     0.03|     0.00|       0|       0|       0|  70.24|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.03|     0.00|       1|       0|       1|  70.24| 0:00:00.0|  1807.4M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.03|     0.00|       0|       0|       0|  70.24| 0:00:00.0|  1807.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          6 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:00.0 mem=1807.4M) ***

*** Starting refinePlace (0:11:58 mem=1807.4M) ***
Total net bbox length = 6.819e+05 (3.425e+05 3.394e+05) (ext = 3.799e+04)
Move report: Detail placement moves 1 insts, mean move: 0.76 um, max move: 0.76 um
	Max move on inst (FE_OFC2482_FE_OFN393271_n39214): (244.15, 246.68) --> (243.39, 246.68)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1807.4MB
Summary Report:
Instances move: 1 (out of 35534 movable)
Instances flipped: 0
Mean displacement: 0.76 um
Max displacement: 0.76 um (Instance: FE_OFC2482_FE_OFN393271_n39214) (244.15, 246.68) -> (243.39, 246.68)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X1
Total net bbox length = 6.819e+05 (3.425e+05 3.394e+05) (ext = 3.799e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1807.4MB
*** Finished refinePlace (0:11:58 mem=1807.4M) ***
*** maximum move = 0.76 um ***
*** Finished re-routing un-routed nets (1807.4M) ***

*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1807.4M) ***
*** DrvOpt [finish] : cpu/real = 0:00:03.2/0:00:03.2 (1.0), totSession cpu/real = 0:11:58.5/2:05:31.7 (0.1), mem = 1788.4M
End: GigaOpt postEco DRV Optimization

Active setup views:
 worst
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'MAC_512' of instances=35534 and nets=43921 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1773.625M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1773.62 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1773.62 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=43919  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43919 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43919 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.032080e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       124( 0.21%)       103( 0.17%)   ( 0.38%) 
[NR-eGR]  metal3  (3)        92( 0.15%)         1( 0.00%)   ( 0.16%) 
[NR-eGR]  metal4  (4)       249( 0.42%)         1( 0.00%)   ( 0.42%) 
[NR-eGR]  metal5  (5)        55( 0.09%)         0( 0.00%)   ( 0.09%) 
[NR-eGR]  metal6  (6)        16( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  metal7  (7)         4( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8  (8)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              541( 0.11%)       105( 0.02%)   ( 0.13%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.04% H + 0.17% V
[NR-eGR] Overflow after Early Global Route 0.05% H + 0.26% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.67 sec, Real: 0.67 sec, Curr Mem: 1773.62 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1763.62)
Total number of fetched objects 44687
End delay calculation. (MEM=1748.35 CPU=0:00:05.3 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=1748.35 CPU=0:00:06.2 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:07.3 real=0:00:07.0 totSessionCpu=0:12:08 mem=1748.4M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:30, real = 0:02:29, mem = 1310.8M, totSessionCpu=0:12:08 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.025  |  0.025  |  3.166  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.243%
Routing Overflow: 0.05% H and 0.26% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:31, real = 0:02:31, mem = 1311.9M, totSessionCpu=0:12:09 **
*** Finished optDesign ***
**place_opt_design ... cpu = 0:03:26, real = 0:03:26, mem = 1615.6M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2882          9  Unable to find the resistance for via '%...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
*** Message Summary: 14 warning(s), 0 error(s)

<CMD> uiSetTool addWire
<CMD> setEditMode -type regular
Save Adaptive View Pruning View Names to Text file
**ERROR: (IMPSPR-55):	<e> to open Edit Route form to input net name(s).
<CMD> uiSetTool select
<CMD> zoomBox -17.08450 60.58550 396.88650 226.90250
<CMD> zoomBox 12.11150 71.81500 363.98750 213.18450
<CMD> zoomBox 94.59350 127.73100 227.30350 181.04850
<CMD> zoomBox 103.71900 132.38150 216.52300 177.70150
<CMD> zoomBox 111.47650 136.33450 207.35950 174.85650
<CMD> zoomBox 132.48650 147.04150 182.54000 167.15100
<CMD> zoomBox 138.93550 150.13750 175.09950 164.66650
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> zoomBox -33.11500 144.58000 380.85650 310.89700
<CMD> setLayerPreference node_overlay -isVisible 1
<CMD> setLayerPreference congestH -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
<CMD> setLayerPreference congestV -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
<CMD> fit
<CMD> zoomBox -425.57950 -46.32950 672.05100 394.65400
<CMD> zoomBox -324.18550 -13.81900 608.80050 361.01700
<CMD> zoomBox -236.49550 13.40450 556.54250 332.01500
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> setLayerPreference node_overlay -isVisible 0
<CMD> setLayerPreference node_overlay -isVisible 1
<CMD> fit
<CMD> setLayerPreference node_overlay -isVisible 0
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix MAC_512_preCTS -outDir timingReports
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1636.5M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.025  |  0.025  |  3.166  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.243%
Routing Overflow: 0.05% H and 0.26% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 2.07 sec
Total Real time: 2.0 sec
Total Memory Usage: 1653.273438 Mbytes
<CMD> checkDesign -io -netlist -physicalLibrary -powerGround -tieHilo -timingLibrary -spef -floorplan -place -outdir checkDesign
Begin checking placement ... (start mem=1653.3M, init mem=1653.3M)
*info: Recommended don't use cell = 0           
*info: Placed = 35534         
*info: Unplaced = 0           
Placement Density:70.24%(72825/103676)
Placement Density (including fixed std cells):70.24%(72825/103676)
Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=1653.3M)
############################################################################
# Innovus Netlist Design Rule Check
# Mon Apr  7 01:32:56 2025

############################################################################
Design: MAC_512

------ Design Summary:
Total Standard Cell Number   (cells) : 35534
Total Block Cell Number      (cells) : 0
Total I/O Pad Cell Number    (cells) : 0
Total Standard Cell Area     ( um^2) : 72824.68
Total Block Cell Area        ( um^2) : 0.00
Total I/O Pad Cell Area      ( um^2) : 0.00

------ Design Statistics:

Number of Instances            : 35534
Number of Non-uniquified Insts : 35531
Number of Nets                 : 43921
Average number of Pins per Net : 3.18
Maximum number of Pins in Net  : 769

------ I/O Port summary

Number of Primary I/O Ports    : 771
Number of Input Ports          : 259
Number of Output Ports         : 512
Number of Bidirectional Ports  : 0
Number of Power/Ground Ports   : 0
Number of Floating Ports                     *: 0
Number of Ports Connected to Multiple Pads   *: 0
Number of Ports Connected to Core Instances   : 771
**WARN: (IMPREPO-202):	There are 771 Ports connected to core instances.

------ Design Rule Checking:

Number of Output Pins connect to Power/Ground *: 0
Number of Insts with Input Pins tied together ?: 0
Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
Number of Input/InOut Floating Pins            : 0
Number of Output Floating Pins                 : 0
Number of Output Term Marked TieHi/Lo         *: 0

Number of nets with tri-state drivers          : 0
Number of nets with parallel drivers           : 0
Number of nets with multiple drivers           : 0
Number of nets with no driver (No FanIn)       : 0
Number of Output Floating nets (No FanOut)     : 0
Number of High Fanout nets (>50)               : 121
**WARN: (IMPREPO-227):	There are 121 High Fanout nets (>50).
**WARN: (IMPREPO-213):	There are 771 I/O Pins connected to Non-IO Insts.
Checking routing tracks.....
Checking other grids.....
Checking routing blockage.....
Checking components.....
Checking constraints (guide/region/fence).....
Checking groups.....
Checking Ptn Core Box.....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 
 Design check done.
Report saved in file checkDesign/MAC_512.main.htm.ascii

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> saveDesign MAC_512
#% Begin save design ... (date=04/07 02:39:39, mem=1292.5M)
% Begin Save ccopt configuration ... (date=04/07 02:39:39, mem=1294.6M)
% End Save ccopt configuration ... (date=04/07 02:39:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1295.4M, current mem=1295.4M)
% Begin Save netlist data ... (date=04/07 02:39:39, mem=1295.4M)
Writing Binary DB to MAC_512.dat.tmp/MAC_512.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/07 02:39:39, total cpu=0:00:00.1, real=0:00:00.0, peak res=1295.4M, current mem=1294.4M)
Saving symbol-table file ...
Saving congestion map file MAC_512.dat.tmp/MAC_512.route.congmap.gz ...
% Begin Save AAE data ... (date=04/07 02:39:40, mem=1295.0M)
Saving AAE Data ...
% End Save AAE data ... (date=04/07 02:39:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1295.0M, current mem=1295.0M)
Saving preference file MAC_512.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/07 02:39:40, mem=1296.0M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/07 02:39:40, total cpu=0:00:00.1, real=0:00:00.0, peak res=1296.4M, current mem=1296.4M)
Saving PG file MAC_512.dat.tmp/MAC_512.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Mon Apr  7 02:39:40 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1653.8M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/07 02:39:40, mem=1296.5M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=04/07 02:39:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1296.5M, current mem=1296.5M)
% Begin Save routing data ... (date=04/07 02:39:40, mem=1296.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:00.0 mem=1653.8M) ***
% End Save routing data ... (date=04/07 02:39:40, total cpu=0:00:00.3, real=0:00:00.0, peak res=1296.9M, current mem=1296.9M)
Saving property file MAC_512.dat.tmp/MAC_512.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1656.8M) ***
Saving rc congestion map MAC_512.dat.tmp/MAC_512.congmap.gz ...
% Begin Save power constraints data ... (date=04/07 02:39:40, mem=1297.2M)
% End Save power constraints data ... (date=04/07 02:39:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1297.3M, current mem=1297.3M)
default_rc_corner
Generated self-contained design MAC_512.dat.tmp
#% End save design ... (date=04/07 02:39:44, total cpu=0:00:03.5, real=0:00:05.0, peak res=1297.3M, current mem=1292.6M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> saveDesign MAC_512
#% Begin save design ... (date=04/07 02:39:44, mem=1292.6M)
% Begin Save ccopt configuration ... (date=04/07 02:39:44, mem=1292.6M)
% End Save ccopt configuration ... (date=04/07 02:39:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1292.6M, current mem=1292.6M)
% Begin Save netlist data ... (date=04/07 02:39:44, mem=1292.6M)
Writing Binary DB to MAC_512.dat.tmp/MAC_512.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/07 02:39:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=1292.6M, current mem=1292.6M)
Saving symbol-table file ...
Saving congestion map file MAC_512.dat.tmp/MAC_512.route.congmap.gz ...
% Begin Save AAE data ... (date=04/07 02:39:44, mem=1292.6M)
Saving AAE Data ...
% End Save AAE data ... (date=04/07 02:39:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1292.6M, current mem=1292.6M)
Saving preference file MAC_512.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/07 02:39:44, mem=1292.6M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/07 02:39:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=1292.6M, current mem=1292.6M)
Saving PG file MAC_512.dat.tmp/MAC_512.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Mon Apr  7 02:39:44 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1678.6M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/07 02:39:44, mem=1292.6M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=04/07 02:39:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1292.6M, current mem=1292.6M)
% Begin Save routing data ... (date=04/07 02:39:44, mem=1292.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=1678.6M) ***
% End Save routing data ... (date=04/07 02:39:45, total cpu=0:00:00.3, real=0:00:01.0, peak res=1292.8M, current mem=1292.8M)
Saving property file MAC_512.dat.tmp/MAC_512.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1681.6M) ***
Saving rc congestion map MAC_512.dat.tmp/MAC_512.congmap.gz ...
% Begin Save power constraints data ... (date=04/07 02:39:45, mem=1292.8M)
% End Save power constraints data ... (date=04/07 02:39:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1292.8M, current mem=1292.8M)
default_rc_corner
Generated self-contained design MAC_512.dat.tmp
#% End save design ... (date=04/07 02:39:48, total cpu=0:00:03.5, real=0:00:04.0, peak res=1292.8M, current mem=1292.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> saveDesign
**ERROR: (IMPTCM-46):	Argument "{{fileName } | {{{-cellview | -view} [ -saveRestoreFile]} }}" is required for command "saveDesign", either this option is not specified or an option prior to it is not specified correctly.
  
<CMD> saveDesign MAC_512
#% Begin save design ... (date=04/07 02:41:27, mem=1292.6M)
% Begin Save ccopt configuration ... (date=04/07 02:41:27, mem=1292.6M)
% End Save ccopt configuration ... (date=04/07 02:41:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1292.6M, current mem=1292.6M)
% Begin Save netlist data ... (date=04/07 02:41:27, mem=1292.6M)
Writing Binary DB to MAC_512.dat.tmp/MAC_512.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/07 02:41:27, total cpu=0:00:00.1, real=0:00:00.0, peak res=1292.6M, current mem=1292.6M)
Saving symbol-table file ...
Saving congestion map file MAC_512.dat.tmp/MAC_512.route.congmap.gz ...
% Begin Save AAE data ... (date=04/07 02:41:27, mem=1292.6M)
Saving AAE Data ...
% End Save AAE data ... (date=04/07 02:41:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1292.6M, current mem=1292.6M)
Saving preference file MAC_512.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/07 02:41:27, mem=1292.6M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/07 02:41:28, total cpu=0:00:00.0, real=0:00:01.0, peak res=1292.6M, current mem=1292.6M)
Saving PG file MAC_512.dat.tmp/MAC_512.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Mon Apr  7 02:41:28 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1681.3M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/07 02:41:28, mem=1292.6M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=04/07 02:41:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1292.6M, current mem=1292.6M)
% Begin Save routing data ... (date=04/07 02:41:28, mem=1292.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:00.0 mem=1681.3M) ***
% End Save routing data ... (date=04/07 02:41:28, total cpu=0:00:00.3, real=0:00:00.0, peak res=1292.6M, current mem=1292.6M)
Saving property file MAC_512.dat.tmp/MAC_512.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1684.3M) ***
Saving rc congestion map MAC_512.dat.tmp/MAC_512.congmap.gz ...
% Begin Save power constraints data ... (date=04/07 02:41:28, mem=1292.6M)
% End Save power constraints data ... (date=04/07 02:41:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1292.6M, current mem=1292.6M)
default_rc_corner
Generated self-contained design MAC_512.dat.tmp
#% End save design ... (date=04/07 02:41:31, total cpu=0:00:03.5, real=0:00:04.0, peak res=1292.6M, current mem=1292.6M)
*** Message Summary: 0 warning(s), 0 error(s)

couldn't load file "MAC_512": MAC_512: cannot open shared object file: No such file or directory
couldn't load file "MAC_512.dat/": MAC_512.dat/: cannot read file data: Is a directory
<CMD> ccopt_design
#% Begin ccopt_design (date=04/07 02:48:47, mem=1292.9M)
Turning off fast DC mode./nRuntime...
**INFO: User's settings:
setNanoRouteMode -grouteExpTdStdDelay     8.4
setDesignMode -process                    45
setExtractRCMode -coupling_c_th           0.1
setExtractRCMode -engine                  preRoute
setExtractRCMode -relative_c_th           1
setExtractRCMode -total_c_th              0
setDelayCalMode -enable_high_fanout       true
setDelayCalMode -eng_copyNetPropToNewNet  true
setDelayCalMode -ignoreNetLoad            false
setOptMode -activeHoldViews               { fast }
setOptMode -activeSetupViews              { worst }
setOptMode -autoSetupViews                { worst}
setOptMode -autoTDGRSetupViews            { worst}
setOptMode -drcMargin                     0
setOptMode -fixDrc                        true
setOptMode -optimizeFF                    true
setOptMode -preserveAllSequential         true
setOptMode -setupTargetSlack              0

(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): synth
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 768 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
The skew group clk/synth was created. It contains 768 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1668.6M, init mem=1668.6M)
*info: Placed = 35534         
*info: Unplaced = 0           
Placement Density:70.24%(72825/103676)
Placement Density (including fixed std cells):70.24%(72825/103676)
Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=1668.6M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.3 real=0:00:00.2)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.3 real=0:00:00.2)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.3 real=0:00:00.2)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 768 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 768 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1668.62 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1694.38 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1694.38 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=43919  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43919 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43919 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.032080e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       124( 0.21%)       103( 0.17%)   ( 0.38%) 
[NR-eGR]  metal3  (3)        92( 0.15%)         1( 0.00%)   ( 0.16%) 
[NR-eGR]  metal4  (4)       249( 0.42%)         1( 0.00%)   ( 0.42%) 
[NR-eGR]  metal5  (5)        55( 0.09%)         0( 0.00%)   ( 0.09%) 
[NR-eGR]  metal6  (6)        16( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  metal7  (7)         4( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8  (8)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              541( 0.11%)       105( 0.02%)   ( 0.13%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.04% H + 0.17% V
[NR-eGR] Overflow after Early Global Route 0.05% H + 0.26% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1704.09 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1704.09 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1704.09 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1704.09 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1704.09 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 1704.09 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 139859
[NR-eGR] metal2  (2V) length: 1.578610e+05um, number of vias: 169972
[NR-eGR] metal3  (3H) length: 2.917972e+05um, number of vias: 75784
[NR-eGR] metal4  (4V) length: 1.355090e+05um, number of vias: 23017
[NR-eGR] metal5  (5H) length: 1.028701e+05um, number of vias: 19738
[NR-eGR] metal6  (6V) length: 1.191538e+05um, number of vias: 2981
[NR-eGR] metal7  (7H) length: 1.765489e+04um, number of vias: 1441
[NR-eGR] metal8  (8V) length: 1.500617e+04um, number of vias: 16
[NR-eGR] metal9  (9H) length: 6.720000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 8.398588e+05um, number of vias: 432808
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.089760e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.22 sec, Real: 1.22 sec, Curr Mem: 1704.09 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:01.3 real=0:00:01.3)
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
cts_merge_clock_gates is set for at least one object
cts_merge_clock_logic is set for at least one object
route_type is set for at least one object
Route type trimming info:
  No route type modifications were made.
**WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain auto-default, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
**WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
**ERROR: (IMPCCOPT-1135):	CTS found neither inverters nor buffers while balancing clock_tree clk. CTS cannot continue.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/synth:
  Sources:                     pin clk
  Total number of sinks:       768
  Delay constrained sinks:     768
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst:setup.late:
  Skew target:                 0.000ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk/synth with 768 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:00.2 real=0:00:00.3)

CCOpt configuration status: cannot run ccopt_design.
Check the log for details of problem(s) found:

---------------------------------------------------
Design configuration problems
---------------------------------------------------
One or more clock trees have configuration problems
---------------------------------------------------

Clock tree configuration problems:

------------------------------------------------
Clock tree    Problem
------------------------------------------------
clk           Could not determine drivers to use
------------------------------------------------


CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:02.4 real=0:00:02.5)
Runtime done. (took cpu=0:00:03.9 real=0:00:04.0)
Runtime Summary
===============
Clock Runtime:  (44%) Core CTS           1.20 (Init 1.20, Construction 0.00, Implementation 0.00, eGRPC 0.00, PostConditioning 0.00, Other 0.00)
Clock Runtime:   (0%) CTS services       0.00 (RefinePlace 0.00, EarlyGlobalClock 0.00, NanoRoute 0.00, ExtractRC 0.00, TimingAnalysis 0.00)
Clock Runtime:  (55%) Other CTS          1.51 (Init 1.51, CongRepair/EGR-DP 0.00, TimingUpdate 0.00, Other 0.00)
Clock Runtime: (100%) Total              2.71

**ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
Set place::cacheFPlanSiteMark to 0
3

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
ERROR     IMPCCOPT-1135        1  CTS found neither inverters nor buffers ...
ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
WARNING   IMPCCOPT-1183        1  The library has no usable balanced %ss f...
WARNING   IMPCCOPT-1184        1  The library has no usable balanced %ss f...
*** Message Summary: 5 warning(s), 2 error(s)

#% End ccopt_design (date=04/07 02:48:51, total cpu=0:00:04.2, real=0:00:04.0, peak res=1292.9M, current mem=1265.1M)

<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1266.68 (MB), peak = 1646.31 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -grouteExpTdStdDelay                           8.4
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithTimingDriven                         false
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          45
setExtractRCMode -coupling_c_th                                 0.1
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -ignoreNetLoad                                  false
setSIMode -separate_delta_delay_on_data                         true

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1666.1M, init mem=1666.1M)
*info: Placed = 35534         
*info: Unplaced = 0           
Placement Density:70.24%(72825/103676)
Placement Density (including fixed std cells):70.24%(72825/103676)
Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=1666.1M)
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1666.1M) ***

globalDetailRoute

#Start globalDetailRoute on Mon Apr  7 02:52:18 2025
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=43921)
#WARNING (NRIG-100) Ignoring auto generated timing constraints when routeWithTimingDriven set to false.
#NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
#Start routing data preparation on Mon Apr  7 02:52:19 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 43919 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1288.10 (MB), peak = 1646.31 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1289.78 (MB), peak = 1646.31 (MB)
#
#Finished routing data preparation on Mon Apr  7 02:52:20 2025
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 8.37 (MB)
#Total memory = 1289.94 (MB)
#Peak memory = 1646.31 (MB)
#
#
#Start global routing on Mon Apr  7 02:52:20 2025
#
#
#Start global routing initialization on Mon Apr  7 02:52:20 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon Apr  7 02:52:20 2025
#
#Start routing resource analysis on Mon Apr  7 02:52:20 2025
#
#Routing resource analysis is done on Mon Apr  7 02:52:20 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H        2434           0       26568    76.73%
#  metal2         V        1808           0       26568     0.00%
#  metal3         H        2434           0       26568     0.00%
#  metal4         V        1226           0       26568     0.43%
#  metal5         H        1216           0       26568     0.00%
#  metal6         V        1226           0       26568     0.43%
#  metal7         H         405           0       26568     1.01%
#  metal8         V         408           0       26568     1.73%
#  metal9         H         154           8       26568     8.87%
#  metal10        V         118          46       26568    27.50%
#  --------------------------------------------------------------
#  Total                  11429       3.27%      265680    11.67%
#
#
#
#
#Global routing data preparation is done on Mon Apr  7 02:52:20 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1295.11 (MB), peak = 1646.31 (MB)
#
#
#Global routing initialization is done on Mon Apr  7 02:52:20 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1298.27 (MB), peak = 1646.31 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1316.28 (MB), peak = 1646.31 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1320.67 (MB), peak = 1646.31 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1320.90 (MB), peak = 1646.31 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:29, elapsed time = 00:00:29, memory = 1330.69 (MB), peak = 1646.31 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 43919.
#Total number of nets in the design = 43921.
#
#43919 routable nets have only global wires.
#6 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------
#        Rules   Pref Layer   Unconstrained  
#------------------------------------------
#      Default            6           43913  
#------------------------------------------
#        Total            6           43913  
#------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------
#        Rules   Pref Layer   Unconstrained  
#------------------------------------------
#      Default            6           43913  
#------------------------------------------
#        Total            6           43913  
#------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  metal1        0(0.00%)   (0.00%)
#  metal2        4(0.02%)   (0.02%)
#  metal3        0(0.00%)   (0.00%)
#  metal4       33(0.12%)   (0.12%)
#  metal5        0(0.00%)   (0.00%)
#  metal6        0(0.00%)   (0.00%)
#  metal7        0(0.00%)   (0.00%)
#  metal8        0(0.00%)   (0.00%)
#  metal9        0(0.00%)   (0.00%)
#  metal10       0(0.00%)   (0.00%)
#  --------------------------------
#     Total     37(0.02%)   (0.02%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.02% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   metal1(H)    |           2850.11 |           2862.33 |    11.20    11.20   330.39   324.80 |
[hotspot] |   metal2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal4(V)    |              0.44 |              0.44 |    39.20    67.20    50.40    78.39 |
[hotspot] |   metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal9(H)    |             25.33 |             25.33 |   330.39    11.20   341.60    22.39 |
[hotspot] |  metal10(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (metal1)  2850.11 | (metal1)  2862.33 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 788893 um.
#Total half perimeter of net bounding box = 737017 um.
#Total wire length on LAYER metal1 = 1381 um.
#Total wire length on LAYER metal2 = 155605 um.
#Total wire length on LAYER metal3 = 271602 um.
#Total wire length on LAYER metal4 = 142339 um.
#Total wire length on LAYER metal5 = 112932 um.
#Total wire length on LAYER metal6 = 88473 um.
#Total wire length on LAYER metal7 = 12758 um.
#Total wire length on LAYER metal8 = 3732 um.
#Total wire length on LAYER metal9 = 71 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 281985
#Up-Via Summary (total 281985):
#           
#-----------------------
# metal1         135699
# metal2          93047
# metal3          30605
# metal4          13089
# metal5           8136
# metal6           1145
# metal7            258
# metal8              6
#-----------------------
#                281985 
#
#Max overcon = 1 tracks.
#Total overcon = 0.02%.
#Worst layer Gcell overcon rate = 0.12%.
#
#Global routing statistics:
#Cpu time = 00:00:38
#Elapsed time = 00:00:38
#Increased memory = 38.53 (MB)
#Total memory = 1328.47 (MB)
#Peak memory = 1646.31 (MB)
#
#Finished global routing on Mon Apr  7 02:52:58 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1323.92 (MB), peak = 1646.31 (MB)
#Start Track Assignment.
#Done with 64575 horizontal wires in 5 hboxes and 71250 vertical wires in 5 hboxes.
#Done with 16207 horizontal wires in 5 hboxes and 16346 vertical wires in 5 hboxes.
#Done with 5 horizontal wires in 5 hboxes and 5 vertical wires in 5 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# metal1      1368.35 	  0.01%  	  0.00% 	  0.00%
# metal2    155631.29 	  0.10%  	  0.00% 	  0.00%
# metal3    271142.34 	  0.06%  	  0.00% 	  0.00%
# metal4    143526.33 	  0.04%  	  0.00% 	  0.00%
# metal5    113381.99 	  0.01%  	  0.00% 	  0.00%
# metal6     88857.86 	  0.01%  	  0.00% 	  0.00%
# metal7     12996.76 	  0.00%  	  0.00% 	  0.00%
# metal8      3785.14 	  0.00%  	  0.00% 	  0.00%
# metal9        71.55 	  0.00%  	  0.00% 	  0.00%
# metal10        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      790761.60  	  0.05% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 820835 um.
#Total half perimeter of net bounding box = 737017 um.
#Total wire length on LAYER metal1 = 20629 um.
#Total wire length on LAYER metal2 = 155181 um.
#Total wire length on LAYER metal3 = 281665 um.
#Total wire length on LAYER metal4 = 143877 um.
#Total wire length on LAYER metal5 = 113630 um.
#Total wire length on LAYER metal6 = 89145 um.
#Total wire length on LAYER metal7 = 12867 um.
#Total wire length on LAYER metal8 = 3771 um.
#Total wire length on LAYER metal9 = 70 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 281985
#Up-Via Summary (total 281985):
#           
#-----------------------
# metal1         135699
# metal2          93047
# metal3          30605
# metal4          13089
# metal5           8136
# metal6           1145
# metal7            258
# metal8              6
#-----------------------
#                281985 
#
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1322.53 (MB), peak = 1646.31 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:47
#Elapsed time = 00:00:47
#Increased memory = 41.17 (MB)
#Total memory = 1322.54 (MB)
#Peak memory = 1646.31 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 10
#
#    By Layer and Type :
#	          Short     Loop   Totals
#	metal1        5        0        5
#	metal2        4        0        4
#	metal3        0        0        0
#	metal4        0        1        1
#	Totals        9        1       10
#cpu time = 00:01:30, elapsed time = 00:01:30, memory = 1331.37 (MB), peak = 1646.31 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1332.15 (MB), peak = 1646.31 (MB)
#Complete Detail Routing.
#Total wire length = 834562 um.
#Total half perimeter of net bounding box = 737017 um.
#Total wire length on LAYER metal1 = 20487 um.
#Total wire length on LAYER metal2 = 196574 um.
#Total wire length on LAYER metal3 = 273424 um.
#Total wire length on LAYER metal4 = 140706 um.
#Total wire length on LAYER metal5 = 108150 um.
#Total wire length on LAYER metal6 = 79787 um.
#Total wire length on LAYER metal7 = 11458 um.
#Total wire length on LAYER metal8 = 3903 um.
#Total wire length on LAYER metal9 = 74 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 297814
#Up-Via Summary (total 297814):
#           
#-----------------------
# metal1         139316
# metal2         105468
# metal3          31876
# metal4          12487
# metal5           7372
# metal6           1045
# metal7            243
# metal8              7
#-----------------------
#                297814 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:31
#Elapsed time = 00:01:31
#Increased memory = 7.51 (MB)
#Total memory = 1330.04 (MB)
#Peak memory = 1646.31 (MB)
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1333.19 (MB), peak = 1646.31 (MB)
#CELL_VIEW MAC_512,init has no DRC violation.
#Total number of DRC violations = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon Apr  7 02:54:48 2025
#
#
#Start Post Route Wire Spread.
#Done with 32118 horizontal wires in 11 hboxes and 22245 vertical wires in 11 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 850781 um.
#Total half perimeter of net bounding box = 737017 um.
#Total wire length on LAYER metal1 = 20593 um.
#Total wire length on LAYER metal2 = 199844 um.
#Total wire length on LAYER metal3 = 279875 um.
#Total wire length on LAYER metal4 = 143440 um.
#Total wire length on LAYER metal5 = 110160 um.
#Total wire length on LAYER metal6 = 81081 um.
#Total wire length on LAYER metal7 = 11732 um.
#Total wire length on LAYER metal8 = 3983 um.
#Total wire length on LAYER metal9 = 74 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 297814
#Up-Via Summary (total 297814):
#           
#-----------------------
# metal1         139316
# metal2         105468
# metal3          31876
# metal4          12487
# metal5           7372
# metal6           1045
# metal7            243
# metal8              7
#-----------------------
#                297814 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1340.94 (MB), peak = 1646.31 (MB)
#CELL_VIEW MAC_512,init has no DRC violation.
#Total number of DRC violations = 0
#   number of violations = 0
#cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1340.94 (MB), peak = 1646.31 (MB)
#CELL_VIEW MAC_512,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total wire length = 850781 um.
#Total half perimeter of net bounding box = 737017 um.
#Total wire length on LAYER metal1 = 20593 um.
#Total wire length on LAYER metal2 = 199844 um.
#Total wire length on LAYER metal3 = 279875 um.
#Total wire length on LAYER metal4 = 143440 um.
#Total wire length on LAYER metal5 = 110160 um.
#Total wire length on LAYER metal6 = 81081 um.
#Total wire length on LAYER metal7 = 11732 um.
#Total wire length on LAYER metal8 = 3983 um.
#Total wire length on LAYER metal9 = 74 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 297814
#Up-Via Summary (total 297814):
#           
#-----------------------
# metal1         139316
# metal2         105468
# metal3          31876
# metal4          12487
# metal5           7372
# metal6           1045
# metal7            243
# metal8              7
#-----------------------
#                297814 
#
#detailRoute Statistics:
#Cpu time = 00:02:01
#Elapsed time = 00:02:01
#Increased memory = 16.29 (MB)
#Total memory = 1338.82 (MB)
#Peak memory = 1646.31 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:02:50
#Elapsed time = 00:02:50
#Increased memory = 41.00 (MB)
#Total memory = 1308.68 (MB)
#Peak memory = 1646.31 (MB)
#Number of warnings = 2
#Total number of warnings = 3
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Apr  7 02:55:08 2025
#
#Default setup view is reset to worst.
#Default setup view is reset to worst.
#routeDesign: cpu time = 00:02:50, elapsed time = 00:02:50, memory = 1287.57 (MB), peak = 1646.31 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> freeDesign
-process 90
##  Process: 90            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Free PSO.
Cleaning up the current multi-corner RC extraction setup.
-enable_high_fanout false
Design MAC_512 was changed but not saved - it will be overwritten.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

*** Memory Usage v#1 (Current mem = 1498.902M, initial mem = 268.238M) ***


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
<CMD> set init_verilog MAC_512.vg
<CMD> set init_top_cell MAC_512
<CMD> set init_mmmc_file MAC_512.view
<CMD> set init_gnd_net VSS
<CMD> set init_pwr_net VDD
<CMD> set init_lef_file /synopsys/Nangate_FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.lef
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set conf_qxconf_file NULL
<CMD> set conf_qxlib_file NULL
<CMD> set defHierChar /
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set enc_enable_print_mode_command_reset_options 1
<CMD> set init_design_settop 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
**WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
**WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
<CMD> set timing_enable_default_delay_arc 1
<CMD> init_design
#% Begin Load MMMC data ... (date=04/07 02:57:01, mem=978.1M)
#% End Load MMMC data ... (date=04/07 02:57:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=978.1M, current mem=978.1M)

Loading LEF file /synopsys/Nangate_FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.lef ...
Set DBUPerIGU to M2 pitch 380.

viaInitial starts at Mon Apr  7 02:57:01 2025
viaInitial ends at Mon Apr  7 02:57:01 2025

##  Check design process and node:  
##  Design tech node is not set.

Loading view definition file from MAC_512.view
Reading worst timing library '/synopsys/Nangate_FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_worst_low_ccs.lib' ...
Read 134 cells in library 'NangateOpenCellLibrary' 
Reading fast timing library '/synopsys/Nangate_FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_fast_ccs.lib' ...
Read 134 cells in library 'NangateOpenCellLibrary' 
*** End library_loading (cpu=0.04min, real=0.05min, mem=7.0M, fe_cpu=22.88min, fe_real=307.65min, fe_mem=1501.0M) ***
#% Begin Load netlist data ... (date=04/07 02:57:04, mem=945.0M)
*** Begin netlist parsing (mem=1501.0M) ***
Created 134 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'MAC_512.vg'

*** Memory Usage v#1 (Current mem = 1501.004M, initial mem = 268.238M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=1501.0M) ***
#% End Load netlist data ... (date=04/07 02:57:04, total cpu=0:00:00.2, real=0:00:00.0, peak res=951.8M, current mem=951.8M)
Set top cell to MAC_512.
Hooked 268 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell MAC_512 ...
*** Netlist is unique.
** info: there are 269 modules.
** info: there are 35970 stdCell insts.

*** Memory Usage v#1 (Current mem = 1507.012M, initial mem = 268.238M) ***
*info: set bottom ioPad orient R0
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
**WARN: analysis view fast not found, use default_view_setup
**WARN: analysis view worst not found, use default_view_setup
**WARN: analysis view fast not found, use default_view_setup
**WARN: analysis view worst not found, use default_view_setup
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners : 
 
 Analysis View: worst
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: fast
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file 'MAC_512.sdc' ...
Current (total cpu=0:22:54, real=5:07:39, peak res=1646.3M, current mem=1149.7M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File MAC_512.sdc, Line 8).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File MAC_512.sdc, Line 524).

INFO (CTE): Reading of timing constraints file MAC_512.sdc completed, with 2 WARNING
WARNING (CTE-25): Line: 9 of File MAC_512.sdc : Skipped unsupported command: set_max_area


Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1160.6M, current mem=1160.6M)
Current (total cpu=0:22:54, real=5:07:39, peak res=1646.3M, current mem=1160.6M)
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-2766         10  The sheet resistance for layer %s is not...
WARNING   IMPEXT-2773         10  The via resistance between layers %s and...
WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
*** Message Summary: 22 warning(s), 0 error(s)

<CMD> loadFPlan MAC_512.fp
Reading floorplan file - MAC_512.fp (mem = 1663.3M).
#% Begin Load floorplan data ... (date=04/07 02:57:15, mem=1160.4M)
*info: reset 44357 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 687040 681520)
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
 ... processed partition successfully.
Reading binary special route file MAC_512.fp.spr (Created by Innovus v20.10-p004_1 on Sun Apr  6 00:49:54 2025, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1160.4M, current mem=1160.4M)
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
#% End Load floorplan data ... (date=04/07 02:57:15, total cpu=0:00:00.1, real=0:00:00.0, peak res=1160.6M, current mem=1160.6M)
<CMD> timeDesign
**ERROR: (IMPOPT-624):	No option provided for timeDesign. Use either -reportOnly or -prePlace | -preCTS | -postCTS | -postRoute| -signoff

Usage: timeDesign [-help] [-drvReports] [-expandReg2Reg] [-expandedViews] [-hold]
                  [-idealClock] [-numPaths <integer>] [-outDir <string>] [-pathreports]
                  [-prefix <string>] [-proto] [-reportOnly] [-slackReports]
                  [-timingDebugReport] [-useTransitionFiles] [ -prePlace | -preCTS | -postCTS | -postRoute ]

-help                # Prints out the command usage
-drvReports          # Generate DRV Report option  (bool, optional)
-expandReg2Reg       # Expand reg2reg PathGroup option  (bool, optional)
-expandedViews       # Expand View option  (bool, optional)
-hold                # Hold Timing Report option  (bool, optional)
-idealClock          # Ideal Clock option  (bool, optional)
-numPaths <integer>  # Number of Path option  (int, optional)
-outDir <string>     # Output Directory option  (string, optional)
-pathreports         # Generate Path Report option  (bool, optional)
-postCTS             # postCTS option  (bool, optional)
-postRoute           # postRoute option  (bool, optional)
-preCTS              # preCTS option  (bool, optional)
-prePlace            # prePlace option (bool, optional)
-prefix <string>     # File Name Prefix option  (string, optional)
-proto               # to support flexmodel  (bool, optional)
-reportOnly          # reportOnly option  (bool, optional)
-slackReports        # Generate Slack Report option  (bool, optional)
-timingDebugReport   # Timing Debug Report option  (bool, optional)
-useTransitionFiles  # Use Transistion Files option  (bool, optional)


<CMD> timeDesign -preCTS
**ERROR: (IMPOPT-3196):	Design is not placed yet.

<CMD> timeDesign -prePlace
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Starting delay calculation for Setup views
AAE DB initialization (MEM=1688.48 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1688.48)
Total number of fetched objects 45123
End delay calculation. (MEM=1747.98 CPU=0:00:04.9 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=1720.9 CPU=0:00:05.6 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:06.2 real=0:00:06.0 totSessionCpu=0:23:06 mem=1720.9M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.133  |  1.133  |  3.541  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

Density: 69.997%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 7.72 sec
Total Real time: 8.0 sec
Total Memory Usage: 1635.160156 Mbytes
<CMD> timeDesign -prePlace MAC_512_tim_prePlace

Usage: timeDesign [-help] [-drvReports] [-expandReg2Reg] [-expandedViews] [-hold]
                  [-idealClock] [-numPaths <integer>] [-outDir <string>] [-pathreports]
                  [-prefix <string>] [-proto] [-reportOnly] [-slackReports]
                  [-timingDebugReport] [-useTransitionFiles] [ -prePlace | -preCTS | -postCTS | -postRoute ]

**ERROR: (IMPTCM-48):	"MAC_512_tim_prePlace" is not a legal option for command "timeDesign". Either the current option or an option prior to it is not specified correctly.
  
invalid command name "setDesignMode-process"
<CMD> setDesignMode -process 45
##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
<CMD> timeDesign -prePlace
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1682.71)
Total number of fetched objects 45123
End delay calculation. (MEM=1715.14 CPU=0:00:05.0 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=1715.14 CPU=0:00:05.6 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:06.2 real=0:00:06.0 totSessionCpu=0:23:49 mem=1715.1M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.133  |  1.133  |  3.541  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

Density: 69.997%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 7.62 sec
Total Real time: 7.0 sec
Total Memory Usage: 1637.394531 Mbytes
<CMD> place_opt_design
*** Starting GigaPlace ***
**INFO: User settings:
setDesignMode -process                    45
setExtractRCMode -coupling_c_th           0.1
setExtractRCMode -relative_c_th           1
setExtractRCMode -total_c_th              0
setDelayCalMode -enable_high_fanout       true
setDelayCalMode -eng_copyNetPropToNewNet  true
setDelayCalMode -ignoreNetLoad            false
setOptMode -drcMargin                     0
setOptMode -fixDrc                        true
setOptMode -optimizeFF                    true
setOptMode -preserveAllSequential         false
setOptMode -setupTargetSlack              0
setAnalysisMode -analysisType             bcwc
setAnalysisMode -checkType                setup
setAnalysisMode -clkSrcPath               false
setAnalysisMode -clockPropagation         forcedIdeal
setAnalysisMode -usefulSkew               true

*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 1708 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:01.5) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 29889 (70.1%) nets
3		: 10734 (25.2%) nets
4     -	14	: 1675 (3.9%) nets
15    -	39	: 19 (0.0%) nets
40    -	79	: 130 (0.3%) nets
80    -	159	: 195 (0.5%) nets
160   -	319	: 2 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 3 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=34262 (0 fixed + 34262 movable) #buf cell=0 #inv cell=2003 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=42647 #term=137318 #term/net=3.22, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=771
stdCell: 34262 single + 0 double + 0 multi
Total standard cell length = 50.8617 (mm), area = 0.0712 (mm^2)
Average module density = 0.687.
Density for the design = 0.687.
       = stdcell_area 267693 sites (71206 um^2) / alloc_area 389758 sites (103676 um^2).
Pin Density = 0.3523.
            = total # of pins 137318 / total area 389758.
=== lastAutoLevel = 9 
Clock gating cells determined by native netlist tracing.
Init WL Bound For Global Placement... 
Iteration  1: Total net bbox = 7.182e-09 (3.35e-09 3.83e-09)
              Est.  stn bbox = 7.730e-09 (3.44e-09 4.29e-09)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1717.3M
Iteration  2: Total net bbox = 7.182e-09 (3.35e-09 3.83e-09)
              Est.  stn bbox = 7.730e-09 (3.44e-09 4.29e-09)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1717.3M
*** Finished SKP initialization (cpu=0:00:04.4, real=0:00:04.0)***
Iteration  3: Total net bbox = 3.564e+04 (1.84e+04 1.72e+04)
              Est.  stn bbox = 4.291e+04 (2.22e+04 2.07e+04)
              cpu = 0:00:06.8 real = 0:00:07.0 mem = 1875.3M
Iteration  4: Total net bbox = 3.145e+05 (1.57e+05 1.57e+05)
              Est.  stn bbox = 5.302e+05 (2.62e+05 2.68e+05)
              cpu = 0:00:09.2 real = 0:00:09.0 mem = 1957.1M
Iteration  5: Total net bbox = 3.145e+05 (1.57e+05 1.57e+05)
              Est.  stn bbox = 5.302e+05 (2.62e+05 2.68e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1957.1M
Iteration  6: Total net bbox = 4.651e+05 (2.32e+05 2.33e+05)
              Est.  stn bbox = 7.092e+05 (3.51e+05 3.58e+05)
              cpu = 0:00:07.1 real = 0:00:07.0 mem = 1886.1M
Iteration  7: Total net bbox = 7.284e+05 (3.94e+05 3.34e+05)
              Est.  stn bbox = 9.929e+05 (5.27e+05 4.65e+05)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 1886.2M
Iteration  8: Total net bbox = 7.284e+05 (3.94e+05 3.34e+05)
              Est.  stn bbox = 9.929e+05 (5.27e+05 4.65e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1886.2M
Iteration  9: Total net bbox = 7.626e+05 (4.13e+05 3.50e+05)
              Est.  stn bbox = 1.026e+06 (5.47e+05 4.80e+05)
              cpu = 0:00:08.2 real = 0:00:08.0 mem = 1871.6M
Iteration 10: Total net bbox = 7.626e+05 (4.13e+05 3.50e+05)
              Est.  stn bbox = 1.026e+06 (5.47e+05 4.80e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1871.6M
Iteration 11: Total net bbox = 7.647e+05 (4.14e+05 3.51e+05)
              Est.  stn bbox = 1.030e+06 (5.49e+05 4.81e+05)
              cpu = 0:00:03.1 real = 0:00:03.0 mem = 1871.1M
Iteration 12: Total net bbox = 7.647e+05 (4.14e+05 3.51e+05)
              Est.  stn bbox = 1.030e+06 (5.49e+05 4.81e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1871.1M
Iteration 13: Total net bbox = 7.540e+05 (4.08e+05 3.46e+05)
              Est.  stn bbox = 1.009e+06 (5.38e+05 4.71e+05)
              cpu = 0:00:12.0 real = 0:00:12.0 mem = 1874.7M
Iteration 14: Total net bbox = 7.540e+05 (4.08e+05 3.46e+05)
              Est.  stn bbox = 1.009e+06 (5.38e+05 4.71e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1874.7M
Finished Global Placement (cpu=0:00:47.5, real=0:00:47.0, mem=1874.7M)
Keep Tdgp Graph and DB for later use
Info: 0 clock gating cells identified, 0 (on average) moved 0/7
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:24:44 mem=1890.7M) ***
Total net bbox length = 7.540e+05 (4.080e+05 3.460e+05) (ext = 2.509e+05)
Move report: Detail placement moves 34262 insts, mean move: 1.07 um, max move: 27.88 um
	Max move on inst (U35225): (178.15, 107.08) --> (150.67, 106.68)
	Runtime: CPU: 0:00:03.2 REAL: 0:00:03.0 MEM: 1907.5MB
Summary Report:
Instances move: 34262 (out of 34262 movable)
Instances flipped: 0
Mean displacement: 1.07 um
Max displacement: 27.88 um (Instance: U35225) (178.145, 107.085) -> (150.67, 106.68)
	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI22_X1
Total net bbox length = 7.362e+05 (3.883e+05 3.479e+05) (ext = 2.503e+05)
Runtime: CPU: 0:00:03.2 REAL: 0:00:03.0 MEM: 1907.5MB
*** Finished refinePlace (0:24:47 mem=1907.5M) ***
*** Finished Initial Placement (cpu=0:00:52.5, real=0:00:52.0, mem=1907.5M) ***
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
Init WL Bound for IncrIp in placeDesign ... 
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  worst
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1907.46 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1907.46 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=42391  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 42391 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 42391 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.09% H + 0.19% V. EstWL: 6.921922e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       276( 0.46%)        10( 0.02%)   ( 0.48%) 
[NR-eGR]  metal3  (3)       201( 0.34%)         9( 0.02%)   ( 0.35%) 
[NR-eGR]  metal4  (4)       444( 0.74%)         8( 0.01%)   ( 0.76%) 
[NR-eGR]  metal5  (5)       164( 0.27%)         0( 0.00%)   ( 0.27%) 
[NR-eGR]  metal6  (6)        97( 0.16%)         3( 0.01%)   ( 0.17%) 
[NR-eGR]  metal7  (7)        10( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total             1192( 0.24%)        30( 0.01%)   ( 0.24%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.02% H + 0.04% V
[NR-eGR] Overflow after Early Global Route 0.03% H + 0.05% V
Early Global Route congestion estimation runtime: 0.51 seconds, mem = 1916.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.44, normalized total congestion hotspot area = 0.44 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1916.84 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1916.84 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1916.84 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1916.84 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1916.84 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 1916.84 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 136291
[NR-eGR] metal2  (2V) length: 1.401456e+05um, number of vias: 163282
[NR-eGR] metal3  (3H) length: 2.520075e+05um, number of vias: 72460
[NR-eGR] metal4  (4V) length: 1.219617e+05um, number of vias: 22459
[NR-eGR] metal5  (5H) length: 8.557188e+04um, number of vias: 18648
[NR-eGR] metal6  (6V) length: 1.012774e+05um, number of vias: 3035
[NR-eGR] metal7  (7H) length: 1.394248e+04um, number of vias: 1465
[NR-eGR] metal8  (8V) length: 1.332295e+04um, number of vias: 8
[NR-eGR] metal9  (9H) length: 3.360000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.282329e+05um, number of vias: 417648
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.511370e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.66 seconds, mem = 1916.8M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:01.2, real=0:00:02.0)***
Tdgp not successfully inited but do clear! skip clearing
**placeDesign ... cpu = 0: 0:56, real = 0: 0:56, mem = 1699.8M **
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1259.7M, totSessionCpu=0:24:48 **
**WARN: (IMPOPT-576):	771 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-665):	A_in[127] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[126] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[125] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[124] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[123] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[122] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[121] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[120] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[119] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[118] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[117] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[116] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[115] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[114] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[113] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[112] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[111] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[110] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[109] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[108] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1263.8M, totSessionCpu=0:24:49 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1705.85 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1737.73 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1737.73 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=42391  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 42391 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 42391 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.11% H + 0.16% V. EstWL: 7.155106e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       314( 0.53%)        17( 0.03%)   ( 0.55%) 
[NR-eGR]  metal3  (3)       195( 0.33%)         9( 0.02%)   ( 0.34%) 
[NR-eGR]  metal4  (4)       456( 0.76%)         8( 0.01%)   ( 0.78%) 
[NR-eGR]  metal5  (5)       139( 0.23%)         1( 0.00%)   ( 0.23%) 
[NR-eGR]  metal6  (6)       101( 0.17%)         0( 0.00%)   ( 0.17%) 
[NR-eGR]  metal7  (7)        15( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total             1220( 0.24%)        35( 0.01%)   ( 0.25%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.03% H + 0.03% V
[NR-eGR] Overflow after Early Global Route 0.03% H + 0.04% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1747.11 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1747.11 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1747.11 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1747.11 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1747.11 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 1747.11 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 136291
[NR-eGR] metal2  (2V) length: 1.466840e+05um, number of vias: 164152
[NR-eGR] metal3  (3H) length: 2.594662e+05um, number of vias: 72044
[NR-eGR] metal4  (4V) length: 1.247793e+05um, number of vias: 22396
[NR-eGR] metal5  (5H) length: 8.760236e+04um, number of vias: 18599
[NR-eGR] metal6  (6V) length: 1.051669e+05um, number of vias: 3059
[NR-eGR] metal7  (7H) length: 1.400334e+04um, number of vias: 1453
[NR-eGR] metal8  (8V) length: 1.432665e+04um, number of vias: 10
[NR-eGR] metal9  (9H) length: 4.200000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.520329e+05um, number of vias: 418004
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.052180e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.26 sec, Real: 1.26 sec, Curr Mem: 1747.11 MB )
Extraction called for design 'MAC_512' of instances=34262 and nets=42649 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1747.109M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1747.11)
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via1_8' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via2_8' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via3_2' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via4_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via5_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via6_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via7_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via8_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
Total number of fetched objects 43415
End delay calculation. (MEM=1769.99 CPU=0:00:05.5 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1769.99 CPU=0:00:06.5 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:07.9 real=0:00:08.0 totSessionCpu=0:24:59 mem=1770.0M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -7.696  |
|           TNS (ns):| -2911.0 |
|    Violating Paths:|   509   |
|          All Paths:|  2048   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    353 (353)     |   -0.504   |    353 (353)     |
|   max_tran     |  14637 (65504)   |   -2.265   |  14637 (69875)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.682%
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1302.9M, totSessionCpu=0:24:59 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1715.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1715.3M) ***
The useful skew maximum allowed delay is: 0.3
Info: 1 clock net  excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:25:00.1/5:25:21.1 (0.1), mem = 1717.3M

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:02.0/0:00:01.9 (1.0), totSession cpu/real = 0:25:02.0/5:25:23.0 (0.1), mem = 1889.7M
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:25:02.4/5:25:23.4 (0.1), mem = 1808.7M
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    68.68%|        -|  -7.696|-2910.958|   0:00:00.0| 1827.8M|
|    68.68%|        -|  -7.696|-2910.958|   0:00:00.0| 1846.9M|
+----------+---------+--------+---------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1846.9M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) have violations which can't be fixed by DRV optimization.

HFNFixing failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

*** DrvOpt [finish] : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:25:04.5/5:25:25.5 (0.1), mem = 1827.8M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:25:04.6/5:25:25.6 (0.1), mem = 1827.8M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| 17340| 77522|    -2.30|   364|   364|    -0.52|     0|     0|     0|     0|    -7.70| -2910.96|       0|       0|       0|  68.68|          |         |
Dumping Information for Job 4 **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via9_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
 
|     2|    29|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.57|  -116.01|     921|      43|      28|  70.02| 0:00:21.0|  1883.5M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.61|  -120.01|       2|       0|       2|  70.02| 0:00:00.0|  1885.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |        137 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:21.5 real=0:00:21.0 mem=1885.0M) ***

*** DrvOpt [finish] : cpu/real = 0:00:23.2/0:00:23.2 (1.0), totSession cpu/real = 0:25:27.8/5:25:48.8 (0.1), mem = 1866.0M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:40, real = 0:00:39, mem = 1407.6M, totSessionCpu=0:25:28 **

Active setup views:
 worst
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:25:28.1/5:25:49.1 (0.1), mem = 1818.0M
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -0.614  TNS Slack -120.005 
+--------+--------+----------+------------+--------+----------+---------+---------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+--------+----------+------------+--------+----------+---------+---------------------+
|  -0.614|-120.005|    70.02%|   0:00:00.0| 1837.0M|     worst|  default| acc_reg_reg[511]/D  |
|   0.000|   0.000|    70.03%|   0:00:03.0| 1886.0M|        NA|       NA| NA                  |
+--------+--------+----------+------------+--------+----------+---------+---------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:03.4 real=0:00:03.0 mem=1886.0M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:03.4 real=0:00:03.0 mem=1886.0M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |        138 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:06.7/0:00:06.7 (1.0), totSession cpu/real = 0:25:34.8/5:25:55.8 (0.1), mem = 1866.9M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:25:35.3/5:25:56.3 (0.1), mem = 1840.0M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.03
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    70.03%|        -|   0.000|   0.000|   0:00:00.0| 1840.0M|
|    70.03%|      125|   0.000|   0.000|   0:00:02.0| 1882.7M|
|    70.03%|        0|   0.000|   0.000|   0:00:01.0| 1882.7M|
|    70.03%|        6|   0.000|   0.000|   0:00:01.0| 1882.7M|
|    70.03%|        0|   0.000|   0.000|   0:00:00.0| 1882.7M|
|    70.03%|        0|   0.000|   0.000|   0:00:00.0| 1882.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.03
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |         13 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:05.0) (real = 0:00:05.0) **
*** AreaOpt [finish] : cpu/real = 0:00:04.7/0:00:04.7 (1.0), totSession cpu/real = 0:25:40.0/5:26:01.0 (0.1), mem = 1882.7M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=1820.61M, totSessionCpu=0:25:40).

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  worst
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1854.48 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1854.48 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=43362  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43362 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43362 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.10% V. EstWL: 7.039662e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       324( 0.54%)        12( 0.02%)         1( 0.00%)   ( 0.56%) 
[NR-eGR]  metal3  (3)       219( 0.37%)         3( 0.01%)         0( 0.00%)   ( 0.37%) 
[NR-eGR]  metal4  (4)       467( 0.78%)        10( 0.02%)         0( 0.00%)   ( 0.80%) 
[NR-eGR]  metal5  (5)       154( 0.26%)         1( 0.00%)         0( 0.00%)   ( 0.26%) 
[NR-eGR]  metal6  (6)       119( 0.20%)         0( 0.00%)         0( 0.00%)   ( 0.20%) 
[NR-eGR]  metal7  (7)         7( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8  (8)         3( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             1293( 0.26%)        26( 0.01%)         1( 0.00%)   ( 0.26%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.03% H + 0.05% V
[NR-eGR] Overflow after Early Global Route 0.03% H + 0.06% V
Early Global Route congestion estimation runtime: 0.51 seconds, mem = 1864.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:03.1, real=0:00:03.0)***
Iteration  7: Total net bbox = 6.076e+05 (3.02e+05 3.06e+05)
              Est.  stn bbox = 8.805e+05 (4.37e+05 4.43e+05)
              cpu = 0:00:05.7 real = 0:00:06.0 mem = 2033.8M
Iteration  8: Total net bbox = 6.052e+05 (3.00e+05 3.05e+05)
              Est.  stn bbox = 8.741e+05 (4.34e+05 4.40e+05)
              cpu = 0:00:03.7 real = 0:00:04.0 mem = 2020.8M
Iteration  9: Total net bbox = 5.974e+05 (2.96e+05 3.01e+05)
              Est.  stn bbox = 8.627e+05 (4.28e+05 4.34e+05)
              cpu = 0:00:06.7 real = 0:00:07.0 mem = 2024.7M
Iteration 10: Total net bbox = 6.154e+05 (3.05e+05 3.11e+05)
              Est.  stn bbox = 8.812e+05 (4.37e+05 4.44e+05)
              cpu = 0:00:14.3 real = 0:00:14.0 mem = 2030.1M
Iteration 11: Total net bbox = 6.066e+05 (2.99e+05 3.08e+05)
              Est.  stn bbox = 8.697e+05 (4.29e+05 4.40e+05)
              cpu = 0:00:06.0 real = 0:00:06.0 mem = 2033.0M
Move report: Timing Driven Placement moves 35233 insts, mean move: 11.51 um, max move: 118.53 um
	Max move on inst (U35225): (150.67, 106.68) --> (239.97, 135.91)

Finished Incremental Placement (cpu=0:00:41.8, real=0:00:42.0, mem=2033.0M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:26:23 mem=2033.8M) ***
Total net bbox length = 8.707e+05 (4.656e+05 4.051e+05) (ext = 2.525e+05)
Move report: Detail placement moves 35232 insts, mean move: 0.76 um, max move: 21.35 um
	Max move on inst (FE_OFC2485_n3615): (62.27, 119.78) --> (41.42, 119.28)
	Runtime: CPU: 0:00:02.7 REAL: 0:00:02.0 MEM: 2050.8MB
Summary Report:
Instances move: 35232 (out of 35233 movable)
Instances flipped: 1
Mean displacement: 0.76 um
Max displacement: 21.35 um (Instance: FE_OFC2485_n3615) (62.269, 119.78) -> (41.42, 119.28)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X1
Total net bbox length = 8.529e+05 (4.455e+05 4.074e+05) (ext = 2.521e+05)
Runtime: CPU: 0:00:02.8 REAL: 0:00:02.0 MEM: 2050.8MB
*** Finished refinePlace (0:26:26 mem=2050.8M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2050.75 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2050.75 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=43362  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43362 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43362 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.03% V. EstWL: 7.219730e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       116( 0.19%)         2( 0.00%)   ( 0.20%) 
[NR-eGR]  metal3  (3)        46( 0.08%)         0( 0.00%)   ( 0.08%) 
[NR-eGR]  metal4  (4)       223( 0.37%)         4( 0.01%)   ( 0.38%) 
[NR-eGR]  metal5  (5)        61( 0.10%)         0( 0.00%)   ( 0.10%) 
[NR-eGR]  metal6  (6)        26( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  metal7  (7)         5( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              477( 0.10%)         6( 0.00%)   ( 0.10%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.49 seconds, mem = 2050.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 2050.75 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2050.75 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2050.75 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2050.75 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2050.75 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.19 sec, Real: 0.18 sec, Curr Mem: 2050.75 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 138233
[NR-eGR] metal2  (2V) length: 1.453205e+05um, number of vias: 165669
[NR-eGR] metal3  (3H) length: 2.615046e+05um, number of vias: 73569
[NR-eGR] metal4  (4V) length: 1.255023e+05um, number of vias: 22987
[NR-eGR] metal5  (5H) length: 8.730045e+04um, number of vias: 18689
[NR-eGR] metal6  (6V) length: 1.092631e+05um, number of vias: 2942
[NR-eGR] metal7  (7H) length: 1.423781e+04um, number of vias: 1415
[NR-eGR] metal8  (8V) length: 1.455902e+04um, number of vias: 12
[NR-eGR] metal9  (9H) length: 5.040000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.576929e+05um, number of vias: 423516
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.401915e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.70 seconds, mem = 2050.8M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:46.9, real=0:00:47.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2050.8M)
Extraction called for design 'MAC_512' of instances=35233 and nets=43620 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2050.750M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:01:40, real = 0:01:40, mem = 1388.7M, totSessionCpu=0:26:29 **
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1839.18)
Total number of fetched objects 44386
End delay calculation. (MEM=1871.6 CPU=0:00:05.3 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=1871.6 CPU=0:00:06.2 REAL=0:00:06.0)
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:26:37.3/5:26:58.2 (0.1), mem = 1887.6M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    93|  2834|    -0.24|    37|    37|    -0.02|     0|     0|     0|     0|    -0.12|   -16.28|       0|       0|       0|  70.03|          |         |
|     1|    11|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.04|    -1.57|     200|      14|      99|  70.18| 0:00:06.0|  1968.8M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.04|    -1.57|       0|       0|       0|  70.18| 0:00:00.0|  1968.8M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.04|    -1.57|       0|       0|       0|  70.18| 0:00:00.0|  1968.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |         72 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:06.9 real=0:00:06.0 mem=1968.8M) ***

*** Starting refinePlace (0:26:47 mem=1968.8M) ***
Total net bbox length = 8.630e+05 (4.507e+05 4.123e+05) (ext = 2.521e+05)
Move report: Detail placement moves 645 insts, mean move: 0.33 um, max move: 2.35 um
	Max move on inst (U44478): (240.35, 84.28) --> (241.30, 82.88)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1968.8MB
Summary Report:
Instances move: 645 (out of 35447 movable)
Instances flipped: 0
Mean displacement: 0.33 um
Max displacement: 2.35 um (Instance: U44478) (240.35, 84.28) -> (241.3, 82.88)
	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI22_X1
Total net bbox length = 8.631e+05 (4.508e+05 4.123e+05) (ext = 2.521e+05)
Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1968.8MB
*** Finished refinePlace (0:26:48 mem=1968.8M) ***
*** maximum move = 2.35 um ***
*** Finished re-routing un-routed nets (1968.8M) ***

*** Finish Physical Update (cpu=0:00:01.2 real=0:00:02.0 mem=1968.8M) ***
*** DrvOpt [finish] : cpu/real = 0:00:11.0/0:00:11.0 (1.0), totSession cpu/real = 0:26:48.3/5:27:09.2 (0.1), mem = 1949.8M
End: GigaOpt DRV Optimization

------------------------------------------------------------
     Summary (cpu=0.19min real=0.18min mem=1858.8M)                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.042  | -0.042  |  3.537  |
|           TNS (ns):| -1.568  | -1.568  |  0.000  |
|    Violating Paths:|   108   |   108   |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.180%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:01, real = 0:02:00, mem = 1426.4M, totSessionCpu=0:26:49 **
*** Timing NOT met, worst failing slack is -0.042
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:26:48.8/5:27:09.7 (0.1), mem = 1858.8M
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.042 TNS Slack -1.569 Density 70.18
OptDebug: Start of Optimizer WNS Pass 0: default* WNS 3.537 TNS 0.000; reg2reg* WNS -0.042 TNS -1.569; HEPG WNS -0.042 TNS -1.569; all paths WNS -0.042 TNS -1.569
CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.042ns TNS -1.568ns; HEPG WNS -0.042ns TNS -1.568ns; all paths WNS -0.042ns TNS -1.568ns; Real time 0:27:54
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  -0.042|   -0.042|  -1.569|   -1.569|    70.18%|   0:00:00.0| 1877.9M|     worst|  reg2reg| acc_reg_reg[442]/D  |
|   0.012|    0.012|   0.000|    0.000|    70.18%|   0:00:00.0| 1939.6M|     worst|  reg2reg| acc_reg_reg[442]/D  |
|   0.012|    0.012|   0.000|    0.000|    70.18%|   0:00:00.0| 1939.6M|     worst|  reg2reg| acc_reg_reg[442]/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+

*** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=1939.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.5 real=0:00:00.0 mem=1939.6M) ***
OptDebug: End of Optimizer WNS Pass 0: default* WNS 3.537 TNS 0.000; reg2reg* WNS 0.012 TNS 0.000; HEPG WNS 0.012 TNS 0.000; all paths WNS 0.012 TNS 0.000
CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS 0.012ns TNS 0.000ns; HEPG WNS 0.012ns TNS 0.000ns; all paths WNS 0.012ns TNS 0.000ns; Real time 0:27:54
** GigaOpt Optimizer WNS Slack 0.012 TNS Slack 0.000 Density 70.18
*** Starting refinePlace (0:26:54 mem=1939.6M) ***
Total net bbox length = 8.631e+05 (4.508e+05 4.123e+05) (ext = 2.521e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1939.6MB
Summary Report:
Instances move: 0 (out of 35447 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.631e+05 (4.508e+05 4.123e+05) (ext = 2.521e+05)
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1939.6MB
*** Finished refinePlace (0:26:55 mem=1939.6M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1939.6M) ***

*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1939.6M) ***
** GigaOpt Optimizer WNS Slack 0.012 TNS Slack 0.000 Density 70.18
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |         72 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:03.3 real=0:00:03.0 mem=1939.6M) ***

*** SetupOpt [finish] : cpu/real = 0:00:06.3/0:00:06.3 (1.0), totSession cpu/real = 0:26:55.1/5:27:15.9 (0.1), mem = 1920.5M
End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:26:55.4/5:27:16.3 (0.1), mem = 1876.6M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.18
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    70.18%|        -|   0.000|   0.000|   0:00:00.0| 1876.6M|
|    70.18%|       46|   0.000|   0.000|   0:00:01.0| 1919.3M|
|    70.16%|       14|   0.000|   0.000|   0:00:01.0| 1919.3M|
|    70.15%|       29|   0.000|   0.000|   0:00:02.0| 1919.3M|
|    70.15%|        0|   0.000|   0.000|   0:00:00.0| 1919.3M|
|    70.15%|        0|   0.000|   0.000|   0:00:00.0| 1919.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.15
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |         26 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:03.9) (real = 0:00:04.0) **
*** Starting refinePlace (0:26:59 mem=1919.3M) ***
Total net bbox length = 8.631e+05 (4.508e+05 4.123e+05) (ext = 2.521e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1919.3MB
Summary Report:
Instances move: 0 (out of 35423 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.631e+05 (4.508e+05 4.123e+05) (ext = 2.521e+05)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1919.3MB
*** Finished refinePlace (0:27:00 mem=1919.3M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1919.3M) ***

*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1919.3M) ***
*** AreaOpt [finish] : cpu/real = 0:00:04.8/0:00:04.8 (1.0), totSession cpu/real = 0:27:00.2/5:27:21.0 (0.1), mem = 1919.3M
End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=1857.21M, totSessionCpu=0:27:00).
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:27:00.5/5:27:21.3 (0.1), mem = 1857.2M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     6|   131|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|  70.15|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       5|       0|       5|  70.15| 0:00:00.0|  1938.0M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|  70.15| 0:00:00.0|  1938.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |         27 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:00.0 mem=1938.0M) ***

*** Starting refinePlace (0:27:03 mem=1938.0M) ***
Total net bbox length = 8.636e+05 (4.509e+05 4.127e+05) (ext = 2.521e+05)
Move report: Detail placement moves 5 insts, mean move: 1.65 um, max move: 2.80 um
	Max move on inst (FE_OFC3690_FE_OFN393753_A_reg_57): (63.08, 253.68) --> (63.08, 256.48)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1938.0MB
Summary Report:
Instances move: 5 (out of 35428 movable)
Instances flipped: 0
Mean displacement: 1.65 um
Max displacement: 2.80 um (Instance: FE_OFC3690_FE_OFN393753_A_reg_57) (63.08, 253.68) -> (63.08, 256.48)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X1
Total net bbox length = 8.636e+05 (4.509e+05 4.127e+05) (ext = 2.521e+05)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1938.0MB
*** Finished refinePlace (0:27:03 mem=1938.0M) ***
*** maximum move = 2.80 um ***
*** Finished re-routing un-routed nets (1938.0M) ***

*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1938.0M) ***
*** DrvOpt [finish] : cpu/real = 0:00:03.3/0:00:03.3 (1.0), totSession cpu/real = 0:27:03.8/5:27:24.6 (0.1), mem = 1919.0M
End: GigaOpt postEco DRV Optimization

Active setup views:
 worst
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'MAC_512' of instances=35428 and nets=43815 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1904.234M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1904.23 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1904.23 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=43557  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43557 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43557 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.07% V. EstWL: 7.224938e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       121( 0.20%)         2( 0.00%)   ( 0.21%) 
[NR-eGR]  metal3  (3)        58( 0.10%)         0( 0.00%)   ( 0.10%) 
[NR-eGR]  metal4  (4)       228( 0.38%)         1( 0.00%)   ( 0.38%) 
[NR-eGR]  metal5  (5)        56( 0.09%)         0( 0.00%)   ( 0.09%) 
[NR-eGR]  metal6  (6)        40( 0.07%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]  metal7  (7)        10( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              513( 0.10%)         3( 0.00%)   ( 0.10%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.54 sec, Real: 0.54 sec, Curr Mem: 1904.23 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1894.23)
Total number of fetched objects 44581
End delay calculation. (MEM=1878.96 CPU=0:00:05.3 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1878.96 CPU=0:00:06.2 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:07.5 real=0:00:07.0 totSessionCpu=0:27:13 mem=1879.0M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:25, real = 0:02:24, mem = 1418.2M, totSessionCpu=0:27:13 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.001  | -0.001  |  3.537  |
|           TNS (ns):| -0.001  | -0.001  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.153%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:26, real = 0:02:26, mem = 1419.2M, totSessionCpu=0:27:14 **
*** Finished optDesign ***
**place_opt_design ... cpu = 0:03:22, real = 0:03:22, mem = 1760.2M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2882          9  Unable to find the resistance for via '%...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-665         771  %s : Net has unplaced terms or is connec...
*** Message Summary: 786 warning(s), 0 error(s)

<CMD> checkDesign -io -netlist -physicalLibrary -powerGround -tieHilo -timingLibrary -spef -floorplan -place -outdir checkDesign
Begin checking placement ... (start mem=1760.2M, init mem=1777.0M)
*info: Recommended don't use cell = 0           
*info: Placed = 35428         
*info: Unplaced = 0           
Placement Density:70.15%(72732/103676)
Placement Density (including fixed std cells):70.15%(72732/103676)
Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=1777.0M)
############################################################################
# Innovus Netlist Design Rule Check
# Mon Apr  7 03:19:03 2025

############################################################################
Design: MAC_512

------ Design Summary:
Total Standard Cell Number   (cells) : 35428
Total Block Cell Number      (cells) : 0
Total I/O Pad Cell Number    (cells) : 0
Total Standard Cell Area     ( um^2) : 72731.85
Total Block Cell Area        ( um^2) : 0.00
Total I/O Pad Cell Area      ( um^2) : 0.00

------ Design Statistics:

Number of Instances            : 35428
Number of Non-uniquified Insts : 35426
Number of Nets                 : 43815
Average number of Pins per Net : 3.19
Maximum number of Pins in Net  : 769

------ I/O Port summary

Number of Primary I/O Ports    : 771
Number of Input Ports          : 259
Number of Output Ports         : 512
Number of Bidirectional Ports  : 0
Number of Power/Ground Ports   : 0
Number of Floating Ports                     *: 0
Number of Ports Connected to Multiple Pads   *: 0
Number of Ports Connected to Core Instances   : 771
**WARN: (IMPREPO-202):	There are 771 Ports connected to core instances.

------ Design Rule Checking:

Number of Output Pins connect to Power/Ground *: 0
Number of Insts with Input Pins tied together ?: 0
Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
Number of Input/InOut Floating Pins            : 0
Number of Output Floating Pins                 : 0
Number of Output Term Marked TieHi/Lo         *: 0

Number of nets with tri-state drivers          : 0
Number of nets with parallel drivers           : 0
Number of nets with multiple drivers           : 0
Number of nets with no driver (No FanIn)       : 0
Number of Output Floating nets (No FanOut)     : 0
Number of High Fanout nets (>50)               : 100
**WARN: (IMPREPO-227):	There are 100 High Fanout nets (>50).
**WARN: (IMPREPO-213):	There are 771 I/O Pins connected to Non-IO Insts.
Checking routing tracks.....
Checking other grids.....
Checking routing blockage.....
Checking components.....
Checking constraints (guide/region/fence).....
Checking groups.....
Checking Ptn Core Box.....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 
 Design check done.
Report saved in file checkDesign/MAC_512.main.htm.ascii

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix MAC_512_preCTS -outDir timingReports
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1777.0M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.001  | -0.001  |  3.537  |
|           TNS (ns):| -0.001  | -0.001  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.153%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 2.11 sec
Total Real time: 3.0 sec
Total Memory Usage: 1776.984375 Mbytes
<CMD> place_opt_design
*** Starting GigaPlace ***
**INFO: User settings:
setDesignMode -process                    45
setExtractRCMode -coupling_c_th           0.1
setExtractRCMode -engine                  preRoute
setExtractRCMode -relative_c_th           1
setExtractRCMode -total_c_th              0
setDelayCalMode -enable_high_fanout       true
setDelayCalMode -eng_copyNetPropToNewNet  true
setDelayCalMode -ignoreNetLoad            false
setOptMode -activeHoldViews               { fast }
setOptMode -activeSetupViews              { worst }
setOptMode -autoSetupViews                { worst}
setOptMode -autoTDGRSetupViews            { worst}
setOptMode -drcMargin                     0
setOptMode -fixDrc                        true
setOptMode -optimizeFF                    true
setOptMode -preserveAllSequential         false
setOptMode -setupTargetSlack              0
setAnalysisMode -analysisType             bcwc
setAnalysisMode -checkType                setup
setAnalysisMode -clkSrcPath               false
setAnalysisMode -clockPropagation         forcedIdeal
setAnalysisMode -usefulSkew               true

**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 1166 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:01.5) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 29889 (70.1%) nets
3		: 10734 (25.2%) nets
4     -	14	: 1675 (3.9%) nets
15    -	39	: 19 (0.0%) nets
40    -	79	: 130 (0.3%) nets
80    -	159	: 195 (0.5%) nets
160   -	319	: 2 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 3 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=34262 (0 fixed + 34262 movable) #buf cell=0 #inv cell=2003 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=42647 #term=137318 #term/net=3.22, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=771
stdCell: 34262 single + 0 double + 0 multi
Total standard cell length = 50.8765 (mm), area = 0.0712 (mm^2)
Average module density = 0.687.
Density for the design = 0.687.
       = stdcell_area 267771 sites (71227 um^2) / alloc_area 389758 sites (103676 um^2).
Pin Density = 0.3523.
            = total # of pins 137318 / total area 389758.
=== lastAutoLevel = 9 
Clock gating cells determined by native netlist tracing.
Init WL Bound For Global Placement... 
Iteration  1: Total net bbox = 7.182e-09 (3.35e-09 3.83e-09)
              Est.  stn bbox = 7.730e-09 (3.44e-09 4.29e-09)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1777.2M
Iteration  2: Total net bbox = 7.182e-09 (3.35e-09 3.83e-09)
              Est.  stn bbox = 7.730e-09 (3.44e-09 4.29e-09)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1777.2M
*** Finished SKP initialization (cpu=0:00:04.4, real=0:00:05.0)***
Iteration  3: Total net bbox = 3.424e+04 (1.77e+04 1.66e+04)
              Est.  stn bbox = 4.140e+04 (2.14e+04 2.00e+04)
              cpu = 0:00:06.8 real = 0:00:07.0 mem = 1928.4M
Iteration  4: Total net bbox = 3.207e+05 (1.63e+05 1.58e+05)
              Est.  stn bbox = 5.373e+05 (2.69e+05 2.68e+05)
              cpu = 0:00:09.2 real = 0:00:09.0 mem = 2010.1M
Iteration  5: Total net bbox = 3.207e+05 (1.63e+05 1.58e+05)
              Est.  stn bbox = 5.373e+05 (2.69e+05 2.68e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2010.1M
Iteration  6: Total net bbox = 4.665e+05 (2.34e+05 2.32e+05)
              Est.  stn bbox = 7.115e+05 (3.54e+05 3.58e+05)
              cpu = 0:00:07.1 real = 0:00:07.0 mem = 1936.1M
Iteration  7: Total net bbox = 7.350e+05 (4.02e+05 3.33e+05)
              Est.  stn bbox = 1.000e+06 (5.35e+05 4.65e+05)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 1936.3M
Iteration  8: Total net bbox = 7.350e+05 (4.02e+05 3.33e+05)
              Est.  stn bbox = 1.000e+06 (5.35e+05 4.65e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1936.3M
Iteration  9: Total net bbox = 7.651e+05 (4.21e+05 3.44e+05)
              Est.  stn bbox = 1.029e+06 (5.53e+05 4.76e+05)
              cpu = 0:00:08.0 real = 0:00:08.0 mem = 1920.6M
Iteration 10: Total net bbox = 7.651e+05 (4.21e+05 3.44e+05)
              Est.  stn bbox = 1.029e+06 (5.53e+05 4.76e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1920.6M
Iteration 11: Total net bbox = 7.666e+05 (4.22e+05 3.44e+05)
              Est.  stn bbox = 1.031e+06 (5.55e+05 4.77e+05)
              cpu = 0:00:02.9 real = 0:00:03.0 mem = 1921.2M
Iteration 12: Total net bbox = 7.666e+05 (4.22e+05 3.44e+05)
              Est.  stn bbox = 1.031e+06 (5.55e+05 4.77e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1921.2M
Iteration 13: Total net bbox = 7.553e+05 (4.14e+05 3.41e+05)
              Est.  stn bbox = 1.009e+06 (5.40e+05 4.68e+05)
              cpu = 0:00:12.8 real = 0:00:13.0 mem = 1925.3M
Iteration 14: Total net bbox = 7.553e+05 (4.14e+05 3.41e+05)
              Est.  stn bbox = 1.009e+06 (5.40e+05 4.68e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1925.3M
Finished Global Placement (cpu=0:00:47.8, real=0:00:48.0, mem=1925.3M)
Keep Tdgp Graph and DB for later use
Info: 0 clock gating cells identified, 0 (on average) moved 0/7
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:28:17 mem=1941.3M) ***
Total net bbox length = 7.553e+05 (4.142e+05 3.410e+05) (ext = 2.556e+05)
Move report: Detail placement moves 34261 insts, mean move: 1.06 um, max move: 28.41 um
	Max move on inst (U2254): (54.49, 24.84) --> (28.12, 26.88)
	Runtime: CPU: 0:00:03.2 REAL: 0:00:03.0 MEM: 1958.1MB
Summary Report:
Instances move: 34261 (out of 34262 movable)
Instances flipped: 1
Mean displacement: 1.06 um
Max displacement: 28.41 um (Instance: U2254) (54.4945, 24.8415) -> (28.12, 26.88)
	Length: 7 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: MUX2_X1
Total net bbox length = 7.380e+05 (3.949e+05 3.431e+05) (ext = 2.550e+05)
Runtime: CPU: 0:00:03.2 REAL: 0:00:03.0 MEM: 1958.1MB
*** Finished refinePlace (0:28:20 mem=1958.1M) ***
*** Finished Initial Placement (cpu=0:00:53.0, real=0:00:53.0, mem=1958.1M) ***
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
Init WL Bound for IncrIp in placeDesign ... 
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  worst
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1958.11 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1958.11 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=42391  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 42391 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 42391 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.11% H + 0.14% V. EstWL: 6.807864e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       232( 0.39%)        13( 0.02%)   ( 0.41%) 
[NR-eGR]  metal3  (3)       145( 0.24%)        12( 0.02%)   ( 0.26%) 
[NR-eGR]  metal4  (4)       372( 0.62%)         8( 0.01%)   ( 0.64%) 
[NR-eGR]  metal5  (5)       120( 0.20%)         0( 0.00%)   ( 0.20%) 
[NR-eGR]  metal6  (6)        76( 0.13%)         1( 0.00%)   ( 0.13%) 
[NR-eGR]  metal7  (7)        14( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal8  (8)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              961( 0.19%)        34( 0.01%)   ( 0.20%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.02% H + 0.03% V
[NR-eGR] Overflow after Early Global Route 0.02% H + 0.04% V
Early Global Route congestion estimation runtime: 0.49 seconds, mem = 1967.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.44, normalized total congestion hotspot area = 0.44 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1967.49 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1967.49 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1967.49 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1967.49 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1967.49 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 1967.49 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 136291
[NR-eGR] metal2  (2V) length: 1.435698e+05um, number of vias: 164505
[NR-eGR] metal3  (3H) length: 2.424287e+05um, number of vias: 71803
[NR-eGR] metal4  (4V) length: 1.225439e+05um, number of vias: 22176
[NR-eGR] metal5  (5H) length: 7.816346e+04um, number of vias: 19636
[NR-eGR] metal6  (6V) length: 1.034170e+05um, number of vias: 2950
[NR-eGR] metal7  (7H) length: 1.282616e+04um, number of vias: 1572
[NR-eGR] metal8  (8V) length: 1.329555e+04um, number of vias: 4
[NR-eGR] metal9  (9H) length: 1.680000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.162462e+05um, number of vias: 418937
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.630730e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.66 seconds, mem = 1967.5M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:01.2, real=0:00:02.0)***
Tdgp not successfully inited but do clear! skip clearing
**placeDesign ... cpu = 0: 0:56, real = 0: 0:56, mem = 1750.5M **
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1301.8M, totSessionCpu=0:28:21 **
**WARN: (IMPOPT-576):	771 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-665):	A_in[127] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[126] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[125] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[124] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[123] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[122] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[121] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[120] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[119] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[118] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[117] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[116] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[115] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[114] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[113] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[112] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[111] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[110] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[109] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[108] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1305.9M, totSessionCpu=0:28:22 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1756.50 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1788.38 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1788.38 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=42391  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 42391 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 42391 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.06% H + 0.13% V. EstWL: 7.010878e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       245( 0.41%)         9( 0.02%)   ( 0.42%) 
[NR-eGR]  metal3  (3)       142( 0.24%)         6( 0.01%)   ( 0.25%) 
[NR-eGR]  metal4  (4)       408( 0.68%)         8( 0.01%)   ( 0.70%) 
[NR-eGR]  metal5  (5)        92( 0.15%)         1( 0.00%)   ( 0.16%) 
[NR-eGR]  metal6  (6)        81( 0.14%)         0( 0.00%)   ( 0.14%) 
[NR-eGR]  metal7  (7)        13( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal8  (8)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              982( 0.20%)        24( 0.00%)   ( 0.20%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.01% H + 0.04% V
[NR-eGR] Overflow after Early Global Route 0.01% H + 0.05% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1797.76 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1797.76 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1797.76 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1797.76 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1797.76 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 1797.76 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 136291
[NR-eGR] metal2  (2V) length: 1.477973e+05um, number of vias: 165251
[NR-eGR] metal3  (3H) length: 2.502595e+05um, number of vias: 71795
[NR-eGR] metal4  (4V) length: 1.248606e+05um, number of vias: 22487
[NR-eGR] metal5  (5H) length: 8.137591e+04um, number of vias: 19535
[NR-eGR] metal6  (6V) length: 1.054660e+05um, number of vias: 3127
[NR-eGR] metal7  (7H) length: 1.386232e+04um, number of vias: 1589
[NR-eGR] metal8  (8V) length: 1.372689e+04um, number of vias: 10
[NR-eGR] metal9  (9H) length: 4.200000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.373527e+05um, number of vias: 420085
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.091355e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.25 sec, Real: 1.26 sec, Curr Mem: 1797.76 MB )
Extraction called for design 'MAC_512' of instances=34262 and nets=42649 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1797.758M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1797.76)
Total number of fetched objects 43415
End delay calculation. (MEM=1830.18 CPU=0:00:05.6 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1830.18 CPU=0:00:06.6 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:08.1 real=0:00:08.0 totSessionCpu=0:28:32 mem=1830.2M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -6.851  |
|           TNS (ns):| -2559.0 |
|    Violating Paths:|   507   |
|          All Paths:|  2048   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    338 (338)     |   -0.486   |    338 (338)     |
|   max_tran     |  13589 (62559)   |   -2.288   |  13590 (66755)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.702%
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1345.8M, totSessionCpu=0:28:33 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1768.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1768.4M) ***
The useful skew maximum allowed delay is: 0.3
Info: 1 clock net  excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:28:33.6/5:31:39.2 (0.1), mem = 1768.4M

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:28:35.6/5:31:41.1 (0.1), mem = 1934.6M
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:28:35.9/5:31:41.5 (0.1), mem = 1853.6M
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    68.70%|        -|  -6.851|-2559.038|   0:00:00.0| 1872.7M|
|    68.70%|        -|  -6.851|-2559.038|   0:00:00.0| 1891.8M|
+----------+---------+--------+---------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1891.8M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) have violations which can't be fixed by DRV optimization.

HFNFixing failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

*** DrvOpt [finish] : cpu/real = 0:00:02.3/0:00:02.3 (1.0), totSession cpu/real = 0:28:38.3/5:31:43.8 (0.1), mem = 1872.7M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:28:38.3/5:31:43.9 (0.1), mem = 1872.7M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| 17224| 77010|    -2.32|   352|   352|    -0.49|     0|     0|     0|     0|    -6.85| -2559.04|       0|       0|       0|  68.70|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.62|  -123.54|     918|      49|      28|  70.00| 0:00:21.0|  1922.0M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.62|  -123.54|       0|       0|       0|  70.00| 0:00:00.0|  1922.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |        129 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:21.5 real=0:00:22.0 mem=1922.0M) ***

*** DrvOpt [finish] : cpu/real = 0:00:23.2/0:00:23.2 (1.0), totSession cpu/real = 0:29:01.5/5:32:07.1 (0.1), mem = 1902.9M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:40, real = 0:00:40, mem = 1445.5M, totSessionCpu=0:29:02 **

Active setup views:
 worst
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:29:01.8/5:32:07.3 (0.1), mem = 1860.9M
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -0.616  TNS Slack -123.540 
+--------+--------+----------+------------+--------+----------+---------+---------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+--------+----------+------------+--------+----------+---------+---------------------+
|  -0.616|-123.540|    70.00%|   0:00:00.0| 1880.0M|     worst|  default| acc_reg_reg[281]/D  |
|   0.000|   0.000|    70.01%|   0:00:03.0| 1930.7M|        NA|       NA| NA                  |
+--------+--------+----------+------------+--------+----------+---------+---------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:02.9 real=0:00:03.0 mem=1930.7M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:02.9 real=0:00:03.0 mem=1930.7M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |        131 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:06.2/0:00:06.2 (1.0), totSession cpu/real = 0:29:07.9/5:32:13.5 (0.1), mem = 1911.6M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:29:08.4/5:32:14.0 (0.1), mem = 1886.7M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.01
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    70.01%|        -|   0.000|   0.000|   0:00:00.0| 1886.7M|
|    70.01%|      123|   0.000|   0.000|   0:00:02.0| 1929.3M|
|    70.01%|        0|   0.000|   0.000|   0:00:00.0| 1929.3M|
|    70.01%|        9|   0.000|   0.000|   0:00:01.0| 1929.3M|
|    70.01%|        0|   0.000|   0.000|   0:00:01.0| 1929.3M|
|    70.01%|        0|   0.000|   0.000|   0:00:00.0| 1929.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.01
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          8 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:04.4) (real = 0:00:05.0) **
*** AreaOpt [finish] : cpu/real = 0:00:04.2/0:00:04.2 (1.0), totSession cpu/real = 0:29:12.6/5:32:18.1 (0.1), mem = 1929.3M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:05, mem=1868.27M, totSessionCpu=0:29:13).

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  worst
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1900.64 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1900.64 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=43360  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43360 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43360 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.06% H + 0.07% V. EstWL: 6.918800e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       263( 0.44%)         9( 0.02%)   ( 0.46%) 
[NR-eGR]  metal3  (3)       159( 0.27%)         9( 0.02%)   ( 0.28%) 
[NR-eGR]  metal4  (4)       378( 0.63%)         5( 0.01%)   ( 0.64%) 
[NR-eGR]  metal5  (5)       137( 0.23%)         1( 0.00%)   ( 0.23%) 
[NR-eGR]  metal6  (6)        83( 0.14%)         0( 0.00%)   ( 0.14%) 
[NR-eGR]  metal7  (7)        16( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total             1036( 0.21%)        24( 0.00%)   ( 0.21%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.02% H + 0.02% V
[NR-eGR] Overflow after Early Global Route 0.03% H + 0.02% V
Early Global Route congestion estimation runtime: 0.54 seconds, mem = 1910.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:03.3, real=0:00:04.0)***
Iteration  7: Total net bbox = 6.076e+05 (3.02e+05 3.05e+05)
              Est.  stn bbox = 8.834e+05 (4.30e+05 4.53e+05)
              cpu = 0:00:05.7 real = 0:00:06.0 mem = 2071.1M
Iteration  8: Total net bbox = 6.059e+05 (3.01e+05 3.05e+05)
              Est.  stn bbox = 8.784e+05 (4.27e+05 4.51e+05)
              cpu = 0:00:04.4 real = 0:00:05.0 mem = 2057.1M
Iteration  9: Total net bbox = 5.985e+05 (2.97e+05 3.02e+05)
              Est.  stn bbox = 8.674e+05 (4.21e+05 4.46e+05)
              cpu = 0:00:07.0 real = 0:00:07.0 mem = 2061.0M
Iteration 10: Total net bbox = 6.156e+05 (3.05e+05 3.11e+05)
              Est.  stn bbox = 8.847e+05 (4.29e+05 4.56e+05)
              cpu = 0:00:14.0 real = 0:00:14.0 mem = 2066.4M
Iteration 11: Total net bbox = 6.044e+05 (2.96e+05 3.08e+05)
              Est.  stn bbox = 8.703e+05 (4.19e+05 4.51e+05)
              cpu = 0:00:06.5 real = 0:00:06.0 mem = 2071.3M
Move report: Timing Driven Placement moves 35231 insts, mean move: 10.20 um, max move: 83.03 um
	Max move on inst (FE_OFC3836_A_reg_55): (131.29, 155.68) --> (202.30, 143.66)

Finished Incremental Placement (cpu=0:00:43.1, real=0:00:43.0, mem=2071.3M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:29:57 mem=2072.0M) ***
Total net bbox length = 8.730e+05 (4.675e+05 4.055e+05) (ext = 2.569e+05)
Move report: Detail placement moves 35231 insts, mean move: 0.74 um, max move: 17.37 um
	Max move on inst (FE_OFC4429_n39233): (297.39, 300.97) --> (314.45, 301.28)
	Runtime: CPU: 0:00:02.8 REAL: 0:00:03.0 MEM: 2089.0MB
Summary Report:
Instances move: 35231 (out of 35231 movable)
Instances flipped: 0
Mean displacement: 0.74 um
Max displacement: 17.37 um (Instance: FE_OFC4429_n39233) (297.394, 300.969) -> (314.45, 301.28)
	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X4
Total net bbox length = 8.554e+05 (4.481e+05 4.073e+05) (ext = 2.566e+05)
Runtime: CPU: 0:00:02.8 REAL: 0:00:03.0 MEM: 2089.0MB
*** Finished refinePlace (0:30:00 mem=2089.0M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2089.01 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2089.01 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=43360  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43360 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43360 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.02% H + 0.03% V. EstWL: 7.089684e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       113( 0.19%)         2( 0.00%)   ( 0.19%) 
[NR-eGR]  metal3  (3)        38( 0.06%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]  metal4  (4)       203( 0.34%)         1( 0.00%)   ( 0.34%) 
[NR-eGR]  metal5  (5)        47( 0.08%)         0( 0.00%)   ( 0.08%) 
[NR-eGR]  metal6  (6)        21( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  metal7  (7)         9( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              431( 0.09%)         3( 0.00%)   ( 0.09%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.50 seconds, mem = 2089.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 2089.01 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2089.01 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2089.01 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2089.01 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2089.01 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.18 sec, Real: 0.19 sec, Curr Mem: 2089.01 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 138229
[NR-eGR] metal2  (2V) length: 1.491509e+05um, number of vias: 167542
[NR-eGR] metal3  (3H) length: 2.499433e+05um, number of vias: 73512
[NR-eGR] metal4  (4V) length: 1.263629e+05um, number of vias: 22452
[NR-eGR] metal5  (5H) length: 8.214303e+04um, number of vias: 19701
[NR-eGR] metal6  (6V) length: 1.088311e+05um, number of vias: 2846
[NR-eGR] metal7  (7H) length: 1.322762e+04um, number of vias: 1529
[NR-eGR] metal8  (8V) length: 1.441817e+04um, number of vias: 16
[NR-eGR] metal9  (9H) length: 6.720000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.440838e+05um, number of vias: 425827
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.545975e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.70 seconds, mem = 2089.0M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:48.3, real=0:00:48.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2089.0M)
Extraction called for design 'MAC_512' of instances=35231 and nets=43618 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 2089.008M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:01:41, real = 0:01:41, mem = 1426.5M, totSessionCpu=0:30:03 **
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1879.44)
Total number of fetched objects 44384
End delay calculation. (MEM=1911.86 CPU=0:00:05.3 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=1911.86 CPU=0:00:06.2 REAL=0:00:06.0)
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:30:11.3/5:33:16.7 (0.1), mem = 1927.9M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    60|  1649|    -0.17|    44|    44|    -0.01|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0|  70.01|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.03|    -0.75|     116|      33|      77|  70.10| 0:00:04.0|  2009.1M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.03|    -0.75|       0|       0|       0|  70.10| 0:00:00.0|  2009.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |         43 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:04.9 real=0:00:05.0 mem=2009.1M) ***

*** Starting refinePlace (0:30:19 mem=2009.1M) ***
Total net bbox length = 8.615e+05 (4.503e+05 4.112e+05) (ext = 2.566e+05)
Move report: Detail placement moves 347 insts, mean move: 0.31 um, max move: 2.16 um
	Max move on inst (FE_OFC4720_FE_OFN394824_A_reg_117): (299.82, 172.48) --> (299.06, 171.08)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2009.1MB
Summary Report:
Instances move: 347 (out of 35380 movable)
Instances flipped: 0
Mean displacement: 0.31 um
Max displacement: 2.16 um (Instance: FE_OFC4720_FE_OFN394824_A_reg_117) (299.82, 172.48) -> (299.06, 171.08)
	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X4
Total net bbox length = 8.616e+05 (4.503e+05 4.112e+05) (ext = 2.566e+05)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2009.1MB
*** Finished refinePlace (0:30:20 mem=2009.1M) ***
*** maximum move = 2.16 um ***
*** Finished re-routing un-routed nets (2009.1M) ***

*** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=2009.1M) ***
*** DrvOpt [finish] : cpu/real = 0:00:09.0/0:00:09.0 (1.0), totSession cpu/real = 0:30:20.3/5:33:25.7 (0.1), mem = 1990.0M
End: GigaOpt DRV Optimization

------------------------------------------------------------
     Summary (cpu=0.15min real=0.15min mem=1895.0M)                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.033  | -0.033  |  3.537  |
|           TNS (ns):| -0.753  | -0.753  |  0.000  |
|    Violating Paths:|   55    |   55    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.101%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:59, real = 0:01:59, mem = 1464.5M, totSessionCpu=0:30:21 **
*** Timing NOT met, worst failing slack is -0.033
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:30:20.8/5:33:26.2 (0.1), mem = 1895.0M
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.033 TNS Slack -0.753 Density 70.10
OptDebug: Start of Optimizer WNS Pass 0: default* WNS 3.537 TNS 0.000; reg2reg* WNS -0.033 TNS -0.753; HEPG WNS -0.033 TNS -0.753; all paths WNS -0.033 TNS -0.753
CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.033ns TNS -0.753ns; HEPG WNS -0.033ns TNS -0.753ns; all paths WNS -0.033ns TNS -0.753ns; Real time 0:34:10
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  -0.033|   -0.033|  -0.753|   -0.753|    70.10%|   0:00:00.0| 1914.1M|     worst|  reg2reg| acc_reg_reg[142]/D  |
|   0.013|    0.046|   0.000|    0.000|    70.10%|   0:00:01.0| 1975.9M|        NA|       NA| NA                  |
|   0.013|    0.046|   0.000|    0.000|    70.10%|   0:00:00.0| 1975.9M|     worst|       NA| NA                  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=1975.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.4 real=0:00:01.0 mem=1975.9M) ***
OptDebug: End of Optimizer WNS Pass 0: default* WNS 3.537 TNS 0.000; reg2reg* WNS 0.046 TNS 0.000; HEPG WNS 0.046 TNS 0.000; all paths WNS 0.046 TNS 0.000
CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS 0.046ns TNS 0.000ns; HEPG WNS 0.046ns TNS 0.000ns; all paths WNS 0.046ns TNS 0.000ns; Real time 0:34:11
** GigaOpt Optimizer WNS Slack 0.013 TNS Slack 0.000 Density 70.10
*** Starting refinePlace (0:30:26 mem=1975.9M) ***
Total net bbox length = 8.616e+05 (4.503e+05 4.112e+05) (ext = 2.566e+05)
Move report: Detail placement moves 2 insts, mean move: 1.08 um, max move: 1.40 um
	Max move on inst (U9120): (143.83, 18.48) --> (143.83, 17.08)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1975.9MB
Summary Report:
Instances move: 2 (out of 35380 movable)
Instances flipped: 0
Mean displacement: 1.08 um
Max displacement: 1.40 um (Instance: U9120) (143.83, 18.48) -> (143.83, 17.08)
	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
Total net bbox length = 8.616e+05 (4.503e+05 4.112e+05) (ext = 2.566e+05)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1975.9MB
*** Finished refinePlace (0:30:26 mem=1975.9M) ***
*** maximum move = 1.40 um ***
*** Finished re-routing un-routed nets (1975.9M) ***

*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1975.9M) ***
** GigaOpt Optimizer WNS Slack 0.013 TNS Slack 0.000 Density 70.10
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |         44 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:03.1 real=0:00:03.0 mem=1975.9M) ***

*** SetupOpt [finish] : cpu/real = 0:00:06.1/0:00:06.1 (1.0), totSession cpu/real = 0:30:26.9/5:33:32.3 (0.1), mem = 1956.8M
End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:30:27.2/5:33:32.7 (0.1), mem = 1912.9M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.10
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    70.10%|        -|   0.000|   0.000|   0:00:00.0| 1912.9M|
|    70.10%|       29|   0.000|   0.000|   0:00:01.0| 1955.5M|
|    70.09%|        9|   0.000|   0.000|   0:00:00.0| 1955.5M|
|    70.09%|       14|   0.000|   0.000|   0:00:01.0| 1955.5M|
|    70.09%|        0|   0.000|   0.000|   0:00:00.0| 1955.5M|
|    70.09%|        0|   0.000|   0.000|   0:00:00.0| 1955.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.09
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |         15 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:02.9) (real = 0:00:03.0) **
*** Starting refinePlace (0:30:30 mem=1955.5M) ***
Total net bbox length = 8.616e+05 (4.503e+05 4.112e+05) (ext = 2.566e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1955.5MB
Summary Report:
Instances move: 0 (out of 35366 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.616e+05 (4.503e+05 4.112e+05) (ext = 2.566e+05)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1955.5MB
*** Finished refinePlace (0:30:31 mem=1955.5M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1955.5M) ***

*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1955.5M) ***
*** AreaOpt [finish] : cpu/real = 0:00:03.7/0:00:03.7 (1.0), totSession cpu/real = 0:30:30.9/5:33:36.4 (0.1), mem = 1955.5M
End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=1894.47M, totSessionCpu=0:30:31).
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:30:31.2/5:33:36.7 (0.1), mem = 1894.5M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     6|   130|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0|  70.09|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       3|       0|       4|  70.09| 0:00:00.0|  1975.3M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0|  70.09| 0:00:00.0|  1975.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |         19 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=1975.3M) ***

*** Starting refinePlace (0:30:34 mem=1975.3M) ***
Total net bbox length = 8.618e+05 (4.504e+05 4.114e+05) (ext = 2.566e+05)
Move report: Detail placement moves 3 insts, mean move: 1.04 um, max move: 2.35 um
	Max move on inst (FE_OFC4825_FE_OFN395088_B_reg_105): (47.69, 290.08) --> (48.64, 288.68)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1975.3MB
Summary Report:
Instances move: 3 (out of 35369 movable)
Instances flipped: 0
Mean displacement: 1.04 um
Max displacement: 2.35 um (Instance: FE_OFC4825_FE_OFN395088_B_reg_105) (47.69, 290.08) -> (48.64, 288.68)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X1
Total net bbox length = 8.618e+05 (4.504e+05 4.114e+05) (ext = 2.566e+05)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1975.3MB
*** Finished refinePlace (0:30:34 mem=1975.3M) ***
*** maximum move = 2.35 um ***
*** Finished re-routing un-routed nets (1975.3M) ***

*** Finish Physical Update (cpu=0:00:00.8 real=0:00:00.0 mem=1975.3M) ***
*** DrvOpt [finish] : cpu/real = 0:00:03.2/0:00:03.2 (1.0), totSession cpu/real = 0:30:34.5/5:33:39.9 (0.1), mem = 1956.2M
End: GigaOpt postEco DRV Optimization

Active setup views:
 worst
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'MAC_512' of instances=35369 and nets=43756 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1941.492M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1941.49 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1941.49 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=43498  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43498 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43498 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.02% H + 0.04% V. EstWL: 7.092806e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       114( 0.19%)         1( 0.00%)   ( 0.19%) 
[NR-eGR]  metal3  (3)        45( 0.08%)         1( 0.00%)   ( 0.08%) 
[NR-eGR]  metal4  (4)       214( 0.36%)         4( 0.01%)   ( 0.36%) 
[NR-eGR]  metal5  (5)        38( 0.06%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]  metal6  (6)        34( 0.06%)         1( 0.00%)   ( 0.06%) 
[NR-eGR]  metal7  (7)         3( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              448( 0.09%)         7( 0.00%)   ( 0.09%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.01% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.54 sec, Real: 0.55 sec, Curr Mem: 1941.49 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1939.49)
Total number of fetched objects 44522
End delay calculation. (MEM=1924.22 CPU=0:00:05.2 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=1924.22 CPU=0:00:06.2 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:07.3 real=0:00:07.0 totSessionCpu=0:30:43 mem=1924.2M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:22, real = 0:02:21, mem = 1460.5M, totSessionCpu=0:30:43 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.012  |  0.012  |  3.537  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.088%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:23, real = 0:02:23, mem = 1460.1M, totSessionCpu=0:30:44 **
*** Finished optDesign ***
**place_opt_design ... cpu = 0:03:19, real = 0:03:20, mem = 1809.5M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-665         771  %s : Net has unplaced terms or is connec...
*** Message Summary: 778 warning(s), 0 error(s)

<CMD> timeDesign -prePlace
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1814.95)
Total number of fetched objects 44522
End delay calculation. (MEM=1847.38 CPU=0:00:04.3 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=1847.38 CPU=0:00:05.4 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:06.0 real=0:00:06.0 totSessionCpu=0:30:56 mem=1847.4M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.107  |  1.107  |  3.541  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

Density: 70.088%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 7.61 sec
Total Real time: 7.0 sec
Total Memory Usage: 1766.632812 Mbytes
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1321.6M, totSessionCpu=0:31:25 **
Executing: place_opt_design -opt
*** Starting GigaPlace ***
**INFO: User settings:
setDesignMode -process                    45
setExtractRCMode -coupling_c_th           0.1
setExtractRCMode -engine                  preRoute
setExtractRCMode -relative_c_th           1
setExtractRCMode -total_c_th              0
setDelayCalMode -enable_high_fanout       true
setDelayCalMode -eng_copyNetPropToNewNet  true
setDelayCalMode -ignoreNetLoad            false
setOptMode -activeHoldViews               { fast }
setOptMode -activeSetupViews              { worst }
setOptMode -autoSetupViews                { worst}
setOptMode -autoTDGRSetupViews            { worst}
setOptMode -drcMargin                     0
setOptMode -fixCap                        true
setOptMode -fixDrc                        true
setOptMode -fixFanoutLoad                 false
setOptMode -fixTran                       true
setOptMode -optimizeFF                    true
setOptMode -preserveAllSequential         false
setOptMode -setupTargetSlack              0
setAnalysisMode -analysisType             bcwc
setAnalysisMode -checkType                setup
setAnalysisMode -clkSrcPath               false
setAnalysisMode -clockPropagation         forcedIdeal
setAnalysisMode -usefulSkew               true

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1322.8M, totSessionCpu=0:31:25 **
**WARN: (IMPOPT-576):	771 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	A_in[127] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[126] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[125] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[124] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[123] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[122] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[121] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[120] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[119] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[118] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[117] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[116] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[115] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[114] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[113] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[112] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[111] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[110] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[109] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[108] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1326.8M, totSessionCpu=0:31:25 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1804.66 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1835.03 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.03 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=43498  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43498 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43498 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.02% H + 0.04% V. EstWL: 7.179214e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       125( 0.21%)         1( 0.00%)   ( 0.21%) 
[NR-eGR]  metal3  (3)        38( 0.06%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]  metal4  (4)       218( 0.36%)         2( 0.00%)   ( 0.37%) 
[NR-eGR]  metal5  (5)        43( 0.07%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]  metal6  (6)        33( 0.06%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]  metal7  (7)         8( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              465( 0.09%)         3( 0.00%)   ( 0.09%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1844.66 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1844.66 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1844.66 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1844.66 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1844.66 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 1844.66 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 138505
[NR-eGR] metal2  (2V) length: 1.509602e+05um, number of vias: 168392
[NR-eGR] metal3  (3H) length: 2.535896e+05um, number of vias: 73267
[NR-eGR] metal4  (4V) length: 1.267141e+05um, number of vias: 22978
[NR-eGR] metal5  (5H) length: 8.367310e+04um, number of vias: 19906
[NR-eGR] metal6  (6V) length: 1.104252e+05um, number of vias: 3008
[NR-eGR] metal7  (7H) length: 1.342711e+04um, number of vias: 1588
[NR-eGR] metal8  (8V) length: 1.470294e+04um, number of vias: 10
[NR-eGR] metal9  (9H) length: 4.200000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.534965e+05um, number of vias: 427654
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.875050e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.16 sec, Real: 1.16 sec, Curr Mem: 1844.66 MB )
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Extraction called for design 'MAC_512' of instances=35369 and nets=43756 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1844.656M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1842.66)
Total number of fetched objects 44522
End delay calculation. (MEM=1865.54 CPU=0:00:05.4 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=1865.54 CPU=0:00:06.4 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:07.9 real=0:00:08.0 totSessionCpu=0:31:35 mem=1865.5M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.010  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  2048   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.088%
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1378.4M, totSessionCpu=0:31:36 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1816.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1816.8M) ***
The useful skew maximum allowed delay is: 0.3
Info: 1 clock net  excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:31:36.7/5:45:57.6 (0.1), mem = 1816.8M

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:31:38.7/5:45:59.6 (0.1), mem = 1983.0M

Active setup views:
 worst
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:31:39.3/5:46:00.2 (0.1), mem = 1897.0M
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+---------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+--------+----------+------------+--------+----------+---------+---------------------+
|   0.000|   0.000|    70.09%|   0:00:00.0| 1916.1M|     worst|       NA| NA                  |
+--------+--------+----------+------------+--------+----------+---------+---------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1916.1M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1916.1M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |         19 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:03.3/0:00:03.3 (1.0), totSession cpu/real = 0:31:42.6/5:46:03.5 (0.1), mem = 1897.0M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:31:43.0/5:46:04.0 (0.1), mem = 1916.1M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.09
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    70.09%|        -|   0.000|   0.000|   0:00:00.0| 1916.1M|
|    70.09%|       14|   0.000|   0.000|   0:00:01.0| 1958.8M|
|    70.09%|        1|   0.000|   0.000|   0:00:00.0| 1958.8M|
|    70.09%|        4|   0.000|   0.000|   0:00:01.0| 1958.8M|
|    70.09%|        0|   0.000|   0.000|   0:00:00.0| 1958.8M|
|    70.09%|        0|   0.000|   0.000|   0:00:00.0| 1958.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.09
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          5 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:03.3) (real = 0:00:04.0) **
*** AreaOpt [finish] : cpu/real = 0:00:03.0/0:00:03.0 (1.0), totSession cpu/real = 0:31:46.1/5:46:07.0 (0.1), mem = 1958.8M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:04, mem=1897.68M, totSessionCpu=0:31:46).

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  worst
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1931.56 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1931.56 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=43497  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43497 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43497 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.02% H + 0.04% V. EstWL: 7.092386e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       101( 0.17%)         0( 0.00%)   ( 0.17%) 
[NR-eGR]  metal3  (3)        46( 0.08%)         1( 0.00%)   ( 0.08%) 
[NR-eGR]  metal4  (4)       181( 0.30%)         5( 0.01%)   ( 0.31%) 
[NR-eGR]  metal5  (5)        39( 0.07%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]  metal6  (6)        37( 0.06%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]  metal7  (7)         7( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8  (8)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              412( 0.08%)         6( 0.00%)   ( 0.08%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.01% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
Early Global Route congestion estimation runtime: 0.48 seconds, mem = 1941.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:03.1, real=0:00:03.0)***
Iteration  7: Total net bbox = 6.126e+05 (3.03e+05 3.10e+05)
              Est.  stn bbox = 8.860e+05 (4.29e+05 4.57e+05)
              cpu = 0:00:04.0 real = 0:00:04.0 mem = 2090.0M
Iteration  8: Total net bbox = 6.105e+05 (3.02e+05 3.09e+05)
              Est.  stn bbox = 8.807e+05 (4.26e+05 4.55e+05)
              cpu = 0:00:03.8 real = 0:00:04.0 mem = 2076.0M
Iteration  9: Total net bbox = 6.040e+05 (2.98e+05 3.06e+05)
              Est.  stn bbox = 8.711e+05 (4.21e+05 4.50e+05)
              cpu = 0:00:07.0 real = 0:00:07.0 mem = 2080.0M
Iteration 10: Total net bbox = 6.220e+05 (3.07e+05 3.15e+05)
              Est.  stn bbox = 8.894e+05 (4.29e+05 4.60e+05)
              cpu = 0:00:14.7 real = 0:00:14.0 mem = 2084.4M
Iteration 11: Total net bbox = 6.113e+05 (2.99e+05 3.12e+05)
              Est.  stn bbox = 8.754e+05 (4.20e+05 4.56e+05)
              cpu = 0:00:06.7 real = 0:00:06.0 mem = 2089.4M
Move report: Timing Driven Placement moves 35368 insts, mean move: 3.85 um, max move: 122.19 um
	Max move on inst (FE_OFC4784_FE_OFN395695_n39177): (182.59, 278.88) --> (76.64, 295.12)

Finished Incremental Placement (cpu=0:00:41.6, real=0:00:41.0, mem=2089.4M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:32:29 mem=2090.1M) ***
Total net bbox length = 8.801e+05 (4.707e+05 4.094e+05) (ext = 2.570e+05)
Move report: Detail placement moves 35368 insts, mean move: 0.73 um, max move: 28.92 um
	Max move on inst (FE_OFC4790_n3615): (52.11, 120.85) --> (23.37, 120.68)
	Runtime: CPU: 0:00:02.8 REAL: 0:00:03.0 MEM: 2107.1MB
Summary Report:
Instances move: 35368 (out of 35368 movable)
Instances flipped: 0
Mean displacement: 0.73 um
Max displacement: 28.92 um (Instance: FE_OFC4790_n3615) (52.1145, 120.852) -> (23.37, 120.68)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X1
Total net bbox length = 8.626e+05 (4.512e+05 4.115e+05) (ext = 2.567e+05)
Runtime: CPU: 0:00:02.8 REAL: 0:00:03.0 MEM: 2107.1MB
*** Finished refinePlace (0:32:32 mem=2107.1M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2107.14 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2107.14 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=43497  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43497 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43497 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.03% H + 0.07% V. EstWL: 7.100226e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       117( 0.20%)         1( 0.00%)   ( 0.20%) 
[NR-eGR]  metal3  (3)        37( 0.06%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]  metal4  (4)       202( 0.34%)         1( 0.00%)   ( 0.34%) 
[NR-eGR]  metal5  (5)        36( 0.06%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]  metal6  (6)        23( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  metal7  (7)         7( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8  (8)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              423( 0.08%)         2( 0.00%)   ( 0.09%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.01% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
Early Global Route congestion estimation runtime: 0.49 seconds, mem = 2107.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 2107.14 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2107.14 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.14 sec, Real: 0.15 sec, Curr Mem: 2107.14 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2107.14 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2107.14 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 2107.14 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 138503
[NR-eGR] metal2  (2V) length: 1.484323e+05um, number of vias: 167420
[NR-eGR] metal3  (3H) length: 2.504604e+05um, number of vias: 73443
[NR-eGR] metal4  (4V) length: 1.266549e+05um, number of vias: 22092
[NR-eGR] metal5  (5H) length: 8.227438e+04um, number of vias: 19716
[NR-eGR] metal6  (6V) length: 1.104134e+05um, number of vias: 2871
[NR-eGR] metal7  (7H) length: 1.313308e+04um, number of vias: 1501
[NR-eGR] metal8  (8V) length: 1.376366e+04um, number of vias: 12
[NR-eGR] metal9  (9H) length: 5.040000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.451371e+05um, number of vias: 425558
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.437030e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.72 seconds, mem = 2107.1M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:46.8, real=0:00:47.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2107.1M)
Extraction called for design 'MAC_512' of instances=35368 and nets=43755 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2107.141M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:01:10, real = 0:01:10, mem = 1428.2M, totSessionCpu=0:32:35 **
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1904.59)
Total number of fetched objects 44521
End delay calculation. (MEM=1937.01 CPU=0:00:05.2 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=1937.01 CPU=0:00:06.2 REAL=0:00:06.0)
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:32:43.7/5:47:04.5 (0.1), mem = 2004.1M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.09
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    70.09%|        -|   0.000|   0.000|   0:00:00.0| 2004.1M|
|    70.09%|        0|   0.000|   0.000|   0:00:00.0| 2004.1M|
|    70.08%|        1|   0.000|   0.000|   0:00:00.0| 2004.1M|
|    70.08%|        7|   0.000|   0.000|   0:00:01.0| 2004.1M|
|    70.08%|        0|   0.000|   0.000|   0:00:00.0| 2004.1M|
|    70.08%|        0|   0.000|   0.000|   0:00:00.0| 2004.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.08
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          5 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:02.9) (real = 0:00:03.0) **
*** Starting refinePlace (0:32:47 mem=2004.1M) ***
Total net bbox length = 8.626e+05 (4.512e+05 4.115e+05) (ext = 2.567e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2004.1MB
Summary Report:
Instances move: 0 (out of 35367 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.626e+05 (4.512e+05 4.115e+05) (ext = 2.567e+05)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2004.1MB
*** Finished refinePlace (0:32:47 mem=2004.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2004.1M) ***

*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=2004.1M) ***
*** AreaOpt [finish] : cpu/real = 0:00:03.7/0:00:03.7 (1.0), totSession cpu/real = 0:32:47.4/5:47:08.2 (0.1), mem = 2004.1M
End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=1917.02M, totSessionCpu=0:32:47).
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:32:47.7/5:47:08.5 (0.1), mem = 1917.0M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    18|   335|    -0.02|    20|    20|    -0.01|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|  70.08|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.03|     0.00|      19|       0|      26|  70.10| 0:00:02.0|  2016.9M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.03|     0.00|       0|       0|       0|  70.10| 0:00:00.0|  2016.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |         12 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:02.0 real=0:00:02.0 mem=2016.9M) ***

*** Starting refinePlace (0:32:51 mem=2016.9M) ***
Total net bbox length = 8.635e+05 (4.514e+05 4.121e+05) (ext = 2.567e+05)
Move report: Detail placement moves 28 insts, mean move: 0.97 um, max move: 4.39 um
	Max move on inst (FE_OFC4838_FE_OFN395081_B_reg_107): (255.36, 155.68) --> (255.55, 159.88)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2016.9MB
Summary Report:
Instances move: 28 (out of 35386 movable)
Instances flipped: 0
Mean displacement: 0.97 um
Max displacement: 4.39 um (Instance: FE_OFC4838_FE_OFN395081_B_reg_107) (255.36, 155.68) -> (255.55, 159.88)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X1
Total net bbox length = 8.635e+05 (4.514e+05 4.121e+05) (ext = 2.567e+05)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2016.9MB
*** Finished refinePlace (0:32:52 mem=2016.9M) ***
*** maximum move = 4.39 um ***
*** Finished re-routing un-routed nets (2016.9M) ***

*** Finish Physical Update (cpu=0:00:00.8 real=0:00:00.0 mem=2016.9M) ***
*** DrvOpt [finish] : cpu/real = 0:00:04.6/0:00:04.6 (1.0), totSession cpu/real = 0:32:52.2/5:47:13.1 (0.1), mem = 1997.9M
End: GigaOpt postEco DRV Optimization

Active setup views:
 worst
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'MAC_512' of instances=35386 and nets=43773 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1983.117M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1983.12 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1983.12 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=43515  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43515 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43515 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.03% H + 0.07% V. EstWL: 7.100422e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       114( 0.19%)         1( 0.00%)   ( 0.19%) 
[NR-eGR]  metal3  (3)        33( 0.06%)         1( 0.00%)   ( 0.06%) 
[NR-eGR]  metal4  (4)       219( 0.37%)         1( 0.00%)   ( 0.37%) 
[NR-eGR]  metal5  (5)        40( 0.07%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]  metal6  (6)        21( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  metal7  (7)         5( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              432( 0.09%)         3( 0.00%)   ( 0.09%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.01% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.51 sec, Real: 0.51 sec, Curr Mem: 1983.12 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1981.12)
Total number of fetched objects 44539
End delay calculation. (MEM=1965.84 CPU=0:00:05.4 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=1965.84 CPU=0:00:06.3 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:07.4 real=0:00:08.0 totSessionCpu=0:33:01 mem=1965.8M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:36, real = 0:01:37, mem = 1473.4M, totSessionCpu=0:33:01 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.022  |  0.022  |  3.537  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.098%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:37, real = 0:01:38, mem = 1474.5M, totSessionCpu=0:33:02 **
*** Finished optDesign ***
**place_opt_design ... cpu = 0:01:38, real = 0:01:38, mem = 1832.1M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-665         771  %s : Net has unplaced terms or is connec...
*** Message Summary: 776 warning(s), 0 error(s)

<CMD> ccopt_design
#% Begin ccopt_design (date=04/07 03:39:59, mem=1392.0M)
Turning off fast DC mode./nRuntime...
**INFO: User's settings:
setNanoRouteMode -grouteExpTdStdDelay     8.4
setDesignMode -process                    45
setExtractRCMode -coupling_c_th           0.1
setExtractRCMode -engine                  preRoute
setExtractRCMode -relative_c_th           1
setExtractRCMode -total_c_th              0
setDelayCalMode -enable_high_fanout       true
setDelayCalMode -eng_copyNetPropToNewNet  true
setDelayCalMode -ignoreNetLoad            false
setOptMode -activeHoldViews               { fast }
setOptMode -activeSetupViews              { worst }
setOptMode -autoSetupViews                { worst}
setOptMode -autoTDGRSetupViews            { worst}
setOptMode -drcMargin                     0
setOptMode -fixCap                        true
setOptMode -fixDrc                        true
setOptMode -fixFanoutLoad                 false
setOptMode -fixTran                       true
setOptMode -optimizeFF                    true
setOptMode -preserveAllSequential         true
setOptMode -setupTargetSlack              0

(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): synth
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 768 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
The skew group clk/synth was created. It contains 768 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1819.4M, init mem=1836.1M)
*info: Placed = 35386         
*info: Unplaced = 0           
Placement Density:70.10%(72675/103676)
Placement Density (including fixed std cells):70.10%(72675/103676)
Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=1836.1M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.3 real=0:00:00.2)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.3 real=0:00:00.3)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.3 real=0:00:00.3)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 768 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 768 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1836.13 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1866.51 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1866.51 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=43515  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43515 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43515 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.03% H + 0.07% V. EstWL: 7.100422e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       114( 0.19%)         1( 0.00%)   ( 0.19%) 
[NR-eGR]  metal3  (3)        33( 0.06%)         1( 0.00%)   ( 0.06%) 
[NR-eGR]  metal4  (4)       219( 0.37%)         1( 0.00%)   ( 0.37%) 
[NR-eGR]  metal5  (5)        40( 0.07%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]  metal6  (6)        21( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  metal7  (7)         5( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              432( 0.09%)         3( 0.00%)   ( 0.09%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.01% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1876.14 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1876.14 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.13 sec, Real: 0.14 sec, Curr Mem: 1876.14 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1876.14 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1876.14 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 1876.14 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 138539
[NR-eGR] metal2  (2V) length: 1.486566e+05um, number of vias: 167478
[NR-eGR] metal3  (3H) length: 2.503923e+05um, number of vias: 73379
[NR-eGR] metal4  (4V) length: 1.265478e+05um, number of vias: 22302
[NR-eGR] metal5  (5H) length: 8.224695e+04um, number of vias: 19725
[NR-eGR] metal6  (6V) length: 1.103444e+05um, number of vias: 2856
[NR-eGR] metal7  (7H) length: 1.312939e+04um, number of vias: 1475
[NR-eGR] metal8  (8V) length: 1.363635e+04um, number of vias: 10
[NR-eGR] metal9  (9H) length: 4.200000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.449580e+05um, number of vias: 425764
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.438590e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.23 sec, Real: 1.22 sec, Curr Mem: 1876.14 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:01.3 real=0:00:01.3)
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
cts_merge_clock_gates is set for at least one object
cts_merge_clock_logic is set for at least one object
route_type is set for at least one object
Route type trimming info:
  No route type modifications were made.
**WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain auto-default, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
**WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
**ERROR: (IMPCCOPT-1135):	CTS found neither inverters nor buffers while balancing clock_tree clk. CTS cannot continue.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/synth:
  Sources:                     pin clk
  Total number of sinks:       768
  Delay constrained sinks:     768
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst:setup.late:
  Skew target:                 0.000ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk/synth with 768 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:00.2 real=0:00:00.2)

CCOpt configuration status: cannot run ccopt_design.
Check the log for details of problem(s) found:

---------------------------------------------------
Design configuration problems
---------------------------------------------------
One or more clock trees have configuration problems
---------------------------------------------------

Clock tree configuration problems:

------------------------------------------------
Clock tree    Problem
------------------------------------------------
clk           Could not determine drivers to use
------------------------------------------------


CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:02.4 real=0:00:02.4)
Runtime done. (took cpu=0:00:04.0 real=0:00:03.9)
Runtime Summary
===============
Clock Runtime:  (42%) Core CTS           1.14 (Init 1.14, Construction 0.00, Implementation 0.00, eGRPC 0.00, PostConditioning 0.00, Other 0.00)
Clock Runtime:   (0%) CTS services       0.00 (RefinePlace 0.00, EarlyGlobalClock 0.00, NanoRoute 0.00, ExtractRC 0.00, TimingAnalysis 0.00)
Clock Runtime:  (57%) Other CTS          1.51 (Init 1.51, CongRepair/EGR-DP 0.00, TimingUpdate 0.00, Other 0.00)
Clock Runtime: (100%) Total              2.66

**ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
Set place::cacheFPlanSiteMark to 0
3

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
ERROR     IMPCCOPT-1135        1  CTS found neither inverters nor buffers ...
ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
WARNING   IMPCCOPT-1183        1  The library has no usable balanced %ss f...
WARNING   IMPCCOPT-1184        1  The library has no usable balanced %ss f...
*** Message Summary: 5 warning(s), 2 error(s)

#% End ccopt_design (date=04/07 03:40:03, total cpu=0:00:04.2, real=0:00:04.0, peak res=1423.5M, current mem=1361.2M)

<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
<CMD> ctd_win -side none -id ctd_window
Clock tree timing engine global stage delay update for worst:setup.late...
Clock tree timing engine global stage delay update for worst:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
<CMD> set_ccopt_property library_cells {BUF_X1 INV_X1}
**ERROR: (IMPCCOPT-2036):	No property with name library_cells could be found.
Enter this command to list the recognized properties: 'set_ccopt_property -help *'

<CMD> set_ccopt_property -help

Usage: set_ccopt_property [-help] <name> <value> [-cell <name>] [-clock_spine <name>] [-clock_tree <name>]
                          [-clock_tree_source_group <name>] [-constraint_mode <name>] [-delay_corner <name>] [-flexible_htree <name>]
                          [-help <name>] [-inst <name>] [-lib_pin <name>] [-net <name>] [-net_type <name>] [-pin <name>]
                          [-power_domain <name>] [-preferred_cell_stripe <name>] [-skew_group <name>] [ -early  | -late  ] [ -rise  | -fall  ] [ -min  | -max  ]

-help                               # Prints out the command usage
<name>                              # name of the property to set (string, required)
<value>                             # a new value to which to set the property (string, required)
-cell <name>                        # the property applies to library cell (string, optional)
-clock_spine <name>                 # the property applies to clock spine (string, optional)
-clock_tree <name>                  # the property applies to clock tree (string, optional)
-clock_tree_source_group <name>     # the property applies to clock tree source group (string, optional)
-constraint_mode <name>             # the property applies to constraint mode (string, optional)
-delay_corner <name>                # the property applies to delay corner (string, optional)
-early                              # the property applies to early signal (bool, optional)
-fall                               # the property applies to fall signal (bool, optional)
-flexible_htree <name>              # the property applies to flexible H-tree (string, optional)
-help <name>                        # will display help for the named property, or a list of property names for wildcards
                                    # (string, optional)
-inst <name>                        # the property applies to instance (string, optional)
-late                               # the property applies to late signal (bool, optional)
-lib_pin <name>                     # the property applies to library pin (string, optional)
-max                                # the property applies to specify the maximum value (bool, optional)
-min                                # the property applies to specify the minimum value (bool, optional)
-net <name>                         # the property applies to net level (string, optional)
-net_type <name>                    # the property applies to net type (string, optional)
-pin <name>                         # the property applies to pin (string, optional)
-power_domain <name>                # the property applies to power domain (string, optional)
-preferred_cell_stripe <name>       # the property applies to preferred cell stripe (string, optional)
-rise                               # the property applies to rise signal (bool, optional)
-skew_group <name>                  # the property applies to skew group (string, optional)


<CMD> set_ccopt_property buffer_cells BUF_X1
<CMD> set_ccopt_property inverter_cells INV_X1
<CMD> ccopt_design
#% Begin ccopt_design (date=04/07 03:53:46, mem=1371.4M)
Runtime...
**INFO: User's settings:
setNanoRouteMode -grouteExpTdStdDelay     8.4
setDesignMode -process                    45
setExtractRCMode -coupling_c_th           0.1
setExtractRCMode -engine                  preRoute
setExtractRCMode -relative_c_th           1
setExtractRCMode -total_c_th              0
setDelayCalMode -enable_high_fanout       true
setDelayCalMode -eng_copyNetPropToNewNet  true
setDelayCalMode -ignoreNetLoad            false
setOptMode -activeHoldViews               { fast }
setOptMode -activeSetupViews              { worst }
setOptMode -autoSetupViews                { worst}
setOptMode -autoTDGRSetupViews            { worst}
setOptMode -drcMargin                     0
setOptMode -fixCap                        true
setOptMode -fixDrc                        true
setOptMode -fixFanoutLoad                 false
setOptMode -fixTran                       true
setOptMode -optimizeFF                    true
setOptMode -preserveAllSequential         true
setOptMode -setupTargetSlack              0

(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Not setting up route_type 'default_route_type_nonleaf' from CTS mode settings, as it has already been done
Not setting up route_type 'default_route_type_leaf' from CTS mode settings, as it has already been done
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1842.2M, init mem=1842.2M)
*info: Placed = 35386         
*info: Unplaced = 0           
Placement Density:70.10%(72675/103676)
Placement Density (including fixed std cells):70.10%(72675/103676)
Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=1842.2M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.3 real=0:00:00.3)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.3 real=0:00:00.3)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.3 real=0:00:00.3)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 768 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 768 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1872.55 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1872.55 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=43515  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43515 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43515 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.03% H + 0.07% V. EstWL: 7.100422e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       114( 0.19%)         1( 0.00%)   ( 0.19%) 
[NR-eGR]  metal3  (3)        33( 0.06%)         1( 0.00%)   ( 0.06%) 
[NR-eGR]  metal4  (4)       219( 0.37%)         1( 0.00%)   ( 0.37%) 
[NR-eGR]  metal5  (5)        40( 0.07%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]  metal6  (6)        21( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  metal7  (7)         5( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              432( 0.09%)         3( 0.00%)   ( 0.09%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.01% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1882.18 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1882.18 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1882.18 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1882.18 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1882.18 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 1882.18 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 138539
[NR-eGR] metal2  (2V) length: 1.486566e+05um, number of vias: 167478
[NR-eGR] metal3  (3H) length: 2.503923e+05um, number of vias: 73379
[NR-eGR] metal4  (4V) length: 1.265478e+05um, number of vias: 22302
[NR-eGR] metal5  (5H) length: 8.224695e+04um, number of vias: 19725
[NR-eGR] metal6  (6V) length: 1.103444e+05um, number of vias: 2856
[NR-eGR] metal7  (7H) length: 1.312939e+04um, number of vias: 1475
[NR-eGR] metal8  (8V) length: 1.363635e+04um, number of vias: 10
[NR-eGR] metal9  (9H) length: 4.200000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.449580e+05um, number of vias: 425764
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.438590e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.13 sec, Real: 1.13 sec, Curr Mem: 1882.18 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:01.2 real=0:00:01.2)
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
buffer_cells is set for at least one object
cts_merge_clock_gates is set for at least one object
cts_merge_clock_logic is set for at least one object
inverter_cells is set for at least one object
route_type is set for at least one object
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     BUF_X1 
  Inverters:   INV_X1 
  Clock gates (with test): CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
  Clock gates   (no test): CLKGATE_X8 CLKGATE_X4 CLKGATE_X2 CLKGATE_X1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 103675.628um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner worst:setup, late and power domain auto-default:
  Slew time target (leaf):    0.063ns
  Slew time target (trunk):   0.063ns
  Slew time target (top):     0.064ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.048ns
  Buffer max distance: 207.395um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:BUF_X1, fastest_considered_half_corner=worst:setup.late, optimalDrivingDistance=207.395um, saturatedSlew=0.053ns, speed=2122.774um per ns, cellArea=3.848um^2 per 1000um}
  Inverter  : {lib_cell:INV_X1, fastest_considered_half_corner=worst:setup.late, optimalDrivingDistance=200.000um, saturatedSlew=0.053ns, speed=2469.136um per ns, cellArea=2.660um^2 per 1000um}
  Clock gate (with test): {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=worst:setup.late, optimalDrivingDistance=593.798um, saturatedSlew=0.053ns, speed=4923.703um per ns, cellArea=12.991um^2 per 1000um}
  Clock gate   (no test): {lib_cell:CLKGATE_X8, fastest_considered_half_corner=worst:setup.late, optimalDrivingDistance=587.125um, saturatedSlew=0.053ns, speed=5048.367um per ns, cellArea=11.779um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/synth:
  Sources:                     pin clk
  Total number of sinks:       768
  Delay constrained sinks:     768
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst:setup.late:
  Skew target:                 0.048ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk/synth with 768 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:00.6 real=0:00:00.6)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:02.9 real=0:00:02.9)
Synthesizing clock trees...
  Preparing To Balance...
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk...
      Clock tree timing engine global stage delay update for worst:setup.late...
      Clock tree timing engine global stage delay update for worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
      cell areas       : b=42.294um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.294um^2
      hp wire lengths  : top=0.000um, trunk=1447.410um, leaf=2138.315um, total=3585.725um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: BUF_X1: 53 
    Bottom-up phase done. (took cpu=0:00:00.5 real=0:00:00.5)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:34:00 mem=1920.3M) ***
Total net bbox length = 8.667e+05 (4.532e+05 4.135e+05) (ext = 2.568e+05)
Move report: Detail placement moves 125 insts, mean move: 0.56 um, max move: 2.16 um
	Max move on inst (U7698): (278.92, 56.28) --> (278.16, 54.88)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1920.3MB
Summary Report:
Instances move: 125 (out of 35439 movable)
Instances flipped: 0
Mean displacement: 0.56 um
Max displacement: 2.16 um (Instance: U7698) (278.92, 56.28) -> (278.16, 54.88)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND2_X1
Total net bbox length = 8.668e+05 (4.532e+05 4.135e+05) (ext = 2.568e+05)
Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1920.3MB
*** Finished refinePlace (0:34:00 mem=1920.3M) ***
    ClockRefiner summary
    All clock instances: Moved 40, flipped 2 and cell swapped 0 (out of a total of 821).
    The largest move was 1.71 um for acc_reg_reg[339].
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.9 real=0:00:00.9)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Clock tree timing engine global stage delay update for worst:setup.late...
    Clock tree timing engine global stage delay update for worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [0.38,0.418)            1
    [0.418,0.456)           0
    [0.456,0.494)           0
    [0.494,0.532)           0
    [0.532,0.57)            0
    [0.57,0.608)            0
    [0.608,0.646)           0
    [0.646,0.684)           0
    [0.684,0.722)           0
    [0.722,0.76)            7
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    ---------------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    ---------------------------------------------------------------------------------------------------------------------------------------------------------------
        0.76         (281.200,56.280)     (281.960,56.280)     ccl_a clock buffer, uid:A4d81 (a lib_cell BUF_X1) at (281.960,56.280), in power domain auto-default
        0.76         (232.180,313.880)    (231.420,313.880)    ccl_a clock buffer, uid:A4dba (a lib_cell BUF_X1) at (231.420,313.880), in power domain auto-default
        0.76         (64.410,14.280)      (63.650,14.280)      ccl_a clock buffer, uid:A4dbc (a lib_cell BUF_X1) at (63.650,14.280), in power domain auto-default
        0.76         (19.000,45.080)      (18.240,45.080)      ccl_a clock buffer, uid:A4dbb (a lib_cell BUF_X1) at (18.240,45.080), in power domain auto-default
        0.76         (147.820,210.280)    (147.060,210.280)    ccl_a clock buffer, uid:A4dc8 (a lib_cell BUF_X1) at (147.060,210.280), in power domain auto-default
        0.76         (281.200,54.880)     (280.440,54.880)     ccl_a clock buffer, uid:A4dc7 (a lib_cell BUF_X1) at (280.440,54.880), in power domain auto-default
        0.76         (64.410,45.080)      (63.650,45.080)      ccl_a clock buffer, uid:A4dcc (a lib_cell BUF_X1) at (63.650,45.080), in power domain auto-default
        0.38         (64.790,14.280)      (65.170,14.280)      ccl_a clock buffer, uid:A4d7c (a lib_cell BUF_X1) at (65.170,14.280), in power domain auto-default
        0            (81.550,314.070)     (81.550,314.070)     ccl_a clock buffer, uid:A4dc5 (a lib_cell BUF_X1) at (81.130,313.880), in power domain auto-default
        0            (81.550,210.470)     (81.550,210.470)     ccl_a clock buffer, uid:A4dcd (a lib_cell BUF_X1) at (81.130,210.280), in power domain auto-default
    ---------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:01.1 real=0:00:01.1)
    Clock DAG stats after 'Clustering':
      cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
      cell areas       : b=42.294um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.294um^2
      cell capacitance : b=47.323fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=47.323fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=188.887fF, leaf=317.328fF, total=506.215fF
      wire lengths     : top=0.000um, trunk=1679.673um, leaf=3013.305um, total=4692.978um
      hp wire lengths  : top=0.000um, trunk=1450.450um, leaf=2143.985um, total=3594.435um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.063ns count=15 avg=0.027ns sd=0.013ns min=0.003ns max=0.051ns {12 <= 0.038ns, 2 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
      Leaf  : target=0.063ns count=39 avg=0.051ns sd=0.006ns min=0.037ns max=0.059ns {1 <= 0.038ns, 15 <= 0.051ns, 16 <= 0.057ns, 7 <= 0.060ns, 0 <= 0.063ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: BUF_X1: 53 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/synth: insertion delay [min=0.215, max=0.274, avg=0.257, sd=0.012], skew [0.059 vs 0.048*], 96.2% {0.230, 0.274} (wid=0.019 ws=0.017) (gid=0.264 gs=0.052)
    Skew group summary after 'Clustering':
      skew_group clk/synth: insertion delay [min=0.215, max=0.274, avg=0.257, sd=0.012], skew [0.059 vs 0.048*], 96.2% {0.230, 0.274} (wid=0.019 ws=0.017) (gid=0.264 gs=0.052)
    Legalizer API calls during this step: 854 succeeded with high effort: 854 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:01.6 real=0:00:01.6)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:        54 (unrouted=54, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 43772 (unrouted=258, trialRouted=43514, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 54 nets for routing of which 54 have one or more fixed wires.
(ccopt eGR): Start to route 54 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1920.34 MB )
[NR-eGR] Read 26788 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1920.34 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 26788
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=43568  numIgnoredNets=43514
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 54 clock nets ( 54 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 54 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 54 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.643800e+03um
[NR-eGR] Create a new net group with 14 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 14 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.643800e+03um
[NR-eGR] Create a new net group with 13 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 13 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.642400e+03um
[NR-eGR] Create a new net group with 13 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 13 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 4.642400e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 2 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 4.744600e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1920.34 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1920.34 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1920.34 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1920.34 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1920.34 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1920.34 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 138645
[NR-eGR] metal2  (2V) length: 1.480301e+05um, number of vias: 167303
[NR-eGR] metal3  (3H) length: 2.511673e+05um, number of vias: 73561
[NR-eGR] metal4  (4V) length: 1.277133e+05um, number of vias: 22319
[NR-eGR] metal5  (5H) length: 8.231159e+04um, number of vias: 19722
[NR-eGR] metal6  (6V) length: 1.103426e+05um, number of vias: 2856
[NR-eGR] metal7  (7H) length: 1.312939e+04um, number of vias: 1475
[NR-eGR] metal8  (8V) length: 1.363635e+04um, number of vias: 10
[NR-eGR] metal9  (9H) length: 4.200000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.463348e+05um, number of vias: 425891
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.815425e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 874
[NR-eGR] metal2  (2V) length: 4.756850e+02um, number of vias: 935
[NR-eGR] metal3  (3H) length: 2.512690e+03um, number of vias: 594
[NR-eGR] metal4  (4V) length: 1.758730e+03um, number of vias: 20
[NR-eGR] metal5  (5H) length: 6.832000e+01um, number of vias: 0
[NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.815425e+03um, number of vias: 2423
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.815425e+03um, number of vias: 2423
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.28 sec, Real: 0.29 sec, Curr Mem: 1920.34 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:00.3 real=0:00:00.3)
    Routing using eGR only done.
Net route status summary:
  Clock:        54 (unrouted=0, trialRouted=0, noStatus=0, routed=54, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 43772 (unrouted=258, trialRouted=43514, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1920.34 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1920.34 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 54  Num Prerouted Wires = 3633
[NR-eGR] Read numTotalNets=43568  numIgnoredNets=54
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 43514 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43514 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.08% V. EstWL: 7.068264e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       108( 0.18%)         2( 0.00%)   ( 0.18%) 
[NR-eGR]  metal3  (3)        38( 0.06%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]  metal4  (4)       221( 0.37%)         2( 0.00%)   ( 0.37%) 
[NR-eGR]  metal5  (5)        37( 0.06%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]  metal6  (6)        30( 0.05%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]  metal7  (7)         6( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              440( 0.09%)         4( 0.00%)   ( 0.09%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.01% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
Early Global Route congestion estimation runtime: 0.51 seconds, mem = 1920.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1920.34 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1920.34 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.15 sec, Real: 0.14 sec, Curr Mem: 1920.34 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1920.34 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1920.34 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 1920.34 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 138645
[NR-eGR] metal2  (2V) length: 1.486078e+05um, number of vias: 167478
[NR-eGR] metal3  (3H) length: 2.491846e+05um, number of vias: 73503
[NR-eGR] metal4  (4V) length: 1.260011e+05um, number of vias: 22948
[NR-eGR] metal5  (5H) length: 8.435835e+04um, number of vias: 20111
[NR-eGR] metal6  (6V) length: 1.115367e+05um, number of vias: 2848
[NR-eGR] metal7  (7H) length: 1.319274e+04um, number of vias: 1479
[NR-eGR] metal8  (8V) length: 1.368418e+04um, number of vias: 14
[NR-eGR] metal9  (9H) length: 5.880000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.465713e+05um, number of vias: 427026
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.70 seconds, mem = 1920.3M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:01.2, real=0:00:01.0)
    Congestion Repair done. (took cpu=0:00:01.2 real=0:00:01.2)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:01.8 real=0:00:01.7)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'MAC_512' of instances=35439 and nets=43826 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1920.336M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
  Clock tree timing engine global stage delay update for worst:setup.late...
  Clock tree timing engine global stage delay update for worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
    cell areas       : b=42.294um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.294um^2
    cell capacitance : b=47.323fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=47.323fF
    sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
    wire capacitance : top=0.000fF, trunk=188.597fF, leaf=317.294fF, total=505.890fF
    wire lengths     : top=0.000um, trunk=1679.673um, leaf=3013.305um, total=4692.978um
    hp wire lengths  : top=0.000um, trunk=1450.450um, leaf=2143.985um, total=3594.435um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.063ns count=15 avg=0.027ns sd=0.013ns min=0.003ns max=0.051ns {12 <= 0.038ns, 2 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
    Leaf  : target=0.063ns count=39 avg=0.051ns sd=0.006ns min=0.037ns max=0.059ns {1 <= 0.038ns, 15 <= 0.051ns, 16 <= 0.057ns, 7 <= 0.060ns, 0 <= 0.063ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: BUF_X1: 53 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/synth: insertion delay [min=0.216, max=0.274, avg=0.258, sd=0.012], skew [0.059 vs 0.048*], 96.2% {0.231, 0.274} (wid=0.019 ws=0.016) (gid=0.265 gs=0.052)
  Skew group summary after clustering cong repair call:
    skew_group clk/synth: insertion delay [min=0.216, max=0.274, avg=0.258, sd=0.012], skew [0.059 vs 0.048*], 96.2% {0.231, 0.274} (wid=0.019 ws=0.016) (gid=0.265 gs=0.052)
  CongRepair After Initial Clustering done. (took cpu=0:00:02.1 real=0:00:02.1)
  Stage::Clustering done. (took cpu=0:00:03.7 real=0:00:03.7)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
      cell areas       : b=42.294um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.294um^2
      cell capacitance : b=47.323fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=47.323fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=188.597fF, leaf=317.294fF, total=505.890fF
      wire lengths     : top=0.000um, trunk=1679.673um, leaf=3013.305um, total=4692.978um
      hp wire lengths  : top=0.000um, trunk=1450.450um, leaf=2143.985um, total=3594.435um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.063ns count=15 avg=0.027ns sd=0.013ns min=0.003ns max=0.051ns {12 <= 0.038ns, 2 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
      Leaf  : target=0.063ns count=39 avg=0.051ns sd=0.006ns min=0.037ns max=0.059ns {1 <= 0.038ns, 15 <= 0.051ns, 16 <= 0.057ns, 7 <= 0.060ns, 0 <= 0.063ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: BUF_X1: 53 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/synth: insertion delay [min=0.216, max=0.274], skew [0.059 vs 0.048*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/synth: insertion delay [min=0.216, max=0.274], skew [0.059 vs 0.048*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
      cell areas       : b=42.294um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.294um^2
      cell capacitance : b=47.323fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=47.323fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=188.597fF, leaf=317.294fF, total=505.890fF
      wire lengths     : top=0.000um, trunk=1679.673um, leaf=3013.305um, total=4692.978um
      hp wire lengths  : top=0.000um, trunk=1450.450um, leaf=2143.985um, total=3594.435um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.063ns count=15 avg=0.027ns sd=0.013ns min=0.003ns max=0.051ns {12 <= 0.038ns, 2 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
      Leaf  : target=0.063ns count=39 avg=0.051ns sd=0.006ns min=0.037ns max=0.059ns {1 <= 0.038ns, 15 <= 0.051ns, 16 <= 0.057ns, 7 <= 0.060ns, 0 <= 0.063ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: BUF_X1: 53 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/synth: insertion delay [min=0.216, max=0.274, avg=0.258, sd=0.012], skew [0.059 vs 0.048*], 96.2% {0.231, 0.274} (wid=0.019 ws=0.016) (gid=0.265 gs=0.052)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/synth: insertion delay [min=0.216, max=0.274, avg=0.258, sd=0.012], skew [0.059 vs 0.048*], 96.2% {0.231, 0.274} (wid=0.019 ws=0.016) (gid=0.265 gs=0.052)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
      cell areas       : b=42.294um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.294um^2
      cell capacitance : b=47.323fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=47.323fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=188.597fF, leaf=317.294fF, total=505.890fF
      wire lengths     : top=0.000um, trunk=1679.673um, leaf=3013.305um, total=4692.978um
      hp wire lengths  : top=0.000um, trunk=1450.450um, leaf=2143.985um, total=3594.435um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.063ns count=15 avg=0.027ns sd=0.013ns min=0.003ns max=0.051ns {12 <= 0.038ns, 2 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
      Leaf  : target=0.063ns count=39 avg=0.051ns sd=0.006ns min=0.037ns max=0.059ns {1 <= 0.038ns, 15 <= 0.051ns, 16 <= 0.057ns, 7 <= 0.060ns, 0 <= 0.063ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: BUF_X1: 53 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/synth: insertion delay [min=0.216, max=0.274], skew [0.059 vs 0.048*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/synth: insertion delay [min=0.216, max=0.274], skew [0.059 vs 0.048*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
      cell areas       : b=42.294um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.294um^2
      cell capacitance : b=47.323fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=47.323fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=188.597fF, leaf=317.294fF, total=505.890fF
      wire lengths     : top=0.000um, trunk=1679.673um, leaf=3013.305um, total=4692.978um
      hp wire lengths  : top=0.000um, trunk=1450.450um, leaf=2143.985um, total=3594.435um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.063ns count=15 avg=0.027ns sd=0.013ns min=0.003ns max=0.051ns {12 <= 0.038ns, 2 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
      Leaf  : target=0.063ns count=39 avg=0.051ns sd=0.006ns min=0.037ns max=0.059ns {1 <= 0.038ns, 15 <= 0.051ns, 16 <= 0.057ns, 7 <= 0.060ns, 0 <= 0.063ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: BUF_X1: 53 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/synth: insertion delay [min=0.216, max=0.274], skew [0.059 vs 0.048*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/synth: insertion delay [min=0.216, max=0.274], skew [0.059 vs 0.048*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
      cell areas       : b=42.294um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.294um^2
      cell capacitance : b=47.323fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=47.323fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=188.597fF, leaf=317.294fF, total=505.890fF
      wire lengths     : top=0.000um, trunk=1679.673um, leaf=3013.305um, total=4692.978um
      hp wire lengths  : top=0.000um, trunk=1450.450um, leaf=2143.985um, total=3594.435um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.063ns count=15 avg=0.027ns sd=0.013ns min=0.003ns max=0.051ns {12 <= 0.038ns, 2 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
      Leaf  : target=0.063ns count=39 avg=0.051ns sd=0.006ns min=0.037ns max=0.059ns {1 <= 0.038ns, 15 <= 0.051ns, 16 <= 0.057ns, 7 <= 0.060ns, 0 <= 0.063ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: BUF_X1: 53 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/synth: insertion delay [min=0.216, max=0.274], skew [0.059 vs 0.048*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/synth: insertion delay [min=0.216, max=0.274], skew [0.059 vs 0.048*]
    Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
      cell areas       : b=42.294um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.294um^2
      cell capacitance : b=47.323fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=47.323fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=188.597fF, leaf=317.294fF, total=505.890fF
      wire lengths     : top=0.000um, trunk=1679.673um, leaf=3013.305um, total=4692.978um
      hp wire lengths  : top=0.000um, trunk=1450.450um, leaf=2143.985um, total=3594.435um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.063ns count=15 avg=0.027ns sd=0.013ns min=0.003ns max=0.051ns {12 <= 0.038ns, 2 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
      Leaf  : target=0.063ns count=39 avg=0.051ns sd=0.006ns min=0.037ns max=0.059ns {1 <= 0.038ns, 15 <= 0.051ns, 16 <= 0.057ns, 7 <= 0.060ns, 0 <= 0.063ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: BUF_X1: 53 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/synth: insertion delay [min=0.216, max=0.274], skew [0.059 vs 0.048*]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/synth: insertion delay [min=0.216, max=0.274], skew [0.059 vs 0.048*]
    Legalizer API calls during this step: 33 succeeded with high effort: 33 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
      cell areas       : b=42.294um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.294um^2
      cell capacitance : b=47.323fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=47.323fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=185.626fF, leaf=319.574fF, total=505.200fF
      wire lengths     : top=0.000um, trunk=1654.793um, leaf=3036.200um, total=4690.993um
      hp wire lengths  : top=0.000um, trunk=1423.970um, leaf=2157.840um, total=3581.810um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.063ns count=15 avg=0.026ns sd=0.013ns min=0.003ns max=0.051ns {12 <= 0.038ns, 2 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
      Leaf  : target=0.063ns count=39 avg=0.051ns sd=0.006ns min=0.037ns max=0.063ns {1 <= 0.038ns, 15 <= 0.051ns, 16 <= 0.057ns, 6 <= 0.060ns, 1 <= 0.063ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: BUF_X1: 53 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/synth: insertion delay [min=0.211, max=0.270, avg=0.256, sd=0.012], skew [0.059 vs 0.048*], 96.2% {0.226, 0.270} (wid=0.019 ws=0.014) (gid=0.259 gs=0.053)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/synth: insertion delay [min=0.211, max=0.270, avg=0.256, sd=0.012], skew [0.059 vs 0.048*], 96.2% {0.226, 0.270} (wid=0.019 ws=0.014) (gid=0.259 gs=0.053)
    Legalizer API calls during this step: 208 succeeded with high effort: 208 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.4 real=0:00:00.4)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.5 real=0:00:00.5)
  CCOpt::Phase::Construction done. (took cpu=0:00:04.2 real=0:00:04.2)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
      cell areas       : b=42.294um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.294um^2
      cell capacitance : b=47.323fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=47.323fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=185.626fF, leaf=319.574fF, total=505.200fF
      wire lengths     : top=0.000um, trunk=1654.793um, leaf=3036.200um, total=4690.993um
      hp wire lengths  : top=0.000um, trunk=1423.970um, leaf=2157.840um, total=3581.810um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.063ns count=15 avg=0.026ns sd=0.013ns min=0.003ns max=0.051ns {12 <= 0.038ns, 2 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
      Leaf  : target=0.063ns count=39 avg=0.051ns sd=0.006ns min=0.037ns max=0.063ns {1 <= 0.038ns, 15 <= 0.051ns, 16 <= 0.057ns, 6 <= 0.060ns, 1 <= 0.063ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: BUF_X1: 53 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/synth: insertion delay [min=0.211, max=0.270], skew [0.059 vs 0.048*]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/synth: insertion delay [min=0.211, max=0.270], skew [0.059 vs 0.048*]
    Legalizer API calls during this step: 50 succeeded with high effort: 50 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
      cell areas       : b=42.294um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.294um^2
      cell capacitance : b=47.323fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=47.323fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=185.626fF, leaf=319.574fF, total=505.200fF
      wire lengths     : top=0.000um, trunk=1654.793um, leaf=3036.200um, total=4690.993um
      hp wire lengths  : top=0.000um, trunk=1423.970um, leaf=2157.840um, total=3581.810um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.063ns count=15 avg=0.026ns sd=0.013ns min=0.003ns max=0.051ns {12 <= 0.038ns, 2 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
      Leaf  : target=0.063ns count=39 avg=0.051ns sd=0.006ns min=0.037ns max=0.063ns {1 <= 0.038ns, 15 <= 0.051ns, 16 <= 0.057ns, 6 <= 0.060ns, 1 <= 0.063ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: BUF_X1: 53 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/synth: insertion delay [min=0.211, max=0.270], skew [0.059 vs 0.048*]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/synth: insertion delay [min=0.211, max=0.270], skew [0.059 vs 0.048*]
    Legalizer API calls during this step: 106 succeeded with high effort: 106 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
      cell areas       : b=42.294um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.294um^2
      cell capacitance : b=47.323fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=47.323fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=191.015fF, leaf=319.574fF, total=510.590fF
      wire lengths     : top=0.000um, trunk=1700.528um, leaf=3036.200um, total=4736.728um
      hp wire lengths  : top=0.000um, trunk=1471.330um, leaf=2157.840um, total=3629.170um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.063ns count=15 avg=0.027ns sd=0.013ns min=0.003ns max=0.051ns {12 <= 0.038ns, 2 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
      Leaf  : target=0.063ns count=39 avg=0.051ns sd=0.006ns min=0.037ns max=0.063ns {1 <= 0.038ns, 15 <= 0.051ns, 16 <= 0.057ns, 6 <= 0.060ns, 1 <= 0.063ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: BUF_X1: 53 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/synth: insertion delay [min=0.227, max=0.270, avg=0.257, sd=0.009], skew [0.043 vs 0.048], 100% {0.227, 0.270} (wid=0.019 ws=0.014) (gid=0.259 gs=0.039)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/synth: insertion delay [min=0.227, max=0.270, avg=0.257, sd=0.009], skew [0.043 vs 0.048], 100% {0.227, 0.270} (wid=0.019 ws=0.014) (gid=0.259 gs=0.039)
    Legalizer API calls during this step: 24 succeeded with high effort: 24 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 55 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
          cell areas       : b=42.294um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.294um^2
          cell capacitance : b=47.323fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=47.323fF
          sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=191.015fF, leaf=319.574fF, total=510.590fF
          wire lengths     : top=0.000um, trunk=1700.528um, leaf=3036.200um, total=4736.728um
          hp wire lengths  : top=0.000um, trunk=1471.330um, leaf=2157.840um, total=3629.170um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.063ns count=15 avg=0.027ns sd=0.013ns min=0.003ns max=0.051ns {12 <= 0.038ns, 2 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
          Leaf  : target=0.063ns count=39 avg=0.051ns sd=0.006ns min=0.037ns max=0.063ns {1 <= 0.038ns, 15 <= 0.051ns, 16 <= 0.057ns, 6 <= 0.060ns, 1 <= 0.063ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: BUF_X1: 53 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
          cell areas       : b=42.294um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.294um^2
          cell capacitance : b=47.323fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=47.323fF
          sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=191.015fF, leaf=319.574fF, total=510.590fF
          wire lengths     : top=0.000um, trunk=1700.528um, leaf=3036.200um, total=4736.728um
          hp wire lengths  : top=0.000um, trunk=1471.330um, leaf=2157.840um, total=3629.170um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.063ns count=15 avg=0.027ns sd=0.013ns min=0.003ns max=0.051ns {12 <= 0.038ns, 2 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
          Leaf  : target=0.063ns count=39 avg=0.051ns sd=0.006ns min=0.037ns max=0.063ns {1 <= 0.038ns, 15 <= 0.051ns, 16 <= 0.057ns, 6 <= 0.060ns, 1 <= 0.063ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: BUF_X1: 53 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
          cell areas       : b=42.294um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.294um^2
          cell capacitance : b=47.323fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=47.323fF
          sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=191.015fF, leaf=319.574fF, total=510.590fF
          wire lengths     : top=0.000um, trunk=1700.528um, leaf=3036.200um, total=4736.728um
          hp wire lengths  : top=0.000um, trunk=1471.330um, leaf=2157.840um, total=3629.170um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.063ns count=15 avg=0.027ns sd=0.013ns min=0.003ns max=0.051ns {12 <= 0.038ns, 2 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
          Leaf  : target=0.063ns count=39 avg=0.051ns sd=0.006ns min=0.037ns max=0.063ns {1 <= 0.038ns, 15 <= 0.051ns, 16 <= 0.057ns, 6 <= 0.060ns, 1 <= 0.063ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: BUF_X1: 53 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
      cell areas       : b=42.294um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.294um^2
      cell capacitance : b=47.323fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=47.323fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=191.015fF, leaf=319.574fF, total=510.590fF
      wire lengths     : top=0.000um, trunk=1700.528um, leaf=3036.200um, total=4736.728um
      hp wire lengths  : top=0.000um, trunk=1471.330um, leaf=2157.840um, total=3629.170um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.063ns count=15 avg=0.027ns sd=0.013ns min=0.003ns max=0.051ns {12 <= 0.038ns, 2 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
      Leaf  : target=0.063ns count=39 avg=0.051ns sd=0.006ns min=0.037ns max=0.063ns {1 <= 0.038ns, 15 <= 0.051ns, 16 <= 0.057ns, 6 <= 0.060ns, 1 <= 0.063ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: BUF_X1: 53 
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
    cell areas       : b=42.294um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.294um^2
    cell capacitance : b=47.323fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=47.323fF
    sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
    wire capacitance : top=0.000fF, trunk=191.015fF, leaf=319.574fF, total=510.590fF
    wire lengths     : top=0.000um, trunk=1700.528um, leaf=3036.200um, total=4736.728um
    hp wire lengths  : top=0.000um, trunk=1471.330um, leaf=2157.840um, total=3629.170um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.063ns count=15 avg=0.027ns sd=0.013ns min=0.003ns max=0.051ns {12 <= 0.038ns, 2 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
    Leaf  : target=0.063ns count=39 avg=0.051ns sd=0.006ns min=0.037ns max=0.063ns {1 <= 0.038ns, 15 <= 0.051ns, 16 <= 0.057ns, 6 <= 0.060ns, 1 <= 0.063ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: BUF_X1: 53 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/synth: insertion delay [min=0.227, max=0.270], skew [0.043 vs 0.048]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/synth: insertion delay [min=0.227, max=0.270], skew [0.043 vs 0.048]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
      cell areas       : b=42.294um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.294um^2
      cell capacitance : b=47.323fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=47.323fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=191.015fF, leaf=319.574fF, total=510.590fF
      wire lengths     : top=0.000um, trunk=1700.528um, leaf=3036.200um, total=4736.728um
      hp wire lengths  : top=0.000um, trunk=1471.330um, leaf=2157.840um, total=3629.170um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.063ns count=15 avg=0.027ns sd=0.013ns min=0.003ns max=0.051ns {12 <= 0.038ns, 2 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
      Leaf  : target=0.063ns count=39 avg=0.051ns sd=0.006ns min=0.037ns max=0.063ns {1 <= 0.038ns, 15 <= 0.051ns, 16 <= 0.057ns, 6 <= 0.060ns, 1 <= 0.063ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: BUF_X1: 53 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/synth: insertion delay [min=0.227, max=0.270], skew [0.043 vs 0.048]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/synth: insertion delay [min=0.227, max=0.270], skew [0.043 vs 0.048]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
          cell areas       : b=42.294um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.294um^2
          cell capacitance : b=47.323fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=47.323fF
          sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=191.015fF, leaf=319.574fF, total=510.590fF
          wire lengths     : top=0.000um, trunk=1700.528um, leaf=3036.200um, total=4736.728um
          hp wire lengths  : top=0.000um, trunk=1471.330um, leaf=2157.840um, total=3629.170um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.063ns count=15 avg=0.027ns sd=0.013ns min=0.003ns max=0.051ns {12 <= 0.038ns, 2 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
          Leaf  : target=0.063ns count=39 avg=0.051ns sd=0.006ns min=0.037ns max=0.063ns {1 <= 0.038ns, 15 <= 0.051ns, 16 <= 0.057ns, 6 <= 0.060ns, 1 <= 0.063ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: BUF_X1: 53 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
      cell areas       : b=42.294um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.294um^2
      cell capacitance : b=47.323fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=47.323fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=191.015fF, leaf=319.574fF, total=510.590fF
      wire lengths     : top=0.000um, trunk=1700.528um, leaf=3036.200um, total=4736.728um
      hp wire lengths  : top=0.000um, trunk=1471.330um, leaf=2157.840um, total=3629.170um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.063ns count=15 avg=0.027ns sd=0.013ns min=0.003ns max=0.051ns {12 <= 0.038ns, 2 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
      Leaf  : target=0.063ns count=39 avg=0.051ns sd=0.006ns min=0.037ns max=0.063ns {1 <= 0.038ns, 15 <= 0.051ns, 16 <= 0.057ns, 6 <= 0.060ns, 1 <= 0.063ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: BUF_X1: 53 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/synth: insertion delay [min=0.227, max=0.270], skew [0.043 vs 0.048]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/synth: insertion delay [min=0.227, max=0.270], skew [0.043 vs 0.048]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
      cell areas       : b=42.294um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.294um^2
      cell capacitance : b=47.323fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=47.323fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=191.015fF, leaf=319.574fF, total=510.590fF
      wire lengths     : top=0.000um, trunk=1700.528um, leaf=3036.200um, total=4736.728um
      hp wire lengths  : top=0.000um, trunk=1471.330um, leaf=2157.840um, total=3629.170um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.063ns count=15 avg=0.027ns sd=0.013ns min=0.003ns max=0.051ns {12 <= 0.038ns, 2 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
      Leaf  : target=0.063ns count=39 avg=0.051ns sd=0.006ns min=0.037ns max=0.063ns {1 <= 0.038ns, 15 <= 0.051ns, 16 <= 0.057ns, 6 <= 0.060ns, 1 <= 0.063ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: BUF_X1: 53 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/synth: insertion delay [min=0.227, max=0.270], skew [0.043 vs 0.048]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/synth: insertion delay [min=0.227, max=0.270], skew [0.043 vs 0.048]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
      cell areas       : b=42.294um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.294um^2
      cell capacitance : b=47.323fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=47.323fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=191.015fF, leaf=319.574fF, total=510.590fF
      wire lengths     : top=0.000um, trunk=1700.528um, leaf=3036.200um, total=4736.728um
      hp wire lengths  : top=0.000um, trunk=1471.330um, leaf=2157.840um, total=3629.170um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.063ns count=15 avg=0.027ns sd=0.013ns min=0.003ns max=0.051ns {12 <= 0.038ns, 2 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
      Leaf  : target=0.063ns count=39 avg=0.051ns sd=0.006ns min=0.037ns max=0.063ns {1 <= 0.038ns, 15 <= 0.051ns, 16 <= 0.057ns, 6 <= 0.060ns, 1 <= 0.063ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: BUF_X1: 53 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/synth: insertion delay [min=0.227, max=0.270, avg=0.257, sd=0.009], skew [0.043 vs 0.048], 100% {0.227, 0.270} (wid=0.019 ws=0.014) (gid=0.259 gs=0.039)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/synth: insertion delay [min=0.227, max=0.270, avg=0.257, sd=0.009], skew [0.043 vs 0.048], 100% {0.227, 0.270} (wid=0.019 ws=0.014) (gid=0.259 gs=0.039)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Polishing...
  Merging balancing drivers for power...
    Tried: 55 Succeeded: 0
    Clock tree timing engine global stage delay update for worst:setup.late...
    Clock tree timing engine global stage delay update for worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
      cell areas       : b=42.294um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.294um^2
      cell capacitance : b=47.323fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=47.323fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=191.015fF, leaf=319.574fF, total=510.590fF
      wire lengths     : top=0.000um, trunk=1700.528um, leaf=3036.200um, total=4736.728um
      hp wire lengths  : top=0.000um, trunk=1471.330um, leaf=2157.840um, total=3629.170um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.063ns count=15 avg=0.027ns sd=0.013ns min=0.003ns max=0.051ns {12 <= 0.038ns, 2 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
      Leaf  : target=0.063ns count=39 avg=0.051ns sd=0.006ns min=0.037ns max=0.063ns {1 <= 0.038ns, 15 <= 0.051ns, 16 <= 0.057ns, 6 <= 0.060ns, 1 <= 0.063ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: BUF_X1: 53 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/synth: insertion delay [min=0.229, max=0.271], skew [0.042 vs 0.048]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/synth: insertion delay [min=0.229, max=0.271], skew [0.042 vs 0.048]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
      cell areas       : b=42.294um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.294um^2
      cell capacitance : b=47.323fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=47.323fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=191.015fF, leaf=319.574fF, total=510.590fF
      wire lengths     : top=0.000um, trunk=1700.528um, leaf=3036.200um, total=4736.728um
      hp wire lengths  : top=0.000um, trunk=1471.330um, leaf=2157.840um, total=3629.170um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.063ns count=15 avg=0.027ns sd=0.013ns min=0.003ns max=0.051ns {12 <= 0.038ns, 2 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
      Leaf  : target=0.063ns count=39 avg=0.051ns sd=0.006ns min=0.037ns max=0.063ns {1 <= 0.038ns, 15 <= 0.051ns, 16 <= 0.057ns, 6 <= 0.060ns, 1 <= 0.063ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: BUF_X1: 53 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/synth: insertion delay [min=0.229, max=0.271, avg=0.257, sd=0.009], skew [0.042 vs 0.048], 100% {0.229, 0.271} (wid=0.019 ws=0.015) (gid=0.259 gs=0.038)
    Skew group summary after 'Improving clock skew':
      skew_group clk/synth: insertion delay [min=0.229, max=0.271, avg=0.257, sd=0.009], skew [0.042 vs 0.048], 100% {0.229, 0.271} (wid=0.019 ws=0.015) (gid=0.259 gs=0.038)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizer API calls during this step: 236 succeeded with high effort: 236 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.1 real=0:00:00.1)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates: ...20% ...40% ...60% ...80% ...100% 
        Legalizer API calls during this step: 636 succeeded with high effort: 636 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.6 real=0:00:00.6)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizer API calls during this step: 199 succeeded with high effort: 199 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.1 real=0:00:00.1)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates: ...20% ...40% ...60% ...80% ...100% 
        Legalizer API calls during this step: 636 succeeded with high effort: 636 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.5 real=0:00:00.5)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
      cell areas       : b=42.294um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.294um^2
      cell capacitance : b=47.323fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=47.323fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=177.444fF, leaf=320.055fF, total=497.499fF
      wire lengths     : top=0.000um, trunk=1597.468um, leaf=3046.548um, total=4644.016um
      hp wire lengths  : top=0.000um, trunk=1411.120um, leaf=2185.700um, total=3596.820um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.063ns count=15 avg=0.026ns sd=0.012ns min=0.003ns max=0.048ns {12 <= 0.038ns, 3 <= 0.051ns, 0 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
      Leaf  : target=0.063ns count=39 avg=0.051ns sd=0.006ns min=0.037ns max=0.062ns {2 <= 0.038ns, 13 <= 0.051ns, 17 <= 0.057ns, 6 <= 0.060ns, 1 <= 0.063ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: BUF_X1: 53 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/synth: insertion delay [min=0.223, max=0.270, avg=0.250, sd=0.009], skew [0.048 vs 0.048], 100% {0.223, 0.270} (wid=0.017 ws=0.013) (gid=0.259 gs=0.042)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/synth: insertion delay [min=0.223, max=0.270, avg=0.250, sd=0.009], skew [0.048 vs 0.048], 100% {0.223, 0.270} (wid=0.017 ws=0.013) (gid=0.259 gs=0.042)
    Legalizer API calls during this step: 1707 succeeded with high effort: 1707 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:01.3 real=0:00:01.3)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=736.113fF fall=683.143fF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
      cell areas       : b=42.294um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.294um^2
      cell capacitance : b=47.323fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=47.323fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=177.444fF, leaf=320.055fF, total=497.499fF
      wire lengths     : top=0.000um, trunk=1597.468um, leaf=3046.548um, total=4644.016um
      hp wire lengths  : top=0.000um, trunk=1411.120um, leaf=2185.700um, total=3596.820um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.063ns count=15 avg=0.026ns sd=0.012ns min=0.003ns max=0.048ns {12 <= 0.038ns, 3 <= 0.051ns, 0 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
      Leaf  : target=0.063ns count=39 avg=0.051ns sd=0.006ns min=0.037ns max=0.062ns {2 <= 0.038ns, 13 <= 0.051ns, 17 <= 0.057ns, 6 <= 0.060ns, 1 <= 0.063ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: BUF_X1: 53 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/synth: insertion delay [min=0.223, max=0.270, avg=0.250, sd=0.009], skew [0.048 vs 0.048], 100% {0.223, 0.270} (wid=0.017 ws=0.013) (gid=0.259 gs=0.042)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/synth: insertion delay [min=0.223, max=0.270, avg=0.250, sd=0.009], skew [0.048 vs 0.048], 100% {0.223, 0.270} (wid=0.017 ws=0.013) (gid=0.259 gs=0.042)
    Legalizer API calls during this step: 106 succeeded with high effort: 106 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
      cell areas       : b=42.294um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.294um^2
      cell capacitance : b=47.323fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=47.323fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=177.444fF, leaf=320.055fF, total=497.499fF
      wire lengths     : top=0.000um, trunk=1597.468um, leaf=3046.548um, total=4644.016um
      hp wire lengths  : top=0.000um, trunk=1411.120um, leaf=2185.700um, total=3596.820um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.063ns count=15 avg=0.026ns sd=0.012ns min=0.003ns max=0.048ns {12 <= 0.038ns, 3 <= 0.051ns, 0 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
      Leaf  : target=0.063ns count=39 avg=0.051ns sd=0.006ns min=0.037ns max=0.062ns {2 <= 0.038ns, 13 <= 0.051ns, 17 <= 0.057ns, 6 <= 0.060ns, 1 <= 0.063ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: BUF_X1: 53 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/synth: insertion delay [min=0.223, max=0.270, avg=0.250, sd=0.009], skew [0.048 vs 0.048], 100% {0.223, 0.270} (wid=0.017 ws=0.013) (gid=0.259 gs=0.042)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/synth: insertion delay [min=0.223, max=0.270, avg=0.250, sd=0.009], skew [0.048 vs 0.048], 100% {0.223, 0.270} (wid=0.017 ws=0.013) (gid=0.259 gs=0.042)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 78 succeeded with high effort: 78 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=54, filtered=54, permitted=53, cannotCompute=4, computed=49, moveTooSmall=68, resolved=0, predictFail=10, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=150, accepted=8
        Max accepted move=20.900um, total accepted move=112.880um, average move=14.110um
        Move for wirelength. considered=54, filtered=54, permitted=53, cannotCompute=3, computed=50, moveTooSmall=68, resolved=0, predictFail=8, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=163, accepted=7
        Max accepted move=14.820um, total accepted move=47.510um, average move=6.787um
        Move for wirelength. considered=54, filtered=54, permitted=53, cannotCompute=3, computed=50, moveTooSmall=70, resolved=0, predictFail=10, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=172, accepted=5
        Max accepted move=14.000um, total accepted move=30.910um, average move=6.182um
        Legalizer API calls during this step: 537 succeeded with high effort: 537 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.4 real=0:00:00.4)
      Global shorten wires A1...
        Legalizer API calls during this step: 73 succeeded with high effort: 73 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=54, filtered=54, permitted=53, cannotCompute=48, computed=5, moveTooSmall=71, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=5, accepted=1
        Max accepted move=1.400um, total accepted move=1.400um, average move=1.400um
        Move for wirelength. considered=54, filtered=54, permitted=53, cannotCompute=49, computed=4, moveTooSmall=70, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=5, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 13 succeeded with high effort: 13 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 224 succeeded with high effort: 224 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - branch...
        Move for wirelength. considered=54, filtered=54, permitted=53, cannotCompute=0, computed=53, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=56, accepted=2
        Max accepted move=0.190um, total accepted move=0.380um, average move=0.190um
        Move for wirelength. considered=54, filtered=54, permitted=53, cannotCompute=50, computed=3, moveTooSmall=0, resolved=0, predictFail=75, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=2, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 62 succeeded with high effort: 62 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
        cell areas       : b=42.294um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.294um^2
        cell capacitance : b=47.323fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=47.323fF
        sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
        wire capacitance : top=0.000fF, trunk=173.459fF, leaf=322.216fF, total=495.675fF
        wire lengths     : top=0.000um, trunk=1560.468um, leaf=3066.813um, total=4627.281um
        hp wire lengths  : top=0.000um, trunk=1406.170um, leaf=2209.880um, total=3616.050um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.063ns count=15 avg=0.026ns sd=0.012ns min=0.003ns max=0.051ns {13 <= 0.038ns, 1 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
        Leaf  : target=0.063ns count=39 avg=0.051ns sd=0.006ns min=0.037ns max=0.059ns {2 <= 0.038ns, 12 <= 0.051ns, 17 <= 0.057ns, 8 <= 0.060ns, 0 <= 0.063ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: BUF_X1: 53 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/synth: insertion delay [min=0.223, max=0.270, avg=0.251, sd=0.009], skew [0.047 vs 0.048], 100% {0.223, 0.270} (wid=0.016 ws=0.012) (gid=0.258 gs=0.041)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/synth: insertion delay [min=0.223, max=0.270, avg=0.251, sd=0.009], skew [0.047 vs 0.048], 100% {0.223, 0.270} (wid=0.016 ws=0.012) (gid=0.258 gs=0.041)
      Legalizer API calls during this step: 987 succeeded with high effort: 987 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.6 real=0:00:00.6)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 55 , Succeeded = 11 , Constraints Broken = 42 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
      cell areas       : b=42.294um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.294um^2
      cell capacitance : b=47.323fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=47.323fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=173.234fF, leaf=321.987fF, total=495.221fF
      wire lengths     : top=0.000um, trunk=1558.278um, leaf=3064.493um, total=4622.771um
      hp wire lengths  : top=0.000um, trunk=1406.170um, leaf=2209.880um, total=3616.050um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.063ns count=15 avg=0.026ns sd=0.012ns min=0.003ns max=0.051ns {13 <= 0.038ns, 1 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
      Leaf  : target=0.063ns count=39 avg=0.051ns sd=0.006ns min=0.037ns max=0.059ns {2 <= 0.038ns, 12 <= 0.051ns, 17 <= 0.057ns, 8 <= 0.060ns, 0 <= 0.063ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: BUF_X1: 53 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/synth: insertion delay [min=0.223, max=0.269, avg=0.251, sd=0.009], skew [0.047 vs 0.048], 100% {0.223, 0.269} (wid=0.016 ws=0.012) (gid=0.258 gs=0.041)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/synth: insertion delay [min=0.223, max=0.269, avg=0.251, sd=0.009], skew [0.047 vs 0.048], 100% {0.223, 0.269} (wid=0.016 ws=0.012) (gid=0.258 gs=0.041)
    Legalizer API calls during this step: 987 succeeded with high effort: 987 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.7 real=0:00:00.7)
  Total capacitance is (rise=1231.334fF fall=1178.363fF), of which (rise=495.221fF fall=495.221fF) is wire, and (rise=736.113fF fall=683.143fF) is gate.
  Stage::Polishing done. (took cpu=0:00:02.2 real=0:00:02.2)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:34:06 mem=1920.3M) ***
Total net bbox length = 8.668e+05 (4.532e+05 4.135e+05) (ext = 2.568e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1920.3MB
Summary Report:
Instances move: 0 (out of 35439 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.668e+05 (4.532e+05 4.135e+05) (ext = 2.568e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1920.3MB
*** Finished refinePlace (0:34:06 mem=1920.3M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 821).
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Updating netlist done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::Implementation done. (took cpu=0:00:02.8 real=0:00:02.8)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        54 (unrouted=54, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 43772 (unrouted=258, trialRouted=43514, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 54 nets for routing of which 54 have one or more fixed wires.
(ccopt eGR): Start to route 54 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1920.34 MB )
[NR-eGR] Read 26788 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1920.34 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 26788
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=43568  numIgnoredNets=43514
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 54 clock nets ( 54 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 54 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 54 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.596200e+03um
[NR-eGR] Create a new net group with 17 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 17 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.594800e+03um
[NR-eGR] Create a new net group with 16 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 16 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.593400e+03um
[NR-eGR] Create a new net group with 16 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 16 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 4.593400e+03um
[NR-eGR] Create a new net group with 3 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 3 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 4.827200e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1920.34 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1920.34 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1920.34 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1920.34 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1920.34 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1920.34 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 138645
[NR-eGR] metal2  (2V) length: 1.486330e+05um, number of vias: 167480
[NR-eGR] metal3  (3H) length: 2.490514e+05um, number of vias: 73515
[NR-eGR] metal4  (4V) length: 1.259620e+05um, number of vias: 22963
[NR-eGR] metal5  (5H) length: 8.444990e+04um, number of vias: 20111
[NR-eGR] metal6  (6V) length: 1.115367e+05um, number of vias: 2848
[NR-eGR] metal7  (7H) length: 1.319274e+04um, number of vias: 1479
[NR-eGR] metal8  (8V) length: 1.368418e+04um, number of vias: 14
[NR-eGR] metal9  (9H) length: 5.880000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.465157e+05um, number of vias: 427055
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.759865e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 874
[NR-eGR] metal2  (2V) length: 5.008550e+02um, number of vias: 937
[NR-eGR] metal3  (3H) length: 2.379510e+03um, number of vias: 606
[NR-eGR] metal4  (4V) length: 1.719620e+03um, number of vias: 35
[NR-eGR] metal5  (5H) length: 1.598800e+02um, number of vias: 0
[NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.759865e+03um, number of vias: 2452
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.759865e+03um, number of vias: 2452
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.28 sec, Real: 0.28 sec, Curr Mem: 1920.34 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:00.3 real=0:00:00.3)
Set FIXED routing status on 54 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:        54 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=54, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 43772 (unrouted=258, trialRouted=43514, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.4 real=0:00:00.4)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'MAC_512' of instances=35439 and nets=43826 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1920.336M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for worst:setup.late...
        Clock tree timing engine global stage delay update for worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
          cell areas       : b=42.294um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.294um^2
          cell capacitance : b=47.323fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=47.323fF
          sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=174.132fF, leaf=328.057fF, total=502.188fF
          wire lengths     : top=0.000um, trunk=1565.883um, leaf=3193.995um, total=4759.878um
          hp wire lengths  : top=0.000um, trunk=1406.170um, leaf=2209.880um, total=3616.050um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.063ns count=15 avg=0.026ns sd=0.012ns min=0.003ns max=0.051ns {13 <= 0.038ns, 1 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
          Leaf  : target=0.063ns count=39 avg=0.051ns sd=0.006ns min=0.038ns max=0.059ns {2 <= 0.038ns, 13 <= 0.051ns, 16 <= 0.057ns, 8 <= 0.060ns, 0 <= 0.063ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: BUF_X1: 53 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/synth: insertion delay [min=0.224, max=0.269, avg=0.252, sd=0.009], skew [0.046 vs 0.048], 100% {0.224, 0.269} (wid=0.016 ws=0.011) (gid=0.258 gs=0.040)
        Skew group summary eGRPC initial state:
          skew_group clk/synth: insertion delay [min=0.224, max=0.269, avg=0.252, sd=0.009], skew [0.046 vs 0.048], 100% {0.224, 0.269} (wid=0.016 ws=0.011) (gid=0.258 gs=0.040)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
            cell areas       : b=42.294um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.294um^2
            cell capacitance : b=47.323fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=47.323fF
            sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
            wire capacitance : top=0.000fF, trunk=174.132fF, leaf=328.057fF, total=502.188fF
            wire lengths     : top=0.000um, trunk=1565.883um, leaf=3193.995um, total=4759.878um
            hp wire lengths  : top=0.000um, trunk=1406.170um, leaf=2209.880um, total=3616.050um
          Clock DAG net violations after 'eGRPC Moving buffers': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.063ns count=15 avg=0.026ns sd=0.012ns min=0.003ns max=0.051ns {13 <= 0.038ns, 1 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
            Leaf  : target=0.063ns count=39 avg=0.051ns sd=0.006ns min=0.038ns max=0.059ns {2 <= 0.038ns, 13 <= 0.051ns, 16 <= 0.057ns, 8 <= 0.060ns, 0 <= 0.063ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: BUF_X1: 53 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/synth: insertion delay [min=0.224, max=0.269, avg=0.252, sd=0.009], skew [0.046 vs 0.048], 100% {0.224, 0.269} (wid=0.016 ws=0.011) (gid=0.258 gs=0.040)
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/synth: insertion delay [min=0.224, max=0.269, avg=0.252, sd=0.009], skew [0.046 vs 0.048], 100% {0.224, 0.269} (wid=0.016 ws=0.011) (gid=0.258 gs=0.040)
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 25, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 23, numSkippedDueToCloseToSkewTarget = 6
          CCOpt-eGRPC Downsizing: considered: 25, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 25, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
            cell areas       : b=42.294um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.294um^2
            cell capacitance : b=47.323fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=47.323fF
            sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
            wire capacitance : top=0.000fF, trunk=174.132fF, leaf=328.057fF, total=502.188fF
            wire lengths     : top=0.000um, trunk=1565.883um, leaf=3193.995um, total=4759.878um
            hp wire lengths  : top=0.000um, trunk=1406.170um, leaf=2209.880um, total=3616.050um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.063ns count=15 avg=0.026ns sd=0.012ns min=0.003ns max=0.051ns {13 <= 0.038ns, 1 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
            Leaf  : target=0.063ns count=39 avg=0.051ns sd=0.006ns min=0.038ns max=0.059ns {2 <= 0.038ns, 13 <= 0.051ns, 16 <= 0.057ns, 8 <= 0.060ns, 0 <= 0.063ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: BUF_X1: 53 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/synth: insertion delay [min=0.224, max=0.269, avg=0.252, sd=0.009], skew [0.046 vs 0.048], 100% {0.224, 0.269} (wid=0.016 ws=0.011) (gid=0.258 gs=0.040)
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/synth: insertion delay [min=0.224, max=0.269, avg=0.252, sd=0.009], skew [0.046 vs 0.048], 100% {0.224, 0.269} (wid=0.016 ws=0.011) (gid=0.258 gs=0.040)
          Legalizer API calls during this step: 25 succeeded with high effort: 25 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.1 real=0:00:00.1)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 54, tested: 54, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          PRO Statistics: Fix DRVs (cell sizing):
          =======================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
            cell areas       : b=42.294um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.294um^2
            cell capacitance : b=47.323fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=47.323fF
            sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
            wire capacitance : top=0.000fF, trunk=174.132fF, leaf=328.057fF, total=502.188fF
            wire lengths     : top=0.000um, trunk=1565.883um, leaf=3193.995um, total=4759.878um
            hp wire lengths  : top=0.000um, trunk=1406.170um, leaf=2209.880um, total=3616.050um
          Clock DAG net violations after 'eGRPC Fixing DRVs': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.063ns count=15 avg=0.026ns sd=0.012ns min=0.003ns max=0.051ns {13 <= 0.038ns, 1 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
            Leaf  : target=0.063ns count=39 avg=0.051ns sd=0.006ns min=0.038ns max=0.059ns {2 <= 0.038ns, 13 <= 0.051ns, 16 <= 0.057ns, 8 <= 0.060ns, 0 <= 0.063ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: BUF_X1: 53 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/synth: insertion delay [min=0.224, max=0.269, avg=0.252, sd=0.009], skew [0.046 vs 0.048], 100% {0.224, 0.269} (wid=0.016 ws=0.011) (gid=0.258 gs=0.040)
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/synth: insertion delay [min=0.224, max=0.269, avg=0.252, sd=0.009], skew [0.046 vs 0.048], 100% {0.224, 0.269} (wid=0.016 ws=0.011) (gid=0.258 gs=0.040)
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 0 instances, 0 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
          cell areas       : b=42.294um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.294um^2
          cell capacitance : b=47.323fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=47.323fF
          sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=174.132fF, leaf=328.057fF, total=502.188fF
          wire lengths     : top=0.000um, trunk=1565.883um, leaf=3193.995um, total=4759.878um
          hp wire lengths  : top=0.000um, trunk=1406.170um, leaf=2209.880um, total=3616.050um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.063ns count=15 avg=0.026ns sd=0.012ns min=0.003ns max=0.051ns {13 <= 0.038ns, 1 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
          Leaf  : target=0.063ns count=39 avg=0.051ns sd=0.006ns min=0.038ns max=0.059ns {2 <= 0.038ns, 13 <= 0.051ns, 16 <= 0.057ns, 8 <= 0.060ns, 0 <= 0.063ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: BUF_X1: 53 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/synth: insertion delay [min=0.224, max=0.269, avg=0.252, sd=0.009], skew [0.046 vs 0.048], 100% {0.224, 0.269} (wid=0.016 ws=0.011) (gid=0.258 gs=0.040)
        Skew group summary before routing clock trees:
          skew_group clk/synth: insertion delay [min=0.224, max=0.269, avg=0.252, sd=0.009], skew [0.046 vs 0.048], 100% {0.224, 0.269} (wid=0.016 ws=0.011) (gid=0.258 gs=0.040)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:34:07 mem=1920.3M) ***
Total net bbox length = 8.668e+05 (4.532e+05 4.135e+05) (ext = 2.568e+05)
Move report: Detail placement moves 61 insts, mean move: 0.53 um, max move: 1.78 um
	Max move on inst (U41152): (65.17, 29.68) --> (65.55, 28.28)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1920.3MB
Summary Report:
Instances move: 61 (out of 35439 movable)
Instances flipped: 0
Mean displacement: 0.53 um
Max displacement: 1.78 um (Instance: U41152) (65.17, 29.68) -> (65.55, 28.28)
	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI22_X1
Total net bbox length = 8.668e+05 (4.532e+05 4.135e+05) (ext = 2.568e+05)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1920.3MB
*** Finished refinePlace (0:34:08 mem=1920.3M) ***
  ClockRefiner summary
  All clock instances: Moved 3, flipped 1 and cell swapped 0 (out of a total of 821).
  The largest move was 1.4 um for acc_reg_reg[428].
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.8 real=0:00:00.8)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:01.7 real=0:00:01.8)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        54 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=54, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 43772 (unrouted=258, trialRouted=43514, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 54 nets for routing of which 54 have one or more fixed wires.
(ccopt eGR): Start to route 54 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1920.34 MB )
[NR-eGR] Read 26788 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1920.34 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 26788
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=43568  numIgnoredNets=43514
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 54 clock nets ( 54 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 54 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 54 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.597600e+03um
[NR-eGR] Create a new net group with 17 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 17 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.596200e+03um
[NR-eGR] Create a new net group with 16 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 16 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.594800e+03um
[NR-eGR] Create a new net group with 16 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 16 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 4.594800e+03um
[NR-eGR] Create a new net group with 3 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 3 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 4.830000e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1920.34 MB )
[NR-eGR] Started Export route guide file ( Curr Mem: 1920.34 MB )
[NR-eGR] Finished Export route guide file ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1920.34 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1920.34 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1920.34 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1920.34 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1920.34 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1920.34 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 138645
[NR-eGR] metal2  (2V) length: 1.486313e+05um, number of vias: 167478
[NR-eGR] metal3  (3H) length: 2.490518e+05um, number of vias: 73517
[NR-eGR] metal4  (4V) length: 1.259638e+05um, number of vias: 22963
[NR-eGR] metal5  (5H) length: 8.444990e+04um, number of vias: 20111
[NR-eGR] metal6  (6V) length: 1.115367e+05um, number of vias: 2848
[NR-eGR] metal7  (7H) length: 1.319274e+04um, number of vias: 1479
[NR-eGR] metal8  (8V) length: 1.368418e+04um, number of vias: 14
[NR-eGR] metal9  (9H) length: 5.880000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.465162e+05um, number of vias: 427055
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.760315e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 874
[NR-eGR] metal2  (2V) length: 4.991050e+02um, number of vias: 935
[NR-eGR] metal3  (3H) length: 2.379890e+03um, number of vias: 608
[NR-eGR] metal4  (4V) length: 1.721440e+03um, number of vias: 35
[NR-eGR] metal5  (5H) length: 1.598800e+02um, number of vias: 0
[NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.760315e+03um, number of vias: 2452
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.760315e+03um, number of vias: 2452
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.33 sec, Real: 0.32 sec, Curr Mem: 1920.34 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_3137_nc-csuaf4-l01.apporto.com_c11879_csufresno_D2azN9/.rgfq9PzX2
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.4 real=0:00:00.4)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 54 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 54 nets.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=04/07 03:53:58, mem=1399.9M)

globalDetailRoute

#Start globalDetailRoute on Mon Apr  7 03:53:58 2025
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[127] of net A_in[127] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[126] of net A_in[126] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[125] of net A_in[125] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[124] of net A_in[124] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[123] of net A_in[123] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[122] of net A_in[122] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[121] of net A_in[121] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[120] of net A_in[120] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[119] of net A_in[119] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[118] of net A_in[118] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[117] of net A_in[117] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[116] of net A_in[116] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[115] of net A_in[115] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[114] of net A_in[114] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[113] of net A_in[113] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[112] of net A_in[112] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[111] of net A_in[111] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[110] of net A_in[110] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[109] of net A_in[109] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[108] of net A_in[108] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=43826)
#NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Mon Apr  7 03:53:59 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 43824 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1426.07 (MB), peak = 1802.18 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1427.25 (MB), peak = 1802.18 (MB)
#reading routing guides ......
#
#Finished routing data preparation on Mon Apr  7 03:53:59 2025
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 10.14 (MB)
#Total memory = 1427.35 (MB)
#Peak memory = 1802.18 (MB)
#
#
#Start global routing on Mon Apr  7 03:53:59 2025
#
#
#Start global routing initialization on Mon Apr  7 03:53:59 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon Apr  7 03:53:59 2025
#
#Start routing resource analysis on Mon Apr  7 03:53:59 2025
#
#Routing resource analysis is done on Mon Apr  7 03:54:00 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H        2434           0       26568    75.37%
#  metal2         V        1808           0       26568     0.00%
#  metal3         H        2434           0       26568     0.00%
#  metal4         V        1226           0       26568     0.43%
#  metal5         H        1216           0       26568     0.00%
#  metal6         V        1226           0       26568     0.43%
#  metal7         H         405           0       26568     1.01%
#  metal8         V         408           0       26568     1.73%
#  metal9         H         154           8       26568     8.87%
#  metal10        V         118          46       26568    27.50%
#  --------------------------------------------------------------
#  Total                  11429       3.27%      265680    11.53%
#
#  54 nets (0.12%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Mon Apr  7 03:54:00 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1432.62 (MB), peak = 1802.18 (MB)
#
#Routing guide is on.
#
#Global routing initialization is done on Mon Apr  7 03:54:00 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1432.88 (MB), peak = 1802.18 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1434.57 (MB), peak = 1802.18 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1434.58 (MB), peak = 1802.18 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 258 (skipped).
#Total number of selected nets for routing = 54.
#Total number of unselected nets (but routable) for routing = 43514 (skipped).
#Total number of nets in the design = 43826.
#
#43514 skipped nets do not have any wires.
#54 routable nets have only global wires.
#54 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 54               0  
#------------------------------------------------
#        Total                 54               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                 54           12                19           43490  
#-------------------------------------------------------------------------------
#        Total                 54           12                19           43490  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  metal1        0(0.00%)   (0.00%)
#  metal2        0(0.00%)   (0.00%)
#  metal3        0(0.00%)   (0.00%)
#  metal4        0(0.00%)   (0.00%)
#  metal5        0(0.00%)   (0.00%)
#  metal6        0(0.00%)   (0.00%)
#  metal7        0(0.00%)   (0.00%)
#  metal8        0(0.00%)   (0.00%)
#  metal9        0(0.00%)   (0.00%)
#  metal10       0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 54
#Total wire length = 4784 um.
#Total half perimeter of net bounding box = 3770 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 460 um.
#Total wire length on LAYER metal3 = 2457 um.
#Total wire length on LAYER metal4 = 1709 um.
#Total wire length on LAYER metal5 = 158 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 2170
#Up-Via Summary (total 2170):
#           
#-----------------------
# metal1            874
# metal2            751
# metal3            513
# metal4             32
#-----------------------
#                  2170 
#
#Total number of involved priority nets 53
#Maximum src to sink distance for priority net 214.0
#Average of max src_to_sink distance for priority net 61.5
#Average of ave src_to_sink distance for priority net 33.4
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 5.88 (MB)
#Total memory = 1433.23 (MB)
#Peak memory = 1802.18 (MB)
#
#Finished global routing on Mon Apr  7 03:54:00 2025
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1428.66 (MB), peak = 1802.18 (MB)
#Start Track Assignment.
#Done with 531 horizontal wires in 5 hboxes and 563 vertical wires in 5 hboxes.
#Done with 521 horizontal wires in 5 hboxes and 557 vertical wires in 5 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 54
#Total wire length = 4911 um.
#Total half perimeter of net bounding box = 3770 um.
#Total wire length on LAYER metal1 = 209 um.
#Total wire length on LAYER metal2 = 406 um.
#Total wire length on LAYER metal3 = 2398 um.
#Total wire length on LAYER metal4 = 1737 um.
#Total wire length on LAYER metal5 = 161 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 2170
#Up-Via Summary (total 2170):
#           
#-----------------------
# metal1            874
# metal2            751
# metal3            513
# metal4             32
#-----------------------
#                  2170 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1434.60 (MB), peak = 1802.18 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 17.40 (MB)
#Total memory = 1434.60 (MB)
#Peak memory = 1802.18 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 11.0% of the total area was rechecked for DRC, and 30.5% required routing.
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1441.02 (MB), peak = 1802.18 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 54
#Total wire length = 4786 um.
#Total half perimeter of net bounding box = 3770 um.
#Total wire length on LAYER metal1 = 4 um.
#Total wire length on LAYER metal2 = 136 um.
#Total wire length on LAYER metal3 = 2506 um.
#Total wire length on LAYER metal4 = 1985 um.
#Total wire length on LAYER metal5 = 155 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 2452
#Up-Via Summary (total 2452):
#           
#-----------------------
# metal1            875
# metal2            848
# metal3            699
# metal4             30
#-----------------------
#                  2452 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 4.30 (MB)
#Total memory = 1438.90 (MB)
#Peak memory = 1802.18 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 4.30 (MB)
#Total memory = 1438.90 (MB)
#Peak memory = 1802.18 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 26.73 (MB)
#Total memory = 1426.58 (MB)
#Peak memory = 1802.18 (MB)
#Number of warnings = 22
#Total number of warnings = 27
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Apr  7 03:54:03 2025
#
% End globalDetailRoute (date=04/07 03:54:03, total cpu=0:00:04.6, real=0:00:05.0, peak res=1499.0M, current mem=1426.6M)
        NanoRoute done. (took cpu=0:00:04.6 real=0:00:04.6)
      Clock detailed routing done.
Checking guided vs. routed lengths for 54 nets...

**ERROR: (IMPCCOPT-5054):	Net clk is not completely connected after routing.
      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      50.000          27
        50.000     100.000          22
       100.000     150.000           4
       150.000     200.000           0
       200.000     250.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000          34
        0.000      2.000          15
        2.000      4.000           1
        4.000      6.000           1
        6.000      8.000           0
        8.000     10.000           1
       10.000     12.000           1
       12.000     14.000           1
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net clk (3 terminals)
    Guided length:  max path =   134.413um, total =   134.413um
    Routed length:  max path =     0.000um, total =     0.000um
    Deviation:      max path =   -100.000%,  total =   -100.000%

    Net CTS_51 (21 terminals)
    Guided length:  max path =    53.545um, total =    76.615um
    Routed length:  max path =    51.390um, total =    92.080um
    Deviation:      max path =    -4.025%,  total =    20.185%

    Net CTS_34 (19 terminals)
    Guided length:  max path =    60.295um, total =    74.575um
    Routed length:  max path =    60.920um, total =    83.040um
    Deviation:      max path =     1.037%,  total =    11.351%

    Net CTS_16 (20 terminals)
    Guided length:  max path =    49.315um, total =    78.080um
    Routed length:  max path =    54.450um, total =    78.700um
    Deviation:      max path =    10.413%,  total =     0.794%

    Net CTS_37 (18 terminals)
    Guided length:  max path =    69.295um, total =    92.525um
    Routed length:  max path =    69.890um, total =   101.920um
    Deviation:      max path =     0.859%,  total =    10.154%

    Net CTS_14 (24 terminals)
    Guided length:  max path =    49.485um, total =    71.885um
    Routed length:  max path =    50.720um, total =    78.290um
    Deviation:      max path =     2.496%,  total =     8.910%

    Net CTS_4 (20 terminals)
    Guided length:  max path =    52.195um, total =    87.470um
    Routed length:  max path =    56.550um, total =    83.720um
    Deviation:      max path =     8.344%,  total =    -4.287%

    Net CTS_1 (23 terminals)
    Guided length:  max path =    52.005um, total =    90.005um
    Routed length:  max path =    51.320um, total =    94.990um
    Deviation:      max path =    -1.317%,  total =     5.539%

    Net CTS_24 (22 terminals)
    Guided length:  max path =    44.635um, total =    79.695um
    Routed length:  max path =    43.860um, total =    84.060um
    Deviation:      max path =    -1.736%,  total =     5.477%

    Net CTS_33 (21 terminals)
    Guided length:  max path =    95.355um, total =   110.800um
    Routed length:  max path =    94.090um, total =   116.230um
    Deviation:      max path =    -1.327%,  total =     4.901%

Set FIXED routing status on 54 net(s)
Set FIXED placed status on 53 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1860.34 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1890.72 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1890.72 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 54  Num Prerouted Wires = 2884
[NR-eGR] Read numTotalNets=43568  numIgnoredNets=54
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 43514 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43514 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.03% H + 0.09% V. EstWL: 7.068362e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       106( 0.18%)         1( 0.00%)   ( 0.18%) 
[NR-eGR]  metal3  (3)        38( 0.06%)         2( 0.00%)   ( 0.07%) 
[NR-eGR]  metal4  (4)       218( 0.36%)         2( 0.00%)   ( 0.37%) 
[NR-eGR]  metal5  (5)        48( 0.08%)         0( 0.00%)   ( 0.08%) 
[NR-eGR]  metal6  (6)        26( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  metal7  (7)         7( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              443( 0.09%)         5( 0.00%)   ( 0.09%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.01% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1900.35 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1900.35 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1900.35 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1900.35 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1900.35 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 1900.35 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 5.900000e+00um, number of vias: 138646
[NR-eGR] metal2  (2V) length: 1.480540e+05um, number of vias: 167380
[NR-eGR] metal3  (3H) length: 2.491379e+05um, number of vias: 73744
[NR-eGR] metal4  (4V) length: 1.258954e+05um, number of vias: 22905
[NR-eGR] metal5  (5H) length: 8.408843e+04um, number of vias: 20106
[NR-eGR] metal6  (6V) length: 1.115851e+05um, number of vias: 2887
[NR-eGR] metal7  (7H) length: 1.359168e+04um, number of vias: 1537
[NR-eGR] metal8  (8V) length: 1.415136e+04um, number of vias: 14
[NR-eGR] metal9  (9H) length: 5.880000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.465155e+05um, number of vias: 427219
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.15 sec, Real: 1.15 sec, Curr Mem: 1900.35 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:01.2 real=0:00:01.2)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        54 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=54, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 43772 (unrouted=258, trialRouted=43514, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:06.2 real=0:00:06.2)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'MAC_512' of instances=35439 and nets=43826 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1900.352M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
  Clock tree timing engine global stage delay update for worst:setup.late...
  Clock tree timing engine global stage delay update for worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
    cell areas       : b=42.294um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.294um^2
    cell capacitance : b=47.323fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=47.323fF
    sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
    wire capacitance : top=0.000fF, trunk=173.923fF, leaf=337.487fF, total=511.410fF
    wire lengths     : top=0.000um, trunk=1562.583um, leaf=3223.980um, total=4786.563um
    hp wire lengths  : top=0.000um, trunk=1406.170um, leaf=2209.880um, total=3616.050um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.063ns count=15 avg=0.026ns sd=0.012ns min=0.003ns max=0.051ns {13 <= 0.038ns, 1 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
    Leaf  : target=0.063ns count=39 avg=0.052ns sd=0.006ns min=0.037ns max=0.060ns {2 <= 0.038ns, 12 <= 0.051ns, 17 <= 0.057ns, 8 <= 0.060ns, 0 <= 0.063ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: BUF_X1: 53 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/synth: insertion delay [min=0.223, max=0.270, avg=0.252, sd=0.009], skew [0.047 vs 0.048], 100% {0.223, 0.270} (wid=0.016 ws=0.011) (gid=0.259 gs=0.041)
  Skew group summary after routing clock trees:
    skew_group clk/synth: insertion delay [min=0.223, max=0.270, avg=0.252, sd=0.009], skew [0.047 vs 0.048], 100% {0.223, 0.270} (wid=0.016 ws=0.011) (gid=0.259 gs=0.041)
  CCOpt::Phase::Routing done. (took cpu=0:00:06.6 real=0:00:06.5)
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 54, tested: 54, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (initial upsizing):
      ============================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
        cell areas       : b=42.294um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.294um^2
        cell capacitance : b=47.323fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=47.323fF
        sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
        wire capacitance : top=0.000fF, trunk=173.923fF, leaf=337.487fF, total=511.410fF
        wire lengths     : top=0.000um, trunk=1562.583um, leaf=3223.980um, total=4786.563um
        hp wire lengths  : top=0.000um, trunk=1406.170um, leaf=2209.880um, total=3616.050um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.063ns count=15 avg=0.026ns sd=0.012ns min=0.003ns max=0.051ns {13 <= 0.038ns, 1 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
        Leaf  : target=0.063ns count=39 avg=0.052ns sd=0.006ns min=0.037ns max=0.060ns {2 <= 0.038ns, 12 <= 0.051ns, 17 <= 0.057ns, 8 <= 0.060ns, 0 <= 0.063ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: BUF_X1: 53 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/synth: insertion delay [min=0.223, max=0.270, avg=0.252, sd=0.009], skew [0.047 vs 0.048], 100% {0.223, 0.270} (wid=0.016 ws=0.011) (gid=0.259 gs=0.041)
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/synth: insertion delay [min=0.223, max=0.270, avg=0.252, sd=0.009], skew [0.047 vs 0.048], 100% {0.223, 0.270} (wid=0.016 ws=0.011) (gid=0.259 gs=0.041)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 54, tested: 54, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
        cell areas       : b=42.294um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.294um^2
        cell capacitance : b=47.323fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=47.323fF
        sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
        wire capacitance : top=0.000fF, trunk=173.923fF, leaf=337.487fF, total=511.410fF
        wire lengths     : top=0.000um, trunk=1562.583um, leaf=3223.980um, total=4786.563um
        hp wire lengths  : top=0.000um, trunk=1406.170um, leaf=2209.880um, total=3616.050um
      Clock DAG net violations after 'PostConditioning Fixing DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.063ns count=15 avg=0.026ns sd=0.012ns min=0.003ns max=0.051ns {13 <= 0.038ns, 1 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
        Leaf  : target=0.063ns count=39 avg=0.052ns sd=0.006ns min=0.037ns max=0.060ns {2 <= 0.038ns, 12 <= 0.051ns, 17 <= 0.057ns, 8 <= 0.060ns, 0 <= 0.063ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: BUF_X1: 53 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/synth: insertion delay [min=0.223, max=0.270, avg=0.252, sd=0.009], skew [0.047 vs 0.048], 100% {0.223, 0.270} (wid=0.016 ws=0.011) (gid=0.259 gs=0.041)
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/synth: insertion delay [min=0.223, max=0.270, avg=0.252, sd=0.009], skew [0.047 vs 0.048], 100% {0.223, 0.270} (wid=0.016 ws=0.011) (gid=0.259 gs=0.041)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 54, nets tested: 54, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
      cell areas       : b=42.294um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.294um^2
      cell capacitance : b=47.323fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=47.323fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=173.923fF, leaf=337.487fF, total=511.410fF
      wire lengths     : top=0.000um, trunk=1562.583um, leaf=3223.980um, total=4786.563um
      hp wire lengths  : top=0.000um, trunk=1406.170um, leaf=2209.880um, total=3616.050um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.063ns count=15 avg=0.026ns sd=0.012ns min=0.003ns max=0.051ns {13 <= 0.038ns, 1 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
      Leaf  : target=0.063ns count=39 avg=0.052ns sd=0.006ns min=0.037ns max=0.060ns {2 <= 0.038ns, 12 <= 0.051ns, 17 <= 0.057ns, 8 <= 0.060ns, 0 <= 0.063ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: BUF_X1: 53 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/synth: insertion delay [min=0.223, max=0.270, avg=0.252, sd=0.009], skew [0.047 vs 0.048], 100% {0.223, 0.270} (wid=0.016 ws=0.011) (gid=0.259 gs=0.041)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/synth: insertion delay [min=0.223, max=0.270, avg=0.252, sd=0.009], skew [0.047 vs 0.048], 100% {0.223, 0.270} (wid=0.016 ws=0.011) (gid=0.259 gs=0.041)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      PRO Statistics: Fix Skew (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
        cell areas       : b=42.294um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.294um^2
        cell capacitance : b=47.323fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=47.323fF
        sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
        wire capacitance : top=0.000fF, trunk=173.923fF, leaf=337.487fF, total=511.410fF
        wire lengths     : top=0.000um, trunk=1562.583um, leaf=3223.980um, total=4786.563um
        hp wire lengths  : top=0.000um, trunk=1406.170um, leaf=2209.880um, total=3616.050um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.063ns count=15 avg=0.026ns sd=0.012ns min=0.003ns max=0.051ns {13 <= 0.038ns, 1 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
        Leaf  : target=0.063ns count=39 avg=0.052ns sd=0.006ns min=0.037ns max=0.060ns {2 <= 0.038ns, 12 <= 0.051ns, 17 <= 0.057ns, 8 <= 0.060ns, 0 <= 0.063ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: BUF_X1: 53 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/synth: insertion delay [min=0.223, max=0.270, avg=0.252, sd=0.009], skew [0.047 vs 0.048], 100% {0.223, 0.270} (wid=0.016 ws=0.011) (gid=0.259 gs=0.041)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/synth: insertion delay [min=0.223, max=0.270, avg=0.252, sd=0.009], skew [0.047 vs 0.048], 100% {0.223, 0.270} (wid=0.016 ws=0.011) (gid=0.259 gs=0.041)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
    Set dirty flag on 0 instances, 0 nets
  PostConditioning done.
Net route status summary:
  Clock:        54 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=54, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 43772 (unrouted=258, trialRouted=43514, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for worst:setup.late...
  Clock tree timing engine global stage delay update for worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
    cell areas       : b=42.294um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.294um^2
    cell capacitance : b=47.323fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=47.323fF
    sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
    wire capacitance : top=0.000fF, trunk=173.923fF, leaf=337.487fF, total=511.410fF
    wire lengths     : top=0.000um, trunk=1562.583um, leaf=3223.980um, total=4786.563um
    hp wire lengths  : top=0.000um, trunk=1406.170um, leaf=2209.880um, total=3616.050um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.063ns count=15 avg=0.026ns sd=0.012ns min=0.003ns max=0.051ns {13 <= 0.038ns, 1 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
    Leaf  : target=0.063ns count=39 avg=0.052ns sd=0.006ns min=0.037ns max=0.060ns {2 <= 0.038ns, 12 <= 0.051ns, 17 <= 0.057ns, 8 <= 0.060ns, 0 <= 0.063ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: BUF_X1: 53 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/synth: insertion delay [min=0.223, max=0.270, avg=0.252, sd=0.009], skew [0.047 vs 0.048], 100% {0.223, 0.270} (wid=0.016 ws=0.011) (gid=0.259 gs=0.041)
  Skew group summary after post-conditioning:
    skew_group clk/synth: insertion delay [min=0.223, max=0.270, avg=0.252, sd=0.009], skew [0.047 vs 0.048], 100% {0.223, 0.270} (wid=0.016 ws=0.011) (gid=0.259 gs=0.041)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.2 real=0:00:00.2)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ------------------------------------------------------------
  Cell type                     Count    Area      Capacitance
  ------------------------------------------------------------
  Buffers                        53      42.294      47.323
  Inverters                       0       0.000       0.000
  Integrated Clock Gates          0       0.000       0.000
  Non-Integrated Clock Gates      0       0.000       0.000
  Clock Logic                     0       0.000       0.000
  All                            53      42.294      47.323
  ------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk     1562.583
  Leaf      3223.980
  Total     4786.563
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       1406.170
  Leaf        2209.880
  Total       3616.050
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  ---------------------------------------
  Type     Gate       Wire       Total
  ---------------------------------------
  Top        0.000      0.000       0.000
  Trunk     47.323    173.923     221.245
  Leaf     688.790    337.487    1026.277
  Total    736.113    511.410    1247.523
  ---------------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  ----------------------------------------------------------
  Count    Total      Average    Std. Dev.    Min      Max
  ----------------------------------------------------------
   768     688.790     0.897       0.000      0.897    0.897
  ----------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                Over Target
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.063      15       0.026       0.012      0.003    0.051    {13 <= 0.038ns, 1 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}          -
  Leaf        0.063      39       0.052       0.006      0.037    0.060    {2 <= 0.038ns, 12 <= 0.051ns, 17 <= 0.057ns, 8 <= 0.060ns, 0 <= 0.063ns}         -
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ---------------------------------------
  Name      Type      Inst     Inst Area 
                      Count    (um^2)
  ---------------------------------------
  BUF_X1    buffer     53        42.294
  ---------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner         Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------
  worst:setup.late    clk/synth     0.223     0.270     0.047       0.048         0.011           0.004           0.252        0.009     100% {0.223, 0.270}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner         Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------
  worst:setup.late    clk/synth     0.223     0.270     0.047       0.048         0.011           0.004           0.252        0.009     100% {0.223, 0.270}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1946.05)
Total number of fetched objects 44592
Total number of fetched objects 44592
End delay calculation. (MEM=1969.02 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1969.02 CPU=0:00:02.1 REAL=0:00:02.0)
	Clock: clk, View: fast, Ideal Latency: 0, Propagated Latency: 0.172457
	 Executing: set_clock_latency -source -early -min -rise -0.172457 [get_pins clk]
	Clock: clk, View: fast, Ideal Latency: 0, Propagated Latency: 0.172457
	 Executing: set_clock_latency -source -late -min -rise -0.172457 [get_pins clk]
	Clock: clk, View: fast, Ideal Latency: 0, Propagated Latency: 0.151117
	 Executing: set_clock_latency -source -early -min -fall -0.151117 [get_pins clk]
	Clock: clk, View: fast, Ideal Latency: 0, Propagated Latency: 0.151117
	 Executing: set_clock_latency -source -late -min -fall -0.151117 [get_pins clk]
	Clock: clk, View: worst, Ideal Latency: 0, Propagated Latency: 0.250665
	 Executing: set_clock_latency -source -early -max -rise -0.250665 [get_pins clk]
	Clock: clk, View: worst, Ideal Latency: 0, Propagated Latency: 0.250665
	 Executing: set_clock_latency -source -late -max -rise -0.250665 [get_pins clk]
	Clock: clk, View: worst, Ideal Latency: 0, Propagated Latency: 0.217532
	 Executing: set_clock_latency -source -early -max -fall -0.217532 [get_pins clk]
	Clock: clk, View: worst, Ideal Latency: 0, Propagated Latency: 0.217532
	 Executing: set_clock_latency -source -late -max -fall -0.217532 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:04.7 real=0:00:04.6)
Clock DAG stats after update timingGraph:
  cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
  cell areas       : b=42.294um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.294um^2
  cell capacitance : b=47.323fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=47.323fF
  sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
  wire capacitance : top=0.000fF, trunk=173.923fF, leaf=337.487fF, total=511.410fF
  wire lengths     : top=0.000um, trunk=1562.583um, leaf=3223.980um, total=4786.563um
  hp wire lengths  : top=0.000um, trunk=1406.170um, leaf=2209.880um, total=3616.050um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.063ns count=15 avg=0.026ns sd=0.012ns min=0.003ns max=0.051ns {13 <= 0.038ns, 1 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
  Leaf  : target=0.063ns count=39 avg=0.052ns sd=0.006ns min=0.037ns max=0.060ns {2 <= 0.038ns, 12 <= 0.051ns, 17 <= 0.057ns, 8 <= 0.060ns, 0 <= 0.063ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: BUF_X1: 53 
Primary reporting skew groups after update timingGraph:
  skew_group clk/synth: insertion delay [min=0.223, max=0.270, avg=0.252, sd=0.009], skew [0.047 vs 0.048], 100% {0.223, 0.270} (wid=0.016 ws=0.011) (gid=0.259 gs=0.041)
Skew group summary after update timingGraph:
  skew_group clk/synth: insertion delay [min=0.223, max=0.270, avg=0.252, sd=0.009], skew [0.047 vs 0.048], 100% {0.223, 0.270} (wid=0.016 ws=0.011) (gid=0.259 gs=0.041)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:04.7 real=0:00:04.7)
Runtime done. (took cpu=0:00:23.6 real=0:00:23.5)
Runtime Summary
===============
Clock Runtime:  (28%) Core CTS           6.78 (Init 1.90, Construction 1.20, Implementation 2.59, eGRPC 0.68, PostConditioning 0.22, Other 0.18)
Clock Runtime:  (34%) CTS services       8.18 (RefinePlace 1.90, EarlyGlobalClock 0.87, NanoRoute 4.58, ExtractRC 0.83, TimingAnalysis 0.00)
Clock Runtime:  (36%) Other CTS          8.51 (Init 1.44, CongRepair/EGR-DP 2.43, TimingUpdate 4.64, Other 0.00)
Clock Runtime: (100%) Total             23.46

Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1403.4M, totSessionCpu=0:34:19 **
**WARN: (IMPOPT-576):	771 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	A_in[127] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[126] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[125] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[124] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[123] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[122] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[121] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[120] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[119] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[118] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[117] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[116] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[115] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[114] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[113] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[112] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[111] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[110] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[109] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[108] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1433.8M, totSessionCpu=0:34:21 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1843.7M)
Compute RC Scale Done ...
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2006.16)
Total number of fetched objects 44592
End delay calculation. (MEM=1988.88 CPU=0:00:05.9 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1988.88 CPU=0:00:06.9 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:07.9 real=0:00:08.0 totSessionCpu=0:34:31 mem=1988.9M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.019  |  0.019  |  3.496  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.139%
------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 1539.8M, totSessionCpu=0:34:31 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1917.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1917.1M) ***
*** Starting optimizing excluded clock nets MEM= 1917.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1917.1M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 54 nets with fixed/cover wires excluded.
Info: 54 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:34:32.2/6:04:55.5 (0.1), mem = 1917.1M
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    70.14%|        -|   0.000|   0.000|   0:00:00.0| 1960.2M|
|    70.14%|        -|   0.000|   0.000|   0:00:00.0| 1979.3M|
+----------+---------+--------+--------+------------+--------+

*** Finish post-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1979.3M) ***
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         54 | default  |
| metal4 (z=4)  |         12 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) have violations which can't be fixed by DRV optimization.

HFNFixing failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

*** DrvOpt [finish] : cpu/real = 0:00:03.4/0:00:03.4 (1.0), totSession cpu/real = 0:34:35.7/6:04:59.0 (0.1), mem = 1960.2M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 54 nets with fixed/cover wires excluded.
Info: 54 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:34:36.1/6:04:59.4 (0.1), mem = 1960.2M
*info: 54 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*info: 54 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+---------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+--------+----------+------------+--------+----------+---------+---------------------+
|   0.000|   0.000|    70.14%|   0:00:00.0| 1979.3M|     worst|       NA| NA                  |
+--------+--------+----------+------------+--------+----------+---------+---------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1979.3M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1979.3M) ***
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         54 | default  |
| metal4 (z=4)  |         12 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:03.4/0:00:03.4 (1.0), totSession cpu/real = 0:34:39.5/6:05:02.8 (0.1), mem = 1960.2M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 54 nets with fixed/cover wires excluded.
Info: 54 clock nets excluded from IPO operation.
Info: 54 nets with fixed/cover wires excluded.
Info: 54 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:34:40.6/6:05:03.9 (0.1), mem = 1959.3M
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.017  TNS Slack 0.000 Density 70.14
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    70.14%|        -|   0.017|   0.000|   0:00:00.0| 1959.3M|
|    70.14%|        0|   0.017|   0.000|   0:00:02.0| 1978.4M|
|    70.14%|        5|   0.017|   0.000|   0:00:01.0| 2002.0M|
|    70.14%|        1|   0.017|   0.000|   0:00:00.0| 2002.0M|
|    70.14%|        4|   0.017|   0.000|   0:00:01.0| 2002.0M|
|    70.14%|        0|   0.017|   0.000|   0:00:00.0| 2002.0M|
|    70.14%|        0|   0.017|   0.000|   0:00:00.0| 2002.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.017  TNS Slack 0.000 Density 70.14
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         54 | default  |
| metal4 (z=4)  |          7 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:04.6) (real = 0:00:05.0) **
*** Starting refinePlace (0:34:45 mem=2002.0M) ***
Total net bbox length = 8.667e+05 (4.532e+05 4.135e+05) (ext = 2.568e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2002.0MB
Summary Report:
Instances move: 0 (out of 35385 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.667e+05 (4.532e+05 4.135e+05) (ext = 2.568e+05)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2002.0MB
*** Finished refinePlace (0:34:45 mem=2002.0M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2002.0M) ***

*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=2002.0M) ***
*** AreaOpt [finish] : cpu/real = 0:00:05.3/0:00:05.3 (1.0), totSession cpu/real = 0:34:45.9/6:05:09.2 (0.1), mem = 2002.0M
End: Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1940.93M, totSessionCpu=0:34:46).
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1972.80 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1972.80 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 54  Num Prerouted Wires = 2884
[NR-eGR] Read numTotalNets=43567  numIgnoredNets=54
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 43513 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43513 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.03% H + 0.09% V. EstWL: 7.068376e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       110( 0.18%)         1( 0.00%)   ( 0.19%) 
[NR-eGR]  metal3  (3)        36( 0.06%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]  metal4  (4)       217( 0.36%)         3( 0.01%)   ( 0.37%) 
[NR-eGR]  metal5  (5)        39( 0.07%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]  metal6  (6)        29( 0.05%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]  metal7  (7)         7( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              438( 0.09%)         4( 0.00%)   ( 0.09%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.01% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1982.43 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1982.43 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1982.43 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1982.43 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1982.43 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 1982.43 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 5.900000e+00um, number of vias: 138644
[NR-eGR] metal2  (2V) length: 1.487634e+05um, number of vias: 167521
[NR-eGR] metal3  (3H) length: 2.499206e+05um, number of vias: 73703
[NR-eGR] metal4  (4V) length: 1.261070e+05um, number of vias: 22623
[NR-eGR] metal5  (5H) length: 8.339978e+04um, number of vias: 20055
[NR-eGR] metal6  (6V) length: 1.109262e+05um, number of vias: 2859
[NR-eGR] metal7  (7H) length: 1.345390e+04um, number of vias: 1506
[NR-eGR] metal8  (8V) length: 1.391992e+04um, number of vias: 8
[NR-eGR] metal9  (9H) length: 3.360000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.465001e+05um, number of vias: 426919
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.35 sec, Real: 1.34 sec, Curr Mem: 1967.70 MB )
Extraction called for design 'MAC_512' of instances=35438 and nets=43825 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1967.699M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1965.7)
Total number of fetched objects 44591
End delay calculation. (MEM=1989.32 CPU=0:00:06.0 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1989.32 CPU=0:00:07.0 REAL=0:00:07.0)
Begin: GigaOpt postEco DRV Optimization
Info: 54 nets with fixed/cover wires excluded.
Info: 54 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:34:57.5/6:05:20.8 (0.1), mem = 1989.3M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     7|    82|    -0.01|     4|     4|    -0.00|     0|     0|     0|     0|     0.02|     0.00|       0|       0|       0|  70.14|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.02|     0.00|       5|       0|       4|  70.14| 0:00:00.0|  2059.5M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.02|     0.00|       0|       0|       0|  70.14| 0:00:00.0|  2059.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         54 | default  |
| metal4 (z=4)  |         13 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=2059.5M) ***

*** DrvOpt [finish] : cpu/real = 0:00:04.0/0:00:04.0 (1.0), totSession cpu/real = 0:35:01.5/6:05:24.8 (0.1), mem = 2040.4M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:35:02 mem=2040.4M) ***
Density distribution unevenness ratio = 6.476%
Move report: Detail placement moves 6 insts, mean move: 1.68 um, max move: 2.73 um
	Max move on inst (FE_OFC4845_FE_OFN395155_B_reg_79): (55.48, 38.08) --> (56.81, 36.68)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 2040.4MB
Summary Report:
Instances move: 6 (out of 35390 movable)
Instances flipped: 0
Mean displacement: 1.68 um
Max displacement: 2.73 um (Instance: FE_OFC4845_FE_OFN395155_B_reg_79) (55.48, 38.08) -> (56.81, 36.68)
	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X2
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2040.4MB
*** Finished refinePlace (0:35:02 mem=2040.4M) ***

Active setup views:
 worst
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'MAC_512' of instances=35443 and nets=43830 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2025.672M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2023.67)
Total number of fetched objects 44596
End delay calculation. (MEM=2008.4 CPU=0:00:06.2 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=2008.4 CPU=0:00:07.1 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:08.8 real=0:00:09.0 totSessionCpu=0:35:12 mem=2008.4M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:52, real = 0:00:52, mem = 1563.5M, totSessionCpu=0:35:12 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.019  |  0.019  |  3.495  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.141%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:53, real = 0:00:54, mem = 1563.9M, totSessionCpu=0:35:13 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          5  The Cap table file is not specified. Thi...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-665         771  %s : Net has unplaced terms or is connec...
WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
ERROR     IMPCCOPT-5054        1  Net %s is not completely connected after...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 782 warning(s), 1 error(s)

#% End ccopt_design (date=04/07 03:55:03, total cpu=0:01:17, real=0:01:17, peak res=1563.5M, current mem=1469.5M)
<CMD> getCTSMode -engine -quiet
<CMD> ctd_win -side none -id ctd_window
Clock tree timing engine global stage delay update for worst:setup.late...
Clock tree timing engine global stage delay update for worst:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1464.7M, totSessionCpu=0:35:35 **
**WARN: (IMPOPT-576):	771 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: User settings:
setDesignMode -process                    45
setExtractRCMode -coupling_c_th           0.1
setExtractRCMode -engine                  preRoute
setExtractRCMode -relative_c_th           1
setExtractRCMode -total_c_th              0
setUsefulSkewMode -ecoRoute               false
setDelayCalMode -enable_high_fanout       true
setDelayCalMode -eng_copyNetPropToNewNet  true
setDelayCalMode -ignoreNetLoad            false
setOptMode -activeSetupViews              { worst }
setOptMode -autoSetupViews                { worst}
setOptMode -autoTDGRSetupViews            { worst}
setOptMode -drcMargin                     0
setOptMode -fixCap                        true
setOptMode -fixDrc                        true
setOptMode -fixFanoutLoad                 false
setOptMode -fixTran                       true
setOptMode -optimizeFF                    true
setOptMode -preserveAllSequential         false
setOptMode -setupTargetSlack              0
setAnalysisMode -analysisType             bcwc
setAnalysisMode -checkType                setup
setAnalysisMode -clkSrcPath               true
setAnalysisMode -clockPropagation         sdcControl
setAnalysisMode -usefulSkew               true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	A_in[127] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[126] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[125] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[124] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[123] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[122] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[121] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[120] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[119] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[118] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[117] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[116] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[115] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[114] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[113] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[112] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[111] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[110] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[109] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[108] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1472.1M, totSessionCpu=0:35:37 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1929.0M)
Compute RC Scale Done ...

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.019  |  0.019  |  3.495  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.141%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1546.2M, totSessionCpu=0:35:39 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1935.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1935.9M) ***
*** Starting optimizing excluded clock nets MEM= 1935.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1935.9M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 54 nets with fixed/cover wires excluded.
Info: 54 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:35:40.0/6:13:21.7 (0.1), mem = 1935.9M
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    70.14%|        -|   0.000|   0.000|   0:00:00.0| 1963.0M|
|    70.14%|        -|   0.000|   0.000|   0:00:00.0| 1982.1M|
+----------+---------+--------+--------+------------+--------+

*** Finish post-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1982.1M) ***
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         54 | default  |
| metal4 (z=4)  |         13 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) have violations which can't be fixed by DRV optimization.

HFNFixing failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

*** DrvOpt [finish] : cpu/real = 0:00:03.5/0:00:03.5 (1.0), totSession cpu/real = 0:35:43.4/6:13:25.1 (0.1), mem = 1963.0M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 54 nets with fixed/cover wires excluded.
Info: 54 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:35:43.9/6:13:25.6 (0.1), mem = 1963.0M
*info: 54 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*info: 54 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+---------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+--------+----------+------------+--------+----------+---------+---------------------+
|   0.000|   0.000|    70.14%|   0:00:00.0| 1982.1M|     worst|       NA| NA                  |
+--------+--------+----------+------------+--------+----------+---------+---------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1982.1M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1982.1M) ***
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         54 | default  |
| metal4 (z=4)  |         13 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:03.3/0:00:03.3 (1.0), totSession cpu/real = 0:35:47.3/6:13:29.0 (0.1), mem = 1963.0M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 54 nets with fixed/cover wires excluded.
Info: 54 clock nets excluded from IPO operation.
Info: 54 nets with fixed/cover wires excluded.
Info: 54 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:35:48.4/6:13:30.1 (0.1), mem = 1962.1M
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.017  TNS Slack 0.000 Density 70.14
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    70.14%|        -|   0.017|   0.000|   0:00:00.0| 1962.1M|
|    70.14%|        0|   0.017|   0.000|   0:00:02.0| 1981.1M|
|    70.14%|        4|   0.017|   0.000|   0:00:01.0| 2004.8M|
|    70.14%|        1|   0.017|   0.000|   0:00:00.0| 2004.8M|
|    70.14%|        4|   0.017|   0.000|   0:00:01.0| 2004.8M|
|    70.14%|        0|   0.017|   0.000|   0:00:00.0| 2004.8M|
|    70.14%|        0|   0.017|   0.000|   0:00:00.0| 2004.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.017  TNS Slack 0.000 Density 70.14
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         54 | default  |
| metal4 (z=4)  |          9 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:04.5) (real = 0:00:05.0) **
*** Starting refinePlace (0:35:53 mem=2004.8M) ***
Total net bbox length = 8.671e+05 (4.534e+05 4.137e+05) (ext = 2.568e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2004.8MB
Summary Report:
Instances move: 0 (out of 35389 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.671e+05 (4.534e+05 4.137e+05) (ext = 2.568e+05)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2004.8MB
*** Finished refinePlace (0:35:53 mem=2004.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2004.8M) ***

*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=2004.8M) ***
*** AreaOpt [finish] : cpu/real = 0:00:05.1/0:00:05.1 (1.0), totSession cpu/real = 0:35:53.5/6:13:35.2 (0.1), mem = 2004.8M
End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:06, mem=1943.67M, totSessionCpu=0:35:54).
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1975.55 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1975.55 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 54  Num Prerouted Wires = 2884
[NR-eGR] Read numTotalNets=43571  numIgnoredNets=54
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43517 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43517 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.03% H + 0.09% V. EstWL: 7.068418e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       112( 0.19%)         2( 0.00%)   ( 0.19%) 
[NR-eGR]  metal3  (3)        38( 0.06%)         3( 0.01%)   ( 0.07%) 
[NR-eGR]  metal4  (4)       204( 0.34%)         5( 0.01%)   ( 0.35%) 
[NR-eGR]  metal5  (5)        44( 0.07%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]  metal6  (6)        29( 0.05%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]  metal7  (7)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              429( 0.09%)        10( 0.00%)   ( 0.09%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.01% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1985.18 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1985.18 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1985.18 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1985.18 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1985.18 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 1985.18 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 5.900000e+00um, number of vias: 138652
[NR-eGR] metal2  (2V) length: 1.489152e+05um, number of vias: 167565
[NR-eGR] metal3  (3H) length: 2.492746e+05um, number of vias: 73728
[NR-eGR] metal4  (4V) length: 1.257046e+05um, number of vias: 22830
[NR-eGR] metal5  (5H) length: 8.396906e+04um, number of vias: 20160
[NR-eGR] metal6  (6V) length: 1.114110e+05um, number of vias: 2861
[NR-eGR] metal7  (7H) length: 1.361775e+04um, number of vias: 1495
[NR-eGR] metal8  (8V) length: 1.362903e+04um, number of vias: 8
[NR-eGR] metal9  (9H) length: 3.360000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.465305e+05um, number of vias: 427299
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.34 sec, Real: 1.35 sec, Curr Mem: 1970.45 MB )
Extraction called for design 'MAC_512' of instances=35442 and nets=43829 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1970.445M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1968.45)
Total number of fetched objects 44595
End delay calculation. (MEM=1991.33 CPU=0:00:05.9 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1991.33 CPU=0:00:06.8 REAL=0:00:07.0)
Begin: GigaOpt postEco DRV Optimization
Info: 54 nets with fixed/cover wires excluded.
Info: 54 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:36:05.0/6:13:46.6 (0.1), mem = 1991.3M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     3|    21|    -0.00|     5|     5|    -0.00|     0|     0|     0|     0|     0.02|     0.00|       0|       0|       0|  70.14|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.02|     0.00|       2|       0|       3|  70.14| 0:00:00.0|  2061.5M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.02|     0.00|       0|       0|       0|  70.14| 0:00:00.0|  2061.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         54 | default  |
| metal4 (z=4)  |         13 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=2061.5M) ***

*** DrvOpt [finish] : cpu/real = 0:00:03.9/0:00:03.9 (1.0), totSession cpu/real = 0:36:08.9/6:13:50.6 (0.1), mem = 2042.4M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:36:09 mem=2042.4M) ***
Density distribution unevenness ratio = 6.476%
Move report: Detail placement moves 2 insts, mean move: 1.46 um, max move: 2.73 um
	Max move on inst (FE_OFC4850_B_reg_45): (59.09, 52.08) --> (60.42, 50.68)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2042.4MB
Summary Report:
Instances move: 2 (out of 35391 movable)
Instances flipped: 0
Mean displacement: 1.46 um
Max displacement: 2.73 um (Instance: FE_OFC4850_B_reg_45) (59.09, 52.08) -> (60.42, 50.68)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X1
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2042.4MB
*** Finished refinePlace (0:36:09 mem=2042.4M) ***

Active setup views:
 worst
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'MAC_512' of instances=35444 and nets=43831 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2027.680M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2025.68)
Total number of fetched objects 44597
End delay calculation. (MEM=2010.41 CPU=0:00:06.0 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=2010.41 CPU=0:00:07.0 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:08.6 real=0:00:09.0 totSessionCpu=0:36:19 mem=2010.4M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:44, real = 0:00:44, mem = 1561.9M, totSessionCpu=0:36:19 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.016  |  0.016  |  3.496  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.141%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:45, real = 0:00:45, mem = 1562.2M, totSessionCpu=0:36:20 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1469.4M, totSessionCpu=0:36:20 **
**WARN: (IMPOPT-576):	771 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: User settings:
setDesignMode -process                    45
setExtractRCMode -coupling_c_th           0.1
setExtractRCMode -engine                  preRoute
setExtractRCMode -relative_c_th           1
setExtractRCMode -total_c_th              0
setUsefulSkewMode -ecoRoute               false
setDelayCalMode -enable_high_fanout       true
setDelayCalMode -eng_copyNetPropToNewNet  true
setDelayCalMode -ignoreNetLoad            false
setOptMode -activeSetupViews              { worst }
setOptMode -autoSetupViews                { worst}
setOptMode -autoTDGRSetupViews            { worst}
setOptMode -drcMargin                     0
setOptMode -fixCap                        true
setOptMode -fixDrc                        true
setOptMode -fixFanoutLoad                 false
setOptMode -fixTran                       true
setOptMode -optimizeFF                    true
setOptMode -preserveAllSequential         false
setOptMode -setupTargetSlack              0
setAnalysisMode -analysisType             bcwc
setAnalysisMode -checkType                setup
setAnalysisMode -clkSrcPath               true
setAnalysisMode -clockPropagation         sdcControl
setAnalysisMode -usefulSkew               true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-665):	A_in[127] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[126] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[125] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[124] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[123] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[122] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[121] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[120] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[119] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[118] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[117] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[116] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[115] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[114] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[113] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[112] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[111] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[110] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[109] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[108] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1474.0M, totSessionCpu=0:36:21 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1882.4M)
Compute RC Scale Done ...
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:36:23 mem=2028.9M ***
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_3137_nc-csuaf4-l01.apporto.com_c11879_csufresno_D2azN9/opt_timing_graph_pGwGL5/timingGraph.tgz -dir /tmp/innovus_temp_3137_nc-csuaf4-l01.apporto.com_c11879_csufresno_D2azN9/opt_timing_graph_pGwGL5 -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2012.14)
*** Calculating scaling factor for fast libraries using the default operating condition of each library.
Total number of fetched objects 44597
End delay calculation. (MEM=1996.87 CPU=0:00:06.0 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1996.87 CPU=0:00:07.0 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:07.6 real=0:00:07.0 totSessionCpu=0:36:34 mem=1996.9M)

Active hold views:
 fast
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:11.5 real=0:00:12.0 totSessionCpu=0:36:34 mem=2012.1M ***
Done building hold timer [45321 node(s), 67340 edge(s), 1 view(s)] (fixHold) cpu=0:00:12.8 real=0:00:13.0 totSessionCpu=0:36:36 mem=2012.1M ***
Running 'restoreTimingGraph -file /tmp/innovus_temp_3137_nc-csuaf4-l01.apporto.com_c11879_csufresno_D2azN9/opt_timing_graph_pGwGL5/timingGraph.tgz -dir /tmp/innovus_temp_3137_nc-csuaf4-l01.apporto.com_c11879_csufresno_D2azN9/opt_timing_graph_pGwGL5 -prefix timingGraph'
Done restoreTimingGraph
Done building cte setup timing graph (fixHold) cpu=0:00:13.4 real=0:00:14.0 totSessionCpu=0:36:36 mem=2018.1M ***

*Info: minBufDelay = 20.2 ps, libStdDelay = 8.4 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: worst

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst
Hold  views included:
 fast

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.016  |  0.016  |  3.496  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.201  | -0.120  | -0.201  |
|           TNS (ns):|-222.815 | -77.446 |-196.382 |
|    Violating Paths:|  1536   |   754   |  1536   |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.141%
------------------------------------------------------------
**optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 1610.9M, totSessionCpu=0:36:38 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:36:37.8/6:14:19.7 (0.1), mem = 2002.1M
*info: Run optDesign holdfix with 1 thread.
Info: 54 nets with fixed/cover wires excluded.
Info: 54 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:15.3 real=0:00:16.0 totSessionCpu=0:36:38 mem=2021.2M density=70.141% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.201|  -222.81|    1536|          0|       0(     0)|    70.14%|   0:00:00.0|  2032.2M|
|   1|  -0.201|  -222.81|    1536|          0|       0(     0)|    70.14%|   0:00:00.0|  2051.3M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.201|  -222.81|    1536|          0|       0(     0)|    70.14%|   0:00:00.0|  2051.3M|
|   1|  -0.201|  -209.73|    1536|       1303|       0(     0)|    71.23%|   0:00:06.0|  2086.0M|
|   2|  -0.201|  -198.67|    1536|       1101|       0(     0)|    72.14%|   0:00:06.0|  2099.2M|
|   3|  -0.201|  -188.08|    1533|        892|       0(     0)|    72.94%|   0:00:04.0|  2099.2M|
|   4|  -0.201|  -178.75|    1487|        683|       0(     0)|    73.54%|   0:00:03.0|  2099.2M|
|   5|  -0.201|  -171.80|    1339|        496|      10(     0)|    73.96%|   0:00:02.0|  2099.2M|
|   6|  -0.201|  -167.05|    1270|        333|       1(     0)|    74.23%|   0:00:02.0|  2099.2M|
|   7|  -0.201|  -163.83|    1077|        265|       1(     0)|    74.44%|   0:00:01.0|  2099.2M|
|   8|  -0.201|  -163.65|    1003|         73|       1(     0)|    74.49%|   0:00:00.0|  2099.2M|
|   9|  -0.201|  -163.65|    1003|          0|       0(     0)|    74.49%|   0:00:00.0|  2099.2M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+

*info:    Total 5146 cells added for Phase I
*info:    Total 13 instances resized for Phase I

Phase II ......
Executing transform: AddBuffer
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.201|  -163.65|    1003|          0|       0(     0)|    74.49%|   0:00:00.0|  2099.2M|
|   1|  -0.201|  -163.65|    1003|          0|       0(     0)|    74.49%|   0:00:01.0|  2099.2M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+

Phase IV ......
Executing transform: AddBuffer
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.201|  -163.65|    1003|          0|       0(     0)|    74.49%|   0:00:00.0|  2099.2M|
|   1|  -0.201|  -162.09|    1003|        116|       0(     0)|    74.60%|   0:00:01.0|  2099.2M|
|   2|  -0.201|  -161.51|    1003|         45|       0(     0)|    74.64%|   0:00:00.0|  2099.2M|
|   3|  -0.201|  -161.39|    1003|          9|       0(     0)|    74.65%|   0:00:00.0|  2099.2M|
|   4|  -0.201|  -161.29|    1003|          7|       0(     0)|    74.65%|   0:00:01.0|  2099.2M|
|   5|  -0.201|  -161.29|    1003|          0|       0(     0)|    74.65%|   0:00:00.0|  2099.2M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+

*info:    Total 177 cells added for Phase IV


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 909 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:   237 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
*info:   672 net(s): Could not be fixed because of setup WNS degradation on specific instance.

Resizing failure reasons
------------------------------------------------
*info:     4 net(s): Could not be fixed because of setup WNS degradation on specific instance.
*info:    11 net(s): Could not be fixed because of hold slack degradation.
*info:   464 net(s): Could not be fixed because instance couldn't be resized.


*** Finished Core Fixing (fixHold) cpu=0:00:46.8 real=0:00:47.0 totSessionCpu=0:37:10 mem=2099.2M density=74.652% ***

*info:
*info: Added a total of 5323 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:          825 cells of type 'BUF_X1' used
*info:           82 cells of type 'BUF_X2' used
*info:            6 cells of type 'BUF_X32' used
*info:           87 cells of type 'BUF_X4' used
*info:            5 cells of type 'BUF_X8' used
*info:         3889 cells of type 'CLKBUF_X1' used
*info:          429 cells of type 'CLKBUF_X3' used
*info:
*info: Total 13 instances resized
*info:       in which 0 FF resizing
*info:

*** Starting refinePlace (0:37:10 mem=2099.2M) ***
Total net bbox length = 9.509e+05 (4.963e+05 4.546e+05) (ext = 2.568e+05)
Move report: Detail placement moves 1024 insts, mean move: 0.66 um, max move: 3.94 um
	Max move on inst (U1552): (330.98, 67.48) --> (332.12, 64.68)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2099.2MB
Summary Report:
Instances move: 1024 (out of 40714 movable)
Instances flipped: 0
Mean displacement: 0.66 um
Max displacement: 3.94 um (Instance: U1552) (330.98, 67.48) -> (332.12, 64.68)
	Length: 7 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: MUX2_X1
Total net bbox length = 9.510e+05 (4.964e+05 4.547e+05) (ext = 2.568e+05)
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2099.2MB
*** Finished refinePlace (0:37:11 mem=2099.2M) ***
*** maximum move = 3.94 um ***
*** Finished re-routing un-routed nets (2099.2M) ***

*** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=2099.2M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:48.2 real=0:00:48.0 totSessionCpu=0:37:11 mem=2099.2M density=74.652%) ***
*** HoldOpt [finish] : cpu/real = 0:00:33.2/0:00:33.2 (1.0), totSession cpu/real = 0:37:11.0/6:14:52.9 (0.1), mem = 2080.2M
**INFO: total 5323 insts, 0 nets marked don't touch
**INFO: total 5323 insts, 0 nets marked don't touch DB property
**INFO: total 5323 insts, 0 nets unmarked don't touch

*** Steiner Routed Nets: 14.341%; Threshold: 100; Threshold for Hold: 100
Re-routed 256 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
Extraction called for design 'MAC_512' of instances=40767 and nets=49154 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1978.156M)
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1959.59)
*** Calculating scaling factor for worst libraries using the default operating condition of each library.
Total number of fetched objects 49920
End delay calculation. (MEM=1992.82 CPU=0:00:06.3 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=1992.82 CPU=0:00:07.3 REAL=0:00:08.0)
GigaOpt: WNS changes after routing: 0.000 -> -0.000 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.0042
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> -0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 14.341%; Threshold: 100; Threshold for Hold: 100
Re-routed 256 nets
Extraction called for design 'MAC_512' of instances=40767 and nets=49154 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2000.820M)
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1984.02)
Total number of fetched objects 49920
End delay calculation. (MEM=1992.82 CPU=0:00:06.4 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1992.82 CPU=0:00:07.4 REAL=0:00:07.0)
GigaOpt: WNS changes after postEco optimization: 0.000 -> -0.000 (bump = 0.0, threshold = 0.0042)
GigaOpt: Skipping post-eco TNS optimization

Active setup views:
 worst
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2008.08 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2008.08 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 54  Num Prerouted Wires = 2884
[NR-eGR] Read numTotalNets=48896  numIgnoredNets=54
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 48842 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 48842 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.41% H + 0.31% V. EstWL: 7.904498e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       352( 0.59%)        27( 0.05%)         1( 0.00%)         0( 0.00%)   ( 0.64%) 
[NR-eGR]  metal3  (3)       310( 0.52%)       100( 0.17%)        15( 0.03%)         1( 0.00%)   ( 0.71%) 
[NR-eGR]  metal4  (4)       550( 0.92%)        27( 0.05%)         1( 0.00%)         0( 0.00%)   ( 0.97%) 
[NR-eGR]  metal5  (5)       268( 0.45%)         6( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.46%) 
[NR-eGR]  metal6  (6)       206( 0.34%)         3( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.35%) 
[NR-eGR]  metal7  (7)        16( 0.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total             1702( 0.34%)       163( 0.03%)        17( 0.00%)         1( 0.00%)   ( 0.38%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.37% H + 0.18% V
[NR-eGR] Overflow after Early Global Route 0.55% H + 0.23% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.61 sec, Real: 0.61 sec, Curr Mem: 2008.08 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |         25.56 |         36.22 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 25.56, normalized total congestion hotspot area = 36.22 (area is in unit of 4 std-cell row bins)
[hotspot] top 4 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   241.07    11.48   274.67    50.68 |       25.56   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   302.67    67.48   330.67    84.28 |        9.78   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   302.67    50.68   313.87    61.88 |        0.44   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   319.47    84.28   330.67    95.48 |        0.44   |
[hotspot] +-----+-------------------------------------+---------------+
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:13, real = 0:01:13, mem = 1506.0M, totSessionCpu=0:37:33 **
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1937.57)
*** Calculating scaling factor for fast libraries using the default operating condition of each library.
Total number of fetched objects 49920
End delay calculation. (MEM=1986.8 CPU=0:00:06.5 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1986.8 CPU=0:00:07.5 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:08.2 real=0:00:09.0 totSessionCpu=0:37:42 mem=1986.8M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1924.23)
*** Calculating scaling factor for worst libraries using the default operating condition of each library.
Total number of fetched objects 49920
End delay calculation. (MEM=1988.73 CPU=0:00:06.3 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1988.73 CPU=0:00:07.3 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:07.9 real=0:00:08.0 totSessionCpu=0:37:52 mem=1988.7M)

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 worst 
Hold  views included:
 fast

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  |  3.376  |
|           TNS (ns):| -0.001  | -0.001  |  0.000  |
|    Violating Paths:|    8    |    8    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.201  | -0.113  | -0.201  |
|           TNS (ns):|-161.276 | -18.201 |-151.842 |
|    Violating Paths:|  1003   |   235   |   989   |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.652%
Routing Overflow: 0.55% H and 0.23% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:33, real = 0:01:33, mem = 1560.1M, totSessionCpu=0:37:53 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> getCTSMode -engine -quiet
<CMD> ctd_win -side none -id ctd_window
<CMD> place_opt_design
*** Starting GigaPlace ***
**INFO: User settings:
setDesignMode -process                    45
setExtractRCMode -coupling_c_th           0.1
setExtractRCMode -engine                  preRoute
setExtractRCMode -relative_c_th           1
setExtractRCMode -total_c_th              0
setUsefulSkewMode -ecoRoute               false
setDelayCalMode -enable_high_fanout       true
setDelayCalMode -eng_copyNetPropToNewNet  true
setDelayCalMode -ignoreNetLoad            false
setOptMode -activeHoldViews               { fast }
setOptMode -activeSetupViews              { worst }
setOptMode -autoHoldViews                 { fast}
setOptMode -autoSetupViews                { worst}
setOptMode -autoTDGRSetupViews            { worst}
setOptMode -autoViewHoldTargetSlack       0
setOptMode -drcMargin                     0
setOptMode -fixCap                        true
setOptMode -fixDrc                        true
setOptMode -fixFanoutLoad                 false
setOptMode -fixTran                       true
setOptMode -optimizeFF                    true
setOptMode -preserveAllSequential         false
setOptMode -setupTargetSlack              0
setAnalysisMode -analysisType             bcwc
setAnalysisMode -checkType                setup
setAnalysisMode -clkSrcPath               true
setAnalysisMode -clockPropagation         sdcControl
setAnalysisMode -usefulSkew               true

**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 6452 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.9) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
User-set net weight histogram:
3		: 0 nets
4		: 0 nets
5		: 0 nets
6     -	10	: 0 nets
11    -	15	: 0 nets
16    -	19	: 0 nets
20    -	63	: 54 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 29889 (70.0%) nets
3		: 10741 (25.2%) nets
4     -	14	: 1685 (3.9%) nets
15    -	39	: 56 (0.1%) nets
40    -	79	: 130 (0.3%) nets
80    -	159	: 195 (0.5%) nets
160   -	319	: 2 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 2 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=34315 (53 fixed + 34262 movable) #buf cell=53 #inv cell=2003 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=42700 #term=137424 #term/net=3.22, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=771
stdCell: 34315 single + 0 double + 0 multi
Total standard cell length = 50.9134 (mm), area = 0.0713 (mm^2)
Average module density = 0.688.
Density for the design = 0.688.
       = stdcell_area 267965 sites (71279 um^2) / alloc_area 389697 sites (103659 um^2).
Pin Density = 0.3526.
            = total # of pins 137424 / total area 389758.
=== lastAutoLevel = 9 
Clock gating cells determined by native netlist tracing.
Init WL Bound For Global Placement... 
Iteration  1: Total net bbox = 6.905e+04 (3.30e+04 3.61e+04)
              Est.  stn bbox = 8.364e+04 (3.99e+04 4.38e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1904.9M
Iteration  2: Total net bbox = 6.905e+04 (3.30e+04 3.61e+04)
              Est.  stn bbox = 8.364e+04 (3.99e+04 4.38e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1904.9M
*** Finished SKP initialization (cpu=0:00:04.4, real=0:00:04.0)***
Iteration  3: Total net bbox = 8.146e+04 (3.93e+04 4.21e+04)
              Est.  stn bbox = 1.224e+05 (5.91e+04 6.33e+04)
              cpu = 0:00:07.4 real = 0:00:07.0 mem = 2054.3M
Iteration  4: Total net bbox = 3.262e+05 (1.57e+05 1.69e+05)
              Est.  stn bbox = 5.503e+05 (2.65e+05 2.86e+05)
              cpu = 0:00:09.1 real = 0:00:09.0 mem = 2136.0M
Iteration  5: Total net bbox = 3.262e+05 (1.57e+05 1.69e+05)
              Est.  stn bbox = 5.503e+05 (2.65e+05 2.86e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2136.0M
Iteration  6: Total net bbox = 4.696e+05 (2.38e+05 2.32e+05)
              Est.  stn bbox = 7.154e+05 (3.56e+05 3.60e+05)
              cpu = 0:00:07.3 real = 0:00:07.0 mem = 2065.0M
Iteration  7: Total net bbox = 7.339e+05 (4.04e+05 3.30e+05)
              Est.  stn bbox = 9.996e+05 (5.36e+05 4.64e+05)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 2066.2M
Iteration  8: Total net bbox = 7.339e+05 (4.04e+05 3.30e+05)
              Est.  stn bbox = 9.996e+05 (5.36e+05 4.64e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2066.2M
Iteration  9: Total net bbox = 7.656e+05 (4.21e+05 3.45e+05)
              Est.  stn bbox = 1.029e+06 (5.52e+05 4.77e+05)
              cpu = 0:00:07.4 real = 0:00:07.0 mem = 2052.6M
Iteration 10: Total net bbox = 7.656e+05 (4.21e+05 3.45e+05)
              Est.  stn bbox = 1.029e+06 (5.52e+05 4.77e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2052.6M
Iteration 11: Total net bbox = 7.672e+05 (4.22e+05 3.46e+05)
              Est.  stn bbox = 1.031e+06 (5.53e+05 4.78e+05)
              cpu = 0:00:02.6 real = 0:00:03.0 mem = 2052.5M
Iteration 12: Total net bbox = 7.672e+05 (4.22e+05 3.46e+05)
              Est.  stn bbox = 1.031e+06 (5.53e+05 4.78e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2052.5M
Iteration 13: Total net bbox = 7.583e+05 (4.15e+05 3.43e+05)
              Est.  stn bbox = 1.012e+06 (5.41e+05 4.71e+05)
              cpu = 0:00:12.4 real = 0:00:12.0 mem = 2058.1M
Iteration 14: Total net bbox = 7.583e+05 (4.15e+05 3.43e+05)
              Est.  stn bbox = 1.012e+06 (5.41e+05 4.71e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2058.1M
Finished Global Placement (cpu=0:00:47.6, real=0:00:47.0, mem=2058.1M)
Keep Tdgp Graph and DB for later use
Info: 53 clock gating cells identified, 0 (on average) moved 0/7
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:38:53 mem=2074.1M) ***
Total net bbox length = 7.583e+05 (4.149e+05 3.434e+05) (ext = 2.536e+05)
Move report: Detail placement moves 34262 insts, mean move: 1.02 um, max move: 38.12 um
	Max move on inst (U49218): (122.18, 188.92) --> (124.26, 152.88)
	Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 2090.9MB
Summary Report:
Instances move: 34262 (out of 34262 movable)
Instances flipped: 0
Mean displacement: 1.02 um
Max displacement: 38.12 um (Instance: U49218) (122.181, 188.924) -> (124.26, 152.88)
	Length: 6 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: XNOR2_X1
Total net bbox length = 7.420e+05 (3.963e+05 3.457e+05) (ext = 2.536e+05)
Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 2090.9MB
*** Finished refinePlace (0:38:57 mem=2090.9M) ***
*** Finished Initial Placement (cpu=0:00:52.7, real=0:00:52.0, mem=2090.9M) ***
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
Init WL Bound for IncrIp in placeDesign ... 
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  worst
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2090.88 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2090.88 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 54  Num Prerouted Wires = 2884
[NR-eGR] Read numTotalNets=42444  numIgnoredNets=54
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 42390 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 42390 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.10% H + 0.12% V. EstWL: 6.843592e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       193( 0.32%)         8( 0.01%)   ( 0.34%) 
[NR-eGR]  metal3  (3)       142( 0.24%)         8( 0.01%)   ( 0.25%) 
[NR-eGR]  metal4  (4)       416( 0.70%)         4( 0.01%)   ( 0.70%) 
[NR-eGR]  metal5  (5)       118( 0.20%)         0( 0.00%)   ( 0.20%) 
[NR-eGR]  metal6  (6)        68( 0.11%)         0( 0.00%)   ( 0.11%) 
[NR-eGR]  metal7  (7)        12( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal8  (8)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              951( 0.19%)        20( 0.00%)   ( 0.19%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.02% H + 0.01% V
[NR-eGR] Overflow after Early Global Route 0.02% H + 0.01% V
Early Global Route congestion estimation runtime: 0.52 seconds, mem = 2100.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 2100.26 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2100.26 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2100.26 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2100.26 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2100.26 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 2100.26 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 5.900000e+00um, number of vias: 136398
[NR-eGR] metal2  (2V) length: 1.437621e+05um, number of vias: 164101
[NR-eGR] metal3  (3H) length: 2.434855e+05um, number of vias: 72098
[NR-eGR] metal4  (4V) length: 1.224607e+05um, number of vias: 23128
[NR-eGR] metal5  (5H) length: 8.107935e+04um, number of vias: 20137
[NR-eGR] metal6  (6V) length: 1.064372e+05um, number of vias: 3171
[NR-eGR] metal7  (7H) length: 1.305257e+04um, number of vias: 1704
[NR-eGR] metal8  (8V) length: 1.454859e+04um, number of vias: 16
[NR-eGR] metal9  (9H) length: 6.720000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.248387e+05um, number of vias: 420753
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.67 seconds, mem = 2100.3M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:01.3, real=0:00:02.0)***
Tdgp not successfully inited but do clear! skip clearing
**placeDesign ... cpu = 0: 0:56, real = 0: 0:56, mem = 1893.3M **
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1458.1M, totSessionCpu=0:38:58 **
**WARN: (IMPOPT-576):	771 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-665):	A_in[127] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[126] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[125] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[124] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[123] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[122] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[121] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[120] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[119] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[118] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[117] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[116] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[115] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[114] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[113] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[112] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[111] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[110] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[109] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[108] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1462.2M, totSessionCpu=0:38:59 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1899.28 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1931.16 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1931.16 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 54  Num Prerouted Wires = 2884
[NR-eGR] Read numTotalNets=42444  numIgnoredNets=54
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 42390 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 42390 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.09% H + 0.12% V. EstWL: 7.028756e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       249( 0.42%)         5( 0.01%)   ( 0.42%) 
[NR-eGR]  metal3  (3)       128( 0.21%)         5( 0.01%)   ( 0.22%) 
[NR-eGR]  metal4  (4)       421( 0.70%)         1( 0.00%)   ( 0.71%) 
[NR-eGR]  metal5  (5)        98( 0.16%)         0( 0.00%)   ( 0.16%) 
[NR-eGR]  metal6  (6)        64( 0.11%)         0( 0.00%)   ( 0.11%) 
[NR-eGR]  metal7  (7)         7( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              967( 0.19%)        11( 0.00%)   ( 0.20%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.01% H + 0.01% V
[NR-eGR] Overflow after Early Global Route 0.01% H + 0.02% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1940.54 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1940.54 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1940.54 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1940.54 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1940.54 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 1940.54 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 5.900000e+00um, number of vias: 136398
[NR-eGR] metal2  (2V) length: 1.483479e+05um, number of vias: 165111
[NR-eGR] metal3  (3H) length: 2.501822e+05um, number of vias: 72117
[NR-eGR] metal4  (4V) length: 1.240963e+05um, number of vias: 23228
[NR-eGR] metal5  (5H) length: 8.317650e+04um, number of vias: 20229
[NR-eGR] metal6  (6V) length: 1.097059e+05um, number of vias: 3141
[NR-eGR] metal7  (7H) length: 1.362154e+04um, number of vias: 1663
[NR-eGR] metal8  (8V) length: 1.458099e+04um, number of vias: 14
[NR-eGR] metal9  (9H) length: 5.880000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.437231e+05um, number of vias: 421901
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.24 sec, Real: 1.24 sec, Curr Mem: 1940.54 MB )
Extraction called for design 'MAC_512' of instances=34315 and nets=42702 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1940.539M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1940.54)
Total number of fetched objects 43468
End delay calculation. (MEM=1972.96 CPU=0:00:05.5 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1972.96 CPU=0:00:06.5 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:08.0 real=0:00:08.0 totSessionCpu=0:39:09 mem=1973.0M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -7.225  |
|           TNS (ns):| -2709.9 |
|    Violating Paths:|   509   |
|          All Paths:|  2048   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    338 (338)     |   -0.482   |    338 (338)     |
|   max_tran     |  13993 (63375)   |   -2.234   |  13994 (67715)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.752%
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1509.1M, totSessionCpu=0:39:09 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1910.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1910.2M) ***
The useful skew maximum allowed delay is: 0.3
Info: 54 nets with fixed/cover wires excluded.
Info: 54 clock nets excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:39:10.1/6:19:55.3 (0.1), mem = 1908.2M

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:39:12.1/6:19:57.3 (0.1), mem = 2076.0M
Begin: GigaOpt high fanout net optimization
Info: 54 nets with fixed/cover wires excluded.
Info: 54 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:39:12.4/6:19:57.6 (0.1), mem = 1994.0M
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    68.75%|        -|  -7.225|-2709.924|   0:00:00.0| 2013.1M|
|    68.75%|        -|  -7.225|-2709.924|   0:00:00.0| 2032.1M|
+----------+---------+--------+---------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2032.1M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |         54 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) have violations which can't be fixed by DRV optimization.

HFNFixing failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

*** DrvOpt [finish] : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:39:14.6/6:19:59.8 (0.1), mem = 2013.1M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 54 nets with fixed/cover wires excluded.
Info: 54 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:39:14.6/6:19:59.9 (0.1), mem = 2013.1M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| 17191| 76908|    -2.27|   353|   353|    -0.49|     0|     0|     0|     0|    -7.22| -2709.92|       0|       0|       0|  68.75|          |         |
|     1|    10|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.29|   -32.48|     912|      39|      30|  70.05| 0:00:21.0|  2065.9M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.35|   -45.05|       1|       0|       1|  70.05| 0:00:01.0|  2065.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         54 | default  |
| metal4 (z=4)  |        130 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:21.8 real=0:00:22.0 mem=2065.9M) ***

*** DrvOpt [finish] : cpu/real = 0:00:23.6/0:00:23.6 (1.0), totSession cpu/real = 0:39:38.2/6:20:23.5 (0.1), mem = 2046.8M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:40, real = 0:00:40, mem = 1598.6M, totSessionCpu=0:39:38 **

Active setup views:
 worst
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 54 nets with fixed/cover wires excluded.
Info: 54 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:39:38.5/6:20:23.7 (0.1), mem = 2000.8M
*info: 54 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*info: 54 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack -0.352  TNS Slack -45.055 
+--------+--------+----------+------------+--------+----------+---------+---------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+--------+----------+------------+--------+----------+---------+---------------------+
|  -0.352| -45.055|    70.05%|   0:00:00.0| 2019.9M|     worst|  default| acc_reg_reg[275]/D  |
|   0.000|   0.000|    70.06%|   0:00:02.0| 2065.6M|        NA|       NA| NA                  |
+--------+--------+----------+------------+--------+----------+---------+---------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:02.4 real=0:00:02.0 mem=2065.6M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:02.4 real=0:00:02.0 mem=2065.6M) ***
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         54 | default  |
| metal4 (z=4)  |        130 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:05.7/0:00:05.8 (1.0), totSession cpu/real = 0:39:44.3/6:20:29.5 (0.1), mem = 2046.5M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 54 nets with fixed/cover wires excluded.
Info: 54 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:39:44.8/6:20:30.0 (0.1), mem = 2019.6M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.06
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    70.06%|        -|   0.000|   0.000|   0:00:00.0| 2019.6M|
|    70.06%|      124|   0.000|   0.000|   0:00:02.0| 2062.3M|
|    70.06%|        1|   0.000|   0.000|   0:00:00.0| 2062.3M|
|    70.05%|        6|   0.000|   0.000|   0:00:01.0| 2062.3M|
|    70.05%|        0|   0.000|   0.000|   0:00:00.0| 2062.3M|
|    70.05%|        0|   0.000|   0.000|   0:00:01.0| 2062.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.05
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         54 | default  |
| metal4 (z=4)  |          6 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:04.4) (real = 0:00:05.0) **
*** AreaOpt [finish] : cpu/real = 0:00:04.2/0:00:04.2 (1.0), totSession cpu/real = 0:39:48.9/6:20:34.2 (0.1), mem = 2062.3M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=2001.20M, totSessionCpu=0:39:49).

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  worst
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2033.57 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2033.57 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 54  Num Prerouted Wires = 2884
[NR-eGR] Read numTotalNets=43397  numIgnoredNets=54
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43343 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43343 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.08% V. EstWL: 6.941690e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       259( 0.43%)         6( 0.01%)   ( 0.44%) 
[NR-eGR]  metal3  (3)       140( 0.23%)         9( 0.02%)   ( 0.25%) 
[NR-eGR]  metal4  (4)       402( 0.67%)         5( 0.01%)   ( 0.68%) 
[NR-eGR]  metal5  (5)        89( 0.15%)         0( 0.00%)   ( 0.15%) 
[NR-eGR]  metal6  (6)        59( 0.10%)         0( 0.00%)   ( 0.10%) 
[NR-eGR]  metal7  (7)        16( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              965( 0.19%)        20( 0.00%)   ( 0.20%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.01% H + 0.02% V
[NR-eGR] Overflow after Early Global Route 0.01% H + 0.02% V
Early Global Route congestion estimation runtime: 0.64 seconds, mem = 2043.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:03.7, real=0:00:03.0)***
Iteration  7: Total net bbox = 6.107e+05 (3.04e+05 3.07e+05)
              Est.  stn bbox = 8.883e+05 (4.34e+05 4.54e+05)
              cpu = 0:00:04.2 real = 0:00:04.0 mem = 2238.3M
Iteration  8: Total net bbox = 6.092e+05 (3.02e+05 3.07e+05)
              Est.  stn bbox = 8.837e+05 (4.31e+05 4.53e+05)
              cpu = 0:00:04.2 real = 0:00:04.0 mem = 2225.3M
Iteration  9: Total net bbox = 6.002e+05 (2.97e+05 3.03e+05)
              Est.  stn bbox = 8.713e+05 (4.24e+05 4.47e+05)
              cpu = 0:00:06.2 real = 0:00:06.0 mem = 2229.2M
Iteration 10: Total net bbox = 6.194e+05 (3.06e+05 3.13e+05)
              Est.  stn bbox = 8.911e+05 (4.34e+05 4.57e+05)
              cpu = 0:00:16.7 real = 0:00:16.0 mem = 2234.6M
Iteration 11: Total net bbox = 6.098e+05 (2.99e+05 3.11e+05)
              Est.  stn bbox = 8.787e+05 (4.25e+05 4.54e+05)
              cpu = 0:00:06.0 real = 0:00:06.0 mem = 2237.5M
Move report: Timing Driven Placement moves 35215 insts, mean move: 7.97 um, max move: 99.92 um
	Max move on inst (FE_OFC5209_B_reg_75): (229.90, 60.48) --> (243.45, 146.85)

Finished Incremental Placement (cpu=0:00:43.5, real=0:00:44.0, mem=2237.5M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:40:34 mem=2238.2M) ***
Total net bbox length = 8.762e+05 (4.682e+05 4.080e+05) (ext = 2.540e+05)
Move report: Detail placement moves 35215 insts, mean move: 0.72 um, max move: 19.78 um
	Max move on inst (FE_OFC5329_B_reg_26): (158.74, 115.76) --> (177.84, 115.08)
	Runtime: CPU: 0:00:02.8 REAL: 0:00:03.0 MEM: 2238.2MB
Summary Report:
Instances move: 35215 (out of 35215 movable)
Instances flipped: 0
Mean displacement: 0.72 um
Max displacement: 19.78 um (Instance: FE_OFC5329_B_reg_26) (158.738, 115.758) -> (177.84, 115.08)
	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X2
Total net bbox length = 8.590e+05 (4.491e+05 4.098e+05) (ext = 2.541e+05)
Runtime: CPU: 0:00:02.8 REAL: 0:00:03.0 MEM: 2238.2MB
*** Finished refinePlace (0:40:37 mem=2238.2M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2238.24 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2238.24 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 54  Num Prerouted Wires = 2884
[NR-eGR] Read numTotalNets=43397  numIgnoredNets=54
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43343 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43343 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.04% V. EstWL: 7.161896e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       115( 0.19%)         3( 0.01%)   ( 0.20%) 
[NR-eGR]  metal3  (3)        37( 0.06%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]  metal4  (4)       215( 0.36%)         2( 0.00%)   ( 0.36%) 
[NR-eGR]  metal5  (5)        47( 0.08%)         0( 0.00%)   ( 0.08%) 
[NR-eGR]  metal6  (6)        24( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  metal7  (7)         8( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              446( 0.09%)         5( 0.00%)   ( 0.09%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.52 seconds, mem = 2238.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 2238.24 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2238.24 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.15 sec, Real: 0.16 sec, Curr Mem: 2238.24 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2238.24 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2238.24 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 2238.24 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 5.900000e+00um, number of vias: 138304
[NR-eGR] metal2  (2V) length: 1.491575e+05um, number of vias: 166964
[NR-eGR] metal3  (3H) length: 2.517501e+05um, number of vias: 74249
[NR-eGR] metal4  (4V) length: 1.267985e+05um, number of vias: 23742
[NR-eGR] metal5  (5H) length: 8.623172e+04um, number of vias: 20484
[NR-eGR] metal6  (6V) length: 1.144275e+05um, number of vias: 3055
[NR-eGR] metal7  (7H) length: 1.407840e+04um, number of vias: 1577
[NR-eGR] metal8  (8V) length: 1.387968e+04um, number of vias: 11
[NR-eGR] metal9  (9H) length: 7.560000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.563368e+05um, number of vias: 428386
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.74 seconds, mem = 2238.2M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:49.0, real=0:00:49.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2238.2M)
Extraction called for design 'MAC_512' of instances=35268 and nets=43655 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 2238.242M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:01:42, real = 0:01:42, mem = 1577.4M, totSessionCpu=0:40:40 **
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2053.67)
Total number of fetched objects 44421
End delay calculation. (MEM=2084.16 CPU=0:00:05.3 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=2084.16 CPU=0:00:06.3 REAL=0:00:06.0)
Begin: GigaOpt DRV Optimization
Info: 54 nets with fixed/cover wires excluded.
Info: 54 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:40:48.7/6:21:33.9 (0.1), mem = 2100.2M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    75|  2012|    -0.16|    60|    60|    -0.01|     0|     0|     0|     0|    -0.02|    -0.57|       0|       0|       0|  70.05|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.01|    -0.13|     224|      26|      99|  70.25| 0:00:06.0|  2173.4M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.01|    -0.13|       0|       0|       0|  70.25| 0:00:00.0|  2173.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         54 | default  |
| metal4 (z=4)  |         58 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:06.4 real=0:00:07.0 mem=2173.4M) ***

*** Starting refinePlace (0:40:58 mem=2173.4M) ***
Total net bbox length = 8.667e+05 (4.521e+05 4.145e+05) (ext = 2.541e+05)
Move report: Detail placement moves 690 insts, mean move: 0.33 um, max move: 2.73 um
	Max move on inst (acc_reg_reg[463]): (297.73, 45.08) --> (299.06, 43.68)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2173.4MB
Summary Report:
Instances move: 690 (out of 35465 movable)
Instances flipped: 0
Mean displacement: 0.33 um
Max displacement: 2.73 um (Instance: acc_reg_reg[463]) (297.73, 45.08) -> (299.06, 43.68)
	Length: 20 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFFR_X1
Total net bbox length = 8.668e+05 (4.522e+05 4.146e+05) (ext = 2.541e+05)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2173.4MB
*** Finished refinePlace (0:40:59 mem=2173.4M) ***
*** maximum move = 2.73 um ***
*** Finished re-routing un-routed nets (2173.4M) ***

*** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=2173.4M) ***
*** DrvOpt [finish] : cpu/real = 0:00:10.8/0:00:10.8 (1.0), totSession cpu/real = 0:40:59.6/6:21:44.7 (0.1), mem = 2154.3M
End: GigaOpt DRV Optimization

------------------------------------------------------------
     Summary (cpu=0.18min real=0.18min mem=2063.3M)                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.008  | -0.008  |  3.344  |
|           TNS (ns):| -0.133  | -0.133  |  0.000  |
|    Violating Paths:|   39    |   39    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.246%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:02, real = 0:02:02, mem = 1614.7M, totSessionCpu=0:41:00 **
*** Timing NOT met, worst failing slack is -0.008
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 54 nets with fixed/cover wires excluded.
Info: 54 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:41:00.1/6:21:45.2 (0.1), mem = 2063.3M
*info: 54 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*info: 54 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.008 TNS Slack -0.133 Density 70.25
OptDebug: Start of Optimizer WNS Pass 0: default* WNS 3.344 TNS 0.000; reg2reg* WNS -0.008 TNS -0.133; HEPG WNS -0.008 TNS -0.133; all paths WNS -0.008 TNS -0.133
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  -0.008|   -0.008|  -0.133|   -0.133|    70.25%|   0:00:00.0| 2082.4M|     worst|  reg2reg| acc_reg_reg[307]/D  |
|   0.013|    0.023|   0.000|    0.000|    70.25%|   0:00:00.0| 2163.2M|        NA|       NA| NA                  |
|   0.013|    0.023|   0.000|    0.000|    70.25%|   0:00:00.0| 2163.2M|     worst|       NA| NA                  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+

*** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=2163.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.6 real=0:00:00.0 mem=2163.2M) ***
OptDebug: End of Optimizer WNS Pass 0: default* WNS 3.344 TNS 0.000; reg2reg* WNS 0.023 TNS 0.000; HEPG WNS 0.023 TNS 0.000; all paths WNS 0.023 TNS 0.000
** GigaOpt Optimizer WNS Slack 0.013 TNS Slack 0.000 Density 70.25
*** Starting refinePlace (0:41:06 mem=2163.2M) ***
Total net bbox length = 8.668e+05 (4.522e+05 4.146e+05) (ext = 2.541e+05)
Move report: Detail placement moves 2 insts, mean move: 0.38 um, max move: 0.38 um
	Max move on inst (U9659): (319.39, 60.48) --> (319.77, 60.48)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 2163.2MB
Summary Report:
Instances move: 2 (out of 35465 movable)
Instances flipped: 0
Mean displacement: 0.38 um
Max displacement: 0.38 um (Instance: U9659) (319.39, 60.48) -> (319.77, 60.48)
	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
Total net bbox length = 8.668e+05 (4.522e+05 4.146e+05) (ext = 2.541e+05)
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2163.2MB
*** Finished refinePlace (0:41:06 mem=2163.2M) ***
*** maximum move = 0.38 um ***
*** Finished re-routing un-routed nets (2163.2M) ***

*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=2163.2M) ***
** GigaOpt Optimizer WNS Slack 0.013 TNS Slack 0.000 Density 70.25
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         54 | default  |
| metal4 (z=4)  |         58 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:03.4 real=0:00:03.0 mem=2163.2M) ***

*** SetupOpt [finish] : cpu/real = 0:00:06.5/0:00:06.5 (1.0), totSession cpu/real = 0:41:06.6/6:21:51.7 (0.1), mem = 2144.2M
End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 54 nets with fixed/cover wires excluded.
Info: 54 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:41:07.0/6:21:52.1 (0.1), mem = 2081.2M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.25
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    70.25%|        -|   0.000|   0.000|   0:00:00.0| 2081.2M|
|    70.25%|       38|   0.000|   0.000|   0:00:01.0| 2123.9M|
|    70.22%|       15|   0.000|   0.000|   0:00:01.0| 2123.9M|
|    70.20%|       15|   0.000|   0.000|   0:00:01.0| 2123.9M|
|    70.20%|        2|   0.000|   0.000|   0:00:01.0| 2123.9M|
|    70.20%|        0|   0.000|   0.000|   0:00:00.0| 2123.9M|
|    70.20%|        0|   0.000|   0.000|   0:00:00.0| 2123.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.20
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         54 | default  |
| metal4 (z=4)  |         20 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:04.2) (real = 0:00:04.0) **
*** Starting refinePlace (0:41:11 mem=2123.9M) ***
Total net bbox length = 8.667e+05 (4.522e+05 4.146e+05) (ext = 2.541e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2123.9MB
Summary Report:
Instances move: 0 (out of 35434 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.667e+05 (4.522e+05 4.146e+05) (ext = 2.541e+05)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2123.9MB
*** Finished refinePlace (0:41:12 mem=2123.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2123.9M) ***

*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=2123.9M) ***
*** AreaOpt [finish] : cpu/real = 0:00:05.1/0:00:05.1 (1.0), totSession cpu/real = 0:41:12.1/6:21:57.2 (0.1), mem = 2123.9M
End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=2061.85M, totSessionCpu=0:41:12).
Begin: GigaOpt postEco DRV Optimization
Info: 54 nets with fixed/cover wires excluded.
Info: 54 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:41:12.4/6:21:57.5 (0.1), mem = 2061.8M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     4|    92|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0|  70.20|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       3|       0|       3|  70.20| 0:00:00.0|  2161.8M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0|  70.20| 0:00:00.0|  2161.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         54 | default  |
| metal4 (z=4)  |         22 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:00.0 mem=2161.8M) ***

*** Starting refinePlace (0:41:15 mem=2161.8M) ***
Total net bbox length = 8.669e+05 (4.522e+05 4.147e+05) (ext = 2.541e+05)
Move report: Detail placement moves 6 insts, mean move: 0.65 um, max move: 1.40 um
	Max move on inst (FE_OFC6065_FE_OFN396875_n391611): (110.77, 256.48) --> (110.77, 255.08)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2161.8MB
Summary Report:
Instances move: 6 (out of 35437 movable)
Instances flipped: 0
Mean displacement: 0.65 um
Max displacement: 1.40 um (Instance: FE_OFC6065_FE_OFN396875_n391611) (110.77, 256.48) -> (110.77, 255.08)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X1
Total net bbox length = 8.669e+05 (4.522e+05 4.147e+05) (ext = 2.541e+05)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2161.8MB
*** Finished refinePlace (0:41:15 mem=2161.8M) ***
*** maximum move = 1.40 um ***
*** Finished re-routing un-routed nets (2161.8M) ***

*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=2161.8M) ***
*** DrvOpt [finish] : cpu/real = 0:00:03.3/0:00:03.3 (1.0), totSession cpu/real = 0:41:15.7/6:22:00.8 (0.1), mem = 2142.7M
End: GigaOpt postEco DRV Optimization

Active setup views:
 worst
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'MAC_512' of instances=35490 and nets=43877 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2127.883M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2127.88 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2127.88 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 54  Num Prerouted Wires = 2884
[NR-eGR] Read numTotalNets=43619  numIgnoredNets=54
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43565 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43565 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.02% H + 0.05% V. EstWL: 7.164416e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       133( 0.22%)         1( 0.00%)   ( 0.22%) 
[NR-eGR]  metal3  (3)        41( 0.07%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]  metal4  (4)       230( 0.38%)         0( 0.00%)   ( 0.38%) 
[NR-eGR]  metal5  (5)        46( 0.08%)         0( 0.00%)   ( 0.08%) 
[NR-eGR]  metal6  (6)        18( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  metal7  (7)         5( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              473( 0.09%)         1( 0.00%)   ( 0.09%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.53 sec, Real: 0.52 sec, Curr Mem: 2127.88 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2125.88)
Total number of fetched objects 44643
End delay calculation. (MEM=2110.68 CPU=0:00:05.3 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=2110.68 CPU=0:00:06.3 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:07.5 real=0:00:07.0 totSessionCpu=0:41:25 mem=2110.7M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:27, real = 0:02:26, mem = 1610.0M, totSessionCpu=0:41:25 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |  0.014  |  3.344  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.199%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:28, real = 0:02:28, mem = 1609.6M, totSessionCpu=0:41:26 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
**place_opt_design ... cpu = 0:03:24, real = 0:03:24, mem = 1977.9M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-665         771  %s : Net has unplaced terms or is connec...
*** Message Summary: 780 warning(s), 0 error(s)

<CMD> fit
<CMD> fit
<CMD> fit
<CMD> zoomBox -163.63700 50.02850 510.44650 320.84800
<CMD> zoomBox -0.48650 133.49400 351.38950 274.86350
<CMD> zoomBox 51.72500 159.30900 305.95550 261.44850
<CMD> zoomBox 89.86150 179.58950 273.54300 253.38550
<CMD> fit
<CMD> getCTSMode -engine -quiet
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1523.6M, totSessionCpu=0:41:30 **
**WARN: (IMPOPT-576):	771 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: User settings:
setDesignMode -process                    45
setExtractRCMode -coupling_c_th           0.1
setExtractRCMode -engine                  preRoute
setExtractRCMode -relative_c_th           1
setExtractRCMode -total_c_th              0
setUsefulSkewMode -ecoRoute               false
setDelayCalMode -enable_high_fanout       true
setDelayCalMode -eng_copyNetPropToNewNet  true
setDelayCalMode -ignoreNetLoad            false
setOptMode -activeHoldViews               { fast }
setOptMode -activeSetupViews              { worst }
setOptMode -autoHoldViews                 { fast}
setOptMode -autoSetupViews                { worst}
setOptMode -autoTDGRSetupViews            { worst}
setOptMode -autoViewHoldTargetSlack       0
setOptMode -drcMargin                     0
setOptMode -fixCap                        true
setOptMode -fixDrc                        true
setOptMode -fixFanoutLoad                 false
setOptMode -fixTran                       true
setOptMode -optimizeFF                    true
setOptMode -preserveAllSequential         false
setOptMode -setupTargetSlack              0
setAnalysisMode -analysisType             bcwc
setAnalysisMode -checkType                setup
setAnalysisMode -clkSrcPath               true
setAnalysisMode -clockPropagation         forcedIdeal
setAnalysisMode -usefulSkew               true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	A_in[127] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[126] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[125] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[124] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[123] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[122] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[121] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[120] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[119] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[118] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[117] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[116] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[115] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[114] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[113] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[112] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[111] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[110] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[109] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[108] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Turning off fast DC mode./n**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1503.9M, totSessionCpu=0:41:32 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1987.9M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1991.34)
Total number of fetched objects 44643
End delay calculation. (MEM=2023.83 CPU=0:00:06.0 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=2023.83 CPU=0:00:07.0 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:08.6 real=0:00:08.0 totSessionCpu=0:41:41 mem=2023.8M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |  0.014  |  3.493  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.199%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 1524.2M, totSessionCpu=0:41:41 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1979.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1979.1M) ***
*** Starting optimizing excluded clock nets MEM= 1979.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1979.1M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 54 nets with fixed/cover wires excluded.
Info: 54 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:41:42.0/6:23:27.0 (0.1), mem = 1979.1M
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    70.20%|        -|   0.000|   0.000|   0:00:00.0| 2164.4M|
|    70.20%|        -|   0.000|   0.000|   0:00:00.0| 2164.4M|
+----------+---------+--------+--------+------------+--------+

*** Finish post-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2164.4M) ***
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         54 | default  |
| metal4 (z=4)  |         22 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) have violations which can't be fixed by DRV optimization.

HFNFixing failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

*** DrvOpt [finish] : cpu/real = 0:00:03.6/0:00:03.6 (1.0), totSession cpu/real = 0:41:45.6/6:23:30.6 (0.1), mem = 2145.3M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 54 nets with fixed/cover wires excluded.
Info: 54 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:41:46.1/6:23:31.0 (0.1), mem = 2145.3M
*info: 54 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*info: 54 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+---------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+--------+----------+------------+--------+----------+---------+---------------------+
|   0.000|   0.000|    70.20%|   0:00:00.0| 2164.4M|     worst|       NA| NA                  |
+--------+--------+----------+------------+--------+----------+---------+---------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2164.4M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2164.4M) ***
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         54 | default  |
| metal4 (z=4)  |         22 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:03.4/0:00:03.4 (1.0), totSession cpu/real = 0:41:49.4/6:23:34.4 (0.1), mem = 2145.3M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 54 nets with fixed/cover wires excluded.
Info: 54 clock nets excluded from IPO operation.
Info: 54 nets with fixed/cover wires excluded.
Info: 54 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:41:50.7/6:23:35.7 (0.1), mem = 2083.4M
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.014  TNS Slack 0.000 Density 70.20
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    70.20%|        -|   0.014|   0.000|   0:00:00.0| 2083.4M|
|    70.20%|        0|   0.014|   0.000|   0:00:02.0| 2102.5M|
|    70.20%|        2|   0.014|   0.000|   0:00:00.0| 2126.1M|
|    70.20%|        0|   0.014|   0.000|   0:00:01.0| 2126.1M|
|    70.20%|        1|   0.014|   0.000|   0:00:00.0| 2126.1M|
|    70.20%|        0|   0.014|   0.000|   0:00:00.0| 2126.1M|
|    70.20%|        0|   0.014|   0.000|   0:00:00.0| 2126.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.014  TNS Slack 0.000 Density 70.20
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         54 | default  |
| metal4 (z=4)  |         20 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:04.2) (real = 0:00:04.0) **
*** Starting refinePlace (0:41:55 mem=2126.1M) ***
Total net bbox length = 8.669e+05 (4.522e+05 4.147e+05) (ext = 2.541e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 2126.1MB
Summary Report:
Instances move: 0 (out of 35437 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.669e+05 (4.522e+05 4.147e+05) (ext = 2.541e+05)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 2126.1MB
*** Finished refinePlace (0:41:55 mem=2126.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2126.1M) ***

*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=2126.1M) ***
*** AreaOpt [finish] : cpu/real = 0:00:04.8/0:00:04.8 (1.0), totSession cpu/real = 0:41:55.6/6:23:40.5 (0.1), mem = 2126.1M
End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=2063.98M, totSessionCpu=0:41:56).
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2094.36 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2094.36 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 54  Num Prerouted Wires = 2884
[NR-eGR] Read numTotalNets=43619  numIgnoredNets=54
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43565 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43565 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.02% H + 0.05% V. EstWL: 7.164416e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       119( 0.20%)         1( 0.00%)   ( 0.20%) 
[NR-eGR]  metal3  (3)        31( 0.05%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]  metal4  (4)       239( 0.40%)         0( 0.00%)   ( 0.40%) 
[NR-eGR]  metal5  (5)        44( 0.07%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]  metal6  (6)        16( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  metal7  (7)         4( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              453( 0.09%)         1( 0.00%)   ( 0.09%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 2104.00 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2104.00 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2104.00 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2104.00 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2104.00 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 2104.00 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 5.900000e+00um, number of vias: 138748
[NR-eGR] metal2  (2V) length: 1.484229e+05um, number of vias: 167254
[NR-eGR] metal3  (3H) length: 2.512286e+05um, number of vias: 74295
[NR-eGR] metal4  (4V) length: 1.272685e+05um, number of vias: 24290
[NR-eGR] metal5  (5H) length: 8.632684e+04um, number of vias: 20682
[NR-eGR] metal6  (6V) length: 1.144557e+05um, number of vias: 3185
[NR-eGR] metal7  (7H) length: 1.466795e+04um, number of vias: 1573
[NR-eGR] metal8  (8V) length: 1.433843e+04um, number of vias: 12
[NR-eGR] metal9  (9H) length: 5.040000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.567198e+05um, number of vias: 430039
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.42 sec, Real: 1.43 sec, Curr Mem: 2089.20 MB )
Extraction called for design 'MAC_512' of instances=35490 and nets=43877 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2089.199M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2087.2)
Total number of fetched objects 44643
End delay calculation. (MEM=2110.89 CPU=0:00:06.0 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=2110.89 CPU=0:00:06.9 REAL=0:00:07.0)
Begin: GigaOpt postEco DRV Optimization
Info: 54 nets with fixed/cover wires excluded.
Info: 54 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:42:07.1/6:23:52.1 (0.1), mem = 2110.9M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    10|   175|    -0.03|     8|     8|    -0.00|     0|     0|     0|     0|     0.02|     0.00|       0|       0|       0|  70.20|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.02|     0.00|      24|       0|       6|  70.22| 0:00:01.0|  2200.1M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.02|     0.00|       0|       0|       0|  70.22| 0:00:00.0|  2200.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         54 | default  |
| metal4 (z=4)  |         28 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:01.3 real=0:00:01.0 mem=2200.1M) ***

*** DrvOpt [finish] : cpu/real = 0:00:04.5/0:00:04.5 (1.0), totSession cpu/real = 0:42:11.6/6:23:56.6 (0.1), mem = 2181.1M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:42:12 mem=2181.1M) ***
Density distribution unevenness ratio = 5.522%
Move report: Detail placement moves 28 insts, mean move: 0.86 um, max move: 4.13 um
	Max move on inst (FE_OFC6083_FE_OFN396035_A_reg_83): (134.33, 112.28) --> (133.00, 109.48)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 2181.1MB
Summary Report:
Instances move: 28 (out of 35461 movable)
Instances flipped: 0
Mean displacement: 0.86 um
Max displacement: 4.13 um (Instance: FE_OFC6083_FE_OFN396035_A_reg_83) (134.33, 112.28) -> (133, 109.48)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X1
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2181.1MB
*** Finished refinePlace (0:42:12 mem=2181.1M) ***

Active setup views:
 worst
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'MAC_512' of instances=35514 and nets=43901 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2166.250M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2166.25 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.25 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 54  Num Prerouted Wires = 2884
[NR-eGR] Read numTotalNets=43643  numIgnoredNets=54
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43589 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43589 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.02% H + 0.06% V. EstWL: 7.164892e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       123( 0.21%)         1( 0.00%)   ( 0.21%) 
[NR-eGR]  metal3  (3)        39( 0.07%)         1( 0.00%)   ( 0.07%) 
[NR-eGR]  metal4  (4)       234( 0.39%)         1( 0.00%)   ( 0.39%) 
[NR-eGR]  metal5  (5)        51( 0.09%)         0( 0.00%)   ( 0.09%) 
[NR-eGR]  metal6  (6)        17( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  metal7  (7)         6( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              470( 0.09%)         3( 0.00%)   ( 0.09%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.52 sec, Real: 0.52 sec, Curr Mem: 2166.25 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2164.25)
Total number of fetched objects 44667
End delay calculation. (MEM=2149.04 CPU=0:00:06.1 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=2149.04 CPU=0:00:07.0 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:08.7 real=0:00:08.0 totSessionCpu=0:42:22 mem=2149.0M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:52, real = 0:00:52, mem = 1621.4M, totSessionCpu=0:42:22 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.023  |  0.023  |  3.493  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.217%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:53, real = 0:00:54, mem = 1619.9M, totSessionCpu=0:42:23 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1532.2M, totSessionCpu=0:42:23 **
**WARN: (IMPOPT-576):	771 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: User settings:
setDesignMode -process                    45
setExtractRCMode -coupling_c_th           0.1
setExtractRCMode -engine                  preRoute
setExtractRCMode -relative_c_th           1
setExtractRCMode -total_c_th              0
setUsefulSkewMode -ecoRoute               false
setDelayCalMode -enable_high_fanout       true
setDelayCalMode -eng_copyNetPropToNewNet  true
setDelayCalMode -ignoreNetLoad            false
setOptMode -activeSetupViews              { worst }
setOptMode -autoSetupViews                { worst}
setOptMode -autoTDGRSetupViews            { worst}
setOptMode -drcMargin                     0
setOptMode -fixCap                        true
setOptMode -fixDrc                        true
setOptMode -fixFanoutLoad                 false
setOptMode -fixTran                       true
setOptMode -optimizeFF                    true
setOptMode -preserveAllSequential         false
setOptMode -setupTargetSlack              0
setAnalysisMode -analysisType             bcwc
setAnalysisMode -checkType                setup
setAnalysisMode -clkSrcPath               true
setAnalysisMode -clockPropagation         sdcControl
setAnalysisMode -usefulSkew               true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-665):	A_in[127] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[126] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[125] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[124] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[123] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[122] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[121] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[120] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[119] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[118] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[117] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[116] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[115] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[114] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[113] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[112] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[111] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[110] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[109] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[108] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1536.8M, totSessionCpu=0:42:24 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2005.1M)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:42:25 mem=2005.1M ***
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_3137_nc-csuaf4-l01.apporto.com_c11879_csufresno_D2azN9/opt_timing_graph_ZkOhmk/timingGraph.tgz -dir /tmp/innovus_temp_3137_nc-csuaf4-l01.apporto.com_c11879_csufresno_D2azN9/opt_timing_graph_ZkOhmk -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2020.8)
*** Calculating scaling factor for fast libraries using the default operating condition of each library.
Total number of fetched objects 44667
End delay calculation. (MEM=2024.67 CPU=0:00:06.0 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=2024.67 CPU=0:00:07.0 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:07.7 real=0:00:07.0 totSessionCpu=0:42:36 mem=2024.7M)

Active hold views:
 fast
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:11.8 real=0:00:12.0 totSessionCpu=0:42:36 mem=2039.9M ***
Done building hold timer [45574 node(s), 67302 edge(s), 1 view(s)] (fixHold) cpu=0:00:13.0 real=0:00:13.0 totSessionCpu=0:42:38 mem=2039.9M ***
Running 'restoreTimingGraph -file /tmp/innovus_temp_3137_nc-csuaf4-l01.apporto.com_c11879_csufresno_D2azN9/opt_timing_graph_ZkOhmk/timingGraph.tgz -dir /tmp/innovus_temp_3137_nc-csuaf4-l01.apporto.com_c11879_csufresno_D2azN9/opt_timing_graph_ZkOhmk -prefix timingGraph'
Done restoreTimingGraph
Done building cte setup timing graph (fixHold) cpu=0:00:13.7 real=0:00:14.0 totSessionCpu=0:42:38 mem=2076.0M ***

*Info: minBufDelay = 20.2 ps, libStdDelay = 8.4 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: worst

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst
Hold  views included:
 fast

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.023  |  0.023  |  3.493  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.203  | -0.118  | -0.203  |
|           TNS (ns):|-222.746 | -76.933 |-196.956 |
|    Violating Paths:|  1536   |   755   |  1536   |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.217%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:17, real = 0:00:16, mem = 1588.5M, totSessionCpu=0:42:40 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:42:39.7/6:24:24.9 (0.1), mem = 2057.0M
*info: Run optDesign holdfix with 1 thread.
Info: 54 nets with fixed/cover wires excluded.
Info: 54 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:15.6 real=0:00:16.0 totSessionCpu=0:42:40 mem=2229.2M density=70.217% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.203|  -222.74|    1536|          0|       0(     0)|    70.22%|   0:00:00.0|  2229.2M|
|   1|  -0.203|  -222.74|    1536|          0|       0(     0)|    70.22%|   0:00:00.0|  2229.2M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.203|  -222.74|    1536|          0|       0(     0)|    70.22%|   0:00:00.0|  2229.2M|
|   1|  -0.203|  -209.37|    1536|       1333|       0(     0)|    71.32%|   0:00:07.0|  2229.2M|
|   2|  -0.203|  -198.41|    1536|       1112|       0(     0)|    72.27%|   0:00:05.0|  2229.2M|
|   3|  -0.203|  -188.24|    1535|        897|      10(     0)|    73.04%|   0:00:04.0|  2229.2M|
|   4|  -0.203|  -179.55|    1493|        598|       0(     0)|    73.56%|   0:00:03.0|  2229.2M|
|   5|  -0.203|  -172.90|    1386|        442|       2(     0)|    73.93%|   0:00:02.0|  2229.2M|
|   6|  -0.203|  -167.90|    1308|        331|       1(     0)|    74.20%|   0:00:02.0|  2229.2M|
|   7|  -0.203|  -165.46|    1079|        251|       1(     0)|    74.39%|   0:00:01.0|  2229.2M|
|   8|  -0.203|  -165.44|    1058|         13|       8(     0)|    74.40%|   0:00:01.0|  2229.2M|
|   9|  -0.203|  -165.44|    1058|          0|       0(     0)|    74.40%|   0:00:00.0|  2229.2M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+

*info:    Total 4977 cells added for Phase I
*info:    Total 22 instances resized for Phase I

Phase II ......
Executing transform: AddBuffer
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.203|  -165.44|    1058|          0|       0(     0)|    74.40%|   0:00:00.0|  2229.2M|
|   1|  -0.203|  -165.44|    1058|          0|       0(     0)|    74.40%|   0:00:02.0|  2229.2M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+

Phase IV ......
Executing transform: AddBuffer
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.203|  -165.44|    1058|          0|       0(     0)|    74.40%|   0:00:00.0|  2229.2M|
|   1|  -0.203|  -163.82|    1058|        141|       0(     0)|    74.53%|   0:00:01.0|  2229.2M|
|   2|  -0.203|  -163.67|    1058|         23|       0(     0)|    74.55%|   0:00:01.0|  2229.2M|
|   3|  -0.203|  -163.67|    1058|          5|       0(     0)|    74.55%|   0:00:00.0|  2229.2M|
|   4|  -0.203|  -163.67|    1058|          0|       0(     0)|    74.55%|   0:00:00.0|  2229.2M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+

*info:    Total 169 cells added for Phase IV


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 1210 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:   292 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
*info:   918 net(s): Could not be fixed because of setup WNS degradation on specific instance.

Resizing failure reasons
------------------------------------------------
*info:     5 net(s): Could not be fixed because of no legal loc.
*info:    11 net(s): Could not be fixed because of setup WNS degradation on specific instance.
*info:    81 net(s): Could not be fixed because of hold slack degradation.
*info:   547 net(s): Could not be fixed because instance couldn't be resized.


*** Finished Core Fixing (fixHold) cpu=0:00:47.8 real=0:00:48.0 totSessionCpu=0:43:12 mem=2229.2M density=74.550% ***

*info:
*info: Added a total of 5146 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:          870 cells of type 'BUF_X1' used
*info:           64 cells of type 'BUF_X2' used
*info:            5 cells of type 'BUF_X32' used
*info:          104 cells of type 'BUF_X4' used
*info:         3719 cells of type 'CLKBUF_X1' used
*info:          384 cells of type 'CLKBUF_X3' used
*info:
*info: Total 22 instances resized
*info:       in which 0 FF resizing
*info:

*** Starting refinePlace (0:43:12 mem=2229.2M) ***
Total net bbox length = 9.395e+05 (4.857e+05 4.538e+05) (ext = 2.541e+05)
Move report: Detail placement moves 1197 insts, mean move: 0.65 um, max move: 4.70 um
	Max move on inst (acc_reg_reg[417]): (308.94, 22.68) --> (307.04, 19.88)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2229.2MB
Summary Report:
Instances move: 1197 (out of 40607 movable)
Instances flipped: 0
Mean displacement: 0.65 um
Max displacement: 4.70 um (Instance: acc_reg_reg[417]) (308.94, 22.68) -> (307.04, 19.88)
	Length: 20 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFFR_X1
Total net bbox length = 9.397e+05 (4.859e+05 4.539e+05) (ext = 2.541e+05)
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2229.2MB
*** Finished refinePlace (0:43:13 mem=2229.2M) ***
*** maximum move = 4.70 um ***
*** Finished re-routing un-routed nets (2229.2M) ***

*** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=2229.2M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:49.2 real=0:00:49.0 totSessionCpu=0:43:14 mem=2229.2M density=74.550%) ***
*** HoldOpt [finish] : cpu/real = 0:00:34.0/0:00:34.0 (1.0), totSession cpu/real = 0:43:13.8/6:24:58.9 (0.1), mem = 2210.2M
**INFO: total 5146 insts, 0 nets marked don't touch
**INFO: total 5146 insts, 0 nets marked don't touch DB property
**INFO: total 5146 insts, 0 nets unmarked don't touch

*** Steiner Routed Nets: 14.038%; Threshold: 100; Threshold for Hold: 100
Re-routed 256 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
Extraction called for design 'MAC_512' of instances=40660 and nets=49047 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2078.160M)
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2067.51)
*** Calculating scaling factor for worst libraries using the default operating condition of each library.
Total number of fetched objects 49813
End delay calculation. (MEM=2100.8 CPU=0:00:06.4 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=2100.8 CPU=0:00:07.3 REAL=0:00:07.0)
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.0042
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 14.038%; Threshold: 100; Threshold for Hold: 100
Re-routed 256 nets
Extraction called for design 'MAC_512' of instances=40660 and nets=49047 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2108.809M)
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2091.94)
Total number of fetched objects 49813
End delay calculation. (MEM=2100.8 CPU=0:00:06.2 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=2100.8 CPU=0:00:07.2 REAL=0:00:08.0)
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0, threshold = 0.0042)
GigaOpt: Skipping post-eco TNS optimization

Active setup views:
 worst
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2116.07 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2116.07 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 54  Num Prerouted Wires = 2884
[NR-eGR] Read numTotalNets=48789  numIgnoredNets=54
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 48735 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 48735 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.25% H + 0.16% V. EstWL: 7.887432e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       342( 0.57%)        22( 0.04%)         0( 0.00%)   ( 0.61%) 
[NR-eGR]  metal3  (3)       188( 0.31%)        58( 0.10%)        10( 0.02%)   ( 0.43%) 
[NR-eGR]  metal4  (4)       516( 0.86%)        22( 0.04%)         1( 0.00%)   ( 0.90%) 
[NR-eGR]  metal5  (5)       181( 0.30%)         4( 0.01%)         0( 0.00%)   ( 0.31%) 
[NR-eGR]  metal6  (6)       194( 0.32%)         2( 0.00%)         0( 0.00%)   ( 0.33%) 
[NR-eGR]  metal7  (7)         8( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             1429( 0.29%)       108( 0.02%)        11( 0.00%)   ( 0.31%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.23% H + 0.15% V
[NR-eGR] Overflow after Early Global Route 0.33% H + 0.20% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.62 sec, Real: 0.62 sec, Curr Mem: 2116.07 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |         16.44 |         20.44 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 16.44, normalized total congestion hotspot area = 20.44 (area is in unit of 4 std-cell row bins)
[hotspot] top 3 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   235.47    11.48   263.47    39.48 |       16.44   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   319.47    67.48   330.67    78.68 |        3.11   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   297.07    61.88   308.27    73.08 |        0.89   |
[hotspot] +-----+-------------------------------------+---------------+
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:12, real = 0:01:12, mem = 1571.0M, totSessionCpu=0:43:35 **
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2043.48)
*** Calculating scaling factor for fast libraries using the default operating condition of each library.
Total number of fetched objects 49813
End delay calculation. (MEM=2092.77 CPU=0:00:06.3 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=2092.77 CPU=0:00:07.3 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:07.9 real=0:00:08.0 totSessionCpu=0:43:44 mem=2092.8M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2031.12)
*** Calculating scaling factor for worst libraries using the default operating condition of each library.
Total number of fetched objects 49813
End delay calculation. (MEM=2095.69 CPU=0:00:06.4 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=2095.69 CPU=0:00:07.4 REAL=0:00:08.0)
*** Done Building Timing Graph (cpu=0:00:08.0 real=0:00:08.0 totSessionCpu=0:43:54 mem=2095.7M)

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 worst 
Hold  views included:
 fast

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  |  3.391  |
|           TNS (ns):| -0.000  | -0.000  | -0.000  |
|    Violating Paths:|    3    |    3    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.203  | -0.097  | -0.203  |
|           TNS (ns):|-163.678 | -20.240 |-153.160 |
|    Violating Paths:|  1061   |   292   |  1022   |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.550%
Routing Overflow: 0.33% H and 0.20% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:32, real = 0:01:32, mem = 1625.3M, totSessionCpu=0:43:55 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> place_opt_design
*** Starting GigaPlace ***
**INFO: User settings:
setDesignMode -process                    45
setExtractRCMode -coupling_c_th           0.1
setExtractRCMode -engine                  preRoute
setExtractRCMode -relative_c_th           1
setExtractRCMode -total_c_th              0
setUsefulSkewMode -ecoRoute               false
setDelayCalMode -enable_high_fanout       true
setDelayCalMode -eng_copyNetPropToNewNet  true
setDelayCalMode -ignoreNetLoad            false
setOptMode -activeHoldViews               { fast }
setOptMode -activeSetupViews              { worst }
setOptMode -autoHoldViews                 { fast}
setOptMode -autoSetupViews                { worst}
setOptMode -autoTDGRSetupViews            { worst}
setOptMode -autoViewHoldTargetSlack       0
setOptMode -drcMargin                     0
setOptMode -fixCap                        true
setOptMode -fixDrc                        true
setOptMode -fixFanoutLoad                 false
setOptMode -fixTran                       true
setOptMode -optimizeFF                    true
setOptMode -preserveAllSequential         false
setOptMode -setupTargetSlack              0
setAnalysisMode -analysisType             bcwc
setAnalysisMode -checkType                setup
setAnalysisMode -clkSrcPath               true
setAnalysisMode -clockPropagation         sdcControl
setAnalysisMode -usefulSkew               true

**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 6345 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.9) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
User-set net weight histogram:
3		: 0 nets
4		: 0 nets
5		: 0 nets
6     -	10	: 0 nets
11    -	15	: 0 nets
16    -	19	: 0 nets
20    -	63	: 54 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 29889 (70.0%) nets
3		: 10741 (25.2%) nets
4     -	14	: 1685 (3.9%) nets
15    -	39	: 56 (0.1%) nets
40    -	79	: 130 (0.3%) nets
80    -	159	: 195 (0.5%) nets
160   -	319	: 2 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 2 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=34315 (53 fixed + 34262 movable) #buf cell=53 #inv cell=2003 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=42700 #term=137424 #term/net=3.22, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=771
stdCell: 34315 single + 0 double + 0 multi
Total standard cell length = 50.9143 (mm), area = 0.0713 (mm^2)
Average module density = 0.688.
Density for the design = 0.688.
       = stdcell_area 267970 sites (71280 um^2) / alloc_area 389697 sites (103659 um^2).
Pin Density = 0.3526.
            = total # of pins 137424 / total area 389758.
=== lastAutoLevel = 9 
Clock gating cells determined by native netlist tracing.
Init WL Bound For Global Placement... 
Iteration  1: Total net bbox = 6.905e+04 (3.30e+04 3.61e+04)
              Est.  stn bbox = 8.364e+04 (3.99e+04 4.38e+04)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 2010.8M
Iteration  2: Total net bbox = 6.905e+04 (3.30e+04 3.61e+04)
              Est.  stn bbox = 8.364e+04 (3.99e+04 4.38e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2010.8M
*** Finished SKP initialization (cpu=0:00:04.4, real=0:00:04.0)***
Iteration  3: Total net bbox = 8.188e+04 (3.96e+04 4.23e+04)
              Est.  stn bbox = 1.230e+05 (5.95e+04 6.35e+04)
              cpu = 0:00:07.4 real = 0:00:07.0 mem = 2158.0M
Iteration  4: Total net bbox = 3.260e+05 (1.57e+05 1.69e+05)
              Est.  stn bbox = 5.500e+05 (2.64e+05 2.86e+05)
              cpu = 0:00:09.0 real = 0:00:09.0 mem = 2239.7M
Iteration  5: Total net bbox = 3.260e+05 (1.57e+05 1.69e+05)
              Est.  stn bbox = 5.500e+05 (2.64e+05 2.86e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2239.7M
Iteration  6: Total net bbox = 4.696e+05 (2.38e+05 2.32e+05)
              Est.  stn bbox = 7.156e+05 (3.56e+05 3.60e+05)
              cpu = 0:00:07.2 real = 0:00:08.0 mem = 2165.7M
Iteration  7: Total net bbox = 7.341e+05 (4.04e+05 3.30e+05)
              Est.  stn bbox = 9.999e+05 (5.36e+05 4.64e+05)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 2166.1M
Iteration  8: Total net bbox = 7.341e+05 (4.04e+05 3.30e+05)
              Est.  stn bbox = 9.999e+05 (5.36e+05 4.64e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2166.1M
Iteration  9: Total net bbox = 7.656e+05 (4.21e+05 3.45e+05)
              Est.  stn bbox = 1.029e+06 (5.52e+05 4.77e+05)
              cpu = 0:00:07.2 real = 0:00:07.0 mem = 2150.0M
Iteration 10: Total net bbox = 7.656e+05 (4.21e+05 3.45e+05)
              Est.  stn bbox = 1.029e+06 (5.52e+05 4.77e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2150.0M
Iteration 11: Total net bbox = 7.671e+05 (4.22e+05 3.45e+05)
              Est.  stn bbox = 1.031e+06 (5.53e+05 4.78e+05)
              cpu = 0:00:02.7 real = 0:00:03.0 mem = 2150.5M
Iteration 12: Total net bbox = 7.671e+05 (4.22e+05 3.45e+05)
              Est.  stn bbox = 1.031e+06 (5.53e+05 4.78e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2150.5M
Iteration 13: Total net bbox = 7.611e+05 (4.17e+05 3.44e+05)
              Est.  stn bbox = 1.015e+06 (5.43e+05 4.72e+05)
              cpu = 0:00:12.5 real = 0:00:13.0 mem = 2155.7M
Iteration 14: Total net bbox = 7.611e+05 (4.17e+05 3.44e+05)
              Est.  stn bbox = 1.015e+06 (5.43e+05 4.72e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2155.7M
Finished Global Placement (cpu=0:00:47.3, real=0:00:48.0, mem=2155.7M)
Keep Tdgp Graph and DB for later use
Info: 53 clock gating cells identified, 0 (on average) moved 0/7
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:44:50 mem=2171.7M) ***
Total net bbox length = 7.611e+05 (4.168e+05 3.443e+05) (ext = 2.534e+05)
Move report: Detail placement moves 34262 insts, mean move: 1.00 um, max move: 20.60 um
	Max move on inst (U35733): (256.84, 280.89) --> (276.83, 280.28)
	Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 2188.5MB
Summary Report:
Instances move: 34262 (out of 34262 movable)
Instances flipped: 0
Mean displacement: 1.00 um
Max displacement: 20.60 um (Instance: U35733) (256.841, 280.89) -> (276.83, 280.28)
	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
Total net bbox length = 7.445e+05 (3.979e+05 3.466e+05) (ext = 2.535e+05)
Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 2188.5MB
*** Finished refinePlace (0:44:53 mem=2188.5M) ***
*** Finished Initial Placement (cpu=0:00:52.4, real=0:00:52.0, mem=2188.5M) ***
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
Init WL Bound for IncrIp in placeDesign ... 
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  worst
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2188.48 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2188.48 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 54  Num Prerouted Wires = 2884
[NR-eGR] Read numTotalNets=42444  numIgnoredNets=54
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 42390 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 42390 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.08% H + 0.15% V. EstWL: 6.873972e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       209( 0.35%)        10( 0.02%)   ( 0.37%) 
[NR-eGR]  metal3  (3)       117( 0.20%)         4( 0.01%)   ( 0.20%) 
[NR-eGR]  metal4  (4)       349( 0.58%)         6( 0.01%)   ( 0.59%) 
[NR-eGR]  metal5  (5)        92( 0.15%)         1( 0.00%)   ( 0.16%) 
[NR-eGR]  metal6  (6)        70( 0.12%)         0( 0.00%)   ( 0.12%) 
[NR-eGR]  metal7  (7)        10( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              847( 0.17%)        21( 0.00%)   ( 0.17%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.01% H + 0.02% V
[NR-eGR] Overflow after Early Global Route 0.01% H + 0.02% V
Early Global Route congestion estimation runtime: 0.51 seconds, mem = 2197.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 2197.86 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2197.86 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2197.86 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2197.86 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2197.86 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 2197.86 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 5.900000e+00um, number of vias: 136398
[NR-eGR] metal2  (2V) length: 1.433772e+05um, number of vias: 163914
[NR-eGR] metal3  (3H) length: 2.466468e+05um, number of vias: 72471
[NR-eGR] metal4  (4V) length: 1.233330e+05um, number of vias: 23095
[NR-eGR] metal5  (5H) length: 8.006504e+04um, number of vias: 20268
[NR-eGR] metal6  (6V) length: 1.070348e+05um, number of vias: 3119
[NR-eGR] metal7  (7H) length: 1.301713e+04um, number of vias: 1672
[NR-eGR] metal8  (8V) length: 1.429702e+04um, number of vias: 6
[NR-eGR] metal9  (9H) length: 2.520000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.277794e+05um, number of vias: 420943
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.68 seconds, mem = 2197.9M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:01.3, real=0:00:01.0)***
Tdgp not successfully inited but do clear! skip clearing
**placeDesign ... cpu = 0: 0:55, real = 0: 0:55, mem = 1986.9M **
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1518.9M, totSessionCpu=0:44:55 **
**WARN: (IMPOPT-576):	771 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-665):	A_in[127] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[126] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[125] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[124] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[123] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[122] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[121] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[120] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[119] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[118] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[117] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[116] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[115] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[114] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[113] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[112] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[111] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[110] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[109] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[108] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1517.8M, totSessionCpu=0:44:55 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1992.88 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2024.75 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2024.75 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 54  Num Prerouted Wires = 2884
[NR-eGR] Read numTotalNets=42444  numIgnoredNets=54
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 42390 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 42390 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.07% H + 0.14% V. EstWL: 7.052598e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       236( 0.39%)         7( 0.01%)   ( 0.41%) 
[NR-eGR]  metal3  (3)       119( 0.20%)         3( 0.01%)   ( 0.20%) 
[NR-eGR]  metal4  (4)       400( 0.67%)         6( 0.01%)   ( 0.68%) 
[NR-eGR]  metal5  (5)        83( 0.14%)         0( 0.00%)   ( 0.14%) 
[NR-eGR]  metal6  (6)        84( 0.14%)         1( 0.00%)   ( 0.14%) 
[NR-eGR]  metal7  (7)         7( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8  (8)         4( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              933( 0.19%)        17( 0.00%)   ( 0.19%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.02% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.02% V
[NR-eGR] Started Export DB wires ( Curr Mem: 2034.13 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2034.13 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2034.13 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2034.13 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2034.13 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 2034.13 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 5.900000e+00um, number of vias: 136398
[NR-eGR] metal2  (2V) length: 1.479524e+05um, number of vias: 164814
[NR-eGR] metal3  (3H) length: 2.519918e+05um, number of vias: 72262
[NR-eGR] metal4  (4V) length: 1.246802e+05um, number of vias: 23207
[NR-eGR] metal5  (5H) length: 8.331690e+04um, number of vias: 20437
[NR-eGR] metal6  (6V) length: 1.105200e+05um, number of vias: 3152
[NR-eGR] metal7  (7H) length: 1.334769e+04um, number of vias: 1684
[NR-eGR] metal8  (8V) length: 1.450676e+04um, number of vias: 24
[NR-eGR] metal9  (9H) length: 1.008000e+01um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.463317e+05um, number of vias: 421978
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.29 sec, Real: 1.30 sec, Curr Mem: 2034.13 MB )
Extraction called for design 'MAC_512' of instances=34315 and nets=42702 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2034.133M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2034.13)
Total number of fetched objects 43468
End delay calculation. (MEM=2066.62 CPU=0:00:05.5 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=2066.62 CPU=0:00:06.5 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:08.0 real=0:00:08.0 totSessionCpu=0:45:05 mem=2066.6M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -7.206  |
|           TNS (ns):| -2721.8 |
|    Violating Paths:|   509   |
|          All Paths:|  2048   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    342 (342)     |   -0.477   |    342 (342)     |
|   max_tran     |  14118 (63813)   |   -2.226   |  14121 (68137)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.753%
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1568.4M, totSessionCpu=0:45:06 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 2006.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2006.9M) ***
The useful skew maximum allowed delay is: 0.3
Info: 54 nets with fixed/cover wires excluded.
Info: 54 clock nets excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:45:06.8/6:28:17.0 (0.1), mem = 2004.9M

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:45:08.9/6:28:19.0 (0.1), mem = 2171.1M
Begin: GigaOpt high fanout net optimization
Info: 54 nets with fixed/cover wires excluded.
Info: 54 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:45:09.2/6:28:19.4 (0.1), mem = 2087.1M
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    68.75%|        -|  -7.206|-2721.783|   0:00:00.0| 2106.2M|
|    68.75%|        -|  -7.206|-2721.783|   0:00:00.0| 2125.2M|
+----------+---------+--------+---------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2125.2M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |         54 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) have violations which can't be fixed by DRV optimization.

HFNFixing failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

*** DrvOpt [finish] : cpu/real = 0:00:02.3/0:00:02.3 (1.0), totSession cpu/real = 0:45:11.5/6:28:21.6 (0.1), mem = 2106.2M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 54 nets with fixed/cover wires excluded.
Info: 54 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:45:11.5/6:28:21.7 (0.1), mem = 2106.2M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| 17319| 77196|    -2.26|   353|   353|    -0.49|     0|     0|     0|     0|    -7.21| -2721.78|       0|       0|       0|  68.75|          |         |
|     1|    18|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.25|   -31.16|     931|      46|      27|  70.06| 0:00:21.0|  2153.5M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.37|   -58.16|       1|       0|       1|  70.06| 0:00:00.0|  2153.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         54 | default  |
| metal4 (z=4)  |        140 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:21.4 real=0:00:21.0 mem=2153.5M) ***

*** DrvOpt [finish] : cpu/real = 0:00:23.2/0:00:23.2 (1.0), totSession cpu/real = 0:45:34.7/6:28:44.9 (0.1), mem = 2134.4M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:40, real = 0:00:40, mem = 1656.9M, totSessionCpu=0:45:35 **

Active setup views:
 worst
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 54 nets with fixed/cover wires excluded.
Info: 54 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:45:35.0/6:28:45.2 (0.1), mem = 2086.4M
*info: 54 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*info: 54 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack -0.366  TNS Slack -58.159 
+--------+--------+----------+------------+--------+----------+---------+---------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+--------+----------+------------+--------+----------+---------+---------------------+
|  -0.366| -58.159|    70.06%|   0:00:00.0| 2105.5M|     worst|  default| acc_reg_reg[256]/D  |
|   0.000|   0.000|    70.06%|   0:00:02.0| 2159.2M|        NA|       NA| NA                  |
+--------+--------+----------+------------+--------+----------+---------+---------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:01.9 real=0:00:02.0 mem=2159.2M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:01.9 real=0:00:02.0 mem=2159.2M) ***
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         54 | default  |
| metal4 (z=4)  |        140 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:05.2/0:00:05.2 (1.0), totSession cpu/real = 0:45:40.2/6:28:50.4 (0.1), mem = 2140.1M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 54 nets with fixed/cover wires excluded.
Info: 54 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:45:40.7/6:28:50.8 (0.1), mem = 2114.2M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.06
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    70.06%|        -|   0.000|   0.000|   0:00:00.0| 2114.2M|
|    70.06%|      133|   0.000|   0.000|   0:00:02.0| 2156.9M|
|    70.06%|        0|   0.000|   0.000|   0:00:00.0| 2156.9M|
|    70.06%|        4|   0.000|   0.000|   0:00:01.0| 2156.9M|
|    70.06%|        0|   0.000|   0.000|   0:00:00.0| 2156.9M|
|    70.06%|        0|   0.000|   0.000|   0:00:00.0| 2156.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.06
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         54 | default  |
| metal4 (z=4)  |          7 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:04.3) (real = 0:00:04.0) **
*** AreaOpt [finish] : cpu/real = 0:00:04.1/0:00:04.1 (1.0), totSession cpu/real = 0:45:44.8/6:28:54.9 (0.1), mem = 2156.9M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:05, mem=2095.81M, totSessionCpu=0:45:45).

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  worst
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2128.18 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2128.18 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 54  Num Prerouted Wires = 2884
[NR-eGR] Read numTotalNets=43426  numIgnoredNets=54
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43372 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43372 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.09% V. EstWL: 6.972308e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       242( 0.40%)        15( 0.03%)   ( 0.43%) 
[NR-eGR]  metal3  (3)       143( 0.24%)         4( 0.01%)   ( 0.25%) 
[NR-eGR]  metal4  (4)       382( 0.64%)         5( 0.01%)   ( 0.65%) 
[NR-eGR]  metal5  (5)       100( 0.17%)         0( 0.00%)   ( 0.17%) 
[NR-eGR]  metal6  (6)        77( 0.13%)         0( 0.00%)   ( 0.13%) 
[NR-eGR]  metal7  (7)        15( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              959( 0.19%)        24( 0.00%)   ( 0.20%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.01% H + 0.02% V
[NR-eGR] Overflow after Early Global Route 0.01% H + 0.02% V
Early Global Route congestion estimation runtime: 0.59 seconds, mem = 2137.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:03.2, real=0:00:03.0)***
Iteration  7: Total net bbox = 6.130e+05 (3.05e+05 3.08e+05)
              Est.  stn bbox = 8.883e+05 (4.33e+05 4.55e+05)
              cpu = 0:00:03.7 real = 0:00:04.0 mem = 2320.8M
Iteration  8: Total net bbox = 6.114e+05 (3.03e+05 3.08e+05)
              Est.  stn bbox = 8.838e+05 (4.31e+05 4.53e+05)
              cpu = 0:00:04.0 real = 0:00:04.0 mem = 2306.8M
Iteration  9: Total net bbox = 6.029e+05 (2.98e+05 3.04e+05)
              Est.  stn bbox = 8.718e+05 (4.24e+05 4.48e+05)
              cpu = 0:00:06.5 real = 0:00:07.0 mem = 2308.7M
Iteration 10: Total net bbox = 6.192e+05 (3.06e+05 3.13e+05)
              Est.  stn bbox = 8.884e+05 (4.31e+05 4.57e+05)
              cpu = 0:00:15.5 real = 0:00:16.0 mem = 2315.2M
Iteration 11: Total net bbox = 6.123e+05 (3.01e+05 3.12e+05)
              Est.  stn bbox = 8.790e+05 (4.25e+05 4.54e+05)
              cpu = 0:00:05.9 real = 0:00:06.0 mem = 2317.1M
Move report: Timing Driven Placement moves 35244 insts, mean move: 7.86 um, max move: 75.78 um
	Max move on inst (FE_OFC6449_B_reg_79): (210.33, 169.68) --> (197.96, 233.09)

Finished Incremental Placement (cpu=0:00:41.2, real=0:00:41.0, mem=2317.1M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:46:27 mem=2317.8M) ***
Total net bbox length = 8.787e+05 (4.695e+05 4.092e+05) (ext = 2.540e+05)
Move report: Detail placement moves 35244 insts, mean move: 0.72 um, max move: 16.78 um
	Max move on inst (U48280): (262.79, 295.92) --> (246.24, 295.68)
	Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 2334.8MB
Summary Report:
Instances move: 35244 (out of 35244 movable)
Instances flipped: 0
Mean displacement: 0.72 um
Max displacement: 16.78 um (Instance: U48280) (262.786, 295.916) -> (246.24, 295.68)
	Length: 6 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: XNOR2_X1
Total net bbox length = 8.617e+05 (4.506e+05 4.110e+05) (ext = 2.540e+05)
Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 2334.8MB
*** Finished refinePlace (0:46:30 mem=2334.8M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2334.83 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2334.83 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 54  Num Prerouted Wires = 2884
[NR-eGR] Read numTotalNets=43426  numIgnoredNets=54
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43372 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43372 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.02% H + 0.06% V. EstWL: 7.167118e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       109( 0.18%)         2( 0.00%)   ( 0.19%) 
[NR-eGR]  metal3  (3)        28( 0.05%)         1( 0.00%)   ( 0.05%) 
[NR-eGR]  metal4  (4)       252( 0.42%)         0( 0.00%)   ( 0.42%) 
[NR-eGR]  metal5  (5)        40( 0.07%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]  metal6  (6)        27( 0.05%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]  metal7  (7)         8( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              464( 0.09%)         3( 0.00%)   ( 0.09%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.52 seconds, mem = 2334.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 2334.83 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2334.83 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2334.83 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2334.83 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2334.83 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 2334.83 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 5.900000e+00um, number of vias: 138362
[NR-eGR] metal2  (2V) length: 1.483511e+05um, number of vias: 166825
[NR-eGR] metal3  (3H) length: 2.535637e+05um, number of vias: 74204
[NR-eGR] metal4  (4V) length: 1.276909e+05um, number of vias: 23665
[NR-eGR] metal5  (5H) length: 8.590654e+04um, number of vias: 20448
[NR-eGR] metal6  (6V) length: 1.139872e+05um, number of vias: 2952
[NR-eGR] metal7  (7H) length: 1.361527e+04um, number of vias: 1513
[NR-eGR] metal8  (8V) length: 1.369393e+04um, number of vias: 16
[NR-eGR] metal9  (9H) length: 6.720000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.568212e+05um, number of vias: 427985
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.73 seconds, mem = 2334.8M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:46.4, real=0:00:46.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2334.8M)
Extraction called for design 'MAC_512' of instances=35297 and nets=43684 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 2334.828M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:01:39, real = 0:01:39, mem = 1634.9M, totSessionCpu=0:46:33 **
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2130.27)
Total number of fetched objects 44450
End delay calculation. (MEM=2162.82 CPU=0:00:05.3 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=2162.82 CPU=0:00:06.3 REAL=0:00:06.0)
Begin: GigaOpt DRV Optimization
Info: 54 nets with fixed/cover wires excluded.
Info: 54 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:46:41.8/6:29:51.9 (0.1), mem = 2178.8M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    79|  2009|    -0.09|    53|    53|    -0.01|     0|     0|     0|     0|     0.02|     0.00|       0|       0|       0|  70.06|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.05|     0.00|     184|      17|     111|  70.21| 0:00:06.0|  2252.1M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0|  70.21| 0:00:00.0|  2252.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         54 | default  |
| metal4 (z=4)  |         53 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:06.5 real=0:00:07.0 mem=2252.1M) ***

*** Starting refinePlace (0:46:51 mem=2252.1M) ***
Total net bbox length = 8.684e+05 (4.531e+05 4.153e+05) (ext = 2.540e+05)
Move report: Detail placement moves 548 insts, mean move: 0.32 um, max move: 1.78 um
	Max move on inst (U35725): (227.81, 173.88) --> (228.19, 175.28)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2252.1MB
Summary Report:
Instances move: 548 (out of 35445 movable)
Instances flipped: 0
Mean displacement: 0.32 um
Max displacement: 1.78 um (Instance: U35725) (227.81, 173.88) -> (228.19, 175.28)
	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
Total net bbox length = 8.685e+05 (4.532e+05 4.153e+05) (ext = 2.540e+05)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2252.1MB
*** Finished refinePlace (0:46:52 mem=2252.1M) ***
*** maximum move = 1.78 um ***
*** Finished re-routing un-routed nets (2252.1M) ***

*** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=2252.1M) ***
*** DrvOpt [finish] : cpu/real = 0:00:10.8/0:00:10.8 (1.0), totSession cpu/real = 0:46:52.7/6:30:02.7 (0.1), mem = 2233.0M
End: GigaOpt DRV Optimization

------------------------------------------------------------
     Summary (cpu=0.18min real=0.18min mem=2140.0M)                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.054  |  0.054  |  3.343  |
|           TNS (ns):|  0.000  | -0.000  | -0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.212%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:59, real = 0:01:59, mem = 1672.2M, totSessionCpu=0:46:53 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 54 nets with fixed/cover wires excluded.
Info: 54 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:46:53.4/6:30:03.5 (0.1), mem = 2159.1M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.21
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    70.21%|        -|   0.000|   0.000|   0:00:00.0| 2159.1M|
|    70.21%|       36|   0.000|   0.000|   0:00:01.0| 2201.8M|
|    70.19%|       14|   0.000|   0.000|   0:00:00.0| 2201.8M|
|    70.17%|       22|   0.000|   0.000|   0:00:01.0| 2201.8M|
|    70.17%|        1|   0.000|   0.000|   0:00:00.0| 2201.8M|
|    70.17%|        1|   0.000|   0.000|   0:00:00.0| 2201.8M|
|    70.17%|        0|   0.000|   0.000|   0:00:00.0| 2201.8M|
|    70.17%|        0|   0.000|   0.000|   0:00:00.0| 2201.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.17
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         54 | default  |
| metal4 (z=4)  |         17 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:03.4) (real = 0:00:03.0) **
*** Starting refinePlace (0:46:57 mem=2201.8M) ***
Total net bbox length = 8.684e+05 (4.532e+05 4.153e+05) (ext = 2.540e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2201.8MB
Summary Report:
Instances move: 0 (out of 35414 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.684e+05 (4.532e+05 4.153e+05) (ext = 2.540e+05)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2201.8MB
*** Finished refinePlace (0:46:57 mem=2201.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2201.8M) ***

*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=2201.8M) ***
*** AreaOpt [finish] : cpu/real = 0:00:04.3/0:00:04.3 (1.0), totSession cpu/real = 0:46:57.7/6:30:07.7 (0.1), mem = 2201.8M
End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=2139.67M, totSessionCpu=0:46:58).
Begin: GigaOpt postEco DRV Optimization
Info: 54 nets with fixed/cover wires excluded.
Info: 54 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:46:58.0/6:30:08.1 (0.1), mem = 2139.7M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     3|    66|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|     0.03|     0.00|       0|       0|       0|  70.17|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.03|     0.00|       2|       0|       2|  70.17| 0:00:00.0|  2239.6M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.03|     0.00|       0|       0|       0|  70.17| 0:00:00.0|  2239.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         54 | default  |
| metal4 (z=4)  |         18 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=2239.6M) ***

*** Starting refinePlace (0:47:00 mem=2239.6M) ***
Total net bbox length = 8.686e+05 (4.532e+05 4.154e+05) (ext = 2.540e+05)
Move report: Detail placement moves 2 insts, mean move: 2.83 um, max move: 2.92 um
	Max move on inst (FE_OFC7282_FE_OFN397902_n39239): (217.55, 292.88) --> (219.07, 291.48)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2239.6MB
Summary Report:
Instances move: 2 (out of 35416 movable)
Instances flipped: 0
Mean displacement: 2.83 um
Max displacement: 2.92 um (Instance: FE_OFC7282_FE_OFN397902_n39239) (217.55, 292.88) -> (219.07, 291.48)
	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X2
Total net bbox length = 8.686e+05 (4.532e+05 4.154e+05) (ext = 2.540e+05)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2239.6MB
*** Finished refinePlace (0:47:01 mem=2239.6M) ***
*** maximum move = 2.92 um ***
*** Finished re-routing un-routed nets (2239.6M) ***

*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=2239.6M) ***
*** DrvOpt [finish] : cpu/real = 0:00:03.2/0:00:03.2 (1.0), totSession cpu/real = 0:47:01.2/6:30:11.3 (0.1), mem = 2220.5M
End: GigaOpt postEco DRV Optimization

Active setup views:
 worst
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'MAC_512' of instances=35469 and nets=43856 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2205.641M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2205.64 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2205.64 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 54  Num Prerouted Wires = 2884
[NR-eGR] Read numTotalNets=43598  numIgnoredNets=54
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43544 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43544 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.02% H + 0.05% V. EstWL: 7.170898e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       111( 0.19%)         3( 0.01%)   ( 0.19%) 
[NR-eGR]  metal3  (3)        33( 0.06%)         1( 0.00%)   ( 0.06%) 
[NR-eGR]  metal4  (4)       236( 0.39%)         1( 0.00%)   ( 0.40%) 
[NR-eGR]  metal5  (5)        36( 0.06%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]  metal6  (6)        34( 0.06%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]  metal7  (7)         5( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              455( 0.09%)         5( 0.00%)   ( 0.09%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.01% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.56 sec, Real: 0.56 sec, Curr Mem: 2205.64 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2203.64)
Total number of fetched objects 44622
End delay calculation. (MEM=2188.5 CPU=0:00:05.3 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=2188.5 CPU=0:00:06.3 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:07.4 real=0:00:07.0 totSessionCpu=0:47:10 mem=2188.5M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:16, real = 0:02:16, mem = 1670.0M, totSessionCpu=0:47:10 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.024  |  0.024  |  3.343  |
|           TNS (ns):|  0.000  | -0.000  | -0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.167%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:17, real = 0:02:17, mem = 1669.6M, totSessionCpu=0:47:11 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
**place_opt_design ... cpu = 0:03:12, real = 0:03:12, mem = 2054.8M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-665         771  %s : Net has unplaced terms or is connec...
*** Message Summary: 780 warning(s), 0 error(s)

<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix MAC_512_postCTS -outDir timingReports
Turning off fast DC mode./nStart to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2029.9M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2062.12)
Total number of fetched objects 44622
End delay calculation. (MEM=2094.67 CPU=0:00:06.0 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=2094.67 CPU=0:00:06.9 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:07.5 real=0:00:08.0 totSessionCpu=0:47:22 mem=2094.7M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.033  |  0.033  |  3.493  |
|           TNS (ns):|  0.000  | -0.000  | -0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.167%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 9.97 sec
Total Real time: 10.0 sec
Total Memory Usage: 2055.929688 Mbytes
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix MAC_512_postCTS -outDir timingReports
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2031.1M)
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2063.27)
*** Calculating scaling factor for fast libraries using the default operating condition of each library.
Total number of fetched objects 44622
End delay calculation. (MEM=2095.83 CPU=0:00:06.1 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=2095.83 CPU=0:00:07.1 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:07.7 real=0:00:07.0 totSessionCpu=0:47:33 mem=2095.8M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 fast 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.202  | -0.117  | -0.202  |
|           TNS (ns):|-222.687 | -77.397 |-197.098 |
|    Violating Paths:|  1536   |   759   |  1536   |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

Density: 70.167%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 9.41 sec
Total Real time: 10.0 sec
Total Memory Usage: 2015.953125 Mbytes
invalid command name "opt_design"
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1531.4M, totSessionCpu=0:47:35 **
**WARN: (IMPOPT-576):	771 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: User settings:
setDesignMode -process                    45
setExtractRCMode -coupling_c_th           0.1
setExtractRCMode -engine                  preRoute
setExtractRCMode -relative_c_th           1
setExtractRCMode -total_c_th              0
setUsefulSkewMode -ecoRoute               false
setDelayCalMode -enable_high_fanout       true
setDelayCalMode -eng_copyNetPropToNewNet  true
setDelayCalMode -ignoreNetLoad            false
setOptMode -activeHoldViews               { fast }
setOptMode -activeSetupViews              { worst }
setOptMode -autoHoldViews                 { fast}
setOptMode -autoSetupViews                { worst}
setOptMode -autoTDGRSetupViews            { worst}
setOptMode -autoViewHoldTargetSlack       0
setOptMode -drcMargin                     0
setOptMode -fixCap                        true
setOptMode -fixDrc                        true
setOptMode -fixFanoutLoad                 false
setOptMode -fixTran                       true
setOptMode -optimizeFF                    true
setOptMode -preserveAllSequential         false
setOptMode -setupTargetSlack              0
setAnalysisMode -analysisType             bcwc
setAnalysisMode -checkType                setup
setAnalysisMode -clkSrcPath               true
setAnalysisMode -clockPropagation         sdcControl
setAnalysisMode -skew                     true
setAnalysisMode -usefulSkew               true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	A_in[127] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[126] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[125] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[124] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[123] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[122] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[121] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[120] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[119] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[118] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[117] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[116] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[115] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[114] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[113] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[112] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[111] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[110] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[109] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[108] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1562.2M, totSessionCpu=0:47:37 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2066.0M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2069.44)
*** Calculating scaling factor for worst libraries using the default operating condition of each library.
Total number of fetched objects 44622
End delay calculation. (MEM=2101.99 CPU=0:00:06.0 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=2101.99 CPU=0:00:06.9 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:07.9 real=0:00:08.0 totSessionCpu=0:47:45 mem=2102.0M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.033  |  0.033  |  3.493  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.167%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1584.3M, totSessionCpu=0:47:45 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 2056.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2056.3M) ***
*** Starting optimizing excluded clock nets MEM= 2056.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2056.3M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 54 nets with fixed/cover wires excluded.
Info: 54 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:47:46.1/6:32:14.8 (0.1), mem = 2056.3M
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    70.17%|        -|   0.000|   0.000|   0:00:00.0| 2228.5M|
|    70.17%|        -|   0.000|   0.000|   0:00:00.0| 2228.5M|
+----------+---------+--------+--------+------------+--------+

*** Finish post-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2228.5M) ***
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         54 | default  |
| metal4 (z=4)  |         18 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) have violations which can't be fixed by DRV optimization.

HFNFixing failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

*** DrvOpt [finish] : cpu/real = 0:00:03.6/0:00:03.5 (1.0), totSession cpu/real = 0:47:49.6/6:32:18.4 (0.1), mem = 2209.4M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 54 nets with fixed/cover wires excluded.
Info: 54 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:47:50.1/6:32:18.8 (0.1), mem = 2209.4M
*info: 54 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*info: 54 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+---------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+--------+----------+------------+--------+----------+---------+---------------------+
|   0.000|   0.000|    70.17%|   0:00:00.0| 2228.5M|     worst|       NA| NA                  |
+--------+--------+----------+------------+--------+----------+---------+---------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2228.5M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2228.5M) ***
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         54 | default  |
| metal4 (z=4)  |         18 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:03.3/0:00:03.3 (1.0), totSession cpu/real = 0:47:53.4/6:32:22.2 (0.1), mem = 2209.4M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 54 nets with fixed/cover wires excluded.
Info: 54 clock nets excluded from IPO operation.
Info: 54 nets with fixed/cover wires excluded.
Info: 54 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:47:54.7/6:32:23.4 (0.1), mem = 2161.5M
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.017  TNS Slack 0.000 Density 70.17
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    70.17%|        -|   0.017|   0.000|   0:00:00.0| 2161.5M|
|    70.17%|        0|   0.017|   0.000|   0:00:02.0| 2180.6M|
|    70.17%|        1|   0.017|   0.000|   0:00:00.0| 2204.2M|
|    70.17%|        0|   0.017|   0.000|   0:00:00.0| 2205.4M|
|    70.17%|        0|   0.017|   0.000|   0:00:01.0| 2205.4M|
|    70.17%|        0|   0.017|   0.000|   0:00:00.0| 2205.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.017  TNS Slack 0.000 Density 70.17
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         54 | default  |
| metal4 (z=4)  |         17 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:04.2) (real = 0:00:04.0) **
*** Starting refinePlace (0:47:59 mem=2205.4M) ***
Total net bbox length = 8.686e+05 (4.532e+05 4.154e+05) (ext = 2.540e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2205.4MB
Summary Report:
Instances move: 0 (out of 35416 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.686e+05 (4.532e+05 4.154e+05) (ext = 2.540e+05)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2205.4MB
*** Finished refinePlace (0:47:59 mem=2205.4M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2205.4M) ***

*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=2205.4M) ***
*** AreaOpt [finish] : cpu/real = 0:00:04.8/0:00:04.8 (1.0), totSession cpu/real = 0:47:59.4/6:32:28.2 (0.1), mem = 2205.4M
End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=2143.29M, totSessionCpu=0:48:00).
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2176.23 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2176.23 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 54  Num Prerouted Wires = 2884
[NR-eGR] Read numTotalNets=43598  numIgnoredNets=54
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43544 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43544 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.02% H + 0.04% V. EstWL: 7.170898e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       105( 0.18%)         4( 0.01%)   ( 0.18%) 
[NR-eGR]  metal3  (3)        36( 0.06%)         1( 0.00%)   ( 0.06%) 
[NR-eGR]  metal4  (4)       239( 0.40%)         0( 0.00%)   ( 0.40%) 
[NR-eGR]  metal5  (5)        31( 0.05%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]  metal6  (6)        30( 0.05%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]  metal7  (7)         8( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              449( 0.09%)         5( 0.00%)   ( 0.09%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.01% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[NR-eGR] Started Export DB wires ( Curr Mem: 2185.87 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2185.87 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.15 sec, Real: 0.16 sec, Curr Mem: 2185.87 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2185.87 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 2185.87 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 2185.87 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 5.900000e+00um, number of vias: 138706
[NR-eGR] metal2  (2V) length: 1.489095e+05um, number of vias: 167297
[NR-eGR] metal3  (3H) length: 2.529309e+05um, number of vias: 74175
[NR-eGR] metal4  (4V) length: 1.270957e+05um, number of vias: 23929
[NR-eGR] metal5  (5H) length: 8.712254e+04um, number of vias: 20401
[NR-eGR] metal6  (6V) length: 1.134954e+05um, number of vias: 3060
[NR-eGR] metal7  (7H) length: 1.347669e+04um, number of vias: 1608
[NR-eGR] metal8  (8V) length: 1.441466e+04um, number of vias: 14
[NR-eGR] metal9  (9H) length: 5.880000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.574572e+05um, number of vias: 429190
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.41 sec, Real: 1.41 sec, Curr Mem: 2171.00 MB )
Extraction called for design 'MAC_512' of instances=35469 and nets=43856 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 2171.004M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2169)
Total number of fetched objects 44622
End delay calculation. (MEM=2192.76 CPU=0:00:06.0 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=2192.76 CPU=0:00:07.0 REAL=0:00:07.0)
Begin: GigaOpt postEco DRV Optimization
Info: 54 nets with fixed/cover wires excluded.
Info: 54 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:48:11.1/6:32:39.8 (0.1), mem = 2192.8M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     4|    58|    -0.00|     4|     4|    -0.00|     0|     0|     0|     0|     0.03|     0.00|       0|       0|       0|  70.17|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.03|     0.00|      16|       0|       5|  70.18| 0:00:00.0|  2262.9M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.03|     0.00|       0|       0|       0|  70.18| 0:00:00.0|  2262.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         54 | default  |
| metal4 (z=4)  |         19 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:00.0 mem=2262.9M) ***

*** DrvOpt [finish] : cpu/real = 0:00:04.0/0:00:04.0 (1.0), totSession cpu/real = 0:48:15.2/6:32:43.8 (0.1), mem = 2243.8M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:48:15 mem=2243.8M) ***
Density distribution unevenness ratio = 5.290%
Move report: Detail placement moves 21 insts, mean move: 0.96 um, max move: 2.73 um
	Max move on inst (FE_OFC7294_FE_OFN397909_n39237): (251.75, 123.48) --> (250.42, 122.08)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 2243.8MB
Summary Report:
Instances move: 21 (out of 35432 movable)
Instances flipped: 0
Mean displacement: 0.96 um
Max displacement: 2.73 um (Instance: FE_OFC7294_FE_OFN397909_n39237) (251.75, 123.48) -> (250.42, 122.08)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X1
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2243.8MB
*** Finished refinePlace (0:48:16 mem=2243.8M) ***

Active setup views:
 worst
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'MAC_512' of instances=35485 and nets=43872 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 2228.977M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2226.98)
Total number of fetched objects 44638
End delay calculation. (MEM=2211.84 CPU=0:00:05.9 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=2211.84 CPU=0:00:06.9 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:08.6 real=0:00:08.0 totSessionCpu=0:48:25 mem=2211.8M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:50, real = 0:00:50, mem = 1687.3M, totSessionCpu=0:48:25 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.031  |  0.031  |  3.491  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.179%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:51, real = 0:00:51, mem = 1679.5M, totSessionCpu=0:48:26 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> optDesign -hold -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1594.8M, totSessionCpu=0:48:27 **
**WARN: (IMPOPT-576):	771 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: User settings:
setDesignMode -process                    45
setExtractRCMode -coupling_c_th           0.1
setExtractRCMode -engine                  preRoute
setExtractRCMode -relative_c_th           1
setExtractRCMode -total_c_th              0
setUsefulSkewMode -ecoRoute               false
setDelayCalMode -enable_high_fanout       true
setDelayCalMode -eng_copyNetPropToNewNet  true
setDelayCalMode -ignoreNetLoad            false
setOptMode -activeSetupViews              { worst }
setOptMode -autoSetupViews                { worst}
setOptMode -autoTDGRSetupViews            { worst}
setOptMode -drcMargin                     0
setOptMode -fixCap                        true
setOptMode -fixDrc                        true
setOptMode -fixFanoutLoad                 false
setOptMode -fixTran                       true
setOptMode -optimizeFF                    true
setOptMode -preserveAllSequential         false
setOptMode -setupTargetSlack              0
setAnalysisMode -analysisType             bcwc
setAnalysisMode -checkType                setup
setAnalysisMode -clkSrcPath               true
setAnalysisMode -clockPropagation         sdcControl
setAnalysisMode -skew                     true
setAnalysisMode -usefulSkew               true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-665):	A_in[127] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[126] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[125] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[124] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[123] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[122] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[121] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[120] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[119] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[118] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[117] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[116] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[115] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[114] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[113] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[112] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[111] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[110] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[109] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[108] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1599.5M, totSessionCpu=0:48:28 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2084.9M)
Compute RC Scale Done ...
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:48:31 mem=2233.3M ***
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_3137_nc-csuaf4-l01.apporto.com_c11879_csufresno_D2azN9/opt_timing_graph_p7Apsw/timingGraph.tgz -dir /tmp/innovus_temp_3137_nc-csuaf4-l01.apporto.com_c11879_csufresno_D2azN9/opt_timing_graph_p7Apsw -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2216.44)
*** Calculating scaling factor for fast libraries using the default operating condition of each library.
Total number of fetched objects 44638
End delay calculation. (MEM=2201.3 CPU=0:00:06.0 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=2201.3 CPU=0:00:07.0 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:07.6 real=0:00:08.0 totSessionCpu=0:48:41 mem=2201.3M)

Active hold views:
 fast
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:11.5 real=0:00:12.0 totSessionCpu=0:48:42 mem=2216.6M ***
Done building hold timer [44975 node(s), 66162 edge(s), 1 view(s)] (fixHold) cpu=0:00:12.7 real=0:00:13.0 totSessionCpu=0:48:43 mem=2216.6M ***
Running 'restoreTimingGraph -file /tmp/innovus_temp_3137_nc-csuaf4-l01.apporto.com_c11879_csufresno_D2azN9/opt_timing_graph_p7Apsw/timingGraph.tgz -dir /tmp/innovus_temp_3137_nc-csuaf4-l01.apporto.com_c11879_csufresno_D2azN9/opt_timing_graph_p7Apsw -prefix timingGraph'
Done restoreTimingGraph
Done building cte setup timing graph (fixHold) cpu=0:00:13.4 real=0:00:13.0 totSessionCpu=0:48:44 mem=2222.6M ***

*Info: minBufDelay = 20.2 ps, libStdDelay = 8.4 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: worst

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst
Hold  views included:
 fast

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.031  |  0.031  |  3.491  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.203  | -0.117  | -0.203  |
|           TNS (ns):|-223.051 | -77.399 |-197.767 |
|    Violating Paths:|  1536   |   759   |  1536   |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.179%
------------------------------------------------------------
**optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 1734.4M, totSessionCpu=0:48:45 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:48:45.5/6:33:39.5 (0.1), mem = 2206.6M
*info: Run optDesign holdfix with 1 thread.
Info: 54 nets with fixed/cover wires excluded.
Info: 54 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:15.3 real=0:00:15.0 totSessionCpu=0:48:46 mem=2225.7M density=70.179% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.203|  -223.05|    1536|          0|       0(     0)|    70.18%|   0:00:00.0|  2235.7M|
|   1|  -0.203|  -223.05|    1536|          0|       0(     0)|    70.18%|   0:00:00.0|  2254.7M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.203|  -223.05|    1536|          0|       0(     0)|    70.18%|   0:00:00.0|  2254.7M|
|   1|  -0.203|  -209.74|    1536|       1334|       0(     0)|    71.31%|   0:00:07.0|  2278.9M|
|   2|  -0.203|  -199.29|    1536|       1111|       0(     0)|    72.27%|   0:00:05.0|  2280.9M|
|   3|  -0.203|  -189.35|    1531|        913|       6(     0)|    73.06%|   0:00:05.0|  2280.9M|
|   4|  -0.203|  -179.79|    1499|        626|       0(     0)|    73.60%|   0:00:02.0|  2281.0M|
|   5|  -0.203|  -172.98|    1361|        470|       1(     0)|    73.99%|   0:00:03.0|  2281.0M|
|   6|  -0.203|  -167.97|    1293|        331|       2(     0)|    74.26%|   0:00:01.0|  2281.0M|
|   7|  -0.203|  -165.48|    1048|        264|       1(     0)|    74.47%|   0:00:01.0|  2281.0M|
|   8|  -0.203|  -165.44|    1029|         17|       2(     0)|    74.48%|   0:00:01.0|  2281.0M|
|   9|  -0.203|  -165.44|    1029|          0|       0(     0)|    74.48%|   0:00:00.0|  2281.0M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+

*info:    Total 5066 cells added for Phase I
*info:    Total 12 instances resized for Phase I

Phase II ......
Executing transform: AddBuffer
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.203|  -165.44|    1029|          0|       0(     0)|    74.48%|   0:00:00.0|  2281.0M|
|   1|  -0.203|  -165.44|    1029|          0|       0(     0)|    74.48%|   0:00:03.0|  2281.0M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+

Phase IV ......
Executing transform: AddBuffer
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.203|  -165.44|    1029|          0|       0(     0)|    74.48%|   0:00:00.0|  2281.0M|
|   1|  -0.203|  -163.00|    1021|        189|       0(     0)|    74.63%|   0:00:01.0|  2281.0M|
|   2|  -0.203|  -162.58|    1021|         38|       0(     0)|    74.66%|   0:00:01.0|  2281.0M|
|   3|  -0.203|  -162.58|    1021|          4|       0(     0)|    74.67%|   0:00:00.0|  2281.0M|
|   4|  -0.203|  -162.58|    1021|          0|       0(     0)|    74.67%|   0:00:00.0|  2281.0M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+

*info:    Total 231 cells added for Phase IV


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 1041 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:   255 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
*info:   786 net(s): Could not be fixed because of setup WNS degradation on specific instance.

Resizing failure reasons
------------------------------------------------
*info:     6 net(s): Could not be fixed because of hold slack degradation.
*info:   505 net(s): Could not be fixed because instance couldn't be resized.


*** Finished Core Fixing (fixHold) cpu=0:00:47.3 real=0:00:47.0 totSessionCpu=0:49:18 mem=2281.0M density=74.666% ***

*info:
*info: Added a total of 5297 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:          814 cells of type 'BUF_X1' used
*info:           69 cells of type 'BUF_X2' used
*info:            7 cells of type 'BUF_X32' used
*info:           94 cells of type 'BUF_X4' used
*info:         3885 cells of type 'CLKBUF_X1' used
*info:          428 cells of type 'CLKBUF_X3' used
*info:
*info: Total 12 instances resized
*info:       in which 0 FF resizing
*info:

*** Starting refinePlace (0:49:18 mem=2281.0M) ***
Total net bbox length = 9.448e+05 (4.889e+05 4.559e+05) (ext = 2.540e+05)
Move report: Detail placement moves 1511 insts, mean move: 0.61 um, max move: 4.44 um
	Max move on inst (U5590): (316.73, 11.48) --> (313.69, 10.08)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 2281.0MB
Summary Report:
Instances move: 1511 (out of 40729 movable)
Instances flipped: 0
Mean displacement: 0.61 um
Max displacement: 4.44 um (Instance: U5590) (316.73, 11.48) -> (313.69, 10.08)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NOR2_X1
Total net bbox length = 9.451e+05 (4.891e+05 4.560e+05) (ext = 2.540e+05)
Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 2281.0MB
*** Finished refinePlace (0:49:19 mem=2281.0M) ***
*** maximum move = 4.44 um ***
*** Finished re-routing un-routed nets (2281.0M) ***

*** Finish Physical Update (cpu=0:00:01.3 real=0:00:02.0 mem=2281.0M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:48.7 real=0:00:49.0 totSessionCpu=0:49:19 mem=2281.0M density=74.666%) ***
*** HoldOpt [finish] : cpu/real = 0:00:33.8/0:00:33.8 (1.0), totSession cpu/real = 0:49:19.3/6:34:13.3 (0.1), mem = 2261.9M
**INFO: total 5297 insts, 0 nets marked don't touch
**INFO: total 5297 insts, 0 nets marked don't touch DB property
**INFO: total 5297 insts, 0 nets unmarked don't touch

*** Steiner Routed Nets: 14.314%; Threshold: 100; Threshold for Hold: 100
Re-routed 256 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
Extraction called for design 'MAC_512' of instances=40782 and nets=49169 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2155.875M)
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2145.18)
*** Calculating scaling factor for worst libraries using the default operating condition of each library.
Total number of fetched objects 49935
End delay calculation. (MEM=2178.54 CPU=0:00:06.2 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=2178.54 CPU=0:00:07.2 REAL=0:00:07.0)
GigaOpt: WNS changes after routing: 0.000 -> -0.000 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.0042
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> -0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 14.314%; Threshold: 100; Threshold for Hold: 100
Re-routed 256 nets
Extraction called for design 'MAC_512' of instances=40782 and nets=49169 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2186.539M)
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2169.61)
Total number of fetched objects 49935
End delay calculation. (MEM=2178.54 CPU=0:00:06.4 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=2178.54 CPU=0:00:07.4 REAL=0:00:07.0)
GigaOpt: WNS changes after postEco optimization: 0.000 -> -0.000 (bump = 0.0, threshold = 0.0042)
GigaOpt: Skipping post-eco TNS optimization

Active setup views:
 worst
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2193.80 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2193.80 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 54  Num Prerouted Wires = 2884
[NR-eGR] Read numTotalNets=48911  numIgnoredNets=54
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 48857 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 48857 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.22% H + 0.10% V. EstWL: 7.931924e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       308( 0.52%)        21( 0.04%)         1( 0.00%)   ( 0.55%) 
[NR-eGR]  metal3  (3)       209( 0.35%)        50( 0.08%)         2( 0.00%)   ( 0.44%) 
[NR-eGR]  metal4  (4)       483( 0.81%)        15( 0.03%)         1( 0.00%)   ( 0.83%) 
[NR-eGR]  metal5  (5)       215( 0.36%)        13( 0.02%)         0( 0.00%)   ( 0.38%) 
[NR-eGR]  metal6  (6)       158( 0.26%)         0( 0.00%)         0( 0.00%)   ( 0.26%) 
[NR-eGR]  metal7  (7)        23( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  metal8  (8)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             1398( 0.28%)        99( 0.02%)         4( 0.00%)   ( 0.30%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.20% H + 0.12% V
[NR-eGR] Overflow after Early Global Route 0.29% H + 0.14% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.68 sec, Real: 0.68 sec, Curr Mem: 2193.80 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |         13.89 |         15.67 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 13.89, normalized total congestion hotspot area = 15.67 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   235.47    17.08   257.87    45.08 |       13.89   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   229.87     5.88   241.07    17.08 |        0.44   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   297.07    61.88   308.27    73.08 |        0.44   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   308.27    61.88   319.47    73.08 |        0.44   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |   313.87    73.08   325.07    84.28 |        0.44   |
[hotspot] +-----+-------------------------------------+---------------+
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:13, real = 0:01:13, mem = 1632.5M, totSessionCpu=0:49:41 **
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2119.16)
*** Calculating scaling factor for fast libraries using the default operating condition of each library.
Total number of fetched objects 49935
End delay calculation. (MEM=2168.52 CPU=0:00:06.5 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=2168.52 CPU=0:00:07.6 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:08.2 real=0:00:08.0 totSessionCpu=0:49:50 mem=2168.5M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2106.82)
*** Calculating scaling factor for worst libraries using the default operating condition of each library.
Total number of fetched objects 49935
End delay calculation. (MEM=2171.45 CPU=0:00:06.4 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=2171.45 CPU=0:00:07.3 REAL=0:00:08.0)
*** Done Building Timing Graph (cpu=0:00:08.0 real=0:00:08.0 totSessionCpu=0:50:00 mem=2171.4M)

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 worst 
Hold  views included:
 fast

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  |  3.381  |
|           TNS (ns):| -0.001  | -0.001  |  0.000  |
|    Violating Paths:|    7    |    7    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.203  | -0.096  | -0.203  |
|           TNS (ns):|-162.560 | -18.723 |-152.674 |
|    Violating Paths:|  1024   |   256   |  1019   |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.666%
Routing Overflow: 0.29% H and 0.14% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:33, real = 0:01:34, mem = 1686.8M, totSessionCpu=0:50:01 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
invalid command name "opt_design"
<CMD> optDesign -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1608.3M, totSessionCpu=0:50:03 **
**WARN: (IMPOPT-576):	771 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: User settings:
setDesignMode -process                    45
setExtractRCMode -coupling_c_th           0.1
setExtractRCMode -engine                  preRoute
setExtractRCMode -relative_c_th           1
setExtractRCMode -total_c_th              0
setUsefulSkewMode -ecoRoute               false
setDelayCalMode -enable_high_fanout       true
setDelayCalMode -eng_copyNetPropToNewNet  true
setDelayCalMode -ignoreNetLoad            false
setOptMode -activeHoldViews               { fast }
setOptMode -activeSetupViews              { worst }
setOptMode -autoHoldViews                 { fast}
setOptMode -autoSetupViews                { worst}
setOptMode -autoTDGRSetupViews            { worst}
setOptMode -autoViewHoldTargetSlack       0
setOptMode -drcMargin                     0
setOptMode -fixCap                        true
setOptMode -fixDrc                        true
setOptMode -fixFanoutLoad                 false
setOptMode -fixTran                       true
setOptMode -optimizeFF                    true
setOptMode -preserveAllSequential         false
setOptMode -setupTargetSlack              0
setAnalysisMode -analysisType             bcwc
setAnalysisMode -checkType                setup
setAnalysisMode -clkSrcPath               true
setAnalysisMode -clockPropagation         sdcControl
setAnalysisMode -skew                     true
setAnalysisMode -usefulSkew               true

Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-665):	A_in[127] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[126] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[125] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[124] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[123] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[122] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[121] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[120] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[119] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[118] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[117] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[116] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[115] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[114] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[113] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[112] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[111] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[110] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[109] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_in[108] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1613.1M, totSessionCpu=0:50:04 **
**WARN: (IMPOPT-3318):	Missing -preCTS|-postCTS|-postRoute option.
**ERROR: (IMPOPT-570):	Initial sanity checks failed for optDesign. Correct above errors/warnings before running optDesign.

<CMD> getCTSMode -engine -quiet
<CMD> ctd_win -side none -id ctd_window
<CMD> ccopt_design
#% Begin ccopt_design (date=04/07 04:25:37, mem=1608.9M)
Runtime...
**INFO: User's settings:
setNanoRouteMode -grouteExpTdStdDelay     8.4
setDesignMode -process                    45
setExtractRCMode -coupling_c_th           0.1
setExtractRCMode -engine                  preRoute
setExtractRCMode -relative_c_th           1
setExtractRCMode -total_c_th              0
setDelayCalMode -enable_high_fanout       true
setDelayCalMode -eng_copyNetPropToNewNet  true
setDelayCalMode -ignoreNetLoad            false
setOptMode -activeHoldViews               { fast }
setOptMode -activeSetupViews              { worst }
setOptMode -autoHoldViews                 { fast}
setOptMode -autoSetupViews                { worst}
setOptMode -autoTDGRSetupViews            { worst}
setOptMode -autoViewHoldTargetSlack       0
setOptMode -drcMargin                     0
setOptMode -fixCap                        true
setOptMode -fixDrc                        false
setOptMode -fixFanoutLoad                 false
setOptMode -fixTran                       true
setOptMode -optimizeFF                    true
setOptMode -preserveAllSequential         true
setOptMode -setupTargetSlack              0

(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Not setting up route_type 'default_route_type_nonleaf' from CTS mode settings, as it has already been done
Not setting up route_type 'default_route_type_leaf' from CTS mode settings, as it has already been done
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
**WARN: (IMPCCOPT-5046):	Net 'clk' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_29' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_10' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_2' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_3' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_4' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_1' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_7' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_8' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_9' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_5' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_6' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_28' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_17' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_18' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_19' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_11' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_12' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_13' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_14' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (EMS-27):	Message (IMPCCOPT-5046) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPCCOPT-5047):	Found 54 clock net(s) with existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5047' for more detail.
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=2086.5M, init mem=2086.5M)
*info: Placed = 40782          (Fixed = 53)
*info: Unplaced = 0           
Placement Density:74.67%(77411/103676)
Placement Density (including fixed std cells):74.67%(77411/103676)
Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=2086.5M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.3 real=0:00:00.3)
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * There are 2 clocks in propagated mode.

Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.3 real=0:00:00.3)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.3 real=0:00:00.3)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 768 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 768 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2086.46 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2116.83 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2116.83 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 54  Num Prerouted Wires = 2884
[NR-eGR] Read numTotalNets=48911  numIgnoredNets=54
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 48857 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 48857 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.22% H + 0.10% V. EstWL: 7.931924e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       308( 0.52%)        21( 0.04%)         1( 0.00%)   ( 0.55%) 
[NR-eGR]  metal3  (3)       209( 0.35%)        50( 0.08%)         2( 0.00%)   ( 0.44%) 
[NR-eGR]  metal4  (4)       483( 0.81%)        15( 0.03%)         1( 0.00%)   ( 0.83%) 
[NR-eGR]  metal5  (5)       215( 0.36%)        13( 0.02%)         0( 0.00%)   ( 0.38%) 
[NR-eGR]  metal6  (6)       158( 0.26%)         0( 0.00%)         0( 0.00%)   ( 0.26%) 
[NR-eGR]  metal7  (7)        23( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  metal8  (8)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             1398( 0.28%)        99( 0.02%)         4( 0.00%)   ( 0.30%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.20% H + 0.12% V
[NR-eGR] Overflow after Early Global Route 0.29% H + 0.14% V
[NR-eGR] Started Export DB wires ( Curr Mem: 2127.64 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2127.64 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2127.64 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2127.64 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2127.64 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 2127.64 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 5.900000e+00um, number of vias: 149332
[NR-eGR] metal2  (2V) length: 1.594320e+05um, number of vias: 179238
[NR-eGR] metal3  (3H) length: 2.730581e+05um, number of vias: 81046
[NR-eGR] metal4  (4V) length: 1.397630e+05um, number of vias: 26961
[NR-eGR] metal5  (5H) length: 1.011857e+05um, number of vias: 22952
[NR-eGR] metal6  (6V) length: 1.307309e+05um, number of vias: 3383
[NR-eGR] metal7  (7H) length: 1.650789e+04um, number of vias: 1778
[NR-eGR] metal8  (8V) length: 1.711426e+04um, number of vias: 10
[NR-eGR] metal9  (9H) length: 4.200000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 8.378020e+05um, number of vias: 464700
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.48 sec, Real: 1.48 sec, Curr Mem: 2112.71 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:01.6 real=0:00:01.6)
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
buffer_cells is set for at least one object
clock_nets_detailed_routed: 1 (default: false)
cts_merge_clock_gates is set for at least one object
cts_merge_clock_logic is set for at least one object
inverter_cells is set for at least one object
route_type is set for at least one object
target_insertion_delay is set for at least one object
target_skew is set for at least one object
target_skew_wire is set for at least one object
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     BUF_X1 
  Inverters:   INV_X1 
  Clock gates (with test): CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
  Clock gates   (no test): CLKGATE_X8 CLKGATE_X4 CLKGATE_X2 CLKGATE_X1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 103675.628um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner worst:setup, late and power domain auto-default:
  Slew time target (leaf):    0.063ns
  Slew time target (trunk):   0.063ns
  Slew time target (top):     0.064ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.048ns
  Buffer max distance: 207.395um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:BUF_X1, fastest_considered_half_corner=worst:setup.late, optimalDrivingDistance=207.395um, saturatedSlew=0.053ns, speed=2122.774um per ns, cellArea=3.848um^2 per 1000um}
  Inverter  : {lib_cell:INV_X1, fastest_considered_half_corner=worst:setup.late, optimalDrivingDistance=200.000um, saturatedSlew=0.053ns, speed=2469.136um per ns, cellArea=2.660um^2 per 1000um}
  Clock gate (with test): {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=worst:setup.late, optimalDrivingDistance=593.798um, saturatedSlew=0.053ns, speed=4923.703um per ns, cellArea=12.991um^2 per 1000um}
  Clock gate   (no test): {lib_cell:CLKGATE_X8, fastest_considered_half_corner=worst:setup.late, optimalDrivingDistance=587.125um, saturatedSlew=0.053ns, speed=5048.367um per ns, cellArea=11.779um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/synth:
  Sources:                     pin clk
  Total number of sinks:       768
  Delay constrained sinks:     768
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst:setup.late:
  Skew target:                 0.048ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk/synth with 768 clock sinks

Clock DAG stats initial state:
  cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
  cell areas       : b=42.294um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=42.294um^2
  hp wire lengths  : top=0.000um, trunk=1406.170um, leaf=1300.740um, total=2706.910um
Clock DAG library cell distribution initial state {count}:
   Bufs: BUF_X1: 53 
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:00.7 real=0:00:00.7)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:03.4 real=0:00:03.3)
Synthesizing clock trees...
  Preparing To Balance...
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.3 real=0:00:00.3)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk...
      Clock tree timing engine global stage delay update for worst:setup.late...
      Clock tree timing engine global stage delay update for worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=48, i=0, icg=0, nicg=0, l=0, total=48
      cell areas       : b=38.304um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=38.304um^2
      hp wire lengths  : top=0.000um, trunk=1208.620um, leaf=1267.150um, total=2475.770um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: BUF_X1: 48 
    Bottom-up phase done. (took cpu=0:00:00.5 real=0:00:00.5)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:50:10 mem=2150.9M) ***
Total net bbox length = 9.450e+05 (4.890e+05 4.560e+05) (ext = 2.539e+05)
Move report: Detail placement moves 744 insts, mean move: 0.53 um, max move: 3.30 um
	Max move on inst (FE_PHC16180_n1792): (265.43, 21.28) --> (263.53, 22.68)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2150.9MB
Summary Report:
Instances move: 744 (out of 40777 movable)
Instances flipped: 0
Mean displacement: 0.53 um
Max displacement: 3.30 um (Instance: FE_PHC16180_n1792) (265.43, 21.28) -> (263.53, 22.68)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X1
Total net bbox length = 9.451e+05 (4.891e+05 4.560e+05) (ext = 2.539e+05)
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2150.9MB
*** Finished refinePlace (0:50:11 mem=2150.9M) ***
    ClockRefiner summary
    All clock instances: Moved 88, flipped 18 and cell swapped 0 (out of a total of 816).
    The largest move was 2.8 um for acc_reg_reg[259].
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.1 real=0:00:01.1)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Clock tree timing engine global stage delay update for worst:setup.late...
    Clock tree timing engine global stage delay update for worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    ----------------------------------
    Movement (um)      Number of cells
    ----------------------------------
    [0.76,0.7676)             5
    [0.7676,0.7752)           0
    [0.7752,0.7828)           0
    [0.7828,0.7904)           0
    [0.7904,0.798)            0
    [0.798,0.8056)            0
    [0.8056,0.8132)           0
    [0.8132,0.8208)           0
    [0.8208,0.8284)           0
    [0.8284,0.836)            0
    ----------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    ---------------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    ---------------------------------------------------------------------------------------------------------------------------------------------------------------
        0.76         (275.310,42.280)     (274.550,42.280)     ccl_a clock buffer, uid:A50f8 (a lib_cell BUF_X1) at (274.550,42.280), in power domain auto-default
        0.76         (275.310,42.280)     (276.070,42.280)     ccl_a clock buffer, uid:A50fe (a lib_cell BUF_X1) at (276.070,42.280), in power domain auto-default
        0.76         (59.850,199.080)     (59.090,199.080)     ccl_a clock buffer, uid:A5103 (a lib_cell BUF_X1) at (59.090,199.080), in power domain auto-default
        0.76         (148.580,42.280)     (147.820,42.280)     ccl_a clock buffer, uid:A5102 (a lib_cell BUF_X1) at (147.820,42.280), in power domain auto-default
        0.76         (187.910,246.680)    (187.150,246.680)    ccl_a clock buffer, uid:A50fd (a lib_cell BUF_X1) at (187.150,246.680), in power domain auto-default
        0            (44.880,316.870)     (44.880,316.870)     ccl_a clock buffer, uid:A50d6 (a lib_cell BUF_X1) at (44.460,316.680), in power domain auto-default
        0            (205.050,199.270)    (205.050,199.270)    ccl_a clock buffer, uid:A50f6 (a lib_cell BUF_X1) at (204.630,199.080), in power domain auto-default
        0            (60.000,319.290)     (60.000,319.290)     ccl_a clock buffer, uid:A50c3 (a lib_cell BUF_X1) at (59.850,318.080), in power domain auto-default
        0            (60.270,199.270)     (60.270,199.270)     ccl_a clock buffer, uid:A50f4 (a lib_cell BUF_X1) at (59.850,199.080), in power domain auto-default
        0            (59.510,199.270)     (59.510,199.270)     ccl_a clock buffer, uid:A5103 (a lib_cell BUF_X1) at (59.090,199.080), in power domain auto-default
    ---------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:01.2 real=0:00:01.2)
    Clock DAG stats after 'Clustering':
      cell counts      : b=48, i=0, icg=0, nicg=0, l=0, total=48
      cell areas       : b=38.304um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=38.304um^2
      cell capacitance : b=42.858fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=42.858fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=206.429fF, leaf=258.334fF, total=464.763fF
      wire lengths     : top=0.000um, trunk=1770.012um, leaf=2259.535um, total=4029.546um
      hp wire lengths  : top=0.000um, trunk=1212.420um, leaf=1284.210um, total=2496.630um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.063ns count=12 avg=0.032ns sd=0.016ns min=0.005ns max=0.057ns {8 <= 0.038ns, 3 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
      Leaf  : target=0.063ns count=37 avg=0.051ns sd=0.008ns min=0.032ns max=0.064ns {2 <= 0.038ns, 16 <= 0.051ns, 9 <= 0.057ns, 5 <= 0.060ns, 4 <= 0.063ns} {1 <= 0.067ns, 0 <= 0.070ns, 0 <= 0.076ns, 0 <= 0.095ns, 0 > 0.095ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: BUF_X1: 48 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/synth: insertion delay [min=0.159, max=0.246, avg=0.220, sd=0.020], skew [0.087 vs 0.048*], 89.1% {0.202, 0.246} (wid=0.021 ws=0.019) (gid=0.236 gs=0.082)
    Skew group summary after 'Clustering':
      skew_group clk/synth: insertion delay [min=0.159, max=0.246, avg=0.220, sd=0.020], skew [0.087 vs 0.048*], 89.1% {0.202, 0.246} (wid=0.021 ws=0.019) (gid=0.236 gs=0.082)
    Legalizer API calls during this step: 695 succeeded with high effort: 695 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:01.7 real=0:00:01.7)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:        49 (unrouted=49, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 49115 (unrouted=258, trialRouted=48857, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 49 nets for routing of which 49 have one or more fixed wires.
(ccopt eGR): Start to route 49 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2150.87 MB )
[NR-eGR] Read 26788 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2150.87 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 26788
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=48906  numIgnoredNets=48857
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 49 clock nets ( 49 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 49 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 49 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.934000e+03um
[NR-eGR] Create a new net group with 8 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 8 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.934000e+03um
[NR-eGR] Create a new net group with 8 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 8 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.934000e+03um
[NR-eGR] Create a new net group with 8 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 8 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.934000e+03um
[NR-eGR] Create a new net group with 1 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 1 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 3.999800e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 2150.87 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2150.87 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2150.87 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2150.87 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2150.87 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2150.87 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 149321
[NR-eGR] metal2  (2V) length: 1.599763e+05um, number of vias: 179385
[NR-eGR] metal3  (3H) length: 2.725342e+05um, number of vias: 80863
[NR-eGR] metal4  (4V) length: 1.392288e+05um, number of vias: 26931
[NR-eGR] metal5  (5H) length: 1.010311e+05um, number of vias: 22952
[NR-eGR] metal6  (6V) length: 1.307309e+05um, number of vias: 3383
[NR-eGR] metal7  (7H) length: 1.650789e+04um, number of vias: 1778
[NR-eGR] metal8  (8V) length: 1.711426e+04um, number of vias: 10
[NR-eGR] metal9  (9H) length: 4.200000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 8.371277e+05um, number of vias: 464623
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.114185e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 864
[NR-eGR] metal2  (2V) length: 6.806300e+02um, number of vias: 995
[NR-eGR] metal3  (3H) length: 1.982630e+03um, number of vias: 516
[NR-eGR] metal4  (4V) length: 1.450925e+03um, number of vias: 0
[NR-eGR] metal5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.114185e+03um, number of vias: 2375
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.114185e+03um, number of vias: 2375
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.33 sec, Real: 0.33 sec, Curr Mem: 2150.87 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:00.4 real=0:00:00.4)
    Routing using eGR only done.
Net route status summary:
  Clock:        49 (unrouted=0, trialRouted=0, noStatus=0, routed=49, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 49115 (unrouted=258, trialRouted=48857, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2150.87 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2150.87 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 49  Num Prerouted Wires = 3433
[NR-eGR] Read numTotalNets=48906  numIgnoredNets=49
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 48857 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 48857 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.28% H + 0.08% V. EstWL: 7.933268e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       279( 0.47%)        14( 0.02%)         0( 0.00%)   ( 0.49%) 
[NR-eGR]  metal3  (3)       215( 0.36%)        64( 0.11%)         4( 0.01%)   ( 0.47%) 
[NR-eGR]  metal4  (4)       510( 0.85%)        18( 0.03%)         0( 0.00%)   ( 0.88%) 
[NR-eGR]  metal5  (5)       210( 0.35%)         9( 0.02%)         0( 0.00%)   ( 0.37%) 
[NR-eGR]  metal6  (6)       142( 0.24%)         0( 0.00%)         0( 0.00%)   ( 0.24%) 
[NR-eGR]  metal7  (7)        17( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  metal8  (8)         6( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             1379( 0.28%)       105( 0.02%)         4( 0.00%)   ( 0.30%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.25% H + 0.08% V
[NR-eGR] Overflow after Early Global Route 0.36% H + 0.10% V
Early Global Route congestion estimation runtime: 0.60 seconds, mem = 2150.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 20.44, normalized total congestion hotspot area = 21.33 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
Starting area based congRepair.
Area based congRepair is working on 10.0% of the design.
Local HotSpot Analysis in Working Area: normalized total congestion hotspot area = 24.33
Iteration  8: Total net bbox = 1.063e+05 (4.85e+04 5.78e+04)
              Est.  stn bbox = 1.783e+05 (8.33e+04 9.50e+04)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 2117.9M
Iteration  9: Total net bbox = 1.065e+05 (4.85e+04 5.80e+04)
              Est.  stn bbox = 1.784e+05 (8.34e+04 9.51e+04)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 2117.9M
Iteration 10: Total net bbox = 1.079e+05 (4.92e+04 5.87e+04)
              Est.  stn bbox = 1.798e+05 (8.40e+04 9.58e+04)
              cpu = 0:00:06.6 real = 0:00:07.0 mem = 2119.2M
Iteration 11: Total net bbox = 1.090e+05 (4.96e+04 5.95e+04)
              Est.  stn bbox = 1.810e+05 (8.44e+04 9.66e+04)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 2119.2M
Move report: Congestion Driven Placement moves 5799 insts, mean move: 12.36 um, max move: 117.87 um
	Max move on inst (FE_PHC17801_n855): (272.27, 78.68) --> (331.90, 20.44)

Finished Incremental Placement (cpu=0:00:09.8, real=0:00:10.0, mem=2119.2M)
*** Starting refinePlace (0:50:22 mem=2119.2M) ***
Total net bbox length = 9.047e+05 (4.619e+05 4.428e+05) (ext = 2.532e+05)
Move report: Detail placement moves 11871 insts, mean move: 1.11 um, max move: 28.69 um
	Max move on inst (FE_PHC18562_n897): (279.49, 89.88) --> (308.18, 89.88)
	Runtime: CPU: 0:00:03.0 REAL: 0:00:03.0 MEM: 2137.6MB
Summary Report:
Instances move: 11871 (out of 40729 movable)
Instances flipped: 1737
Mean displacement: 1.11 um
Max displacement: 28.69 um (Instance: FE_PHC18562_n897) (279.49, 89.88) -> (308.18, 89.88)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X1
Total net bbox length = 8.991e+05 (4.554e+05 4.437e+05) (ext = 2.531e+05)
Runtime: CPU: 0:00:03.0 REAL: 0:00:03.0 MEM: 2137.6MB
*** Finished refinePlace (0:50:25 mem=2137.6M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2137.60 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2137.60 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 49  Num Prerouted Wires = 3433
[NR-eGR] Read numTotalNets=48906  numIgnoredNets=49
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 48857 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 48857 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.05% V. EstWL: 7.474600e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       244( 0.41%)        10( 0.02%)   ( 0.42%) 
[NR-eGR]  metal3  (3)        26( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  metal4  (4)       411( 0.69%)        13( 0.02%)   ( 0.71%) 
[NR-eGR]  metal5  (5)        51( 0.09%)         0( 0.00%)   ( 0.09%) 
[NR-eGR]  metal6  (6)        77( 0.13%)         0( 0.00%)   ( 0.13%) 
[NR-eGR]  metal7  (7)         4( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              813( 0.16%)        23( 0.00%)   ( 0.17%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.04% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.05% V
Early Global Route congestion estimation runtime: 0.57 seconds, mem = 2137.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Local HotSpot Analysis in Working Area: normalized total congestion hotspot area = 0.00
[NR-eGR] Started Export DB wires ( Curr Mem: 2137.60 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2137.60 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2137.60 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2137.60 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2137.60 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 2137.60 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 149321
[NR-eGR] metal2  (2V) length: 1.576663e+05um, number of vias: 178320
[NR-eGR] metal3  (3H) length: 2.549952e+05um, number of vias: 77909
[NR-eGR] metal4  (4V) length: 1.354304e+05um, number of vias: 25405
[NR-eGR] metal5  (5H) length: 8.788279e+04um, number of vias: 21964
[NR-eGR] metal6  (6V) length: 1.231201e+05um, number of vias: 3265
[NR-eGR] metal7  (7H) length: 1.415923e+04um, number of vias: 1765
[NR-eGR] metal8  (8V) length: 1.611307e+04um, number of vias: 16
[NR-eGR] metal9  (9H) length: 6.720000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.893738e+05um, number of vias: 457965
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.78 seconds, mem = 2137.6M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:15.0, real=0:00:15.0)
    Congestion Repair done. (took cpu=0:00:15.0 real=0:00:14.9)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:15.6 real=0:00:15.5)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'MAC_512' of instances=40777 and nets=49164 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2137.602M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
  Clock tree timing engine global stage delay update for worst:setup.late...
  Clock tree timing engine global stage delay update for worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=48, i=0, icg=0, nicg=0, l=0, total=48
    cell areas       : b=38.304um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=38.304um^2
    cell capacitance : b=42.858fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=42.858fF
    sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
    wire capacitance : top=0.000fF, trunk=202.484fF, leaf=242.438fF, total=444.922fF
    wire lengths     : top=0.000um, trunk=1770.012um, leaf=2212.993um, total=3983.005um
    hp wire lengths  : top=0.000um, trunk=1212.420um, leaf=1225.445um, total=2437.865um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.063ns count=12 avg=0.032ns sd=0.016ns min=0.005ns max=0.056ns {8 <= 0.038ns, 3 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
    Leaf  : target=0.063ns count=37 avg=0.050ns sd=0.008ns min=0.032ns max=0.063ns {2 <= 0.038ns, 20 <= 0.051ns, 8 <= 0.057ns, 2 <= 0.060ns, 5 <= 0.063ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: BUF_X1: 48 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/synth: insertion delay [min=0.157, max=0.245, avg=0.217, sd=0.020], skew [0.088 vs 0.048*], 89.1% {0.201, 0.245} (wid=0.021 ws=0.019) (gid=0.235 gs=0.083)
  Skew group summary after clustering cong repair call:
    skew_group clk/synth: insertion delay [min=0.157, max=0.245, avg=0.217, sd=0.020], skew [0.088 vs 0.048*], 89.1% {0.201, 0.245} (wid=0.021 ws=0.019) (gid=0.235 gs=0.083)
  CongRepair After Initial Clustering done. (took cpu=0:00:16.0 real=0:00:15.9)
  Stage::Clustering done. (took cpu=0:00:17.7 real=0:00:17.6)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=48, i=0, icg=0, nicg=0, l=0, total=48
      cell areas       : b=38.304um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=38.304um^2
      cell capacitance : b=42.858fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=42.858fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=202.484fF, leaf=242.438fF, total=444.922fF
      wire lengths     : top=0.000um, trunk=1770.012um, leaf=2212.993um, total=3983.005um
      hp wire lengths  : top=0.000um, trunk=1212.420um, leaf=1225.445um, total=2437.865um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.063ns count=12 avg=0.032ns sd=0.016ns min=0.005ns max=0.056ns {8 <= 0.038ns, 3 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
      Leaf  : target=0.063ns count=37 avg=0.050ns sd=0.008ns min=0.032ns max=0.063ns {2 <= 0.038ns, 20 <= 0.051ns, 8 <= 0.057ns, 2 <= 0.060ns, 5 <= 0.063ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: BUF_X1: 48 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/synth: insertion delay [min=0.157, max=0.245], skew [0.088 vs 0.048*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/synth: insertion delay [min=0.157, max=0.245], skew [0.088 vs 0.048*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=48, i=0, icg=0, nicg=0, l=0, total=48
      cell areas       : b=38.304um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=38.304um^2
      cell capacitance : b=42.858fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=42.858fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=202.484fF, leaf=242.438fF, total=444.922fF
      wire lengths     : top=0.000um, trunk=1770.012um, leaf=2212.993um, total=3983.005um
      hp wire lengths  : top=0.000um, trunk=1212.420um, leaf=1225.445um, total=2437.865um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.063ns count=12 avg=0.032ns sd=0.016ns min=0.005ns max=0.056ns {8 <= 0.038ns, 3 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
      Leaf  : target=0.063ns count=37 avg=0.050ns sd=0.008ns min=0.032ns max=0.063ns {2 <= 0.038ns, 20 <= 0.051ns, 8 <= 0.057ns, 2 <= 0.060ns, 5 <= 0.063ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: BUF_X1: 48 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/synth: insertion delay [min=0.157, max=0.245, avg=0.217, sd=0.020], skew [0.088 vs 0.048*], 89.1% {0.201, 0.245} (wid=0.021 ws=0.019) (gid=0.235 gs=0.083)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/synth: insertion delay [min=0.157, max=0.245, avg=0.217, sd=0.020], skew [0.088 vs 0.048*], 89.1% {0.201, 0.245} (wid=0.021 ws=0.019) (gid=0.235 gs=0.083)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=48, i=0, icg=0, nicg=0, l=0, total=48
      cell areas       : b=38.304um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=38.304um^2
      cell capacitance : b=42.858fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=42.858fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=202.484fF, leaf=242.438fF, total=444.922fF
      wire lengths     : top=0.000um, trunk=1770.012um, leaf=2212.993um, total=3983.005um
      hp wire lengths  : top=0.000um, trunk=1212.420um, leaf=1225.445um, total=2437.865um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.063ns count=12 avg=0.032ns sd=0.016ns min=0.005ns max=0.056ns {8 <= 0.038ns, 3 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
      Leaf  : target=0.063ns count=37 avg=0.050ns sd=0.008ns min=0.032ns max=0.063ns {2 <= 0.038ns, 20 <= 0.051ns, 8 <= 0.057ns, 2 <= 0.060ns, 5 <= 0.063ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: BUF_X1: 48 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/synth: insertion delay [min=0.157, max=0.245], skew [0.088 vs 0.048*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/synth: insertion delay [min=0.157, max=0.245], skew [0.088 vs 0.048*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=48, i=0, icg=0, nicg=0, l=0, total=48
      cell areas       : b=38.304um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=38.304um^2
      cell capacitance : b=42.858fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=42.858fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=202.484fF, leaf=242.438fF, total=444.922fF
      wire lengths     : top=0.000um, trunk=1770.012um, leaf=2212.993um, total=3983.005um
      hp wire lengths  : top=0.000um, trunk=1212.420um, leaf=1225.445um, total=2437.865um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.063ns count=12 avg=0.032ns sd=0.016ns min=0.005ns max=0.056ns {8 <= 0.038ns, 3 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
      Leaf  : target=0.063ns count=37 avg=0.050ns sd=0.008ns min=0.032ns max=0.063ns {2 <= 0.038ns, 20 <= 0.051ns, 8 <= 0.057ns, 2 <= 0.060ns, 5 <= 0.063ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: BUF_X1: 48 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/synth: insertion delay [min=0.157, max=0.245], skew [0.088 vs 0.048*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/synth: insertion delay [min=0.157, max=0.245], skew [0.088 vs 0.048*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=48, i=0, icg=0, nicg=0, l=0, total=48
      cell areas       : b=38.304um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=38.304um^2
      cell capacitance : b=42.858fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=42.858fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=202.484fF, leaf=242.438fF, total=444.922fF
      wire lengths     : top=0.000um, trunk=1770.012um, leaf=2212.993um, total=3983.005um
      hp wire lengths  : top=0.000um, trunk=1212.420um, leaf=1225.445um, total=2437.865um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.063ns count=12 avg=0.032ns sd=0.016ns min=0.005ns max=0.056ns {8 <= 0.038ns, 3 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
      Leaf  : target=0.063ns count=37 avg=0.050ns sd=0.008ns min=0.032ns max=0.063ns {2 <= 0.038ns, 20 <= 0.051ns, 8 <= 0.057ns, 2 <= 0.060ns, 5 <= 0.063ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: BUF_X1: 48 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/synth: insertion delay [min=0.157, max=0.245], skew [0.088 vs 0.048*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/synth: insertion delay [min=0.157, max=0.245], skew [0.088 vs 0.048*]
    Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=46, i=0, icg=0, nicg=0, l=0, total=46
      cell areas       : b=36.708um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=36.708um^2
      cell capacitance : b=41.073fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=41.073fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=184.476fF, leaf=242.438fF, total=426.915fF
      wire lengths     : top=0.000um, trunk=1607.277um, leaf=2212.993um, total=3820.271um
      hp wire lengths  : top=0.000um, trunk=1070.820um, leaf=1225.445um, total=2296.265um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.063ns count=10 avg=0.035ns sd=0.016ns min=0.008ns max=0.056ns {6 <= 0.038ns, 3 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
      Leaf  : target=0.063ns count=37 avg=0.050ns sd=0.008ns min=0.032ns max=0.063ns {2 <= 0.038ns, 20 <= 0.051ns, 8 <= 0.057ns, 2 <= 0.060ns, 5 <= 0.063ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: BUF_X1: 46 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/synth: insertion delay [min=0.138, max=0.230], skew [0.092 vs 0.048*]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/synth: insertion delay [min=0.138, max=0.230], skew [0.092 vs 0.048*]
    Legalizer API calls during this step: 99 succeeded with high effort: 99 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.3 real=0:00:00.3)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=46, i=0, icg=0, nicg=0, l=0, total=46
      cell areas       : b=36.708um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=36.708um^2
      cell capacitance : b=41.073fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=41.073fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=179.471fF, leaf=246.475fF, total=425.946fF
      wire lengths     : top=0.000um, trunk=1573.981um, leaf=2245.428um, total=3819.409um
      hp wire lengths  : top=0.000um, trunk=1079.550um, leaf=1254.410um, total=2333.960um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.063ns count=10 avg=0.034ns sd=0.015ns min=0.010ns max=0.056ns {7 <= 0.038ns, 2 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
      Leaf  : target=0.063ns count=37 avg=0.050ns sd=0.008ns min=0.032ns max=0.063ns {2 <= 0.038ns, 19 <= 0.051ns, 9 <= 0.057ns, 2 <= 0.060ns, 5 <= 0.063ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: BUF_X1: 46 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/synth: insertion delay [min=0.148, max=0.214, avg=0.188, sd=0.017], skew [0.066 vs 0.048*], 90.8% {0.167, 0.214} (wid=0.017 ws=0.014) (gid=0.203 gs=0.064)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/synth: insertion delay [min=0.148, max=0.214, avg=0.188, sd=0.017], skew [0.066 vs 0.048*], 90.8% {0.167, 0.214} (wid=0.017 ws=0.014) (gid=0.203 gs=0.064)
    Legalizer API calls during this step: 268 succeeded with high effort: 268 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.5 real=0:00:00.5)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.8 real=0:00:00.8)
  CCOpt::Phase::Construction done. (took cpu=0:00:18.5 real=0:00:18.5)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=46, i=0, icg=0, nicg=0, l=0, total=46
      cell areas       : b=36.708um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=36.708um^2
      cell capacitance : b=41.073fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=41.073fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=179.471fF, leaf=246.475fF, total=425.946fF
      wire lengths     : top=0.000um, trunk=1573.981um, leaf=2245.428um, total=3819.409um
      hp wire lengths  : top=0.000um, trunk=1079.550um, leaf=1254.410um, total=2333.960um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.063ns count=10 avg=0.034ns sd=0.015ns min=0.010ns max=0.056ns {7 <= 0.038ns, 2 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
      Leaf  : target=0.063ns count=37 avg=0.050ns sd=0.008ns min=0.032ns max=0.063ns {2 <= 0.038ns, 19 <= 0.051ns, 9 <= 0.057ns, 2 <= 0.060ns, 5 <= 0.063ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: BUF_X1: 46 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/synth: insertion delay [min=0.148, max=0.214], skew [0.066 vs 0.048*]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/synth: insertion delay [min=0.148, max=0.214], skew [0.066 vs 0.048*]
    Legalizer API calls during this step: 27 succeeded with high effort: 27 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=46, i=0, icg=0, nicg=0, l=0, total=46
      cell areas       : b=36.708um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=36.708um^2
      cell capacitance : b=41.073fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=41.073fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=179.471fF, leaf=246.475fF, total=425.946fF
      wire lengths     : top=0.000um, trunk=1573.981um, leaf=2245.428um, total=3819.409um
      hp wire lengths  : top=0.000um, trunk=1079.550um, leaf=1254.410um, total=2333.960um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.063ns count=10 avg=0.034ns sd=0.015ns min=0.010ns max=0.056ns {7 <= 0.038ns, 2 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
      Leaf  : target=0.063ns count=37 avg=0.050ns sd=0.008ns min=0.032ns max=0.063ns {2 <= 0.038ns, 19 <= 0.051ns, 9 <= 0.057ns, 2 <= 0.060ns, 5 <= 0.063ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: BUF_X1: 46 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/synth: insertion delay [min=0.148, max=0.214], skew [0.066 vs 0.048*]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/synth: insertion delay [min=0.148, max=0.214], skew [0.066 vs 0.048*]
    Legalizer API calls during this step: 92 succeeded with high effort: 92 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=46, i=0, icg=0, nicg=0, l=0, total=46
      cell areas       : b=36.708um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=36.708um^2
      cell capacitance : b=41.073fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=41.073fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=188.619fF, leaf=246.475fF, total=435.095fF
      wire lengths     : top=0.000um, trunk=1648.511um, leaf=2245.428um, total=3893.939um
      hp wire lengths  : top=0.000um, trunk=1134.150um, leaf=1254.410um, total=2388.560um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.063ns count=10 avg=0.035ns sd=0.016ns min=0.010ns max=0.062ns {7 <= 0.038ns, 1 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 1 <= 0.063ns}
      Leaf  : target=0.063ns count=37 avg=0.050ns sd=0.008ns min=0.032ns max=0.063ns {2 <= 0.038ns, 19 <= 0.051ns, 9 <= 0.057ns, 2 <= 0.060ns, 5 <= 0.063ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: BUF_X1: 46 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/synth: insertion delay [min=0.167, max=0.213, avg=0.191, sd=0.013], skew [0.047 vs 0.048], 100% {0.167, 0.213} (wid=0.020 ws=0.018) (gid=0.203 gs=0.049)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/synth: insertion delay [min=0.167, max=0.213, avg=0.191, sd=0.013], skew [0.047 vs 0.048], 100% {0.167, 0.213} (wid=0.020 ws=0.018) (gid=0.203 gs=0.049)
    Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Reducing Power done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 48 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=46, i=0, icg=0, nicg=0, l=0, total=46
          cell areas       : b=36.708um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=36.708um^2
          cell capacitance : b=41.073fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=41.073fF
          sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=188.619fF, leaf=246.475fF, total=435.095fF
          wire lengths     : top=0.000um, trunk=1648.511um, leaf=2245.428um, total=3893.939um
          hp wire lengths  : top=0.000um, trunk=1134.150um, leaf=1254.410um, total=2388.560um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.063ns count=10 avg=0.035ns sd=0.016ns min=0.010ns max=0.062ns {7 <= 0.038ns, 1 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 1 <= 0.063ns}
          Leaf  : target=0.063ns count=37 avg=0.050ns sd=0.008ns min=0.032ns max=0.063ns {2 <= 0.038ns, 19 <= 0.051ns, 9 <= 0.057ns, 2 <= 0.060ns, 5 <= 0.063ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: BUF_X1: 46 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=46, i=0, icg=0, nicg=0, l=0, total=46
          cell areas       : b=36.708um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=36.708um^2
          cell capacitance : b=41.073fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=41.073fF
          sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=188.619fF, leaf=246.475fF, total=435.095fF
          wire lengths     : top=0.000um, trunk=1648.511um, leaf=2245.428um, total=3893.939um
          hp wire lengths  : top=0.000um, trunk=1134.150um, leaf=1254.410um, total=2388.560um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.063ns count=10 avg=0.035ns sd=0.016ns min=0.010ns max=0.062ns {7 <= 0.038ns, 1 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 1 <= 0.063ns}
          Leaf  : target=0.063ns count=37 avg=0.050ns sd=0.008ns min=0.032ns max=0.063ns {2 <= 0.038ns, 19 <= 0.051ns, 9 <= 0.057ns, 2 <= 0.060ns, 5 <= 0.063ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: BUF_X1: 46 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=46, i=0, icg=0, nicg=0, l=0, total=46
          cell areas       : b=36.708um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=36.708um^2
          cell capacitance : b=41.073fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=41.073fF
          sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=188.619fF, leaf=246.475fF, total=435.095fF
          wire lengths     : top=0.000um, trunk=1648.511um, leaf=2245.428um, total=3893.939um
          hp wire lengths  : top=0.000um, trunk=1134.150um, leaf=1254.410um, total=2388.560um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.063ns count=10 avg=0.035ns sd=0.016ns min=0.010ns max=0.062ns {7 <= 0.038ns, 1 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 1 <= 0.063ns}
          Leaf  : target=0.063ns count=37 avg=0.050ns sd=0.008ns min=0.032ns max=0.063ns {2 <= 0.038ns, 19 <= 0.051ns, 9 <= 0.057ns, 2 <= 0.060ns, 5 <= 0.063ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: BUF_X1: 46 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=46, i=0, icg=0, nicg=0, l=0, total=46
      cell areas       : b=36.708um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=36.708um^2
      cell capacitance : b=41.073fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=41.073fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=188.619fF, leaf=246.475fF, total=435.095fF
      wire lengths     : top=0.000um, trunk=1648.511um, leaf=2245.428um, total=3893.939um
      hp wire lengths  : top=0.000um, trunk=1134.150um, leaf=1254.410um, total=2388.560um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.063ns count=10 avg=0.035ns sd=0.016ns min=0.010ns max=0.062ns {7 <= 0.038ns, 1 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 1 <= 0.063ns}
      Leaf  : target=0.063ns count=37 avg=0.050ns sd=0.008ns min=0.032ns max=0.063ns {2 <= 0.038ns, 19 <= 0.051ns, 9 <= 0.057ns, 2 <= 0.060ns, 5 <= 0.063ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: BUF_X1: 46 
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=46, i=0, icg=0, nicg=0, l=0, total=46
    cell areas       : b=36.708um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=36.708um^2
    cell capacitance : b=41.073fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=41.073fF
    sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
    wire capacitance : top=0.000fF, trunk=188.619fF, leaf=246.475fF, total=435.095fF
    wire lengths     : top=0.000um, trunk=1648.511um, leaf=2245.428um, total=3893.939um
    hp wire lengths  : top=0.000um, trunk=1134.150um, leaf=1254.410um, total=2388.560um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.063ns count=10 avg=0.035ns sd=0.016ns min=0.010ns max=0.062ns {7 <= 0.038ns, 1 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 1 <= 0.063ns}
    Leaf  : target=0.063ns count=37 avg=0.050ns sd=0.008ns min=0.032ns max=0.063ns {2 <= 0.038ns, 19 <= 0.051ns, 9 <= 0.057ns, 2 <= 0.060ns, 5 <= 0.063ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: BUF_X1: 46 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/synth: insertion delay [min=0.167, max=0.213], skew [0.047 vs 0.048]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/synth: insertion delay [min=0.167, max=0.213], skew [0.047 vs 0.048]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=46, i=0, icg=0, nicg=0, l=0, total=46
      cell areas       : b=36.708um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=36.708um^2
      cell capacitance : b=41.073fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=41.073fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=188.619fF, leaf=246.475fF, total=435.095fF
      wire lengths     : top=0.000um, trunk=1648.511um, leaf=2245.428um, total=3893.939um
      hp wire lengths  : top=0.000um, trunk=1134.150um, leaf=1254.410um, total=2388.560um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.063ns count=10 avg=0.035ns sd=0.016ns min=0.010ns max=0.062ns {7 <= 0.038ns, 1 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 1 <= 0.063ns}
      Leaf  : target=0.063ns count=37 avg=0.050ns sd=0.008ns min=0.032ns max=0.063ns {2 <= 0.038ns, 19 <= 0.051ns, 9 <= 0.057ns, 2 <= 0.060ns, 5 <= 0.063ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: BUF_X1: 46 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/synth: insertion delay [min=0.167, max=0.213], skew [0.047 vs 0.048]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/synth: insertion delay [min=0.167, max=0.213], skew [0.047 vs 0.048]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=46, i=0, icg=0, nicg=0, l=0, total=46
          cell areas       : b=36.708um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=36.708um^2
          cell capacitance : b=41.073fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=41.073fF
          sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=188.619fF, leaf=246.475fF, total=435.095fF
          wire lengths     : top=0.000um, trunk=1648.511um, leaf=2245.428um, total=3893.939um
          hp wire lengths  : top=0.000um, trunk=1134.150um, leaf=1254.410um, total=2388.560um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.063ns count=10 avg=0.035ns sd=0.016ns min=0.010ns max=0.062ns {7 <= 0.038ns, 1 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 1 <= 0.063ns}
          Leaf  : target=0.063ns count=37 avg=0.050ns sd=0.008ns min=0.032ns max=0.063ns {2 <= 0.038ns, 19 <= 0.051ns, 9 <= 0.057ns, 2 <= 0.060ns, 5 <= 0.063ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: BUF_X1: 46 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=46, i=0, icg=0, nicg=0, l=0, total=46
      cell areas       : b=36.708um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=36.708um^2
      cell capacitance : b=41.073fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=41.073fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=188.619fF, leaf=246.475fF, total=435.095fF
      wire lengths     : top=0.000um, trunk=1648.511um, leaf=2245.428um, total=3893.939um
      hp wire lengths  : top=0.000um, trunk=1134.150um, leaf=1254.410um, total=2388.560um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.063ns count=10 avg=0.035ns sd=0.016ns min=0.010ns max=0.062ns {7 <= 0.038ns, 1 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 1 <= 0.063ns}
      Leaf  : target=0.063ns count=37 avg=0.050ns sd=0.008ns min=0.032ns max=0.063ns {2 <= 0.038ns, 19 <= 0.051ns, 9 <= 0.057ns, 2 <= 0.060ns, 5 <= 0.063ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: BUF_X1: 46 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/synth: insertion delay [min=0.167, max=0.213], skew [0.047 vs 0.048]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/synth: insertion delay [min=0.167, max=0.213], skew [0.047 vs 0.048]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=46, i=0, icg=0, nicg=0, l=0, total=46
      cell areas       : b=36.708um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=36.708um^2
      cell capacitance : b=41.073fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=41.073fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=188.619fF, leaf=246.475fF, total=435.095fF
      wire lengths     : top=0.000um, trunk=1648.511um, leaf=2245.428um, total=3893.939um
      hp wire lengths  : top=0.000um, trunk=1134.150um, leaf=1254.410um, total=2388.560um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.063ns count=10 avg=0.035ns sd=0.016ns min=0.010ns max=0.062ns {7 <= 0.038ns, 1 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 1 <= 0.063ns}
      Leaf  : target=0.063ns count=37 avg=0.050ns sd=0.008ns min=0.032ns max=0.063ns {2 <= 0.038ns, 19 <= 0.051ns, 9 <= 0.057ns, 2 <= 0.060ns, 5 <= 0.063ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: BUF_X1: 46 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/synth: insertion delay [min=0.167, max=0.213], skew [0.047 vs 0.048]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/synth: insertion delay [min=0.167, max=0.213], skew [0.047 vs 0.048]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=46, i=0, icg=0, nicg=0, l=0, total=46
      cell areas       : b=36.708um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=36.708um^2
      cell capacitance : b=41.073fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=41.073fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=188.619fF, leaf=246.475fF, total=435.095fF
      wire lengths     : top=0.000um, trunk=1648.511um, leaf=2245.428um, total=3893.939um
      hp wire lengths  : top=0.000um, trunk=1134.150um, leaf=1254.410um, total=2388.560um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.063ns count=10 avg=0.035ns sd=0.016ns min=0.010ns max=0.062ns {7 <= 0.038ns, 1 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 1 <= 0.063ns}
      Leaf  : target=0.063ns count=37 avg=0.050ns sd=0.008ns min=0.032ns max=0.063ns {2 <= 0.038ns, 19 <= 0.051ns, 9 <= 0.057ns, 2 <= 0.060ns, 5 <= 0.063ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: BUF_X1: 46 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/synth: insertion delay [min=0.167, max=0.213, avg=0.191, sd=0.013], skew [0.047 vs 0.048], 100% {0.167, 0.213} (wid=0.020 ws=0.018) (gid=0.203 gs=0.049)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/synth: insertion delay [min=0.167, max=0.213, avg=0.191, sd=0.013], skew [0.047 vs 0.048], 100% {0.167, 0.213} (wid=0.020 ws=0.018) (gid=0.203 gs=0.049)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Polishing...
  Merging balancing drivers for power...
    Tried: 48 Succeeded: 0
    Clock tree timing engine global stage delay update for worst:setup.late...
    Clock tree timing engine global stage delay update for worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=46, i=0, icg=0, nicg=0, l=0, total=46
      cell areas       : b=36.708um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=36.708um^2
      cell capacitance : b=41.073fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=41.073fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=188.619fF, leaf=246.475fF, total=435.095fF
      wire lengths     : top=0.000um, trunk=1648.511um, leaf=2245.428um, total=3893.939um
      hp wire lengths  : top=0.000um, trunk=1134.150um, leaf=1254.410um, total=2388.560um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.063ns count=10 avg=0.035ns sd=0.016ns min=0.010ns max=0.062ns {7 <= 0.038ns, 1 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 1 <= 0.063ns}
      Leaf  : target=0.063ns count=37 avg=0.050ns sd=0.008ns min=0.032ns max=0.063ns {2 <= 0.038ns, 19 <= 0.051ns, 9 <= 0.057ns, 2 <= 0.060ns, 5 <= 0.063ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: BUF_X1: 46 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/synth: insertion delay [min=0.166, max=0.215], skew [0.049 vs 0.048*]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/synth: insertion delay [min=0.166, max=0.215], skew [0.049 vs 0.048*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=46, i=0, icg=0, nicg=0, l=0, total=46
      cell areas       : b=36.708um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=36.708um^2
      cell capacitance : b=41.073fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=41.073fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=188.063fF, leaf=246.475fF, total=434.538fF
      wire lengths     : top=0.000um, trunk=1648.511um, leaf=2245.428um, total=3893.939um
      hp wire lengths  : top=0.000um, trunk=1141.940um, leaf=1254.410um, total=2396.350um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.063ns count=10 avg=0.035ns sd=0.017ns min=0.010ns max=0.063ns {7 <= 0.038ns, 1 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 1 <= 0.063ns}
      Leaf  : target=0.063ns count=37 avg=0.050ns sd=0.008ns min=0.032ns max=0.063ns {2 <= 0.038ns, 19 <= 0.051ns, 9 <= 0.057ns, 2 <= 0.060ns, 5 <= 0.063ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: BUF_X1: 46 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/synth: insertion delay [min=0.168, max=0.215, avg=0.192, sd=0.013], skew [0.046 vs 0.048], 100% {0.168, 0.215} (wid=0.021 ws=0.019) (gid=0.204 gs=0.051)
    Skew group summary after 'Improving clock skew':
      skew_group clk/synth: insertion delay [min=0.168, max=0.215, avg=0.192, sd=0.013], skew [0.046 vs 0.048], 100% {0.168, 0.215} (wid=0.021 ws=0.019) (gid=0.204 gs=0.051)
    Legalizer API calls during this step: 20 succeeded with high effort: 20 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizer API calls during this step: 197 succeeded with high effort: 197 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.2 real=0:00:00.2)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates: ...20% ...40% ...60% ...80% ...100% 
        Legalizer API calls during this step: 552 succeeded with high effort: 552 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.6 real=0:00:00.6)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizer API calls during this step: 171 succeeded with high effort: 171 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.1 real=0:00:00.1)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates: ...20% ...40% ...60% ...80% ...100% 
        Legalizer API calls during this step: 552 succeeded with high effort: 552 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.5 real=0:00:00.5)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=46, i=0, icg=0, nicg=0, l=0, total=46
      cell areas       : b=36.708um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=36.708um^2
      cell capacitance : b=41.073fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=41.073fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=181.970fF, leaf=237.632fF, total=419.602fF
      wire lengths     : top=0.000um, trunk=1598.316um, leaf=2169.463um, total=3767.779um
      hp wire lengths  : top=0.000um, trunk=1122.310um, leaf=1236.120um, total=2358.430um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.063ns count=10 avg=0.035ns sd=0.016ns min=0.009ns max=0.062ns {6 <= 0.038ns, 2 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 1 <= 0.063ns}
      Leaf  : target=0.063ns count=37 avg=0.050ns sd=0.008ns min=0.031ns max=0.063ns {2 <= 0.038ns, 19 <= 0.051ns, 10 <= 0.057ns, 2 <= 0.060ns, 4 <= 0.063ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: BUF_X1: 46 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/synth: insertion delay [min=0.165, max=0.213, avg=0.190, sd=0.014], skew [0.048 vs 0.048], 100% {0.165, 0.213} (wid=0.020 ws=0.018) (gid=0.203 gs=0.054)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/synth: insertion delay [min=0.165, max=0.213, avg=0.190, sd=0.014], skew [0.048 vs 0.048], 100% {0.165, 0.213} (wid=0.020 ws=0.018) (gid=0.203 gs=0.054)
    Legalizer API calls during this step: 1472 succeeded with high effort: 1472 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:01.4 real=0:00:01.4)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=729.863fF fall=677.322fF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=46, i=0, icg=0, nicg=0, l=0, total=46
      cell areas       : b=36.708um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=36.708um^2
      cell capacitance : b=41.073fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=41.073fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=181.970fF, leaf=237.632fF, total=419.602fF
      wire lengths     : top=0.000um, trunk=1598.316um, leaf=2169.463um, total=3767.779um
      hp wire lengths  : top=0.000um, trunk=1122.310um, leaf=1236.120um, total=2358.430um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.063ns count=10 avg=0.035ns sd=0.016ns min=0.009ns max=0.062ns {6 <= 0.038ns, 2 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 1 <= 0.063ns}
      Leaf  : target=0.063ns count=37 avg=0.050ns sd=0.008ns min=0.031ns max=0.063ns {2 <= 0.038ns, 19 <= 0.051ns, 10 <= 0.057ns, 2 <= 0.060ns, 4 <= 0.063ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: BUF_X1: 46 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/synth: insertion delay [min=0.165, max=0.213, avg=0.190, sd=0.014], skew [0.048 vs 0.048], 100% {0.165, 0.213} (wid=0.020 ws=0.018) (gid=0.203 gs=0.054)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/synth: insertion delay [min=0.165, max=0.213, avg=0.190, sd=0.014], skew [0.048 vs 0.048], 100% {0.165, 0.213} (wid=0.020 ws=0.018) (gid=0.203 gs=0.054)
    Legalizer API calls during this step: 92 succeeded with high effort: 92 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=46, i=0, icg=0, nicg=0, l=0, total=46
      cell areas       : b=36.708um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=36.708um^2
      cell capacitance : b=41.073fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=41.073fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=181.970fF, leaf=237.632fF, total=419.602fF
      wire lengths     : top=0.000um, trunk=1598.316um, leaf=2169.463um, total=3767.779um
      hp wire lengths  : top=0.000um, trunk=1122.310um, leaf=1236.120um, total=2358.430um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.063ns count=10 avg=0.035ns sd=0.016ns min=0.009ns max=0.062ns {6 <= 0.038ns, 2 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 1 <= 0.063ns}
      Leaf  : target=0.063ns count=37 avg=0.050ns sd=0.008ns min=0.031ns max=0.063ns {2 <= 0.038ns, 19 <= 0.051ns, 10 <= 0.057ns, 2 <= 0.060ns, 4 <= 0.063ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: BUF_X1: 46 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/synth: insertion delay [min=0.165, max=0.213, avg=0.190, sd=0.014], skew [0.048 vs 0.048], 100% {0.165, 0.213} (wid=0.020 ws=0.018) (gid=0.203 gs=0.054)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/synth: insertion delay [min=0.165, max=0.213, avg=0.190, sd=0.014], skew [0.048 vs 0.048], 100% {0.165, 0.213} (wid=0.020 ws=0.018) (gid=0.203 gs=0.054)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 44 succeeded with high effort: 44 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=47, filtered=47, permitted=46, cannotCompute=3, computed=43, moveTooSmall=59, resolved=0, predictFail=7, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=9, ignoredLeafDriver=0, worse=154, accepted=4
        Max accepted move=68.260um, total accepted move=87.420um, average move=21.855um
        Move for wirelength. considered=47, filtered=47, permitted=46, cannotCompute=3, computed=43, moveTooSmall=62, resolved=0, predictFail=9, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=8, ignoredLeafDriver=0, worse=164, accepted=1
        Max accepted move=9.310um, total accepted move=9.310um, average move=9.310um
        Move for wirelength. considered=47, filtered=47, permitted=46, cannotCompute=3, computed=43, moveTooSmall=62, resolved=0, predictFail=9, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=8, ignoredLeafDriver=0, worse=165, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 543 succeeded with high effort: 543 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.5 real=0:00:00.5)
      Global shorten wires A1...
        Legalizer API calls during this step: 42 succeeded with high effort: 42 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=47, filtered=47, permitted=46, cannotCompute=42, computed=4, moveTooSmall=67, resolved=0, predictFail=2, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=7, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 10 succeeded with high effort: 10 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 201 succeeded with high effort: 201 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - branch...
        Move for wirelength. considered=47, filtered=47, permitted=46, cannotCompute=0, computed=46, moveTooSmall=0, resolved=0, predictFail=3, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=53, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 57 succeeded with high effort: 57 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=46, i=0, icg=0, nicg=0, l=0, total=46
        cell areas       : b=36.708um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=36.708um^2
        cell capacitance : b=41.073fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=41.073fF
        sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
        wire capacitance : top=0.000fF, trunk=181.480fF, leaf=237.354fF, total=418.834fF
        wire lengths     : top=0.000um, trunk=1601.745um, leaf=2165.628um, total=3767.374um
        hp wire lengths  : top=0.000um, trunk=1135.730um, leaf=1231.210um, total=2366.940um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.063ns count=10 avg=0.035ns sd=0.016ns min=0.009ns max=0.062ns {6 <= 0.038ns, 2 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 1 <= 0.063ns}
        Leaf  : target=0.063ns count=37 avg=0.050ns sd=0.008ns min=0.031ns max=0.063ns {2 <= 0.038ns, 19 <= 0.051ns, 10 <= 0.057ns, 2 <= 0.060ns, 4 <= 0.063ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: BUF_X1: 46 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/synth: insertion delay [min=0.166, max=0.214, avg=0.191, sd=0.014], skew [0.048 vs 0.048], 100% {0.166, 0.214} (wid=0.021 ws=0.018) (gid=0.204 gs=0.053)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/synth: insertion delay [min=0.166, max=0.214, avg=0.191, sd=0.014], skew [0.048 vs 0.048], 100% {0.166, 0.214} (wid=0.021 ws=0.018) (gid=0.204 gs=0.053)
      Legalizer API calls during this step: 897 succeeded with high effort: 897 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.7 real=0:00:00.7)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 48 , Succeeded = 8 , Constraints Broken = 38 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=46, i=0, icg=0, nicg=0, l=0, total=46
      cell areas       : b=36.708um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=36.708um^2
      cell capacitance : b=41.073fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=41.073fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=181.249fF, leaf=237.241fF, total=418.490fF
      wire lengths     : top=0.000um, trunk=1598.875um, leaf=2164.548um, total=3763.423um
      hp wire lengths  : top=0.000um, trunk=1135.730um, leaf=1231.210um, total=2366.940um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.063ns count=10 avg=0.035ns sd=0.016ns min=0.009ns max=0.061ns {6 <= 0.038ns, 2 <= 0.051ns, 1 <= 0.057ns, 0 <= 0.060ns, 1 <= 0.063ns}
      Leaf  : target=0.063ns count=37 avg=0.050ns sd=0.008ns min=0.031ns max=0.063ns {2 <= 0.038ns, 19 <= 0.051ns, 10 <= 0.057ns, 2 <= 0.060ns, 4 <= 0.063ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: BUF_X1: 46 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/synth: insertion delay [min=0.166, max=0.213, avg=0.191, sd=0.014], skew [0.048 vs 0.048], 100% {0.166, 0.213} (wid=0.021 ws=0.019) (gid=0.204 gs=0.053)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/synth: insertion delay [min=0.166, max=0.213, avg=0.191, sd=0.014], skew [0.048 vs 0.048], 100% {0.166, 0.213} (wid=0.021 ws=0.019) (gid=0.204 gs=0.053)
    Legalizer API calls during this step: 897 succeeded with high effort: 897 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.8 real=0:00:00.8)
  Total capacitance is (rise=1148.353fF fall=1095.812fF), of which (rise=418.490fF fall=418.490fF) is wire, and (rise=729.863fF fall=677.322fF) is gate.
  Stage::Polishing done. (took cpu=0:00:02.5 real=0:00:02.5)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:50:31 mem=2175.8M) ***
Total net bbox length = 8.990e+05 (4.552e+05 4.438e+05) (ext = 2.531e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2175.8MB
Summary Report:
Instances move: 0 (out of 40775 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.990e+05 (4.552e+05 4.438e+05) (ext = 2.531e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2175.8MB
*** Finished refinePlace (0:50:31 mem=2175.8M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 814).
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Updating netlist done. (took cpu=0:00:00.3 real=0:00:00.3)
  CCOpt::Phase::Implementation done. (took cpu=0:00:03.1 real=0:00:03.1)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        47 (unrouted=47, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 49115 (unrouted=258, trialRouted=48857, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 47 nets for routing of which 47 have one or more fixed wires.
(ccopt eGR): Start to route 47 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2175.76 MB )
[NR-eGR] Read 26788 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2175.76 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 26788
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=48904  numIgnoredNets=48857
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 47 clock nets ( 47 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 47 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 47 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.745000e+03um
[NR-eGR] Create a new net group with 9 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 9 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.738000e+03um
[NR-eGR] Create a new net group with 9 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 9 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.738000e+03um
[NR-eGR] Create a new net group with 9 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 9 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.738000e+03um
[NR-eGR] Create a new net group with 1 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 1 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 3.794000e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 2175.76 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2175.76 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2175.76 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2175.76 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2175.76 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2175.76 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 149317
[NR-eGR] metal2  (2V) length: 1.577485e+05um, number of vias: 178343
[NR-eGR] metal3  (3H) length: 2.547982e+05um, number of vias: 77852
[NR-eGR] metal4  (4V) length: 1.353572e+05um, number of vias: 25405
[NR-eGR] metal5  (5H) length: 8.788279e+04um, number of vias: 21964
[NR-eGR] metal6  (6V) length: 1.231201e+05um, number of vias: 3265
[NR-eGR] metal7  (7H) length: 1.415923e+04um, number of vias: 1765
[NR-eGR] metal8  (8V) length: 1.611307e+04um, number of vias: 16
[NR-eGR] metal9  (9H) length: 6.720000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.891858e+05um, number of vias: 457927
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.926240e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 860
[NR-eGR] metal2  (2V) length: 7.628700e+02um, number of vias: 1018
[NR-eGR] metal3  (3H) length: 1.785630e+03um, number of vias: 459
[NR-eGR] metal4  (4V) length: 1.377740e+03um, number of vias: 0
[NR-eGR] metal5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.926240e+03um, number of vias: 2337
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 3.926240e+03um, number of vias: 2337
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.34 sec, Real: 0.34 sec, Curr Mem: 2175.76 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:00.4 real=0:00:00.4)
Set FIXED routing status on 47 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:        47 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=47, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 49115 (unrouted=258, trialRouted=48857, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.5 real=0:00:00.5)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'MAC_512' of instances=40775 and nets=49162 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 2175.758M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.4 real=0:00:00.4)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for worst:setup.late...
        Clock tree timing engine global stage delay update for worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=46, i=0, icg=0, nicg=0, l=0, total=46
          cell areas       : b=36.708um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=36.708um^2
          cell capacitance : b=41.073fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=41.073fF
          sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=183.761fF, leaf=237.860fF, total=421.621fF
          wire lengths     : top=0.000um, trunk=1617.581um, leaf=2308.165um, total=3925.745um
          hp wire lengths  : top=0.000um, trunk=1135.730um, leaf=1231.210um, total=2366.940um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.063ns count=10 avg=0.035ns sd=0.017ns min=0.009ns max=0.062ns {6 <= 0.038ns, 2 <= 0.051ns, 0 <= 0.057ns, 1 <= 0.060ns, 1 <= 0.063ns}
          Leaf  : target=0.063ns count=37 avg=0.050ns sd=0.008ns min=0.030ns max=0.064ns {3 <= 0.038ns, 18 <= 0.051ns, 9 <= 0.057ns, 3 <= 0.060ns, 3 <= 0.063ns} {1 <= 0.067ns, 0 <= 0.070ns, 0 <= 0.076ns, 0 <= 0.095ns, 0 > 0.095ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: BUF_X1: 46 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/synth: insertion delay [min=0.166, max=0.215, avg=0.192, sd=0.013], skew [0.049 vs 0.048*], 97.7% {0.166, 0.214} (wid=0.020 ws=0.018) (gid=0.203 gs=0.050)
        Skew group summary eGRPC initial state:
          skew_group clk/synth: insertion delay [min=0.166, max=0.215, avg=0.192, sd=0.013], skew [0.049 vs 0.048*], 97.7% {0.166, 0.214} (wid=0.020 ws=0.018) (gid=0.203 gs=0.050)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=46, i=0, icg=0, nicg=0, l=0, total=46
            cell areas       : b=36.708um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=36.708um^2
            cell capacitance : b=41.073fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=41.073fF
            sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
            wire capacitance : top=0.000fF, trunk=183.761fF, leaf=237.860fF, total=421.621fF
            wire lengths     : top=0.000um, trunk=1617.581um, leaf=2308.165um, total=3925.745um
            hp wire lengths  : top=0.000um, trunk=1135.730um, leaf=1231.210um, total=2366.940um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.063ns count=10 avg=0.035ns sd=0.017ns min=0.009ns max=0.062ns {6 <= 0.038ns, 2 <= 0.051ns, 0 <= 0.057ns, 1 <= 0.060ns, 1 <= 0.063ns}
            Leaf  : target=0.063ns count=37 avg=0.050ns sd=0.008ns min=0.030ns max=0.064ns {3 <= 0.038ns, 18 <= 0.051ns, 9 <= 0.057ns, 3 <= 0.060ns, 3 <= 0.063ns} {1 <= 0.067ns, 0 <= 0.070ns, 0 <= 0.076ns, 0 <= 0.095ns, 0 > 0.095ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: BUF_X1: 46 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/synth: insertion delay [min=0.166, max=0.215, avg=0.192, sd=0.013], skew [0.049 vs 0.048*], 97.7% {0.166, 0.214} (wid=0.020 ws=0.018) (gid=0.203 gs=0.050)
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/synth: insertion delay [min=0.166, max=0.215, avg=0.192, sd=0.013], skew [0.049 vs 0.048*], 97.7% {0.166, 0.214} (wid=0.020 ws=0.018) (gid=0.203 gs=0.050)
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 17, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 17, numSkippedDueToCloseToSkewTarget = 13
          CCOpt-eGRPC Downsizing: considered: 17, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 17, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=46, i=0, icg=0, nicg=0, l=0, total=46
            cell areas       : b=36.708um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=36.708um^2
            cell capacitance : b=41.073fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=41.073fF
            sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
            wire capacitance : top=0.000fF, trunk=183.761fF, leaf=237.860fF, total=421.621fF
            wire lengths     : top=0.000um, trunk=1617.581um, leaf=2308.165um, total=3925.745um
            hp wire lengths  : top=0.000um, trunk=1135.730um, leaf=1231.210um, total=2366.940um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.063ns count=10 avg=0.035ns sd=0.017ns min=0.009ns max=0.062ns {6 <= 0.038ns, 2 <= 0.051ns, 0 <= 0.057ns, 1 <= 0.060ns, 1 <= 0.063ns}
            Leaf  : target=0.063ns count=37 avg=0.050ns sd=0.008ns min=0.030ns max=0.064ns {3 <= 0.038ns, 18 <= 0.051ns, 9 <= 0.057ns, 3 <= 0.060ns, 3 <= 0.063ns} {1 <= 0.067ns, 0 <= 0.070ns, 0 <= 0.076ns, 0 <= 0.095ns, 0 > 0.095ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: BUF_X1: 46 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/synth: insertion delay [min=0.166, max=0.215, avg=0.192, sd=0.013], skew [0.049 vs 0.048*], 97.7% {0.166, 0.214} (wid=0.020 ws=0.018) (gid=0.203 gs=0.050)
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/synth: insertion delay [min=0.166, max=0.215, avg=0.192, sd=0.013], skew [0.049 vs 0.048*], 97.7% {0.166, 0.214} (wid=0.020 ws=0.018) (gid=0.203 gs=0.050)
          Legalizer API calls during this step: 17 succeeded with high effort: 17 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.1 real=0:00:00.1)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 47, tested: 47, violation detected: 1, violation ignored (due to small violation): 1, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          PRO Statistics: Fix DRVs (cell sizing):
          =======================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=46, i=0, icg=0, nicg=0, l=0, total=46
            cell areas       : b=36.708um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=36.708um^2
            cell capacitance : b=41.073fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=41.073fF
            sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
            wire capacitance : top=0.000fF, trunk=183.761fF, leaf=237.860fF, total=421.621fF
            wire lengths     : top=0.000um, trunk=1617.581um, leaf=2308.165um, total=3925.745um
            hp wire lengths  : top=0.000um, trunk=1135.730um, leaf=1231.210um, total=2366.940um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.063ns count=10 avg=0.035ns sd=0.017ns min=0.009ns max=0.062ns {6 <= 0.038ns, 2 <= 0.051ns, 0 <= 0.057ns, 1 <= 0.060ns, 1 <= 0.063ns}
            Leaf  : target=0.063ns count=37 avg=0.050ns sd=0.008ns min=0.030ns max=0.064ns {3 <= 0.038ns, 18 <= 0.051ns, 9 <= 0.057ns, 3 <= 0.060ns, 3 <= 0.063ns} {1 <= 0.067ns, 0 <= 0.070ns, 0 <= 0.076ns, 0 <= 0.095ns, 0 > 0.095ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: BUF_X1: 46 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/synth: insertion delay [min=0.166, max=0.215, avg=0.192, sd=0.013], skew [0.049 vs 0.048*], 97.7% {0.166, 0.214} (wid=0.020 ws=0.018) (gid=0.203 gs=0.050)
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/synth: insertion delay [min=0.166, max=0.215, avg=0.192, sd=0.013], skew [0.049 vs 0.048*], 97.7% {0.166, 0.214} (wid=0.020 ws=0.018) (gid=0.203 gs=0.050)
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Moving clock insts towards fanout...
        Move to sink centre: considered=1, unsuccessful=0, alreadyClose=0, noImprovementFound=1, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=0
        Moving clock insts towards fanout done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 0 instances, 0 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=46, i=0, icg=0, nicg=0, l=0, total=46
          cell areas       : b=36.708um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=36.708um^2
          cell capacitance : b=41.073fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=41.073fF
          sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=183.761fF, leaf=237.860fF, total=421.621fF
          wire lengths     : top=0.000um, trunk=1617.581um, leaf=2308.165um, total=3925.745um
          hp wire lengths  : top=0.000um, trunk=1135.730um, leaf=1231.210um, total=2366.940um
        Clock DAG net violations before routing clock trees:
          Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.063ns count=10 avg=0.035ns sd=0.017ns min=0.009ns max=0.062ns {6 <= 0.038ns, 2 <= 0.051ns, 0 <= 0.057ns, 1 <= 0.060ns, 1 <= 0.063ns}
          Leaf  : target=0.063ns count=37 avg=0.050ns sd=0.008ns min=0.030ns max=0.064ns {3 <= 0.038ns, 18 <= 0.051ns, 9 <= 0.057ns, 3 <= 0.060ns, 3 <= 0.063ns} {1 <= 0.067ns, 0 <= 0.070ns, 0 <= 0.076ns, 0 <= 0.095ns, 0 > 0.095ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: BUF_X1: 46 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/synth: insertion delay [min=0.166, max=0.215, avg=0.192, sd=0.013], skew [0.049 vs 0.048*], 97.7% {0.166, 0.214} (wid=0.020 ws=0.018) (gid=0.203 gs=0.050)
        Skew group summary before routing clock trees:
          skew_group clk/synth: insertion delay [min=0.166, max=0.215, avg=0.192, sd=0.013], skew [0.049 vs 0.048*], 97.7% {0.166, 0.214} (wid=0.020 ws=0.018) (gid=0.203 gs=0.050)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:50:33 mem=2185.3M) ***
Total net bbox length = 8.990e+05 (4.552e+05 4.438e+05) (ext = 2.531e+05)
Move report: Detail placement moves 332 insts, mean move: 0.49 um, max move: 3.30 um
	Max move on inst (A_reg_reg[17]): (137.94, 26.88) --> (136.04, 28.28)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2185.3MB
Summary Report:
Instances move: 332 (out of 40775 movable)
Instances flipped: 0
Mean displacement: 0.49 um
Max displacement: 3.30 um (Instance: A_reg_reg[17]) (137.94, 26.88) -> (136.04, 28.28)
	Length: 20 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFFR_X1
Total net bbox length = 8.991e+05 (4.553e+05 4.438e+05) (ext = 2.531e+05)
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2185.3MB
*** Finished refinePlace (0:50:33 mem=2185.3M) ***
  ClockRefiner summary
  All clock instances: Moved 21, flipped 5 and cell swapped 0 (out of a total of 814).
  The largest move was 3.3 um for A_reg_reg[17].
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.9 real=0:00:00.9)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:02.1 real=0:00:02.1)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        47 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=47, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 49115 (unrouted=258, trialRouted=48857, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 47 nets for routing of which 47 have one or more fixed wires.
(ccopt eGR): Start to route 47 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2175.76 MB )
[NR-eGR] Read 26788 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2175.76 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 26788
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=48904  numIgnoredNets=48857
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 47 clock nets ( 47 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 47 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 47 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.750600e+03um
[NR-eGR] Create a new net group with 10 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 10 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.743600e+03um
[NR-eGR] Create a new net group with 10 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 10 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.743600e+03um
[NR-eGR] Create a new net group with 10 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 10 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.743600e+03um
[NR-eGR] Create a new net group with 1 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 1 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 3.799600e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 2175.76 MB )
[NR-eGR] Started Export route guide file ( Curr Mem: 2175.76 MB )
[NR-eGR] Finished Export route guide file ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2175.76 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2175.76 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2175.76 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2175.76 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2175.76 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2175.76 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 149317
[NR-eGR] metal2  (2V) length: 1.577503e+05um, number of vias: 178340
[NR-eGR] metal3  (3H) length: 2.548030e+05um, number of vias: 77852
[NR-eGR] metal4  (4V) length: 1.353582e+05um, number of vias: 25405
[NR-eGR] metal5  (5H) length: 8.788279e+04um, number of vias: 21964
[NR-eGR] metal6  (6V) length: 1.231201e+05um, number of vias: 3265
[NR-eGR] metal7  (7H) length: 1.415923e+04um, number of vias: 1765
[NR-eGR] metal8  (8V) length: 1.611307e+04um, number of vias: 16
[NR-eGR] metal9  (9H) length: 6.720000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.891934e+05um, number of vias: 457924
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.933790e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 860
[NR-eGR] metal2  (2V) length: 7.646900e+02um, number of vias: 1015
[NR-eGR] metal3  (3H) length: 1.790380e+03um, number of vias: 459
[NR-eGR] metal4  (4V) length: 1.378720e+03um, number of vias: 0
[NR-eGR] metal5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.933790e+03um, number of vias: 2334
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 3.933790e+03um, number of vias: 2334
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.34 sec, Real: 0.35 sec, Curr Mem: 2175.76 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_3137_nc-csuaf4-l01.apporto.com_c11879_csufresno_D2azN9/.rgfdvn7PD
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.4 real=0:00:00.4)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 47 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 47 nets.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=04/07 04:26:05, mem=1599.7M)

globalDetailRoute

#Start globalDetailRoute on Mon Apr  7 04:26:05 2025
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[127] of net A_in[127] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[126] of net A_in[126] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[125] of net A_in[125] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[124] of net A_in[124] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[123] of net A_in[123] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[122] of net A_in[122] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[121] of net A_in[121] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[120] of net A_in[120] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[119] of net A_in[119] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[118] of net A_in[118] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[117] of net A_in[117] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[116] of net A_in[116] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[115] of net A_in[115] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[114] of net A_in[114] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[113] of net A_in[113] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[112] of net A_in[112] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[111] of net A_in[111] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[110] of net A_in[110] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[109] of net A_in[109] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[108] of net A_in[108] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=49162)
#NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Mon Apr  7 04:26:05 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 49160 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1626.42 (MB), peak = 2002.28 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1626.79 (MB), peak = 2002.28 (MB)
#reading routing guides ......
#
#Finished routing data preparation on Mon Apr  7 04:26:06 2025
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 6.39 (MB)
#Total memory = 1626.88 (MB)
#Peak memory = 2002.28 (MB)
#
#
#Start global routing on Mon Apr  7 04:26:06 2025
#
#
#Start global routing initialization on Mon Apr  7 04:26:06 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon Apr  7 04:26:06 2025
#
#Start routing resource analysis on Mon Apr  7 04:26:06 2025
#
#Routing resource analysis is done on Mon Apr  7 04:26:06 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H        2434           0       26568    78.94%
#  metal2         V        1808           0       26568     0.00%
#  metal3         H        2434           0       26568     0.00%
#  metal4         V        1226           0       26568     0.43%
#  metal5         H        1216           0       26568     0.00%
#  metal6         V        1226           0       26568     0.43%
#  metal7         H         405           0       26568     1.01%
#  metal8         V         408           0       26568     1.73%
#  metal9         H         154           8       26568     8.87%
#  metal10        V         118          46       26568    27.50%
#  --------------------------------------------------------------
#  Total                  11429       3.27%      265680    11.89%
#
#  47 nets (0.10%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Mon Apr  7 04:26:06 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1631.89 (MB), peak = 2002.28 (MB)
#
#Routing guide is on.
#
#Global routing initialization is done on Mon Apr  7 04:26:06 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1632.14 (MB), peak = 2002.28 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1633.52 (MB), peak = 2002.28 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1633.52 (MB), peak = 2002.28 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 258 (skipped).
#Total number of selected nets for routing = 47.
#Total number of unselected nets (but routable) for routing = 48857 (skipped).
#Total number of nets in the design = 49162.
#
#48857 skipped nets do not have any wires.
#47 routable nets have only global wires.
#47 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 47               0  
#------------------------------------------------
#        Total                 47               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                 47           19                17           48838  
#-------------------------------------------------------------------------------
#        Total                 47           19                17           48838  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  metal1        0(0.00%)   (0.00%)
#  metal2        0(0.00%)   (0.00%)
#  metal3        0(0.00%)   (0.00%)
#  metal4        0(0.00%)   (0.00%)
#  metal5        0(0.00%)   (0.00%)
#  metal6        0(0.00%)   (0.00%)
#  metal7        0(0.00%)   (0.00%)
#  metal8        0(0.00%)   (0.00%)
#  metal9        0(0.00%)   (0.00%)
#  metal10       0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 47
#Total wire length = 3862 um.
#Total half perimeter of net bounding box = 2728 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 666 um.
#Total wire length on LAYER metal3 = 1829 um.
#Total wire length on LAYER metal4 = 1367 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 1864
#Up-Via Summary (total 1864):
#           
#-----------------------
# metal1            860
# metal2            648
# metal3            356
#-----------------------
#                  1864 
#
#Total number of involved priority nets 46
#Maximum src to sink distance for priority net 225.8
#Average of max src_to_sink distance for priority net 46.5
#Average of ave src_to_sink distance for priority net 28.0
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 5.29 (MB)
#Total memory = 1632.18 (MB)
#Peak memory = 2002.28 (MB)
#
#Finished global routing on Mon Apr  7 04:26:07 2025
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1627.61 (MB), peak = 2002.28 (MB)
#Start Track Assignment.
#Done with 420 horizontal wires in 5 hboxes and 540 vertical wires in 5 hboxes.
#Done with 405 horizontal wires in 5 hboxes and 537 vertical wires in 5 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 47
#Total wire length = 3979 um.
#Total half perimeter of net bounding box = 2728 um.
#Total wire length on LAYER metal1 = 170 um.
#Total wire length on LAYER metal2 = 636 um.
#Total wire length on LAYER metal3 = 1785 um.
#Total wire length on LAYER metal4 = 1389 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 1864
#Up-Via Summary (total 1864):
#           
#-----------------------
# metal1            860
# metal2            648
# metal3            356
#-----------------------
#                  1864 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1634.47 (MB), peak = 2002.28 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 13.98 (MB)
#Total memory = 1634.47 (MB)
#Peak memory = 2002.28 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 9.2% of the total area was rechecked for DRC, and 23.0% required routing.
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1640.64 (MB), peak = 2002.28 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 47
#Total wire length = 3959 um.
#Total half perimeter of net bounding box = 2728 um.
#Total wire length on LAYER metal1 = 3 um.
#Total wire length on LAYER metal2 = 267 um.
#Total wire length on LAYER metal3 = 1960 um.
#Total wire length on LAYER metal4 = 1729 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 2261
#Up-Via Summary (total 2261):
#           
#-----------------------
# metal1            858
# metal2            786
# metal3            617
#-----------------------
#                  2261 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 4.05 (MB)
#Total memory = 1638.52 (MB)
#Peak memory = 2002.28 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 4.05 (MB)
#Total memory = 1638.52 (MB)
#Peak memory = 2002.28 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 19.37 (MB)
#Total memory = 1619.04 (MB)
#Peak memory = 2002.28 (MB)
#Number of warnings = 22
#Total number of warnings = 53
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Apr  7 04:26:09 2025
#
% End globalDetailRoute (date=04/07 04:26:09, total cpu=0:00:04.5, real=0:00:04.0, peak res=1619.1M, current mem=1619.1M)
        NanoRoute done. (took cpu=0:00:04.6 real=0:00:04.6)
      Clock detailed routing done.
Checking guided vs. routed lengths for 47 nets...

**ERROR: (IMPCCOPT-5054):	Net clk is not completely connected after routing.
      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      50.000          36
        50.000     100.000           6
       100.000     150.000           3
       150.000     200.000           0
       200.000     250.000           1
       250.000     300.000           0
       300.000     350.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000          25
        0.000     10.000          18
       10.000     20.000           3
       20.000     30.000           0
       30.000     40.000           0
       40.000     50.000           0
       50.000     60.000           1
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net clk (5 terminals)
    Guided length:  max path =   328.518um, total =   337.315um
    Routed length:  max path =     0.000um, total =     0.000um
    Deviation:      max path =   -100.000%,  total =   -100.000%

    Net CTS_25 (21 terminals)
    Guided length:  max path =    39.525um, total =    65.225um
    Routed length:  max path =    44.250um, total =    65.550um
    Deviation:      max path =    11.954%,  total =     0.498%

    Net CTS_40 (21 terminals)
    Guided length:  max path =    42.805um, total =    68.085um
    Routed length:  max path =    40.730um, total =    73.080um
    Deviation:      max path =    -4.848%,  total =     7.336%

    Net CTS_44 (25 terminals)
    Guided length:  max path =    39.815um, total =    61.305um
    Routed length:  max path =    33.435um, total =    65.415um
    Deviation:      max path =   -16.024%,  total =     6.704%

    Net CTS_24 (5 terminals)
    Guided length:  max path =   141.905um, total =   219.230um
    Routed length:  max path =   119.780um, total =   233.840um
    Deviation:      max path =   -15.591%,  total =     6.664%

    Net CTS_2 (21 terminals)
    Guided length:  max path =    41.005um, total =    60.230um
    Routed length:  max path =    41.820um, total =    63.120um
    Deviation:      max path =     1.988%,  total =     4.798%

    Net CTS_45 (25 terminals)
    Guided length:  max path =    41.245um, total =    67.915um
    Routed length:  max path =    41.395um, total =    70.645um
    Deviation:      max path =     0.364%,  total =     4.020%

    Net CTS_35 (24 terminals)
    Guided length:  max path =    77.975um, total =    94.820um
    Routed length:  max path =    77.500um, total =    97.180um
    Deviation:      max path =    -0.609%,  total =     2.489%

    Net CTS_17 (22 terminals)
    Guided length:  max path =    84.465um, total =    92.610um
    Routed length:  max path =    83.430um, total =    93.780um
    Deviation:      max path =    -1.225%,  total =     1.263%

    Net CTS_31 (8 terminals)
    Guided length:  max path =    64.275um, total =   101.610um
    Routed length:  max path =    64.690um, total =   102.880um
    Deviation:      max path =     0.646%,  total =     1.250%

Set FIXED routing status on 47 net(s)
Set FIXED placed status on 46 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2086.09 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2116.47 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2116.47 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 47  Num Prerouted Wires = 2705
[NR-eGR] Read numTotalNets=48904  numIgnoredNets=47
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 48857 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 48857 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.05% V. EstWL: 7.475552e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       261( 0.44%)        17( 0.03%)   ( 0.47%) 
[NR-eGR]  metal3  (3)        24( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  metal4  (4)       407( 0.68%)        10( 0.02%)   ( 0.70%) 
[NR-eGR]  metal5  (5)        39( 0.07%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]  metal6  (6)        64( 0.11%)         0( 0.00%)   ( 0.11%) 
[NR-eGR]  metal7  (7)         3( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              798( 0.16%)        27( 0.01%)   ( 0.17%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.04% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.06% V
[NR-eGR] Started Export DB wires ( Curr Mem: 2127.28 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2127.28 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2127.28 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2127.28 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2127.28 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 2127.28 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 3.180000e+00um, number of vias: 149315
[NR-eGR] metal2  (2V) length: 1.584319e+05um, number of vias: 178172
[NR-eGR] metal3  (3H) length: 2.550551e+05um, number of vias: 77903
[NR-eGR] metal4  (4V) length: 1.352591e+05um, number of vias: 25471
[NR-eGR] metal5  (5H) length: 8.815259e+04um, number of vias: 21942
[NR-eGR] metal6  (6V) length: 1.225021e+05um, number of vias: 3300
[NR-eGR] metal7  (7H) length: 1.400120e+04um, number of vias: 1782
[NR-eGR] metal8  (8V) length: 1.603351e+04um, number of vias: 18
[NR-eGR] metal9  (9H) length: 7.560000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.894463e+05um, number of vias: 457903
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.30 sec, Real: 1.31 sec, Curr Mem: 2127.28 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:01.4 real=0:00:01.4)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        47 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=47, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 49115 (unrouted=258, trialRouted=48857, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:06.4 real=0:00:06.4)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'MAC_512' of instances=40775 and nets=49162 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2127.281M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
  Clock tree timing engine global stage delay update for worst:setup.late...
  Clock tree timing engine global stage delay update for worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=46, i=0, icg=0, nicg=0, l=0, total=46
    cell areas       : b=36.708um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=36.708um^2
    cell capacitance : b=41.073fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=41.073fF
    sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
    wire capacitance : top=0.000fF, trunk=183.510fF, leaf=250.306fF, total=433.816fF
    wire lengths     : top=0.000um, trunk=1617.320um, leaf=2341.390um, total=3958.710um
    hp wire lengths  : top=0.000um, trunk=1135.730um, leaf=1232.350um, total=2368.080um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=2, worst=[0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.001ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.063ns count=10 avg=0.035ns sd=0.017ns min=0.009ns max=0.062ns {6 <= 0.038ns, 2 <= 0.051ns, 0 <= 0.057ns, 1 <= 0.060ns, 1 <= 0.063ns}
    Leaf  : target=0.063ns count=37 avg=0.050ns sd=0.008ns min=0.031ns max=0.064ns {3 <= 0.038ns, 18 <= 0.051ns, 9 <= 0.057ns, 3 <= 0.060ns, 2 <= 0.063ns} {2 <= 0.067ns, 0 <= 0.070ns, 0 <= 0.076ns, 0 <= 0.095ns, 0 > 0.095ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: BUF_X1: 46 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/synth: insertion delay [min=0.166, max=0.215, avg=0.192, sd=0.013], skew [0.048 vs 0.048*], 98.2% {0.167, 0.214} (wid=0.020 ws=0.018) (gid=0.205 gs=0.051)
  Skew group summary after routing clock trees:
    skew_group clk/synth: insertion delay [min=0.166, max=0.215, avg=0.192, sd=0.013], skew [0.048 vs 0.048*], 98.2% {0.167, 0.214} (wid=0.020 ws=0.018) (gid=0.205 gs=0.051)
  CCOpt::Phase::Routing done. (took cpu=0:00:06.8 real=0:00:06.8)
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 47, tested: 47, violation detected: 2, violation ignored (due to small violation): 0, cannot run: 0, attempted: 2, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (initial upsizing):
      ============================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              0                    0           0            0                    0                  0
      leaf               2 [100.0%]           0           0            0                    0 (0.0%)           2 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total              2 [100.0%]           0           0            0                    0 (0.0%)           2 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 2, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=46, i=0, icg=0, nicg=0, l=0, total=46
        cell areas       : b=36.708um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=36.708um^2
        cell capacitance : b=41.073fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=41.073fF
        sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
        wire capacitance : top=0.000fF, trunk=183.510fF, leaf=250.306fF, total=433.816fF
        wire lengths     : top=0.000um, trunk=1617.320um, leaf=2341.390um, total=3958.710um
        hp wire lengths  : top=0.000um, trunk=1135.730um, leaf=1232.350um, total=2368.080um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
        Remaining Transition : {count=2, worst=[0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.001ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.063ns count=10 avg=0.035ns sd=0.017ns min=0.009ns max=0.062ns {6 <= 0.038ns, 2 <= 0.051ns, 0 <= 0.057ns, 1 <= 0.060ns, 1 <= 0.063ns}
        Leaf  : target=0.063ns count=37 avg=0.050ns sd=0.008ns min=0.031ns max=0.064ns {3 <= 0.038ns, 18 <= 0.051ns, 9 <= 0.057ns, 3 <= 0.060ns, 2 <= 0.063ns} {2 <= 0.067ns, 0 <= 0.070ns, 0 <= 0.076ns, 0 <= 0.095ns, 0 > 0.095ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: BUF_X1: 46 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/synth: insertion delay [min=0.166, max=0.215, avg=0.192, sd=0.013], skew [0.048 vs 0.048*], 98.2% {0.167, 0.214} (wid=0.020 ws=0.018) (gid=0.205 gs=0.051)
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/synth: insertion delay [min=0.166, max=0.215, avg=0.192, sd=0.013], skew [0.048 vs 0.048*], 98.2% {0.167, 0.214} (wid=0.020 ws=0.018) (gid=0.205 gs=0.051)
      Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 47, tested: 47, violation detected: 2, violation ignored (due to small violation): 0, cannot run: 0, attempted: 2, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              0                    0           0            0                    0                  0
      leaf               2 [100.0%]           0           0            0                    0 (0.0%)           2 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total              2 [100.0%]           0           0            0                    0 (0.0%)           2 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 2, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=46, i=0, icg=0, nicg=0, l=0, total=46
        cell areas       : b=36.708um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=36.708um^2
        cell capacitance : b=41.073fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=41.073fF
        sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
        wire capacitance : top=0.000fF, trunk=183.510fF, leaf=250.306fF, total=433.816fF
        wire lengths     : top=0.000um, trunk=1617.320um, leaf=2341.390um, total=3958.710um
        hp wire lengths  : top=0.000um, trunk=1135.730um, leaf=1232.350um, total=2368.080um
      Clock DAG net violations after 'PostConditioning Fixing DRVs':
        Remaining Transition : {count=2, worst=[0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.001ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.063ns count=10 avg=0.035ns sd=0.017ns min=0.009ns max=0.062ns {6 <= 0.038ns, 2 <= 0.051ns, 0 <= 0.057ns, 1 <= 0.060ns, 1 <= 0.063ns}
        Leaf  : target=0.063ns count=37 avg=0.050ns sd=0.008ns min=0.031ns max=0.064ns {3 <= 0.038ns, 18 <= 0.051ns, 9 <= 0.057ns, 3 <= 0.060ns, 2 <= 0.063ns} {2 <= 0.067ns, 0 <= 0.070ns, 0 <= 0.076ns, 0 <= 0.095ns, 0 > 0.095ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: BUF_X1: 46 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/synth: insertion delay [min=0.166, max=0.215, avg=0.192, sd=0.013], skew [0.048 vs 0.048*], 98.2% {0.167, 0.214} (wid=0.020 ws=0.018) (gid=0.205 gs=0.051)
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/synth: insertion delay [min=0.166, max=0.215, avg=0.192, sd=0.013], skew [0.048 vs 0.048*], 98.2% {0.167, 0.214} (wid=0.020 ws=0.018) (gid=0.205 gs=0.051)
      Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 4 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 2, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 47, nets tested: 47, nets violation detected: 2, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 2, nets unsuccessful: 0, buffered: 2
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=50, i=0, icg=0, nicg=0, l=0, total=50
      cell areas       : b=39.900um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=39.900um^2
      cell capacitance : b=44.644fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=44.644fF
      sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=184.487fF, leaf=250.379fF, total=434.866fF
      wire lengths     : top=0.000um, trunk=1621.040um, leaf=2337.670um, total=3958.710um
      hp wire lengths  : top=0.000um, trunk=1139.340um, leaf=1236.255um, total=2375.595um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.063ns count=12 avg=0.030ns sd=0.018ns min=0.007ns max=0.062ns {8 <= 0.038ns, 2 <= 0.051ns, 0 <= 0.057ns, 1 <= 0.060ns, 1 <= 0.063ns}
      Leaf  : target=0.063ns count=39 avg=0.048ns sd=0.013ns min=0.004ns max=0.063ns {5 <= 0.038ns, 18 <= 0.051ns, 9 <= 0.057ns, 4 <= 0.060ns, 3 <= 0.063ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: BUF_X1: 50 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/synth: insertion delay [min=0.152, max=0.215, avg=0.193, sd=0.014], skew [0.063 vs 0.048*], 97.8% {0.167, 0.214} (wid=0.020 ws=0.018) (gid=0.205 gs=0.064)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/synth: insertion delay [min=0.152, max=0.215, avg=0.193, sd=0.014], skew [0.063 vs 0.048*], 97.8% {0.167, 0.214} (wid=0.020 ws=0.018) (gid=0.205 gs=0.064)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing Skew by cell sizing...
**ERROR: (IMPCCOPT-2215):	The route/traversal graph for net 'clk' is not fully connected.
**WARN: (IMPCCOPT-2245):	Cannot perform post-route optimization on net driven by term 'clk'.
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      PRO Statistics: Fix Skew (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              2 [50.0%]            0           0            0                    0 (0.0%)           2 (100.0%)
      leaf               2 [50.0%]            0           0            0                    0 (0.0%)           2 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total              4 [100.0%]           0           0            0                    0 (0.0%)           4 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 4, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=50, i=0, icg=0, nicg=0, l=0, total=50
        cell areas       : b=39.900um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=39.900um^2
        cell capacitance : b=44.644fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=44.644fF
        sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
        wire capacitance : top=0.000fF, trunk=184.487fF, leaf=250.379fF, total=434.866fF
        wire lengths     : top=0.000um, trunk=1621.040um, leaf=2337.670um, total=3958.710um
        hp wire lengths  : top=0.000um, trunk=1139.340um, leaf=1236.255um, total=2375.595um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.063ns count=12 avg=0.030ns sd=0.018ns min=0.007ns max=0.062ns {8 <= 0.038ns, 2 <= 0.051ns, 0 <= 0.057ns, 1 <= 0.060ns, 1 <= 0.063ns}
        Leaf  : target=0.063ns count=39 avg=0.048ns sd=0.013ns min=0.004ns max=0.063ns {5 <= 0.038ns, 18 <= 0.051ns, 9 <= 0.057ns, 4 <= 0.060ns, 3 <= 0.063ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: BUF_X1: 50 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/synth: insertion delay [min=0.152, max=0.215, avg=0.193, sd=0.014], skew [0.063 vs 0.048*], 97.8% {0.167, 0.214} (wid=0.020 ws=0.018) (gid=0.205 gs=0.064)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/synth: insertion delay [min=0.152, max=0.215, avg=0.193, sd=0.014], skew [0.063 vs 0.048*], 97.8% {0.167, 0.214} (wid=0.020 ws=0.018) (gid=0.205 gs=0.064)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - ClockRefiner...
    Performing Single Pass Refine Place.
*** Starting refinePlace (0:50:41 mem=2165.4M) ***
Total net bbox length = 8.991e+05 (4.553e+05 4.438e+05) (ext = 2.531e+05)
Move report: Detail placement moves 10 insts, mean move: 1.98 um, max move: 4.94 um
	Max move on inst (FE_PHC15935_n2011): (214.51, 192.08) --> (219.45, 192.08)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2165.4MB
Summary Report:
Instances move: 10 (out of 40779 movable)
Instances flipped: 0
Mean displacement: 1.98 um
Max displacement: 4.94 um (Instance: FE_PHC15935_n2011) (214.51, 192.08) -> (219.45, 192.08)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X1
Total net bbox length = 8.991e+05 (4.553e+05 4.438e+05) (ext = 2.531e+05)
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2165.4MB
*** Finished refinePlace (0:50:41 mem=2165.4M) ***
    ClockRefiner summary
    All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 818).
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.6 real=0:00:00.6)
    Set dirty flag on 14 instances, 8 nets
  PostConditioning done.
Net route status summary:
  Clock:        51 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=51, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 49115 (unrouted=258, trialRouted=48857, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for worst:setup.late...
  Clock tree timing engine global stage delay update for worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=50, i=0, icg=0, nicg=0, l=0, total=50
    cell areas       : b=39.900um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=39.900um^2
    cell capacitance : b=44.644fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=44.644fF
    sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
    wire capacitance : top=0.000fF, trunk=184.487fF, leaf=250.379fF, total=434.866fF
    wire lengths     : top=0.000um, trunk=1625.950um, leaf=2341.955um, total=3967.905um
    hp wire lengths  : top=0.000um, trunk=1139.340um, leaf=1236.255um, total=2375.595um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.063ns count=12 avg=0.030ns sd=0.018ns min=0.007ns max=0.062ns {8 <= 0.038ns, 2 <= 0.051ns, 0 <= 0.057ns, 1 <= 0.060ns, 1 <= 0.063ns}
    Leaf  : target=0.063ns count=39 avg=0.048ns sd=0.013ns min=0.004ns max=0.063ns {5 <= 0.038ns, 18 <= 0.051ns, 9 <= 0.057ns, 4 <= 0.060ns, 3 <= 0.063ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: BUF_X1: 50 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/synth: insertion delay [min=0.152, max=0.215, avg=0.193, sd=0.014], skew [0.063 vs 0.048*], 97.8% {0.167, 0.214} (wid=0.020 ws=0.018) (gid=0.205 gs=0.064)
  Skew group summary after post-conditioning:
    skew_group clk/synth: insertion delay [min=0.152, max=0.215, avg=0.193, sd=0.014], skew [0.063 vs 0.048*], 97.8% {0.167, 0.214} (wid=0.020 ws=0.018) (gid=0.205 gs=0.064)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:01.0 real=0:00:01.0)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ------------------------------------------------------------
  Cell type                     Count    Area      Capacitance
  ------------------------------------------------------------
  Buffers                        50      39.900      44.644
  Inverters                       0       0.000       0.000
  Integrated Clock Gates          0       0.000       0.000
  Non-Integrated Clock Gates      0       0.000       0.000
  Clock Logic                     0       0.000       0.000
  All                            50      39.900      44.644
  ------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk     1625.950
  Leaf      2341.955
  Total     3967.905
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       1139.340
  Leaf        1236.255
  Total       2375.595
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  ---------------------------------------
  Type     Gate       Wire       Total
  ---------------------------------------
  Top        0.000      0.000       0.000
  Trunk     44.644    184.487     229.131
  Leaf     688.790    250.379     939.169
  Total    733.434    434.866    1168.300
  ---------------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  ----------------------------------------------------------
  Count    Total      Average    Std. Dev.    Min      Max
  ----------------------------------------------------------
   768     688.790     0.897       0.000      0.897    0.897
  ----------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.063      12       0.030       0.018      0.007    0.062    {8 <= 0.038ns, 2 <= 0.051ns, 0 <= 0.057ns, 1 <= 0.060ns, 1 <= 0.063ns}          -
  Leaf        0.063      39       0.048       0.013      0.004    0.063    {5 <= 0.038ns, 18 <= 0.051ns, 9 <= 0.057ns, 4 <= 0.060ns, 3 <= 0.063ns}         -
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ---------------------------------------
  Name      Type      Inst     Inst Area 
                      Count    (um^2)
  ---------------------------------------
  BUF_X1    buffer     50        39.900
  ---------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner         Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------
  worst:setup.late    clk/synth     0.152     0.215     0.063    0.048*           0.018           0.002           0.193        0.014     97.8% {0.167, 0.214}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner         Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------
  worst:setup.late    clk/synth     0.152     0.215     0.063    0.048*           0.018           0.002           0.193        0.014     97.8% {0.167, 0.214}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Min/max skew group path pins for unmet skew targets:
  ====================================================
  
  -----------------------------------------------------------------------
  Half-corner         Skew Group    Min/Max    Delay    Pin
  -----------------------------------------------------------------------
  worst:setup.late    clk/synth     Min        0.152    A_reg_reg[47]/CK
  worst:setup.late    clk/synth     Max        0.215    acc_reg_reg[2]/CK
  -----------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * The following are in propagated mode:
   - Root pin clk of SDC clock clk in view worst
   - Root pin clk of SDC clock clk in view fast

Setting all clocks to propagated mode.
synth
External - Set all clocks to propagated mode done. (took cpu=0:00:00.9 real=0:00:00.9)
Clock DAG stats after update timingGraph:
  cell counts      : b=50, i=0, icg=0, nicg=0, l=0, total=50
  cell areas       : b=39.900um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=39.900um^2
  cell capacitance : b=44.644fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=44.644fF
  sink capacitance : count=768, total=688.790fF, avg=0.897fF, sd=0.000fF, min=0.897fF, max=0.897fF
  wire capacitance : top=0.000fF, trunk=184.487fF, leaf=250.379fF, total=434.866fF
  wire lengths     : top=0.000um, trunk=1625.950um, leaf=2341.955um, total=3967.905um
  hp wire lengths  : top=0.000um, trunk=1139.340um, leaf=1236.255um, total=2375.595um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.063ns count=12 avg=0.030ns sd=0.018ns min=0.007ns max=0.062ns {8 <= 0.038ns, 2 <= 0.051ns, 0 <= 0.057ns, 1 <= 0.060ns, 1 <= 0.063ns}
  Leaf  : target=0.063ns count=39 avg=0.048ns sd=0.013ns min=0.004ns max=0.063ns {5 <= 0.038ns, 18 <= 0.051ns, 9 <= 0.057ns, 4 <= 0.060ns, 3 <= 0.063ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: BUF_X1: 50 
Primary reporting skew groups after update timingGraph:
  skew_group clk/synth: insertion delay [min=0.152, max=0.215, avg=0.193, sd=0.014], skew [0.063 vs 0.048*], 97.8% {0.167, 0.214} (wid=0.020 ws=0.018) (gid=0.205 gs=0.064)
Skew group summary after update timingGraph:
  skew_group clk/synth: insertion delay [min=0.152, max=0.215, avg=0.193, sd=0.014], skew [0.063 vs 0.048*], 97.8% {0.167, 0.214} (wid=0.020 ws=0.018) (gid=0.205 gs=0.064)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.9 real=0:00:00.9)
Runtime done. (took cpu=0:00:36.5 real=0:00:36.4)
Runtime Summary
===============
Clock Runtime:  (21%) Core CTS           7.85 (Init 1.96, Construction 1.57, Implementation 2.92, eGRPC 0.81, PostConditioning 0.39, Other 0.20)
Clock Runtime:  (25%) CTS services       9.39 (RefinePlace 2.81, EarlyGlobalClock 0.99, NanoRoute 4.57, ExtractRC 1.03, TimingAnalysis 0.00)
Clock Runtime:  (52%) Other CTS         19.12 (Init 1.94, CongRepair/EGR-DP 16.26, TimingUpdate 0.92, Other 0.00)
Clock Runtime: (100%) Total             36.36

Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1628.7M, totSessionCpu=0:50:42 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1629.3M, totSessionCpu=0:50:43 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2090.5M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2094.69)
Total number of fetched objects 49932
End delay calculation. (MEM=2127.31 CPU=0:00:06.4 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=2127.31 CPU=0:00:07.5 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:08.6 real=0:00:09.0 totSessionCpu=0:50:52 mem=2127.3M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.115  | -0.115  |  3.297  |
|           TNS (ns):| -22.464 | -22.464 |  0.000  |
|    Violating Paths:|   331   |   331   |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.664%
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1656.0M, totSessionCpu=0:50:53 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 2080.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2080.6M) ***
*** Starting optimizing excluded clock nets MEM= 2080.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2080.6M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 51 nets with fixed/cover wires excluded.
Info: 51 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:50:53.5/6:36:57.8 (0.1), mem = 2080.6M
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    74.66%|        -|  -0.115| -22.464|   0:00:00.0| 2267.4M|
|    74.66%|        -|  -0.115| -22.464|   0:00:00.0| 2267.4M|
+----------+---------+--------+--------+------------+--------+

*** Finish post-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2267.4M) ***
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         51 | default  |
| metal4 (z=4)  |         19 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) have violations which can't be fixed by DRV optimization.

HFNFixing failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

*** DrvOpt [finish] : cpu/real = 0:00:03.8/0:00:03.8 (1.0), totSession cpu/real = 0:50:57.3/6:37:01.6 (0.1), mem = 2248.3M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 51 nets with fixed/cover wires excluded.
Info: 51 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:50:57.4/6:37:01.7 (0.1), mem = 2248.3M
*info: 51 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*info: 51 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack -0.115  TNS Slack -22.464 
+--------+--------+----------+------------+--------+----------+---------+---------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+--------+----------+------------+--------+----------+---------+---------------------+
|  -0.115| -22.464|    74.66%|   0:00:00.0| 2267.4M|     worst|  reg2reg| acc_reg_reg[481]/D  |
|   0.000|   0.000|    74.68%|   0:00:02.0| 2267.4M|        NA|       NA| NA                  |
+--------+--------+----------+------------+--------+----------+---------+---------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:01.6 real=0:00:02.0 mem=2267.4M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:01.6 real=0:00:02.0 mem=2267.4M) ***
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         51 | default  |
| metal4 (z=4)  |         20 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:05.0/0:00:05.0 (1.0), totSession cpu/real = 0:51:02.4/6:37:06.6 (0.1), mem = 2248.3M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 51 nets with fixed/cover wires excluded.
Info: 51 clock nets excluded from IPO operation.
Info: 51 nets with fixed/cover wires excluded.
Info: 51 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:51:03.2/6:37:07.5 (0.1), mem = 2187.4M
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.017  TNS Slack 0.000 Density 74.68
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    74.68%|        -|   0.017|   0.000|   0:00:00.0| 2187.4M|
|    74.68%|        0|   0.017|   0.000|   0:00:02.0| 2206.5M|
|    74.68%|        5|   0.017|   0.000|   0:00:01.0| 2230.1M|
|    70.19%|     5300|   0.017|   0.000|   0:00:08.0| 2230.1M|
|    70.18%|       16|   0.017|   0.000|   0:00:02.0| 2230.1M|
|    70.18%|        0|   0.017|   0.000|   0:00:00.0| 2230.1M|
|    70.18%|        0|   0.017|   0.000|   0:00:00.0| 2230.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.017  TNS Slack 0.000 Density 70.18
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         51 | default  |
| metal4 (z=4)  |         15 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:14.7) (real = 0:00:14.0) **
*** Starting refinePlace (0:51:18 mem=2230.1M) ***
Total net bbox length = 8.669e+05 (4.501e+05 4.167e+05) (ext = 2.531e+05)
Move report: Detail placement moves 46 insts, mean move: 0.89 um, max move: 2.35 um
	Max move on inst (U44734): (287.09, 288.68) --> (286.14, 287.28)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2233.2MB
Summary Report:
Instances move: 46 (out of 35431 movable)
Instances flipped: 0
Mean displacement: 0.89 um
Max displacement: 2.35 um (Instance: U44734) (287.09, 288.68) -> (286.14, 287.28)
	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI22_X1
Total net bbox length = 8.669e+05 (4.501e+05 4.167e+05) (ext = 2.531e+05)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2233.2MB
*** Finished refinePlace (0:51:18 mem=2233.2M) ***
*** maximum move = 2.35 um ***
*** Finished re-routing un-routed nets (2233.2M) ***

*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=2233.2M) ***
*** AreaOpt [finish] : cpu/real = 0:00:15.3/0:00:15.3 (1.0), totSession cpu/real = 0:51:18.5/6:37:22.7 (0.1), mem = 2233.2M
End: Area Reclaim Optimization (cpu=0:00:16, real=0:00:15, mem=2168.08M, totSessionCpu=0:51:19).
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2198.45 MB )
[NR-eGR] Read 7944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2198.45 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 51  Num Prerouted Wires = 2760
[NR-eGR] Read numTotalNets=43610  numIgnoredNets=51
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43559 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43559 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.03% H + 0.07% V. EstWL: 7.158088e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       140( 0.23%)         2( 0.00%)         1( 0.00%)   ( 0.24%) 
[NR-eGR]  metal3  (3)        26( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  metal4  (4)       250( 0.42%)         2( 0.00%)         0( 0.00%)   ( 0.42%) 
[NR-eGR]  metal5  (5)        36( 0.06%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]  metal6  (6)        39( 0.07%)         0( 0.00%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]  metal7  (7)         4( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              495( 0.10%)         4( 0.00%)         1( 0.00%)   ( 0.10%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.01% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[NR-eGR] Started Export DB wires ( Curr Mem: 2208.09 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2208.09 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2208.09 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2208.09 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2208.09 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 2208.09 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 3.180000e+00um, number of vias: 138727
[NR-eGR] metal2  (2V) length: 1.483025e+05um, number of vias: 167472
[NR-eGR] metal3  (3H) length: 2.523473e+05um, number of vias: 74693
[NR-eGR] metal4  (4V) length: 1.283175e+05um, number of vias: 23932
[NR-eGR] metal5  (5H) length: 8.548932e+04um, number of vias: 20669
[NR-eGR] metal6  (6V) length: 1.130776e+05um, number of vias: 3077
[NR-eGR] metal7  (7H) length: 1.335758e+04um, number of vias: 1643
[NR-eGR] metal8  (8V) length: 1.438383e+04um, number of vias: 16
[NR-eGR] metal9  (9H) length: 1.092000e+01um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.552897e+05um, number of vias: 430229
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.43 sec, Real: 1.43 sec, Curr Mem: 2193.16 MB )
Extraction called for design 'MAC_512' of instances=35481 and nets=43868 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2193.160M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2191.16)
Total number of fetched objects 44634
End delay calculation. (MEM=2214.98 CPU=0:00:06.0 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=2214.98 CPU=0:00:07.0 REAL=0:00:07.0)
GigaOpt: Skipping postEco DRV optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:51:30 mem=2247.0M) ***
Density distribution unevenness ratio = 6.155%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2247.0MB
Summary Report:
Instances move: 0 (out of 35431 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2247.0MB
*** Finished refinePlace (0:51:31 mem=2247.0M) ***

Active setup views:
 worst
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'MAC_512' of instances=35481 and nets=43868 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAC_512.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 2232.055M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAC_512
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2230.05)
Total number of fetched objects 44634
End delay calculation. (MEM=2214.98 CPU=0:00:06.0 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=2214.98 CPU=0:00:07.0 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:08.6 real=0:00:08.0 totSessionCpu=0:51:41 mem=2215.0M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:58, real = 0:00:58, mem = 1739.9M, totSessionCpu=0:51:41 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.031  |  0.031  |  3.492  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.180%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:59, real = 0:01:00, mem = 1740.0M, totSessionCpu=0:51:42 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          5  The Cap table file is not specified. Thi...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
ERROR     IMPCCOPT-2215        1  The route/traversal graph for net '%s' i...
WARNING   IMPCCOPT-5046       54  Net '%s' in clock tree '%s' has existing...
WARNING   IMPCCOPT-5047        1  Found %d clock net(s) with existing rout...
ERROR     IMPCCOPT-5054        1  Net %s is not completely connected after...
WARNING   IMPCCOPT-2245        1  Cannot perform post-route optimization o...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 68 warning(s), 2 error(s)

#% End ccopt_design (date=04/07 04:27:13, total cpu=0:01:36, real=0:01:36, peak res=1829.8M, current mem=1646.2M)
invalid command name "report_clock_tree"
<CMD> report_ccopt_clock_trees
Clock tree timing engine global stage delay update for worst:setup.early...
Clock tree timing engine global stage delay update for worst:setup.early done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock tree timing engine global stage delay update for worst:setup.late...
Clock tree timing engine global stage delay update for worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for fast:hold.early...
Clock tree timing engine global stage delay update for fast:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for fast:hold.late...
Clock tree timing engine global stage delay update for fast:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)

Clock DAG stats:
================

------------------------------------------------------------
Cell type                     Count    Area      Capacitance
------------------------------------------------------------
Buffers                        50      39.900      44.644
Inverters                       0       0.000       0.000
Integrated Clock Gates          0       0.000       0.000
Non-Integrated Clock Gates      0       0.000       0.000
Clock Logic                     0       0.000       0.000
All                            50      39.900      44.644
------------------------------------------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top          0.000
Trunk     1625.950
Leaf      2341.955
Total     3967.905
--------------------


Clock DAG hp wire lengths:
==========================

-----------------------
Type     hp Wire Length
-----------------------
Top            0.000
Trunk       1139.340
Leaf        1236.255
Total       2375.595
-----------------------


Clock DAG capacitances:
=======================

---------------------------------------
Type     Gate       Wire       Total
---------------------------------------
Top        0.000      0.000       0.000
Trunk     44.644    182.869     227.514
Leaf     688.790    245.171     933.961
Total    733.434    428.040    1161.475
---------------------------------------


Clock DAG sink capacitances:
============================

----------------------------------------------------------
Count    Total      Average    Std. Dev.    Min      Max
----------------------------------------------------------
 768     688.790     0.897       0.000      0.897    0.897
----------------------------------------------------------


Clock DAG net violations:
=========================

None


Clock DAG primary half-corner transition distribution:
======================================================

---------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.063      12       0.030       0.018      0.007    0.061    {8 <= 0.038ns, 2 <= 0.051ns, 0 <= 0.057ns, 1 <= 0.060ns, 1 <= 0.063ns}          -
Leaf        0.063      39       0.047       0.012      0.004    0.063    {5 <= 0.038ns, 18 <= 0.051ns, 9 <= 0.057ns, 4 <= 0.060ns, 3 <= 0.063ns}         -
---------------------------------------------------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

---------------------------------------
Name      Type      Inst     Inst Area 
                    Count    (um^2)
---------------------------------------
BUF_X1    buffer     50        39.900
---------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

--------------------------------------------------------------------------------------------------------------------------
Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max      Max          Standard   Wire     Gate     Clock Tree Root
Name        Gates              Clock  Non-leaf  Leaf    Length   Source-sink  cell area  cap      cap      
                               Cells  Fanout    Fanout  (um)     Resistance   (um^2)     (fF)     (fF)     
                                                                 (Ohms)                                    
--------------------------------------------------------------------------------------------------------------------------
clk           0     50    0      0       7        26    328.518    7820.35     39.900    428.040  733.434  clk
--------------------------------------------------------------------------------------------------------------------------

Clock Sink Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                                          Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------------------
clk              0             0             0            0           0          0        768       0       0       0         0         0
-------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees:
===============================

----------------------------------------------------------------------------------------------------------------
Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max      Max          Standard   Wire     Gate
Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap      cap
                   Cells  Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (fF)     (fF)
                                                                        (Ohms)                           
----------------------------------------------------------------------------------------------------------------
  0     50    0      0       7      4.16667     26    19.6923  328.518    782.035     39.900    428.040  733.434
----------------------------------------------------------------------------------------------------------------

Clock Sink Summary across all clock trees:
==========================================

-------------------------------------------------------------------------------------------------------------------------------
Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                              Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------
     0             0             0            0           0          0        768       0       0       0         0         0
-------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees:
========================================

-----------------------------------------------------------------------
Metric                               Minimum  Average  Maximum  Std.dev
-----------------------------------------------------------------------
Source-sink routed net length (um)    1.290    46.234  328.518   55.452
Source-sink manhattan distance (um)   1.315    46.099  447.135   68.556
Source-sink resistance (Ohm)         20.607   153.764  782.035  139.069
-----------------------------------------------------------------------

Transition distribution for half-corner worst:setup.late:
=========================================================

---------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.063      12       0.030       0.018      0.007    0.061    {8 <= 0.038ns, 2 <= 0.051ns, 0 <= 0.057ns, 1 <= 0.060ns, 1 <= 0.063ns}          -
Leaf        0.063      39       0.047       0.012      0.004    0.063    {5 <= 0.038ns, 18 <= 0.051ns, 9 <= 0.057ns, 4 <= 0.060ns, 3 <= 0.063ns}         -
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
clk                 0                 0               0             0            0
---------------------------------------------------------------------------------------
Total               0                 0               0             0            0
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 0 clock tree pins with max capacitance violations.
Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 0 clock tree pins with a slew violation.

Report for clock tree: clk:
===========================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   : 0
Minimum clock gating depth : 0
Maximum clock gating depth : 0
Clock gate area (um^2)     : 0.000

Clock Tree Buffering Structure (Logical):

# Buffers             : 50
# Inverters           :  0
  Total               : 50
Minimum depth         :  2
Maximum depth         :  3
Buffering area (um^2) : 39.900

Clock Tree Level Structure (Logical):

-----------------------------------------------------------------
Level  Full   Posedge  Negedge  Memory  Enable  Non enable  Other
       Cycle  Flops    Flops    Clock   Latch   Latch       Sinks
                                Pins    Sinks   Sinks       
-----------------------------------------------------------------
root     0      768       0       0       0         0         0
-----------------------------------------------------------------
Total    0      768       0       0       0         0         0
-----------------------------------------------------------------

Target and measured clock slews (in ns):

--------------------------------------------------------------------------------------------------------------------------------
Timing Corner      Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew      Leaf Slew  Trunk Slew     Trunk Slew
                   Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type    Target     Target Type    Target
--------------------------------------------------------------------------------------------------------------------------------
fast:hold.early       0.055          0.031         0.049          0.032      ignored            -      ignored            -
fast:hold.late        0.055          0.031         0.049          0.032      ignored            -      ignored            -
worst:setup.early     0.063          0.036         0.061          0.039      ignored            -      ignored            -
worst:setup.late      0.063          0.036         0.061          0.039      auto computed   0.063     auto computed   0.063
--------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.



*** Memory Usage v#1 (Current mem = 2075.285M, initial mem = 268.238M) ***
Innovus terminated by external (TERM) signal.

*** Memory Usage v#1 (Current mem = 657.324M, initial mem = 268.238M) ***
*** Message Summary: 1 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=0:00:01.4, real=7:06:19, mem=657.3M) ---
