{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1593113379177 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Verilog File Quartus Prime " "Running Quartus Prime Create Verilog File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1593113379177 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 25 14:29:38 2020 " "Processing started: Thu Jun 25 14:29:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1593113379177 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1593113379177 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab08 -c lab08 --convert_bdf_to_verilog=U:/CPRE281/lab08/lab08.bdf " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab08 -c lab08 --convert_bdf_to_verilog=U:/CPRE281/lab08/lab08.bdf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1593113379177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab08.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab08.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab08 " "Found entity 1: lab08" {  } { { "lab08.bdf" "" { Schematic "U:/CPRE281/lab08/lab08.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593113379999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1593113379999 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" " " "Elaborating entity \"\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1593113380029 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "pin_name1 \"F\[3..0\]\" " "Width mismatch in pin_name1 -- source is \"\"F\[3..0\]\"\"" {  } { { "lab08.bdf" "" { Schematic "U:/CPRE281/lab08/lab08.bdf" { { 240 928 928 392 "" "" } { 392 928 928 544 "" "" } { 240 928 992 240 "" "" } { 96 984 984 128 "" "" } { 88 784 784 128 "" "" } { 88 776 784 88 "" "" } { 128 784 984 128 "" "" } { 48 992 1024 48 "" "" } { 96 992 992 240 "" "" } { 48 968 992 96 "F\[3..0\]" "" } { 72 850 992 96 "F\[3\]" "" } { 216 776 928 240 "F\[2\]" "" } { 368 776 928 392 "F\[1\]" "" } { 520 776 928 544 "F\[0\]" "" } { 48 968 992 96 "F\[3..0\]" "" } { 72 850 992 96 "F\[3\]" "" } { 216 776 928 240 "F\[2\]" "" } { 368 776 928 392 "F\[1\]" "" } { 520 776 928 544 "F\[0\]" "" } { 40 1024 1200 56 "pin_name1" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Design Software" 0 -1 1593113380044 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1593113380049 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create Verilog File 2 s 0 s Quartus Prime " "Quartus Prime Create Verilog File was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4688 " "Peak virtual memory: 4688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1593113380099 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 25 14:29:40 2020 " "Processing ended: Thu Jun 25 14:29:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1593113380099 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1593113380099 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1593113380099 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1593113380099 ""}
