 [&(&(GLOBAL.duplex)[GLOBAL.boards_found]), &(GLOBAL.duplex)]
 [TLan_EeReceiveByte.data, TLan_EeReadByte.data]
 [&(TLan_EeReadByte.dev->base_addr), TLan_EeReadByte.dev, &(TLan_EeReadByte.dev->priv)]
 [&(&(TLan_probe1.pdev->resource)[TLan_probe1.reg].start), tlan_remove_one.pdev, pci_enable_device_Rsmp_d04fea08.dev, tlan_init_one.pdev, pci_read_config_byte_Rsmp_e426c0e8.dev, &(TLan_probe1.pdev->irq), pci_get_drvdata.pdev, &(pci_get_drvdata.pdev->driver_data), &(&(TLan_probe1.pdev->resource)[TLan_probe1.reg].flags), &(TLan_probe1.pdev->resource), pci_set_drvdata.pdev, TLan_probe1.pdev, pci_set_master_Rsmp_2d0760ae.dev, &(pci_set_drvdata.pdev->driver_data), &(&(TLan_probe1.pdev->resource)[TLan_probe1.reg])]
 [&(TLan_HandleRxEOC.priv->tlanRev), &(TLan_HandleRxEOC.priv->rxList), TLan_HandleRxEOC.priv, &(TLan_HandleRxEOC.priv->rxTail), &(TLan_HandleRxEOC.priv->rxHead), TLan_HandleRxEOC.dev->priv, &(TLan_HandleRxEOC.priv->rxEocCount)]
 [&(&(GLOBAL.aui)[GLOBAL.boards_found]), &(GLOBAL.aui)]
 [&(TLan_HandleInterrupt.priv->lock), TLan_HandleInterrupt.dev->priv, TLan_HandleInterrupt.dev->base_addr, (TLan_HandleInterrupt.dev->base_addr + 10), ((unsigned short)(TLan_HandleInterrupt.dev->base_addr + 10)), TLan_HandleInterrupt.priv, spin_unlock.lock, spin_lock.lock]
 [request_irq_Rsmp_0c60f2e0.handler, &(TLan_HandleInterrupt)]
 [__request_region_Rsmp_1a1a4f09.reso, __release_region_Rsmp_d49501d4.reso, &(GLOBAL.ioport_resource_Rsmp_865ebccd)]
 [&(&(GLOBAL.TLanIntVector)[TLan_HandleInterrupt.type]), &(GLOBAL.TLanIntVector)]
 [&(&(GLOBAL.media)[(TLan_FinishReset.i - 5)]), &(GLOBAL.media)]
 [tlan_init_one.ent, TLan_probe1.ent, &(TLan_probe1.ent->driver_data)]
 [pci_unregister_driver_Rsmp_836ea211.dev, pci_register_driver_Rsmp_de7b2751.dev, pci_module_init.drv, &(GLOBAL.tlan_driver)]
 [&(&(GLOBAL.speed)[GLOBAL.boards_found]), &(GLOBAL.speed)]
 [&(TLan_ioctl.data->val_out), &(TLan_ioctl.rq->ifr_ifru.ifru_data), &(TLan_ioctl.data->phy_id), main.rq, TLan_ioctl.data, &(TLan_ioctl.data->reg_num), &(TLan_ioctl.rq->ifr_ifru), TLan_ioctl.rq, TLan_MiiReadReg.val, &(TLan_ioctl.data->val_in), &(TLan_PhyStartLink.status), &(TLan_FinishReset.status), &(TLan_PhyStartLink.ability), &(TLan_FinishReset.tlphy_ctl), &(TLan_FinishReset.tlphy_id1), &(TLan_FinishReset.partner), &(TLan_HandleStatusCheck.tlphy_ctl), &(TLan_PhyDetect.lo), &(TLan_PhyFinishAutoNeg.an_adv), &(TLan_PhyStartLink.tctl), &(TLan_PhyFinishAutoNeg.status), &(TLan_PhyPrint.data3), &(TLan_PhyPrint.data0), &(TLan_PhyDetect.control), &(TLan_HandleStatusCheck.tlphy_sts), &(TLan_FinishReset.tlphy_par), &(TLan_PhyFinishAutoNeg.an_lpa), &(TLan_PhyReset.value), &(TLan_PhyPrint.data2), &(TLan_FinishReset.tlphy_id2), &(TLan_PhyPrint.data1), &(TLan_PhyDetect.hi)]
 [__request_region_Rsmp_1a1a4f09.name, ((ptr(char))&(GLOBAL.TLanSignature)), request_irq_Rsmp_0c60f2e0.dd, &(GLOBAL.TLanSignature)]
 [&(TLan_Open.dev->name), &(TLan_SetTimer.priv->lock), &(TLan_probe1.priv->tlan_tqueue.sync), &(TLan_StartTx.skb->data), TLan_SetMulticastList.dev->mc_list, TLan_HandleRxEOF.priv->timer.expires, TLan_PrintList.list->cStat, &(&(TLan_HandleRxEOF.head_list->buffer)[9].address), &(&(TLan_HandleRxEOF.head_list->buffer)[8].address), &(TLan_Open.dev->base_addr), TLan_FreeLists.dev, TLan_ResetAdapter.dev, ((unsigned int)TLan_ResetLists.skb), TLan_ResetLists.skb, &(TLan_HandleRxEOF.dev->priv), mod_timer_Rsmp_1f13d309.timer, &(TLan_PhyFinishAutoNeg.dev->name), &(TLan_Close.dev->irq), &(TLan_StartTx.priv->txList[TLan_StartTx.priv->txTail]), TLan_HandleRxEOF.priv->rxBuffer, &(TLan_StartTx.priv->txList[(TLan_StartTx.priv->txTail - 1)]), &(TLan_PrintList.list->frameSize), TLan_ResetLists.priv->txHead, &(TLan_FinishReset.priv->tlanFullDuplex), TLan_EeSendByte.sio, TLan_PhyStartLink.status, ((int)TLan_PhyStartLink.status), TLan_HandleRxEOC.priv->rxList, TLan_PhyStartLink.phy, &(TLan_Init.dev->priv), tlan_probe.tmp, &(TLan_HandleDummy.dev->name), TLan_Open.dev->priv, TLan_Init.dev->addr_len, (TLan_ReadAndClearStats.priv->stats.tx_carrier_errors + ((unsigned long)TLan_ReadAndClearStats.loss)), ((unsigned int)TLan_ResetLists.tmp___0), TLan_ResetLists.tmp___0, &(TLan_ReadAndClearStats.priv->stats), &(TLan_ResetLists.skb->dev), (TLan_HandleRxEOF.priv->stats.rx_bytes + ((unsigned long)TLan_HandleRxEOF.frameSize)), &(TLan_GetStats.dev->base_addr), init_etherdev_Rsmp_5ef105a6.res__, &(TLan_PhyReset.dev->base_addr), &(TLan_PrintList.list->forward), &(TLan_PhyPrint.dev->name), TLan_PhyFinishAutoNeg.dev->base_addr, ((unsigned short)TLan_PhyFinishAutoNeg.dev->base_addr), TLan_PhyPrint.data3, &(TLan_HandleTxEOF.priv->timer.expires), &(TLan_HandleRxEOF.skb->dev), &(TLan_PrintList.list->buffer), TLan_PhyStartLink.tctl, ((int)TLan_PhyStartLink.tctl), &(TLan_Timer.priv->timerSetAt), TLan_HandleTxEOC.priv->txHead, &(TLan_PhyFinishAutoNeg.priv->adapter->flags), &(TLan_probe1.dev->mem_start), TLan_PhyPrint.priv->phyNum, &(TLan_SetMulticastList.dev->base_addr), &(TLan_HandleRxEOF.head_list->buffer.address), &(TLan_Open.priv->tlanRev), TLan_ReadAndClearStats.priv, (TLan_HandleRxEOF.frameSize + 7), &(TLan_ResetLists.list->buffer)[8].address, TLan_StartTx.tail_list->buffer.count, &(TLan_ResetLists.list->buffer)[9].address, &(TLan_StartTx.tail_list->buffer)[1].count, &(TLan_ResetLists.list->buffer)[2].address, &(TLan_ResetLists.list->buffer)[1].address, TLan_ResetLists.list->buffer.address, TLan_HandleRxEOF.priv->stats.rx_bytes, TLan_StartTx.tail_list->forward, TLan_Eisa_Cleanup.priv->nextDevice, &(TLan_ReadAndClearStats.priv->stats.tx_packets), TLan_ReadAndClearStats.priv->stats.tx_carrier_errors, &(TLan_MiiReadReg.dev->priv), ((unsigned long)TLan_HandleRxEOF.frameSize), TLan_HandleRxEOF.frameSize, &(&(TLan_PrintList.list->buffer)[TLan_PrintList.i].address), TLan_HandleTxEOF.priv->txInProgress, &(TLan_StartTx.tail_list->forward), &(TLan_Init.dev->name), &(TLan_HandleStatusCheck.priv->tlan_tqueue), &(TLan_SetMulticastList.dmi->dmi_addr), &(TLan_GetStats.priv->txList), &(TLan_HandleTxEOF.priv->timer), &(TLan_ReadAndClearStats.priv->stats.rx_packets), tlan_remove_one.dev, &(TLan_Close.priv->timer.function), &(TLan_probe1.priv->aui), skb_trim.len, TLan_Init.priv->rxBuffer, dev_alloc_skb.res__, TLan_HandleRxEOF.tail_list, TLan_HandleStatOverflow.dev, TLan_PhyPowerDown.priv->adapter->flags, ((unsigned short)&(TLan_PhyPowerDown.priv->phy)[TLan_PhyPowerDown.priv->phyNum]), &(TLan_PhyPowerDown.priv->phy)[TLan_PhyPowerDown.priv->phyNum], ((unsigned short)TLan_HandleTxEOF.dev->base_addr), TLan_HandleTxEOF.dev->base_addr, &(TLan_PhyPowerDown.dev->name), &(TLan_ResetLists.priv->rxTail), &(TLan_PhyReset.dev->name), TLan_Open.priv, ((unsigned int)&(TLan_probe1.pdev->resource)[TLan_probe1.reg].start), &(TLan_probe1.pdev->resource)[TLan_probe1.reg].start, &(TLan_GetStats.dev->name), TLan_PhyStartLink.ability, ((int)TLan_PhyStartLink.ability), &(TLan_StartTx.priv->txTail), TLan_PhyFinishAutoNeg.priv->adapter->flags, ((int)TLan_probe1.dev->irq), TLan_probe1.dev->irq, TLan_Timer.dev->priv, TLan_FinishReset.priv, &(TLan_HandleStatusCheck.priv->phy), TLan_Init.priv->txList, ret$init_etherdev_Rsmp_5ef105a6, TLan_PhyPowerUp.priv, &(TLan_PhyStartLink.priv->duplex), TLan_HandleRxEOF.tail_list->forward, (TLan_ReadAndClearStats.dev->base_addr + 8), ((unsigned short)(TLan_ReadAndClearStats.dev->base_addr + 8)), ret$skb_put, TLan_ReadAndClearStats.priv->stats.tx_aborted_errors, &(TLan_ioctl.priv->phyOnline), TLan_ReadAndClearStats.dev->base_addr, &(TLan_MiiReadReg.dev->base_addr), &(TLan_PrintList.list->buffer)[TLan_PrintList.i].address, &(skb_reserve.skb->tail), &(TLan_Init.priv->txList[64]), netif_stop_queue.dev, &(&(TLan_PhyPowerUp.priv->phy)[TLan_PhyPowerUp.priv->phyNum]), (TLan_ReadAndClearStats.dev->base_addr + 12), ((unsigned short)(TLan_ReadAndClearStats.dev->base_addr + 12)), del_timer_sync_Rsmp_daff266a.timer, ((TLan_ReadAndClearStats.dev->base_addr + 12) + 1), ((unsigned short)((TLan_ReadAndClearStats.dev->base_addr + 12) + 1)), ((TLan_ReadAndClearStats.dev->base_addr + 12) + 3), ((unsigned short)((TLan_ReadAndClearStats.dev->base_addr + 12) + 3)), ((TLan_ReadAndClearStats.dev->base_addr + 12) + 2), ((unsigned short)((TLan_ReadAndClearStats.dev->base_addr + 12) + 2)), &(TLan_ioctl.dev->priv), &(TLan_FinishReset.priv->adapter->flags), &(TLan_StartTx.tail_list->buffer)[1].address, TLan_StartTx.tail_list->buffer.address, &(TLan_HandleRxEOC.priv->rxList[TLan_HandleRxEOC.priv->rxHead]), &(TLan_PhyPowerUp.dev->priv), TLan_HandleTxEOC.priv, TLan_FinishReset.tmp___1, &(TLan_Timer.dev->priv), &(TLan_Init.priv->rxBuffer), virt_to_phys.address, ((unsigned long)virt_to_phys.address), &(TLan_HandleRxEOF.priv->timer.data), TLan_PhyReset.dev, request_irq_Rsmp_0c60f2e0.ee, &(TLan_probe1.pdev->resource)[TLan_probe1.reg].flags, TLan_MiiReadReg.phy, ((unsigned int)TLan_MiiReadReg.phy), &(TLan_HandleRxEOF.head_list->cStat), &(TLan_PhyReset.dev->priv), &(TLan_ResetLists.list->cStat), TLan_HandleTxEOC.dev, TLan_PhyDetect.dev->priv, &(TLan_HandleStatusCheck.priv->phy)[TLan_HandleStatusCheck.priv->phyNum], TLan_probe1.dev->priv, TLan_FinishReset.tlphy_par, TLan_DioWrite16.temp_1, &(TLan_StartTx.tail_list->buffer)[9].address, TLan_PhyFinishAutoNeg.an_lpa, ((int)TLan_PhyFinishAutoNeg.an_lpa), &(TLan_ResetAdapter.priv->phyOnline), &(TLan_PhyPowerDown.dev->base_addr), TLan_HandleRxEOF.priv->adapter->flags, &(TLan_HandleRxEOF.priv->rxList[TLan_HandleRxEOF.priv->rxHead]), TLan_ioctl.data->val_in, ((unsigned long)TLan_HandleRxEOF.dev), TLan_HandleRxEOF.dev, TLan_Init.priv->txBuffer, TLan_probe1.priv->duplex, TLan_FinishReset.tlphy_id2, &(TLan_probe1.priv->tlan_tqueue.data), &(TLan_HandleTxEOF.priv->timerSetAt), TLan_StartTx.dev->priv, &(&(TLan_FinishReset.priv->phy)[TLan_FinishReset.priv->phyNum]), TLan_FinishReset.status, &(TLan_probe1.dev->base_addr), &(TLan_Init.priv->rxList), TLan_HandleTxEOC.dev->priv, &(TLan_HandleTxEOF.priv->timerType), &(&(TLan_StartTx.tail_list->buffer)[1]), TLan_ioctl.priv->phyNum, &(TLan_StartTx.tail_list->buffer), &(&(TLan_StartTx.tail_list->buffer)[9]), tlan_remove_one.priv, TLan_PrintList.list->forward, ((int)TLan_HandleStatusCheck.tlphy_ctl), TLan_HandleStatusCheck.tlphy_ctl, &(TLan_StartTx.priv->txHead), &(TLan_HandleRxEOF.head_list->frameSize), TLan_Init.dev->base_addr, TLan_EeReadByte.dev->priv, TLan_SetTimer.priv->timerType, TLan_PhyReset.priv, &(TLan_StartTx.priv->phyOnline), &(TLan_HandleTxEOC.dev->priv), TLan_DioWrite32.temp_1, ((unsigned long)TLan_HandleTxEOF.dev), TLan_HandleTxEOF.dev, TLan_ResetLists.skb->dev, TLan_ResetAdapter.priv->tlanFullDuplex, "s", TLan_DioWrite32.temp_2, TLan_GetStats.priv->rxList, "Half", TLan_PhyPowerDown.priv->phyNum, TLan_HandleStatusCheck.dev->priv, TLan_FreeLists.list, &(TLan_PhyFinishAutoNeg.priv->adapter), TLan_Timer.priv->timerSetAt, ((unsigned long)TLan_Timer.priv->timerSetAt), &(TLan_probe1.dev->priv), (TLan_Timer.priv->timerSetAt + 10), ((unsigned long)(TLan_Timer.priv->timerSetAt + 10)), TLan_HandleRxEOF.priv->timerSetAt, &(TLan_PhyPrint.priv->phy)[TLan_PhyPrint.priv->phyNum], ((unsigned short)&(TLan_PhyPrint.priv->phy)[TLan_PhyPrint.priv->phyNum]), &(TLan_HandleTxEOF.priv->adapter), TLan_Close.priv->timer.function, &(TLan_PhyFinishAutoNeg.priv->phyNum), TLan_ResetLists.list->frameSize, "Half", TLan_ResetLists.priv, &(TLan_PhyPowerDown.priv->phyNum), TLan_HandleTxEOC.priv->tlanRev, TLan_PrintList.list->frameSize, &(TLan_ioctl.priv->phy)[TLan_ioctl.priv->phyNum], TLan_StartTx.priv->txList[(TLan_StartTx.priv->txTail - 1)].forward, &(TLan_Open.dev->irq), TLan_SetMulticastList.dev, &(TLan_ResetLists.priv->txBuffer), TLan_HandleTxEOF.priv->adapter->flags, &(TLan_probe1.priv->is_eisa), ((unsigned short)((((int)TLan_DioRead8.base_addr) + 12) + (((int)TLan_DioRead8.internal_addr) & 3))), ((((int)TLan_DioRead8.base_addr) + 12) + (((int)TLan_DioRead8.internal_addr) & 3)), ((unsigned int)TLan_MiiWriteReg.phy), TLan_MiiWriteReg.phy, TLan_probe1.priv->adapter->deviceLabel, TLan_HandleRxEOF.tmp, eth_type_trans_Rsmp_ef9f8c35.dev, &(TLan_GetStats.priv->rxList[TLan_GetStats.i]), &(TLan_HandleRxEOF.priv->rxList), skb_put.len, &(&(TLan_FreeLists.list->buffer)[9].address), &(TLan_FreeLists.list->buffer)[9].address, ((ptr(struct(sk_buff)))&(TLan_FreeLists.list->buffer)[9].address), TLan_StartTx.dev, &(TLan_probe1.dev->mem_end), &(TLan_HandleRxEOF.priv->timer), &(TLan_Eisa_Cleanup.dev->base_addr), ((unsigned short)TLan_SetMulticastList.dev->base_addr), TLan_SetMulticastList.dev->base_addr, TLan_MiiSync.sio, TLan_PhyFinishAutoNeg.priv->adapter, request_irq_Rsmp_0c60f2e0.aa, TLan_MiiSendData.data, "", ((int)TLan_ioctl.data->phy_id), TLan_ioctl.data->phy_id, &(TLan_ResetLists.list->buffer.count), TLan_Init.dev->priv, "TX", ((unsigned short)TLan_HandleStatusCheck.phy), TLan_HandleStatusCheck.phy, &(&(TLan_ResetLists.list->buffer)[2].count), ((unsigned short)TLan_PhyReset.dev->base_addr), TLan_PhyReset.dev->base_addr, &(&(TLan_ResetLists.list->buffer)[1].count), ((unsigned int)TLan_ResetLists.tmp___2), TLan_ResetLists.tmp___2, pci_set_drvdata.pdev->driver_data, TLan_ResetLists.priv->txList, TLan_HandleRxEOF.dev->last_rx, &(TLan_PhyStartLink.dev->base_addr), TLan_HandleRxEOC.priv->rxHead, TLan_Init.priv, TLan_PhyPrint.priv, TLan_ioctl.priv, &(TLan_HandleRxEOF.priv->timerSetAt), TLan_PhyStartLink.dev->priv, &(TLan_Close.dev->priv), TLan_HandleRxEOF.skb, TLan_ReadAndClearStats.dev->priv, ((unsigned int)TLan_PrintList.list), TLan_PrintList.list, TLan_MiiReadReg.sio, &(TLan_StartTx.dev->priv), &(TLan_HandleTxEOF.priv->stats.tx_bytes), &(TLan_ioctl.priv->phy), TLan_StartTx.priv->txTail, (TLan_StartTx.priv->txTail + 1), (TLan_StartTx.priv->txTail - 1), TLan_HandleRxEOF.priv->adapter, &(TLan_Timer.dev->base_addr), &(TLan_PhyPowerDown.priv->adapter->flags), init_timer.timer, &(TLan_PhyStartLink.dev->name), &(TLan_HandleRxEOF.priv->rxBuffer[(TLan_HandleRxEOF.priv->rxHead * 1600)]), &(TLan_StartTx.tail_list->buffer.count), &(&(TLan_StartTx.tail_list->buffer)[1].count), TLan_PhyDetect.lo, TLan_SetTimer.priv, &(TLan_SetTimer.priv->timer), netif_start_queue.dev, &(TLan_probe1.priv->nextDevice), TLan_HandleTxEOF.dev->priv, TLan_MiiSendData.sio, &(TLan_HandleTxEOF.head_list->cStat), &(&(TLan_StartTx.tail_list->buffer)[1].address), &(TLan_StartTx.tail_list->buffer.address), tlan_remove_one.priv->dmaStorage, &(TLan_SetTimer.priv->timerSetAt), &(TLan_ResetLists.priv->rxHead), &(&(TLan_StartTx.tail_list->buffer)[9].address), TLan_PhyPrint.phy, TLan_HandleTxEOF.priv->timerType, queue_task.bh_pointer, &(TLan_FreeLists.list->buffer), TLan_HandleRxEOF.head_list->forward, TLan_FinishReset.tmp___2, &(TLan_PhyPrint.priv->phyNum), &(&(TLan_FreeLists.list->buffer)[9]), &(TLan_ResetLists.priv->txTail), ((unsigned short)TLan_MiiWriteReg.dev->base_addr), TLan_MiiWriteReg.dev->base_addr, TLan_GetStats.priv->rxEocCount, TLan_probe1.priv->nextDevice, ((unsigned short)(TLan_MiiWriteReg.dev->base_addr + 8)), (TLan_MiiWriteReg.dev->base_addr + 8), (TLan_MiiWriteReg.dev->base_addr + 12), &(TLan_StartTx.dev->trans_start), ((unsigned short)((TLan_MiiWriteReg.dev->base_addr + 12) + 1)), ((TLan_MiiWriteReg.dev->base_addr + 12) + 1), TLan_HandleTxEOF.priv->adapter, ((int)TLan_DioRead32.base_addr), TLan_DioRead32.base_addr, ((unsigned short)(((int)TLan_DioRead32.base_addr) + 12)), (((int)TLan_DioRead32.base_addr) + 12), &(TLan_HandleRxEOF.dev->base_addr), &(TLan_ResetAdapter.priv->aui), &(TLan_HandleRxEOF.tail_list->forward), ((unsigned short)(((int)TLan_DioRead32.base_addr) + 8)), (((int)TLan_DioRead32.base_addr) + 8), &(TLan_StartTx.skb->len), &(TLan_ResetLists.priv->txList[TLan_ResetLists.i]), TLan_ReadAndClearStats.priv->stats.rx_frame_errors, &(TLan_ResetLists.priv->txBuffer[(TLan_ResetLists.i * 1600)]), (TLan_HandleRxEOF.priv->rxEocCount + 1), &(TLan_HandleTxEOF.dev->base_addr), &(TLan_SetTimer.priv->timerType), TLan_HandleRxEOF.priv->rxEocCount, TLan_ResetLists.list->cStat, &(TLan_StartTx.priv->txBuffer), &(TLan_SetMulticastList.dev->mc_count), &(TLan_GetStats.priv->rxList), &(TLan_PhyPowerUp.dev->base_addr), "RX", tlan_probe.tmp___0, &(TLan_PrintList.list->buffer)[TLan_PrintList.i].count, &(TLan_PhyDetect.priv->adapter), TLan_EeSendStart.sio, TLan_PhyFinishAutoNeg.priv->tlanFullDuplex, TLan_PhyDetect.hi, TLan_HandleTxEOC.head_list, ((unsigned int)TLan_ResetLists.tmp___3), TLan_ResetLists.tmp___3, TLan_FinishReset.tlphy_id1, skb_put.skb, ((unsigned short)TLan_ioctl.phy), TLan_ioctl.phy, (TLan_ReadAndClearStats.priv->stats.tx_errors + ((unsigned long)(TLan_ReadAndClearStats.tx_under + TLan_ReadAndClearStats.loss))), &(TLan_ReadAndClearStats.priv->stats.tx_errors), TLan_ResetLists.priv->txTail, TLan_Close.priv, &(TLan_ResetLists.list->frameSize), TLan_ResetLists.priv->rxList, &(&(TLan_ResetLists.list->buffer)[9]), &(&(TLan_ResetLists.list->buffer)[8]), &(TLan_PhyStartLink.priv->phyNum), TLan_Init.priv->dmaStorage, ((unsigned int)TLan_Init.priv->dmaStorage), &(&(TLan_HandleTxEOF.head_list->buffer)[9]), &(TLan_HandleTxEOF.head_list->buffer), TLan_PhyDetect.dev, (((unsigned int)TLan_Init.priv->dmaStorage) + 7), &(TLan_ResetLists.list->forward), TLan_HandleRxEOC.priv->tlanRev, &(TLan_Timer.priv->timerType), ((int)TLan_probe1.dev->mem_end), TLan_probe1.dev->mem_end, &(&(TLan_ResetLists.list->buffer)[1]), &(&(TLan_ResetLists.list->buffer)[2]), &(TLan_ResetLists.list->buffer), TLan_PhyStartLink.priv->phyNum, ((unsigned int)TLan_ResetLists.t), TLan_ResetLists.t, &(TLan_Init.dev->watchdog_timeo), TLan_StartTx.tmp___2, ((unsigned int)TLan_StartTx.tmp___2), &(TLan_tx_timeout.dev->name), &(TLan_ResetAdapter.priv->tlanFullDuplex), TLan_HandleTxEOF.priv->txTail, &(&(TLan_PrintList.list->buffer)[TLan_PrintList.i]), &(TLan_MiiWriteReg.dev->priv), TLan_HandleRxEOF.skb->protocol, &(TLan_PhyDetect.priv->adapter->flags), TLan_ResetAdapter.priv->adapter->flags, &(TLan_ReadAndClearStats.priv->stats.rx_frame_errors), TLan_FreeLists.skb, (TLan_ReadAndClearStats.priv->stats.tx_aborted_errors + ((unsigned long)TLan_ReadAndClearStats.tx_under)), ((unsigned short)TLan_FinishReset.dev->base_addr), TLan_FinishReset.dev->base_addr, skb_put.res__, TLan_HandleRxEOF.priv->rxList, TLan_PhyFinishAutoNeg.priv->duplex, &(TLan_SetMulticastList.dmi->next), TLan_PhyPowerUp.dev->priv, TLan_PhyReset.priv->phyNum, TLan_probe1.dev, &(TLan_FinishReset.priv->adapter), TLan_SetMulticastList.dev->flags, &(TLan_Init.priv->dmaStorage), TLan_FinishReset.priv->tlanFullDuplex, TLan_EeReadByte.priv, &(TLan_StartTx.priv->lock), &(TLan_PhyStartLink.priv->speed), &(TLan_Close.priv->neg_be_verbose), ((unsigned int)GLOBAL.debug), GLOBAL.debug, TLan_PhyStartLink.priv, ((TLan_MiiReadReg.dev->base_addr + 12) + 1), ((unsigned short)((TLan_MiiReadReg.dev->base_addr + 12) + 1)), (TLan_MiiReadReg.dev->base_addr + 12), &(TLan_HandleTxEOF.priv->txList[TLan_HandleTxEOF.priv->txHead]), &(TLan_HandleRxEOF.priv->rxList[TLan_HandleRxEOF.priv->rxTail]), (TLan_MiiReadReg.dev->base_addr + 8), ((unsigned short)(TLan_MiiReadReg.dev->base_addr + 8)), ((int)TLan_HandleTxEOF.head_list->cStat), TLan_HandleTxEOF.head_list->cStat, TLan_MiiReadReg.dev->base_addr, ((unsigned short)TLan_MiiReadReg.dev->base_addr), TLan_StartTx.tail_list->cStat, (((unsigned long)virt_to_phys.address) - 3221225472), TLan_DioRead8.temp_1, ((unsigned int)TLan_HandleRxEOF.t), TLan_HandleRxEOF.t, &(TLan_HandleStatusCheck.dev->base_addr), TLan_Init.tmp, TLan_ResetLists.dev->priv, &(TLan_SetMac.mac[TLan_SetMac.i]), TLan_PhyReset.dev->priv, TLan_ResetLists.dev, ((unsigned short)((((int)TLan_DioWrite16.base_addr) + 12) + (((int)TLan_DioWrite16.internal_addr) & 2))), ((((int)TLan_DioWrite16.base_addr) + 12) + (((int)TLan_DioWrite16.internal_addr) & 2)), ret$kmalloc_Rsmp_93d4cfe6, TLan_ReadAndClearStats.priv->stats.rx_crc_errors, TLan_PhyPrint.dev->priv, &(TLan_HandleTxEOF.dev->priv), tlan_remove_one.dev->priv, &(&(GLOBAL.board_info)[TLan_probe1.ent->driver_data]), TLan_HandleRxEOF.new_skb->dev, (GLOBAL.jiffies_Rsmp_0da02d67 - ((unsigned long)TLan_Timer.priv->timerSetAt)), ((unsigned int)(GLOBAL.jiffies_Rsmp_0da02d67 - ((unsigned long)TLan_Timer.priv->timerSetAt))), &(TLan_Init.priv->rxBuffer[51200]), ((unsigned short)(((int)TLan_DioRead8.base_addr) + 8)), (((int)TLan_DioRead8.base_addr) + 8), &(TLan_StartTx.tail_list->cStat), TLan_StartTx.skb->len, ((unsigned short)TLan_StartTx.skb->len), ((int)((unsigned short)TLan_StartTx.skb->len)), TLan_probe1.priv->adapterRev, &(TLan_PhyPrint.priv->phy), TLan_StartTx.priv->txList[63].forward, (((int)TLan_DioRead8.base_addr) + 12), &(TLan_HandleTxEOF.priv->adapter->flags), &(TLan_PhyStartLink.priv->phy), ((int)TLan_DioRead8.base_addr), TLan_DioRead8.base_addr, &(TLan_Timer.priv->lock), &(TLan_HandleTxEOF.priv->txInProgress), free_irq_Rsmp_f20dabd8.aa, free_irq_Rsmp_f20dabd8.bb, TLan_ResetAdapter.priv->duplex, &(TLan_ResetAdapter.priv->adapter), &(&(TLan_ioctl.priv->phy)[TLan_ioctl.priv->phyNum]), TLan_SetTimer.dev, ((unsigned long)TLan_SetTimer.dev), &(TLan_PhyDetect.priv->phyNum), &(TLan_probe1.priv->duplex), TLan_Timer.dev->base_addr, ((unsigned short)TLan_Timer.dev->base_addr), &(skb_reserve.skb->data), &(TLan_HandleTxEOC.priv->txList[TLan_HandleTxEOC.priv->txHead]), &(tlan_remove_one.dev->base_addr), (64 - TLan_StartTx.skb->len), ((int)(64 - TLan_StartTx.skb->len)), (TLan_ResetAdapter.dev->base_addr + 12), ((TLan_ResetAdapter.dev->base_addr + 12) + 1), ((unsigned int)((TLan_ResetAdapter.dev->base_addr + 12) + 1)), (TLan_ResetAdapter.dev->base_addr + 8), ((unsigned short)(TLan_ResetAdapter.dev->base_addr + 8)), __constant_c_memset.s, &(TLan_Eisa_Cleanup.priv->nextDevice), TLan_ioctl.dev->priv, &(TLan_HandleTxEOF.priv->timer.data), TLan_PhyPowerUp.dev, (TLan_ReadAndClearStats.priv->stats.collisions + ((unsigned long)(((TLan_ReadAndClearStats.multi_col + TLan_ReadAndClearStats.single_col) + TLan_ReadAndClearStats.excess_col) + TLan_ReadAndClearStats.late_col))), TLan_ResetAdapter.dev->base_addr, ((unsigned short)TLan_ResetAdapter.dev->base_addr), TLan_StartTx.priv->txInProgress, &(TLan_PhyStartLink.dev->priv), &(TLan_HandleTxEOF.priv->txTail), TLan_Close.dev->priv, &(TLan_FreeLists.priv->txList[TLan_FreeLists.i]), &(TLan_ResetLists.list[1]), &(TLan_ReadAndClearStats.priv->stats.rx_over_errors), TLan_ResetLists.list, &(TLan_HandleRxEOF.priv->rxBuffer), &(&(TLan_ResetLists.list->buffer)[8].address), TLan_PhyFinishAutoNeg.an_adv, ((int)TLan_PhyFinishAutoNeg.an_adv), &(&(TLan_ResetLists.list->buffer)[9].address), ((unsigned int)TLan_MiiWriteReg.val), TLan_MiiWriteReg.val, &(TLan_ResetLists.list->buffer.address), &(TLan_ResetLists.priv->rxList[TLan_ResetLists.i]), &(&(TLan_ResetLists.list->buffer)[2].address), &(&(TLan_ResetLists.list->buffer)[1].address), &(TLan_HandleRxEOF.priv->rxEocCount), (((int)TLan_EeSendStart.io_base) + 12), (((int)TLan_EeSendStart.io_base) + 8), ((unsigned short)(((int)TLan_EeSendStart.io_base) + 8)), TLan_EeSendStart.io_base, ((int)TLan_EeSendStart.io_base), &(&(TLan_PhyDetect.priv->phy)[1]), &(TLan_PhyDetect.priv->phy), ((unsigned short)(((int)TLan_DioWrite8.base_addr) + 8)), (((int)TLan_DioWrite8.base_addr) + 8), ((int)TLan_DioWrite16.base_addr), TLan_DioWrite16.base_addr, &(TLan_EeReadByte.priv->lock), (((int)TLan_DioWrite8.base_addr) + 12), ((ptr(char))&(TLan_FinishReset.dev->dev_addr)), &(TLan_FinishReset.dev->dev_addr), TLan_HandleTxEOF.priv->txList, TLan_MiiReadReg.dev->priv, ((unsigned short)(((int)TLan_DioWrite16.base_addr) + 8)), (((int)TLan_DioWrite16.base_addr) + 8), &(&(TLan_PrintList.list->buffer)[TLan_PrintList.i].count), (((int)TLan_DioWrite16.base_addr) + 12), TLan_MiiReadReg.dev, TLan_ResetAdapter.priv->phyOnline, ((int)TLan_DioWrite8.base_addr), TLan_DioWrite8.base_addr, &(TLan_Init.priv->txBuffer), &(TLan_ResetAdapter.priv->adapter->flags), TLan_ReadAndClearStats.priv->stats.tx_errors, ((((int)TLan_EeSendStart.io_base) + 12) + 1), ((unsigned short)((((int)TLan_EeSendStart.io_base) + 12) + 1)), &(TLan_probe1.priv->adapter->deviceLabel), TLan_PhyFinishAutoNeg.dev, &(&(GLOBAL.board_info)[14]), TLan_ResetLists.priv->rxBuffer, ((int)TLan_probe1.dev->base_addr), TLan_probe1.dev->base_addr, TLan_PhyPrint.data1, TLan_StartTx.tail_list, TLan_PrintDio.io_base, TLan_HandleTxEOF.priv->stats.tx_bytes, TLan_HandleRxEOF.head_list->buffer.address, TLan_probe1.priv->debug, &(TLan_PhyFinishAutoNeg.dev->priv), &(TLan_StartTx.priv->txList[(TLan_StartTx.priv->txTail - 1)].forward), __constant_c_and_count_memset.s, &(TLan_HandleTxEOC.priv->txHead), &(TLan_GetStats.dev->priv->stats), (TLan_ReadAndClearStats.priv->stats.rx_errors + ((unsigned long)((TLan_ReadAndClearStats.rx_over + TLan_ReadAndClearStats.crc) + TLan_ReadAndClearStats.code))), TLan_HandleTxEOC.head_list->cStat, &(TLan_MiiWriteReg.dev->base_addr), &(TLan_PhyStartLink.priv->aui), &(TLan_FinishReset.priv->phyNum), TLan_ioctl.dev, GLOBAL.TLan_Eisa_Devices, TLan_StartTx.tmp___0, ((unsigned int)TLan_StartTx.tmp___0), &(TLan_HandleRxEOF.priv->adapter), &(&(TLan_HandleStatusCheck.priv->phy)[TLan_HandleStatusCheck.priv->phyNum]), ((unsigned short)TLan_HandleRxEOF.dev->base_addr), TLan_HandleRxEOF.dev->base_addr, TLan_Close.dev, &(TLan_HandleTxEOC.priv->txList), &(TLan_PhyPrint.priv->adapter->flags), TLan_PhyStartLink.dev->base_addr, ((unsigned short)TLan_PhyStartLink.dev->base_addr), __release_region_Rsmp_d49501d4.p1, TLan_Close.priv->neg_be_verbose, &(TLan_Init.priv->is_eisa), &(&(TLan_HandleTxEOF.head_list->buffer)[9].address), &(TLan_PhyFinishAutoNeg.priv->phy)[TLan_PhyFinishAutoNeg.priv->phyNum], ((unsigned short)&(TLan_PhyFinishAutoNeg.priv->phy)[TLan_PhyFinishAutoNeg.priv->phyNum]), TLan_Timer.priv, &(TLan_PhyFinishAutoNeg.dev->base_addr), TLan_ResetAdapter.priv->adapter, &(TLan_ResetLists.list->buffer)[2].count, &(TLan_ResetLists.list->buffer)[1].count, &(TLan_SetMulticastList.dev->mc_list), TLan_HandleRxEOF.head_list->frameSize, ((unsigned int)TLan_HandleRxEOF.head_list->frameSize), TLan_ResetLists.list->buffer.count, TLan_probe1.dev->mem_start, dev_alloc_skb.length, TLan_PhyStartLink.priv->aui, &(TLan_HandleRxEOF.dev->last_rx), TLan_PhyPowerUp.priv->phyNum, TLan_StartTx.pad, ((unsigned int)TLan_StartTx.pad), main.dev, &(TLan_Timer.priv->timer.expires), &(&(TLan_PhyFinishAutoNeg.priv->phy)[TLan_PhyFinishAutoNeg.priv->phyNum]), ret$dev_alloc_skb, &(TLan_HandleRxEOF.head_list->buffer), TLan_DioWrite8.data, &(&(TLan_HandleRxEOF.head_list->buffer)[9]), &(&(TLan_HandleRxEOF.head_list->buffer)[8]), TLan_StartTx.tail_list->frameSize, TLan_ReadAndClearStats.priv->stats.collisions, (((int)TLan_PhyFinishAutoNeg.priv->neg_be_verbose) + 1), ((typedef(u8))(((int)TLan_PhyFinishAutoNeg.priv->neg_be_verbose) + 1)), TLan_StartTx.skb, ((unsigned int)TLan_StartTx.skb), TLan_PhyFinishAutoNeg.priv->neg_be_verbose, ((int)TLan_PhyFinishAutoNeg.priv->neg_be_verbose), TLan_HandleRxEOF.head_buffer, TLan_FreeLists.dev->priv, &(TLan_ResetAdapter.priv->duplex), &(TLan_ReadAndClearStats.priv->stats.tx_carrier_errors), &(TLan_PhyPrint.priv->adapter), &(TLan_StartTx.priv->txList[63].forward), &(TLan_HandleRxEOF.priv->rxHead), &(TLan_SetTimer.priv->timer.data), &(TLan_HandleStatusCheck.dev->name), TLan_Open.dev->irq, &(TLan_Timer.priv->timer.function), TLan_DioWrite8.temp_1, netif_rx_Rsmp_4eecbd7e.skb, TLan_StartTx.skb->data, (((int)((unsigned short)TLan_StartTx.skb->len)) + TLan_StartTx.pad), ((unsigned short)(((int)((unsigned short)TLan_StartTx.skb->len)) + TLan_StartTx.pad)), &(TLan_ResetLists.priv->rxBuffer[(TLan_ResetLists.i * 1600)]), TLan_tx_timeout.dev->trans_start, TLan_probe1.priv->tlan_tqueue.data, TLan_SetMac.dev, &(TLan_FinishReset.priv->phyOnline), TLan_SetTimer.priv->timer.function, &(skb_reserve.skb->data[skb_reserve.len]), eth_type_trans_Rsmp_ef9f8c35.skb, TLan_GetStats.dev->priv, TLan_PhyPowerDown.priv, TLan_probe1.pdev->irq, TLan_probe1.priv->adapter, TLan_HandleTxEOF.priv->timerSetAt, &(TLan_HandleTxEOC.priv->txTail), TLan_HandleTxEOC.priv->txList, &(TLan_StartTx.priv->txBusyCount), &(TLan_PhyStartLink.priv->tlanFullDuplex), TLan_FinishReset.dev, &(TLan_HandleStatusCheck.priv->phyNum), TLan_SetTimer.priv->timerSetAt, &(TLan_Timer.priv->timer), TLan_PhyPowerDown.dev, &(TLan_ReadAndClearStats.dev->base_addr), &(TLan_PhyStartLink.priv->phy)[TLan_PhyStartLink.priv->phyNum], ((unsigned short)&(TLan_PhyStartLink.priv->phy)[TLan_PhyStartLink.priv->phyNum]), &(TLan_StartTx.priv->txBuffer[(TLan_StartTx.priv->txTail * 1600)]), unregister_netdev_Rsmp_99639e9a.dev, TLan_FreeLists.priv->rxList, &(TLan_GetStats.priv->txList[TLan_GetStats.i]), &(TLan_HandleRxEOF.head_list->buffer)[9].address, ((ptr(struct(sk_buff)))&(TLan_HandleRxEOF.head_list->buffer)[9].address), TLan_Open.dev, &(TLan_HandleRxEOF.head_list->buffer)[8].address, "Full", &(TLan_ResetAdapter.priv->phyNum), &(TLan_StartTx.priv->txInProgress), kfree_Rsmp_037a0cba.p, TLan_HandleRxEOF.priv->timer.data, TLan_EeReadByte.dev->base_addr, ((unsigned short)TLan_EeReadByte.dev->base_addr), &(TLan_PhyPowerUp.priv->phy), TLan_FreeLists.priv->txList, TLan_ReadAndClearStats.priv->stats.rx_over_errors, TLan_HandleTxEOF.priv->timer.function, TLan_ResetLists.priv->txBuffer, TLan_SetMulticastList.dmi->next, TLan_DioRead32.temp_1, ((unsigned short)TLan_HandleStatusCheck.dev->base_addr), TLan_HandleStatusCheck.dev->base_addr, ((unsigned short)(TLan_HandleStatusCheck.dev->base_addr + 4)), (TLan_HandleStatusCheck.dev->base_addr + 4), &(TLan_HandleTxEOC.head_list->cStat), TLan_FinishReset.priv->phyOnline, &(TLan_FreeLists.priv->rxList), (((int)TLan_DioWrite32.base_addr) + 12), &(TLan_ReadAndClearStats.dev->priv), ((unsigned short)(((int)TLan_DioWrite32.base_addr) + 8)), (((int)TLan_DioWrite32.base_addr) + 8), TLan_HandleTxEOF.priv->timer.data, ((int)TLan_DioWrite32.base_addr), TLan_DioWrite32.base_addr, &(TLan_PhyPowerDown.dev->priv), TLan_ReadAndClearStats.priv->stats.rx_packets, tlan_remove_one.tmp, &(TLan_ReadAndClearStats.priv->stats.rx_crc_errors), TLan_PhyFinishAutoNeg.dev->priv, &(TLan_HandleRxEOF.head_list->forward), TLan_StartTx.priv->txBusyCount, (TLan_StartTx.priv->txBusyCount + 1), GLOBAL.TLanPadBuffer, TLan_PhyPrint.priv->adapter, &(TLan_probe1.dev->name), &(&(TLan_PhyPowerDown.priv->phy)[TLan_PhyPowerDown.priv->phyNum]), &(TLan_PhyReset.priv->phy), ((unsigned short)TLan_Open.dev->base_addr), TLan_Open.dev->base_addr, TLan_EeReceiveByte.sio, ((unsigned short)TLan_FinishReset.phy), TLan_FinishReset.phy, &(TLan_ResetLists.priv->rxBuffer), &(TLan_ResetAdapter.priv->tlanRev), TLan_HashFunc.a, &(TLan_PhyDetect.priv->phy)[1], TLan_FinishReset.dev->priv, TLan_PhyDetect.priv->phy, netif_wake_queue.dev, &(TLan_PhyPowerDown.priv->adapter), TLan_DioWrite16.temp_2, TLan_GetStats.priv->txList, &(TLan_HandleTxEOF.head_list->frameSize), &(TLan_ioctl.priv->phyNum), &(TLan_PhyPowerUp.priv->phy)[TLan_PhyPowerUp.priv->phyNum], ((unsigned short)&(TLan_PhyPowerUp.priv->phy)[TLan_PhyPowerUp.priv->phyNum]), TLan_GetStats.priv->txBusyCount, TLan_ResetLists.priv->rxHead, ((ptr(struct(sk_buff)))&(TLan_HandleTxEOF.head_list->buffer)[9].address), &(TLan_HandleTxEOF.head_list->buffer)[9].address, &(GLOBAL.media)[(TLan_FinishReset.i - 5)], ((unsigned int)TLan_HandleRxEOF.new_skb), TLan_HandleRxEOF.new_skb, &(TLan_FreeLists.priv->rxList[TLan_FreeLists.i]), (TLan_ReadAndClearStats.priv->stats.rx_crc_errors + ((unsigned long)TLan_ReadAndClearStats.crc)), TLan_FinishReset.priv->phyNum, TLan_MiiWriteReg.dev->priv, &(TLan_FinishReset.priv->phy), TLan_ResetLists.list->forward, TLan_HandleStatusCheck.priv->phyNum, TLan_Eisa_Cleanup.dev->priv, &(TLan_FinishReset.priv->aui), "Full", TLan_Eisa_Cleanup.priv->dmaStorage, &(TLan_StartTx.tail_list->frameSize), &(TLan_PhyFinishAutoNeg.priv->tlanFullDuplex), &(TLan_probe1.priv->adapter), (TLan_HandleRxEOF.priv->rxTail + 1), TLan_HandleRxEOF.priv->rxTail, main.skb, &(TLan_HandleRxEOF.new_skb->dev), &(TLan_PrintList.list->cStat), (TLan_ReadAndClearStats.priv->stats.tx_packets + ((unsigned long)TLan_ReadAndClearStats.tx_good)), &(TLan_PhyPowerUp.dev->name), &(TLan_GetStats.dev->priv), TLan_ReadAndClearStats.priv->stats.tx_packets, TLan_ResetAdapter.priv->tlanRev, TLan_PhyStartLink.priv->duplex, TLan_HandleRxEOC.priv->rxTail, &(TLan_HandleTxEOC.priv->tlanRev), TLan_HandleStatusCheck.tlphy_sts, &(TLan_probe1.priv->debug), &(TLan_ResetLists.dev->priv), TLan_Eisa_Cleanup.dev->base_addr, &(TLan_FreeLists.priv->txList), ((int)TLan_MiiSync.base_port), TLan_MiiSync.base_port, TLan_HandleRxEOF.priv, spin_unlock_irqrestore.a, &(TLan_GetStats.priv->rxEocCount), ((unsigned short)(((int)TLan_MiiSync.base_port) + 8)), (((int)TLan_MiiSync.base_port) + 8), TLan_DioRead8.temp_2, ((unsigned short)((((int)TLan_MiiSync.base_port) + 12) + 1)), ((((int)TLan_MiiSync.base_port) + 12) + 1), TLan_ResetLists.tmp___1, (((int)TLan_MiiSync.base_port) + 12), &(TLan_SetTimer.priv->timer.function), TLan_Init.priv->is_eisa, TLan_StartTx.tmp, ((unsigned int)TLan_StartTx.tmp), TLan_Timer.priv->timer.expires, &(TLan_HandleRxEOF.priv->timerType), &(TLan_ResetLists.priv->txList), TLan_FinishReset.partner, ((unsigned short)((((int)TLan_DioWrite32.base_addr) + 12) + (((int)TLan_DioWrite32.internal_addr) & 2))), ((((int)TLan_DioWrite32.base_addr) + 12) + (((int)TLan_DioWrite32.internal_addr) & 2)), TLan_HandleStatusCheck.dev, skb_reserve.skb->tail, TLan_PhyPrint.dev, ((unsigned short)(((int)TLan_EeSendByte.io_base) + 8)), (((int)TLan_EeSendByte.io_base) + 8), (((int)TLan_EeSendByte.io_base) + 12), ((unsigned short)((((int)TLan_EeSendByte.io_base) + 12) + 1)), ((((int)TLan_EeSendByte.io_base) + 12) + 1), &(TLan_PhyFinishAutoNeg.priv->duplex), ((int)TLan_ioctl.data->reg_num), TLan_ioctl.data->reg_num, TLan_StartTx.tmp___1, ((unsigned int)TLan_StartTx.tmp___1), &(&(TLan_PhyStartLink.priv->phy)[TLan_PhyStartLink.priv->phyNum]), &(TLan_ReadAndClearStats.priv->stats.rx_errors), TLan_HandleRxEOF.tmpCStat, ((unsigned char)TLan_SetMac.mac[TLan_SetMac.i]), TLan_SetMac.mac[TLan_SetMac.i], ret$pci_get_drvdata, ((int)TLan_EeSendByte.io_base), TLan_EeSendByte.io_base, &(TLan_MiiWriteReg.priv->lock), skb_trim.skb, TLan_HandleTxEOF.priv, TLan_FinishReset.priv->adapter, TLan_SetMulticastList.dmi, TLan_ReadAndClearStats.dev, "0", &(TLan_Close.priv->timer), TLan_FinishReset.tmp, ((int)TLan_FinishReset.tlphy_ctl), TLan_FinishReset.tlphy_ctl, &(TLan_Eisa_Cleanup.dev->priv), TLan_Timer.elapsed, &(TLan_StartTx.dev->name), &(TLan_SetMac.dev->base_addr), TLan_HandleRxEOF.priv->timer.function, &(TLan_FinishReset.priv->phy)[TLan_FinishReset.priv->phyNum], TLan_SetTimer.dev->priv, &(TLan_FinishReset.dev->name), TLan_DioRead32.temp_2, TLan_tx_timeout.dev, &(TLan_HandleTxEOF.priv->txHead), TLan_SetMulticastList.dev->mc_count, &(TLan_FinishReset.dev->base_addr), &(TLan_MiiReadReg.priv->lock), TLan_DioWrite8.temp_2, TLan_FreeLists.priv, TLan_PhyPrint.data0, &(TLan_HandleTxEOF.priv->timer.function), &(TLan_Init.dev->addr_len), TLan_HandleRxEOF.dev->priv, *TLan_MiiReadReg.val, &(TLan_ReadAndClearStats.priv->stats.collisions), TLan_probe1.priv->is_eisa, &(TLan_FreeLists.dev->priv), TLan_FinishReset.priv->adapter->flags, TLan_PhyFinishAutoNeg.priv->phyNum, &(TLan_probe1.priv->adapterRev), (TLan_ReadAndClearStats.priv->stats.rx_frame_errors + ((unsigned long)TLan_ReadAndClearStats.code)), TLan_ResetAdapter.dev->priv, TLan_StartTx.priv->phyOnline, TLan_Timer.priv->timer.function, &(&(TLan_PhyReset.priv->phy)[TLan_PhyReset.priv->phyNum]), &(TLan_ResetLists.priv->rxList), TLan_PhyDetect.priv->adapter, TLan_PhyFinishAutoNeg.priv, spin_lock_irqsave.a, &(TLan_SetTimer.dev->priv), &(TLan_probe1.priv->speed), ((unsigned long)TLan_HandleTxEOF.head_list->frameSize), TLan_HandleTxEOF.head_list->frameSize, &(TLan_tx_timeout.dev->trans_start), &(TLan_ReadAndClearStats.priv->stats.tx_aborted_errors), TLan_ResetAdapter.priv->phyNum, &(TLan_PhyFinishAutoNeg.priv->phy), TLan_PhyFinishAutoNeg.phy, &(TLan_PhyPowerDown.priv->phy), TLan_HandleRxEOC.priv->rxEocCount, &(&(TLan_PhyPowerDown.priv->phy)[1]), TLan_probe1.priv->aui, TLan_HandleRxEOF.head_list->cStat, TLan_PhyPrint.priv->adapter->flags, (TLan_HandleRxEOC.priv->rxEocCount + 1), tlan_remove_one.dev->base_addr, pci_get_drvdata.pdev->driver_data, TLan_StartTx.priv->txList, TLan_ResetAdapter.addr, (((int)TLan_MiiSendData.base_port) + 8), ((unsigned short)(((int)TLan_MiiSendData.base_port) + 8)), (((int)TLan_MiiSendData.base_port) + 12), &(TLan_ResetAdapter.dev->priv), ((((int)TLan_MiiSendData.base_port) + 12) + 1), ((unsigned short)((((int)TLan_MiiSendData.base_port) + 12) + 1)), TLan_HandleRxEOF.tmp___2, ((unsigned int)TLan_HandleRxEOF.tmp___2), TLan_PhyFinishAutoNeg.status, "", TLan_MiiWriteReg.dev, &(TLan_HandleTxEOF.priv->txList), (TLan_ReadAndClearStats.priv->stats.rx_packets + ((unsigned long)TLan_ReadAndClearStats.rx_good)), TLan_Eisa_Cleanup.dev, &(TLan_HandleRxEOF.priv->stats), TLan_MiiSendData.base_port, ((int)TLan_MiiSendData.base_port), pci_set_drvdata.data, TLan_Close.dev->irq, &(TLan_StartTx.priv->txList[63]), TLan_HandleRxEOF.priv->rxHead, (TLan_HandleRxEOF.priv->rxHead + 1), TLan_ReadAndClearStats.priv->stats.rx_errors, TLan_SetTimer.priv->timer.data, TLan_GetStats.dev, TLan_Timer.priv->timerType, TLan_probe1.priv->speed, TLan_FinishReset.tmp___0, ((unsigned long)TLan_probe1.pci_io_base), TLan_probe1.pci_io_base, &(TLan_StartTx.priv->txList), &(TLan_probe1.dev->irq), ((unsigned short)TLan_SetMac.dev->base_addr), TLan_SetMac.dev->base_addr, (TLan_HandleTxEOF.priv->txHead + 1), TLan_HandleTxEOF.priv->txHead, &(TLan_HandleTxEOF.priv->stats), TLan_GetStats.dev->base_addr, ((unsigned short)TLan_GetStats.dev->base_addr), TLan_HandleTxEOC.priv->txInProgress, TLan_PhyPowerDown.dev->priv, &(TLan_PhyReset.priv->phyNum), &(TLan_Open.dev->priv), TLan_MiiWriteReg.priv, &(TLan_HandleRxEOF.priv->adapter->flags), "", &(TLan_HandleRxEOF.priv->timer.expires), TLan_HandleRxEOF.tmp___0, TLan_StartTx.priv, TLan_PhyDetect.priv, &(TLan_HandleRxEOF.priv->rxTail), &(tlan_remove_one.priv->dmaStorage), ret$virt_to_phys, ((unsigned short)&(TLan_PhyPowerDown.priv->phy)[1]), &(TLan_PhyPowerDown.priv->phy)[1], TLan_HandleTxEOF.priv->timer.expires, TLan_HandleTxEOC.priv->txTail, &(TLan_FinishReset.dev->priv), TLan_PhyDetect.priv->phyNum, (TLan_ReadAndClearStats.priv->stats.rx_over_errors + ((unsigned long)TLan_ReadAndClearStats.rx_over)), TLan_HandleRxEOF.head_list, &(TLan_PhyPrint.dev->priv), &(skb_reserve.skb->tail[skb_reserve.len]), TLan_PhyPrint.data2, TLan_StartTx.tail_buffer, &(TLan_HandleTxEOC.priv->txInProgress), TLan_HandleRxEOF.priv->timerType, &(TLan_Eisa_Cleanup.priv->dmaStorage), TLan_HandleDummy.dev, TLan_PhyStartLink.priv->speed, TLan_HandleRxEOC.head_list, &(TLan_Close.dev->name), TLan_MiiWriteReg.sio, TLan_ResetAdapter.priv->aui, TLan_Init.priv->rxList, TLan_PhyReset.value, TLan_GetStats.priv, TLan_ResetLists.priv->rxTail, TLan_HandleRxEOF.skb->dev, TLan_PhyStartLink.priv->tlanFullDuplex, TLan_PhyDetect.priv->adapter->flags, TLan_probe1.priv->tlan_tqueue.sync, (TLan_HandleRxEOF.priv->stats.rx_bytes + ((unsigned int)TLan_HandleRxEOF.head_list->frameSize)), &(TLan_probe1.priv->tlan_tqueue), TLan_Init.dev->watchdog_timeo, &(TLan_Init.priv->rxList[32]), TLan_ResetAdapter.priv, &(TLan_Open.priv->timer), &(TLan_HandleRxEOF.skb->protocol), TLan_Open.priv->tlanRev, dev_kfree_skb_any.skb, &(TLan_HandleRxEOF.priv->stats.rx_bytes), &(TLan_Init.priv->txList), TLan_Timer.dev, TLan_ioctl.priv->phyOnline, &(TLan_SetMulticastList.dev->flags), TLan_PhyDetect.control, &(tlan_remove_one.dev->priv), TLan_PhyPowerDown.priv->adapter, TLan_StartTx.priv->txHead, TLan_HandleStatusCheck.priv, ((unsigned short)TLan_PhyPowerDown.dev->base_addr), TLan_PhyPowerDown.dev->base_addr, &(TLan_PhyFinishAutoNeg.priv->neg_be_verbose), skb_reserve.skb->data, TLan_PhyReset.phy, TLan_StartTx.dev->trans_start, TLan_Init.dev, TLan_StartTx.priv->txBuffer, TLan_Eisa_Cleanup.priv, &(TLan_HandleStatusCheck.dev->priv), TLan_probe1.priv, ((int)TLan_EeReceiveByte.io_base), TLan_EeReceiveByte.io_base, ((unsigned int)TLan_HandleRxEOF.tmp___1), TLan_HandleRxEOF.tmp___1, (((int)TLan_EeReceiveByte.io_base) + 12), ((unsigned short)(((int)TLan_EeReceiveByte.io_base) + 8)), (((int)TLan_EeReceiveByte.io_base) + 8), ((unsigned short)((((int)TLan_DioWrite8.base_addr) + 12) + (((int)TLan_DioWrite8.internal_addr) & 3))), ((((int)TLan_DioWrite8.base_addr) + 12) + (((int)TLan_DioWrite8.internal_addr) & 3)), &(TLan_ResetAdapter.dev->base_addr), &(TLan_HandleRxEOF.priv->timer.function), &(&(TLan_PhyPrint.priv->phy)[TLan_PhyPrint.priv->phyNum]), &(&(GLOBAL.board_info)[13]), ret$TLan_GetStats, TLan_MiiReadReg.priv, add_timer_Rsmp_a19eacf8.timer, TLan_PhyStartLink.dev, ((unsigned short)((((int)TLan_EeReceiveByte.io_base) + 12) + 1)), ((((int)TLan_EeReceiveByte.io_base) + 12) + 1), &(TLan_Init.dev->base_addr), TLan_SetMac.mac, &(TLan_PhyPowerUp.priv->phyNum), &(TLan_PhyDetect.dev->priv), TLan_HandleTxEOF.head_list, __request_region_Rsmp_1a1a4f09.start, &(TLan_ResetLists.priv->txHead), &(TLan_GetStats.priv->txBusyCount), skb_reserve.skb, TLan_FinishReset.priv->aui, TLan_PrintList.type, (TLan_HandleTxEOF.priv->stats.tx_bytes + ((unsigned long)TLan_HandleTxEOF.head_list->frameSize)), ((unsigned int)TLan_ResetLists.tmp), TLan_ResetLists.tmp, "0", ((unsigned short)&(TLan_PhyReset.priv->phy)[TLan_PhyReset.priv->phyNum]), &(TLan_PhyReset.priv->phy)[TLan_PhyReset.priv->phyNum], TLan_PhyPowerUp.dev->base_addr, ((unsigned short)TLan_PhyPowerUp.dev->base_addr), &(TLan_Timer), &(GLOBAL.tlan_banner), &(GLOBAL.board_info)]
 [TLan_HandleRxEOC.dev, &(TLan_HandleRxEOC.dev->priv)]
 [__request_region_Rsmp_1a1a4f09.res, ret$__request_region_Rsmp_1a1a4f09, TLan_Init.temp_4]
 [queue_task.bh_list, &(GLOBAL.tq_immediate_Rsmp_0da0dcd1)]
 [&(TLan_HandleInterrupt.dev->priv), &(TLan_HandleInterrupt.dev->base_addr), TLan_HandleInterrupt.dev_id, TLan_HandleInterrupt.dev]
 [pci_read_config_byte_Rsmp_e426c0e8.val, &(TLan_probe1.pci_rev)]
