// Seed: 3219656972
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout tri1 id_3;
  inout wire id_2;
  input wire id_1;
  logic [-1 : 1] id_8 = -1;
  final $unsigned(37);
  ;
  id_9 :
  assert property (@(posedge 1'b0) -1 == id_3)
  else $unsigned(59);
  ;
  assign id_3 = 'b0;
  id_10 :
  assert property (@(posedge id_6) -1'b0)
  else $signed(71);
  ;
endmodule
module module_0 (
    output supply1 id_0,
    input tri id_1,
    input tri0 id_2,
    input wire id_3,
    input uwire id_4,
    output wor id_5,
    input uwire id_6,
    input wor id_7,
    input uwire id_8,
    input tri id_9,
    input tri1 id_10,
    output wire id_11,
    output wire id_12,
    output tri id_13,
    input tri1 id_14,
    output tri0 id_15,
    input supply1 id_16,
    input wire id_17,
    output tri id_18,
    input supply0 id_19,
    output tri0 id_20,
    output supply0 id_21,
    input wor id_22,
    output tri1 id_23,
    input supply0 id_24,
    input tri1 id_25,
    output tri1 id_26,
    input wor id_27,
    input supply1 id_28,
    input wor id_29,
    output wire module_1,
    output uwire id_31,
    input supply0 id_32,
    input tri0 id_33,
    output tri0 id_34
);
  wire id_36;
  ;
  module_0 modCall_1 (
      id_36,
      id_36,
      id_36,
      id_36,
      id_36,
      id_36,
      id_36
  );
  logic id_37;
endmodule
