// Seed: 2579506170
module module_0 (
    input tri1  id_0,
    input uwire id_1
);
  supply1 id_3;
  wor id_4;
  assign id_4 = (id_1) | id_0;
  wor  id_5;
  wire id_6;
  assign id_3 = 1'b0 !=? id_4 ? id_5 : 1;
endmodule
module module_1 (
    input wire id_0,
    input supply1 id_1,
    output supply1 id_2,
    input tri id_3,
    input uwire id_4,
    output tri id_5,
    output tri1 id_6,
    input uwire module_1,
    input tri0 id_8,
    output uwire id_9,
    input uwire id_10,
    output tri1 id_11,
    output supply1 id_12,
    input wand id_13,
    input supply0 id_14,
    output tri id_15,
    input tri id_16,
    output supply1 id_17
);
  wire id_19;
  tri1 id_20 = 1;
  wire id_21;
  assign id_9 = 1'b0;
  wire id_22;
  wire id_23;
  module_0(
      id_14, id_10
  );
endmodule
