第9题：三输入或门

1.源码

```vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity norgate is
--  Port ( );
 port(
   a,b,c:in bit;
       d:out bit
   );
end norgate;

architecture Behavioral of norgate is

begin
   d < =a or b or c;

end Behavioral;

```

2.原理图：

![20220923163608](C:\Users\22837\Documents\Tencent Files\228371071\Image\SharePic\20220923163608.png)



3.仿真结果

![](https://cdn.jsdelivr.net/gh/oscarzqf/typoraPictures/20220923164202.png)



第10题：半加器

1.源码

```vhdl
library ieee;
use ieee_std_logic_1164.all;
entity half_adder is
    port(
    x,y:in bit;
        HS,CO:out bit
    );
end half_adder;
architecture half_adder_arch of half_adder is
    begin
        HS< =x xor y;
    	CO< =x and y;
    end half_adder_arch;
```

2.原理图

![![20220923170859](C:\Users\22837\Documents\Tencent Files\228371071\Image\SharePic\20220923170859.png](https://cdn.jsdelivr.net/gh/oscarzqf/typoraPictures/20220923170859.png)

3.仿真结果

![](https://cdn.jsdelivr.net/gh/oscarzqf/typoraPictures/20220923170715.png)