

Microchip MPLAB XC8 Assembler V2.31 build 20201012212115 
                                                                                               Sat Jan 09 17:08:24 2021

Microchip MPLAB XC8 C Compiler v2.31 (Free license) build 20201012212115 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13  0000                     
    14                           ; Version 2.20
    15                           ; Generated 12/02/2020 GMT
    16                           ; 
    17                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4550 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48  0000                     _TRISD	set	3989
    49  0000                     _TRISA	set	3986
    50  0000                     _TRISB	set	3987
    51  0000                     _LATA	set	3977
    52  0000                     _LATD	set	3980
    53  0000                     _LATB	set	3978
    54  0000                     _ADCON0	set	4034
    55                           
    56                           ; #config settings
    57                           
    58                           	psect	cinit
    59  007D58                     __pcinit:
    60                           	callstack 0
    61  007D58                     start_initialization:
    62                           	callstack 0
    63  007D58                     __initialization:
    64                           	callstack 0
    65  007D58                     end_of_initialization:
    66                           	callstack 0
    67  007D58                     __end_of__initialization:
    68                           	callstack 0
    69  007D58  0100               	movlb	0
    70  007D5A  EFBB  F03E         	goto	_main	;jump to C main() function
    71                           
    72                           	psect	cstackCOMRAM
    73  000001                     __pcstackCOMRAM:
    74                           	callstack 0
    75  000001                     
    76                           ; 2 bytes @ 0x0
    77  000001                     	ds	2
    78  000003                     
    79                           ; 3 bytes @ 0x2
    80  000003                     	ds	3
    81  000006                     ??_main:
    82                           
    83                           ; 1 bytes @ 0x5
    84  000006                     	ds	2
    85                           
    86 ;;
    87 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    88 ;;
    89 ;; *************** function _main *****************
    90 ;; Defined at:
    91 ;;		line 21 in file "Hola_Mundo.c"
    92 ;; Parameters:    Size  Location     Type
    93 ;;  argc            2    0[COMRAM] int 
    94 ;;  argv            3    2[COMRAM] PTR PTR unsigned char 
    95 ;; Auto vars:     Size  Location     Type
    96 ;;		None
    97 ;; Return value:  Size  Location     Type
    98 ;;                  2    0[COMRAM] int 
    99 ;; Registers used:
   100 ;;		wreg, status,2, cstack
   101 ;; Tracked objects:
   102 ;;		On entry : 0/0
   103 ;;		On exit  : 0/0
   104 ;;		Unchanged: 0/0
   105 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   106 ;;      Params:         5       0       0       0       0       0       0       0       0
   107 ;;      Locals:         0       0       0       0       0       0       0       0       0
   108 ;;      Temps:          2       0       0       0       0       0       0       0       0
   109 ;;      Totals:         7       0       0       0       0       0       0       0       0
   110 ;;Total ram usage:        7 bytes
   111 ;; Hardware stack levels required when called:    1
   112 ;; This function calls:
   113 ;;		_GPIO_Init
   114 ;; This function is called by:
   115 ;;		Startup code after reset
   116 ;; This function uses a non-reentrant model
   117 ;;
   118                           
   119                           	psect	text0
   120  007D76                     __ptext0:
   121                           	callstack 0
   122  007D76                     _main:
   123                           	callstack 30
   124  007D76                     
   125                           ;Hola_Mundo.c: 23:     GPIO_Init();
   126  007D76  ECAF  F03E         	call	_GPIO_Init	;wreg free
   127  007D7A                     l733:
   128                           
   129                           ;Hola_Mundo.c: 26:         LATB |= 0xFF;
   130  007D7A  688A               	setf	138,c	;volatile
   131  007D7C                     
   132                           ;Hola_Mundo.c: 27:         LATD |= 0xFF;
   133  007D7C  688C               	setf	140,c	;volatile
   134  007D7E                     
   135                           ;Hola_Mundo.c: 28:         LATA |= 0xFF;
   136  007D7E  6889               	setf	137,c	;volatile
   137  007D80                     
   138                           ;Hola_Mundo.c: 29:         _delay((unsigned long)((300)*(20000000UL/4000.0)));
   139  007D80  0E08               	movlw	8
   140  007D82  6E07               	movwf	(??_main+1)^0,c
   141  007D84  0E9D               	movlw	157
   142  007D86  6E06               	movwf	??_main^0,c
   143  007D88  0E06               	movlw	6
   144  007D8A                     u17:
   145  007D8A  2EE8               	decfsz	wreg,f,c
   146  007D8C  D7FE               	bra	u17
   147  007D8E  2E06               	decfsz	??_main^0,f,c
   148  007D90  D7FC               	bra	u17
   149  007D92  2E07               	decfsz	(??_main+1)^0,f,c
   150  007D94  D7FA               	bra	u17
   151  007D96                     
   152                           ;Hola_Mundo.c: 30:         LATB &= 0x00;
   153  007D96  0E00               	movlw	0
   154  007D98  6E8A               	movwf	138,c	;volatile
   155  007D9A                     
   156                           ;Hola_Mundo.c: 31:         LATD &= 0x00;
   157  007D9A  0E00               	movlw	0
   158  007D9C  6E8C               	movwf	140,c	;volatile
   159  007D9E                     
   160                           ;Hola_Mundo.c: 32:         LATA &= 0x00;
   161  007D9E  0E00               	movlw	0
   162  007DA0  6E89               	movwf	137,c	;volatile
   163  007DA2                     
   164                           ;Hola_Mundo.c: 33:         _delay((unsigned long)((300)*(20000000UL/4000.0)));
   165  007DA2  0E08               	movlw	8
   166  007DA4  6E07               	movwf	(??_main+1)^0,c
   167  007DA6  0E9D               	movlw	157
   168  007DA8  6E06               	movwf	??_main^0,c
   169  007DAA  0E06               	movlw	6
   170  007DAC                     u27:
   171  007DAC  2EE8               	decfsz	wreg,f,c
   172  007DAE  D7FE               	bra	u27
   173  007DB0  2E06               	decfsz	??_main^0,f,c
   174  007DB2  D7FC               	bra	u27
   175  007DB4  2E07               	decfsz	(??_main+1)^0,f,c
   176  007DB6  D7FA               	bra	u27
   177  007DB8  EFBD  F03E         	goto	l733
   178  007DBC  EF00  F000         	goto	start
   179  007DC0                     __end_of_main:
   180                           	callstack 0
   181                           
   182 ;; *************** function _GPIO_Init *****************
   183 ;; Defined at:
   184 ;;		line 39 in file "Hola_Mundo.c"
   185 ;; Parameters:    Size  Location     Type
   186 ;;		None
   187 ;; Auto vars:     Size  Location     Type
   188 ;;		None
   189 ;; Return value:  Size  Location     Type
   190 ;;                  1    wreg      void 
   191 ;; Registers used:
   192 ;;		wreg, status,2
   193 ;; Tracked objects:
   194 ;;		On entry : 0/0
   195 ;;		On exit  : 0/0
   196 ;;		Unchanged: 0/0
   197 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   198 ;;      Params:         0       0       0       0       0       0       0       0       0
   199 ;;      Locals:         0       0       0       0       0       0       0       0       0
   200 ;;      Temps:          0       0       0       0       0       0       0       0       0
   201 ;;      Totals:         0       0       0       0       0       0       0       0       0
   202 ;;Total ram usage:        0 bytes
   203 ;; Hardware stack levels used:    1
   204 ;; This function calls:
   205 ;;		Nothing
   206 ;; This function is called by:
   207 ;;		_main
   208 ;; This function uses a non-reentrant model
   209 ;;
   210                           
   211                           	psect	text1
   212  007D5E                     __ptext1:
   213                           	callstack 0
   214  007D5E                     _GPIO_Init:
   215                           	callstack 30
   216  007D5E                     
   217                           ;Hola_Mundo.c: 41:     ADCON0 &= 0x00;
   218  007D5E  0E00               	movlw	0
   219  007D60  6EC2               	movwf	194,c	;volatile
   220                           
   221                           ;Hola_Mundo.c: 43:     TRISB &= 0x00;
   222  007D62  0E00               	movlw	0
   223  007D64  6E93               	movwf	147,c	;volatile
   224                           
   225                           ;Hola_Mundo.c: 44:     TRISA &= 0x00;
   226  007D66  0E00               	movlw	0
   227  007D68  6E92               	movwf	146,c	;volatile
   228                           
   229                           ;Hola_Mundo.c: 45:     TRISD &= 0x00;
   230  007D6A  0E00               	movlw	0
   231  007D6C  6E95               	movwf	149,c	;volatile
   232  007D6E                     
   233                           ;Hola_Mundo.c: 47:     LATA |= 0x00;
   234  007D6E  5089               	movf	137,w,c	;volatile
   235  007D70                     
   236                           ;Hola_Mundo.c: 48:     LATB |= 0x00;
   237  007D70  508A               	movf	138,w,c	;volatile
   238  007D72                     
   239                           ;Hola_Mundo.c: 49:     LATD |= 0x00;
   240  007D72  508C               	movf	140,w,c	;volatile
   241  007D74  0012               	return		;funcret
   242  007D76                     __end_of_GPIO_Init:
   243                           	callstack 0
   244  0000                     
   245                           	psect	rparam
   246  0000                     
   247                           	psect	idloc
   248                           
   249                           ;Config register IDLOC0 @ 0x200000
   250                           ;	unspecified, using default values
   251  200000                     	org	2097152
   252  200000  FF                 	db	255
   253                           
   254                           ;Config register IDLOC1 @ 0x200001
   255                           ;	unspecified, using default values
   256  200001                     	org	2097153
   257  200001  FF                 	db	255
   258                           
   259                           ;Config register IDLOC2 @ 0x200002
   260                           ;	unspecified, using default values
   261  200002                     	org	2097154
   262  200002  FF                 	db	255
   263                           
   264                           ;Config register IDLOC3 @ 0x200003
   265                           ;	unspecified, using default values
   266  200003                     	org	2097155
   267  200003  FF                 	db	255
   268                           
   269                           ;Config register IDLOC4 @ 0x200004
   270                           ;	unspecified, using default values
   271  200004                     	org	2097156
   272  200004  FF                 	db	255
   273                           
   274                           ;Config register IDLOC5 @ 0x200005
   275                           ;	unspecified, using default values
   276  200005                     	org	2097157
   277  200005  FF                 	db	255
   278                           
   279                           ;Config register IDLOC6 @ 0x200006
   280                           ;	unspecified, using default values
   281  200006                     	org	2097158
   282  200006  FF                 	db	255
   283                           
   284                           ;Config register IDLOC7 @ 0x200007
   285                           ;	unspecified, using default values
   286  200007                     	org	2097159
   287  200007  FF                 	db	255
   288                           
   289                           	psect	config
   290                           
   291                           ;Config register CONFIG1L @ 0x300000
   292                           ;	PLL Prescaler Selection bits
   293                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   294                           ;	System Clock Postscaler Selection bits
   295                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   296                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   297                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   298  300000                     	org	3145728
   299  300000  00                 	db	0
   300                           
   301                           ;Config register CONFIG1H @ 0x300001
   302                           ;	Oscillator Selection bits
   303                           ;	FOSC = HS, HS oscillator (HS)
   304                           ;	Fail-Safe Clock Monitor Enable bit
   305                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   306                           ;	Internal/External Oscillator Switchover bit
   307                           ;	IESO = OFF, Oscillator Switchover mode disabled
   308  300001                     	org	3145729
   309  300001  0C                 	db	12
   310                           
   311                           ;Config register CONFIG2L @ 0x300002
   312                           ;	Power-up Timer Enable bit
   313                           ;	PWRT = ON, PWRT enabled
   314                           ;	Brown-out Reset Enable bits
   315                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   316                           ;	Brown-out Reset Voltage bits
   317                           ;	BORV = 3, Minimum setting 2.05V
   318                           ;	USB Voltage Regulator Enable bit
   319                           ;	VREGEN = OFF, USB voltage regulator disabled
   320  300002                     	org	3145730
   321  300002  1E                 	db	30
   322                           
   323                           ;Config register CONFIG2H @ 0x300003
   324                           ;	Watchdog Timer Enable bit
   325                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   326                           ;	Watchdog Timer Postscale Select bits
   327                           ;	WDTPS = 32768, 1:32768
   328  300003                     	org	3145731
   329  300003  1E                 	db	30
   330                           
   331                           ; Padding undefined space
   332  300004                     	org	3145732
   333  300004  FF                 	db	255
   334                           
   335                           ;Config register CONFIG3H @ 0x300005
   336                           ;	CCP2 MUX bit
   337                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   338                           ;	PORTB A/D Enable bit
   339                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   340                           ;	Low-Power Timer 1 Oscillator Enable bit
   341                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   342                           ;	MCLR Pin Enable bit
   343                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   344  300005                     	org	3145733
   345  300005  83                 	db	131
   346                           
   347                           ;Config register CONFIG4L @ 0x300006
   348                           ;	Stack Full/Underflow Reset Enable bit
   349                           ;	STVREN = ON, Stack full/underflow will cause Reset
   350                           ;	Single-Supply ICSP Enable bit
   351                           ;	LVP = ON, Single-Supply ICSP enabled
   352                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   353                           ;	ICPRT = OFF, ICPORT disabled
   354                           ;	Extended Instruction Set Enable bit
   355                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   356                           ;	Background Debugger Enable bit
   357                           ;	DEBUG = 0x1, unprogrammed default
   358  300006                     	org	3145734
   359  300006  85                 	db	133
   360                           
   361                           ; Padding undefined space
   362  300007                     	org	3145735
   363  300007  FF                 	db	255
   364                           
   365                           ;Config register CONFIG5L @ 0x300008
   366                           ;	Code Protection bit
   367                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   368                           ;	Code Protection bit
   369                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   370                           ;	Code Protection bit
   371                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   372                           ;	Code Protection bit
   373                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   374  300008                     	org	3145736
   375  300008  0F                 	db	15
   376                           
   377                           ;Config register CONFIG5H @ 0x300009
   378                           ;	Boot Block Code Protection bit
   379                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   380                           ;	Data EEPROM Code Protection bit
   381                           ;	CPD = OFF, Data EEPROM is not code-protected
   382  300009                     	org	3145737
   383  300009  C0                 	db	192
   384                           
   385                           ;Config register CONFIG6L @ 0x30000A
   386                           ;	Write Protection bit
   387                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   388                           ;	Write Protection bit
   389                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   390                           ;	Write Protection bit
   391                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   392                           ;	Write Protection bit
   393                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   394  30000A                     	org	3145738
   395  30000A  0F                 	db	15
   396                           
   397                           ;Config register CONFIG6H @ 0x30000B
   398                           ;	Configuration Register Write Protection bit
   399                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   400                           ;	Boot Block Write Protection bit
   401                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   402                           ;	Data EEPROM Write Protection bit
   403                           ;	WRTD = OFF, Data EEPROM is not write-protected
   404  30000B                     	org	3145739
   405  30000B  E0                 	db	224
   406                           
   407                           ;Config register CONFIG7L @ 0x30000C
   408                           ;	Table Read Protection bit
   409                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   410                           ;	Table Read Protection bit
   411                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   412                           ;	Table Read Protection bit
   413                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   414                           ;	Table Read Protection bit
   415                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   416  30000C                     	org	3145740
   417  30000C  0F                 	db	15
   418                           
   419                           ;Config register CONFIG7H @ 0x30000D
   420                           ;	Boot Block Table Read Protection bit
   421                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   422  30000D                     	org	3145741
   423  30000D  40                 	db	64
   424                           tosu	equ	0xFFF
   425                           tosh	equ	0xFFE
   426                           tosl	equ	0xFFD
   427                           stkptr	equ	0xFFC
   428                           pclatu	equ	0xFFB
   429                           pclath	equ	0xFFA
   430                           pcl	equ	0xFF9
   431                           tblptru	equ	0xFF8
   432                           tblptrh	equ	0xFF7
   433                           tblptrl	equ	0xFF6
   434                           tablat	equ	0xFF5
   435                           prodh	equ	0xFF4
   436                           prodl	equ	0xFF3
   437                           indf0	equ	0xFEF
   438                           postinc0	equ	0xFEE
   439                           postdec0	equ	0xFED
   440                           preinc0	equ	0xFEC
   441                           plusw0	equ	0xFEB
   442                           fsr0h	equ	0xFEA
   443                           fsr0l	equ	0xFE9
   444                           wreg	equ	0xFE8
   445                           indf1	equ	0xFE7
   446                           postinc1	equ	0xFE6
   447                           postdec1	equ	0xFE5
   448                           preinc1	equ	0xFE4
   449                           plusw1	equ	0xFE3
   450                           fsr1h	equ	0xFE2
   451                           fsr1l	equ	0xFE1
   452                           bsr	equ	0xFE0
   453                           indf2	equ	0xFDF
   454                           postinc2	equ	0xFDE
   455                           postdec2	equ	0xFDD
   456                           preinc2	equ	0xFDC
   457                           plusw2	equ	0xFDB
   458                           fsr2h	equ	0xFDA
   459                           fsr2l	equ	0xFD9
   460                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      7       7
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           244      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 7     2      5       0
                                              0 COMRAM     7     2      5
                          _GPIO_Init
 ---------------------------------------------------------------------------------
 (1) _GPIO_Init                                            0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _GPIO_Init

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      7       7       1        7.4%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BANK3               F4      0       0      10        0.0%
ABS                  0      0       0      11        0.0%
BITBANK3            F4      0       0      12        0.0%
BITBANK4           100      0       0      13        0.0%
BANK4              100      0       0      14        0.0%
BITBANK5           100      0       0      15        0.0%
BANK5              100      0       0      16        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BIGRAM_1           400      0       0      21        0.0%
BIGRAM             3F3      0       0      22        0.0%
BITSFR_5             0      0       0     200        0.0%
SFR_5                0      0       0     200        0.0%
BITSFR_4             0      0       0     200        0.0%
SFR_4                0      0       0     200        0.0%
BITSFR_3             0      0       0     200        0.0%
SFR_3                0      0       0     200        0.0%
BITSFR_2             0      0       0     200        0.0%
SFR_2                0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.31 build 20201012212115 
Symbol Table                                                                                   Sat Jan 09 17:08:24 2021

                     l29 7D74                       u17 7D8A                       u27 7DAC  
                    l711 7D72                      l705 7D5E                      l707 7D6E  
                    l731 7D76                      l709 7D70                      l741 7D96  
                    l733 7D7A                      l743 7D9A                      l735 7D7C  
                    l745 7D9E                      l737 7D7E                      l747 7DA2  
                    l739 7D80                      wreg 000FE8                     _LATA 000F89  
                   _LATB 000F8A                     _LATD 000F8C                     _main 7D76  
                   start 0000       __size_of_GPIO_Init 0018             ___param_bank 000000  
                  ?_main 0001                    _TRISA 000F92                    _TRISB 000F93  
                  _TRISD 000F95          __initialization 7D58             __end_of_main 7DC0  
                 ??_main 0006            __activetblptr 000000        __end_of_GPIO_Init 7D76  
                 _ADCON0 000FC2               __accesstop 0060  __end_of__initialization 7D58  
          ___rparam_used 000001           __pcstackCOMRAM 0001                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7D58                  __ramtop 0800  
                __ptext0 7D76                  __ptext1 7D5E                _GPIO_Init 7D5E  
   end_of_initialization 7D58               ?_GPIO_Init 0001      start_initialization 7D58  
            ??_GPIO_Init 0001                 __Hrparam 0000                 __Lrparam 0000  
          __size_of_main 004A                 main@argc 0001                 main@argv 0003  
